Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Jun 22 22:40:17 2020
| Host         : parallels-vm running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.984        0.000                      0                   60        0.152        0.000                      0                   60        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.984        0.000                      0                   60        0.152        0.000                      0                   60        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 cblin/M_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cblin/M_counter_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 2.100ns (52.065%)  route 1.933ns (47.935%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.217    cblin/CLK
    SLICE_X0Y36          FDRE                                         r  cblin/M_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  cblin/M_counter_q_reg[4]/Q
                         net (fo=2, routed)           0.972     6.645    cblin/M_counter_q[4]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.170 r  cblin/M_counter_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.170    cblin/M_counter_d0_carry_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  cblin/M_counter_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.284    cblin/M_counter_d0_carry__0_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  cblin/M_counter_d0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.398    cblin/M_counter_d0_carry__1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  cblin/M_counter_d0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.512    cblin/M_counter_d0_carry__2_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  cblin/M_counter_d0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.626    cblin/M_counter_d0_carry__3_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.740 r  cblin/M_counter_d0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.740    cblin/M_counter_d0_carry__4_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.962 r  cblin/M_counter_d0_carry__5/O[0]
                         net (fo=1, routed)           0.962     8.924    cblin/data0[25]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.327     9.251 r  cblin/M_counter_q[25]_i_1/O
                         net (fo=1, routed)           0.000     9.251    cblin/M_counter_d[25]
    SLICE_X0Y39          FDRE                                         r  cblin/M_counter_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.922    cblin/CLK
    SLICE_X0Y39          FDRE                                         r  cblin/M_counter_q_reg[25]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.075    15.235    cblin/M_counter_q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 cblin/M_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cblin/M_counter_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 2.102ns (53.995%)  route 1.791ns (46.005%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.217    cblin/CLK
    SLICE_X0Y36          FDRE                                         r  cblin/M_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  cblin/M_counter_q_reg[4]/Q
                         net (fo=2, routed)           0.972     6.645    cblin/M_counter_q[4]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.170 r  cblin/M_counter_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.170    cblin/M_counter_d0_carry_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  cblin/M_counter_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.284    cblin/M_counter_d0_carry__0_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  cblin/M_counter_d0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.398    cblin/M_counter_d0_carry__1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  cblin/M_counter_d0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.512    cblin/M_counter_d0_carry__2_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  cblin/M_counter_d0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.626    cblin/M_counter_d0_carry__3_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.960 r  cblin/M_counter_d0_carry__4/O[1]
                         net (fo=1, routed)           0.819     8.779    cblin/data0[22]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.331     9.110 r  cblin/M_counter_q[22]_i_1/O
                         net (fo=1, routed)           0.000     9.110    cblin/M_counter_d[22]
    SLICE_X0Y39          FDRE                                         r  cblin/M_counter_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.922    cblin/CLK
    SLICE_X0Y39          FDRE                                         r  cblin/M_counter_q_reg[22]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.075    15.235    cblin/M_counter_q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 cblin/M_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cblin/M_counter_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 1.987ns (50.861%)  route 1.920ns (49.139%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.217    cblin/CLK
    SLICE_X0Y36          FDRE                                         r  cblin/M_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  cblin/M_counter_q_reg[4]/Q
                         net (fo=2, routed)           0.972     6.645    cblin/M_counter_q[4]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.170 r  cblin/M_counter_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.170    cblin/M_counter_d0_carry_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  cblin/M_counter_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.284    cblin/M_counter_d0_carry__0_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  cblin/M_counter_d0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.398    cblin/M_counter_d0_carry__1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  cblin/M_counter_d0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.512    cblin/M_counter_d0_carry__2_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  cblin/M_counter_d0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.626    cblin/M_counter_d0_carry__3_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.848 r  cblin/M_counter_d0_carry__4/O[0]
                         net (fo=1, routed)           0.948     8.796    cblin/data0[21]
    SLICE_X2Y38          LUT2 (Prop_lut2_I1_O)        0.328     9.124 r  cblin/M_counter_q[21]_i_1/O
                         net (fo=1, routed)           0.000     9.124    cblin/M_counter_d[21]
    SLICE_X2Y38          FDRE                                         r  cblin/M_counter_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.921    cblin/CLK
    SLICE_X2Y38          FDRE                                         r  cblin/M_counter_q_reg[21]/C
                         clock pessimism              0.273    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X2Y38          FDRE (Setup_fdre_C_D)        0.118    15.277    cblin/M_counter_q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  6.153    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 cblin/M_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cblin/M_counter_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 1.988ns (52.565%)  route 1.794ns (47.435%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.217    cblin/CLK
    SLICE_X0Y36          FDRE                                         r  cblin/M_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  cblin/M_counter_q_reg[4]/Q
                         net (fo=2, routed)           0.972     6.645    cblin/M_counter_q[4]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.170 r  cblin/M_counter_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.170    cblin/M_counter_d0_carry_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  cblin/M_counter_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.284    cblin/M_counter_d0_carry__0_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  cblin/M_counter_d0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.398    cblin/M_counter_d0_carry__1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  cblin/M_counter_d0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.512    cblin/M_counter_d0_carry__2_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 r  cblin/M_counter_d0_carry__3/O[1]
                         net (fo=1, routed)           0.822     8.668    cblin/data0[18]
    SLICE_X2Y38          LUT2 (Prop_lut2_I1_O)        0.331     8.999 r  cblin/M_counter_q[18]_i_1/O
                         net (fo=1, routed)           0.000     8.999    cblin/M_counter_d[18]
    SLICE_X2Y38          FDRE                                         r  cblin/M_counter_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.921    cblin/CLK
    SLICE_X2Y38          FDRE                                         r  cblin/M_counter_q_reg[18]/C
                         clock pessimism              0.273    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X2Y38          FDRE (Setup_fdre_C_D)        0.118    15.277    cblin/M_counter_q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  6.278    

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 cblin/M_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cblin/M_counter_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 1.966ns (52.561%)  route 1.774ns (47.439%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.217    cblin/CLK
    SLICE_X0Y36          FDRE                                         r  cblin/M_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  cblin/M_counter_q_reg[4]/Q
                         net (fo=2, routed)           0.972     6.645    cblin/M_counter_q[4]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.170 r  cblin/M_counter_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.170    cblin/M_counter_d0_carry_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  cblin/M_counter_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.284    cblin/M_counter_d0_carry__0_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  cblin/M_counter_d0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.398    cblin/M_counter_d0_carry__1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  cblin/M_counter_d0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.512    cblin/M_counter_d0_carry__2_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.825 r  cblin/M_counter_d0_carry__3/O[3]
                         net (fo=1, routed)           0.803     8.628    cblin/data0[20]
    SLICE_X2Y37          LUT2 (Prop_lut2_I1_O)        0.330     8.958 r  cblin/M_counter_q[20]_i_1/O
                         net (fo=1, routed)           0.000     8.958    cblin/M_counter_d[20]
    SLICE_X2Y37          FDRE                                         r  cblin/M_counter_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.515    14.920    cblin/CLK
    SLICE_X2Y37          FDRE                                         r  cblin/M_counter_q_reg[20]/C
                         clock pessimism              0.273    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X2Y37          FDRE (Setup_fdre_C_D)        0.118    15.276    cblin/M_counter_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 cblin/M_counter_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cblin/M_counter_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 1.022ns (28.077%)  route 2.618ns (71.923%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.635     5.219    cblin/CLK
    SLICE_X2Y38          FDRE                                         r  cblin/M_counter_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.478     5.697 f  cblin/M_counter_q_reg[21]/Q
                         net (fo=2, routed)           0.708     6.405    cblin/M_counter_q[21]
    SLICE_X2Y38          LUT4 (Prop_lut4_I2_O)        0.296     6.701 r  cblin/M_counter_q[25]_i_4/O
                         net (fo=1, routed)           0.959     7.660    cblin/M_counter_q[25]_i_4_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I1_O)        0.124     7.784 f  cblin/M_counter_q[25]_i_2/O
                         net (fo=26, routed)          0.951     8.735    cblin/M_pulse_d
    SLICE_X0Y38          LUT2 (Prop_lut2_I0_O)        0.124     8.859 r  cblin/M_counter_q[14]_i_1/O
                         net (fo=1, routed)           0.000     8.859    cblin/M_counter_d[14]
    SLICE_X0Y38          FDRE                                         r  cblin/M_counter_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.921    cblin/CLK
    SLICE_X0Y38          FDRE                                         r  cblin/M_counter_q_reg[14]/C
                         clock pessimism              0.273    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.029    15.188    cblin/M_counter_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 cblin/M_counter_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cblin/M_counter_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 1.022ns (28.075%)  route 2.618ns (71.925%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.635     5.219    cblin/CLK
    SLICE_X2Y38          FDRE                                         r  cblin/M_counter_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.478     5.697 f  cblin/M_counter_q_reg[21]/Q
                         net (fo=2, routed)           0.708     6.405    cblin/M_counter_q[21]
    SLICE_X2Y38          LUT4 (Prop_lut4_I2_O)        0.296     6.701 r  cblin/M_counter_q[25]_i_4/O
                         net (fo=1, routed)           0.959     7.660    cblin/M_counter_q[25]_i_4_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I1_O)        0.124     7.784 f  cblin/M_counter_q[25]_i_2/O
                         net (fo=26, routed)          0.952     8.736    cblin/M_pulse_d
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.124     8.860 r  cblin/M_counter_q[17]_i_1/O
                         net (fo=1, routed)           0.000     8.860    cblin/M_counter_d[17]
    SLICE_X0Y39          FDRE                                         r  cblin/M_counter_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.922    cblin/CLK
    SLICE_X0Y39          FDRE                                         r  cblin/M_counter_q_reg[17]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.029    15.189    cblin/M_counter_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 cblin/M_counter_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cblin/M_counter_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 1.048ns (28.587%)  route 2.618ns (71.413%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.635     5.219    cblin/CLK
    SLICE_X2Y38          FDRE                                         r  cblin/M_counter_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.478     5.697 f  cblin/M_counter_q_reg[21]/Q
                         net (fo=2, routed)           0.708     6.405    cblin/M_counter_q[21]
    SLICE_X2Y38          LUT4 (Prop_lut4_I2_O)        0.296     6.701 r  cblin/M_counter_q[25]_i_4/O
                         net (fo=1, routed)           0.959     7.660    cblin/M_counter_q[25]_i_4_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I1_O)        0.124     7.784 f  cblin/M_counter_q[25]_i_2/O
                         net (fo=26, routed)          0.951     8.735    cblin/M_pulse_d
    SLICE_X0Y38          LUT2 (Prop_lut2_I0_O)        0.150     8.885 r  cblin/M_counter_q[24]_i_1/O
                         net (fo=1, routed)           0.000     8.885    cblin/M_counter_d[24]
    SLICE_X0Y38          FDRE                                         r  cblin/M_counter_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.921    cblin/CLK
    SLICE_X0Y38          FDRE                                         r  cblin/M_counter_q_reg[24]/C
                         clock pessimism              0.273    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.075    15.234    cblin/M_counter_q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 cblin/M_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cblin/M_counter_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 2.006ns (55.359%)  route 1.618ns (44.641%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.217    cblin/CLK
    SLICE_X0Y36          FDRE                                         r  cblin/M_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  cblin/M_counter_q_reg[4]/Q
                         net (fo=2, routed)           0.972     6.645    cblin/M_counter_q[4]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.170 r  cblin/M_counter_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.170    cblin/M_counter_d0_carry_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  cblin/M_counter_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.284    cblin/M_counter_d0_carry__0_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  cblin/M_counter_d0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.398    cblin/M_counter_d0_carry__1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  cblin/M_counter_d0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.512    cblin/M_counter_d0_carry__2_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  cblin/M_counter_d0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.626    cblin/M_counter_d0_carry__3_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.865 r  cblin/M_counter_d0_carry__4/O[2]
                         net (fo=1, routed)           0.646     8.511    cblin/data0[23]
    SLICE_X0Y38          LUT2 (Prop_lut2_I1_O)        0.330     8.841 r  cblin/M_counter_q[23]_i_1/O
                         net (fo=1, routed)           0.000     8.841    cblin/M_counter_d[23]
    SLICE_X0Y38          FDRE                                         r  cblin/M_counter_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.921    cblin/CLK
    SLICE_X0Y38          FDRE                                         r  cblin/M_counter_q_reg[23]/C
                         clock pessimism              0.273    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.075    15.234    cblin/M_counter_q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.408ns  (required time - arrival time)
  Source:                 cblin/M_counter_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cblin/M_counter_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 1.022ns (28.718%)  route 2.537ns (71.282%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.635     5.219    cblin/CLK
    SLICE_X2Y38          FDRE                                         r  cblin/M_counter_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.478     5.697 f  cblin/M_counter_q_reg[21]/Q
                         net (fo=2, routed)           0.708     6.405    cblin/M_counter_q[21]
    SLICE_X2Y38          LUT4 (Prop_lut4_I2_O)        0.296     6.701 r  cblin/M_counter_q[25]_i_4/O
                         net (fo=1, routed)           0.959     7.660    cblin/M_counter_q[25]_i_4_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I1_O)        0.124     7.784 f  cblin/M_counter_q[25]_i_2/O
                         net (fo=26, routed)          0.870     8.654    cblin/M_pulse_d
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.124     8.778 r  cblin/M_counter_q[2]_i_1/O
                         net (fo=1, routed)           0.000     8.778    cblin/M_counter_d[2]
    SLICE_X0Y35          FDRE                                         r  cblin/M_counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.919    cblin/CLK
    SLICE_X0Y35          FDRE                                         r  cblin/M_counter_q_reg[2]/C
                         clock pessimism              0.273    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)        0.029    15.186    cblin/M_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                  6.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cblin/M_pulse_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_blink_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.537    cblin/CLK
    SLICE_X3Y38          FDRE                                         r  cblin/M_pulse_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cblin/M_pulse_q_reg[0]/Q
                         net (fo=2, routed)           0.099     1.777    ed/out
    SLICE_X2Y38          LUT3 (Prop_lut3_I1_O)        0.045     1.822 r  ed/M_blink_q_i_1/O
                         net (fo=1, routed)           0.000     1.822    ed_n_0
    SLICE_X2Y38          FDRE                                         r  M_blink_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.054    clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  M_blink_q_reg/C
                         clock pessimism             -0.504     1.550    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.120     1.670    M_blink_q_reg
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.494%)  route 0.156ns (52.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.535    reset_cond/CLK
    SLICE_X1Y35          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDSE (Prop_fdse_C_Q)         0.141     1.676 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.156     1.832    reset_cond/M_stage_d[3]
    SLICE_X2Y35          FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     2.051    reset_cond/CLK
    SLICE_X2Y35          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.501     1.550    
    SLICE_X2Y35          FDSE (Hold_fdse_C_D)         0.059     1.609    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 cblin/M_pulse_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ed/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.435%)  route 0.191ns (57.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.537    cblin/CLK
    SLICE_X3Y38          FDRE                                         r  cblin/M_pulse_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cblin/M_pulse_q_reg[0]/Q
                         net (fo=2, routed)           0.191     1.869    ed/out
    SLICE_X1Y38          FDRE                                         r  ed/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.054    ed/CLK
    SLICE_X1Y38          FDRE                                         r  ed/M_last_q_reg/C
                         clock pessimism             -0.501     1.553    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.059     1.612    ed/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.047%)  route 0.220ns (60.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.535    reset_cond/CLK
    SLICE_X1Y35          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDSE (Prop_fdse_C_Q)         0.141     1.676 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.220     1.896    reset_cond/M_stage_d[2]
    SLICE_X1Y35          FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     2.051    reset_cond/CLK
    SLICE_X1Y35          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X1Y35          FDSE (Hold_fdse_C_D)         0.061     1.596    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 cblin/M_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cblin/M_counter_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.763%)  route 0.249ns (57.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.536    cblin/CLK
    SLICE_X0Y37          FDRE                                         r  cblin/M_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.677 f  cblin/M_counter_q_reg[0]/Q
                         net (fo=3, routed)           0.249     1.926    cblin/M_counter_q[0]
    SLICE_X0Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.971 r  cblin/M_counter_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.971    cblin/M_counter_d[0]
    SLICE_X0Y37          FDRE                                         r  cblin/M_counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     2.052    cblin/CLK
    SLICE_X0Y37          FDRE                                         r  cblin/M_counter_q_reg[0]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.092     1.628    cblin/M_counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cblin/M_counter_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.549%)  route 0.181ns (52.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.535    reset_cond/CLK
    SLICE_X2Y35          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDSE (Prop_fdse_C_Q)         0.164     1.699 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=28, routed)          0.181     1.880    cblin/Q[0]
    SLICE_X0Y35          FDRE                                         r  cblin/M_counter_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     2.051    cblin/CLK
    SLICE_X0Y35          FDRE                                         r  cblin/M_counter_q_reg[1]/C
                         clock pessimism             -0.501     1.550    
    SLICE_X0Y35          FDRE (Hold_fdre_C_R)        -0.018     1.532    cblin/M_counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cblin/M_counter_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.549%)  route 0.181ns (52.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.535    reset_cond/CLK
    SLICE_X2Y35          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDSE (Prop_fdse_C_Q)         0.164     1.699 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=28, routed)          0.181     1.880    cblin/Q[0]
    SLICE_X0Y35          FDRE                                         r  cblin/M_counter_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     2.051    cblin/CLK
    SLICE_X0Y35          FDRE                                         r  cblin/M_counter_q_reg[2]/C
                         clock pessimism             -0.501     1.550    
    SLICE_X0Y35          FDRE (Hold_fdre_C_R)        -0.018     1.532    cblin/M_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cblin/M_counter_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.549%)  route 0.181ns (52.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.535    reset_cond/CLK
    SLICE_X2Y35          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDSE (Prop_fdse_C_Q)         0.164     1.699 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=28, routed)          0.181     1.880    cblin/Q[0]
    SLICE_X0Y35          FDRE                                         r  cblin/M_counter_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     2.051    cblin/CLK
    SLICE_X0Y35          FDRE                                         r  cblin/M_counter_q_reg[3]/C
                         clock pessimism             -0.501     1.550    
    SLICE_X0Y35          FDRE (Hold_fdre_C_R)        -0.018     1.532    cblin/M_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.303%)  route 0.282ns (66.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.535    reset_cond/CLK
    SLICE_X1Y35          FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDSE (Prop_fdse_C_Q)         0.141     1.676 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.282     1.958    reset_cond/M_stage_d[1]
    SLICE_X1Y35          FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     2.051    reset_cond/CLK
    SLICE_X1Y35          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X1Y35          FDSE (Hold_fdse_C_D)         0.058     1.593    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cblin/M_counter_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.209%)  route 0.265ns (61.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.535    reset_cond/CLK
    SLICE_X2Y35          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDSE (Prop_fdse_C_Q)         0.164     1.699 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=28, routed)          0.265     1.964    cblin/Q[0]
    SLICE_X2Y37          FDRE                                         r  cblin/M_counter_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     2.052    cblin/CLK
    SLICE_X2Y37          FDRE                                         r  cblin/M_counter_q_reg[10]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X2Y37          FDRE (Hold_fdre_C_R)         0.009     1.560    cblin/M_counter_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.404    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38    M_blink_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y37    cblin/M_counter_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37    cblin/M_counter_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37    cblin/M_counter_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37    cblin/M_counter_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38    cblin/M_counter_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38    cblin/M_counter_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38    cblin/M_counter_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38    cblin/M_counter_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37    cblin/M_counter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    cblin/M_counter_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    cblin/M_counter_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    cblin/M_counter_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35    cblin/M_counter_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    cblin/M_counter_q_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35    cblin/M_counter_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35    cblin/M_counter_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36    cblin/M_counter_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36    cblin/M_counter_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37    cblin/M_counter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    cblin/M_counter_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    cblin/M_counter_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    cblin/M_counter_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35    cblin/M_counter_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    cblin/M_counter_q_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35    cblin/M_counter_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35    cblin/M_counter_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36    cblin/M_counter_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36    cblin/M_counter_q_reg[5]/C



