============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 02 2023  08:00:11 pm
  Module:                 neo430_top
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2854 ps) Late External Delay Assertion at pin neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6222/g12/B
          Group: clk_i
     Startpoint: (F) neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6222/enl_reg/GN
          Clock: (F) clk_i
       Endpoint: (F) neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6222/g12/B
          Clock: (R) clk_i

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
      Output Delay:-       0                  
     Required Time:=   10000                  
      Launch Clock:-    5000                  
         Data Path:-    2146                  
             Slack:=    2854                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------
  neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6222/enl_reg/GN -       -     F     (arrival)            -    -     -     -    5000 
  -                                                                   -       -     F     latch_d_arrival      -    -     -     -    6898 
  neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6222/enl_reg/Q  -       -     F     DLLQX1               1  9.8   106  2146    7146 
  neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6222/g12/B      (b)     -     F     AND2X1               -    -     -     0    7146 
#-----------------------------------------------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.

