
 * ar8216.c: AR8216 switch driver
 *
 * Copyright (C) 2009 Felix Fietkau <nbd@nbd.name>
 * Copyright (C) 2011-2012 Gabor Juhos <juhosg@openwrt.org>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
  inspired by phy_poll_reset in drivers/net/phy/phy_device.c 
	 * BMCR_ANENABLE might have been cleared
	 * by phy_init_hw in certain kernel versions
	 * therefore check for it
	  initialize the port itself  Capture the hardware statistics for all ports  Wait for the capturing to complete.  don't strip the header if vlan mode is disabled  strip header, get vlan id  check for vlan header presence  no need to fix up packets coming from a tagged source  lookup port vid from local table, the switch passes an invalid vlan id  standard atheros magic  Enable port learning and tx  all ATU registers are on the same page
		* therefore set page only once
		 disable port5 to prevent mii conflict  Enable CPU port, and disable mirror port  Setup TAG priority mapping  Enable aging, MAC replacing  5 min age time  Enable ARP frame acknowledge 
	 * Enable Broadcast/unknown multicast and unicast frames
	 * transmitted to the CPU port.
	  setup MTU  Enable MIB counters  setup Service TAG  disable port5 to prevent mii conflict  Enable CPU port, and disable mirror port  Setup TAG priority mapping  Enable ARP frame acknowledge, aging, MAC replacing  5 min age time  Enable Broadcast frames transmitted to the CPU  setup MTU  setup Service TAG  enable jumbo frames  enable cpu port to receive arp frames 
	 * Enable Broadcast/unknown multicast and unicast frames
	 * transmitted to the CPU port.
	  Enable MIB counters  value taken from Ubiquiti RouterStation Pro  value taken from AVM Fritz!Box 7390 sources  no known value for phy interface  work around for phy4 rgmii mode  rx delay  tx delay  standard atheros magic  enable cpu port to receive multicast and broadcast frames  enable jumbo frames  Enable MIB counters  make sure no invalid PVIDs get set  make sure that an untagged port does not
			 * appear in other vlans  reset all mirror registers  now enable mirroring if necessary  flush all vlan translation unit entries  calculate the port destination masks and load vlans
		 * into the vlan translation unit  vlan disabled:
		 * isolate all ports, but connect them to the cpu port  update the port destination mask registers and tag settings  set age time  Configure all ports  1 GiB  1 MiB  1 KiB  discard newline at the end of buf  avoid duplicates
		 * ARL table can include multiple valid entries
		 * per MAC, just with differing status codes
		  ignore ports already seen in former entry  switch device has been initialized, reinit  VID fixup only needed on ar8216  flush ARL entries for this port if it went down check for switch port link changes  AR8327  AR8337  AR8236  skip PHYs at unused adresses  we don't need an extra reset  sentinel 
 * ar8216.c: AR8216 switch driver
 *
 * Copyright (C) 2009 Felix Fietkau <nbd@nbd.name>
 * Copyright (C) 2011-2012 Gabor Juhos <juhosg@openwrt.org>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
  inspired by phy_poll_reset in drivers/net/phy/phy_device.c 
	 * BMCR_ANENABLE might have been cleared
	 * by phy_init_hw in certain kernel versions
	 * therefore check for it
	  initialize the port itself  Capture the hardware statistics for all ports  Wait for the capturing to complete.  don't strip the header if vlan mode is disabled  strip header, get vlan id  check for vlan header presence  no need to fix up packets coming from a tagged source  lookup port vid from local table, the switch passes an invalid vlan id  standard atheros magic  Enable port learning and tx  all ATU registers are on the same page
		* therefore set page only once
		 disable port5 to prevent mii conflict  Enable CPU port, and disable mirror port  Setup TAG priority mapping  Enable aging, MAC replacing  5 min age time  Enable ARP frame acknowledge 
	 * Enable Broadcast/unknown multicast and unicast frames
	 * transmitted to the CPU port.
	  setup MTU  Enable MIB counters  setup Service TAG  disable port5 to prevent mii conflict  Enable CPU port, and disable mirror port  Setup TAG priority mapping  Enable ARP frame acknowledge, aging, MAC replacing  5 min age time  Enable Broadcast frames transmitted to the CPU  setup MTU  setup Service TAG  enable jumbo frames  enable cpu port to receive arp frames 
	 * Enable Broadcast/unknown multicast and unicast frames
	 * transmitted to the CPU port.
	  Enable MIB counters  value taken from Ubiquiti RouterStation Pro  value taken from AVM Fritz!Box 7390 sources  no known value for phy interface  work around for phy4 rgmii mode  rx delay  tx delay  standard atheros magic  enable cpu port to receive multicast and broadcast frames  enable jumbo frames  Enable MIB counters  make sure no invalid PVIDs get set  make sure that an untagged port does not
			 * appear in other vlans  reset all mirror registers  now enable mirroring if necessary  flush all vlan translation unit entries  calculate the port destination masks and load vlans
		 * into the vlan translation unit  vlan disabled:
		 * isolate all ports, but connect them to the cpu port  update the port destination mask registers and tag settings  set age time  Configure all ports  1 GiB  1 MiB  1 KiB  discard newline at the end of buf  avoid duplicates
		 * ARL table can include multiple valid entries
		 * per MAC, just with differing status codes
		  ignore ports already seen in former entry  switch device has been initialized, reinit  VID fixup only needed on ar8216  flush ARL entries for this port if it went down check for switch port link changes  AR8327  AR8337  AR8236  skip PHYs at unused adresses  we don't need an extra reset  sentinel 
 * ar8216.c: AR8216 switch driver
 *
 * Copyright (C) 2009 Felix Fietkau <nbd@nbd.name>
 * Copyright (C) 2011-2012 Gabor Juhos <juhosg@openwrt.org>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
  inspired by phy_poll_reset in drivers/net/phy/phy_device.c 
	 * BMCR_ANENABLE might have been cleared
	 * by phy_init_hw in certain kernel versions
	 * therefore check for it
	  initialize the port itself  Capture the hardware statistics for all ports  Wait for the capturing to complete.  don't strip the header if vlan mode is disabled  strip header, get vlan id  check for vlan header presence  no need to fix up packets coming from a tagged source  lookup port vid from local table, the switch passes an invalid vlan id  standard atheros magic  Enable port learning and tx  all ATU registers are on the same page
		* therefore set page only once
		 disable port5 to prevent mii conflict  Enable CPU port, and disable mirror port  Setup TAG priority mapping  Enable aging, MAC replacing  5 min age time  Enable ARP frame acknowledge 
	 * Enable Broadcast/unknown multicast and unicast frames
	 * transmitted to the CPU port.
	  setup MTU  Enable MIB counters  setup Service TAG  disable port5 to prevent mii conflict  Enable CPU port, and disable mirror port  Setup TAG priority mapping  Enable ARP frame acknowledge, aging, MAC replacing  5 min age time  Enable Broadcast frames transmitted to the CPU  setup MTU  setup Service TAG  enable jumbo frames  enable cpu port to receive arp frames 
	 * Enable Broadcast/unknown multicast and unicast frames
	 * transmitted to the CPU port.
	  Enable MIB counters  value taken from Ubiquiti RouterStation Pro  value taken from AVM Fritz!Box 7390 sources  no known value for phy interface  work around for phy4 rgmii mode  rx delay  tx delay  standard atheros magic  enable cpu port to receive multicast and broadcast frames  enable jumbo frames  Enable MIB counters  make sure no invalid PVIDs get set  make sure that an untagged port does not
			 * appear in other vlans  reset all mirror registers  now enable mirroring if necessary  flush all vlan translation unit entries  calculate the port destination masks and load vlans
		 * into the vlan translation unit  vlan disabled:
		 * isolate all ports, but connect them to the cpu port  update the port destination mask registers and tag settings  set age time  Configure all ports  1 GiB  1 MiB  1 KiB  discard newline at the end of buf  avoid duplicates
		 * ARL table can include multiple valid entries
		 * per MAC, just with differing status codes
		  ignore ports already seen in former entry  switch device has been initialized, reinit  VID fixup only needed on ar8216  flush ARL entries for this port if it went down check for switch port link changes  AR8327  AR8337  AR8236  skip PHYs at unused adresses  we don't need an extra reset  sentinel 