{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627043714711 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627043714761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 13:35:13 2021 " "Processing started: Fri Jul 23 13:35:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627043714761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627043714761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux -c mux " "Command: quartus_map --read_settings_files=on --write_settings_files=off mux -c mux" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627043714761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627043718000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627043718000 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/lab_1/lab1_2/mux.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1627043781894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 4 2 " "Found 4 design units, including 2 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-MUX_Behavior " "Found design unit 1: mux-MUX_Behavior" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/lab_1/lab1_2/mux.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627043781896 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 four_bit_to_7seg-decode " "Found design unit 2: four_bit_to_7seg-decode" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/lab_1/lab1_2/mux.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627043781896 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/lab_1/lab1_2/mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627043781896 ""} { "Info" "ISGN_ENTITY_NAME" "2 four_bit_to_7seg " "Found entity 2: four_bit_to_7seg" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/lab_1/lab1_2/mux.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627043781896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627043781896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux " "Elaborating entity \"mux\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627043782115 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S mux.vhd(32) " "VHDL Process Statement warning at mux.vhd(32): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/lab_1/lab1_2/mux.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627043782119 "|mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "four_bit_to_7seg four_bit_to_7seg:dsp5 A:decode " "Elaborating entity \"four_bit_to_7seg\" using architecture \"A:decode\" for hierarchy \"four_bit_to_7seg:dsp5\"" {  } { { "mux.vhd" "dsp5" { Text "C:/intelFPGA_lite/lab_1/lab1_2/mux.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627043782163 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/lab_1/lab1_2/mux.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627043784103 "|mux|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR0\[0\] GND " "Pin \"LEDR0\[0\]\" is stuck at GND" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/lab_1/lab1_2/mux.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627043784103 "|mux|LEDR0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR0\[1\] GND " "Pin \"LEDR0\[1\]\" is stuck at GND" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/lab_1/lab1_2/mux.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627043784103 "|mux|LEDR0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR0\[2\] GND " "Pin \"LEDR0\[2\]\" is stuck at GND" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/lab_1/lab1_2/mux.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627043784103 "|mux|LEDR0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR0\[3\] GND " "Pin \"LEDR0\[3\]\" is stuck at GND" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/lab_1/lab1_2/mux.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627043784103 "|mux|LEDR0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR0\[4\] GND " "Pin \"LEDR0\[4\]\" is stuck at GND" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/lab_1/lab1_2/mux.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627043784103 "|mux|LEDR0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR0\[5\] GND " "Pin \"LEDR0\[5\]\" is stuck at GND" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/lab_1/lab1_2/mux.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627043784103 "|mux|LEDR0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR0\[6\] GND " "Pin \"LEDR0\[6\]\" is stuck at GND" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/lab_1/lab1_2/mux.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627043784103 "|mux|LEDR0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR0\[7\] GND " "Pin \"LEDR0\[7\]\" is stuck at GND" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/lab_1/lab1_2/mux.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627043784103 "|mux|LEDR0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR0\[8\] GND " "Pin \"LEDR0\[8\]\" is stuck at GND" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/lab_1/lab1_2/mux.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627043784103 "|mux|LEDR0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR0\[9\] GND " "Pin \"LEDR0\[9\]\" is stuck at GND" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/lab_1/lab1_2/mux.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627043784103 "|mux|LEDR0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Z\[0\] GND " "Pin \"Z\[0\]\" is stuck at GND" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/lab_1/lab1_2/mux.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627043784103 "|mux|Z[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Z\[1\] GND " "Pin \"Z\[1\]\" is stuck at GND" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/lab_1/lab1_2/mux.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627043784103 "|mux|Z[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Z\[2\] GND " "Pin \"Z\[2\]\" is stuck at GND" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/lab_1/lab1_2/mux.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627043784103 "|mux|Z[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Z\[3\] GND " "Pin \"Z\[3\]\" is stuck at GND" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/lab_1/lab1_2/mux.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627043784103 "|mux|Z[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Z\[4\] GND " "Pin \"Z\[4\]\" is stuck at GND" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/lab_1/lab1_2/mux.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627043784103 "|mux|Z[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1627043784103 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627043784688 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627043786682 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627043786682 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627043786935 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627043786935 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627043786935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627043786935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627043787086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 13:36:27 2021 " "Processing ended: Fri Jul 23 13:36:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627043787086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627043787086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627043787086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627043787086 ""}
