{
  "module_name": "pfc-sh7203.c",
  "hash_id": "4e1dde3e24548452fcf560b15befdcb79521e848dafb13d12283e05832fee25c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/renesas/pfc-sh7203.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n#include <cpu/sh7203.h>\n\n#include \"sh_pfc.h\"\n\nenum {\n\tPINMUX_RESERVED = 0,\n\n\tPINMUX_DATA_BEGIN,\n\tPA7_DATA, PA6_DATA, PA5_DATA, PA4_DATA,\n\tPA3_DATA, PA2_DATA, PA1_DATA, PA0_DATA,\n\tPB12_DATA,\n\tPB11_DATA, PB10_DATA, PB9_DATA, PB8_DATA,\n\tPB7_DATA, PB6_DATA, PB5_DATA, PB4_DATA,\n\tPB3_DATA, PB2_DATA, PB1_DATA, PB0_DATA,\n\tPC14_DATA, PC13_DATA, PC12_DATA,\n\tPC11_DATA, PC10_DATA, PC9_DATA, PC8_DATA,\n\tPC7_DATA, PC6_DATA, PC5_DATA, PC4_DATA,\n\tPC3_DATA, PC2_DATA, PC1_DATA, PC0_DATA,\n\tPD15_DATA, PD14_DATA, PD13_DATA, PD12_DATA,\n\tPD11_DATA, PD10_DATA, PD9_DATA, PD8_DATA,\n\tPD7_DATA, PD6_DATA, PD5_DATA, PD4_DATA,\n\tPD3_DATA, PD2_DATA, PD1_DATA, PD0_DATA,\n\tPE15_DATA, PE14_DATA, PE13_DATA, PE12_DATA,\n\tPE11_DATA, PE10_DATA, PE9_DATA, PE8_DATA,\n\tPE7_DATA, PE6_DATA, PE5_DATA, PE4_DATA,\n\tPE3_DATA, PE2_DATA, PE1_DATA, PE0_DATA,\n\tPF30_DATA, PF29_DATA, PF28_DATA,\n\tPF27_DATA, PF26_DATA, PF25_DATA, PF24_DATA,\n\tPF23_DATA, PF22_DATA, PF21_DATA, PF20_DATA,\n\tPF19_DATA, PF18_DATA, PF17_DATA, PF16_DATA,\n\tPF15_DATA, PF14_DATA, PF13_DATA, PF12_DATA,\n\tPF11_DATA, PF10_DATA, PF9_DATA, PF8_DATA,\n\tPF7_DATA, PF6_DATA, PF5_DATA, PF4_DATA,\n\tPF3_DATA, PF2_DATA, PF1_DATA, PF0_DATA,\n\tPINMUX_DATA_END,\n\n\tPINMUX_INPUT_BEGIN,\n\tFORCE_IN,\n\tPA7_IN, PA6_IN, PA5_IN, PA4_IN,\n\tPA3_IN, PA2_IN, PA1_IN, PA0_IN,\n\tPB11_IN, PB10_IN, PB9_IN, PB8_IN,\n\tPC14_IN, PC13_IN, PC12_IN,\n\tPC11_IN, PC10_IN, PC9_IN, PC8_IN,\n\tPC7_IN, PC6_IN, PC5_IN, PC4_IN,\n\tPC3_IN, PC2_IN, PC1_IN, PC0_IN,\n\tPD15_IN, PD14_IN, PD13_IN, PD12_IN,\n\tPD11_IN, PD10_IN, PD9_IN, PD8_IN,\n\tPD7_IN, PD6_IN, PD5_IN, PD4_IN,\n\tPD3_IN, PD2_IN, PD1_IN, PD0_IN,\n\tPE15_IN, PE14_IN, PE13_IN, PE12_IN,\n\tPE11_IN, PE10_IN, PE9_IN, PE8_IN,\n\tPE7_IN, PE6_IN, PE5_IN, PE4_IN,\n\tPE3_IN, PE2_IN, PE1_IN, PE0_IN,\n\tPF30_IN, PF29_IN, PF28_IN,\n\tPF27_IN, PF26_IN, PF25_IN, PF24_IN,\n\tPF23_IN, PF22_IN, PF21_IN, PF20_IN,\n\tPF19_IN, PF18_IN, PF17_IN, PF16_IN,\n\tPF15_IN, PF14_IN, PF13_IN, PF12_IN,\n\tPF11_IN, PF10_IN, PF9_IN, PF8_IN,\n\tPF7_IN, PF6_IN, PF5_IN, PF4_IN,\n\tPF3_IN, PF2_IN, PF1_IN, PF0_IN,\n\tPINMUX_INPUT_END,\n\n\tPINMUX_OUTPUT_BEGIN,\n\tFORCE_OUT,\n\tPB11_OUT, PB10_OUT, PB9_OUT, PB8_OUT,\n\tPC14_OUT, PC13_OUT, PC12_OUT,\n\tPC11_OUT, PC10_OUT, PC9_OUT, PC8_OUT,\n\tPC7_OUT, PC6_OUT, PC5_OUT, PC4_OUT,\n\tPC3_OUT, PC2_OUT, PC1_OUT, PC0_OUT,\n\tPD15_OUT, PD14_OUT, PD13_OUT, PD12_OUT,\n\tPD11_OUT, PD10_OUT, PD9_OUT, PD8_OUT,\n\tPD7_OUT, PD6_OUT, PD5_OUT, PD4_OUT,\n\tPD3_OUT, PD2_OUT, PD1_OUT, PD0_OUT,\n\tPE15_OUT, PE14_OUT, PE13_OUT, PE12_OUT,\n\tPE11_OUT, PE10_OUT, PE9_OUT, PE8_OUT,\n\tPE7_OUT, PE6_OUT, PE5_OUT, PE4_OUT,\n\tPE3_OUT, PE2_OUT, PE1_OUT, PE0_OUT,\n\tPF30_OUT, PF29_OUT, PF28_OUT,\n\tPF27_OUT, PF26_OUT, PF25_OUT, PF24_OUT,\n\tPF23_OUT, PF22_OUT, PF21_OUT, PF20_OUT,\n\tPF19_OUT, PF18_OUT, PF17_OUT, PF16_OUT,\n\tPF15_OUT, PF14_OUT, PF13_OUT, PF12_OUT,\n\tPF11_OUT, PF10_OUT, PF9_OUT, PF8_OUT,\n\tPF7_OUT, PF6_OUT, PF5_OUT, PF4_OUT,\n\tPF3_OUT, PF2_OUT, PF1_OUT, PF0_OUT,\n\tPINMUX_OUTPUT_END,\n\n\tPINMUX_FUNCTION_BEGIN,\n\tPB11_IOR_IN, PB11_IOR_OUT,\n\tPB10_IOR_IN, PB10_IOR_OUT,\n\tPB9_IOR_IN, PB9_IOR_OUT,\n\tPB8_IOR_IN, PB8_IOR_OUT,\n\tPB12MD_00, PB12MD_01, PB12MD_10, PB12MD_11,\n\tPB11MD_0, PB11MD_1,\n\tPB10MD_0, PB10MD_1,\n\tPB9MD_00, PB9MD_01, PB9MD_10,\n\tPB8MD_00, PB8MD_01, PB8MD_10,\n\tPB7MD_00, PB7MD_01, PB7MD_10, PB7MD_11,\n\tPB6MD_00, PB6MD_01, PB6MD_10, PB6MD_11,\n\tPB5MD_00, PB5MD_01, PB5MD_10, PB5MD_11,\n\tPB4MD_00, PB4MD_01, PB4MD_10, PB4MD_11,\n\tPB3MD_00, PB3MD_01, PB3MD_10, PB3MD_11,\n\tPB2MD_00, PB2MD_01, PB2MD_10, PB2MD_11,\n\tPB1MD_00, PB1MD_01, PB1MD_10, PB1MD_11,\n\tPB0MD_00, PB0MD_01, PB0MD_10, PB0MD_11,\n\n\tPB12IRQ_00, PB12IRQ_01, PB12IRQ_10,\n\n\tPC14MD_0, PC14MD_1,\n\tPC13MD_0, PC13MD_1,\n\tPC12MD_0, PC12MD_1,\n\tPC11MD_00, PC11MD_01, PC11MD_10,\n\tPC10MD_00, PC10MD_01, PC10MD_10,\n\tPC9MD_0, PC9MD_1,\n\tPC8MD_0, PC8MD_1,\n\tPC7MD_0, PC7MD_1,\n\tPC6MD_0, PC6MD_1,\n\tPC5MD_0, PC5MD_1,\n\tPC4MD_0, PC4MD_1,\n\tPC3MD_0, PC3MD_1,\n\tPC2MD_0, PC2MD_1,\n\tPC1MD_0, PC1MD_1,\n\tPC0MD_00, PC0MD_01, PC0MD_10,\n\n\tPD15MD_000, PD15MD_001, PD15MD_010, PD15MD_100, PD15MD_101,\n\tPD14MD_000, PD14MD_001, PD14MD_010, PD14MD_101,\n\tPD13MD_000, PD13MD_001, PD13MD_010, PD13MD_100, PD13MD_101,\n\tPD12MD_000, PD12MD_001, PD12MD_010, PD12MD_100, PD12MD_101,\n\tPD11MD_000, PD11MD_001, PD11MD_010, PD11MD_100, PD11MD_101,\n\tPD10MD_000, PD10MD_001, PD10MD_010, PD10MD_100, PD10MD_101,\n\tPD9MD_000, PD9MD_001, PD9MD_010, PD9MD_100, PD9MD_101,\n\tPD8MD_000, PD8MD_001, PD8MD_010, PD8MD_100, PD8MD_101,\n\tPD7MD_000, PD7MD_001, PD7MD_010, PD7MD_011, PD7MD_100, PD7MD_101,\n\tPD6MD_000, PD6MD_001, PD6MD_010, PD6MD_011, PD6MD_100, PD6MD_101,\n\tPD5MD_000, PD5MD_001, PD5MD_010, PD5MD_011, PD5MD_100, PD5MD_101,\n\tPD4MD_000, PD4MD_001, PD4MD_010, PD4MD_011, PD4MD_100, PD4MD_101,\n\tPD3MD_000, PD3MD_001, PD3MD_010, PD3MD_011, PD3MD_100, PD3MD_101,\n\tPD2MD_000, PD2MD_001, PD2MD_010, PD2MD_011, PD2MD_100, PD2MD_101,\n\tPD1MD_000, PD1MD_001, PD1MD_010, PD1MD_011, PD1MD_100, PD1MD_101,\n\tPD0MD_000, PD0MD_001, PD0MD_010, PD0MD_011, PD0MD_100, PD0MD_101,\n\n\tPE15MD_00, PE15MD_01, PE15MD_11,\n\tPE14MD_00, PE14MD_01, PE14MD_11,\n\tPE13MD_00, PE13MD_11,\n\tPE12MD_00, PE12MD_11,\n\tPE11MD_000, PE11MD_001, PE11MD_010, PE11MD_100,\n\tPE10MD_000, PE10MD_001, PE10MD_010, PE10MD_100,\n\tPE9MD_00, PE9MD_01, PE9MD_10, PE9MD_11,\n\tPE8MD_00, PE8MD_01, PE8MD_10, PE8MD_11,\n\tPE7MD_000, PE7MD_001, PE7MD_010, PE7MD_011, PE7MD_100,\n\tPE6MD_000, PE6MD_001, PE6MD_010, PE6MD_011, PE6MD_100,\n\tPE5MD_000, PE5MD_001, PE5MD_010, PE5MD_011, PE5MD_100,\n\tPE4MD_000, PE4MD_001, PE4MD_010, PE4MD_011, PE4MD_100,\n\tPE3MD_00, PE3MD_01, PE3MD_11,\n\tPE2MD_00, PE2MD_01, PE2MD_11,\n\tPE1MD_00, PE1MD_01, PE1MD_10, PE1MD_11,\n\tPE0MD_000, PE0MD_001, PE0MD_011, PE0MD_100,\n\n\tPF30MD_0, PF30MD_1,\n\tPF29MD_0, PF29MD_1,\n\tPF28MD_0, PF28MD_1,\n\tPF27MD_0, PF27MD_1,\n\tPF26MD_0, PF26MD_1,\n\tPF25MD_0, PF25MD_1,\n\tPF24MD_0, PF24MD_1,\n\tPF23MD_00, PF23MD_01, PF23MD_10,\n\tPF22MD_00, PF22MD_01, PF22MD_10,\n\tPF21MD_00, PF21MD_01, PF21MD_10,\n\tPF20MD_00, PF20MD_01, PF20MD_10,\n\tPF19MD_00, PF19MD_01, PF19MD_10,\n\tPF18MD_00, PF18MD_01, PF18MD_10,\n\tPF17MD_00, PF17MD_01, PF17MD_10,\n\tPF16MD_00, PF16MD_01, PF16MD_10,\n\tPF15MD_00, PF15MD_01, PF15MD_10,\n\tPF14MD_00, PF14MD_01, PF14MD_10,\n\tPF13MD_00, PF13MD_01, PF13MD_10,\n\tPF12MD_00, PF12MD_01, PF12MD_10,\n\tPF11MD_00, PF11MD_01, PF11MD_10,\n\tPF10MD_00, PF10MD_01, PF10MD_10,\n\tPF9MD_00, PF9MD_01, PF9MD_10,\n\tPF8MD_00, PF8MD_01, PF8MD_10,\n\tPF7MD_00, PF7MD_01, PF7MD_10, PF7MD_11,\n\tPF6MD_00, PF6MD_01, PF6MD_10, PF6MD_11,\n\tPF5MD_00, PF5MD_01, PF5MD_10, PF5MD_11,\n\tPF4MD_00, PF4MD_01, PF4MD_10, PF4MD_11,\n\tPF3MD_00, PF3MD_01, PF3MD_10, PF3MD_11,\n\tPF2MD_00, PF2MD_01, PF2MD_10, PF2MD_11,\n\tPF1MD_00, PF1MD_01, PF1MD_10, PF1MD_11,\n\tPF0MD_00, PF0MD_01, PF0MD_10, PF0MD_11,\n\tPINMUX_FUNCTION_END,\n\n\tPINMUX_MARK_BEGIN,\n\tPINT7_PB_MARK, PINT6_PB_MARK, PINT5_PB_MARK, PINT4_PB_MARK,\n\tPINT3_PB_MARK, PINT2_PB_MARK, PINT1_PB_MARK, PINT0_PB_MARK,\n\tPINT7_PD_MARK, PINT6_PD_MARK, PINT5_PD_MARK, PINT4_PD_MARK,\n\tPINT3_PD_MARK, PINT2_PD_MARK, PINT1_PD_MARK, PINT0_PD_MARK,\n\tIRQ7_PB_MARK, IRQ6_PB_MARK, IRQ5_PB_MARK, IRQ4_PB_MARK,\n\tIRQ3_PB_MARK, IRQ2_PB_MARK, IRQ1_PB_MARK, IRQ0_PB_MARK,\n\tIRQ7_PD_MARK, IRQ6_PD_MARK, IRQ5_PD_MARK, IRQ4_PD_MARK,\n\tIRQ3_PD_MARK, IRQ2_PD_MARK, IRQ1_PD_MARK, IRQ0_PD_MARK,\n\tIRQ7_PE_MARK, IRQ6_PE_MARK, IRQ5_PE_MARK, IRQ4_PE_MARK,\n\tIRQ3_PE_MARK, IRQ2_PE_MARK, IRQ1_PE_MARK, IRQ0_PE_MARK,\n\tWDTOVF_MARK, IRQOUT_MARK, REFOUT_MARK, IRQOUT_REFOUT_MARK,\n\tUBCTRG_MARK,\n\tCTX1_MARK, CRX1_MARK, CTX0_MARK, CTX0_CTX1_MARK,\n\tCRX0_MARK, CRX0_CRX1_MARK,\n\tSDA3_MARK, SCL3_MARK,\n\tSDA2_MARK, SCL2_MARK,\n\tSDA1_MARK, SCL1_MARK,\n\tSDA0_MARK, SCL0_MARK,\n\tTEND0_PD_MARK, TEND0_PE_MARK, DACK0_PD_MARK, DACK0_PE_MARK,\n\tDREQ0_PD_MARK, DREQ0_PE_MARK, TEND1_PD_MARK, TEND1_PE_MARK,\n\tDACK1_PD_MARK, DACK1_PE_MARK, DREQ1_PD_MARK, DREQ1_PE_MARK,\n\tDACK2_MARK, DREQ2_MARK, DACK3_MARK, DREQ3_MARK,\n\tADTRG_PD_MARK, ADTRG_PE_MARK,\n\tD31_MARK, D30_MARK, D29_MARK, D28_MARK,\n\tD27_MARK, D26_MARK, D25_MARK, D24_MARK,\n\tD23_MARK, D22_MARK, D21_MARK, D20_MARK,\n\tD19_MARK, D18_MARK, D17_MARK, D16_MARK,\n\tA25_MARK, A24_MARK, A23_MARK, A22_MARK,\n\tA21_MARK, CS4_MARK, MRES_MARK, BS_MARK,\n\tIOIS16_MARK, CS1_MARK, CS6_CE1B_MARK, CE2B_MARK,\n\tCS5_CE1A_MARK, CE2A_MARK, FRAME_MARK, WAIT_MARK,\n\tRDWR_MARK, CKE_MARK, CASU_MARK,\tBREQ_MARK,\n\tRASU_MARK, BACK_MARK, CASL_MARK, RASL_MARK,\n\tWE3_DQMUU_AH_ICIO_WR_MARK, WE2_DQMUL_ICIORD_MARK,\n\tWE1_DQMLU_WE_MARK, WE0_DQMLL_MARK,\n\tCS3_MARK, CS2_MARK, A1_MARK, A0_MARK, CS7_MARK,\n\tTIOC4D_MARK, TIOC4C_MARK, TIOC4B_MARK, TIOC4A_MARK,\n\tTIOC3D_MARK, TIOC3C_MARK, TIOC3B_MARK, TIOC3A_MARK,\n\tTIOC2B_MARK, TIOC1B_MARK, TIOC2A_MARK, TIOC1A_MARK,\n\tTIOC0D_MARK, TIOC0C_MARK, TIOC0B_MARK, TIOC0A_MARK,\n\tTCLKD_PD_MARK, TCLKC_PD_MARK, TCLKB_PD_MARK, TCLKA_PD_MARK,\n\tTCLKD_PF_MARK, TCLKC_PF_MARK, TCLKB_PF_MARK, TCLKA_PF_MARK,\n\tSCS0_PD_MARK, SSO0_PD_MARK, SSI0_PD_MARK, SSCK0_PD_MARK,\n\tSCS0_PF_MARK, SSO0_PF_MARK, SSI0_PF_MARK, SSCK0_PF_MARK,\n\tSCS1_PD_MARK, SSO1_PD_MARK, SSI1_PD_MARK, SSCK1_PD_MARK,\n\tSCS1_PF_MARK, SSO1_PF_MARK, SSI1_PF_MARK, SSCK1_PF_MARK,\n\tTXD0_MARK, RXD0_MARK, SCK0_MARK,\n\tTXD1_MARK, RXD1_MARK, SCK1_MARK,\n\tTXD2_MARK, RXD2_MARK, SCK2_MARK,\n\tRTS3_MARK, CTS3_MARK, TXD3_MARK,\n\tRXD3_MARK, SCK3_MARK,\n\tAUDIO_CLK_MARK,\n\tSSIDATA3_MARK, SSIWS3_MARK, SSISCK3_MARK,\n\tSSIDATA2_MARK, SSIWS2_MARK, SSISCK2_MARK,\n\tSSIDATA1_MARK, SSIWS1_MARK, SSISCK1_MARK,\n\tSSIDATA0_MARK, SSIWS0_MARK, SSISCK0_MARK,\n\tFCE_MARK, FRB_MARK,\n\tNAF7_MARK, NAF6_MARK, NAF5_MARK, NAF4_MARK,\n\tNAF3_MARK, NAF2_MARK, NAF1_MARK, NAF0_MARK,\n\tFSC_MARK, FOE_MARK, FCDE_MARK, FWE_MARK,\n\tLCD_VEPWC_MARK, LCD_VCPWC_MARK,\tLCD_CLK_MARK, LCD_FLM_MARK,\n\tLCD_M_DISP_MARK, LCD_CL2_MARK, LCD_CL1_MARK, LCD_DON_MARK,\n\tLCD_DATA15_MARK, LCD_DATA14_MARK, LCD_DATA13_MARK, LCD_DATA12_MARK,\n\tLCD_DATA11_MARK, LCD_DATA10_MARK, LCD_DATA9_MARK, LCD_DATA8_MARK,\n\tLCD_DATA7_MARK, LCD_DATA6_MARK, LCD_DATA5_MARK, LCD_DATA4_MARK,\n\tLCD_DATA3_MARK, LCD_DATA2_MARK, LCD_DATA1_MARK, LCD_DATA0_MARK,\n\tPINMUX_MARK_END,\n};\n\nstatic const u16 pinmux_data[] = {\n\t \n\tPINMUX_DATA(PA7_DATA, PA7_IN),\n\tPINMUX_DATA(PA6_DATA, PA6_IN),\n\tPINMUX_DATA(PA5_DATA, PA5_IN),\n\tPINMUX_DATA(PA4_DATA, PA4_IN),\n\tPINMUX_DATA(PA3_DATA, PA3_IN),\n\tPINMUX_DATA(PA2_DATA, PA2_IN),\n\tPINMUX_DATA(PA1_DATA, PA1_IN),\n\tPINMUX_DATA(PA0_DATA, PA0_IN),\n\n\t \n\tPINMUX_DATA(PB12_DATA, PB12MD_00, FORCE_OUT),\n\tPINMUX_DATA(WDTOVF_MARK, PB12MD_01),\n\tPINMUX_DATA(IRQOUT_MARK, PB12MD_10, PB12IRQ_00),\n\tPINMUX_DATA(REFOUT_MARK, PB12MD_10, PB12IRQ_01),\n\tPINMUX_DATA(IRQOUT_REFOUT_MARK, PB12MD_10, PB12IRQ_10),\n\tPINMUX_DATA(UBCTRG_MARK, PB12MD_11),\n\n\tPINMUX_DATA(PB11_DATA, PB11MD_0, PB11_IN, PB11_OUT),\n\tPINMUX_DATA(CTX1_MARK, PB11MD_1),\n\n\tPINMUX_DATA(PB10_DATA, PB10MD_0, PB10_IN, PB10_OUT),\n\tPINMUX_DATA(CRX1_MARK, PB10MD_1),\n\n\tPINMUX_DATA(PB9_DATA, PB9MD_00, PB9_IN, PB9_OUT),\n\tPINMUX_DATA(CTX0_MARK, PB9MD_01),\n\tPINMUX_DATA(CTX0_CTX1_MARK, PB9MD_10),\n\n\tPINMUX_DATA(PB8_DATA, PB8MD_00, PB8_IN, PB8_OUT),\n\tPINMUX_DATA(CRX0_MARK, PB8MD_01),\n\tPINMUX_DATA(CRX0_CRX1_MARK, PB8MD_10),\n\n\tPINMUX_DATA(PB7_DATA, PB7MD_00, FORCE_IN),\n\tPINMUX_DATA(SDA3_MARK, PB7MD_01),\n\tPINMUX_DATA(PINT7_PB_MARK, PB7MD_10),\n\tPINMUX_DATA(IRQ7_PB_MARK, PB7MD_11),\n\n\tPINMUX_DATA(PB6_DATA, PB6MD_00, FORCE_IN),\n\tPINMUX_DATA(SCL3_MARK, PB6MD_01),\n\tPINMUX_DATA(PINT6_PB_MARK, PB6MD_10),\n\tPINMUX_DATA(IRQ6_PB_MARK, PB6MD_11),\n\n\tPINMUX_DATA(PB5_DATA, PB5MD_00, FORCE_IN),\n\tPINMUX_DATA(SDA2_MARK, PB6MD_01),\n\tPINMUX_DATA(PINT5_PB_MARK, PB6MD_10),\n\tPINMUX_DATA(IRQ5_PB_MARK, PB6MD_11),\n\n\tPINMUX_DATA(PB4_DATA, PB4MD_00, FORCE_IN),\n\tPINMUX_DATA(SCL2_MARK, PB4MD_01),\n\tPINMUX_DATA(PINT4_PB_MARK, PB4MD_10),\n\tPINMUX_DATA(IRQ4_PB_MARK, PB4MD_11),\n\n\tPINMUX_DATA(PB3_DATA, PB3MD_00, FORCE_IN),\n\tPINMUX_DATA(SDA1_MARK, PB3MD_01),\n\tPINMUX_DATA(PINT3_PB_MARK, PB3MD_10),\n\tPINMUX_DATA(IRQ3_PB_MARK, PB3MD_11),\n\n\tPINMUX_DATA(PB2_DATA, PB2MD_00, FORCE_IN),\n\tPINMUX_DATA(SCL1_MARK, PB2MD_01),\n\tPINMUX_DATA(PINT2_PB_MARK, PB2MD_10),\n\tPINMUX_DATA(IRQ2_PB_MARK, PB2MD_11),\n\n\tPINMUX_DATA(PB1_DATA, PB1MD_00, FORCE_IN),\n\tPINMUX_DATA(SDA0_MARK, PB1MD_01),\n\tPINMUX_DATA(PINT1_PB_MARK, PB1MD_10),\n\tPINMUX_DATA(IRQ1_PB_MARK, PB1MD_11),\n\n\tPINMUX_DATA(PB0_DATA, PB0MD_00, FORCE_IN),\n\tPINMUX_DATA(SCL0_MARK, PB0MD_01),\n\tPINMUX_DATA(PINT0_PB_MARK, PB0MD_10),\n\tPINMUX_DATA(IRQ0_PB_MARK, PB0MD_11),\n\n\t \n\tPINMUX_DATA(PC14_DATA, PC14MD_0, PC14_IN, PC14_OUT),\n\tPINMUX_DATA(WAIT_MARK, PC14MD_1),\n\n\tPINMUX_DATA(PC13_DATA, PC13MD_0, PC13_IN, PC13_OUT),\n\tPINMUX_DATA(RDWR_MARK, PC13MD_1),\n\n\tPINMUX_DATA(PC12_DATA, PC12MD_0, PC12_IN, PC12_OUT),\n\tPINMUX_DATA(CKE_MARK, PC12MD_1),\n\n\tPINMUX_DATA(PC11_DATA, PC11MD_00, PC11_IN, PC11_OUT),\n\tPINMUX_DATA(CASU_MARK, PC11MD_01),\n\tPINMUX_DATA(BREQ_MARK, PC11MD_10),\n\n\tPINMUX_DATA(PC10_DATA, PC10MD_00, PC10_IN, PC10_OUT),\n\tPINMUX_DATA(RASU_MARK, PC10MD_01),\n\tPINMUX_DATA(BACK_MARK, PC10MD_10),\n\n\tPINMUX_DATA(PC9_DATA, PC9MD_0, PC9_IN, PC9_OUT),\n\tPINMUX_DATA(CASL_MARK, PC9MD_1),\n\n\tPINMUX_DATA(PC8_DATA, PC8MD_0, PC8_IN, PC8_OUT),\n\tPINMUX_DATA(RASL_MARK, PC8MD_1),\n\n\tPINMUX_DATA(PC7_DATA, PC7MD_0, PC7_IN, PC7_OUT),\n\tPINMUX_DATA(WE3_DQMUU_AH_ICIO_WR_MARK, PC7MD_1),\n\n\tPINMUX_DATA(PC6_DATA, PC6MD_0, PC6_IN, PC6_OUT),\n\tPINMUX_DATA(WE2_DQMUL_ICIORD_MARK, PC6MD_1),\n\n\tPINMUX_DATA(PC5_DATA, PC5MD_0, PC5_IN, PC5_OUT),\n\tPINMUX_DATA(WE1_DQMLU_WE_MARK, PC5MD_1),\n\n\tPINMUX_DATA(PC4_DATA, PC4MD_0, PC4_IN, PC4_OUT),\n\tPINMUX_DATA(WE0_DQMLL_MARK, PC4MD_1),\n\n\tPINMUX_DATA(PC3_DATA, PC3MD_0, PC3_IN, PC3_OUT),\n\tPINMUX_DATA(CS3_MARK, PC3MD_1),\n\n\tPINMUX_DATA(PC2_DATA, PC2MD_0, PC2_IN, PC2_OUT),\n\tPINMUX_DATA(CS2_MARK, PC2MD_1),\n\n\tPINMUX_DATA(PC1_DATA, PC1MD_0, PC1_IN, PC1_OUT),\n\tPINMUX_DATA(A1_MARK, PC1MD_1),\n\n\tPINMUX_DATA(PC0_DATA, PC0MD_00, PC0_IN, PC0_OUT),\n\tPINMUX_DATA(A0_MARK, PC0MD_01),\n\tPINMUX_DATA(CS7_MARK, PC0MD_10),\n\n\t \n\tPINMUX_DATA(PD15_DATA, PD15MD_000, PD15_IN, PD15_OUT),\n\tPINMUX_DATA(D31_MARK, PD15MD_001),\n\tPINMUX_DATA(PINT7_PD_MARK, PD15MD_010),\n\tPINMUX_DATA(ADTRG_PD_MARK, PD15MD_100),\n\tPINMUX_DATA(TIOC4D_MARK, PD15MD_101),\n\n\tPINMUX_DATA(PD14_DATA, PD14MD_000, PD14_IN, PD14_OUT),\n\tPINMUX_DATA(D30_MARK, PD14MD_001),\n\tPINMUX_DATA(PINT6_PD_MARK, PD14MD_010),\n\tPINMUX_DATA(TIOC4C_MARK, PD14MD_101),\n\n\tPINMUX_DATA(PD13_DATA, PD13MD_000, PD13_IN, PD13_OUT),\n\tPINMUX_DATA(D29_MARK, PD13MD_001),\n\tPINMUX_DATA(PINT5_PD_MARK, PD13MD_010),\n\tPINMUX_DATA(TEND1_PD_MARK, PD13MD_100),\n\tPINMUX_DATA(TIOC4B_MARK, PD13MD_101),\n\n\tPINMUX_DATA(PD12_DATA, PD12MD_000, PD12_IN, PD12_OUT),\n\tPINMUX_DATA(D28_MARK, PD12MD_001),\n\tPINMUX_DATA(PINT4_PD_MARK, PD12MD_010),\n\tPINMUX_DATA(DACK1_PD_MARK, PD12MD_100),\n\tPINMUX_DATA(TIOC4A_MARK, PD12MD_101),\n\n\tPINMUX_DATA(PD11_DATA, PD11MD_000, PD11_IN, PD11_OUT),\n\tPINMUX_DATA(D27_MARK, PD11MD_001),\n\tPINMUX_DATA(PINT3_PD_MARK, PD11MD_010),\n\tPINMUX_DATA(DREQ1_PD_MARK, PD11MD_100),\n\tPINMUX_DATA(TIOC3D_MARK, PD11MD_101),\n\n\tPINMUX_DATA(PD10_DATA, PD10MD_000, PD10_IN, PD10_OUT),\n\tPINMUX_DATA(D26_MARK, PD10MD_001),\n\tPINMUX_DATA(PINT2_PD_MARK, PD10MD_010),\n\tPINMUX_DATA(TEND0_PD_MARK, PD10MD_100),\n\tPINMUX_DATA(TIOC3C_MARK, PD10MD_101),\n\n\tPINMUX_DATA(PD9_DATA, PD9MD_000, PD9_IN, PD9_OUT),\n\tPINMUX_DATA(D25_MARK, PD9MD_001),\n\tPINMUX_DATA(PINT1_PD_MARK, PD9MD_010),\n\tPINMUX_DATA(DACK0_PD_MARK, PD9MD_100),\n\tPINMUX_DATA(TIOC3B_MARK, PD9MD_101),\n\n\tPINMUX_DATA(PD8_DATA, PD8MD_000, PD8_IN, PD8_OUT),\n\tPINMUX_DATA(D24_MARK, PD8MD_001),\n\tPINMUX_DATA(PINT0_PD_MARK, PD8MD_010),\n\tPINMUX_DATA(DREQ0_PD_MARK, PD8MD_100),\n\tPINMUX_DATA(TIOC3A_MARK, PD8MD_101),\n\n\tPINMUX_DATA(PD7_DATA, PD7MD_000, PD7_IN, PD7_OUT),\n\tPINMUX_DATA(D23_MARK, PD7MD_001),\n\tPINMUX_DATA(IRQ7_PD_MARK, PD7MD_010),\n\tPINMUX_DATA(SCS1_PD_MARK, PD7MD_011),\n\tPINMUX_DATA(TCLKD_PD_MARK, PD7MD_100),\n\tPINMUX_DATA(TIOC2B_MARK, PD7MD_101),\n\n\tPINMUX_DATA(PD6_DATA, PD6MD_000, PD6_IN, PD6_OUT),\n\tPINMUX_DATA(D22_MARK, PD6MD_001),\n\tPINMUX_DATA(IRQ6_PD_MARK, PD6MD_010),\n\tPINMUX_DATA(SSO1_PD_MARK, PD6MD_011),\n\tPINMUX_DATA(TCLKC_PD_MARK, PD6MD_100),\n\tPINMUX_DATA(TIOC2A_MARK, PD6MD_101),\n\n\tPINMUX_DATA(PD5_DATA, PD5MD_000, PD5_IN, PD5_OUT),\n\tPINMUX_DATA(D21_MARK, PD5MD_001),\n\tPINMUX_DATA(IRQ5_PD_MARK, PD5MD_010),\n\tPINMUX_DATA(SSI1_PD_MARK, PD5MD_011),\n\tPINMUX_DATA(TCLKB_PD_MARK, PD5MD_100),\n\tPINMUX_DATA(TIOC1B_MARK, PD5MD_101),\n\n\tPINMUX_DATA(PD4_DATA, PD4MD_000, PD4_IN, PD4_OUT),\n\tPINMUX_DATA(D20_MARK, PD4MD_001),\n\tPINMUX_DATA(IRQ4_PD_MARK, PD4MD_010),\n\tPINMUX_DATA(SSCK1_PD_MARK, PD4MD_011),\n\tPINMUX_DATA(TCLKA_PD_MARK, PD4MD_100),\n\tPINMUX_DATA(TIOC1A_MARK, PD4MD_101),\n\n\tPINMUX_DATA(PD3_DATA, PD3MD_000, PD3_IN, PD3_OUT),\n\tPINMUX_DATA(D19_MARK, PD3MD_001),\n\tPINMUX_DATA(IRQ3_PD_MARK, PD3MD_010),\n\tPINMUX_DATA(SCS0_PD_MARK, PD3MD_011),\n\tPINMUX_DATA(DACK3_MARK, PD3MD_100),\n\tPINMUX_DATA(TIOC0D_MARK, PD3MD_101),\n\n\tPINMUX_DATA(PD2_DATA, PD2MD_000, PD2_IN, PD2_OUT),\n\tPINMUX_DATA(D18_MARK, PD2MD_001),\n\tPINMUX_DATA(IRQ2_PD_MARK, PD2MD_010),\n\tPINMUX_DATA(SSO0_PD_MARK, PD2MD_011),\n\tPINMUX_DATA(DREQ3_MARK, PD2MD_100),\n\tPINMUX_DATA(TIOC0C_MARK, PD2MD_101),\n\n\tPINMUX_DATA(PD1_DATA, PD1MD_000, PD1_IN, PD1_OUT),\n\tPINMUX_DATA(D17_MARK, PD1MD_001),\n\tPINMUX_DATA(IRQ1_PD_MARK, PD1MD_010),\n\tPINMUX_DATA(SSI0_PD_MARK, PD1MD_011),\n\tPINMUX_DATA(DACK2_MARK, PD1MD_100),\n\tPINMUX_DATA(TIOC0B_MARK, PD1MD_101),\n\n\tPINMUX_DATA(PD0_DATA, PD0MD_000, PD0_IN, PD0_OUT),\n\tPINMUX_DATA(D16_MARK, PD0MD_001),\n\tPINMUX_DATA(IRQ0_PD_MARK, PD0MD_010),\n\tPINMUX_DATA(SSCK0_PD_MARK, PD0MD_011),\n\tPINMUX_DATA(DREQ2_MARK, PD0MD_100),\n\tPINMUX_DATA(TIOC0A_MARK, PD0MD_101),\n\n\t \n\tPINMUX_DATA(PE15_DATA, PE15MD_00, PE15_IN, PE15_OUT),\n\tPINMUX_DATA(IOIS16_MARK, PE15MD_01),\n\tPINMUX_DATA(RTS3_MARK, PE15MD_11),\n\n\tPINMUX_DATA(PE14_DATA, PE14MD_00, PE14_IN, PE14_OUT),\n\tPINMUX_DATA(CS1_MARK, PE14MD_01),\n\tPINMUX_DATA(CTS3_MARK, PE14MD_11),\n\n\tPINMUX_DATA(PE13_DATA, PE13MD_00, PE13_IN, PE13_OUT),\n\tPINMUX_DATA(TXD3_MARK, PE13MD_11),\n\n\tPINMUX_DATA(PE12_DATA, PE12MD_00, PE12_IN, PE12_OUT),\n\tPINMUX_DATA(RXD3_MARK, PE12MD_11),\n\n\tPINMUX_DATA(PE11_DATA, PE11MD_000, PE11_IN, PE11_OUT),\n\tPINMUX_DATA(CS6_CE1B_MARK, PE11MD_001),\n\tPINMUX_DATA(IRQ7_PE_MARK, PE11MD_010),\n\tPINMUX_DATA(TEND1_PE_MARK, PE11MD_100),\n\n\tPINMUX_DATA(PE10_DATA, PE10MD_000, PE10_IN, PE10_OUT),\n\tPINMUX_DATA(CE2B_MARK, PE10MD_001),\n\tPINMUX_DATA(IRQ6_PE_MARK, PE10MD_010),\n\tPINMUX_DATA(TEND0_PE_MARK, PE10MD_100),\n\n\tPINMUX_DATA(PE9_DATA, PE9MD_00, PE9_IN, PE9_OUT),\n\tPINMUX_DATA(CS5_CE1A_MARK, PE9MD_01),\n\tPINMUX_DATA(IRQ5_PE_MARK, PE9MD_10),\n\tPINMUX_DATA(SCK3_MARK, PE9MD_11),\n\n\tPINMUX_DATA(PE8_DATA, PE8MD_00, PE8_IN, PE8_OUT),\n\tPINMUX_DATA(CE2A_MARK, PE8MD_01),\n\tPINMUX_DATA(IRQ4_PE_MARK, PE8MD_10),\n\tPINMUX_DATA(SCK2_MARK, PE8MD_11),\n\n\tPINMUX_DATA(PE7_DATA, PE7MD_000, PE7_IN, PE7_OUT),\n\tPINMUX_DATA(FRAME_MARK, PE7MD_001),\n\tPINMUX_DATA(IRQ3_PE_MARK, PE7MD_010),\n\tPINMUX_DATA(TXD2_MARK, PE7MD_011),\n\tPINMUX_DATA(DACK1_PE_MARK, PE7MD_100),\n\n\tPINMUX_DATA(PE6_DATA, PE6MD_000, PE6_IN, PE6_OUT),\n\tPINMUX_DATA(A25_MARK, PE6MD_001),\n\tPINMUX_DATA(IRQ2_PE_MARK, PE6MD_010),\n\tPINMUX_DATA(RXD2_MARK, PE6MD_011),\n\tPINMUX_DATA(DREQ1_PE_MARK, PE6MD_100),\n\n\tPINMUX_DATA(PE5_DATA, PE5MD_000, PE5_IN, PE5_OUT),\n\tPINMUX_DATA(A24_MARK, PE5MD_001),\n\tPINMUX_DATA(IRQ1_PE_MARK, PE5MD_010),\n\tPINMUX_DATA(TXD1_MARK, PE5MD_011),\n\tPINMUX_DATA(DACK0_PE_MARK, PE5MD_100),\n\n\tPINMUX_DATA(PE4_DATA, PE4MD_000, PE4_IN, PE4_OUT),\n\tPINMUX_DATA(A23_MARK, PE4MD_001),\n\tPINMUX_DATA(IRQ0_PE_MARK, PE4MD_010),\n\tPINMUX_DATA(RXD1_MARK, PE4MD_011),\n\tPINMUX_DATA(DREQ0_PE_MARK, PE4MD_100),\n\n\tPINMUX_DATA(PE3_DATA, PE3MD_00, PE3_IN, PE3_OUT),\n\tPINMUX_DATA(A22_MARK, PE3MD_01),\n\tPINMUX_DATA(SCK1_MARK, PE3MD_11),\n\n\tPINMUX_DATA(PE2_DATA, PE2MD_00, PE2_IN, PE2_OUT),\n\tPINMUX_DATA(A21_MARK, PE2MD_01),\n\tPINMUX_DATA(SCK0_MARK, PE2MD_11),\n\n\tPINMUX_DATA(PE1_DATA, PE1MD_00, PE1_IN, PE1_OUT),\n\tPINMUX_DATA(CS4_MARK, PE1MD_01),\n\tPINMUX_DATA(MRES_MARK, PE1MD_10),\n\tPINMUX_DATA(TXD0_MARK, PE1MD_11),\n\n\tPINMUX_DATA(PE0_DATA, PE0MD_000, PE0_IN, PE0_OUT),\n\tPINMUX_DATA(BS_MARK, PE0MD_001),\n\tPINMUX_DATA(RXD0_MARK, PE0MD_011),\n\tPINMUX_DATA(ADTRG_PE_MARK, PE0MD_100),\n\n\t \n\tPINMUX_DATA(PF30_DATA, PF30MD_0, PF30_IN, PF30_OUT),\n\tPINMUX_DATA(AUDIO_CLK_MARK, PF30MD_1),\n\n\tPINMUX_DATA(PF29_DATA, PF29MD_0, PF29_IN, PF29_OUT),\n\tPINMUX_DATA(SSIDATA3_MARK, PF29MD_1),\n\n\tPINMUX_DATA(PF28_DATA, PF28MD_0, PF28_IN, PF28_OUT),\n\tPINMUX_DATA(SSIWS3_MARK, PF28MD_1),\n\n\tPINMUX_DATA(PF27_DATA, PF27MD_0, PF27_IN, PF27_OUT),\n\tPINMUX_DATA(SSISCK3_MARK, PF27MD_1),\n\n\tPINMUX_DATA(PF26_DATA, PF26MD_0, PF26_IN, PF26_OUT),\n\tPINMUX_DATA(SSIDATA2_MARK, PF26MD_1),\n\n\tPINMUX_DATA(PF25_DATA, PF25MD_0, PF25_IN, PF25_OUT),\n\tPINMUX_DATA(SSIWS2_MARK, PF25MD_1),\n\n\tPINMUX_DATA(PF24_DATA, PF24MD_0, PF24_IN, PF24_OUT),\n\tPINMUX_DATA(SSISCK2_MARK, PF24MD_1),\n\n\tPINMUX_DATA(PF23_DATA, PF23MD_00, PF23_IN, PF23_OUT),\n\tPINMUX_DATA(SSIDATA1_MARK, PF23MD_01),\n\tPINMUX_DATA(LCD_VEPWC_MARK, PF23MD_10),\n\n\tPINMUX_DATA(PF22_DATA, PF22MD_00, PF22_IN, PF22_OUT),\n\tPINMUX_DATA(SSIWS1_MARK, PF22MD_01),\n\tPINMUX_DATA(LCD_VCPWC_MARK, PF22MD_10),\n\n\tPINMUX_DATA(PF21_DATA, PF21MD_00, PF21_IN, PF21_OUT),\n\tPINMUX_DATA(SSISCK1_MARK, PF21MD_01),\n\tPINMUX_DATA(LCD_CLK_MARK, PF21MD_10),\n\n\tPINMUX_DATA(PF20_DATA, PF20MD_00, PF20_IN, PF20_OUT),\n\tPINMUX_DATA(SSIDATA0_MARK, PF20MD_01),\n\tPINMUX_DATA(LCD_FLM_MARK, PF20MD_10),\n\n\tPINMUX_DATA(PF19_DATA, PF19MD_00, PF19_IN, PF19_OUT),\n\tPINMUX_DATA(SSIWS0_MARK, PF19MD_01),\n\tPINMUX_DATA(LCD_M_DISP_MARK, PF19MD_10),\n\n\tPINMUX_DATA(PF18_DATA, PF18MD_00, PF18_IN, PF18_OUT),\n\tPINMUX_DATA(SSISCK0_MARK, PF18MD_01),\n\tPINMUX_DATA(LCD_CL2_MARK, PF18MD_10),\n\n\tPINMUX_DATA(PF17_DATA, PF17MD_00, PF17_IN, PF17_OUT),\n\tPINMUX_DATA(FCE_MARK, PF17MD_01),\n\tPINMUX_DATA(LCD_CL1_MARK, PF17MD_10),\n\n\tPINMUX_DATA(PF16_DATA, PF16MD_00, PF16_IN, PF16_OUT),\n\tPINMUX_DATA(FRB_MARK, PF16MD_01),\n\tPINMUX_DATA(LCD_DON_MARK, PF16MD_10),\n\n\tPINMUX_DATA(PF15_DATA, PF15MD_00, PF15_IN, PF15_OUT),\n\tPINMUX_DATA(NAF7_MARK, PF15MD_01),\n\tPINMUX_DATA(LCD_DATA15_MARK, PF15MD_10),\n\n\tPINMUX_DATA(PF14_DATA, PF14MD_00, PF14_IN, PF14_OUT),\n\tPINMUX_DATA(NAF6_MARK, PF14MD_01),\n\tPINMUX_DATA(LCD_DATA14_MARK, PF14MD_10),\n\n\tPINMUX_DATA(PF13_DATA, PF13MD_00, PF13_IN, PF13_OUT),\n\tPINMUX_DATA(NAF5_MARK, PF13MD_01),\n\tPINMUX_DATA(LCD_DATA13_MARK, PF13MD_10),\n\n\tPINMUX_DATA(PF12_DATA, PF12MD_00, PF12_IN, PF12_OUT),\n\tPINMUX_DATA(NAF4_MARK, PF12MD_01),\n\tPINMUX_DATA(LCD_DATA12_MARK, PF12MD_10),\n\n\tPINMUX_DATA(PF11_DATA, PF11MD_00, PF11_IN, PF11_OUT),\n\tPINMUX_DATA(NAF3_MARK, PF11MD_01),\n\tPINMUX_DATA(LCD_DATA11_MARK, PF11MD_10),\n\n\tPINMUX_DATA(PF10_DATA, PF10MD_00, PF10_IN, PF10_OUT),\n\tPINMUX_DATA(NAF2_MARK, PF10MD_01),\n\tPINMUX_DATA(LCD_DATA10_MARK, PF10MD_10),\n\n\tPINMUX_DATA(PF9_DATA, PF9MD_00, PF9_IN, PF9_OUT),\n\tPINMUX_DATA(NAF1_MARK, PF9MD_01),\n\tPINMUX_DATA(LCD_DATA9_MARK, PF9MD_10),\n\n\tPINMUX_DATA(PF8_DATA, PF8MD_00, PF8_IN, PF8_OUT),\n\tPINMUX_DATA(NAF0_MARK, PF8MD_01),\n\tPINMUX_DATA(LCD_DATA8_MARK, PF8MD_10),\n\n\tPINMUX_DATA(PF7_DATA, PF7MD_00, PF7_IN, PF7_OUT),\n\tPINMUX_DATA(FSC_MARK, PF7MD_01),\n\tPINMUX_DATA(LCD_DATA7_MARK, PF7MD_10),\n\tPINMUX_DATA(SCS1_PF_MARK, PF7MD_11),\n\n\tPINMUX_DATA(PF6_DATA, PF6MD_00, PF6_IN, PF6_OUT),\n\tPINMUX_DATA(FOE_MARK, PF6MD_01),\n\tPINMUX_DATA(LCD_DATA6_MARK, PF6MD_10),\n\tPINMUX_DATA(SSO1_PF_MARK, PF6MD_11),\n\n\tPINMUX_DATA(PF5_DATA, PF5MD_00, PF5_IN, PF5_OUT),\n\tPINMUX_DATA(FCDE_MARK, PF5MD_01),\n\tPINMUX_DATA(LCD_DATA5_MARK, PF5MD_10),\n\tPINMUX_DATA(SSI1_PF_MARK, PF5MD_11),\n\n\tPINMUX_DATA(PF4_DATA, PF4MD_00, PF4_IN, PF4_OUT),\n\tPINMUX_DATA(FWE_MARK, PF4MD_01),\n\tPINMUX_DATA(LCD_DATA4_MARK, PF4MD_10),\n\tPINMUX_DATA(SSCK1_PF_MARK, PF4MD_11),\n\n\tPINMUX_DATA(PF3_DATA, PF3MD_00, PF3_IN, PF3_OUT),\n\tPINMUX_DATA(TCLKD_PF_MARK, PF3MD_01),\n\tPINMUX_DATA(LCD_DATA3_MARK, PF3MD_10),\n\tPINMUX_DATA(SCS0_PF_MARK, PF3MD_11),\n\n\tPINMUX_DATA(PF2_DATA, PF2MD_00, PF2_IN, PF2_OUT),\n\tPINMUX_DATA(TCLKC_PF_MARK, PF2MD_01),\n\tPINMUX_DATA(LCD_DATA2_MARK, PF2MD_10),\n\tPINMUX_DATA(SSO0_PF_MARK, PF2MD_11),\n\n\tPINMUX_DATA(PF1_DATA, PF1MD_00, PF1_IN, PF1_OUT),\n\tPINMUX_DATA(TCLKB_PF_MARK, PF1MD_01),\n\tPINMUX_DATA(LCD_DATA1_MARK, PF1MD_10),\n\tPINMUX_DATA(SSI0_PF_MARK, PF1MD_11),\n\n\tPINMUX_DATA(PF0_DATA, PF0MD_00, PF0_IN, PF0_OUT),\n\tPINMUX_DATA(TCLKA_PF_MARK, PF0MD_01),\n\tPINMUX_DATA(LCD_DATA0_MARK, PF0MD_10),\n\tPINMUX_DATA(SSCK0_PF_MARK, PF0MD_11),\n};\n\nstatic const struct sh_pfc_pin pinmux_pins[] = {\n\t \n\tPINMUX_GPIO(PA7),\n\tPINMUX_GPIO(PA6),\n\tPINMUX_GPIO(PA5),\n\tPINMUX_GPIO(PA4),\n\tPINMUX_GPIO(PA3),\n\tPINMUX_GPIO(PA2),\n\tPINMUX_GPIO(PA1),\n\tPINMUX_GPIO(PA0),\n\n\t \n\tPINMUX_GPIO(PB12),\n\tPINMUX_GPIO(PB11),\n\tPINMUX_GPIO(PB10),\n\tPINMUX_GPIO(PB9),\n\tPINMUX_GPIO(PB8),\n\tPINMUX_GPIO(PB7),\n\tPINMUX_GPIO(PB6),\n\tPINMUX_GPIO(PB5),\n\tPINMUX_GPIO(PB4),\n\tPINMUX_GPIO(PB3),\n\tPINMUX_GPIO(PB2),\n\tPINMUX_GPIO(PB1),\n\tPINMUX_GPIO(PB0),\n\n\t \n\tPINMUX_GPIO(PC14),\n\tPINMUX_GPIO(PC13),\n\tPINMUX_GPIO(PC12),\n\tPINMUX_GPIO(PC11),\n\tPINMUX_GPIO(PC10),\n\tPINMUX_GPIO(PC9),\n\tPINMUX_GPIO(PC8),\n\tPINMUX_GPIO(PC7),\n\tPINMUX_GPIO(PC6),\n\tPINMUX_GPIO(PC5),\n\tPINMUX_GPIO(PC4),\n\tPINMUX_GPIO(PC3),\n\tPINMUX_GPIO(PC2),\n\tPINMUX_GPIO(PC1),\n\tPINMUX_GPIO(PC0),\n\n\t \n\tPINMUX_GPIO(PD15),\n\tPINMUX_GPIO(PD14),\n\tPINMUX_GPIO(PD13),\n\tPINMUX_GPIO(PD12),\n\tPINMUX_GPIO(PD11),\n\tPINMUX_GPIO(PD10),\n\tPINMUX_GPIO(PD9),\n\tPINMUX_GPIO(PD8),\n\tPINMUX_GPIO(PD7),\n\tPINMUX_GPIO(PD6),\n\tPINMUX_GPIO(PD5),\n\tPINMUX_GPIO(PD4),\n\tPINMUX_GPIO(PD3),\n\tPINMUX_GPIO(PD2),\n\tPINMUX_GPIO(PD1),\n\tPINMUX_GPIO(PD0),\n\n\t \n\tPINMUX_GPIO(PE15),\n\tPINMUX_GPIO(PE14),\n\tPINMUX_GPIO(PE13),\n\tPINMUX_GPIO(PE12),\n\tPINMUX_GPIO(PE11),\n\tPINMUX_GPIO(PE10),\n\tPINMUX_GPIO(PE9),\n\tPINMUX_GPIO(PE8),\n\tPINMUX_GPIO(PE7),\n\tPINMUX_GPIO(PE6),\n\tPINMUX_GPIO(PE5),\n\tPINMUX_GPIO(PE4),\n\tPINMUX_GPIO(PE3),\n\tPINMUX_GPIO(PE2),\n\tPINMUX_GPIO(PE1),\n\tPINMUX_GPIO(PE0),\n\n\t \n\tPINMUX_GPIO(PF30),\n\tPINMUX_GPIO(PF29),\n\tPINMUX_GPIO(PF28),\n\tPINMUX_GPIO(PF27),\n\tPINMUX_GPIO(PF26),\n\tPINMUX_GPIO(PF25),\n\tPINMUX_GPIO(PF24),\n\tPINMUX_GPIO(PF23),\n\tPINMUX_GPIO(PF22),\n\tPINMUX_GPIO(PF21),\n\tPINMUX_GPIO(PF20),\n\tPINMUX_GPIO(PF19),\n\tPINMUX_GPIO(PF18),\n\tPINMUX_GPIO(PF17),\n\tPINMUX_GPIO(PF16),\n\tPINMUX_GPIO(PF15),\n\tPINMUX_GPIO(PF14),\n\tPINMUX_GPIO(PF13),\n\tPINMUX_GPIO(PF12),\n\tPINMUX_GPIO(PF11),\n\tPINMUX_GPIO(PF10),\n\tPINMUX_GPIO(PF9),\n\tPINMUX_GPIO(PF8),\n\tPINMUX_GPIO(PF7),\n\tPINMUX_GPIO(PF6),\n\tPINMUX_GPIO(PF5),\n\tPINMUX_GPIO(PF4),\n\tPINMUX_GPIO(PF3),\n\tPINMUX_GPIO(PF2),\n\tPINMUX_GPIO(PF1),\n\tPINMUX_GPIO(PF0),\n};\n\n#define PINMUX_FN_BASE\tARRAY_SIZE(pinmux_pins)\n\nstatic const struct pinmux_func pinmux_func_gpios[] = {\n\t \n\tGPIO_FN(PINT7_PB),\n\tGPIO_FN(PINT6_PB),\n\tGPIO_FN(PINT5_PB),\n\tGPIO_FN(PINT4_PB),\n\tGPIO_FN(PINT3_PB),\n\tGPIO_FN(PINT2_PB),\n\tGPIO_FN(PINT1_PB),\n\tGPIO_FN(PINT0_PB),\n\tGPIO_FN(PINT7_PD),\n\tGPIO_FN(PINT6_PD),\n\tGPIO_FN(PINT5_PD),\n\tGPIO_FN(PINT4_PD),\n\tGPIO_FN(PINT3_PD),\n\tGPIO_FN(PINT2_PD),\n\tGPIO_FN(PINT1_PD),\n\tGPIO_FN(PINT0_PD),\n\tGPIO_FN(IRQ7_PB),\n\tGPIO_FN(IRQ6_PB),\n\tGPIO_FN(IRQ5_PB),\n\tGPIO_FN(IRQ4_PB),\n\tGPIO_FN(IRQ3_PB),\n\tGPIO_FN(IRQ2_PB),\n\tGPIO_FN(IRQ1_PB),\n\tGPIO_FN(IRQ0_PB),\n\tGPIO_FN(IRQ7_PD),\n\tGPIO_FN(IRQ6_PD),\n\tGPIO_FN(IRQ5_PD),\n\tGPIO_FN(IRQ4_PD),\n\tGPIO_FN(IRQ3_PD),\n\tGPIO_FN(IRQ2_PD),\n\tGPIO_FN(IRQ1_PD),\n\tGPIO_FN(IRQ0_PD),\n\tGPIO_FN(IRQ7_PE),\n\tGPIO_FN(IRQ6_PE),\n\tGPIO_FN(IRQ5_PE),\n\tGPIO_FN(IRQ4_PE),\n\tGPIO_FN(IRQ3_PE),\n\tGPIO_FN(IRQ2_PE),\n\tGPIO_FN(IRQ1_PE),\n\tGPIO_FN(IRQ0_PE),\n\n\tGPIO_FN(WDTOVF),\n\tGPIO_FN(IRQOUT),\n\tGPIO_FN(REFOUT),\n\tGPIO_FN(IRQOUT_REFOUT),\n\tGPIO_FN(UBCTRG),\n\n\t \n\tGPIO_FN(CTX1),\n\tGPIO_FN(CRX1),\n\tGPIO_FN(CTX0),\n\tGPIO_FN(CTX0_CTX1),\n\tGPIO_FN(CRX0),\n\tGPIO_FN(CRX0_CRX1),\n\n\t \n\tGPIO_FN(SDA3),\n\tGPIO_FN(SCL3),\n\tGPIO_FN(SDA2),\n\tGPIO_FN(SCL2),\n\tGPIO_FN(SDA1),\n\tGPIO_FN(SCL1),\n\tGPIO_FN(SDA0),\n\tGPIO_FN(SCL0),\n\n\t \n\tGPIO_FN(TEND0_PD),\n\tGPIO_FN(TEND0_PE),\n\tGPIO_FN(DACK0_PD),\n\tGPIO_FN(DACK0_PE),\n\tGPIO_FN(DREQ0_PD),\n\tGPIO_FN(DREQ0_PE),\n\tGPIO_FN(TEND1_PD),\n\tGPIO_FN(TEND1_PE),\n\tGPIO_FN(DACK1_PD),\n\tGPIO_FN(DACK1_PE),\n\tGPIO_FN(DREQ1_PD),\n\tGPIO_FN(DREQ1_PE),\n\tGPIO_FN(DACK2),\n\tGPIO_FN(DREQ2),\n\tGPIO_FN(DACK3),\n\tGPIO_FN(DREQ3),\n\n\t \n\tGPIO_FN(ADTRG_PD),\n\tGPIO_FN(ADTRG_PE),\n\n\t \n\tGPIO_FN(D31),\n\tGPIO_FN(D30),\n\tGPIO_FN(D29),\n\tGPIO_FN(D28),\n\tGPIO_FN(D27),\n\tGPIO_FN(D26),\n\tGPIO_FN(D25),\n\tGPIO_FN(D24),\n\tGPIO_FN(D23),\n\tGPIO_FN(D22),\n\tGPIO_FN(D21),\n\tGPIO_FN(D20),\n\tGPIO_FN(D19),\n\tGPIO_FN(D18),\n\tGPIO_FN(D17),\n\tGPIO_FN(D16),\n\tGPIO_FN(A25),\n\tGPIO_FN(A24),\n\tGPIO_FN(A23),\n\tGPIO_FN(A22),\n\tGPIO_FN(A21),\n\tGPIO_FN(CS4),\n\tGPIO_FN(MRES),\n\tGPIO_FN(BS),\n\tGPIO_FN(IOIS16),\n\tGPIO_FN(CS1),\n\tGPIO_FN(CS6_CE1B),\n\tGPIO_FN(CE2B),\n\tGPIO_FN(CS5_CE1A),\n\tGPIO_FN(CE2A),\n\tGPIO_FN(FRAME),\n\tGPIO_FN(WAIT),\n\tGPIO_FN(RDWR),\n\tGPIO_FN(CKE),\n\tGPIO_FN(CASU),\n\tGPIO_FN(BREQ),\n\tGPIO_FN(RASU),\n\tGPIO_FN(BACK),\n\tGPIO_FN(CASL),\n\tGPIO_FN(RASL),\n\tGPIO_FN(WE3_DQMUU_AH_ICIO_WR),\n\tGPIO_FN(WE2_DQMUL_ICIORD),\n\tGPIO_FN(WE1_DQMLU_WE),\n\tGPIO_FN(WE0_DQMLL),\n\tGPIO_FN(CS3),\n\tGPIO_FN(CS2),\n\tGPIO_FN(A1),\n\tGPIO_FN(A0),\n\tGPIO_FN(CS7),\n\n\t \n\tGPIO_FN(TIOC4D),\n\tGPIO_FN(TIOC4C),\n\tGPIO_FN(TIOC4B),\n\tGPIO_FN(TIOC4A),\n\tGPIO_FN(TIOC3D),\n\tGPIO_FN(TIOC3C),\n\tGPIO_FN(TIOC3B),\n\tGPIO_FN(TIOC3A),\n\tGPIO_FN(TIOC2B),\n\tGPIO_FN(TIOC1B),\n\tGPIO_FN(TIOC2A),\n\tGPIO_FN(TIOC1A),\n\tGPIO_FN(TIOC0D),\n\tGPIO_FN(TIOC0C),\n\tGPIO_FN(TIOC0B),\n\tGPIO_FN(TIOC0A),\n\tGPIO_FN(TCLKD_PD),\n\tGPIO_FN(TCLKC_PD),\n\tGPIO_FN(TCLKB_PD),\n\tGPIO_FN(TCLKA_PD),\n\tGPIO_FN(TCLKD_PF),\n\tGPIO_FN(TCLKC_PF),\n\tGPIO_FN(TCLKB_PF),\n\tGPIO_FN(TCLKA_PF),\n\n\t \n\tGPIO_FN(SCS0_PD),\n\tGPIO_FN(SSO0_PD),\n\tGPIO_FN(SSI0_PD),\n\tGPIO_FN(SSCK0_PD),\n\tGPIO_FN(SCS0_PF),\n\tGPIO_FN(SSO0_PF),\n\tGPIO_FN(SSI0_PF),\n\tGPIO_FN(SSCK0_PF),\n\tGPIO_FN(SCS1_PD),\n\tGPIO_FN(SSO1_PD),\n\tGPIO_FN(SSI1_PD),\n\tGPIO_FN(SSCK1_PD),\n\tGPIO_FN(SCS1_PF),\n\tGPIO_FN(SSO1_PF),\n\tGPIO_FN(SSI1_PF),\n\tGPIO_FN(SSCK1_PF),\n\n\t \n\tGPIO_FN(TXD0),\n\tGPIO_FN(RXD0),\n\tGPIO_FN(SCK0),\n\tGPIO_FN(TXD1),\n\tGPIO_FN(RXD1),\n\tGPIO_FN(SCK1),\n\tGPIO_FN(TXD2),\n\tGPIO_FN(RXD2),\n\tGPIO_FN(SCK2),\n\tGPIO_FN(RTS3),\n\tGPIO_FN(CTS3),\n\tGPIO_FN(TXD3),\n\tGPIO_FN(RXD3),\n\tGPIO_FN(SCK3),\n\n\t \n\tGPIO_FN(AUDIO_CLK),\n\tGPIO_FN(SSIDATA3),\n\tGPIO_FN(SSIWS3),\n\tGPIO_FN(SSISCK3),\n\tGPIO_FN(SSIDATA2),\n\tGPIO_FN(SSIWS2),\n\tGPIO_FN(SSISCK2),\n\tGPIO_FN(SSIDATA1),\n\tGPIO_FN(SSIWS1),\n\tGPIO_FN(SSISCK1),\n\tGPIO_FN(SSIDATA0),\n\tGPIO_FN(SSIWS0),\n\tGPIO_FN(SSISCK0),\n\n\t \n\tGPIO_FN(FCE),\n\tGPIO_FN(FRB),\n\tGPIO_FN(NAF7),\n\tGPIO_FN(NAF6),\n\tGPIO_FN(NAF5),\n\tGPIO_FN(NAF4),\n\tGPIO_FN(NAF3),\n\tGPIO_FN(NAF2),\n\tGPIO_FN(NAF1),\n\tGPIO_FN(NAF0),\n\tGPIO_FN(FSC),\n\tGPIO_FN(FOE),\n\tGPIO_FN(FCDE),\n\tGPIO_FN(FWE),\n\n\t \n\tGPIO_FN(LCD_VEPWC),\n\tGPIO_FN(LCD_VCPWC),\n\tGPIO_FN(LCD_CLK),\n\tGPIO_FN(LCD_FLM),\n\tGPIO_FN(LCD_M_DISP),\n\tGPIO_FN(LCD_CL2),\n\tGPIO_FN(LCD_CL1),\n\tGPIO_FN(LCD_DON),\n\tGPIO_FN(LCD_DATA15),\n\tGPIO_FN(LCD_DATA14),\n\tGPIO_FN(LCD_DATA13),\n\tGPIO_FN(LCD_DATA12),\n\tGPIO_FN(LCD_DATA11),\n\tGPIO_FN(LCD_DATA10),\n\tGPIO_FN(LCD_DATA9),\n\tGPIO_FN(LCD_DATA8),\n\tGPIO_FN(LCD_DATA7),\n\tGPIO_FN(LCD_DATA6),\n\tGPIO_FN(LCD_DATA5),\n\tGPIO_FN(LCD_DATA4),\n\tGPIO_FN(LCD_DATA3),\n\tGPIO_FN(LCD_DATA2),\n\tGPIO_FN(LCD_DATA1),\n\tGPIO_FN(LCD_DATA0),\n};\n\nstatic const struct pinmux_cfg_reg pinmux_config_regs[] = {\n\t{ PINMUX_CFG_REG_VAR(\"PBIORL\", 0xfffe3886, 16,\n\t\t\t     GROUP(-4, 1, 1, 1, 1, -8),\n\t\t\t     GROUP(\n\t\t \n\t\tPB11_IN, PB11_OUT,\n\t\tPB10_IN, PB10_OUT,\n\t\tPB9_IN, PB9_OUT,\n\t\tPB8_IN, PB8_OUT,\n\t\t  ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PBCRL4\", 0xfffe3890, 16,\n\t\t\t     GROUP(-12, 4),\n\t\t\t     GROUP(\n\t\t \n\t\tPB12MD_00, PB12MD_01, PB12MD_10, PB12MD_11,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PBCRL3\", 0xfffe3892, 16, 4, GROUP(\n\t\tPB11MD_0, PB11MD_1,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPB10MD_0, PB10MD_1,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPB9MD_00, PB9MD_01, PB9MD_10, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPB8MD_00, PB8MD_01, PB8MD_10, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PBCRL2\", 0xfffe3894, 16, 4, GROUP(\n\t\tPB7MD_00, PB7MD_01, PB7MD_10, PB7MD_11,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPB6MD_00, PB6MD_01, PB6MD_10, PB6MD_11,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPB5MD_00, PB5MD_01, PB5MD_10, PB5MD_11,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPB4MD_00, PB4MD_01, PB4MD_10, PB4MD_11,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PBCRL1\", 0xfffe3896, 16, 4, GROUP(\n\t\tPB3MD_00, PB3MD_01, PB3MD_10, PB3MD_11,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPB2MD_00, PB2MD_01, PB2MD_10, PB2MD_11,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPB1MD_00, PB1MD_01, PB1MD_10, PB1MD_11,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPB0MD_00, PB0MD_01, PB0MD_10, PB0MD_11,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IFCR\", 0xfffe38a2, 16,\n\t\t\t     GROUP(-12, 4),\n\t\t\t     GROUP(\n\t\t \n\t\tPB12IRQ_00, PB12IRQ_01, PB12IRQ_10, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PCIORL\", 0xfffe3906, 16, 1, GROUP(\n\t\t0, 0,\n\t\tPC14_IN, PC14_OUT,\n\t\tPC13_IN, PC13_OUT,\n\t\tPC12_IN, PC12_OUT,\n\t\tPC11_IN, PC11_OUT,\n\t\tPC10_IN, PC10_OUT,\n\t\tPC9_IN, PC9_OUT,\n\t\tPC8_IN, PC8_OUT,\n\t\tPC7_IN, PC7_OUT,\n\t\tPC6_IN, PC6_OUT,\n\t\tPC5_IN, PC5_OUT,\n\t\tPC4_IN, PC4_OUT,\n\t\tPC3_IN, PC3_OUT,\n\t\tPC2_IN, PC2_OUT,\n\t\tPC1_IN, PC1_OUT,\n\t\tPC0_IN, PC0_OUT ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PCCRL4\", 0xfffe3910, 16,\n\t\t\t     GROUP(-4, 4, 4, 4),\n\t\t\t     GROUP(\n\t\t \n\t\tPC14MD_0, PC14MD_1,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPC13MD_0, PC13MD_1,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPC12MD_0, PC12MD_1,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PCCRL3\", 0xfffe3912, 16, 4, GROUP(\n\t\tPC11MD_00, PC11MD_01, PC11MD_10, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPC10MD_00, PC10MD_01, PC10MD_10, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPC9MD_0, PC9MD_1,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPC8MD_0, PC8MD_1,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PCCRL2\", 0xfffe3914, 16, 4, GROUP(\n\t\tPC7MD_0, PC7MD_1,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPC6MD_0, PC6MD_1,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPC5MD_0, PC5MD_1,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPC4MD_0, PC4MD_1,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PCCRL1\", 0xfffe3916, 16, 4, GROUP(\n\t\tPC3MD_0, PC3MD_1,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPC2MD_0, PC2MD_1,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPC1MD_0, PC1MD_1,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPC0MD_00, PC0MD_01, PC0MD_10, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PDIORL\", 0xfffe3986, 16, 1, GROUP(\n\t\tPD15_IN, PD15_OUT,\n\t\tPD14_IN, PD14_OUT,\n\t\tPD13_IN, PD13_OUT,\n\t\tPD12_IN, PD12_OUT,\n\t\tPD11_IN, PD11_OUT,\n\t\tPD10_IN, PD10_OUT,\n\t\tPD9_IN, PD9_OUT,\n\t\tPD8_IN, PD8_OUT,\n\t\tPD7_IN, PD7_OUT,\n\t\tPD6_IN, PD6_OUT,\n\t\tPD5_IN, PD5_OUT,\n\t\tPD4_IN, PD4_OUT,\n\t\tPD3_IN, PD3_OUT,\n\t\tPD2_IN, PD2_OUT,\n\t\tPD1_IN, PD1_OUT,\n\t\tPD0_IN, PD0_OUT ))\n\t},\n\t{ PINMUX_CFG_REG(\"PDCRL4\", 0xfffe3990, 16, 4, GROUP(\n\t\tPD15MD_000, PD15MD_001, PD15MD_010, 0,\n\t\tPD15MD_100, PD15MD_101, 0, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPD14MD_000, PD14MD_001, PD14MD_010, 0,\n\t\t0, PD14MD_101, 0, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPD13MD_000, PD13MD_001, PD13MD_010, 0,\n\t\tPD13MD_100, PD13MD_101, 0, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPD12MD_000, PD12MD_001, PD12MD_010, 0,\n\t\tPD12MD_100, PD12MD_101, 0, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PDCRL3\", 0xfffe3992, 16, 4, GROUP(\n\t\tPD11MD_000, PD11MD_001, PD11MD_010, 0,\n\t\tPD11MD_100, PD11MD_101, 0, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPD10MD_000, PD10MD_001, PD10MD_010, 0,\n\t\tPD10MD_100, PD10MD_101, 0, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPD9MD_000, PD9MD_001, PD9MD_010, 0,\n\t\tPD9MD_100, PD9MD_101, 0, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPD8MD_000, PD8MD_001, PD8MD_010, 0,\n\t\tPD8MD_100, PD8MD_101, 0, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PDCRL2\", 0xfffe3994, 16, 4, GROUP(\n\t\tPD7MD_000, PD7MD_001, PD7MD_010, PD7MD_011,\n\t\tPD7MD_100, PD7MD_101, 0, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPD6MD_000, PD6MD_001, PD6MD_010, PD6MD_011,\n\t\tPD6MD_100, PD6MD_101, 0, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPD5MD_000, PD5MD_001, PD5MD_010, PD5MD_011,\n\t\tPD5MD_100, PD5MD_101, 0, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPD4MD_000, PD4MD_001, PD4MD_010, PD4MD_011,\n\t\tPD4MD_100, PD4MD_101, 0, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PDCRL1\", 0xfffe3996, 16, 4, GROUP(\n\t\tPD3MD_000, PD3MD_001, PD3MD_010, PD3MD_011,\n\t\tPD3MD_100, PD3MD_101, 0, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPD2MD_000, PD2MD_001, PD2MD_010, PD2MD_011,\n\t\tPD2MD_100, PD2MD_101, 0, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPD1MD_000, PD1MD_001, PD1MD_010, PD1MD_011,\n\t\tPD1MD_100, PD1MD_101, 0, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPD0MD_000, PD0MD_001, PD0MD_010, PD0MD_011,\n\t\tPD0MD_100, PD0MD_101, 0, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PEIORL\", 0xfffe3a06, 16, 1, GROUP(\n\t\tPE15_IN, PE15_OUT,\n\t\tPE14_IN, PE14_OUT,\n\t\tPE13_IN, PE13_OUT,\n\t\tPE12_IN, PE12_OUT,\n\t\tPE11_IN, PE11_OUT,\n\t\tPE10_IN, PE10_OUT,\n\t\tPE9_IN, PE9_OUT,\n\t\tPE8_IN, PE8_OUT,\n\t\tPE7_IN, PE7_OUT,\n\t\tPE6_IN, PE6_OUT,\n\t\tPE5_IN, PE5_OUT,\n\t\tPE4_IN, PE4_OUT,\n\t\tPE3_IN, PE3_OUT,\n\t\tPE2_IN, PE2_OUT,\n\t\tPE1_IN, PE1_OUT,\n\t\tPE0_IN, PE0_OUT ))\n\t},\n\t{ PINMUX_CFG_REG(\"PECRL4\", 0xfffe3a10, 16, 4, GROUP(\n\t\tPE15MD_00, PE15MD_01, 0, PE15MD_11,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPE14MD_00, PE14MD_01, 0, PE14MD_11,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPE13MD_00, 0, 0, PE13MD_11,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPE12MD_00, 0, 0, PE12MD_11,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PECRL3\", 0xfffe3a12, 16, 4, GROUP(\n\t\tPE11MD_000, PE11MD_001, PE11MD_010, 0,\n\t\tPE11MD_100, 0, 0, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPE10MD_000, PE10MD_001, PE10MD_010, 0,\n\t\tPE10MD_100, 0, 0, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPE9MD_00, PE9MD_01, PE9MD_10, PE9MD_11,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPE8MD_00, PE8MD_01, PE8MD_10, PE8MD_11,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PECRL2\", 0xfffe3a14, 16, 4, GROUP(\n\t\tPE7MD_000, PE7MD_001, PE7MD_010, PE7MD_011,\n\t\tPE7MD_100, 0, 0, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPE6MD_000, PE6MD_001, PE6MD_010, PE6MD_011,\n\t\tPE6MD_100, 0, 0, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPE5MD_000, PE5MD_001, PE5MD_010, PE5MD_011,\n\t\tPE5MD_100, 0, 0, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPE4MD_000, PE4MD_001, PE4MD_010, PE4MD_011,\n\t\tPE4MD_100, 0, 0, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PECRL1\", 0xfffe3a16, 16, 4, GROUP(\n\t\tPE3MD_00, PE3MD_01, 0, PE3MD_11,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPE2MD_00, PE2MD_01, 0, PE2MD_11,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPE1MD_00, PE1MD_01, PE1MD_10, PE1MD_11,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPE0MD_000, PE0MD_001, 0, PE0MD_011,\n\t\tPE0MD_100, 0, 0, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PFIORH\", 0xfffe3a84, 16, 1, GROUP(\n\t\t0, 0,\n\t\tPF30_IN, PF30_OUT,\n\t\tPF29_IN, PF29_OUT,\n\t\tPF28_IN, PF28_OUT,\n\t\tPF27_IN, PF27_OUT,\n\t\tPF26_IN, PF26_OUT,\n\t\tPF25_IN, PF25_OUT,\n\t\tPF24_IN, PF24_OUT,\n\t\tPF23_IN, PF23_OUT,\n\t\tPF22_IN, PF22_OUT,\n\t\tPF21_IN, PF21_OUT,\n\t\tPF20_IN, PF20_OUT,\n\t\tPF19_IN, PF19_OUT,\n\t\tPF18_IN, PF18_OUT,\n\t\tPF17_IN, PF17_OUT,\n\t\tPF16_IN, PF16_OUT ))\n\t},\n\t{ PINMUX_CFG_REG(\"PFIORL\", 0xfffe3a86, 16, 1, GROUP(\n\t\tPF15_IN, PF15_OUT,\n\t\tPF14_IN, PF14_OUT,\n\t\tPF13_IN, PF13_OUT,\n\t\tPF12_IN, PF12_OUT,\n\t\tPF11_IN, PF11_OUT,\n\t\tPF10_IN, PF10_OUT,\n\t\tPF9_IN, PF9_OUT,\n\t\tPF8_IN, PF8_OUT,\n\t\tPF7_IN, PF7_OUT,\n\t\tPF6_IN, PF6_OUT,\n\t\tPF5_IN, PF5_OUT,\n\t\tPF4_IN, PF4_OUT,\n\t\tPF3_IN, PF3_OUT,\n\t\tPF2_IN, PF2_OUT,\n\t\tPF1_IN, PF1_OUT,\n\t\tPF0_IN, PF0_OUT ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PFCRH4\", 0xfffe3a88, 16,\n\t\t\t     GROUP(-4, 4, 4, 4),\n\t\t\t     GROUP(\n\t\t \n\n\t\tPF30MD_0, PF30MD_1,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPF29MD_0, PF29MD_1,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPF28MD_0, PF28MD_1,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PFCRH3\", 0xfffe3a8a, 16, 4, GROUP(\n\t\tPF27MD_0, PF27MD_1,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPF26MD_0, PF26MD_1,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPF25MD_0, PF25MD_1,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPF24MD_0, PF24MD_1,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PFCRH2\", 0xfffe3a8c, 16, 4, GROUP(\n\t\tPF23MD_00, PF23MD_01, PF23MD_10, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPF22MD_00, PF22MD_01, PF22MD_10, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPF21MD_00, PF21MD_01, PF21MD_10, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPF20MD_00, PF20MD_01, PF20MD_10, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PFCRH1\", 0xfffe3a8e, 16, 4, GROUP(\n\t\tPF19MD_00, PF19MD_01, PF19MD_10, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPF18MD_00, PF18MD_01, PF18MD_10, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPF17MD_00, PF17MD_01, PF17MD_10, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPF16MD_00, PF16MD_01, PF16MD_10, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PFCRL4\", 0xfffe3a90, 16, 4, GROUP(\n\t\tPF15MD_00, PF15MD_01, PF15MD_10, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPF14MD_00, PF14MD_01, PF14MD_10, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPF13MD_00, PF13MD_01, PF13MD_10, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPF12MD_00, PF12MD_01, PF12MD_10, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PFCRL3\", 0xfffe3a92, 16, 4, GROUP(\n\t\tPF11MD_00, PF11MD_01, PF11MD_10, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPF10MD_00, PF10MD_01, PF10MD_10, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPF9MD_00, PF9MD_01, PF9MD_10, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPF8MD_00, PF8MD_01, PF8MD_10, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PFCRL2\", 0xfffe3a94, 16, 4, GROUP(\n\t\tPF7MD_00, PF7MD_01, PF7MD_10, PF7MD_11,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPF6MD_00, PF6MD_01, PF6MD_10, PF6MD_11,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPF5MD_00, PF5MD_01, PF5MD_10, PF5MD_11,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPF4MD_00, PF4MD_01, PF4MD_10, PF4MD_11,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PFCRL1\", 0xfffe3a96, 16, 4, GROUP(\n\t\tPF3MD_00, PF3MD_01, PF3MD_10, PF3MD_11,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPF2MD_00, PF2MD_01, PF2MD_10, PF2MD_11,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPF1MD_00, PF1MD_01, PF1MD_10, PF1MD_11,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\n\t\tPF0MD_00, PF0MD_01, PF0MD_10, PF0MD_11,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ))\n\t},\n\t{   }\n};\n\nstatic const struct pinmux_data_reg pinmux_data_regs[] = {\n\t{ PINMUX_DATA_REG(\"PADRL\", 0xfffe3802, 16, GROUP(\n\t\t0, 0, 0, 0,\n\t\t0, 0, 0, 0,\n\t\tPA7_DATA, PA6_DATA, PA5_DATA, PA4_DATA,\n\t\tPA3_DATA, PA2_DATA, PA1_DATA, PA0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PBDRL\", 0xfffe3882, 16, GROUP(\n\t\t0, 0, 0, PB12_DATA,\n\t\tPB11_DATA, PB10_DATA, PB9_DATA, PB8_DATA,\n\t\tPB7_DATA, PB6_DATA, PB5_DATA, PB4_DATA,\n\t\tPB3_DATA, PB2_DATA, PB1_DATA, PB0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PCDRL\", 0xfffe3902, 16, GROUP(\n\t\t0, PC14_DATA, PC13_DATA, PC12_DATA,\n\t\tPC11_DATA, PC10_DATA, PC9_DATA, PC8_DATA,\n\t\tPC7_DATA, PC6_DATA, PC5_DATA, PC4_DATA,\n\t\tPC3_DATA, PC2_DATA, PC1_DATA, PC0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PDDRL\", 0xfffe3982, 16, GROUP(\n\t\tPD15_DATA, PD14_DATA, PD13_DATA, PD12_DATA,\n\t\tPD11_DATA, PD10_DATA, PD9_DATA, PD8_DATA,\n\t\tPD7_DATA, PD6_DATA, PD5_DATA, PD4_DATA,\n\t\tPD3_DATA, PD2_DATA, PD1_DATA, PD0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PEDRL\", 0xfffe3a02, 16, GROUP(\n\t\tPE15_DATA, PE14_DATA, PE13_DATA, PE12_DATA,\n\t\tPE11_DATA, PE10_DATA, PE9_DATA, PE8_DATA,\n\t\tPE7_DATA, PE6_DATA, PE5_DATA, PE4_DATA,\n\t\tPE3_DATA, PE2_DATA, PE1_DATA, PE0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PFDRH\", 0xfffe3a80, 16, GROUP(\n\t\t0, PF30_DATA, PF29_DATA, PF28_DATA,\n\t\tPF27_DATA, PF26_DATA, PF25_DATA, PF24_DATA,\n\t\tPF23_DATA, PF22_DATA, PF21_DATA, PF20_DATA,\n\t\tPF19_DATA, PF18_DATA, PF17_DATA, PF16_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PFDRL\", 0xfffe3a82, 16, GROUP(\n\t\tPF15_DATA, PF14_DATA, PF13_DATA, PF12_DATA,\n\t\tPF11_DATA, PF10_DATA, PF9_DATA, PF8_DATA,\n\t\tPF7_DATA, PF6_DATA, PF5_DATA, PF4_DATA,\n\t\tPF3_DATA, PF2_DATA, PF1_DATA, PF0_DATA ))\n\t},\n\t{   }\n};\n\nconst struct sh_pfc_soc_info sh7203_pinmux_info = {\n\t.name = \"sh7203_pfc\",\n\t.input = { PINMUX_INPUT_BEGIN, PINMUX_INPUT_END, FORCE_IN },\n\t.output = { PINMUX_OUTPUT_BEGIN, PINMUX_OUTPUT_END, FORCE_OUT },\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\t.func_gpios = pinmux_func_gpios,\n\t.nr_func_gpios = ARRAY_SIZE(pinmux_func_gpios),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.data_regs = pinmux_data_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}