Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Sep 23 23:24:42 2018
| Host         : DESKTOP-50SCECT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vendmach_top_control_sets_placed.rpt
| Design       : vendmach_top
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           16 |
| No           | No                    | Yes                    |             106 |           35 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              34 |           10 |
| Yes          | No                    | Yes                    |              53 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------------------+------------------+------------------+----------------+
|        Clock Signal       |          Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------+--------------------------------+------------------+------------------+----------------+
|  clk_div1/CLK             | dec/cat0_i_1_n_0               |                  |                1 |              1 |
|  clk_div1/CLK             | dec/cat1_i_1_n_0               |                  |                1 |              1 |
|  clk_div1/CLK             |                                | rst_IBUF         |                1 |              2 |
|  sm/char01_reg[0]_i_1_n_0 |                                |                  |                1 |              4 |
|  sm/ledout_reg[3]_i_2_n_0 |                                |                  |                2 |              4 |
|  clk_div1/CLK             | dec/seg0[6]_i_1_n_0            | rst_IBUF         |                1 |              7 |
|  clk_div1/CLK             | dec/shift[1]_i_1_n_0           | rst_IBUF         |                1 |              7 |
|  clk_IBUF_BUFG            | sm/FSM_onehot_state[6]_i_1_n_0 | rst_IBUF         |                3 |              7 |
|  sm/char01_reg[6]_i_2_n_0 |                                |                  |                3 |              8 |
|  sm/char11_reg[3]_i_2_n_0 |                                |                  |                4 |              8 |
|  clk_deb1/clk_out         |                                | rst_IBUF         |                3 |             15 |
|  clk_IBUF_BUFG            |                                |                  |                6 |             15 |
|  clk_IBUF_BUFG            | sm/coin_val                    | rst_IBUF         |                8 |             32 |
|  clk_IBUF_BUFG            | sm/delay3s[0]_i_1_n_0          |                  |                8 |             32 |
|  clk_IBUF_BUFG            |                                | rst_IBUF         |               31 |             89 |
+---------------------------+--------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     1 |
| 4      |                     2 |
| 7      |                     3 |
| 8      |                     2 |
| 15     |                     2 |
| 16+    |                     3 |
+--------+-----------------------+


