<?xml version="1.0"?>
<cf:model cf:cpu="x86" cf:partition="0" cf:prefix="p_0_" cf:name="dr" xd:type="design" xmlns:xd="http://www.xilinx.com/xd" xmlns:cf="http://www.xilinx.com/connections">
  <cf:block cf:name="hwblk_topKQueryScores">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="fs_matrix" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="query_type" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="k" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="topK_indices" cf:portType="stream" cf:direction="in"/>
  </cf:block>
  <cf:block cf:name="swblk_topKQueryScores">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="fs_matrix" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="query_type" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="k" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="topK_indices" cf:portType="stream" cf:direction="out"/>
  </cf:block>
  <cf:comp cf:name="xilinx_u250_gen3x16_xdma_4_1_202210_1" xd:componentRef="xilinx_u250_gen3x16_xdma_4_1_202210_1" xd:clockId="0"/>
  <cf:comp cf:name="topKQueryScores_1" xd:componentRef="topKQueryScores" xd:clockId="0"/>
  <cf:instance cf:name="hwinst_topKQueryScores_1" cf:blockName="hwblk_topKQueryScores" cf:compName="topKQueryScores_1">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="s_axi_control" xd:register="0x0"/>
    <cf:portMap cf:blockPort="fs_matrix" cf:compPort="m_axi_gmem" cf:ctrlPort="s_axi_control" xd:register="0x10"/>
    <cf:portMap cf:blockPort="query_type" cf:compPort="m_axi_gmem" cf:ctrlPort="s_axi_control" xd:register="0x1C"/>
    <cf:portMap cf:blockPort="k" cf:compPort="s_axi_control" xd:register="0x28"/>
    <cf:portMap cf:blockPort="topK_indices" cf:compPort="m_axi_gmem" cf:ctrlPort="s_axi_control" xd:register="0x30"/>
  </cf:instance>
  <cf:instance cf:name="swinst_topKQueryScores_1" cf:blockName="swblk_topKQueryScores" cf:compName="xilinx_u250_gen3x16_xdma_4_1_202210_1">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="slr1/interconnect_axilite_user_1_M01_AXI"/>
    <cf:portMap cf:blockPort="fs_matrix" cf:compPort="memory_subsystem" cf:ctrlPort="slr1/interconnect_axilite_user_1_M01_AXI" cf:sptag="DDR[1]"/>
    <cf:portMap cf:blockPort="query_type" cf:compPort="memory_subsystem" cf:ctrlPort="slr1/interconnect_axilite_user_1_M01_AXI" cf:sptag="DDR[1]"/>
    <cf:portMap cf:blockPort="k" cf:compPort="slr1/interconnect_axilite_user_1_M01_AXI"/>
    <cf:portMap cf:blockPort="topK_indices" cf:compPort="memory_subsystem" cf:ctrlPort="slr1/interconnect_axilite_user_1_M01_AXI" cf:sptag="DDR[1]"/>
  </cf:instance>
  <cf:connection cf:srcInst="swinst_topKQueryScores_1" cf:srcPort="s_axi_control" cf:dstInst="hwinst_topKQueryScores_1" cf:dstPort="s_axi_control">
    <cf:dataMover cf:compName="xilinx_u250_gen3x16_xdma_4_1_202210_1" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_topKQueryScores_1" cf:srcPort="fs_matrix" cf:dstInst="hwinst_topKQueryScores_1" cf:dstPort="fs_matrix">
    <cf:dataMover cf:compName="topKQueryScores_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_topKQueryScores_1" cf:srcPort="query_type" cf:dstInst="hwinst_topKQueryScores_1" cf:dstPort="query_type">
    <cf:dataMover cf:compName="topKQueryScores_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_topKQueryScores_1" cf:srcPort="k" cf:dstInst="hwinst_topKQueryScores_1" cf:dstPort="k">
    <cf:dataMover cf:compName="xilinx_u250_gen3x16_xdma_4_1_202210_1" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_topKQueryScores_1" cf:srcPort="topK_indices" cf:dstInst="hwinst_topKQueryScores_1" cf:dstPort="topK_indices">
    <cf:dataMover cf:compName="topKQueryScores_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
</cf:model>
