

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Wed Aug  7 04:58:08 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv1_fp2_u2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    19.866|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  334074|  337946|  334074|  337946|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |                       |            |     Latency     |     Interval    | Pipeline|
        |        Instance       |   Module   |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |grp_conv_1_fu_418      |conv_1      |    2037|    2037|    2037|    2037|   none  |
        |grp_conv_2_fu_424      |conv_2      |  263561|  267433|  263561|  267433|   none  |
        |grp_dense_out_fu_434   |dense_out   |     975|     975|     975|     975|   none  |
        |grp_max_pool_1_fu_450  |max_pool_1  |   14365|   14365|   14365|   14365|   none  |
        |grp_max_pool_2_fu_456  |max_pool_2  |    5793|    5793|    5793|    5793|   none  |
        |grp_dense_1_fu_462     |dense_1     |   40151|   40151|   40151|   40151|   none  |
        |grp_dense_2_fu_472     |dense_2     |    3091|    3091|    3091|    3091|   none  |
        |grp_flat_fu_482        |flat        |     861|     861|     861|     861|   none  |
        +-----------------------+------------+--------+--------+--------+--------+---------+

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  3192|  3192|       114|          -|          -|    28|    no    |
        | + Loop 1.1  |   112|   112|         4|          -|          -|    28|    no    |
        |- Loop 2     |    30|    30|         3|          -|          -|    10|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|      40|   1351|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       21|     73|    5046|  20233|    0|
|Memory           |       10|      -|      80|     21|    0|
|Multiplexer      |        -|      -|       -|    793|    -|
|Register         |        -|      -|     229|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       31|     73|    5395|  22398|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       11|     33|       5|     42|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+------+-------+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +---------------------------+----------------------+---------+-------+------+-------+-----+
    |cnn_fpext_32ns_64Gfk_U123  |cnn_fpext_32ns_64Gfk  |        0|      0|   100|    138|    0|
    |grp_conv_1_fu_418          |conv_1                |        0|     66|  3467|  15782|    0|
    |grp_conv_2_fu_424          |conv_2                |        1|      1|   421|   1871|    0|
    |grp_dense_1_fu_462         |dense_1               |       18|      1|    97|    219|    0|
    |grp_dense_2_fu_472         |dense_2               |        1|      1|    60|    182|    0|
    |grp_dense_out_fu_434       |dense_out             |        1|      4|   618|   1084|    0|
    |grp_flat_fu_482            |flat                  |        0|      0|    84|    244|    0|
    |grp_max_pool_1_fu_450      |max_pool_1            |        0|      0|   104|    366|    0|
    |grp_max_pool_2_fu_456      |max_pool_2            |        0|      0|    95|    347|    0|
    +---------------------------+----------------------+---------+-------+------+-------+-----+
    |Total                      |                      |       21|     73|  5046|  20233|    0|
    +---------------------------+----------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_1_input_V_U    |cnn_conv_1_input_V    |        1|   0|   0|    0|   784|   14|     1|        10976|
    |conv_1_out_V_U      |cnn_conv_1_out_V      |        4|   0|   0|    0|  4056|   14|     1|        56784|
    |conv_2_out_V_U      |cnn_conv_2_out_V      |        2|   0|   0|    0|  1936|   14|     1|        27104|
    |dense_1_out_V_U     |cnn_dense_1_out_V     |        0|  26|  11|    0|    50|   13|     1|          650|
    |dense_2_out_V_U     |cnn_dense_2_out_V     |        0|  26|   7|    0|    30|   13|     1|          390|
    |max_pool_1_out_V_U  |cnn_max_pool_1_ouEe0  |        1|   0|   0|    0|  1014|   14|     1|        14196|
    |max_pool_2_out_V_U  |cnn_max_pool_2_ouFfa  |        1|   0|   0|    0|   400|   14|     1|         5600|
    |flat_array_V_U      |cnn_max_pool_2_ouFfa  |        1|   0|   0|    0|   400|   14|     1|         5600|
    |prediction_V_U      |dense_out_dense_aCeG  |        0|  28|   3|    0|    10|   14|     1|          140|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                      |       10|  80|  21|    0|  8680|  124|     9|       121440|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+----+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+----+-----+------------+------------+
    |add_ln203_fu_556_p2       |     +    |      0|   0|   13|          11|          11|
    |add_ln28_fu_566_p2        |     +    |      0|   0|   14|           1|          10|
    |add_ln581_fu_650_p2       |     +    |      0|   0|   12|           5|          12|
    |add_ln949_fu_1014_p2      |     +    |      0|   0|   19|           6|          14|
    |add_ln958_fu_1061_p2      |     +    |      0|   0|   39|           6|          32|
    |add_ln964_fu_1130_p2      |     +    |      0|   0|    8|           8|           8|
    |i_1_fu_865_p2             |     +    |      0|   0|   13|           4|           1|
    |i_fu_498_p2               |     +    |      0|   0|   15|           5|           1|
    |ix_in_fu_504_p2           |     +    |      0|   0|   14|          10|           5|
    |j_fu_546_p2               |     +    |      0|   0|   15|           5|           1|
    |lsb_index_fu_940_p2       |     +    |      0|   0|   39|           6|          32|
    |m_8_fu_1090_p2            |     +    |      0|   0|   39|          32|          32|
    |F2_fu_638_p2              |     -    |      0|   0|   12|          11|          12|
    |man_V_1_fu_618_p2         |     -    |      0|   0|   61|           1|          54|
    |sub_ln203_fu_534_p2       |     -    |      0|   0|   13|          11|          11|
    |sub_ln581_fu_656_p2       |     -    |      0|   0|   12|           4|          12|
    |sub_ln944_fu_930_p2       |     -    |      0|   0|   39|           4|          32|
    |sub_ln947_fu_966_p2       |     -    |      0|   0|   13|           3|           4|
    |sub_ln958_fu_1072_p2      |     -    |      0|   0|   39|           5|          32|
    |sub_ln964_fu_1125_p2      |     -    |      0|   0|    8|           3|           8|
    |tmp_V_fu_890_p2           |     -    |      0|   0|   19|           1|          14|
    |a_fu_994_p2               |    and   |      0|   0|    2|           1|           1|
    |and_ln581_fu_763_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln582_fu_745_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln585_1_fu_781_p2     |    and   |      0|   0|    2|           1|           1|
    |and_ln585_fu_775_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln603_fu_799_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln949_fu_1028_p2      |    and   |      0|   0|    2|           1|           1|
    |p_Result_s_fu_982_p2      |    and   |      0|   0|   14|          14|          14|
    |ashr_ln586_fu_700_p2      |   ashr   |      0|   0|  162|          54|          54|
    |l_fu_922_p3               |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln23_fu_492_p2       |   icmp   |      0|   0|   11|           5|           4|
    |icmp_ln25_fu_540_p2       |   icmp   |      0|   0|   11|           5|           4|
    |icmp_ln571_fu_632_p2      |   icmp   |      0|   0|   29|          63|           1|
    |icmp_ln581_fu_644_p2      |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln582_fu_674_p2      |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln585_fu_684_p2      |   icmp   |      0|   0|   13|          12|           6|
    |icmp_ln603_fu_690_p2      |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln69_fu_859_p2       |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln935_fu_876_p2      |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln947_1_fu_988_p2    |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln947_fu_956_p2      |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln958_fu_1048_p2     |   icmp   |      0|   0|   18|          32|           1|
    |lshr_ln947_fu_976_p2      |   lshr   |      0|   0|   31|           2|          14|
    |lshr_ln958_fu_1066_p2     |   lshr   |      0|   0|  101|          32|          32|
    |or_ln581_fu_787_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln582_fu_751_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln603_1_fu_827_p2      |    or    |      0|   0|    2|           1|           1|
    |or_ln603_2_fu_841_p2      |    or    |      0|   0|    2|           1|           1|
    |or_ln603_fu_813_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln949_fu_1034_p2       |    or    |      0|   0|    2|           1|           1|
    |m_7_fu_1083_p3            |  select  |      0|   0|   32|           1|          32|
    |man_V_2_fu_624_p3         |  select  |      0|   0|   54|           1|          54|
    |prediction_output_d0      |  select  |      0|   0|   32|           1|           1|
    |select_ln588_fu_721_p3    |  select  |      0|   0|    2|           1|           2|
    |select_ln603_1_fu_819_p3  |  select  |      0|   0|   14|           1|          14|
    |select_ln603_2_fu_833_p3  |  select  |      0|   0|   14|           1|          14|
    |select_ln603_3_fu_847_p3  |  select  |      0|   0|   14|           1|          14|
    |select_ln603_fu_805_p3    |  select  |      0|   0|   14|           1|          14|
    |select_ln964_fu_1117_p3   |  select  |      0|   0|    7|           1|           7|
    |sh_amt_fu_662_p3          |  select  |      0|   0|   12|           1|          12|
    |tmp_V_9_fu_896_p3         |  select  |      0|   0|   14|           1|          14|
    |shl_ln604_fu_733_p2       |    shl   |      0|   0|   31|          14|          14|
    |shl_ln958_fu_1077_p2      |    shl   |      0|   0|  101|          32|          32|
    |xor_ln571_fu_739_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln581_fu_793_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln582_fu_757_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln585_fu_769_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln949_fu_1008_p2      |    xor   |      0|   0|    2|           1|           2|
    +--------------------------+----------+-------+----+-----+------------+------------+
    |Total                     |          |      0|  40| 1351|         567|         734|
    +--------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |  121|         26|    1|         26|
    |conv_1_input_V_address0    |   15|          3|   10|         30|
    |conv_1_input_V_ce0         |   15|          3|    1|          3|
    |conv_1_input_V_ce1         |    9|          2|    1|          2|
    |conv_1_out_V_address0      |   21|          4|   12|         48|
    |conv_1_out_V_ce0           |   21|          4|    1|          4|
    |conv_1_out_V_ce1           |    9|          2|    1|          2|
    |conv_1_out_V_d0            |   15|          3|   14|         42|
    |conv_1_out_V_we0           |   15|          3|    1|          3|
    |conv_1_out_V_we1           |    9|          2|    1|          2|
    |conv_2_out_V_address0      |   21|          4|   11|         44|
    |conv_2_out_V_ce0           |   21|          4|    1|          4|
    |conv_2_out_V_d0            |   15|          3|   14|         42|
    |conv_2_out_V_we0           |   15|          3|    1|          3|
    |dense_1_out_V_address0     |   21|          4|    6|         24|
    |dense_1_out_V_ce0          |   21|          4|    1|          4|
    |dense_1_out_V_d0           |   15|          3|   13|         39|
    |dense_1_out_V_we0          |   15|          3|    1|          3|
    |dense_2_out_V_address0     |   21|          4|    5|         20|
    |dense_2_out_V_ce0          |   21|          4|    1|          4|
    |dense_2_out_V_d0           |   15|          3|   13|         39|
    |dense_2_out_V_we0          |   15|          3|    1|          3|
    |flat_array_V_address0      |   21|          4|    9|         36|
    |flat_array_V_ce0           |   21|          4|    1|          4|
    |flat_array_V_d0            |   15|          3|   14|         42|
    |flat_array_V_we0           |   15|          3|    1|          3|
    |i24_0_reg_407              |    9|          2|    4|          8|
    |i_0_reg_375                |    9|          2|    5|         10|
    |ix_in_0_reg_363            |    9|          2|   10|         20|
    |ix_in_1_reg_386            |    9|          2|   10|         20|
    |j_0_reg_396                |    9|          2|    5|         10|
    |max_pool_1_out_V_address0  |   21|          4|   10|         40|
    |max_pool_1_out_V_ce0       |   21|          4|    1|          4|
    |max_pool_1_out_V_d0        |   15|          3|   14|         42|
    |max_pool_1_out_V_we0       |   15|          3|    1|          3|
    |max_pool_2_out_V_address0  |   21|          4|    9|         36|
    |max_pool_2_out_V_ce0       |   21|          4|    1|          4|
    |max_pool_2_out_V_d0        |   15|          3|   14|         42|
    |max_pool_2_out_V_we0       |   15|          3|    1|          3|
    |prediction_V_address0      |   21|          4|    4|         16|
    |prediction_V_ce0           |   15|          3|    1|          3|
    |prediction_V_d0            |   15|          3|   14|         42|
    |prediction_V_we0           |   15|          3|    1|          3|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  793|        159|  241|        782|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln203_reg_1213                  |  11|   0|   11|          0|
    |add_ln28_reg_1223                   |  10|   0|   10|          0|
    |ap_CS_fsm                           |  25|   0|   25|          0|
    |cnn_input_load_reg_1228             |  32|   0|   32|          0|
    |grp_conv_1_fu_418_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv_2_fu_424_ap_start_reg      |   1|   0|    1|          0|
    |grp_dense_1_fu_462_ap_start_reg     |   1|   0|    1|          0|
    |grp_dense_2_fu_472_ap_start_reg     |   1|   0|    1|          0|
    |grp_dense_out_fu_434_ap_start_reg   |   1|   0|    1|          0|
    |grp_flat_fu_482_ap_start_reg        |   1|   0|    1|          0|
    |grp_max_pool_1_fu_450_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pool_2_fu_456_ap_start_reg  |   1|   0|    1|          0|
    |i24_0_reg_407                       |   4|   0|    4|          0|
    |i_0_reg_375                         |   5|   0|    5|          0|
    |i_1_reg_1242                        |   4|   0|    4|          0|
    |i_reg_1190                          |   5|   0|    5|          0|
    |icmp_ln935_reg_1257                 |   1|   0|    1|          0|
    |icmp_ln958_reg_1283                 |   1|   0|    1|          0|
    |ix_in_0_reg_363                     |  10|   0|   10|          0|
    |ix_in_1_reg_386                     |  10|   0|   10|          0|
    |ix_in_reg_1195                      |  10|   0|   10|          0|
    |j_0_reg_396                         |   5|   0|    5|          0|
    |j_reg_1208                          |   5|   0|    5|          0|
    |or_ln_reg_1278                      |   1|   0|   32|         31|
    |p_Result_33_reg_1262                |   1|   0|    1|          0|
    |select_ln603_3_reg_1234             |  14|   0|   14|          0|
    |sub_ln203_reg_1200                  |   9|   0|   11|          2|
    |sub_ln944_reg_1272                  |  32|   0|   32|          0|
    |tmp_V_9_reg_1267                    |  14|   0|   14|          0|
    |trunc_ln943_reg_1288                |   8|   0|    8|          0|
    |zext_ln70_reg_1247                  |   4|   0|   64|         60|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 229|   0|  322|         93|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |        cnn        | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |        cnn        | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |        cnn        | return value |
|ap_done                     | out |    1| ap_ctrl_hs |        cnn        | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |        cnn        | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |        cnn        | return value |
|cnn_input_address0          | out |   10|  ap_memory |     cnn_input     |     array    |
|cnn_input_ce0               | out |    1|  ap_memory |     cnn_input     |     array    |
|cnn_input_q0                |  in |   32|  ap_memory |     cnn_input     |     array    |
|prediction_output_address0  | out |    4|  ap_memory | prediction_output |     array    |
|prediction_output_ce0       | out |    1|  ap_memory | prediction_output |     array    |
|prediction_output_we0       | out |    1|  ap_memory | prediction_output |     array    |
|prediction_output_d0        | out |   32|  ap_memory | prediction_output |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

