
C2_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002e0  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004a4  080004a4  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004a4  080004a4  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080004a4  080004a4  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080004a4  080004a4  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004a4  080004a4  000014a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080004a8  080004a8  000014a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  080004ac  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000004  080004b0  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  080004b0  00002020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000004ce  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000175  00000000  00000000  00002502  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000060  00000000  00000000  00002678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000003f  00000000  00000000  000026d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001521f  00000000  00000000  00002717  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000004fe  00000000  00000000  00017936  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00076c1b  00000000  00000000  00017e34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0008ea4f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000cc  00000000  00000000  0008ea94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  0008eb60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000004 	.word	0x20000004
 80001e0:	00000000 	.word	0x00000000
 80001e4:	0800048c 	.word	0x0800048c

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000008 	.word	0x20000008
 8000200:	0800048c 	.word	0x0800048c

08000204 <main>:

/* Global declarations */
uint8_t Percentage_DutyCycle_Change = 5;

int main(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	b084      	sub	sp, #16
 8000208:	af00      	add	r7, sp, #0
    uint32_t PWM_Period = 1000, count = 0, LC = 0;
 800020a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800020e:	607b      	str	r3, [r7, #4]
 8000210:	2300      	movs	r3, #0
 8000212:	60fb      	str	r3, [r7, #12]
 8000214:	2300      	movs	r3, #0
 8000216:	60bb      	str	r3, [r7, #8]

    PA5_PWM_Config(GPIOA, 5);
 8000218:	2105      	movs	r1, #5
 800021a:	482b      	ldr	r0, [pc, #172]	@ (80002c8 <main+0xc4>)
 800021c:	f000 f85a 	bl	80002d4 <PA5_PWM_Config>
    TIM2_Config();
 8000220:	f000 f896 	bl	8000350 <TIM2_Config>

    /* Enable TIM2 counter */
    TIM2->CR1 |= (1 << 0);
 8000224:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000228:	681b      	ldr	r3, [r3, #0]
 800022a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800022e:	f043 0301 	orr.w	r3, r3, #1
 8000232:	6013      	str	r3, [r2, #0]

    while (1)
    {
        /* Increase duty cycle */
        for (LC = 0; LC < (100 / Percentage_DutyCycle_Change); LC++)
 8000234:	2300      	movs	r3, #0
 8000236:	60bb      	str	r3, [r7, #8]
 8000238:	e017      	b.n	800026a <main+0x66>
        {
            TIM2_DutyCycle(PWM_Period, (uint8_t)(LC * Percentage_DutyCycle_Change));
 800023a:	68bb      	ldr	r3, [r7, #8]
 800023c:	b2da      	uxtb	r2, r3
 800023e:	4b23      	ldr	r3, [pc, #140]	@ (80002cc <main+0xc8>)
 8000240:	781b      	ldrb	r3, [r3, #0]
 8000242:	fb12 f303 	smulbb	r3, r2, r3
 8000246:	b2db      	uxtb	r3, r3
 8000248:	4619      	mov	r1, r3
 800024a:	6878      	ldr	r0, [r7, #4]
 800024c:	f000 f8ac 	bl	80003a8 <TIM2_DutyCycle>
            for (count = 0; count < 100000; count++);   // small delay
 8000250:	2300      	movs	r3, #0
 8000252:	60fb      	str	r3, [r7, #12]
 8000254:	e002      	b.n	800025c <main+0x58>
 8000256:	68fb      	ldr	r3, [r7, #12]
 8000258:	3301      	adds	r3, #1
 800025a:	60fb      	str	r3, [r7, #12]
 800025c:	68fb      	ldr	r3, [r7, #12]
 800025e:	4a1c      	ldr	r2, [pc, #112]	@ (80002d0 <main+0xcc>)
 8000260:	4293      	cmp	r3, r2
 8000262:	d9f8      	bls.n	8000256 <main+0x52>
        for (LC = 0; LC < (100 / Percentage_DutyCycle_Change); LC++)
 8000264:	68bb      	ldr	r3, [r7, #8]
 8000266:	3301      	adds	r3, #1
 8000268:	60bb      	str	r3, [r7, #8]
 800026a:	4b18      	ldr	r3, [pc, #96]	@ (80002cc <main+0xc8>)
 800026c:	781b      	ldrb	r3, [r3, #0]
 800026e:	461a      	mov	r2, r3
 8000270:	2364      	movs	r3, #100	@ 0x64
 8000272:	fb93 f3f2 	sdiv	r3, r3, r2
 8000276:	461a      	mov	r2, r3
 8000278:	68bb      	ldr	r3, [r7, #8]
 800027a:	4293      	cmp	r3, r2
 800027c:	d3dd      	bcc.n	800023a <main+0x36>
        }

        /* Decrease duty cycle */
        for (LC = (100 / Percentage_DutyCycle_Change); LC > 0; LC--)
 800027e:	4b13      	ldr	r3, [pc, #76]	@ (80002cc <main+0xc8>)
 8000280:	781b      	ldrb	r3, [r3, #0]
 8000282:	461a      	mov	r2, r3
 8000284:	2364      	movs	r3, #100	@ 0x64
 8000286:	fb93 f3f2 	sdiv	r3, r3, r2
 800028a:	60bb      	str	r3, [r7, #8]
 800028c:	e017      	b.n	80002be <main+0xba>
        {
            TIM2_DutyCycle(PWM_Period, (uint8_t)(LC * Percentage_DutyCycle_Change));
 800028e:	68bb      	ldr	r3, [r7, #8]
 8000290:	b2da      	uxtb	r2, r3
 8000292:	4b0e      	ldr	r3, [pc, #56]	@ (80002cc <main+0xc8>)
 8000294:	781b      	ldrb	r3, [r3, #0]
 8000296:	fb12 f303 	smulbb	r3, r2, r3
 800029a:	b2db      	uxtb	r3, r3
 800029c:	4619      	mov	r1, r3
 800029e:	6878      	ldr	r0, [r7, #4]
 80002a0:	f000 f882 	bl	80003a8 <TIM2_DutyCycle>
            for (count = 0; count < 100000; count++);   // small delay
 80002a4:	2300      	movs	r3, #0
 80002a6:	60fb      	str	r3, [r7, #12]
 80002a8:	e002      	b.n	80002b0 <main+0xac>
 80002aa:	68fb      	ldr	r3, [r7, #12]
 80002ac:	3301      	adds	r3, #1
 80002ae:	60fb      	str	r3, [r7, #12]
 80002b0:	68fb      	ldr	r3, [r7, #12]
 80002b2:	4a07      	ldr	r2, [pc, #28]	@ (80002d0 <main+0xcc>)
 80002b4:	4293      	cmp	r3, r2
 80002b6:	d9f8      	bls.n	80002aa <main+0xa6>
        for (LC = (100 / Percentage_DutyCycle_Change); LC > 0; LC--)
 80002b8:	68bb      	ldr	r3, [r7, #8]
 80002ba:	3b01      	subs	r3, #1
 80002bc:	60bb      	str	r3, [r7, #8]
 80002be:	68bb      	ldr	r3, [r7, #8]
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d1e4      	bne.n	800028e <main+0x8a>
        for (LC = 0; LC < (100 / Percentage_DutyCycle_Change); LC++)
 80002c4:	e7b6      	b.n	8000234 <main+0x30>
 80002c6:	bf00      	nop
 80002c8:	40020000 	.word	0x40020000
 80002cc:	20000000 	.word	0x20000000
 80002d0:	0001869f 	.word	0x0001869f

080002d4 <PA5_PWM_Config>:
    }
}

/* GPIO Config for PWM (PA5 -> AF1 -> TIM2_CH1) */
void PA5_PWM_Config(GPIO_TypeDef *GPIO, uint8_t PIN)
{
 80002d4:	b480      	push	{r7}
 80002d6:	b083      	sub	sp, #12
 80002d8:	af00      	add	r7, sp, #0
 80002da:	6078      	str	r0, [r7, #4]
 80002dc:	460b      	mov	r3, r1
 80002de:	70fb      	strb	r3, [r7, #3]
    /* Enable GPIOA clock */
    RCC->AHB1ENR |= (1 << 0);
 80002e0:	4b1a      	ldr	r3, [pc, #104]	@ (800034c <PA5_PWM_Config+0x78>)
 80002e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002e4:	4a19      	ldr	r2, [pc, #100]	@ (800034c <PA5_PWM_Config+0x78>)
 80002e6:	f043 0301 	orr.w	r3, r3, #1
 80002ea:	6313      	str	r3, [r2, #48]	@ 0x30

    /* Set PA5 to Alternate Function mode (MODER5 = 10) */
    GPIO->MODER &= ~(3U << (PIN * 2));
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	681a      	ldr	r2, [r3, #0]
 80002f0:	78fb      	ldrb	r3, [r7, #3]
 80002f2:	005b      	lsls	r3, r3, #1
 80002f4:	2103      	movs	r1, #3
 80002f6:	fa01 f303 	lsl.w	r3, r1, r3
 80002fa:	43db      	mvns	r3, r3
 80002fc:	401a      	ands	r2, r3
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	601a      	str	r2, [r3, #0]
    GPIO->MODER |=  (2U << (PIN * 2));   // 10
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	681a      	ldr	r2, [r3, #0]
 8000306:	78fb      	ldrb	r3, [r7, #3]
 8000308:	005b      	lsls	r3, r3, #1
 800030a:	2102      	movs	r1, #2
 800030c:	fa01 f303 	lsl.w	r3, r1, r3
 8000310:	431a      	orrs	r2, r3
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	601a      	str	r2, [r3, #0]

    /* Select AF1 for PA5 (TIM2) -> AFRL5 = 0001 */
    GPIO->AFR[0] &= ~(0xFU << (PIN * 4));
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	6a1a      	ldr	r2, [r3, #32]
 800031a:	78fb      	ldrb	r3, [r7, #3]
 800031c:	009b      	lsls	r3, r3, #2
 800031e:	210f      	movs	r1, #15
 8000320:	fa01 f303 	lsl.w	r3, r1, r3
 8000324:	43db      	mvns	r3, r3
 8000326:	401a      	ands	r2, r3
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	621a      	str	r2, [r3, #32]
    GPIO->AFR[0] |=  (1U   << (PIN * 4));
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	6a1a      	ldr	r2, [r3, #32]
 8000330:	78fb      	ldrb	r3, [r7, #3]
 8000332:	009b      	lsls	r3, r3, #2
 8000334:	2101      	movs	r1, #1
 8000336:	fa01 f303 	lsl.w	r3, r1, r3
 800033a:	431a      	orrs	r2, r3
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	621a      	str	r2, [r3, #32]
}
 8000340:	bf00      	nop
 8000342:	370c      	adds	r7, #12
 8000344:	46bd      	mov	sp, r7
 8000346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034a:	4770      	bx	lr
 800034c:	40023800 	.word	0x40023800

08000350 <TIM2_Config>:

/* TIM2 Configuration for PWM on CH1 */
void TIM2_Config(void)
{
 8000350:	b480      	push	{r7}
 8000352:	af00      	add	r7, sp, #0
    /* Enable TIM2 clock */
    RCC->APB1ENR |= (1 << 0);
 8000354:	4b13      	ldr	r3, [pc, #76]	@ (80003a4 <TIM2_Config+0x54>)
 8000356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000358:	4a12      	ldr	r2, [pc, #72]	@ (80003a4 <TIM2_Config+0x54>)
 800035a:	f043 0301 	orr.w	r3, r3, #1
 800035e:	6413      	str	r3, [r2, #64]	@ 0x40

    TIM2->PSC = 0;
 8000360:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000364:	2200      	movs	r2, #0
 8000366:	629a      	str	r2, [r3, #40]	@ 0x28

    /* OC1 preload enable */
    TIM2->CCMR1 |= (1 << 3);
 8000368:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800036c:	699b      	ldr	r3, [r3, #24]
 800036e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000372:	f043 0308 	orr.w	r3, r3, #8
 8000376:	6193      	str	r3, [r2, #24]

    /* PWM Mode 1 on CH1 (OC1M = 110 -> bits 6:4) */
    TIM2->CCMR1 |= (6 << 4);
 8000378:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800037c:	699b      	ldr	r3, [r3, #24]
 800037e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000382:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000386:	6193      	str	r3, [r2, #24]

    /* Enable capture/compare 1 output */
    TIM2->CCER |= (1 << 0);
 8000388:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800038c:	6a1b      	ldr	r3, [r3, #32]
 800038e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000392:	f043 0301 	orr.w	r3, r3, #1
 8000396:	6213      	str	r3, [r2, #32]
}
 8000398:	bf00      	nop
 800039a:	46bd      	mov	sp, r7
 800039c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a0:	4770      	bx	lr
 80003a2:	bf00      	nop
 80003a4:	40023800 	.word	0x40023800

080003a8 <TIM2_DutyCycle>:

/* Duty cycle calculation */
void TIM2_DutyCycle(uint32_t count, uint8_t DutyCycle)
{
 80003a8:	b480      	push	{r7}
 80003aa:	b083      	sub	sp, #12
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
 80003b0:	460b      	mov	r3, r1
 80003b2:	70fb      	strb	r3, [r7, #3]
    TIM2->ARR  = 16000000U / count;
 80003b4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80003b8:	490b      	ldr	r1, [pc, #44]	@ (80003e8 <TIM2_DutyCycle+0x40>)
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80003c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    TIM2->CCR1 = (DutyCycle * TIM2->ARR) / 100U;
 80003c2:	78fb      	ldrb	r3, [r7, #3]
 80003c4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80003c8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80003ca:	fb02 f303 	mul.w	r3, r2, r3
 80003ce:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80003d2:	4906      	ldr	r1, [pc, #24]	@ (80003ec <TIM2_DutyCycle+0x44>)
 80003d4:	fba1 1303 	umull	r1, r3, r1, r3
 80003d8:	095b      	lsrs	r3, r3, #5
 80003da:	6353      	str	r3, [r2, #52]	@ 0x34
}
 80003dc:	bf00      	nop
 80003de:	370c      	adds	r7, #12
 80003e0:	46bd      	mov	sp, r7
 80003e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e6:	4770      	bx	lr
 80003e8:	00f42400 	.word	0x00f42400
 80003ec:	51eb851f 	.word	0x51eb851f

080003f0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003f0:	480d      	ldr	r0, [pc, #52]	@ (8000428 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003f2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80003f4:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003f8:	480c      	ldr	r0, [pc, #48]	@ (800042c <LoopForever+0x6>)
  ldr r1, =_edata
 80003fa:	490d      	ldr	r1, [pc, #52]	@ (8000430 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003fc:	4a0d      	ldr	r2, [pc, #52]	@ (8000434 <LoopForever+0xe>)
  movs r3, #0
 80003fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000400:	e002      	b.n	8000408 <LoopCopyDataInit>

08000402 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000402:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000404:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000406:	3304      	adds	r3, #4

08000408 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000408:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800040a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800040c:	d3f9      	bcc.n	8000402 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800040e:	4a0a      	ldr	r2, [pc, #40]	@ (8000438 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000410:	4c0a      	ldr	r4, [pc, #40]	@ (800043c <LoopForever+0x16>)
  movs r3, #0
 8000412:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000414:	e001      	b.n	800041a <LoopFillZerobss>

08000416 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000416:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000418:	3204      	adds	r2, #4

0800041a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800041a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800041c:	d3fb      	bcc.n	8000416 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800041e:	f000 f811 	bl	8000444 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000422:	f7ff feef 	bl	8000204 <main>

08000426 <LoopForever>:

LoopForever:
  b LoopForever
 8000426:	e7fe      	b.n	8000426 <LoopForever>
  ldr   r0, =_estack
 8000428:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800042c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000430:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000434:	080004ac 	.word	0x080004ac
  ldr r2, =_sbss
 8000438:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 800043c:	20000020 	.word	0x20000020

08000440 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000440:	e7fe      	b.n	8000440 <ADC_IRQHandler>
	...

08000444 <__libc_init_array>:
 8000444:	b570      	push	{r4, r5, r6, lr}
 8000446:	4d0d      	ldr	r5, [pc, #52]	@ (800047c <__libc_init_array+0x38>)
 8000448:	4c0d      	ldr	r4, [pc, #52]	@ (8000480 <__libc_init_array+0x3c>)
 800044a:	1b64      	subs	r4, r4, r5
 800044c:	10a4      	asrs	r4, r4, #2
 800044e:	2600      	movs	r6, #0
 8000450:	42a6      	cmp	r6, r4
 8000452:	d109      	bne.n	8000468 <__libc_init_array+0x24>
 8000454:	4d0b      	ldr	r5, [pc, #44]	@ (8000484 <__libc_init_array+0x40>)
 8000456:	4c0c      	ldr	r4, [pc, #48]	@ (8000488 <__libc_init_array+0x44>)
 8000458:	f000 f818 	bl	800048c <_init>
 800045c:	1b64      	subs	r4, r4, r5
 800045e:	10a4      	asrs	r4, r4, #2
 8000460:	2600      	movs	r6, #0
 8000462:	42a6      	cmp	r6, r4
 8000464:	d105      	bne.n	8000472 <__libc_init_array+0x2e>
 8000466:	bd70      	pop	{r4, r5, r6, pc}
 8000468:	f855 3b04 	ldr.w	r3, [r5], #4
 800046c:	4798      	blx	r3
 800046e:	3601      	adds	r6, #1
 8000470:	e7ee      	b.n	8000450 <__libc_init_array+0xc>
 8000472:	f855 3b04 	ldr.w	r3, [r5], #4
 8000476:	4798      	blx	r3
 8000478:	3601      	adds	r6, #1
 800047a:	e7f2      	b.n	8000462 <__libc_init_array+0x1e>
 800047c:	080004a4 	.word	0x080004a4
 8000480:	080004a4 	.word	0x080004a4
 8000484:	080004a4 	.word	0x080004a4
 8000488:	080004a8 	.word	0x080004a8

0800048c <_init>:
 800048c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800048e:	bf00      	nop
 8000490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000492:	bc08      	pop	{r3}
 8000494:	469e      	mov	lr, r3
 8000496:	4770      	bx	lr

08000498 <_fini>:
 8000498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800049a:	bf00      	nop
 800049c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800049e:	bc08      	pop	{r3}
 80004a0:	469e      	mov	lr, r3
 80004a2:	4770      	bx	lr
