|heapsort
clk => clk.IN22
rst => rst.IN10
fs => fs.IN1
en_rec_in => SM_heapsort.OUTPUTSELECT
en_rec_in => SM_heapsort.OUTPUTSELECT
en_rec_in => SM_heapsort.OUTPUTSELECT
en_rec_in => SM_heapsort.OUTPUTSELECT
en_rec_in => always1.IN1
en_rec_in => initialize_odd.IN0
data_in[0] => LessThan0.IN16
data_in[0] => data_L_1_reg.DATAB
data_in[0] => data_out.DATAB
data_in[1] => LessThan0.IN15
data_in[1] => data_L_1_reg.DATAB
data_in[1] => data_out.DATAB
data_in[2] => LessThan0.IN14
data_in[2] => data_L_1_reg.DATAB
data_in[2] => data_out.DATAB
data_in[3] => LessThan0.IN13
data_in[3] => data_L_1_reg.DATAB
data_in[3] => data_out.DATAB
data_in[4] => LessThan0.IN12
data_in[4] => data_L_1_reg.DATAB
data_in[4] => data_out.DATAB
data_in[5] => LessThan0.IN11
data_in[5] => data_L_1_reg.DATAB
data_in[5] => data_out.DATAB
data_in[6] => LessThan0.IN10
data_in[6] => data_L_1_reg.DATAB
data_in[6] => data_out.DATAB
data_in[7] => LessThan0.IN9
data_in[7] => data_L_1_reg.DATAB
data_in[7] => data_out.DATAB
data_in[8] => LessThan0.IN8
data_in[8] => data_L_1_reg.DATAB
data_in[8] => data_out.DATAB
data_in[9] => LessThan0.IN7
data_in[9] => data_L_1_reg.DATAB
data_in[9] => data_out.DATAB
data_in[10] => LessThan0.IN6
data_in[10] => data_L_1_reg.DATAB
data_in[10] => data_out.DATAB
data_in[11] => LessThan0.IN5
data_in[11] => data_L_1_reg.DATAB
data_in[11] => data_out.DATAB
data_in[12] => LessThan0.IN4
data_in[12] => data_L_1_reg.DATAB
data_in[12] => data_out.DATAB
data_in[13] => LessThan0.IN3
data_in[13] => data_L_1_reg.DATAB
data_in[13] => data_out.DATAB
data_in[14] => LessThan0.IN2
data_in[14] => data_L_1_reg.DATAB
data_in[14] => data_out.DATAB
data_in[15] => LessThan0.IN1
data_in[15] => data_L_1_reg.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|heapsort|strobe_relative:fs_stb_rise
clk => stb_reg.CLK
clk => stb_in_reg.CLK
in_relative => always0.IN1
in_relative => stb_in_reg.DATAIN
stb_out <= stb_reg.DB_MAX_OUTPUT_PORT_TYPE


|heapsort|RAM_2_port_1:RAM_LEVEL_1
address_a[0] => address_a[0].IN1
address_b[0] => address_b[0].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|heapsort|RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component
wren_a => altsyncram_s7h2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_s7h2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_s7h2:auto_generated.data_a[0]
data_a[1] => altsyncram_s7h2:auto_generated.data_a[1]
data_a[2] => altsyncram_s7h2:auto_generated.data_a[2]
data_a[3] => altsyncram_s7h2:auto_generated.data_a[3]
data_a[4] => altsyncram_s7h2:auto_generated.data_a[4]
data_a[5] => altsyncram_s7h2:auto_generated.data_a[5]
data_a[6] => altsyncram_s7h2:auto_generated.data_a[6]
data_a[7] => altsyncram_s7h2:auto_generated.data_a[7]
data_a[8] => altsyncram_s7h2:auto_generated.data_a[8]
data_a[9] => altsyncram_s7h2:auto_generated.data_a[9]
data_a[10] => altsyncram_s7h2:auto_generated.data_a[10]
data_a[11] => altsyncram_s7h2:auto_generated.data_a[11]
data_a[12] => altsyncram_s7h2:auto_generated.data_a[12]
data_a[13] => altsyncram_s7h2:auto_generated.data_a[13]
data_a[14] => altsyncram_s7h2:auto_generated.data_a[14]
data_a[15] => altsyncram_s7h2:auto_generated.data_a[15]
data_a[16] => altsyncram_s7h2:auto_generated.data_a[16]
data_a[17] => altsyncram_s7h2:auto_generated.data_a[17]
data_a[18] => altsyncram_s7h2:auto_generated.data_a[18]
data_a[19] => altsyncram_s7h2:auto_generated.data_a[19]
data_a[20] => altsyncram_s7h2:auto_generated.data_a[20]
data_a[21] => altsyncram_s7h2:auto_generated.data_a[21]
data_a[22] => altsyncram_s7h2:auto_generated.data_a[22]
data_a[23] => altsyncram_s7h2:auto_generated.data_a[23]
data_a[24] => altsyncram_s7h2:auto_generated.data_a[24]
data_a[25] => altsyncram_s7h2:auto_generated.data_a[25]
data_a[26] => altsyncram_s7h2:auto_generated.data_a[26]
data_a[27] => altsyncram_s7h2:auto_generated.data_a[27]
data_a[28] => altsyncram_s7h2:auto_generated.data_a[28]
data_a[29] => altsyncram_s7h2:auto_generated.data_a[29]
data_a[30] => altsyncram_s7h2:auto_generated.data_a[30]
data_a[31] => altsyncram_s7h2:auto_generated.data_a[31]
data_b[0] => altsyncram_s7h2:auto_generated.data_b[0]
data_b[1] => altsyncram_s7h2:auto_generated.data_b[1]
data_b[2] => altsyncram_s7h2:auto_generated.data_b[2]
data_b[3] => altsyncram_s7h2:auto_generated.data_b[3]
data_b[4] => altsyncram_s7h2:auto_generated.data_b[4]
data_b[5] => altsyncram_s7h2:auto_generated.data_b[5]
data_b[6] => altsyncram_s7h2:auto_generated.data_b[6]
data_b[7] => altsyncram_s7h2:auto_generated.data_b[7]
data_b[8] => altsyncram_s7h2:auto_generated.data_b[8]
data_b[9] => altsyncram_s7h2:auto_generated.data_b[9]
data_b[10] => altsyncram_s7h2:auto_generated.data_b[10]
data_b[11] => altsyncram_s7h2:auto_generated.data_b[11]
data_b[12] => altsyncram_s7h2:auto_generated.data_b[12]
data_b[13] => altsyncram_s7h2:auto_generated.data_b[13]
data_b[14] => altsyncram_s7h2:auto_generated.data_b[14]
data_b[15] => altsyncram_s7h2:auto_generated.data_b[15]
data_b[16] => altsyncram_s7h2:auto_generated.data_b[16]
data_b[17] => altsyncram_s7h2:auto_generated.data_b[17]
data_b[18] => altsyncram_s7h2:auto_generated.data_b[18]
data_b[19] => altsyncram_s7h2:auto_generated.data_b[19]
data_b[20] => altsyncram_s7h2:auto_generated.data_b[20]
data_b[21] => altsyncram_s7h2:auto_generated.data_b[21]
data_b[22] => altsyncram_s7h2:auto_generated.data_b[22]
data_b[23] => altsyncram_s7h2:auto_generated.data_b[23]
data_b[24] => altsyncram_s7h2:auto_generated.data_b[24]
data_b[25] => altsyncram_s7h2:auto_generated.data_b[25]
data_b[26] => altsyncram_s7h2:auto_generated.data_b[26]
data_b[27] => altsyncram_s7h2:auto_generated.data_b[27]
data_b[28] => altsyncram_s7h2:auto_generated.data_b[28]
data_b[29] => altsyncram_s7h2:auto_generated.data_b[29]
data_b[30] => altsyncram_s7h2:auto_generated.data_b[30]
data_b[31] => altsyncram_s7h2:auto_generated.data_b[31]
address_a[0] => altsyncram_s7h2:auto_generated.address_a[0]
address_b[0] => altsyncram_s7h2:auto_generated.address_b[0]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s7h2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_s7h2:auto_generated.q_a[0]
q_a[1] <= altsyncram_s7h2:auto_generated.q_a[1]
q_a[2] <= altsyncram_s7h2:auto_generated.q_a[2]
q_a[3] <= altsyncram_s7h2:auto_generated.q_a[3]
q_a[4] <= altsyncram_s7h2:auto_generated.q_a[4]
q_a[5] <= altsyncram_s7h2:auto_generated.q_a[5]
q_a[6] <= altsyncram_s7h2:auto_generated.q_a[6]
q_a[7] <= altsyncram_s7h2:auto_generated.q_a[7]
q_a[8] <= altsyncram_s7h2:auto_generated.q_a[8]
q_a[9] <= altsyncram_s7h2:auto_generated.q_a[9]
q_a[10] <= altsyncram_s7h2:auto_generated.q_a[10]
q_a[11] <= altsyncram_s7h2:auto_generated.q_a[11]
q_a[12] <= altsyncram_s7h2:auto_generated.q_a[12]
q_a[13] <= altsyncram_s7h2:auto_generated.q_a[13]
q_a[14] <= altsyncram_s7h2:auto_generated.q_a[14]
q_a[15] <= altsyncram_s7h2:auto_generated.q_a[15]
q_a[16] <= altsyncram_s7h2:auto_generated.q_a[16]
q_a[17] <= altsyncram_s7h2:auto_generated.q_a[17]
q_a[18] <= altsyncram_s7h2:auto_generated.q_a[18]
q_a[19] <= altsyncram_s7h2:auto_generated.q_a[19]
q_a[20] <= altsyncram_s7h2:auto_generated.q_a[20]
q_a[21] <= altsyncram_s7h2:auto_generated.q_a[21]
q_a[22] <= altsyncram_s7h2:auto_generated.q_a[22]
q_a[23] <= altsyncram_s7h2:auto_generated.q_a[23]
q_a[24] <= altsyncram_s7h2:auto_generated.q_a[24]
q_a[25] <= altsyncram_s7h2:auto_generated.q_a[25]
q_a[26] <= altsyncram_s7h2:auto_generated.q_a[26]
q_a[27] <= altsyncram_s7h2:auto_generated.q_a[27]
q_a[28] <= altsyncram_s7h2:auto_generated.q_a[28]
q_a[29] <= altsyncram_s7h2:auto_generated.q_a[29]
q_a[30] <= altsyncram_s7h2:auto_generated.q_a[30]
q_a[31] <= altsyncram_s7h2:auto_generated.q_a[31]
q_b[0] <= altsyncram_s7h2:auto_generated.q_b[0]
q_b[1] <= altsyncram_s7h2:auto_generated.q_b[1]
q_b[2] <= altsyncram_s7h2:auto_generated.q_b[2]
q_b[3] <= altsyncram_s7h2:auto_generated.q_b[3]
q_b[4] <= altsyncram_s7h2:auto_generated.q_b[4]
q_b[5] <= altsyncram_s7h2:auto_generated.q_b[5]
q_b[6] <= altsyncram_s7h2:auto_generated.q_b[6]
q_b[7] <= altsyncram_s7h2:auto_generated.q_b[7]
q_b[8] <= altsyncram_s7h2:auto_generated.q_b[8]
q_b[9] <= altsyncram_s7h2:auto_generated.q_b[9]
q_b[10] <= altsyncram_s7h2:auto_generated.q_b[10]
q_b[11] <= altsyncram_s7h2:auto_generated.q_b[11]
q_b[12] <= altsyncram_s7h2:auto_generated.q_b[12]
q_b[13] <= altsyncram_s7h2:auto_generated.q_b[13]
q_b[14] <= altsyncram_s7h2:auto_generated.q_b[14]
q_b[15] <= altsyncram_s7h2:auto_generated.q_b[15]
q_b[16] <= altsyncram_s7h2:auto_generated.q_b[16]
q_b[17] <= altsyncram_s7h2:auto_generated.q_b[17]
q_b[18] <= altsyncram_s7h2:auto_generated.q_b[18]
q_b[19] <= altsyncram_s7h2:auto_generated.q_b[19]
q_b[20] <= altsyncram_s7h2:auto_generated.q_b[20]
q_b[21] <= altsyncram_s7h2:auto_generated.q_b[21]
q_b[22] <= altsyncram_s7h2:auto_generated.q_b[22]
q_b[23] <= altsyncram_s7h2:auto_generated.q_b[23]
q_b[24] <= altsyncram_s7h2:auto_generated.q_b[24]
q_b[25] <= altsyncram_s7h2:auto_generated.q_b[25]
q_b[26] <= altsyncram_s7h2:auto_generated.q_b[26]
q_b[27] <= altsyncram_s7h2:auto_generated.q_b[27]
q_b[28] <= altsyncram_s7h2:auto_generated.q_b[28]
q_b[29] <= altsyncram_s7h2:auto_generated.q_b[29]
q_b[30] <= altsyncram_s7h2:auto_generated.q_b[30]
q_b[31] <= altsyncram_s7h2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|heapsort|RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|heapsort|sorting_node:sorting_node_1
clk => left[0].CLK
clk => left[1].CLK
clk => left[2].CLK
clk => left[3].CLK
clk => left[4].CLK
clk => left[5].CLK
clk => left[6].CLK
clk => left[7].CLK
clk => left[8].CLK
clk => left[9].CLK
clk => left[10].CLK
clk => left[11].CLK
clk => left[12].CLK
clk => left[13].CLK
clk => left[14].CLK
clk => left[15].CLK
clk => swap_LN.CLK
clk => update_out_reg.CLK
clk => counter_clear[0].CLK
clk => counter_clear[1].CLK
clk => wren_L_reg.CLK
clk => addr_L_reg[0].CLK
clk => addr_L_reg[1].CLK
clk => data_L_reg[0].CLK
clk => data_L_reg[1].CLK
clk => data_L_reg[2].CLK
clk => data_L_reg[3].CLK
clk => data_L_reg[4].CLK
clk => data_L_reg[5].CLK
clk => data_L_reg[6].CLK
clk => data_L_reg[7].CLK
clk => data_L_reg[8].CLK
clk => data_L_reg[9].CLK
clk => data_L_reg[10].CLK
clk => data_L_reg[11].CLK
clk => data_L_reg[12].CLK
clk => data_L_reg[13].CLK
clk => data_L_reg[14].CLK
clk => data_L_reg[15].CLK
clk => wren_U_reg.CLK
clk => addr_U_reg[0].CLK
clk => data_U_reg[0].CLK
clk => data_U_reg[1].CLK
clk => data_U_reg[2].CLK
clk => data_U_reg[3].CLK
clk => data_U_reg[4].CLK
clk => data_U_reg[5].CLK
clk => data_U_reg[6].CLK
clk => data_U_reg[7].CLK
clk => data_U_reg[8].CLK
clk => data_U_reg[9].CLK
clk => data_U_reg[10].CLK
clk => data_U_reg[11].CLK
clk => data_U_reg[12].CLK
clk => data_U_reg[13].CLK
clk => data_U_reg[14].CLK
clk => data_U_reg[15].CLK
clk => SM_sorting~2.DATAIN
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => wren_U_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => wren_L_reg.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => update_out_reg.OUTPUTSELECT
rst => swap_LN.ENA
rst => left[15].ENA
rst => left[14].ENA
rst => left[13].ENA
rst => left[12].ENA
rst => left[11].ENA
rst => left[10].ENA
rst => left[9].ENA
rst => left[8].ENA
rst => left[7].ENA
rst => left[6].ENA
rst => left[5].ENA
rst => left[4].ENA
rst => left[3].ENA
rst => left[2].ENA
rst => left[1].ENA
rst => left[0].ENA
q_U[0] => ~NO_FANOUT~
q_U[1] => ~NO_FANOUT~
q_U[2] => ~NO_FANOUT~
q_U[3] => ~NO_FANOUT~
q_U[4] => ~NO_FANOUT~
q_U[5] => ~NO_FANOUT~
q_U[6] => ~NO_FANOUT~
q_U[7] => ~NO_FANOUT~
q_U[8] => ~NO_FANOUT~
q_U[9] => ~NO_FANOUT~
q_U[10] => ~NO_FANOUT~
q_U[11] => ~NO_FANOUT~
q_U[12] => ~NO_FANOUT~
q_U[13] => ~NO_FANOUT~
q_U[14] => ~NO_FANOUT~
q_U[15] => ~NO_FANOUT~
aux_q_U[0] => LessThan1.IN16
aux_q_U[0] => LessThan2.IN16
aux_q_U[0] => data_L_reg.DATAB
aux_q_U[0] => data_L_reg.DATAB
aux_q_U[1] => LessThan1.IN15
aux_q_U[1] => LessThan2.IN15
aux_q_U[1] => data_L_reg.DATAB
aux_q_U[1] => data_L_reg.DATAB
aux_q_U[2] => LessThan1.IN14
aux_q_U[2] => LessThan2.IN14
aux_q_U[2] => data_L_reg.DATAB
aux_q_U[2] => data_L_reg.DATAB
aux_q_U[3] => LessThan1.IN13
aux_q_U[3] => LessThan2.IN13
aux_q_U[3] => data_L_reg.DATAB
aux_q_U[3] => data_L_reg.DATAB
aux_q_U[4] => LessThan1.IN12
aux_q_U[4] => LessThan2.IN12
aux_q_U[4] => data_L_reg.DATAB
aux_q_U[4] => data_L_reg.DATAB
aux_q_U[5] => LessThan1.IN11
aux_q_U[5] => LessThan2.IN11
aux_q_U[5] => data_L_reg.DATAB
aux_q_U[5] => data_L_reg.DATAB
aux_q_U[6] => LessThan1.IN10
aux_q_U[6] => LessThan2.IN10
aux_q_U[6] => data_L_reg.DATAB
aux_q_U[6] => data_L_reg.DATAB
aux_q_U[7] => LessThan1.IN9
aux_q_U[7] => LessThan2.IN9
aux_q_U[7] => data_L_reg.DATAB
aux_q_U[7] => data_L_reg.DATAB
aux_q_U[8] => LessThan1.IN8
aux_q_U[8] => LessThan2.IN8
aux_q_U[8] => data_L_reg.DATAB
aux_q_U[8] => data_L_reg.DATAB
aux_q_U[9] => LessThan1.IN7
aux_q_U[9] => LessThan2.IN7
aux_q_U[9] => data_L_reg.DATAB
aux_q_U[9] => data_L_reg.DATAB
aux_q_U[10] => LessThan1.IN6
aux_q_U[10] => LessThan2.IN6
aux_q_U[10] => data_L_reg.DATAB
aux_q_U[10] => data_L_reg.DATAB
aux_q_U[11] => LessThan1.IN5
aux_q_U[11] => LessThan2.IN5
aux_q_U[11] => data_L_reg.DATAB
aux_q_U[11] => data_L_reg.DATAB
aux_q_U[12] => LessThan1.IN4
aux_q_U[12] => LessThan2.IN4
aux_q_U[12] => data_L_reg.DATAB
aux_q_U[12] => data_L_reg.DATAB
aux_q_U[13] => LessThan1.IN3
aux_q_U[13] => LessThan2.IN3
aux_q_U[13] => data_L_reg.DATAB
aux_q_U[13] => data_L_reg.DATAB
aux_q_U[14] => LessThan1.IN2
aux_q_U[14] => LessThan2.IN2
aux_q_U[14] => data_L_reg.DATAB
aux_q_U[14] => data_L_reg.DATAB
aux_q_U[15] => LessThan1.IN1
aux_q_U[15] => LessThan2.IN1
aux_q_U[15] => data_L_reg.DATAB
aux_q_U[15] => data_L_reg.DATAB
data_U[0] <= data_U_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_U[1] <= data_U_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_U[2] <= data_U_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_U[3] <= data_U_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_U[4] <= data_U_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_U[5] <= data_U_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_U[6] <= data_U_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_U[7] <= data_U_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_U[8] <= data_U_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_U[9] <= data_U_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_U[10] <= data_U_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_U[11] <= data_U_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_U[12] <= data_U_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_U[13] <= data_U_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_U[14] <= data_U_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_U[15] <= data_U_reg[15].DB_MAX_OUTPUT_PORT_TYPE
addr_U[0] <= addr_U_reg[0].DB_MAX_OUTPUT_PORT_TYPE
wren_U <= wren_U_reg.DB_MAX_OUTPUT_PORT_TYPE
q_L[0] => ~NO_FANOUT~
q_L[1] => ~NO_FANOUT~
q_L[2] => ~NO_FANOUT~
q_L[3] => ~NO_FANOUT~
q_L[4] => ~NO_FANOUT~
q_L[5] => ~NO_FANOUT~
q_L[6] => ~NO_FANOUT~
q_L[7] => ~NO_FANOUT~
q_L[8] => ~NO_FANOUT~
q_L[9] => ~NO_FANOUT~
q_L[10] => ~NO_FANOUT~
q_L[11] => ~NO_FANOUT~
q_L[12] => ~NO_FANOUT~
q_L[13] => ~NO_FANOUT~
q_L[14] => ~NO_FANOUT~
q_L[15] => ~NO_FANOUT~
aux_q_L[0] => LessThan1.IN32
aux_q_L[0] => left.DATAB
aux_q_L[1] => LessThan1.IN31
aux_q_L[1] => left.DATAB
aux_q_L[2] => LessThan1.IN30
aux_q_L[2] => left.DATAB
aux_q_L[3] => LessThan1.IN29
aux_q_L[3] => left.DATAB
aux_q_L[4] => LessThan1.IN28
aux_q_L[4] => left.DATAB
aux_q_L[5] => LessThan1.IN27
aux_q_L[5] => left.DATAB
aux_q_L[6] => LessThan1.IN26
aux_q_L[6] => left.DATAB
aux_q_L[7] => LessThan1.IN25
aux_q_L[7] => left.DATAB
aux_q_L[8] => LessThan1.IN24
aux_q_L[8] => left.DATAB
aux_q_L[9] => LessThan1.IN23
aux_q_L[9] => left.DATAB
aux_q_L[10] => LessThan1.IN22
aux_q_L[10] => left.DATAB
aux_q_L[11] => LessThan1.IN21
aux_q_L[11] => left.DATAB
aux_q_L[12] => LessThan1.IN20
aux_q_L[12] => left.DATAB
aux_q_L[13] => LessThan1.IN19
aux_q_L[13] => left.DATAB
aux_q_L[14] => LessThan1.IN18
aux_q_L[14] => left.DATAB
aux_q_L[15] => LessThan1.IN17
aux_q_L[15] => left.DATAB
aux_q_R[0] => LessThan2.IN32
aux_q_R[0] => LessThan3.IN16
aux_q_R[0] => data_U_reg.DATAB
aux_q_R[1] => LessThan2.IN31
aux_q_R[1] => LessThan3.IN15
aux_q_R[1] => data_U_reg.DATAB
aux_q_R[2] => LessThan2.IN30
aux_q_R[2] => LessThan3.IN14
aux_q_R[2] => data_U_reg.DATAB
aux_q_R[3] => LessThan2.IN29
aux_q_R[3] => LessThan3.IN13
aux_q_R[3] => data_U_reg.DATAB
aux_q_R[4] => LessThan2.IN28
aux_q_R[4] => LessThan3.IN12
aux_q_R[4] => data_U_reg.DATAB
aux_q_R[5] => LessThan2.IN27
aux_q_R[5] => LessThan3.IN11
aux_q_R[5] => data_U_reg.DATAB
aux_q_R[6] => LessThan2.IN26
aux_q_R[6] => LessThan3.IN10
aux_q_R[6] => data_U_reg.DATAB
aux_q_R[7] => LessThan2.IN25
aux_q_R[7] => LessThan3.IN9
aux_q_R[7] => data_U_reg.DATAB
aux_q_R[8] => LessThan2.IN24
aux_q_R[8] => LessThan3.IN8
aux_q_R[8] => data_U_reg.DATAB
aux_q_R[9] => LessThan2.IN23
aux_q_R[9] => LessThan3.IN7
aux_q_R[9] => data_U_reg.DATAB
aux_q_R[10] => LessThan2.IN22
aux_q_R[10] => LessThan3.IN6
aux_q_R[10] => data_U_reg.DATAB
aux_q_R[11] => LessThan2.IN21
aux_q_R[11] => LessThan3.IN5
aux_q_R[11] => data_U_reg.DATAB
aux_q_R[12] => LessThan2.IN20
aux_q_R[12] => LessThan3.IN4
aux_q_R[12] => data_U_reg.DATAB
aux_q_R[13] => LessThan2.IN19
aux_q_R[13] => LessThan3.IN3
aux_q_R[13] => data_U_reg.DATAB
aux_q_R[14] => LessThan2.IN18
aux_q_R[14] => LessThan3.IN2
aux_q_R[14] => data_U_reg.DATAB
aux_q_R[15] => LessThan2.IN17
aux_q_R[15] => LessThan3.IN1
aux_q_R[15] => data_U_reg.DATAB
data_L[0] <= data_L_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_L[1] <= data_L_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_L[2] <= data_L_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_L[3] <= data_L_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_L[4] <= data_L_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_L[5] <= data_L_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_L[6] <= data_L_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_L[7] <= data_L_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_L[8] <= data_L_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_L[9] <= data_L_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_L[10] <= data_L_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_L[11] <= data_L_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_L[12] <= data_L_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_L[13] <= data_L_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_L[14] <= data_L_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_L[15] <= data_L_reg[15].DB_MAX_OUTPUT_PORT_TYPE
addr_L[0] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[1] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
wren_L <= wren_L_reg.DB_MAX_OUTPUT_PORT_TYPE
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => wren_U_reg.OUTPUTSELECT
initialize => wren_L_reg.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => Selector0.IN3
initialize => SM_sorting.DATAB
update_out <= update_out_reg.DB_MAX_OUTPUT_PORT_TYPE
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
address_updated_out[0] <= address_updated_out.DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[1] <= address_updated_out.DB_MAX_OUTPUT_PORT_TYPE
address_updated_in[0] => addr_U_reg.DATAB
address_updated_in[0] => addr_L_reg.DATAB
address_updated_in[0] => Selector17.IN3
address_updated_in[0] => Add1.IN2
address_updated_in[0] => addr_L.DATAB


|heapsort|RAM_2_port_gen:RAM_LEVEL_2
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|heapsort|RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component
wren_a => altsyncram_28h2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_28h2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_28h2:auto_generated.data_a[0]
data_a[1] => altsyncram_28h2:auto_generated.data_a[1]
data_a[2] => altsyncram_28h2:auto_generated.data_a[2]
data_a[3] => altsyncram_28h2:auto_generated.data_a[3]
data_a[4] => altsyncram_28h2:auto_generated.data_a[4]
data_a[5] => altsyncram_28h2:auto_generated.data_a[5]
data_a[6] => altsyncram_28h2:auto_generated.data_a[6]
data_a[7] => altsyncram_28h2:auto_generated.data_a[7]
data_a[8] => altsyncram_28h2:auto_generated.data_a[8]
data_a[9] => altsyncram_28h2:auto_generated.data_a[9]
data_a[10] => altsyncram_28h2:auto_generated.data_a[10]
data_a[11] => altsyncram_28h2:auto_generated.data_a[11]
data_a[12] => altsyncram_28h2:auto_generated.data_a[12]
data_a[13] => altsyncram_28h2:auto_generated.data_a[13]
data_a[14] => altsyncram_28h2:auto_generated.data_a[14]
data_a[15] => altsyncram_28h2:auto_generated.data_a[15]
data_b[0] => altsyncram_28h2:auto_generated.data_b[0]
data_b[1] => altsyncram_28h2:auto_generated.data_b[1]
data_b[2] => altsyncram_28h2:auto_generated.data_b[2]
data_b[3] => altsyncram_28h2:auto_generated.data_b[3]
data_b[4] => altsyncram_28h2:auto_generated.data_b[4]
data_b[5] => altsyncram_28h2:auto_generated.data_b[5]
data_b[6] => altsyncram_28h2:auto_generated.data_b[6]
data_b[7] => altsyncram_28h2:auto_generated.data_b[7]
data_b[8] => altsyncram_28h2:auto_generated.data_b[8]
data_b[9] => altsyncram_28h2:auto_generated.data_b[9]
data_b[10] => altsyncram_28h2:auto_generated.data_b[10]
data_b[11] => altsyncram_28h2:auto_generated.data_b[11]
data_b[12] => altsyncram_28h2:auto_generated.data_b[12]
data_b[13] => altsyncram_28h2:auto_generated.data_b[13]
data_b[14] => altsyncram_28h2:auto_generated.data_b[14]
data_b[15] => altsyncram_28h2:auto_generated.data_b[15]
address_a[0] => altsyncram_28h2:auto_generated.address_a[0]
address_a[1] => altsyncram_28h2:auto_generated.address_a[1]
address_b[0] => altsyncram_28h2:auto_generated.address_b[0]
address_b[1] => altsyncram_28h2:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_28h2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_28h2:auto_generated.q_a[0]
q_a[1] <= altsyncram_28h2:auto_generated.q_a[1]
q_a[2] <= altsyncram_28h2:auto_generated.q_a[2]
q_a[3] <= altsyncram_28h2:auto_generated.q_a[3]
q_a[4] <= altsyncram_28h2:auto_generated.q_a[4]
q_a[5] <= altsyncram_28h2:auto_generated.q_a[5]
q_a[6] <= altsyncram_28h2:auto_generated.q_a[6]
q_a[7] <= altsyncram_28h2:auto_generated.q_a[7]
q_a[8] <= altsyncram_28h2:auto_generated.q_a[8]
q_a[9] <= altsyncram_28h2:auto_generated.q_a[9]
q_a[10] <= altsyncram_28h2:auto_generated.q_a[10]
q_a[11] <= altsyncram_28h2:auto_generated.q_a[11]
q_a[12] <= altsyncram_28h2:auto_generated.q_a[12]
q_a[13] <= altsyncram_28h2:auto_generated.q_a[13]
q_a[14] <= altsyncram_28h2:auto_generated.q_a[14]
q_a[15] <= altsyncram_28h2:auto_generated.q_a[15]
q_b[0] <= altsyncram_28h2:auto_generated.q_b[0]
q_b[1] <= altsyncram_28h2:auto_generated.q_b[1]
q_b[2] <= altsyncram_28h2:auto_generated.q_b[2]
q_b[3] <= altsyncram_28h2:auto_generated.q_b[3]
q_b[4] <= altsyncram_28h2:auto_generated.q_b[4]
q_b[5] <= altsyncram_28h2:auto_generated.q_b[5]
q_b[6] <= altsyncram_28h2:auto_generated.q_b[6]
q_b[7] <= altsyncram_28h2:auto_generated.q_b[7]
q_b[8] <= altsyncram_28h2:auto_generated.q_b[8]
q_b[9] <= altsyncram_28h2:auto_generated.q_b[9]
q_b[10] <= altsyncram_28h2:auto_generated.q_b[10]
q_b[11] <= altsyncram_28h2:auto_generated.q_b[11]
q_b[12] <= altsyncram_28h2:auto_generated.q_b[12]
q_b[13] <= altsyncram_28h2:auto_generated.q_b[13]
q_b[14] <= altsyncram_28h2:auto_generated.q_b[14]
q_b[15] <= altsyncram_28h2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|heapsort|RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ~NO_FANOUT~
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|heapsort|sorting_node:sorting_node_2
clk => left[0].CLK
clk => left[1].CLK
clk => left[2].CLK
clk => left[3].CLK
clk => left[4].CLK
clk => left[5].CLK
clk => left[6].CLK
clk => left[7].CLK
clk => left[8].CLK
clk => left[9].CLK
clk => left[10].CLK
clk => left[11].CLK
clk => left[12].CLK
clk => left[13].CLK
clk => left[14].CLK
clk => left[15].CLK
clk => swap_LN.CLK
clk => update_out_reg.CLK
clk => counter_clear[0].CLK
clk => counter_clear[1].CLK
clk => counter_clear[2].CLK
clk => wren_L_reg.CLK
clk => addr_L_reg[0].CLK
clk => addr_L_reg[1].CLK
clk => addr_L_reg[2].CLK
clk => data_L_reg[0].CLK
clk => data_L_reg[1].CLK
clk => data_L_reg[2].CLK
clk => data_L_reg[3].CLK
clk => data_L_reg[4].CLK
clk => data_L_reg[5].CLK
clk => data_L_reg[6].CLK
clk => data_L_reg[7].CLK
clk => data_L_reg[8].CLK
clk => data_L_reg[9].CLK
clk => data_L_reg[10].CLK
clk => data_L_reg[11].CLK
clk => data_L_reg[12].CLK
clk => data_L_reg[13].CLK
clk => data_L_reg[14].CLK
clk => data_L_reg[15].CLK
clk => wren_U_reg.CLK
clk => addr_U_reg[0].CLK
clk => addr_U_reg[1].CLK
clk => data_U_reg[0].CLK
clk => data_U_reg[1].CLK
clk => data_U_reg[2].CLK
clk => data_U_reg[3].CLK
clk => data_U_reg[4].CLK
clk => data_U_reg[5].CLK
clk => data_U_reg[6].CLK
clk => data_U_reg[7].CLK
clk => data_U_reg[8].CLK
clk => data_U_reg[9].CLK
clk => data_U_reg[10].CLK
clk => data_U_reg[11].CLK
clk => data_U_reg[12].CLK
clk => data_U_reg[13].CLK
clk => data_U_reg[14].CLK
clk => data_U_reg[15].CLK
clk => SM_sorting~2.DATAIN
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => wren_U_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => wren_L_reg.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => update_out_reg.OUTPUTSELECT
rst => swap_LN.ENA
rst => left[15].ENA
rst => left[14].ENA
rst => left[13].ENA
rst => left[12].ENA
rst => left[11].ENA
rst => left[10].ENA
rst => left[9].ENA
rst => left[8].ENA
rst => left[7].ENA
rst => left[6].ENA
rst => left[5].ENA
rst => left[4].ENA
rst => left[3].ENA
rst => left[2].ENA
rst => left[1].ENA
rst => left[0].ENA
q_U[0] => ~NO_FANOUT~
q_U[1] => ~NO_FANOUT~
q_U[2] => ~NO_FANOUT~
q_U[3] => ~NO_FANOUT~
q_U[4] => ~NO_FANOUT~
q_U[5] => ~NO_FANOUT~
q_U[6] => ~NO_FANOUT~
q_U[7] => ~NO_FANOUT~
q_U[8] => ~NO_FANOUT~
q_U[9] => ~NO_FANOUT~
q_U[10] => ~NO_FANOUT~
q_U[11] => ~NO_FANOUT~
q_U[12] => ~NO_FANOUT~
q_U[13] => ~NO_FANOUT~
q_U[14] => ~NO_FANOUT~
q_U[15] => ~NO_FANOUT~
aux_q_U[0] => LessThan1.IN16
aux_q_U[0] => LessThan2.IN16
aux_q_U[0] => data_L_reg.DATAB
aux_q_U[0] => data_L_reg.DATAB
aux_q_U[1] => LessThan1.IN15
aux_q_U[1] => LessThan2.IN15
aux_q_U[1] => data_L_reg.DATAB
aux_q_U[1] => data_L_reg.DATAB
aux_q_U[2] => LessThan1.IN14
aux_q_U[2] => LessThan2.IN14
aux_q_U[2] => data_L_reg.DATAB
aux_q_U[2] => data_L_reg.DATAB
aux_q_U[3] => LessThan1.IN13
aux_q_U[3] => LessThan2.IN13
aux_q_U[3] => data_L_reg.DATAB
aux_q_U[3] => data_L_reg.DATAB
aux_q_U[4] => LessThan1.IN12
aux_q_U[4] => LessThan2.IN12
aux_q_U[4] => data_L_reg.DATAB
aux_q_U[4] => data_L_reg.DATAB
aux_q_U[5] => LessThan1.IN11
aux_q_U[5] => LessThan2.IN11
aux_q_U[5] => data_L_reg.DATAB
aux_q_U[5] => data_L_reg.DATAB
aux_q_U[6] => LessThan1.IN10
aux_q_U[6] => LessThan2.IN10
aux_q_U[6] => data_L_reg.DATAB
aux_q_U[6] => data_L_reg.DATAB
aux_q_U[7] => LessThan1.IN9
aux_q_U[7] => LessThan2.IN9
aux_q_U[7] => data_L_reg.DATAB
aux_q_U[7] => data_L_reg.DATAB
aux_q_U[8] => LessThan1.IN8
aux_q_U[8] => LessThan2.IN8
aux_q_U[8] => data_L_reg.DATAB
aux_q_U[8] => data_L_reg.DATAB
aux_q_U[9] => LessThan1.IN7
aux_q_U[9] => LessThan2.IN7
aux_q_U[9] => data_L_reg.DATAB
aux_q_U[9] => data_L_reg.DATAB
aux_q_U[10] => LessThan1.IN6
aux_q_U[10] => LessThan2.IN6
aux_q_U[10] => data_L_reg.DATAB
aux_q_U[10] => data_L_reg.DATAB
aux_q_U[11] => LessThan1.IN5
aux_q_U[11] => LessThan2.IN5
aux_q_U[11] => data_L_reg.DATAB
aux_q_U[11] => data_L_reg.DATAB
aux_q_U[12] => LessThan1.IN4
aux_q_U[12] => LessThan2.IN4
aux_q_U[12] => data_L_reg.DATAB
aux_q_U[12] => data_L_reg.DATAB
aux_q_U[13] => LessThan1.IN3
aux_q_U[13] => LessThan2.IN3
aux_q_U[13] => data_L_reg.DATAB
aux_q_U[13] => data_L_reg.DATAB
aux_q_U[14] => LessThan1.IN2
aux_q_U[14] => LessThan2.IN2
aux_q_U[14] => data_L_reg.DATAB
aux_q_U[14] => data_L_reg.DATAB
aux_q_U[15] => LessThan1.IN1
aux_q_U[15] => LessThan2.IN1
aux_q_U[15] => data_L_reg.DATAB
aux_q_U[15] => data_L_reg.DATAB
data_U[0] <= data_U_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_U[1] <= data_U_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_U[2] <= data_U_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_U[3] <= data_U_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_U[4] <= data_U_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_U[5] <= data_U_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_U[6] <= data_U_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_U[7] <= data_U_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_U[8] <= data_U_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_U[9] <= data_U_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_U[10] <= data_U_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_U[11] <= data_U_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_U[12] <= data_U_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_U[13] <= data_U_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_U[14] <= data_U_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_U[15] <= data_U_reg[15].DB_MAX_OUTPUT_PORT_TYPE
addr_U[0] <= addr_U_reg[0].DB_MAX_OUTPUT_PORT_TYPE
addr_U[1] <= addr_U_reg[1].DB_MAX_OUTPUT_PORT_TYPE
wren_U <= wren_U_reg.DB_MAX_OUTPUT_PORT_TYPE
q_L[0] => ~NO_FANOUT~
q_L[1] => ~NO_FANOUT~
q_L[2] => ~NO_FANOUT~
q_L[3] => ~NO_FANOUT~
q_L[4] => ~NO_FANOUT~
q_L[5] => ~NO_FANOUT~
q_L[6] => ~NO_FANOUT~
q_L[7] => ~NO_FANOUT~
q_L[8] => ~NO_FANOUT~
q_L[9] => ~NO_FANOUT~
q_L[10] => ~NO_FANOUT~
q_L[11] => ~NO_FANOUT~
q_L[12] => ~NO_FANOUT~
q_L[13] => ~NO_FANOUT~
q_L[14] => ~NO_FANOUT~
q_L[15] => ~NO_FANOUT~
aux_q_L[0] => LessThan1.IN32
aux_q_L[0] => left.DATAB
aux_q_L[1] => LessThan1.IN31
aux_q_L[1] => left.DATAB
aux_q_L[2] => LessThan1.IN30
aux_q_L[2] => left.DATAB
aux_q_L[3] => LessThan1.IN29
aux_q_L[3] => left.DATAB
aux_q_L[4] => LessThan1.IN28
aux_q_L[4] => left.DATAB
aux_q_L[5] => LessThan1.IN27
aux_q_L[5] => left.DATAB
aux_q_L[6] => LessThan1.IN26
aux_q_L[6] => left.DATAB
aux_q_L[7] => LessThan1.IN25
aux_q_L[7] => left.DATAB
aux_q_L[8] => LessThan1.IN24
aux_q_L[8] => left.DATAB
aux_q_L[9] => LessThan1.IN23
aux_q_L[9] => left.DATAB
aux_q_L[10] => LessThan1.IN22
aux_q_L[10] => left.DATAB
aux_q_L[11] => LessThan1.IN21
aux_q_L[11] => left.DATAB
aux_q_L[12] => LessThan1.IN20
aux_q_L[12] => left.DATAB
aux_q_L[13] => LessThan1.IN19
aux_q_L[13] => left.DATAB
aux_q_L[14] => LessThan1.IN18
aux_q_L[14] => left.DATAB
aux_q_L[15] => LessThan1.IN17
aux_q_L[15] => left.DATAB
aux_q_R[0] => LessThan2.IN32
aux_q_R[0] => LessThan3.IN16
aux_q_R[0] => data_U_reg.DATAB
aux_q_R[1] => LessThan2.IN31
aux_q_R[1] => LessThan3.IN15
aux_q_R[1] => data_U_reg.DATAB
aux_q_R[2] => LessThan2.IN30
aux_q_R[2] => LessThan3.IN14
aux_q_R[2] => data_U_reg.DATAB
aux_q_R[3] => LessThan2.IN29
aux_q_R[3] => LessThan3.IN13
aux_q_R[3] => data_U_reg.DATAB
aux_q_R[4] => LessThan2.IN28
aux_q_R[4] => LessThan3.IN12
aux_q_R[4] => data_U_reg.DATAB
aux_q_R[5] => LessThan2.IN27
aux_q_R[5] => LessThan3.IN11
aux_q_R[5] => data_U_reg.DATAB
aux_q_R[6] => LessThan2.IN26
aux_q_R[6] => LessThan3.IN10
aux_q_R[6] => data_U_reg.DATAB
aux_q_R[7] => LessThan2.IN25
aux_q_R[7] => LessThan3.IN9
aux_q_R[7] => data_U_reg.DATAB
aux_q_R[8] => LessThan2.IN24
aux_q_R[8] => LessThan3.IN8
aux_q_R[8] => data_U_reg.DATAB
aux_q_R[9] => LessThan2.IN23
aux_q_R[9] => LessThan3.IN7
aux_q_R[9] => data_U_reg.DATAB
aux_q_R[10] => LessThan2.IN22
aux_q_R[10] => LessThan3.IN6
aux_q_R[10] => data_U_reg.DATAB
aux_q_R[11] => LessThan2.IN21
aux_q_R[11] => LessThan3.IN5
aux_q_R[11] => data_U_reg.DATAB
aux_q_R[12] => LessThan2.IN20
aux_q_R[12] => LessThan3.IN4
aux_q_R[12] => data_U_reg.DATAB
aux_q_R[13] => LessThan2.IN19
aux_q_R[13] => LessThan3.IN3
aux_q_R[13] => data_U_reg.DATAB
aux_q_R[14] => LessThan2.IN18
aux_q_R[14] => LessThan3.IN2
aux_q_R[14] => data_U_reg.DATAB
aux_q_R[15] => LessThan2.IN17
aux_q_R[15] => LessThan3.IN1
aux_q_R[15] => data_U_reg.DATAB
data_L[0] <= data_L_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_L[1] <= data_L_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_L[2] <= data_L_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_L[3] <= data_L_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_L[4] <= data_L_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_L[5] <= data_L_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_L[6] <= data_L_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_L[7] <= data_L_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_L[8] <= data_L_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_L[9] <= data_L_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_L[10] <= data_L_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_L[11] <= data_L_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_L[12] <= data_L_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_L[13] <= data_L_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_L[14] <= data_L_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_L[15] <= data_L_reg[15].DB_MAX_OUTPUT_PORT_TYPE
addr_L[0] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[1] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[2] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
wren_L <= wren_L_reg.DB_MAX_OUTPUT_PORT_TYPE
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => wren_U_reg.OUTPUTSELECT
initialize => wren_L_reg.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => Selector0.IN3
initialize => SM_sorting.DATAB
update_out <= update_out_reg.DB_MAX_OUTPUT_PORT_TYPE
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
address_updated_out[0] <= addr_L_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[1] <= address_updated_out.DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[2] <= address_updated_out.DB_MAX_OUTPUT_PORT_TYPE
address_updated_in[0] => addr_U_reg.DATAB
address_updated_in[0] => addr_L_reg.DATAB
address_updated_in[0] => Selector18.IN3
address_updated_in[0] => Selector38.IN3
address_updated_in[0] => addr_L.DATAB
address_updated_in[0] => addr_L.DATAB
address_updated_in[1] => addr_U_reg.DATAB
address_updated_in[1] => addr_L_reg.DATAB
address_updated_in[1] => Selector17.IN3
address_updated_in[1] => Add1.IN2
address_updated_in[1] => addr_L.DATAB


|heapsort|RAM_2_port_gen:RAM_LEVEL_3
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|heapsort|RAM_2_port_gen:RAM_LEVEL_3|altsyncram:altsyncram_component
wren_a => altsyncram_88h2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_88h2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_88h2:auto_generated.data_a[0]
data_a[1] => altsyncram_88h2:auto_generated.data_a[1]
data_a[2] => altsyncram_88h2:auto_generated.data_a[2]
data_a[3] => altsyncram_88h2:auto_generated.data_a[3]
data_a[4] => altsyncram_88h2:auto_generated.data_a[4]
data_a[5] => altsyncram_88h2:auto_generated.data_a[5]
data_a[6] => altsyncram_88h2:auto_generated.data_a[6]
data_a[7] => altsyncram_88h2:auto_generated.data_a[7]
data_a[8] => altsyncram_88h2:auto_generated.data_a[8]
data_a[9] => altsyncram_88h2:auto_generated.data_a[9]
data_a[10] => altsyncram_88h2:auto_generated.data_a[10]
data_a[11] => altsyncram_88h2:auto_generated.data_a[11]
data_a[12] => altsyncram_88h2:auto_generated.data_a[12]
data_a[13] => altsyncram_88h2:auto_generated.data_a[13]
data_a[14] => altsyncram_88h2:auto_generated.data_a[14]
data_a[15] => altsyncram_88h2:auto_generated.data_a[15]
data_b[0] => altsyncram_88h2:auto_generated.data_b[0]
data_b[1] => altsyncram_88h2:auto_generated.data_b[1]
data_b[2] => altsyncram_88h2:auto_generated.data_b[2]
data_b[3] => altsyncram_88h2:auto_generated.data_b[3]
data_b[4] => altsyncram_88h2:auto_generated.data_b[4]
data_b[5] => altsyncram_88h2:auto_generated.data_b[5]
data_b[6] => altsyncram_88h2:auto_generated.data_b[6]
data_b[7] => altsyncram_88h2:auto_generated.data_b[7]
data_b[8] => altsyncram_88h2:auto_generated.data_b[8]
data_b[9] => altsyncram_88h2:auto_generated.data_b[9]
data_b[10] => altsyncram_88h2:auto_generated.data_b[10]
data_b[11] => altsyncram_88h2:auto_generated.data_b[11]
data_b[12] => altsyncram_88h2:auto_generated.data_b[12]
data_b[13] => altsyncram_88h2:auto_generated.data_b[13]
data_b[14] => altsyncram_88h2:auto_generated.data_b[14]
data_b[15] => altsyncram_88h2:auto_generated.data_b[15]
address_a[0] => altsyncram_88h2:auto_generated.address_a[0]
address_a[1] => altsyncram_88h2:auto_generated.address_a[1]
address_a[2] => altsyncram_88h2:auto_generated.address_a[2]
address_b[0] => altsyncram_88h2:auto_generated.address_b[0]
address_b[1] => altsyncram_88h2:auto_generated.address_b[1]
address_b[2] => altsyncram_88h2:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_88h2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_88h2:auto_generated.q_a[0]
q_a[1] <= altsyncram_88h2:auto_generated.q_a[1]
q_a[2] <= altsyncram_88h2:auto_generated.q_a[2]
q_a[3] <= altsyncram_88h2:auto_generated.q_a[3]
q_a[4] <= altsyncram_88h2:auto_generated.q_a[4]
q_a[5] <= altsyncram_88h2:auto_generated.q_a[5]
q_a[6] <= altsyncram_88h2:auto_generated.q_a[6]
q_a[7] <= altsyncram_88h2:auto_generated.q_a[7]
q_a[8] <= altsyncram_88h2:auto_generated.q_a[8]
q_a[9] <= altsyncram_88h2:auto_generated.q_a[9]
q_a[10] <= altsyncram_88h2:auto_generated.q_a[10]
q_a[11] <= altsyncram_88h2:auto_generated.q_a[11]
q_a[12] <= altsyncram_88h2:auto_generated.q_a[12]
q_a[13] <= altsyncram_88h2:auto_generated.q_a[13]
q_a[14] <= altsyncram_88h2:auto_generated.q_a[14]
q_a[15] <= altsyncram_88h2:auto_generated.q_a[15]
q_b[0] <= altsyncram_88h2:auto_generated.q_b[0]
q_b[1] <= altsyncram_88h2:auto_generated.q_b[1]
q_b[2] <= altsyncram_88h2:auto_generated.q_b[2]
q_b[3] <= altsyncram_88h2:auto_generated.q_b[3]
q_b[4] <= altsyncram_88h2:auto_generated.q_b[4]
q_b[5] <= altsyncram_88h2:auto_generated.q_b[5]
q_b[6] <= altsyncram_88h2:auto_generated.q_b[6]
q_b[7] <= altsyncram_88h2:auto_generated.q_b[7]
q_b[8] <= altsyncram_88h2:auto_generated.q_b[8]
q_b[9] <= altsyncram_88h2:auto_generated.q_b[9]
q_b[10] <= altsyncram_88h2:auto_generated.q_b[10]
q_b[11] <= altsyncram_88h2:auto_generated.q_b[11]
q_b[12] <= altsyncram_88h2:auto_generated.q_b[12]
q_b[13] <= altsyncram_88h2:auto_generated.q_b[13]
q_b[14] <= altsyncram_88h2:auto_generated.q_b[14]
q_b[15] <= altsyncram_88h2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|heapsort|RAM_2_port_gen:RAM_LEVEL_3|altsyncram:altsyncram_component|altsyncram_88h2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ~NO_FANOUT~
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|heapsort|sorting_node:sorting_node_3
clk => left[0].CLK
clk => left[1].CLK
clk => left[2].CLK
clk => left[3].CLK
clk => left[4].CLK
clk => left[5].CLK
clk => left[6].CLK
clk => left[7].CLK
clk => left[8].CLK
clk => left[9].CLK
clk => left[10].CLK
clk => left[11].CLK
clk => left[12].CLK
clk => left[13].CLK
clk => left[14].CLK
clk => left[15].CLK
clk => swap_LN.CLK
clk => update_out_reg.CLK
clk => counter_clear[0].CLK
clk => counter_clear[1].CLK
clk => counter_clear[2].CLK
clk => counter_clear[3].CLK
clk => wren_L_reg.CLK
clk => addr_L_reg[0].CLK
clk => addr_L_reg[1].CLK
clk => addr_L_reg[2].CLK
clk => addr_L_reg[3].CLK
clk => data_L_reg[0].CLK
clk => data_L_reg[1].CLK
clk => data_L_reg[2].CLK
clk => data_L_reg[3].CLK
clk => data_L_reg[4].CLK
clk => data_L_reg[5].CLK
clk => data_L_reg[6].CLK
clk => data_L_reg[7].CLK
clk => data_L_reg[8].CLK
clk => data_L_reg[9].CLK
clk => data_L_reg[10].CLK
clk => data_L_reg[11].CLK
clk => data_L_reg[12].CLK
clk => data_L_reg[13].CLK
clk => data_L_reg[14].CLK
clk => data_L_reg[15].CLK
clk => wren_U_reg.CLK
clk => addr_U_reg[0].CLK
clk => addr_U_reg[1].CLK
clk => addr_U_reg[2].CLK
clk => data_U_reg[0].CLK
clk => data_U_reg[1].CLK
clk => data_U_reg[2].CLK
clk => data_U_reg[3].CLK
clk => data_U_reg[4].CLK
clk => data_U_reg[5].CLK
clk => data_U_reg[6].CLK
clk => data_U_reg[7].CLK
clk => data_U_reg[8].CLK
clk => data_U_reg[9].CLK
clk => data_U_reg[10].CLK
clk => data_U_reg[11].CLK
clk => data_U_reg[12].CLK
clk => data_U_reg[13].CLK
clk => data_U_reg[14].CLK
clk => data_U_reg[15].CLK
clk => SM_sorting~2.DATAIN
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => wren_U_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => wren_L_reg.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => update_out_reg.OUTPUTSELECT
rst => swap_LN.ENA
rst => left[15].ENA
rst => left[14].ENA
rst => left[13].ENA
rst => left[12].ENA
rst => left[11].ENA
rst => left[10].ENA
rst => left[9].ENA
rst => left[8].ENA
rst => left[7].ENA
rst => left[6].ENA
rst => left[5].ENA
rst => left[4].ENA
rst => left[3].ENA
rst => left[2].ENA
rst => left[1].ENA
rst => left[0].ENA
q_U[0] => ~NO_FANOUT~
q_U[1] => ~NO_FANOUT~
q_U[2] => ~NO_FANOUT~
q_U[3] => ~NO_FANOUT~
q_U[4] => ~NO_FANOUT~
q_U[5] => ~NO_FANOUT~
q_U[6] => ~NO_FANOUT~
q_U[7] => ~NO_FANOUT~
q_U[8] => ~NO_FANOUT~
q_U[9] => ~NO_FANOUT~
q_U[10] => ~NO_FANOUT~
q_U[11] => ~NO_FANOUT~
q_U[12] => ~NO_FANOUT~
q_U[13] => ~NO_FANOUT~
q_U[14] => ~NO_FANOUT~
q_U[15] => ~NO_FANOUT~
aux_q_U[0] => LessThan1.IN16
aux_q_U[0] => LessThan2.IN16
aux_q_U[0] => data_L_reg.DATAB
aux_q_U[0] => data_L_reg.DATAB
aux_q_U[1] => LessThan1.IN15
aux_q_U[1] => LessThan2.IN15
aux_q_U[1] => data_L_reg.DATAB
aux_q_U[1] => data_L_reg.DATAB
aux_q_U[2] => LessThan1.IN14
aux_q_U[2] => LessThan2.IN14
aux_q_U[2] => data_L_reg.DATAB
aux_q_U[2] => data_L_reg.DATAB
aux_q_U[3] => LessThan1.IN13
aux_q_U[3] => LessThan2.IN13
aux_q_U[3] => data_L_reg.DATAB
aux_q_U[3] => data_L_reg.DATAB
aux_q_U[4] => LessThan1.IN12
aux_q_U[4] => LessThan2.IN12
aux_q_U[4] => data_L_reg.DATAB
aux_q_U[4] => data_L_reg.DATAB
aux_q_U[5] => LessThan1.IN11
aux_q_U[5] => LessThan2.IN11
aux_q_U[5] => data_L_reg.DATAB
aux_q_U[5] => data_L_reg.DATAB
aux_q_U[6] => LessThan1.IN10
aux_q_U[6] => LessThan2.IN10
aux_q_U[6] => data_L_reg.DATAB
aux_q_U[6] => data_L_reg.DATAB
aux_q_U[7] => LessThan1.IN9
aux_q_U[7] => LessThan2.IN9
aux_q_U[7] => data_L_reg.DATAB
aux_q_U[7] => data_L_reg.DATAB
aux_q_U[8] => LessThan1.IN8
aux_q_U[8] => LessThan2.IN8
aux_q_U[8] => data_L_reg.DATAB
aux_q_U[8] => data_L_reg.DATAB
aux_q_U[9] => LessThan1.IN7
aux_q_U[9] => LessThan2.IN7
aux_q_U[9] => data_L_reg.DATAB
aux_q_U[9] => data_L_reg.DATAB
aux_q_U[10] => LessThan1.IN6
aux_q_U[10] => LessThan2.IN6
aux_q_U[10] => data_L_reg.DATAB
aux_q_U[10] => data_L_reg.DATAB
aux_q_U[11] => LessThan1.IN5
aux_q_U[11] => LessThan2.IN5
aux_q_U[11] => data_L_reg.DATAB
aux_q_U[11] => data_L_reg.DATAB
aux_q_U[12] => LessThan1.IN4
aux_q_U[12] => LessThan2.IN4
aux_q_U[12] => data_L_reg.DATAB
aux_q_U[12] => data_L_reg.DATAB
aux_q_U[13] => LessThan1.IN3
aux_q_U[13] => LessThan2.IN3
aux_q_U[13] => data_L_reg.DATAB
aux_q_U[13] => data_L_reg.DATAB
aux_q_U[14] => LessThan1.IN2
aux_q_U[14] => LessThan2.IN2
aux_q_U[14] => data_L_reg.DATAB
aux_q_U[14] => data_L_reg.DATAB
aux_q_U[15] => LessThan1.IN1
aux_q_U[15] => LessThan2.IN1
aux_q_U[15] => data_L_reg.DATAB
aux_q_U[15] => data_L_reg.DATAB
data_U[0] <= data_U_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_U[1] <= data_U_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_U[2] <= data_U_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_U[3] <= data_U_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_U[4] <= data_U_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_U[5] <= data_U_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_U[6] <= data_U_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_U[7] <= data_U_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_U[8] <= data_U_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_U[9] <= data_U_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_U[10] <= data_U_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_U[11] <= data_U_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_U[12] <= data_U_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_U[13] <= data_U_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_U[14] <= data_U_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_U[15] <= data_U_reg[15].DB_MAX_OUTPUT_PORT_TYPE
addr_U[0] <= addr_U_reg[0].DB_MAX_OUTPUT_PORT_TYPE
addr_U[1] <= addr_U_reg[1].DB_MAX_OUTPUT_PORT_TYPE
addr_U[2] <= addr_U_reg[2].DB_MAX_OUTPUT_PORT_TYPE
wren_U <= wren_U_reg.DB_MAX_OUTPUT_PORT_TYPE
q_L[0] => ~NO_FANOUT~
q_L[1] => ~NO_FANOUT~
q_L[2] => ~NO_FANOUT~
q_L[3] => ~NO_FANOUT~
q_L[4] => ~NO_FANOUT~
q_L[5] => ~NO_FANOUT~
q_L[6] => ~NO_FANOUT~
q_L[7] => ~NO_FANOUT~
q_L[8] => ~NO_FANOUT~
q_L[9] => ~NO_FANOUT~
q_L[10] => ~NO_FANOUT~
q_L[11] => ~NO_FANOUT~
q_L[12] => ~NO_FANOUT~
q_L[13] => ~NO_FANOUT~
q_L[14] => ~NO_FANOUT~
q_L[15] => ~NO_FANOUT~
aux_q_L[0] => LessThan1.IN32
aux_q_L[0] => left.DATAB
aux_q_L[1] => LessThan1.IN31
aux_q_L[1] => left.DATAB
aux_q_L[2] => LessThan1.IN30
aux_q_L[2] => left.DATAB
aux_q_L[3] => LessThan1.IN29
aux_q_L[3] => left.DATAB
aux_q_L[4] => LessThan1.IN28
aux_q_L[4] => left.DATAB
aux_q_L[5] => LessThan1.IN27
aux_q_L[5] => left.DATAB
aux_q_L[6] => LessThan1.IN26
aux_q_L[6] => left.DATAB
aux_q_L[7] => LessThan1.IN25
aux_q_L[7] => left.DATAB
aux_q_L[8] => LessThan1.IN24
aux_q_L[8] => left.DATAB
aux_q_L[9] => LessThan1.IN23
aux_q_L[9] => left.DATAB
aux_q_L[10] => LessThan1.IN22
aux_q_L[10] => left.DATAB
aux_q_L[11] => LessThan1.IN21
aux_q_L[11] => left.DATAB
aux_q_L[12] => LessThan1.IN20
aux_q_L[12] => left.DATAB
aux_q_L[13] => LessThan1.IN19
aux_q_L[13] => left.DATAB
aux_q_L[14] => LessThan1.IN18
aux_q_L[14] => left.DATAB
aux_q_L[15] => LessThan1.IN17
aux_q_L[15] => left.DATAB
aux_q_R[0] => LessThan2.IN32
aux_q_R[0] => LessThan3.IN16
aux_q_R[0] => data_U_reg.DATAB
aux_q_R[1] => LessThan2.IN31
aux_q_R[1] => LessThan3.IN15
aux_q_R[1] => data_U_reg.DATAB
aux_q_R[2] => LessThan2.IN30
aux_q_R[2] => LessThan3.IN14
aux_q_R[2] => data_U_reg.DATAB
aux_q_R[3] => LessThan2.IN29
aux_q_R[3] => LessThan3.IN13
aux_q_R[3] => data_U_reg.DATAB
aux_q_R[4] => LessThan2.IN28
aux_q_R[4] => LessThan3.IN12
aux_q_R[4] => data_U_reg.DATAB
aux_q_R[5] => LessThan2.IN27
aux_q_R[5] => LessThan3.IN11
aux_q_R[5] => data_U_reg.DATAB
aux_q_R[6] => LessThan2.IN26
aux_q_R[6] => LessThan3.IN10
aux_q_R[6] => data_U_reg.DATAB
aux_q_R[7] => LessThan2.IN25
aux_q_R[7] => LessThan3.IN9
aux_q_R[7] => data_U_reg.DATAB
aux_q_R[8] => LessThan2.IN24
aux_q_R[8] => LessThan3.IN8
aux_q_R[8] => data_U_reg.DATAB
aux_q_R[9] => LessThan2.IN23
aux_q_R[9] => LessThan3.IN7
aux_q_R[9] => data_U_reg.DATAB
aux_q_R[10] => LessThan2.IN22
aux_q_R[10] => LessThan3.IN6
aux_q_R[10] => data_U_reg.DATAB
aux_q_R[11] => LessThan2.IN21
aux_q_R[11] => LessThan3.IN5
aux_q_R[11] => data_U_reg.DATAB
aux_q_R[12] => LessThan2.IN20
aux_q_R[12] => LessThan3.IN4
aux_q_R[12] => data_U_reg.DATAB
aux_q_R[13] => LessThan2.IN19
aux_q_R[13] => LessThan3.IN3
aux_q_R[13] => data_U_reg.DATAB
aux_q_R[14] => LessThan2.IN18
aux_q_R[14] => LessThan3.IN2
aux_q_R[14] => data_U_reg.DATAB
aux_q_R[15] => LessThan2.IN17
aux_q_R[15] => LessThan3.IN1
aux_q_R[15] => data_U_reg.DATAB
data_L[0] <= data_L_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_L[1] <= data_L_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_L[2] <= data_L_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_L[3] <= data_L_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_L[4] <= data_L_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_L[5] <= data_L_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_L[6] <= data_L_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_L[7] <= data_L_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_L[8] <= data_L_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_L[9] <= data_L_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_L[10] <= data_L_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_L[11] <= data_L_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_L[12] <= data_L_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_L[13] <= data_L_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_L[14] <= data_L_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_L[15] <= data_L_reg[15].DB_MAX_OUTPUT_PORT_TYPE
addr_L[0] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[1] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[2] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[3] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
wren_L <= wren_L_reg.DB_MAX_OUTPUT_PORT_TYPE
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => wren_U_reg.OUTPUTSELECT
initialize => wren_L_reg.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => Selector0.IN3
initialize => SM_sorting.DATAB
update_out <= update_out_reg.DB_MAX_OUTPUT_PORT_TYPE
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
address_updated_out[0] <= addr_L_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[1] <= addr_L_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[2] <= address_updated_out.DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[3] <= address_updated_out.DB_MAX_OUTPUT_PORT_TYPE
address_updated_in[0] => addr_U_reg.DATAB
address_updated_in[0] => addr_L_reg.DATAB
address_updated_in[0] => Selector19.IN3
address_updated_in[0] => Selector40.IN3
address_updated_in[0] => addr_L.DATAB
address_updated_in[0] => addr_L.DATAB
address_updated_in[1] => addr_U_reg.DATAB
address_updated_in[1] => addr_L_reg.DATAB
address_updated_in[1] => Selector18.IN3
address_updated_in[1] => Selector39.IN3
address_updated_in[1] => addr_L.DATAB
address_updated_in[1] => addr_L.DATAB
address_updated_in[2] => addr_U_reg.DATAB
address_updated_in[2] => addr_L_reg.DATAB
address_updated_in[2] => Selector17.IN3
address_updated_in[2] => Add1.IN2
address_updated_in[2] => addr_L.DATAB


|heapsort|RAM_2_port_gen:RAM_LEVEL_4
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|heapsort|RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component
wren_a => altsyncram_i8h2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_i8h2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i8h2:auto_generated.data_a[0]
data_a[1] => altsyncram_i8h2:auto_generated.data_a[1]
data_a[2] => altsyncram_i8h2:auto_generated.data_a[2]
data_a[3] => altsyncram_i8h2:auto_generated.data_a[3]
data_a[4] => altsyncram_i8h2:auto_generated.data_a[4]
data_a[5] => altsyncram_i8h2:auto_generated.data_a[5]
data_a[6] => altsyncram_i8h2:auto_generated.data_a[6]
data_a[7] => altsyncram_i8h2:auto_generated.data_a[7]
data_a[8] => altsyncram_i8h2:auto_generated.data_a[8]
data_a[9] => altsyncram_i8h2:auto_generated.data_a[9]
data_a[10] => altsyncram_i8h2:auto_generated.data_a[10]
data_a[11] => altsyncram_i8h2:auto_generated.data_a[11]
data_a[12] => altsyncram_i8h2:auto_generated.data_a[12]
data_a[13] => altsyncram_i8h2:auto_generated.data_a[13]
data_a[14] => altsyncram_i8h2:auto_generated.data_a[14]
data_a[15] => altsyncram_i8h2:auto_generated.data_a[15]
data_b[0] => altsyncram_i8h2:auto_generated.data_b[0]
data_b[1] => altsyncram_i8h2:auto_generated.data_b[1]
data_b[2] => altsyncram_i8h2:auto_generated.data_b[2]
data_b[3] => altsyncram_i8h2:auto_generated.data_b[3]
data_b[4] => altsyncram_i8h2:auto_generated.data_b[4]
data_b[5] => altsyncram_i8h2:auto_generated.data_b[5]
data_b[6] => altsyncram_i8h2:auto_generated.data_b[6]
data_b[7] => altsyncram_i8h2:auto_generated.data_b[7]
data_b[8] => altsyncram_i8h2:auto_generated.data_b[8]
data_b[9] => altsyncram_i8h2:auto_generated.data_b[9]
data_b[10] => altsyncram_i8h2:auto_generated.data_b[10]
data_b[11] => altsyncram_i8h2:auto_generated.data_b[11]
data_b[12] => altsyncram_i8h2:auto_generated.data_b[12]
data_b[13] => altsyncram_i8h2:auto_generated.data_b[13]
data_b[14] => altsyncram_i8h2:auto_generated.data_b[14]
data_b[15] => altsyncram_i8h2:auto_generated.data_b[15]
address_a[0] => altsyncram_i8h2:auto_generated.address_a[0]
address_a[1] => altsyncram_i8h2:auto_generated.address_a[1]
address_a[2] => altsyncram_i8h2:auto_generated.address_a[2]
address_a[3] => altsyncram_i8h2:auto_generated.address_a[3]
address_b[0] => altsyncram_i8h2:auto_generated.address_b[0]
address_b[1] => altsyncram_i8h2:auto_generated.address_b[1]
address_b[2] => altsyncram_i8h2:auto_generated.address_b[2]
address_b[3] => altsyncram_i8h2:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i8h2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_i8h2:auto_generated.q_a[0]
q_a[1] <= altsyncram_i8h2:auto_generated.q_a[1]
q_a[2] <= altsyncram_i8h2:auto_generated.q_a[2]
q_a[3] <= altsyncram_i8h2:auto_generated.q_a[3]
q_a[4] <= altsyncram_i8h2:auto_generated.q_a[4]
q_a[5] <= altsyncram_i8h2:auto_generated.q_a[5]
q_a[6] <= altsyncram_i8h2:auto_generated.q_a[6]
q_a[7] <= altsyncram_i8h2:auto_generated.q_a[7]
q_a[8] <= altsyncram_i8h2:auto_generated.q_a[8]
q_a[9] <= altsyncram_i8h2:auto_generated.q_a[9]
q_a[10] <= altsyncram_i8h2:auto_generated.q_a[10]
q_a[11] <= altsyncram_i8h2:auto_generated.q_a[11]
q_a[12] <= altsyncram_i8h2:auto_generated.q_a[12]
q_a[13] <= altsyncram_i8h2:auto_generated.q_a[13]
q_a[14] <= altsyncram_i8h2:auto_generated.q_a[14]
q_a[15] <= altsyncram_i8h2:auto_generated.q_a[15]
q_b[0] <= altsyncram_i8h2:auto_generated.q_b[0]
q_b[1] <= altsyncram_i8h2:auto_generated.q_b[1]
q_b[2] <= altsyncram_i8h2:auto_generated.q_b[2]
q_b[3] <= altsyncram_i8h2:auto_generated.q_b[3]
q_b[4] <= altsyncram_i8h2:auto_generated.q_b[4]
q_b[5] <= altsyncram_i8h2:auto_generated.q_b[5]
q_b[6] <= altsyncram_i8h2:auto_generated.q_b[6]
q_b[7] <= altsyncram_i8h2:auto_generated.q_b[7]
q_b[8] <= altsyncram_i8h2:auto_generated.q_b[8]
q_b[9] <= altsyncram_i8h2:auto_generated.q_b[9]
q_b[10] <= altsyncram_i8h2:auto_generated.q_b[10]
q_b[11] <= altsyncram_i8h2:auto_generated.q_b[11]
q_b[12] <= altsyncram_i8h2:auto_generated.q_b[12]
q_b[13] <= altsyncram_i8h2:auto_generated.q_b[13]
q_b[14] <= altsyncram_i8h2:auto_generated.q_b[14]
q_b[15] <= altsyncram_i8h2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|heapsort|RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component|altsyncram_i8h2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ~NO_FANOUT~
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|heapsort|sorting_node:sorting_node_4
clk => left[0].CLK
clk => left[1].CLK
clk => left[2].CLK
clk => left[3].CLK
clk => left[4].CLK
clk => left[5].CLK
clk => left[6].CLK
clk => left[7].CLK
clk => left[8].CLK
clk => left[9].CLK
clk => left[10].CLK
clk => left[11].CLK
clk => left[12].CLK
clk => left[13].CLK
clk => left[14].CLK
clk => left[15].CLK
clk => swap_LN.CLK
clk => update_out_reg.CLK
clk => counter_clear[0].CLK
clk => counter_clear[1].CLK
clk => counter_clear[2].CLK
clk => counter_clear[3].CLK
clk => counter_clear[4].CLK
clk => wren_L_reg.CLK
clk => addr_L_reg[0].CLK
clk => addr_L_reg[1].CLK
clk => addr_L_reg[2].CLK
clk => addr_L_reg[3].CLK
clk => addr_L_reg[4].CLK
clk => data_L_reg[0].CLK
clk => data_L_reg[1].CLK
clk => data_L_reg[2].CLK
clk => data_L_reg[3].CLK
clk => data_L_reg[4].CLK
clk => data_L_reg[5].CLK
clk => data_L_reg[6].CLK
clk => data_L_reg[7].CLK
clk => data_L_reg[8].CLK
clk => data_L_reg[9].CLK
clk => data_L_reg[10].CLK
clk => data_L_reg[11].CLK
clk => data_L_reg[12].CLK
clk => data_L_reg[13].CLK
clk => data_L_reg[14].CLK
clk => data_L_reg[15].CLK
clk => wren_U_reg.CLK
clk => addr_U_reg[0].CLK
clk => addr_U_reg[1].CLK
clk => addr_U_reg[2].CLK
clk => addr_U_reg[3].CLK
clk => data_U_reg[0].CLK
clk => data_U_reg[1].CLK
clk => data_U_reg[2].CLK
clk => data_U_reg[3].CLK
clk => data_U_reg[4].CLK
clk => data_U_reg[5].CLK
clk => data_U_reg[6].CLK
clk => data_U_reg[7].CLK
clk => data_U_reg[8].CLK
clk => data_U_reg[9].CLK
clk => data_U_reg[10].CLK
clk => data_U_reg[11].CLK
clk => data_U_reg[12].CLK
clk => data_U_reg[13].CLK
clk => data_U_reg[14].CLK
clk => data_U_reg[15].CLK
clk => SM_sorting~2.DATAIN
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => wren_U_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => wren_L_reg.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => update_out_reg.OUTPUTSELECT
rst => swap_LN.ENA
rst => left[15].ENA
rst => left[14].ENA
rst => left[13].ENA
rst => left[12].ENA
rst => left[11].ENA
rst => left[10].ENA
rst => left[9].ENA
rst => left[8].ENA
rst => left[7].ENA
rst => left[6].ENA
rst => left[5].ENA
rst => left[4].ENA
rst => left[3].ENA
rst => left[2].ENA
rst => left[1].ENA
rst => left[0].ENA
q_U[0] => ~NO_FANOUT~
q_U[1] => ~NO_FANOUT~
q_U[2] => ~NO_FANOUT~
q_U[3] => ~NO_FANOUT~
q_U[4] => ~NO_FANOUT~
q_U[5] => ~NO_FANOUT~
q_U[6] => ~NO_FANOUT~
q_U[7] => ~NO_FANOUT~
q_U[8] => ~NO_FANOUT~
q_U[9] => ~NO_FANOUT~
q_U[10] => ~NO_FANOUT~
q_U[11] => ~NO_FANOUT~
q_U[12] => ~NO_FANOUT~
q_U[13] => ~NO_FANOUT~
q_U[14] => ~NO_FANOUT~
q_U[15] => ~NO_FANOUT~
aux_q_U[0] => LessThan1.IN16
aux_q_U[0] => LessThan2.IN16
aux_q_U[0] => data_L_reg.DATAB
aux_q_U[0] => data_L_reg.DATAB
aux_q_U[1] => LessThan1.IN15
aux_q_U[1] => LessThan2.IN15
aux_q_U[1] => data_L_reg.DATAB
aux_q_U[1] => data_L_reg.DATAB
aux_q_U[2] => LessThan1.IN14
aux_q_U[2] => LessThan2.IN14
aux_q_U[2] => data_L_reg.DATAB
aux_q_U[2] => data_L_reg.DATAB
aux_q_U[3] => LessThan1.IN13
aux_q_U[3] => LessThan2.IN13
aux_q_U[3] => data_L_reg.DATAB
aux_q_U[3] => data_L_reg.DATAB
aux_q_U[4] => LessThan1.IN12
aux_q_U[4] => LessThan2.IN12
aux_q_U[4] => data_L_reg.DATAB
aux_q_U[4] => data_L_reg.DATAB
aux_q_U[5] => LessThan1.IN11
aux_q_U[5] => LessThan2.IN11
aux_q_U[5] => data_L_reg.DATAB
aux_q_U[5] => data_L_reg.DATAB
aux_q_U[6] => LessThan1.IN10
aux_q_U[6] => LessThan2.IN10
aux_q_U[6] => data_L_reg.DATAB
aux_q_U[6] => data_L_reg.DATAB
aux_q_U[7] => LessThan1.IN9
aux_q_U[7] => LessThan2.IN9
aux_q_U[7] => data_L_reg.DATAB
aux_q_U[7] => data_L_reg.DATAB
aux_q_U[8] => LessThan1.IN8
aux_q_U[8] => LessThan2.IN8
aux_q_U[8] => data_L_reg.DATAB
aux_q_U[8] => data_L_reg.DATAB
aux_q_U[9] => LessThan1.IN7
aux_q_U[9] => LessThan2.IN7
aux_q_U[9] => data_L_reg.DATAB
aux_q_U[9] => data_L_reg.DATAB
aux_q_U[10] => LessThan1.IN6
aux_q_U[10] => LessThan2.IN6
aux_q_U[10] => data_L_reg.DATAB
aux_q_U[10] => data_L_reg.DATAB
aux_q_U[11] => LessThan1.IN5
aux_q_U[11] => LessThan2.IN5
aux_q_U[11] => data_L_reg.DATAB
aux_q_U[11] => data_L_reg.DATAB
aux_q_U[12] => LessThan1.IN4
aux_q_U[12] => LessThan2.IN4
aux_q_U[12] => data_L_reg.DATAB
aux_q_U[12] => data_L_reg.DATAB
aux_q_U[13] => LessThan1.IN3
aux_q_U[13] => LessThan2.IN3
aux_q_U[13] => data_L_reg.DATAB
aux_q_U[13] => data_L_reg.DATAB
aux_q_U[14] => LessThan1.IN2
aux_q_U[14] => LessThan2.IN2
aux_q_U[14] => data_L_reg.DATAB
aux_q_U[14] => data_L_reg.DATAB
aux_q_U[15] => LessThan1.IN1
aux_q_U[15] => LessThan2.IN1
aux_q_U[15] => data_L_reg.DATAB
aux_q_U[15] => data_L_reg.DATAB
data_U[0] <= data_U_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_U[1] <= data_U_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_U[2] <= data_U_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_U[3] <= data_U_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_U[4] <= data_U_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_U[5] <= data_U_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_U[6] <= data_U_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_U[7] <= data_U_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_U[8] <= data_U_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_U[9] <= data_U_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_U[10] <= data_U_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_U[11] <= data_U_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_U[12] <= data_U_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_U[13] <= data_U_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_U[14] <= data_U_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_U[15] <= data_U_reg[15].DB_MAX_OUTPUT_PORT_TYPE
addr_U[0] <= addr_U_reg[0].DB_MAX_OUTPUT_PORT_TYPE
addr_U[1] <= addr_U_reg[1].DB_MAX_OUTPUT_PORT_TYPE
addr_U[2] <= addr_U_reg[2].DB_MAX_OUTPUT_PORT_TYPE
addr_U[3] <= addr_U_reg[3].DB_MAX_OUTPUT_PORT_TYPE
wren_U <= wren_U_reg.DB_MAX_OUTPUT_PORT_TYPE
q_L[0] => ~NO_FANOUT~
q_L[1] => ~NO_FANOUT~
q_L[2] => ~NO_FANOUT~
q_L[3] => ~NO_FANOUT~
q_L[4] => ~NO_FANOUT~
q_L[5] => ~NO_FANOUT~
q_L[6] => ~NO_FANOUT~
q_L[7] => ~NO_FANOUT~
q_L[8] => ~NO_FANOUT~
q_L[9] => ~NO_FANOUT~
q_L[10] => ~NO_FANOUT~
q_L[11] => ~NO_FANOUT~
q_L[12] => ~NO_FANOUT~
q_L[13] => ~NO_FANOUT~
q_L[14] => ~NO_FANOUT~
q_L[15] => ~NO_FANOUT~
aux_q_L[0] => LessThan1.IN32
aux_q_L[0] => left.DATAB
aux_q_L[1] => LessThan1.IN31
aux_q_L[1] => left.DATAB
aux_q_L[2] => LessThan1.IN30
aux_q_L[2] => left.DATAB
aux_q_L[3] => LessThan1.IN29
aux_q_L[3] => left.DATAB
aux_q_L[4] => LessThan1.IN28
aux_q_L[4] => left.DATAB
aux_q_L[5] => LessThan1.IN27
aux_q_L[5] => left.DATAB
aux_q_L[6] => LessThan1.IN26
aux_q_L[6] => left.DATAB
aux_q_L[7] => LessThan1.IN25
aux_q_L[7] => left.DATAB
aux_q_L[8] => LessThan1.IN24
aux_q_L[8] => left.DATAB
aux_q_L[9] => LessThan1.IN23
aux_q_L[9] => left.DATAB
aux_q_L[10] => LessThan1.IN22
aux_q_L[10] => left.DATAB
aux_q_L[11] => LessThan1.IN21
aux_q_L[11] => left.DATAB
aux_q_L[12] => LessThan1.IN20
aux_q_L[12] => left.DATAB
aux_q_L[13] => LessThan1.IN19
aux_q_L[13] => left.DATAB
aux_q_L[14] => LessThan1.IN18
aux_q_L[14] => left.DATAB
aux_q_L[15] => LessThan1.IN17
aux_q_L[15] => left.DATAB
aux_q_R[0] => LessThan2.IN32
aux_q_R[0] => LessThan3.IN16
aux_q_R[0] => data_U_reg.DATAB
aux_q_R[1] => LessThan2.IN31
aux_q_R[1] => LessThan3.IN15
aux_q_R[1] => data_U_reg.DATAB
aux_q_R[2] => LessThan2.IN30
aux_q_R[2] => LessThan3.IN14
aux_q_R[2] => data_U_reg.DATAB
aux_q_R[3] => LessThan2.IN29
aux_q_R[3] => LessThan3.IN13
aux_q_R[3] => data_U_reg.DATAB
aux_q_R[4] => LessThan2.IN28
aux_q_R[4] => LessThan3.IN12
aux_q_R[4] => data_U_reg.DATAB
aux_q_R[5] => LessThan2.IN27
aux_q_R[5] => LessThan3.IN11
aux_q_R[5] => data_U_reg.DATAB
aux_q_R[6] => LessThan2.IN26
aux_q_R[6] => LessThan3.IN10
aux_q_R[6] => data_U_reg.DATAB
aux_q_R[7] => LessThan2.IN25
aux_q_R[7] => LessThan3.IN9
aux_q_R[7] => data_U_reg.DATAB
aux_q_R[8] => LessThan2.IN24
aux_q_R[8] => LessThan3.IN8
aux_q_R[8] => data_U_reg.DATAB
aux_q_R[9] => LessThan2.IN23
aux_q_R[9] => LessThan3.IN7
aux_q_R[9] => data_U_reg.DATAB
aux_q_R[10] => LessThan2.IN22
aux_q_R[10] => LessThan3.IN6
aux_q_R[10] => data_U_reg.DATAB
aux_q_R[11] => LessThan2.IN21
aux_q_R[11] => LessThan3.IN5
aux_q_R[11] => data_U_reg.DATAB
aux_q_R[12] => LessThan2.IN20
aux_q_R[12] => LessThan3.IN4
aux_q_R[12] => data_U_reg.DATAB
aux_q_R[13] => LessThan2.IN19
aux_q_R[13] => LessThan3.IN3
aux_q_R[13] => data_U_reg.DATAB
aux_q_R[14] => LessThan2.IN18
aux_q_R[14] => LessThan3.IN2
aux_q_R[14] => data_U_reg.DATAB
aux_q_R[15] => LessThan2.IN17
aux_q_R[15] => LessThan3.IN1
aux_q_R[15] => data_U_reg.DATAB
data_L[0] <= data_L_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_L[1] <= data_L_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_L[2] <= data_L_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_L[3] <= data_L_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_L[4] <= data_L_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_L[5] <= data_L_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_L[6] <= data_L_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_L[7] <= data_L_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_L[8] <= data_L_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_L[9] <= data_L_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_L[10] <= data_L_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_L[11] <= data_L_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_L[12] <= data_L_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_L[13] <= data_L_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_L[14] <= data_L_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_L[15] <= data_L_reg[15].DB_MAX_OUTPUT_PORT_TYPE
addr_L[0] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[1] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[2] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[3] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[4] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
wren_L <= wren_L_reg.DB_MAX_OUTPUT_PORT_TYPE
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => wren_U_reg.OUTPUTSELECT
initialize => wren_L_reg.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => Selector0.IN3
initialize => SM_sorting.DATAB
update_out <= update_out_reg.DB_MAX_OUTPUT_PORT_TYPE
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
address_updated_out[0] <= addr_L_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[1] <= addr_L_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[2] <= addr_L_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[3] <= address_updated_out.DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[4] <= address_updated_out.DB_MAX_OUTPUT_PORT_TYPE
address_updated_in[0] => addr_U_reg.DATAB
address_updated_in[0] => addr_L_reg.DATAB
address_updated_in[0] => Selector20.IN3
address_updated_in[0] => Selector42.IN3
address_updated_in[0] => addr_L.DATAB
address_updated_in[0] => addr_L.DATAB
address_updated_in[1] => addr_U_reg.DATAB
address_updated_in[1] => addr_L_reg.DATAB
address_updated_in[1] => Selector19.IN3
address_updated_in[1] => Selector41.IN3
address_updated_in[1] => addr_L.DATAB
address_updated_in[1] => addr_L.DATAB
address_updated_in[2] => addr_U_reg.DATAB
address_updated_in[2] => addr_L_reg.DATAB
address_updated_in[2] => Selector18.IN3
address_updated_in[2] => Selector40.IN3
address_updated_in[2] => addr_L.DATAB
address_updated_in[2] => addr_L.DATAB
address_updated_in[3] => addr_U_reg.DATAB
address_updated_in[3] => addr_L_reg.DATAB
address_updated_in[3] => Selector17.IN3
address_updated_in[3] => Add1.IN2
address_updated_in[3] => addr_L.DATAB


|heapsort|RAM_2_port_gen:RAM_LEVEL_5
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|heapsort|RAM_2_port_gen:RAM_LEVEL_5|altsyncram:altsyncram_component
wren_a => altsyncram_ibh2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_ibh2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ibh2:auto_generated.data_a[0]
data_a[1] => altsyncram_ibh2:auto_generated.data_a[1]
data_a[2] => altsyncram_ibh2:auto_generated.data_a[2]
data_a[3] => altsyncram_ibh2:auto_generated.data_a[3]
data_a[4] => altsyncram_ibh2:auto_generated.data_a[4]
data_a[5] => altsyncram_ibh2:auto_generated.data_a[5]
data_a[6] => altsyncram_ibh2:auto_generated.data_a[6]
data_a[7] => altsyncram_ibh2:auto_generated.data_a[7]
data_a[8] => altsyncram_ibh2:auto_generated.data_a[8]
data_a[9] => altsyncram_ibh2:auto_generated.data_a[9]
data_a[10] => altsyncram_ibh2:auto_generated.data_a[10]
data_a[11] => altsyncram_ibh2:auto_generated.data_a[11]
data_a[12] => altsyncram_ibh2:auto_generated.data_a[12]
data_a[13] => altsyncram_ibh2:auto_generated.data_a[13]
data_a[14] => altsyncram_ibh2:auto_generated.data_a[14]
data_a[15] => altsyncram_ibh2:auto_generated.data_a[15]
data_b[0] => altsyncram_ibh2:auto_generated.data_b[0]
data_b[1] => altsyncram_ibh2:auto_generated.data_b[1]
data_b[2] => altsyncram_ibh2:auto_generated.data_b[2]
data_b[3] => altsyncram_ibh2:auto_generated.data_b[3]
data_b[4] => altsyncram_ibh2:auto_generated.data_b[4]
data_b[5] => altsyncram_ibh2:auto_generated.data_b[5]
data_b[6] => altsyncram_ibh2:auto_generated.data_b[6]
data_b[7] => altsyncram_ibh2:auto_generated.data_b[7]
data_b[8] => altsyncram_ibh2:auto_generated.data_b[8]
data_b[9] => altsyncram_ibh2:auto_generated.data_b[9]
data_b[10] => altsyncram_ibh2:auto_generated.data_b[10]
data_b[11] => altsyncram_ibh2:auto_generated.data_b[11]
data_b[12] => altsyncram_ibh2:auto_generated.data_b[12]
data_b[13] => altsyncram_ibh2:auto_generated.data_b[13]
data_b[14] => altsyncram_ibh2:auto_generated.data_b[14]
data_b[15] => altsyncram_ibh2:auto_generated.data_b[15]
address_a[0] => altsyncram_ibh2:auto_generated.address_a[0]
address_a[1] => altsyncram_ibh2:auto_generated.address_a[1]
address_a[2] => altsyncram_ibh2:auto_generated.address_a[2]
address_a[3] => altsyncram_ibh2:auto_generated.address_a[3]
address_a[4] => altsyncram_ibh2:auto_generated.address_a[4]
address_b[0] => altsyncram_ibh2:auto_generated.address_b[0]
address_b[1] => altsyncram_ibh2:auto_generated.address_b[1]
address_b[2] => altsyncram_ibh2:auto_generated.address_b[2]
address_b[3] => altsyncram_ibh2:auto_generated.address_b[3]
address_b[4] => altsyncram_ibh2:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ibh2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ibh2:auto_generated.q_a[0]
q_a[1] <= altsyncram_ibh2:auto_generated.q_a[1]
q_a[2] <= altsyncram_ibh2:auto_generated.q_a[2]
q_a[3] <= altsyncram_ibh2:auto_generated.q_a[3]
q_a[4] <= altsyncram_ibh2:auto_generated.q_a[4]
q_a[5] <= altsyncram_ibh2:auto_generated.q_a[5]
q_a[6] <= altsyncram_ibh2:auto_generated.q_a[6]
q_a[7] <= altsyncram_ibh2:auto_generated.q_a[7]
q_a[8] <= altsyncram_ibh2:auto_generated.q_a[8]
q_a[9] <= altsyncram_ibh2:auto_generated.q_a[9]
q_a[10] <= altsyncram_ibh2:auto_generated.q_a[10]
q_a[11] <= altsyncram_ibh2:auto_generated.q_a[11]
q_a[12] <= altsyncram_ibh2:auto_generated.q_a[12]
q_a[13] <= altsyncram_ibh2:auto_generated.q_a[13]
q_a[14] <= altsyncram_ibh2:auto_generated.q_a[14]
q_a[15] <= altsyncram_ibh2:auto_generated.q_a[15]
q_b[0] <= altsyncram_ibh2:auto_generated.q_b[0]
q_b[1] <= altsyncram_ibh2:auto_generated.q_b[1]
q_b[2] <= altsyncram_ibh2:auto_generated.q_b[2]
q_b[3] <= altsyncram_ibh2:auto_generated.q_b[3]
q_b[4] <= altsyncram_ibh2:auto_generated.q_b[4]
q_b[5] <= altsyncram_ibh2:auto_generated.q_b[5]
q_b[6] <= altsyncram_ibh2:auto_generated.q_b[6]
q_b[7] <= altsyncram_ibh2:auto_generated.q_b[7]
q_b[8] <= altsyncram_ibh2:auto_generated.q_b[8]
q_b[9] <= altsyncram_ibh2:auto_generated.q_b[9]
q_b[10] <= altsyncram_ibh2:auto_generated.q_b[10]
q_b[11] <= altsyncram_ibh2:auto_generated.q_b[11]
q_b[12] <= altsyncram_ibh2:auto_generated.q_b[12]
q_b[13] <= altsyncram_ibh2:auto_generated.q_b[13]
q_b[14] <= altsyncram_ibh2:auto_generated.q_b[14]
q_b[15] <= altsyncram_ibh2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|heapsort|RAM_2_port_gen:RAM_LEVEL_5|altsyncram:altsyncram_component|altsyncram_ibh2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ~NO_FANOUT~
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|heapsort|sorting_node:sorting_node_5
clk => left[0].CLK
clk => left[1].CLK
clk => left[2].CLK
clk => left[3].CLK
clk => left[4].CLK
clk => left[5].CLK
clk => left[6].CLK
clk => left[7].CLK
clk => left[8].CLK
clk => left[9].CLK
clk => left[10].CLK
clk => left[11].CLK
clk => left[12].CLK
clk => left[13].CLK
clk => left[14].CLK
clk => left[15].CLK
clk => swap_LN.CLK
clk => update_out_reg.CLK
clk => counter_clear[0].CLK
clk => counter_clear[1].CLK
clk => counter_clear[2].CLK
clk => counter_clear[3].CLK
clk => counter_clear[4].CLK
clk => counter_clear[5].CLK
clk => wren_L_reg.CLK
clk => addr_L_reg[0].CLK
clk => addr_L_reg[1].CLK
clk => addr_L_reg[2].CLK
clk => addr_L_reg[3].CLK
clk => addr_L_reg[4].CLK
clk => addr_L_reg[5].CLK
clk => data_L_reg[0].CLK
clk => data_L_reg[1].CLK
clk => data_L_reg[2].CLK
clk => data_L_reg[3].CLK
clk => data_L_reg[4].CLK
clk => data_L_reg[5].CLK
clk => data_L_reg[6].CLK
clk => data_L_reg[7].CLK
clk => data_L_reg[8].CLK
clk => data_L_reg[9].CLK
clk => data_L_reg[10].CLK
clk => data_L_reg[11].CLK
clk => data_L_reg[12].CLK
clk => data_L_reg[13].CLK
clk => data_L_reg[14].CLK
clk => data_L_reg[15].CLK
clk => wren_U_reg.CLK
clk => addr_U_reg[0].CLK
clk => addr_U_reg[1].CLK
clk => addr_U_reg[2].CLK
clk => addr_U_reg[3].CLK
clk => addr_U_reg[4].CLK
clk => data_U_reg[0].CLK
clk => data_U_reg[1].CLK
clk => data_U_reg[2].CLK
clk => data_U_reg[3].CLK
clk => data_U_reg[4].CLK
clk => data_U_reg[5].CLK
clk => data_U_reg[6].CLK
clk => data_U_reg[7].CLK
clk => data_U_reg[8].CLK
clk => data_U_reg[9].CLK
clk => data_U_reg[10].CLK
clk => data_U_reg[11].CLK
clk => data_U_reg[12].CLK
clk => data_U_reg[13].CLK
clk => data_U_reg[14].CLK
clk => data_U_reg[15].CLK
clk => SM_sorting~2.DATAIN
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => wren_U_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => wren_L_reg.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => update_out_reg.OUTPUTSELECT
rst => swap_LN.ENA
rst => left[15].ENA
rst => left[14].ENA
rst => left[13].ENA
rst => left[12].ENA
rst => left[11].ENA
rst => left[10].ENA
rst => left[9].ENA
rst => left[8].ENA
rst => left[7].ENA
rst => left[6].ENA
rst => left[5].ENA
rst => left[4].ENA
rst => left[3].ENA
rst => left[2].ENA
rst => left[1].ENA
rst => left[0].ENA
q_U[0] => ~NO_FANOUT~
q_U[1] => ~NO_FANOUT~
q_U[2] => ~NO_FANOUT~
q_U[3] => ~NO_FANOUT~
q_U[4] => ~NO_FANOUT~
q_U[5] => ~NO_FANOUT~
q_U[6] => ~NO_FANOUT~
q_U[7] => ~NO_FANOUT~
q_U[8] => ~NO_FANOUT~
q_U[9] => ~NO_FANOUT~
q_U[10] => ~NO_FANOUT~
q_U[11] => ~NO_FANOUT~
q_U[12] => ~NO_FANOUT~
q_U[13] => ~NO_FANOUT~
q_U[14] => ~NO_FANOUT~
q_U[15] => ~NO_FANOUT~
aux_q_U[0] => LessThan1.IN16
aux_q_U[0] => LessThan2.IN16
aux_q_U[0] => data_L_reg.DATAB
aux_q_U[0] => data_L_reg.DATAB
aux_q_U[1] => LessThan1.IN15
aux_q_U[1] => LessThan2.IN15
aux_q_U[1] => data_L_reg.DATAB
aux_q_U[1] => data_L_reg.DATAB
aux_q_U[2] => LessThan1.IN14
aux_q_U[2] => LessThan2.IN14
aux_q_U[2] => data_L_reg.DATAB
aux_q_U[2] => data_L_reg.DATAB
aux_q_U[3] => LessThan1.IN13
aux_q_U[3] => LessThan2.IN13
aux_q_U[3] => data_L_reg.DATAB
aux_q_U[3] => data_L_reg.DATAB
aux_q_U[4] => LessThan1.IN12
aux_q_U[4] => LessThan2.IN12
aux_q_U[4] => data_L_reg.DATAB
aux_q_U[4] => data_L_reg.DATAB
aux_q_U[5] => LessThan1.IN11
aux_q_U[5] => LessThan2.IN11
aux_q_U[5] => data_L_reg.DATAB
aux_q_U[5] => data_L_reg.DATAB
aux_q_U[6] => LessThan1.IN10
aux_q_U[6] => LessThan2.IN10
aux_q_U[6] => data_L_reg.DATAB
aux_q_U[6] => data_L_reg.DATAB
aux_q_U[7] => LessThan1.IN9
aux_q_U[7] => LessThan2.IN9
aux_q_U[7] => data_L_reg.DATAB
aux_q_U[7] => data_L_reg.DATAB
aux_q_U[8] => LessThan1.IN8
aux_q_U[8] => LessThan2.IN8
aux_q_U[8] => data_L_reg.DATAB
aux_q_U[8] => data_L_reg.DATAB
aux_q_U[9] => LessThan1.IN7
aux_q_U[9] => LessThan2.IN7
aux_q_U[9] => data_L_reg.DATAB
aux_q_U[9] => data_L_reg.DATAB
aux_q_U[10] => LessThan1.IN6
aux_q_U[10] => LessThan2.IN6
aux_q_U[10] => data_L_reg.DATAB
aux_q_U[10] => data_L_reg.DATAB
aux_q_U[11] => LessThan1.IN5
aux_q_U[11] => LessThan2.IN5
aux_q_U[11] => data_L_reg.DATAB
aux_q_U[11] => data_L_reg.DATAB
aux_q_U[12] => LessThan1.IN4
aux_q_U[12] => LessThan2.IN4
aux_q_U[12] => data_L_reg.DATAB
aux_q_U[12] => data_L_reg.DATAB
aux_q_U[13] => LessThan1.IN3
aux_q_U[13] => LessThan2.IN3
aux_q_U[13] => data_L_reg.DATAB
aux_q_U[13] => data_L_reg.DATAB
aux_q_U[14] => LessThan1.IN2
aux_q_U[14] => LessThan2.IN2
aux_q_U[14] => data_L_reg.DATAB
aux_q_U[14] => data_L_reg.DATAB
aux_q_U[15] => LessThan1.IN1
aux_q_U[15] => LessThan2.IN1
aux_q_U[15] => data_L_reg.DATAB
aux_q_U[15] => data_L_reg.DATAB
data_U[0] <= data_U_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_U[1] <= data_U_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_U[2] <= data_U_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_U[3] <= data_U_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_U[4] <= data_U_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_U[5] <= data_U_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_U[6] <= data_U_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_U[7] <= data_U_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_U[8] <= data_U_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_U[9] <= data_U_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_U[10] <= data_U_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_U[11] <= data_U_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_U[12] <= data_U_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_U[13] <= data_U_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_U[14] <= data_U_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_U[15] <= data_U_reg[15].DB_MAX_OUTPUT_PORT_TYPE
addr_U[0] <= addr_U_reg[0].DB_MAX_OUTPUT_PORT_TYPE
addr_U[1] <= addr_U_reg[1].DB_MAX_OUTPUT_PORT_TYPE
addr_U[2] <= addr_U_reg[2].DB_MAX_OUTPUT_PORT_TYPE
addr_U[3] <= addr_U_reg[3].DB_MAX_OUTPUT_PORT_TYPE
addr_U[4] <= addr_U_reg[4].DB_MAX_OUTPUT_PORT_TYPE
wren_U <= wren_U_reg.DB_MAX_OUTPUT_PORT_TYPE
q_L[0] => ~NO_FANOUT~
q_L[1] => ~NO_FANOUT~
q_L[2] => ~NO_FANOUT~
q_L[3] => ~NO_FANOUT~
q_L[4] => ~NO_FANOUT~
q_L[5] => ~NO_FANOUT~
q_L[6] => ~NO_FANOUT~
q_L[7] => ~NO_FANOUT~
q_L[8] => ~NO_FANOUT~
q_L[9] => ~NO_FANOUT~
q_L[10] => ~NO_FANOUT~
q_L[11] => ~NO_FANOUT~
q_L[12] => ~NO_FANOUT~
q_L[13] => ~NO_FANOUT~
q_L[14] => ~NO_FANOUT~
q_L[15] => ~NO_FANOUT~
aux_q_L[0] => LessThan1.IN32
aux_q_L[0] => left.DATAB
aux_q_L[1] => LessThan1.IN31
aux_q_L[1] => left.DATAB
aux_q_L[2] => LessThan1.IN30
aux_q_L[2] => left.DATAB
aux_q_L[3] => LessThan1.IN29
aux_q_L[3] => left.DATAB
aux_q_L[4] => LessThan1.IN28
aux_q_L[4] => left.DATAB
aux_q_L[5] => LessThan1.IN27
aux_q_L[5] => left.DATAB
aux_q_L[6] => LessThan1.IN26
aux_q_L[6] => left.DATAB
aux_q_L[7] => LessThan1.IN25
aux_q_L[7] => left.DATAB
aux_q_L[8] => LessThan1.IN24
aux_q_L[8] => left.DATAB
aux_q_L[9] => LessThan1.IN23
aux_q_L[9] => left.DATAB
aux_q_L[10] => LessThan1.IN22
aux_q_L[10] => left.DATAB
aux_q_L[11] => LessThan1.IN21
aux_q_L[11] => left.DATAB
aux_q_L[12] => LessThan1.IN20
aux_q_L[12] => left.DATAB
aux_q_L[13] => LessThan1.IN19
aux_q_L[13] => left.DATAB
aux_q_L[14] => LessThan1.IN18
aux_q_L[14] => left.DATAB
aux_q_L[15] => LessThan1.IN17
aux_q_L[15] => left.DATAB
aux_q_R[0] => LessThan2.IN32
aux_q_R[0] => LessThan3.IN16
aux_q_R[0] => data_U_reg.DATAB
aux_q_R[1] => LessThan2.IN31
aux_q_R[1] => LessThan3.IN15
aux_q_R[1] => data_U_reg.DATAB
aux_q_R[2] => LessThan2.IN30
aux_q_R[2] => LessThan3.IN14
aux_q_R[2] => data_U_reg.DATAB
aux_q_R[3] => LessThan2.IN29
aux_q_R[3] => LessThan3.IN13
aux_q_R[3] => data_U_reg.DATAB
aux_q_R[4] => LessThan2.IN28
aux_q_R[4] => LessThan3.IN12
aux_q_R[4] => data_U_reg.DATAB
aux_q_R[5] => LessThan2.IN27
aux_q_R[5] => LessThan3.IN11
aux_q_R[5] => data_U_reg.DATAB
aux_q_R[6] => LessThan2.IN26
aux_q_R[6] => LessThan3.IN10
aux_q_R[6] => data_U_reg.DATAB
aux_q_R[7] => LessThan2.IN25
aux_q_R[7] => LessThan3.IN9
aux_q_R[7] => data_U_reg.DATAB
aux_q_R[8] => LessThan2.IN24
aux_q_R[8] => LessThan3.IN8
aux_q_R[8] => data_U_reg.DATAB
aux_q_R[9] => LessThan2.IN23
aux_q_R[9] => LessThan3.IN7
aux_q_R[9] => data_U_reg.DATAB
aux_q_R[10] => LessThan2.IN22
aux_q_R[10] => LessThan3.IN6
aux_q_R[10] => data_U_reg.DATAB
aux_q_R[11] => LessThan2.IN21
aux_q_R[11] => LessThan3.IN5
aux_q_R[11] => data_U_reg.DATAB
aux_q_R[12] => LessThan2.IN20
aux_q_R[12] => LessThan3.IN4
aux_q_R[12] => data_U_reg.DATAB
aux_q_R[13] => LessThan2.IN19
aux_q_R[13] => LessThan3.IN3
aux_q_R[13] => data_U_reg.DATAB
aux_q_R[14] => LessThan2.IN18
aux_q_R[14] => LessThan3.IN2
aux_q_R[14] => data_U_reg.DATAB
aux_q_R[15] => LessThan2.IN17
aux_q_R[15] => LessThan3.IN1
aux_q_R[15] => data_U_reg.DATAB
data_L[0] <= data_L_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_L[1] <= data_L_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_L[2] <= data_L_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_L[3] <= data_L_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_L[4] <= data_L_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_L[5] <= data_L_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_L[6] <= data_L_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_L[7] <= data_L_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_L[8] <= data_L_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_L[9] <= data_L_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_L[10] <= data_L_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_L[11] <= data_L_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_L[12] <= data_L_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_L[13] <= data_L_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_L[14] <= data_L_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_L[15] <= data_L_reg[15].DB_MAX_OUTPUT_PORT_TYPE
addr_L[0] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[1] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[2] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[3] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[4] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[5] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
wren_L <= wren_L_reg.DB_MAX_OUTPUT_PORT_TYPE
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => wren_U_reg.OUTPUTSELECT
initialize => wren_L_reg.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => Selector0.IN3
initialize => SM_sorting.DATAB
update_out <= update_out_reg.DB_MAX_OUTPUT_PORT_TYPE
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
address_updated_out[0] <= addr_L_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[1] <= addr_L_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[2] <= addr_L_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[3] <= addr_L_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[4] <= address_updated_out.DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[5] <= address_updated_out.DB_MAX_OUTPUT_PORT_TYPE
address_updated_in[0] => addr_U_reg.DATAB
address_updated_in[0] => addr_L_reg.DATAB
address_updated_in[0] => Selector21.IN3
address_updated_in[0] => Selector44.IN3
address_updated_in[0] => addr_L.DATAB
address_updated_in[0] => addr_L.DATAB
address_updated_in[1] => addr_U_reg.DATAB
address_updated_in[1] => addr_L_reg.DATAB
address_updated_in[1] => Selector20.IN3
address_updated_in[1] => Selector43.IN3
address_updated_in[1] => addr_L.DATAB
address_updated_in[1] => addr_L.DATAB
address_updated_in[2] => addr_U_reg.DATAB
address_updated_in[2] => addr_L_reg.DATAB
address_updated_in[2] => Selector19.IN3
address_updated_in[2] => Selector42.IN3
address_updated_in[2] => addr_L.DATAB
address_updated_in[2] => addr_L.DATAB
address_updated_in[3] => addr_U_reg.DATAB
address_updated_in[3] => addr_L_reg.DATAB
address_updated_in[3] => Selector18.IN3
address_updated_in[3] => Selector41.IN3
address_updated_in[3] => addr_L.DATAB
address_updated_in[3] => addr_L.DATAB
address_updated_in[4] => addr_U_reg.DATAB
address_updated_in[4] => addr_L_reg.DATAB
address_updated_in[4] => Selector17.IN3
address_updated_in[4] => Add1.IN2
address_updated_in[4] => addr_L.DATAB


|heapsort|RAM_2_port_gen:RAM_LEVEL_6
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|heapsort|RAM_2_port_gen:RAM_LEVEL_6|altsyncram:altsyncram_component
wren_a => altsyncram_gbh2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_gbh2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gbh2:auto_generated.data_a[0]
data_a[1] => altsyncram_gbh2:auto_generated.data_a[1]
data_a[2] => altsyncram_gbh2:auto_generated.data_a[2]
data_a[3] => altsyncram_gbh2:auto_generated.data_a[3]
data_a[4] => altsyncram_gbh2:auto_generated.data_a[4]
data_a[5] => altsyncram_gbh2:auto_generated.data_a[5]
data_a[6] => altsyncram_gbh2:auto_generated.data_a[6]
data_a[7] => altsyncram_gbh2:auto_generated.data_a[7]
data_a[8] => altsyncram_gbh2:auto_generated.data_a[8]
data_a[9] => altsyncram_gbh2:auto_generated.data_a[9]
data_a[10] => altsyncram_gbh2:auto_generated.data_a[10]
data_a[11] => altsyncram_gbh2:auto_generated.data_a[11]
data_a[12] => altsyncram_gbh2:auto_generated.data_a[12]
data_a[13] => altsyncram_gbh2:auto_generated.data_a[13]
data_a[14] => altsyncram_gbh2:auto_generated.data_a[14]
data_a[15] => altsyncram_gbh2:auto_generated.data_a[15]
data_b[0] => altsyncram_gbh2:auto_generated.data_b[0]
data_b[1] => altsyncram_gbh2:auto_generated.data_b[1]
data_b[2] => altsyncram_gbh2:auto_generated.data_b[2]
data_b[3] => altsyncram_gbh2:auto_generated.data_b[3]
data_b[4] => altsyncram_gbh2:auto_generated.data_b[4]
data_b[5] => altsyncram_gbh2:auto_generated.data_b[5]
data_b[6] => altsyncram_gbh2:auto_generated.data_b[6]
data_b[7] => altsyncram_gbh2:auto_generated.data_b[7]
data_b[8] => altsyncram_gbh2:auto_generated.data_b[8]
data_b[9] => altsyncram_gbh2:auto_generated.data_b[9]
data_b[10] => altsyncram_gbh2:auto_generated.data_b[10]
data_b[11] => altsyncram_gbh2:auto_generated.data_b[11]
data_b[12] => altsyncram_gbh2:auto_generated.data_b[12]
data_b[13] => altsyncram_gbh2:auto_generated.data_b[13]
data_b[14] => altsyncram_gbh2:auto_generated.data_b[14]
data_b[15] => altsyncram_gbh2:auto_generated.data_b[15]
address_a[0] => altsyncram_gbh2:auto_generated.address_a[0]
address_a[1] => altsyncram_gbh2:auto_generated.address_a[1]
address_a[2] => altsyncram_gbh2:auto_generated.address_a[2]
address_a[3] => altsyncram_gbh2:auto_generated.address_a[3]
address_a[4] => altsyncram_gbh2:auto_generated.address_a[4]
address_a[5] => altsyncram_gbh2:auto_generated.address_a[5]
address_b[0] => altsyncram_gbh2:auto_generated.address_b[0]
address_b[1] => altsyncram_gbh2:auto_generated.address_b[1]
address_b[2] => altsyncram_gbh2:auto_generated.address_b[2]
address_b[3] => altsyncram_gbh2:auto_generated.address_b[3]
address_b[4] => altsyncram_gbh2:auto_generated.address_b[4]
address_b[5] => altsyncram_gbh2:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gbh2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gbh2:auto_generated.q_a[0]
q_a[1] <= altsyncram_gbh2:auto_generated.q_a[1]
q_a[2] <= altsyncram_gbh2:auto_generated.q_a[2]
q_a[3] <= altsyncram_gbh2:auto_generated.q_a[3]
q_a[4] <= altsyncram_gbh2:auto_generated.q_a[4]
q_a[5] <= altsyncram_gbh2:auto_generated.q_a[5]
q_a[6] <= altsyncram_gbh2:auto_generated.q_a[6]
q_a[7] <= altsyncram_gbh2:auto_generated.q_a[7]
q_a[8] <= altsyncram_gbh2:auto_generated.q_a[8]
q_a[9] <= altsyncram_gbh2:auto_generated.q_a[9]
q_a[10] <= altsyncram_gbh2:auto_generated.q_a[10]
q_a[11] <= altsyncram_gbh2:auto_generated.q_a[11]
q_a[12] <= altsyncram_gbh2:auto_generated.q_a[12]
q_a[13] <= altsyncram_gbh2:auto_generated.q_a[13]
q_a[14] <= altsyncram_gbh2:auto_generated.q_a[14]
q_a[15] <= altsyncram_gbh2:auto_generated.q_a[15]
q_b[0] <= altsyncram_gbh2:auto_generated.q_b[0]
q_b[1] <= altsyncram_gbh2:auto_generated.q_b[1]
q_b[2] <= altsyncram_gbh2:auto_generated.q_b[2]
q_b[3] <= altsyncram_gbh2:auto_generated.q_b[3]
q_b[4] <= altsyncram_gbh2:auto_generated.q_b[4]
q_b[5] <= altsyncram_gbh2:auto_generated.q_b[5]
q_b[6] <= altsyncram_gbh2:auto_generated.q_b[6]
q_b[7] <= altsyncram_gbh2:auto_generated.q_b[7]
q_b[8] <= altsyncram_gbh2:auto_generated.q_b[8]
q_b[9] <= altsyncram_gbh2:auto_generated.q_b[9]
q_b[10] <= altsyncram_gbh2:auto_generated.q_b[10]
q_b[11] <= altsyncram_gbh2:auto_generated.q_b[11]
q_b[12] <= altsyncram_gbh2:auto_generated.q_b[12]
q_b[13] <= altsyncram_gbh2:auto_generated.q_b[13]
q_b[14] <= altsyncram_gbh2:auto_generated.q_b[14]
q_b[15] <= altsyncram_gbh2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|heapsort|RAM_2_port_gen:RAM_LEVEL_6|altsyncram:altsyncram_component|altsyncram_gbh2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ~NO_FANOUT~
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|heapsort|sorting_node:sorting_node_6
clk => left[0].CLK
clk => left[1].CLK
clk => left[2].CLK
clk => left[3].CLK
clk => left[4].CLK
clk => left[5].CLK
clk => left[6].CLK
clk => left[7].CLK
clk => left[8].CLK
clk => left[9].CLK
clk => left[10].CLK
clk => left[11].CLK
clk => left[12].CLK
clk => left[13].CLK
clk => left[14].CLK
clk => left[15].CLK
clk => swap_LN.CLK
clk => update_out_reg.CLK
clk => counter_clear[0].CLK
clk => counter_clear[1].CLK
clk => counter_clear[2].CLK
clk => counter_clear[3].CLK
clk => counter_clear[4].CLK
clk => counter_clear[5].CLK
clk => counter_clear[6].CLK
clk => wren_L_reg.CLK
clk => addr_L_reg[0].CLK
clk => addr_L_reg[1].CLK
clk => addr_L_reg[2].CLK
clk => addr_L_reg[3].CLK
clk => addr_L_reg[4].CLK
clk => addr_L_reg[5].CLK
clk => addr_L_reg[6].CLK
clk => data_L_reg[0].CLK
clk => data_L_reg[1].CLK
clk => data_L_reg[2].CLK
clk => data_L_reg[3].CLK
clk => data_L_reg[4].CLK
clk => data_L_reg[5].CLK
clk => data_L_reg[6].CLK
clk => data_L_reg[7].CLK
clk => data_L_reg[8].CLK
clk => data_L_reg[9].CLK
clk => data_L_reg[10].CLK
clk => data_L_reg[11].CLK
clk => data_L_reg[12].CLK
clk => data_L_reg[13].CLK
clk => data_L_reg[14].CLK
clk => data_L_reg[15].CLK
clk => wren_U_reg.CLK
clk => addr_U_reg[0].CLK
clk => addr_U_reg[1].CLK
clk => addr_U_reg[2].CLK
clk => addr_U_reg[3].CLK
clk => addr_U_reg[4].CLK
clk => addr_U_reg[5].CLK
clk => data_U_reg[0].CLK
clk => data_U_reg[1].CLK
clk => data_U_reg[2].CLK
clk => data_U_reg[3].CLK
clk => data_U_reg[4].CLK
clk => data_U_reg[5].CLK
clk => data_U_reg[6].CLK
clk => data_U_reg[7].CLK
clk => data_U_reg[8].CLK
clk => data_U_reg[9].CLK
clk => data_U_reg[10].CLK
clk => data_U_reg[11].CLK
clk => data_U_reg[12].CLK
clk => data_U_reg[13].CLK
clk => data_U_reg[14].CLK
clk => data_U_reg[15].CLK
clk => SM_sorting~2.DATAIN
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => wren_U_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => wren_L_reg.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => update_out_reg.OUTPUTSELECT
rst => swap_LN.ENA
rst => left[15].ENA
rst => left[14].ENA
rst => left[13].ENA
rst => left[12].ENA
rst => left[11].ENA
rst => left[10].ENA
rst => left[9].ENA
rst => left[8].ENA
rst => left[7].ENA
rst => left[6].ENA
rst => left[5].ENA
rst => left[4].ENA
rst => left[3].ENA
rst => left[2].ENA
rst => left[1].ENA
rst => left[0].ENA
q_U[0] => ~NO_FANOUT~
q_U[1] => ~NO_FANOUT~
q_U[2] => ~NO_FANOUT~
q_U[3] => ~NO_FANOUT~
q_U[4] => ~NO_FANOUT~
q_U[5] => ~NO_FANOUT~
q_U[6] => ~NO_FANOUT~
q_U[7] => ~NO_FANOUT~
q_U[8] => ~NO_FANOUT~
q_U[9] => ~NO_FANOUT~
q_U[10] => ~NO_FANOUT~
q_U[11] => ~NO_FANOUT~
q_U[12] => ~NO_FANOUT~
q_U[13] => ~NO_FANOUT~
q_U[14] => ~NO_FANOUT~
q_U[15] => ~NO_FANOUT~
aux_q_U[0] => LessThan1.IN16
aux_q_U[0] => LessThan2.IN16
aux_q_U[0] => data_L_reg.DATAB
aux_q_U[0] => data_L_reg.DATAB
aux_q_U[1] => LessThan1.IN15
aux_q_U[1] => LessThan2.IN15
aux_q_U[1] => data_L_reg.DATAB
aux_q_U[1] => data_L_reg.DATAB
aux_q_U[2] => LessThan1.IN14
aux_q_U[2] => LessThan2.IN14
aux_q_U[2] => data_L_reg.DATAB
aux_q_U[2] => data_L_reg.DATAB
aux_q_U[3] => LessThan1.IN13
aux_q_U[3] => LessThan2.IN13
aux_q_U[3] => data_L_reg.DATAB
aux_q_U[3] => data_L_reg.DATAB
aux_q_U[4] => LessThan1.IN12
aux_q_U[4] => LessThan2.IN12
aux_q_U[4] => data_L_reg.DATAB
aux_q_U[4] => data_L_reg.DATAB
aux_q_U[5] => LessThan1.IN11
aux_q_U[5] => LessThan2.IN11
aux_q_U[5] => data_L_reg.DATAB
aux_q_U[5] => data_L_reg.DATAB
aux_q_U[6] => LessThan1.IN10
aux_q_U[6] => LessThan2.IN10
aux_q_U[6] => data_L_reg.DATAB
aux_q_U[6] => data_L_reg.DATAB
aux_q_U[7] => LessThan1.IN9
aux_q_U[7] => LessThan2.IN9
aux_q_U[7] => data_L_reg.DATAB
aux_q_U[7] => data_L_reg.DATAB
aux_q_U[8] => LessThan1.IN8
aux_q_U[8] => LessThan2.IN8
aux_q_U[8] => data_L_reg.DATAB
aux_q_U[8] => data_L_reg.DATAB
aux_q_U[9] => LessThan1.IN7
aux_q_U[9] => LessThan2.IN7
aux_q_U[9] => data_L_reg.DATAB
aux_q_U[9] => data_L_reg.DATAB
aux_q_U[10] => LessThan1.IN6
aux_q_U[10] => LessThan2.IN6
aux_q_U[10] => data_L_reg.DATAB
aux_q_U[10] => data_L_reg.DATAB
aux_q_U[11] => LessThan1.IN5
aux_q_U[11] => LessThan2.IN5
aux_q_U[11] => data_L_reg.DATAB
aux_q_U[11] => data_L_reg.DATAB
aux_q_U[12] => LessThan1.IN4
aux_q_U[12] => LessThan2.IN4
aux_q_U[12] => data_L_reg.DATAB
aux_q_U[12] => data_L_reg.DATAB
aux_q_U[13] => LessThan1.IN3
aux_q_U[13] => LessThan2.IN3
aux_q_U[13] => data_L_reg.DATAB
aux_q_U[13] => data_L_reg.DATAB
aux_q_U[14] => LessThan1.IN2
aux_q_U[14] => LessThan2.IN2
aux_q_U[14] => data_L_reg.DATAB
aux_q_U[14] => data_L_reg.DATAB
aux_q_U[15] => LessThan1.IN1
aux_q_U[15] => LessThan2.IN1
aux_q_U[15] => data_L_reg.DATAB
aux_q_U[15] => data_L_reg.DATAB
data_U[0] <= data_U_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_U[1] <= data_U_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_U[2] <= data_U_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_U[3] <= data_U_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_U[4] <= data_U_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_U[5] <= data_U_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_U[6] <= data_U_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_U[7] <= data_U_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_U[8] <= data_U_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_U[9] <= data_U_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_U[10] <= data_U_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_U[11] <= data_U_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_U[12] <= data_U_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_U[13] <= data_U_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_U[14] <= data_U_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_U[15] <= data_U_reg[15].DB_MAX_OUTPUT_PORT_TYPE
addr_U[0] <= addr_U_reg[0].DB_MAX_OUTPUT_PORT_TYPE
addr_U[1] <= addr_U_reg[1].DB_MAX_OUTPUT_PORT_TYPE
addr_U[2] <= addr_U_reg[2].DB_MAX_OUTPUT_PORT_TYPE
addr_U[3] <= addr_U_reg[3].DB_MAX_OUTPUT_PORT_TYPE
addr_U[4] <= addr_U_reg[4].DB_MAX_OUTPUT_PORT_TYPE
addr_U[5] <= addr_U_reg[5].DB_MAX_OUTPUT_PORT_TYPE
wren_U <= wren_U_reg.DB_MAX_OUTPUT_PORT_TYPE
q_L[0] => ~NO_FANOUT~
q_L[1] => ~NO_FANOUT~
q_L[2] => ~NO_FANOUT~
q_L[3] => ~NO_FANOUT~
q_L[4] => ~NO_FANOUT~
q_L[5] => ~NO_FANOUT~
q_L[6] => ~NO_FANOUT~
q_L[7] => ~NO_FANOUT~
q_L[8] => ~NO_FANOUT~
q_L[9] => ~NO_FANOUT~
q_L[10] => ~NO_FANOUT~
q_L[11] => ~NO_FANOUT~
q_L[12] => ~NO_FANOUT~
q_L[13] => ~NO_FANOUT~
q_L[14] => ~NO_FANOUT~
q_L[15] => ~NO_FANOUT~
aux_q_L[0] => LessThan1.IN32
aux_q_L[0] => left.DATAB
aux_q_L[1] => LessThan1.IN31
aux_q_L[1] => left.DATAB
aux_q_L[2] => LessThan1.IN30
aux_q_L[2] => left.DATAB
aux_q_L[3] => LessThan1.IN29
aux_q_L[3] => left.DATAB
aux_q_L[4] => LessThan1.IN28
aux_q_L[4] => left.DATAB
aux_q_L[5] => LessThan1.IN27
aux_q_L[5] => left.DATAB
aux_q_L[6] => LessThan1.IN26
aux_q_L[6] => left.DATAB
aux_q_L[7] => LessThan1.IN25
aux_q_L[7] => left.DATAB
aux_q_L[8] => LessThan1.IN24
aux_q_L[8] => left.DATAB
aux_q_L[9] => LessThan1.IN23
aux_q_L[9] => left.DATAB
aux_q_L[10] => LessThan1.IN22
aux_q_L[10] => left.DATAB
aux_q_L[11] => LessThan1.IN21
aux_q_L[11] => left.DATAB
aux_q_L[12] => LessThan1.IN20
aux_q_L[12] => left.DATAB
aux_q_L[13] => LessThan1.IN19
aux_q_L[13] => left.DATAB
aux_q_L[14] => LessThan1.IN18
aux_q_L[14] => left.DATAB
aux_q_L[15] => LessThan1.IN17
aux_q_L[15] => left.DATAB
aux_q_R[0] => LessThan2.IN32
aux_q_R[0] => LessThan3.IN16
aux_q_R[0] => data_U_reg.DATAB
aux_q_R[1] => LessThan2.IN31
aux_q_R[1] => LessThan3.IN15
aux_q_R[1] => data_U_reg.DATAB
aux_q_R[2] => LessThan2.IN30
aux_q_R[2] => LessThan3.IN14
aux_q_R[2] => data_U_reg.DATAB
aux_q_R[3] => LessThan2.IN29
aux_q_R[3] => LessThan3.IN13
aux_q_R[3] => data_U_reg.DATAB
aux_q_R[4] => LessThan2.IN28
aux_q_R[4] => LessThan3.IN12
aux_q_R[4] => data_U_reg.DATAB
aux_q_R[5] => LessThan2.IN27
aux_q_R[5] => LessThan3.IN11
aux_q_R[5] => data_U_reg.DATAB
aux_q_R[6] => LessThan2.IN26
aux_q_R[6] => LessThan3.IN10
aux_q_R[6] => data_U_reg.DATAB
aux_q_R[7] => LessThan2.IN25
aux_q_R[7] => LessThan3.IN9
aux_q_R[7] => data_U_reg.DATAB
aux_q_R[8] => LessThan2.IN24
aux_q_R[8] => LessThan3.IN8
aux_q_R[8] => data_U_reg.DATAB
aux_q_R[9] => LessThan2.IN23
aux_q_R[9] => LessThan3.IN7
aux_q_R[9] => data_U_reg.DATAB
aux_q_R[10] => LessThan2.IN22
aux_q_R[10] => LessThan3.IN6
aux_q_R[10] => data_U_reg.DATAB
aux_q_R[11] => LessThan2.IN21
aux_q_R[11] => LessThan3.IN5
aux_q_R[11] => data_U_reg.DATAB
aux_q_R[12] => LessThan2.IN20
aux_q_R[12] => LessThan3.IN4
aux_q_R[12] => data_U_reg.DATAB
aux_q_R[13] => LessThan2.IN19
aux_q_R[13] => LessThan3.IN3
aux_q_R[13] => data_U_reg.DATAB
aux_q_R[14] => LessThan2.IN18
aux_q_R[14] => LessThan3.IN2
aux_q_R[14] => data_U_reg.DATAB
aux_q_R[15] => LessThan2.IN17
aux_q_R[15] => LessThan3.IN1
aux_q_R[15] => data_U_reg.DATAB
data_L[0] <= data_L_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_L[1] <= data_L_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_L[2] <= data_L_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_L[3] <= data_L_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_L[4] <= data_L_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_L[5] <= data_L_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_L[6] <= data_L_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_L[7] <= data_L_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_L[8] <= data_L_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_L[9] <= data_L_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_L[10] <= data_L_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_L[11] <= data_L_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_L[12] <= data_L_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_L[13] <= data_L_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_L[14] <= data_L_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_L[15] <= data_L_reg[15].DB_MAX_OUTPUT_PORT_TYPE
addr_L[0] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[1] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[2] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[3] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[4] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[5] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[6] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
wren_L <= wren_L_reg.DB_MAX_OUTPUT_PORT_TYPE
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => wren_U_reg.OUTPUTSELECT
initialize => wren_L_reg.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => Selector0.IN3
initialize => SM_sorting.DATAB
update_out <= update_out_reg.DB_MAX_OUTPUT_PORT_TYPE
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
address_updated_out[0] <= addr_L_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[1] <= addr_L_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[2] <= addr_L_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[3] <= addr_L_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[4] <= addr_L_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[5] <= address_updated_out.DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[6] <= address_updated_out.DB_MAX_OUTPUT_PORT_TYPE
address_updated_in[0] => addr_U_reg.DATAB
address_updated_in[0] => addr_L_reg.DATAB
address_updated_in[0] => Selector22.IN3
address_updated_in[0] => Selector46.IN3
address_updated_in[0] => addr_L.DATAB
address_updated_in[0] => addr_L.DATAB
address_updated_in[1] => addr_U_reg.DATAB
address_updated_in[1] => addr_L_reg.DATAB
address_updated_in[1] => Selector21.IN3
address_updated_in[1] => Selector45.IN3
address_updated_in[1] => addr_L.DATAB
address_updated_in[1] => addr_L.DATAB
address_updated_in[2] => addr_U_reg.DATAB
address_updated_in[2] => addr_L_reg.DATAB
address_updated_in[2] => Selector20.IN3
address_updated_in[2] => Selector44.IN3
address_updated_in[2] => addr_L.DATAB
address_updated_in[2] => addr_L.DATAB
address_updated_in[3] => addr_U_reg.DATAB
address_updated_in[3] => addr_L_reg.DATAB
address_updated_in[3] => Selector19.IN3
address_updated_in[3] => Selector43.IN3
address_updated_in[3] => addr_L.DATAB
address_updated_in[3] => addr_L.DATAB
address_updated_in[4] => addr_U_reg.DATAB
address_updated_in[4] => addr_L_reg.DATAB
address_updated_in[4] => Selector18.IN3
address_updated_in[4] => Selector42.IN3
address_updated_in[4] => addr_L.DATAB
address_updated_in[4] => addr_L.DATAB
address_updated_in[5] => addr_U_reg.DATAB
address_updated_in[5] => addr_L_reg.DATAB
address_updated_in[5] => Selector17.IN3
address_updated_in[5] => Add1.IN2
address_updated_in[5] => addr_L.DATAB


|heapsort|RAM_2_port_gen:RAM_LEVEL_7
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|heapsort|RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component
wren_a => altsyncram_sbh2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_sbh2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_sbh2:auto_generated.data_a[0]
data_a[1] => altsyncram_sbh2:auto_generated.data_a[1]
data_a[2] => altsyncram_sbh2:auto_generated.data_a[2]
data_a[3] => altsyncram_sbh2:auto_generated.data_a[3]
data_a[4] => altsyncram_sbh2:auto_generated.data_a[4]
data_a[5] => altsyncram_sbh2:auto_generated.data_a[5]
data_a[6] => altsyncram_sbh2:auto_generated.data_a[6]
data_a[7] => altsyncram_sbh2:auto_generated.data_a[7]
data_a[8] => altsyncram_sbh2:auto_generated.data_a[8]
data_a[9] => altsyncram_sbh2:auto_generated.data_a[9]
data_a[10] => altsyncram_sbh2:auto_generated.data_a[10]
data_a[11] => altsyncram_sbh2:auto_generated.data_a[11]
data_a[12] => altsyncram_sbh2:auto_generated.data_a[12]
data_a[13] => altsyncram_sbh2:auto_generated.data_a[13]
data_a[14] => altsyncram_sbh2:auto_generated.data_a[14]
data_a[15] => altsyncram_sbh2:auto_generated.data_a[15]
data_b[0] => altsyncram_sbh2:auto_generated.data_b[0]
data_b[1] => altsyncram_sbh2:auto_generated.data_b[1]
data_b[2] => altsyncram_sbh2:auto_generated.data_b[2]
data_b[3] => altsyncram_sbh2:auto_generated.data_b[3]
data_b[4] => altsyncram_sbh2:auto_generated.data_b[4]
data_b[5] => altsyncram_sbh2:auto_generated.data_b[5]
data_b[6] => altsyncram_sbh2:auto_generated.data_b[6]
data_b[7] => altsyncram_sbh2:auto_generated.data_b[7]
data_b[8] => altsyncram_sbh2:auto_generated.data_b[8]
data_b[9] => altsyncram_sbh2:auto_generated.data_b[9]
data_b[10] => altsyncram_sbh2:auto_generated.data_b[10]
data_b[11] => altsyncram_sbh2:auto_generated.data_b[11]
data_b[12] => altsyncram_sbh2:auto_generated.data_b[12]
data_b[13] => altsyncram_sbh2:auto_generated.data_b[13]
data_b[14] => altsyncram_sbh2:auto_generated.data_b[14]
data_b[15] => altsyncram_sbh2:auto_generated.data_b[15]
address_a[0] => altsyncram_sbh2:auto_generated.address_a[0]
address_a[1] => altsyncram_sbh2:auto_generated.address_a[1]
address_a[2] => altsyncram_sbh2:auto_generated.address_a[2]
address_a[3] => altsyncram_sbh2:auto_generated.address_a[3]
address_a[4] => altsyncram_sbh2:auto_generated.address_a[4]
address_a[5] => altsyncram_sbh2:auto_generated.address_a[5]
address_a[6] => altsyncram_sbh2:auto_generated.address_a[6]
address_b[0] => altsyncram_sbh2:auto_generated.address_b[0]
address_b[1] => altsyncram_sbh2:auto_generated.address_b[1]
address_b[2] => altsyncram_sbh2:auto_generated.address_b[2]
address_b[3] => altsyncram_sbh2:auto_generated.address_b[3]
address_b[4] => altsyncram_sbh2:auto_generated.address_b[4]
address_b[5] => altsyncram_sbh2:auto_generated.address_b[5]
address_b[6] => altsyncram_sbh2:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sbh2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sbh2:auto_generated.q_a[0]
q_a[1] <= altsyncram_sbh2:auto_generated.q_a[1]
q_a[2] <= altsyncram_sbh2:auto_generated.q_a[2]
q_a[3] <= altsyncram_sbh2:auto_generated.q_a[3]
q_a[4] <= altsyncram_sbh2:auto_generated.q_a[4]
q_a[5] <= altsyncram_sbh2:auto_generated.q_a[5]
q_a[6] <= altsyncram_sbh2:auto_generated.q_a[6]
q_a[7] <= altsyncram_sbh2:auto_generated.q_a[7]
q_a[8] <= altsyncram_sbh2:auto_generated.q_a[8]
q_a[9] <= altsyncram_sbh2:auto_generated.q_a[9]
q_a[10] <= altsyncram_sbh2:auto_generated.q_a[10]
q_a[11] <= altsyncram_sbh2:auto_generated.q_a[11]
q_a[12] <= altsyncram_sbh2:auto_generated.q_a[12]
q_a[13] <= altsyncram_sbh2:auto_generated.q_a[13]
q_a[14] <= altsyncram_sbh2:auto_generated.q_a[14]
q_a[15] <= altsyncram_sbh2:auto_generated.q_a[15]
q_b[0] <= altsyncram_sbh2:auto_generated.q_b[0]
q_b[1] <= altsyncram_sbh2:auto_generated.q_b[1]
q_b[2] <= altsyncram_sbh2:auto_generated.q_b[2]
q_b[3] <= altsyncram_sbh2:auto_generated.q_b[3]
q_b[4] <= altsyncram_sbh2:auto_generated.q_b[4]
q_b[5] <= altsyncram_sbh2:auto_generated.q_b[5]
q_b[6] <= altsyncram_sbh2:auto_generated.q_b[6]
q_b[7] <= altsyncram_sbh2:auto_generated.q_b[7]
q_b[8] <= altsyncram_sbh2:auto_generated.q_b[8]
q_b[9] <= altsyncram_sbh2:auto_generated.q_b[9]
q_b[10] <= altsyncram_sbh2:auto_generated.q_b[10]
q_b[11] <= altsyncram_sbh2:auto_generated.q_b[11]
q_b[12] <= altsyncram_sbh2:auto_generated.q_b[12]
q_b[13] <= altsyncram_sbh2:auto_generated.q_b[13]
q_b[14] <= altsyncram_sbh2:auto_generated.q_b[14]
q_b[15] <= altsyncram_sbh2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|heapsort|RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ~NO_FANOUT~
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|heapsort|sorting_node:sorting_node_7
clk => left[0].CLK
clk => left[1].CLK
clk => left[2].CLK
clk => left[3].CLK
clk => left[4].CLK
clk => left[5].CLK
clk => left[6].CLK
clk => left[7].CLK
clk => left[8].CLK
clk => left[9].CLK
clk => left[10].CLK
clk => left[11].CLK
clk => left[12].CLK
clk => left[13].CLK
clk => left[14].CLK
clk => left[15].CLK
clk => swap_LN.CLK
clk => update_out_reg.CLK
clk => counter_clear[0].CLK
clk => counter_clear[1].CLK
clk => counter_clear[2].CLK
clk => counter_clear[3].CLK
clk => counter_clear[4].CLK
clk => counter_clear[5].CLK
clk => counter_clear[6].CLK
clk => counter_clear[7].CLK
clk => wren_L_reg.CLK
clk => addr_L_reg[0].CLK
clk => addr_L_reg[1].CLK
clk => addr_L_reg[2].CLK
clk => addr_L_reg[3].CLK
clk => addr_L_reg[4].CLK
clk => addr_L_reg[5].CLK
clk => addr_L_reg[6].CLK
clk => addr_L_reg[7].CLK
clk => data_L_reg[0].CLK
clk => data_L_reg[1].CLK
clk => data_L_reg[2].CLK
clk => data_L_reg[3].CLK
clk => data_L_reg[4].CLK
clk => data_L_reg[5].CLK
clk => data_L_reg[6].CLK
clk => data_L_reg[7].CLK
clk => data_L_reg[8].CLK
clk => data_L_reg[9].CLK
clk => data_L_reg[10].CLK
clk => data_L_reg[11].CLK
clk => data_L_reg[12].CLK
clk => data_L_reg[13].CLK
clk => data_L_reg[14].CLK
clk => data_L_reg[15].CLK
clk => wren_U_reg.CLK
clk => addr_U_reg[0].CLK
clk => addr_U_reg[1].CLK
clk => addr_U_reg[2].CLK
clk => addr_U_reg[3].CLK
clk => addr_U_reg[4].CLK
clk => addr_U_reg[5].CLK
clk => addr_U_reg[6].CLK
clk => data_U_reg[0].CLK
clk => data_U_reg[1].CLK
clk => data_U_reg[2].CLK
clk => data_U_reg[3].CLK
clk => data_U_reg[4].CLK
clk => data_U_reg[5].CLK
clk => data_U_reg[6].CLK
clk => data_U_reg[7].CLK
clk => data_U_reg[8].CLK
clk => data_U_reg[9].CLK
clk => data_U_reg[10].CLK
clk => data_U_reg[11].CLK
clk => data_U_reg[12].CLK
clk => data_U_reg[13].CLK
clk => data_U_reg[14].CLK
clk => data_U_reg[15].CLK
clk => SM_sorting~2.DATAIN
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => wren_U_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => wren_L_reg.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => update_out_reg.OUTPUTSELECT
rst => swap_LN.ENA
rst => left[15].ENA
rst => left[14].ENA
rst => left[13].ENA
rst => left[12].ENA
rst => left[11].ENA
rst => left[10].ENA
rst => left[9].ENA
rst => left[8].ENA
rst => left[7].ENA
rst => left[6].ENA
rst => left[5].ENA
rst => left[4].ENA
rst => left[3].ENA
rst => left[2].ENA
rst => left[1].ENA
rst => left[0].ENA
q_U[0] => ~NO_FANOUT~
q_U[1] => ~NO_FANOUT~
q_U[2] => ~NO_FANOUT~
q_U[3] => ~NO_FANOUT~
q_U[4] => ~NO_FANOUT~
q_U[5] => ~NO_FANOUT~
q_U[6] => ~NO_FANOUT~
q_U[7] => ~NO_FANOUT~
q_U[8] => ~NO_FANOUT~
q_U[9] => ~NO_FANOUT~
q_U[10] => ~NO_FANOUT~
q_U[11] => ~NO_FANOUT~
q_U[12] => ~NO_FANOUT~
q_U[13] => ~NO_FANOUT~
q_U[14] => ~NO_FANOUT~
q_U[15] => ~NO_FANOUT~
aux_q_U[0] => LessThan1.IN16
aux_q_U[0] => LessThan2.IN16
aux_q_U[0] => data_L_reg.DATAB
aux_q_U[0] => data_L_reg.DATAB
aux_q_U[1] => LessThan1.IN15
aux_q_U[1] => LessThan2.IN15
aux_q_U[1] => data_L_reg.DATAB
aux_q_U[1] => data_L_reg.DATAB
aux_q_U[2] => LessThan1.IN14
aux_q_U[2] => LessThan2.IN14
aux_q_U[2] => data_L_reg.DATAB
aux_q_U[2] => data_L_reg.DATAB
aux_q_U[3] => LessThan1.IN13
aux_q_U[3] => LessThan2.IN13
aux_q_U[3] => data_L_reg.DATAB
aux_q_U[3] => data_L_reg.DATAB
aux_q_U[4] => LessThan1.IN12
aux_q_U[4] => LessThan2.IN12
aux_q_U[4] => data_L_reg.DATAB
aux_q_U[4] => data_L_reg.DATAB
aux_q_U[5] => LessThan1.IN11
aux_q_U[5] => LessThan2.IN11
aux_q_U[5] => data_L_reg.DATAB
aux_q_U[5] => data_L_reg.DATAB
aux_q_U[6] => LessThan1.IN10
aux_q_U[6] => LessThan2.IN10
aux_q_U[6] => data_L_reg.DATAB
aux_q_U[6] => data_L_reg.DATAB
aux_q_U[7] => LessThan1.IN9
aux_q_U[7] => LessThan2.IN9
aux_q_U[7] => data_L_reg.DATAB
aux_q_U[7] => data_L_reg.DATAB
aux_q_U[8] => LessThan1.IN8
aux_q_U[8] => LessThan2.IN8
aux_q_U[8] => data_L_reg.DATAB
aux_q_U[8] => data_L_reg.DATAB
aux_q_U[9] => LessThan1.IN7
aux_q_U[9] => LessThan2.IN7
aux_q_U[9] => data_L_reg.DATAB
aux_q_U[9] => data_L_reg.DATAB
aux_q_U[10] => LessThan1.IN6
aux_q_U[10] => LessThan2.IN6
aux_q_U[10] => data_L_reg.DATAB
aux_q_U[10] => data_L_reg.DATAB
aux_q_U[11] => LessThan1.IN5
aux_q_U[11] => LessThan2.IN5
aux_q_U[11] => data_L_reg.DATAB
aux_q_U[11] => data_L_reg.DATAB
aux_q_U[12] => LessThan1.IN4
aux_q_U[12] => LessThan2.IN4
aux_q_U[12] => data_L_reg.DATAB
aux_q_U[12] => data_L_reg.DATAB
aux_q_U[13] => LessThan1.IN3
aux_q_U[13] => LessThan2.IN3
aux_q_U[13] => data_L_reg.DATAB
aux_q_U[13] => data_L_reg.DATAB
aux_q_U[14] => LessThan1.IN2
aux_q_U[14] => LessThan2.IN2
aux_q_U[14] => data_L_reg.DATAB
aux_q_U[14] => data_L_reg.DATAB
aux_q_U[15] => LessThan1.IN1
aux_q_U[15] => LessThan2.IN1
aux_q_U[15] => data_L_reg.DATAB
aux_q_U[15] => data_L_reg.DATAB
data_U[0] <= data_U_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_U[1] <= data_U_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_U[2] <= data_U_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_U[3] <= data_U_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_U[4] <= data_U_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_U[5] <= data_U_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_U[6] <= data_U_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_U[7] <= data_U_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_U[8] <= data_U_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_U[9] <= data_U_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_U[10] <= data_U_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_U[11] <= data_U_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_U[12] <= data_U_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_U[13] <= data_U_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_U[14] <= data_U_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_U[15] <= data_U_reg[15].DB_MAX_OUTPUT_PORT_TYPE
addr_U[0] <= addr_U_reg[0].DB_MAX_OUTPUT_PORT_TYPE
addr_U[1] <= addr_U_reg[1].DB_MAX_OUTPUT_PORT_TYPE
addr_U[2] <= addr_U_reg[2].DB_MAX_OUTPUT_PORT_TYPE
addr_U[3] <= addr_U_reg[3].DB_MAX_OUTPUT_PORT_TYPE
addr_U[4] <= addr_U_reg[4].DB_MAX_OUTPUT_PORT_TYPE
addr_U[5] <= addr_U_reg[5].DB_MAX_OUTPUT_PORT_TYPE
addr_U[6] <= addr_U_reg[6].DB_MAX_OUTPUT_PORT_TYPE
wren_U <= wren_U_reg.DB_MAX_OUTPUT_PORT_TYPE
q_L[0] => ~NO_FANOUT~
q_L[1] => ~NO_FANOUT~
q_L[2] => ~NO_FANOUT~
q_L[3] => ~NO_FANOUT~
q_L[4] => ~NO_FANOUT~
q_L[5] => ~NO_FANOUT~
q_L[6] => ~NO_FANOUT~
q_L[7] => ~NO_FANOUT~
q_L[8] => ~NO_FANOUT~
q_L[9] => ~NO_FANOUT~
q_L[10] => ~NO_FANOUT~
q_L[11] => ~NO_FANOUT~
q_L[12] => ~NO_FANOUT~
q_L[13] => ~NO_FANOUT~
q_L[14] => ~NO_FANOUT~
q_L[15] => ~NO_FANOUT~
aux_q_L[0] => LessThan1.IN32
aux_q_L[0] => left.DATAB
aux_q_L[1] => LessThan1.IN31
aux_q_L[1] => left.DATAB
aux_q_L[2] => LessThan1.IN30
aux_q_L[2] => left.DATAB
aux_q_L[3] => LessThan1.IN29
aux_q_L[3] => left.DATAB
aux_q_L[4] => LessThan1.IN28
aux_q_L[4] => left.DATAB
aux_q_L[5] => LessThan1.IN27
aux_q_L[5] => left.DATAB
aux_q_L[6] => LessThan1.IN26
aux_q_L[6] => left.DATAB
aux_q_L[7] => LessThan1.IN25
aux_q_L[7] => left.DATAB
aux_q_L[8] => LessThan1.IN24
aux_q_L[8] => left.DATAB
aux_q_L[9] => LessThan1.IN23
aux_q_L[9] => left.DATAB
aux_q_L[10] => LessThan1.IN22
aux_q_L[10] => left.DATAB
aux_q_L[11] => LessThan1.IN21
aux_q_L[11] => left.DATAB
aux_q_L[12] => LessThan1.IN20
aux_q_L[12] => left.DATAB
aux_q_L[13] => LessThan1.IN19
aux_q_L[13] => left.DATAB
aux_q_L[14] => LessThan1.IN18
aux_q_L[14] => left.DATAB
aux_q_L[15] => LessThan1.IN17
aux_q_L[15] => left.DATAB
aux_q_R[0] => LessThan2.IN32
aux_q_R[0] => LessThan3.IN16
aux_q_R[0] => data_U_reg.DATAB
aux_q_R[1] => LessThan2.IN31
aux_q_R[1] => LessThan3.IN15
aux_q_R[1] => data_U_reg.DATAB
aux_q_R[2] => LessThan2.IN30
aux_q_R[2] => LessThan3.IN14
aux_q_R[2] => data_U_reg.DATAB
aux_q_R[3] => LessThan2.IN29
aux_q_R[3] => LessThan3.IN13
aux_q_R[3] => data_U_reg.DATAB
aux_q_R[4] => LessThan2.IN28
aux_q_R[4] => LessThan3.IN12
aux_q_R[4] => data_U_reg.DATAB
aux_q_R[5] => LessThan2.IN27
aux_q_R[5] => LessThan3.IN11
aux_q_R[5] => data_U_reg.DATAB
aux_q_R[6] => LessThan2.IN26
aux_q_R[6] => LessThan3.IN10
aux_q_R[6] => data_U_reg.DATAB
aux_q_R[7] => LessThan2.IN25
aux_q_R[7] => LessThan3.IN9
aux_q_R[7] => data_U_reg.DATAB
aux_q_R[8] => LessThan2.IN24
aux_q_R[8] => LessThan3.IN8
aux_q_R[8] => data_U_reg.DATAB
aux_q_R[9] => LessThan2.IN23
aux_q_R[9] => LessThan3.IN7
aux_q_R[9] => data_U_reg.DATAB
aux_q_R[10] => LessThan2.IN22
aux_q_R[10] => LessThan3.IN6
aux_q_R[10] => data_U_reg.DATAB
aux_q_R[11] => LessThan2.IN21
aux_q_R[11] => LessThan3.IN5
aux_q_R[11] => data_U_reg.DATAB
aux_q_R[12] => LessThan2.IN20
aux_q_R[12] => LessThan3.IN4
aux_q_R[12] => data_U_reg.DATAB
aux_q_R[13] => LessThan2.IN19
aux_q_R[13] => LessThan3.IN3
aux_q_R[13] => data_U_reg.DATAB
aux_q_R[14] => LessThan2.IN18
aux_q_R[14] => LessThan3.IN2
aux_q_R[14] => data_U_reg.DATAB
aux_q_R[15] => LessThan2.IN17
aux_q_R[15] => LessThan3.IN1
aux_q_R[15] => data_U_reg.DATAB
data_L[0] <= data_L_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_L[1] <= data_L_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_L[2] <= data_L_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_L[3] <= data_L_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_L[4] <= data_L_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_L[5] <= data_L_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_L[6] <= data_L_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_L[7] <= data_L_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_L[8] <= data_L_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_L[9] <= data_L_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_L[10] <= data_L_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_L[11] <= data_L_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_L[12] <= data_L_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_L[13] <= data_L_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_L[14] <= data_L_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_L[15] <= data_L_reg[15].DB_MAX_OUTPUT_PORT_TYPE
addr_L[0] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[1] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[2] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[3] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[4] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[5] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[6] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[7] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
wren_L <= wren_L_reg.DB_MAX_OUTPUT_PORT_TYPE
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => wren_U_reg.OUTPUTSELECT
initialize => wren_L_reg.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => Selector0.IN3
initialize => SM_sorting.DATAB
update_out <= update_out_reg.DB_MAX_OUTPUT_PORT_TYPE
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
address_updated_out[0] <= addr_L_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[1] <= addr_L_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[2] <= addr_L_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[3] <= addr_L_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[4] <= addr_L_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[5] <= addr_L_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[6] <= address_updated_out.DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[7] <= address_updated_out.DB_MAX_OUTPUT_PORT_TYPE
address_updated_in[0] => addr_U_reg.DATAB
address_updated_in[0] => addr_L_reg.DATAB
address_updated_in[0] => Selector23.IN3
address_updated_in[0] => Selector48.IN3
address_updated_in[0] => addr_L.DATAB
address_updated_in[0] => addr_L.DATAB
address_updated_in[1] => addr_U_reg.DATAB
address_updated_in[1] => addr_L_reg.DATAB
address_updated_in[1] => Selector22.IN3
address_updated_in[1] => Selector47.IN3
address_updated_in[1] => addr_L.DATAB
address_updated_in[1] => addr_L.DATAB
address_updated_in[2] => addr_U_reg.DATAB
address_updated_in[2] => addr_L_reg.DATAB
address_updated_in[2] => Selector21.IN3
address_updated_in[2] => Selector46.IN3
address_updated_in[2] => addr_L.DATAB
address_updated_in[2] => addr_L.DATAB
address_updated_in[3] => addr_U_reg.DATAB
address_updated_in[3] => addr_L_reg.DATAB
address_updated_in[3] => Selector20.IN3
address_updated_in[3] => Selector45.IN3
address_updated_in[3] => addr_L.DATAB
address_updated_in[3] => addr_L.DATAB
address_updated_in[4] => addr_U_reg.DATAB
address_updated_in[4] => addr_L_reg.DATAB
address_updated_in[4] => Selector19.IN3
address_updated_in[4] => Selector44.IN3
address_updated_in[4] => addr_L.DATAB
address_updated_in[4] => addr_L.DATAB
address_updated_in[5] => addr_U_reg.DATAB
address_updated_in[5] => addr_L_reg.DATAB
address_updated_in[5] => Selector18.IN3
address_updated_in[5] => Selector43.IN3
address_updated_in[5] => addr_L.DATAB
address_updated_in[5] => addr_L.DATAB
address_updated_in[6] => addr_U_reg.DATAB
address_updated_in[6] => addr_L_reg.DATAB
address_updated_in[6] => Selector17.IN3
address_updated_in[6] => Add1.IN2
address_updated_in[6] => addr_L.DATAB


|heapsort|RAM_2_port_gen:RAM_LEVEL_8
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|heapsort|RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component
wren_a => altsyncram_0fh2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_0fh2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0fh2:auto_generated.data_a[0]
data_a[1] => altsyncram_0fh2:auto_generated.data_a[1]
data_a[2] => altsyncram_0fh2:auto_generated.data_a[2]
data_a[3] => altsyncram_0fh2:auto_generated.data_a[3]
data_a[4] => altsyncram_0fh2:auto_generated.data_a[4]
data_a[5] => altsyncram_0fh2:auto_generated.data_a[5]
data_a[6] => altsyncram_0fh2:auto_generated.data_a[6]
data_a[7] => altsyncram_0fh2:auto_generated.data_a[7]
data_a[8] => altsyncram_0fh2:auto_generated.data_a[8]
data_a[9] => altsyncram_0fh2:auto_generated.data_a[9]
data_a[10] => altsyncram_0fh2:auto_generated.data_a[10]
data_a[11] => altsyncram_0fh2:auto_generated.data_a[11]
data_a[12] => altsyncram_0fh2:auto_generated.data_a[12]
data_a[13] => altsyncram_0fh2:auto_generated.data_a[13]
data_a[14] => altsyncram_0fh2:auto_generated.data_a[14]
data_a[15] => altsyncram_0fh2:auto_generated.data_a[15]
data_b[0] => altsyncram_0fh2:auto_generated.data_b[0]
data_b[1] => altsyncram_0fh2:auto_generated.data_b[1]
data_b[2] => altsyncram_0fh2:auto_generated.data_b[2]
data_b[3] => altsyncram_0fh2:auto_generated.data_b[3]
data_b[4] => altsyncram_0fh2:auto_generated.data_b[4]
data_b[5] => altsyncram_0fh2:auto_generated.data_b[5]
data_b[6] => altsyncram_0fh2:auto_generated.data_b[6]
data_b[7] => altsyncram_0fh2:auto_generated.data_b[7]
data_b[8] => altsyncram_0fh2:auto_generated.data_b[8]
data_b[9] => altsyncram_0fh2:auto_generated.data_b[9]
data_b[10] => altsyncram_0fh2:auto_generated.data_b[10]
data_b[11] => altsyncram_0fh2:auto_generated.data_b[11]
data_b[12] => altsyncram_0fh2:auto_generated.data_b[12]
data_b[13] => altsyncram_0fh2:auto_generated.data_b[13]
data_b[14] => altsyncram_0fh2:auto_generated.data_b[14]
data_b[15] => altsyncram_0fh2:auto_generated.data_b[15]
address_a[0] => altsyncram_0fh2:auto_generated.address_a[0]
address_a[1] => altsyncram_0fh2:auto_generated.address_a[1]
address_a[2] => altsyncram_0fh2:auto_generated.address_a[2]
address_a[3] => altsyncram_0fh2:auto_generated.address_a[3]
address_a[4] => altsyncram_0fh2:auto_generated.address_a[4]
address_a[5] => altsyncram_0fh2:auto_generated.address_a[5]
address_a[6] => altsyncram_0fh2:auto_generated.address_a[6]
address_a[7] => altsyncram_0fh2:auto_generated.address_a[7]
address_b[0] => altsyncram_0fh2:auto_generated.address_b[0]
address_b[1] => altsyncram_0fh2:auto_generated.address_b[1]
address_b[2] => altsyncram_0fh2:auto_generated.address_b[2]
address_b[3] => altsyncram_0fh2:auto_generated.address_b[3]
address_b[4] => altsyncram_0fh2:auto_generated.address_b[4]
address_b[5] => altsyncram_0fh2:auto_generated.address_b[5]
address_b[6] => altsyncram_0fh2:auto_generated.address_b[6]
address_b[7] => altsyncram_0fh2:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0fh2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0fh2:auto_generated.q_a[0]
q_a[1] <= altsyncram_0fh2:auto_generated.q_a[1]
q_a[2] <= altsyncram_0fh2:auto_generated.q_a[2]
q_a[3] <= altsyncram_0fh2:auto_generated.q_a[3]
q_a[4] <= altsyncram_0fh2:auto_generated.q_a[4]
q_a[5] <= altsyncram_0fh2:auto_generated.q_a[5]
q_a[6] <= altsyncram_0fh2:auto_generated.q_a[6]
q_a[7] <= altsyncram_0fh2:auto_generated.q_a[7]
q_a[8] <= altsyncram_0fh2:auto_generated.q_a[8]
q_a[9] <= altsyncram_0fh2:auto_generated.q_a[9]
q_a[10] <= altsyncram_0fh2:auto_generated.q_a[10]
q_a[11] <= altsyncram_0fh2:auto_generated.q_a[11]
q_a[12] <= altsyncram_0fh2:auto_generated.q_a[12]
q_a[13] <= altsyncram_0fh2:auto_generated.q_a[13]
q_a[14] <= altsyncram_0fh2:auto_generated.q_a[14]
q_a[15] <= altsyncram_0fh2:auto_generated.q_a[15]
q_b[0] <= altsyncram_0fh2:auto_generated.q_b[0]
q_b[1] <= altsyncram_0fh2:auto_generated.q_b[1]
q_b[2] <= altsyncram_0fh2:auto_generated.q_b[2]
q_b[3] <= altsyncram_0fh2:auto_generated.q_b[3]
q_b[4] <= altsyncram_0fh2:auto_generated.q_b[4]
q_b[5] <= altsyncram_0fh2:auto_generated.q_b[5]
q_b[6] <= altsyncram_0fh2:auto_generated.q_b[6]
q_b[7] <= altsyncram_0fh2:auto_generated.q_b[7]
q_b[8] <= altsyncram_0fh2:auto_generated.q_b[8]
q_b[9] <= altsyncram_0fh2:auto_generated.q_b[9]
q_b[10] <= altsyncram_0fh2:auto_generated.q_b[10]
q_b[11] <= altsyncram_0fh2:auto_generated.q_b[11]
q_b[12] <= altsyncram_0fh2:auto_generated.q_b[12]
q_b[13] <= altsyncram_0fh2:auto_generated.q_b[13]
q_b[14] <= altsyncram_0fh2:auto_generated.q_b[14]
q_b[15] <= altsyncram_0fh2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|heapsort|RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ~NO_FANOUT~
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|heapsort|sorting_node:sorting_node_8
clk => left[0].CLK
clk => left[1].CLK
clk => left[2].CLK
clk => left[3].CLK
clk => left[4].CLK
clk => left[5].CLK
clk => left[6].CLK
clk => left[7].CLK
clk => left[8].CLK
clk => left[9].CLK
clk => left[10].CLK
clk => left[11].CLK
clk => left[12].CLK
clk => left[13].CLK
clk => left[14].CLK
clk => left[15].CLK
clk => swap_LN.CLK
clk => update_out_reg.CLK
clk => counter_clear[0].CLK
clk => counter_clear[1].CLK
clk => counter_clear[2].CLK
clk => counter_clear[3].CLK
clk => counter_clear[4].CLK
clk => counter_clear[5].CLK
clk => counter_clear[6].CLK
clk => counter_clear[7].CLK
clk => counter_clear[8].CLK
clk => wren_L_reg.CLK
clk => addr_L_reg[0].CLK
clk => addr_L_reg[1].CLK
clk => addr_L_reg[2].CLK
clk => addr_L_reg[3].CLK
clk => addr_L_reg[4].CLK
clk => addr_L_reg[5].CLK
clk => addr_L_reg[6].CLK
clk => addr_L_reg[7].CLK
clk => addr_L_reg[8].CLK
clk => data_L_reg[0].CLK
clk => data_L_reg[1].CLK
clk => data_L_reg[2].CLK
clk => data_L_reg[3].CLK
clk => data_L_reg[4].CLK
clk => data_L_reg[5].CLK
clk => data_L_reg[6].CLK
clk => data_L_reg[7].CLK
clk => data_L_reg[8].CLK
clk => data_L_reg[9].CLK
clk => data_L_reg[10].CLK
clk => data_L_reg[11].CLK
clk => data_L_reg[12].CLK
clk => data_L_reg[13].CLK
clk => data_L_reg[14].CLK
clk => data_L_reg[15].CLK
clk => wren_U_reg.CLK
clk => addr_U_reg[0].CLK
clk => addr_U_reg[1].CLK
clk => addr_U_reg[2].CLK
clk => addr_U_reg[3].CLK
clk => addr_U_reg[4].CLK
clk => addr_U_reg[5].CLK
clk => addr_U_reg[6].CLK
clk => addr_U_reg[7].CLK
clk => data_U_reg[0].CLK
clk => data_U_reg[1].CLK
clk => data_U_reg[2].CLK
clk => data_U_reg[3].CLK
clk => data_U_reg[4].CLK
clk => data_U_reg[5].CLK
clk => data_U_reg[6].CLK
clk => data_U_reg[7].CLK
clk => data_U_reg[8].CLK
clk => data_U_reg[9].CLK
clk => data_U_reg[10].CLK
clk => data_U_reg[11].CLK
clk => data_U_reg[12].CLK
clk => data_U_reg[13].CLK
clk => data_U_reg[14].CLK
clk => data_U_reg[15].CLK
clk => SM_sorting~2.DATAIN
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => wren_U_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => wren_L_reg.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => update_out_reg.OUTPUTSELECT
rst => swap_LN.ENA
rst => left[15].ENA
rst => left[14].ENA
rst => left[13].ENA
rst => left[12].ENA
rst => left[11].ENA
rst => left[10].ENA
rst => left[9].ENA
rst => left[8].ENA
rst => left[7].ENA
rst => left[6].ENA
rst => left[5].ENA
rst => left[4].ENA
rst => left[3].ENA
rst => left[2].ENA
rst => left[1].ENA
rst => left[0].ENA
q_U[0] => ~NO_FANOUT~
q_U[1] => ~NO_FANOUT~
q_U[2] => ~NO_FANOUT~
q_U[3] => ~NO_FANOUT~
q_U[4] => ~NO_FANOUT~
q_U[5] => ~NO_FANOUT~
q_U[6] => ~NO_FANOUT~
q_U[7] => ~NO_FANOUT~
q_U[8] => ~NO_FANOUT~
q_U[9] => ~NO_FANOUT~
q_U[10] => ~NO_FANOUT~
q_U[11] => ~NO_FANOUT~
q_U[12] => ~NO_FANOUT~
q_U[13] => ~NO_FANOUT~
q_U[14] => ~NO_FANOUT~
q_U[15] => ~NO_FANOUT~
aux_q_U[0] => LessThan1.IN16
aux_q_U[0] => LessThan2.IN16
aux_q_U[0] => data_L_reg.DATAB
aux_q_U[0] => data_L_reg.DATAB
aux_q_U[1] => LessThan1.IN15
aux_q_U[1] => LessThan2.IN15
aux_q_U[1] => data_L_reg.DATAB
aux_q_U[1] => data_L_reg.DATAB
aux_q_U[2] => LessThan1.IN14
aux_q_U[2] => LessThan2.IN14
aux_q_U[2] => data_L_reg.DATAB
aux_q_U[2] => data_L_reg.DATAB
aux_q_U[3] => LessThan1.IN13
aux_q_U[3] => LessThan2.IN13
aux_q_U[3] => data_L_reg.DATAB
aux_q_U[3] => data_L_reg.DATAB
aux_q_U[4] => LessThan1.IN12
aux_q_U[4] => LessThan2.IN12
aux_q_U[4] => data_L_reg.DATAB
aux_q_U[4] => data_L_reg.DATAB
aux_q_U[5] => LessThan1.IN11
aux_q_U[5] => LessThan2.IN11
aux_q_U[5] => data_L_reg.DATAB
aux_q_U[5] => data_L_reg.DATAB
aux_q_U[6] => LessThan1.IN10
aux_q_U[6] => LessThan2.IN10
aux_q_U[6] => data_L_reg.DATAB
aux_q_U[6] => data_L_reg.DATAB
aux_q_U[7] => LessThan1.IN9
aux_q_U[7] => LessThan2.IN9
aux_q_U[7] => data_L_reg.DATAB
aux_q_U[7] => data_L_reg.DATAB
aux_q_U[8] => LessThan1.IN8
aux_q_U[8] => LessThan2.IN8
aux_q_U[8] => data_L_reg.DATAB
aux_q_U[8] => data_L_reg.DATAB
aux_q_U[9] => LessThan1.IN7
aux_q_U[9] => LessThan2.IN7
aux_q_U[9] => data_L_reg.DATAB
aux_q_U[9] => data_L_reg.DATAB
aux_q_U[10] => LessThan1.IN6
aux_q_U[10] => LessThan2.IN6
aux_q_U[10] => data_L_reg.DATAB
aux_q_U[10] => data_L_reg.DATAB
aux_q_U[11] => LessThan1.IN5
aux_q_U[11] => LessThan2.IN5
aux_q_U[11] => data_L_reg.DATAB
aux_q_U[11] => data_L_reg.DATAB
aux_q_U[12] => LessThan1.IN4
aux_q_U[12] => LessThan2.IN4
aux_q_U[12] => data_L_reg.DATAB
aux_q_U[12] => data_L_reg.DATAB
aux_q_U[13] => LessThan1.IN3
aux_q_U[13] => LessThan2.IN3
aux_q_U[13] => data_L_reg.DATAB
aux_q_U[13] => data_L_reg.DATAB
aux_q_U[14] => LessThan1.IN2
aux_q_U[14] => LessThan2.IN2
aux_q_U[14] => data_L_reg.DATAB
aux_q_U[14] => data_L_reg.DATAB
aux_q_U[15] => LessThan1.IN1
aux_q_U[15] => LessThan2.IN1
aux_q_U[15] => data_L_reg.DATAB
aux_q_U[15] => data_L_reg.DATAB
data_U[0] <= data_U_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_U[1] <= data_U_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_U[2] <= data_U_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_U[3] <= data_U_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_U[4] <= data_U_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_U[5] <= data_U_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_U[6] <= data_U_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_U[7] <= data_U_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_U[8] <= data_U_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_U[9] <= data_U_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_U[10] <= data_U_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_U[11] <= data_U_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_U[12] <= data_U_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_U[13] <= data_U_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_U[14] <= data_U_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_U[15] <= data_U_reg[15].DB_MAX_OUTPUT_PORT_TYPE
addr_U[0] <= addr_U_reg[0].DB_MAX_OUTPUT_PORT_TYPE
addr_U[1] <= addr_U_reg[1].DB_MAX_OUTPUT_PORT_TYPE
addr_U[2] <= addr_U_reg[2].DB_MAX_OUTPUT_PORT_TYPE
addr_U[3] <= addr_U_reg[3].DB_MAX_OUTPUT_PORT_TYPE
addr_U[4] <= addr_U_reg[4].DB_MAX_OUTPUT_PORT_TYPE
addr_U[5] <= addr_U_reg[5].DB_MAX_OUTPUT_PORT_TYPE
addr_U[6] <= addr_U_reg[6].DB_MAX_OUTPUT_PORT_TYPE
addr_U[7] <= addr_U_reg[7].DB_MAX_OUTPUT_PORT_TYPE
wren_U <= wren_U_reg.DB_MAX_OUTPUT_PORT_TYPE
q_L[0] => ~NO_FANOUT~
q_L[1] => ~NO_FANOUT~
q_L[2] => ~NO_FANOUT~
q_L[3] => ~NO_FANOUT~
q_L[4] => ~NO_FANOUT~
q_L[5] => ~NO_FANOUT~
q_L[6] => ~NO_FANOUT~
q_L[7] => ~NO_FANOUT~
q_L[8] => ~NO_FANOUT~
q_L[9] => ~NO_FANOUT~
q_L[10] => ~NO_FANOUT~
q_L[11] => ~NO_FANOUT~
q_L[12] => ~NO_FANOUT~
q_L[13] => ~NO_FANOUT~
q_L[14] => ~NO_FANOUT~
q_L[15] => ~NO_FANOUT~
aux_q_L[0] => LessThan1.IN32
aux_q_L[0] => left.DATAB
aux_q_L[1] => LessThan1.IN31
aux_q_L[1] => left.DATAB
aux_q_L[2] => LessThan1.IN30
aux_q_L[2] => left.DATAB
aux_q_L[3] => LessThan1.IN29
aux_q_L[3] => left.DATAB
aux_q_L[4] => LessThan1.IN28
aux_q_L[4] => left.DATAB
aux_q_L[5] => LessThan1.IN27
aux_q_L[5] => left.DATAB
aux_q_L[6] => LessThan1.IN26
aux_q_L[6] => left.DATAB
aux_q_L[7] => LessThan1.IN25
aux_q_L[7] => left.DATAB
aux_q_L[8] => LessThan1.IN24
aux_q_L[8] => left.DATAB
aux_q_L[9] => LessThan1.IN23
aux_q_L[9] => left.DATAB
aux_q_L[10] => LessThan1.IN22
aux_q_L[10] => left.DATAB
aux_q_L[11] => LessThan1.IN21
aux_q_L[11] => left.DATAB
aux_q_L[12] => LessThan1.IN20
aux_q_L[12] => left.DATAB
aux_q_L[13] => LessThan1.IN19
aux_q_L[13] => left.DATAB
aux_q_L[14] => LessThan1.IN18
aux_q_L[14] => left.DATAB
aux_q_L[15] => LessThan1.IN17
aux_q_L[15] => left.DATAB
aux_q_R[0] => LessThan2.IN32
aux_q_R[0] => LessThan3.IN16
aux_q_R[0] => data_U_reg.DATAB
aux_q_R[1] => LessThan2.IN31
aux_q_R[1] => LessThan3.IN15
aux_q_R[1] => data_U_reg.DATAB
aux_q_R[2] => LessThan2.IN30
aux_q_R[2] => LessThan3.IN14
aux_q_R[2] => data_U_reg.DATAB
aux_q_R[3] => LessThan2.IN29
aux_q_R[3] => LessThan3.IN13
aux_q_R[3] => data_U_reg.DATAB
aux_q_R[4] => LessThan2.IN28
aux_q_R[4] => LessThan3.IN12
aux_q_R[4] => data_U_reg.DATAB
aux_q_R[5] => LessThan2.IN27
aux_q_R[5] => LessThan3.IN11
aux_q_R[5] => data_U_reg.DATAB
aux_q_R[6] => LessThan2.IN26
aux_q_R[6] => LessThan3.IN10
aux_q_R[6] => data_U_reg.DATAB
aux_q_R[7] => LessThan2.IN25
aux_q_R[7] => LessThan3.IN9
aux_q_R[7] => data_U_reg.DATAB
aux_q_R[8] => LessThan2.IN24
aux_q_R[8] => LessThan3.IN8
aux_q_R[8] => data_U_reg.DATAB
aux_q_R[9] => LessThan2.IN23
aux_q_R[9] => LessThan3.IN7
aux_q_R[9] => data_U_reg.DATAB
aux_q_R[10] => LessThan2.IN22
aux_q_R[10] => LessThan3.IN6
aux_q_R[10] => data_U_reg.DATAB
aux_q_R[11] => LessThan2.IN21
aux_q_R[11] => LessThan3.IN5
aux_q_R[11] => data_U_reg.DATAB
aux_q_R[12] => LessThan2.IN20
aux_q_R[12] => LessThan3.IN4
aux_q_R[12] => data_U_reg.DATAB
aux_q_R[13] => LessThan2.IN19
aux_q_R[13] => LessThan3.IN3
aux_q_R[13] => data_U_reg.DATAB
aux_q_R[14] => LessThan2.IN18
aux_q_R[14] => LessThan3.IN2
aux_q_R[14] => data_U_reg.DATAB
aux_q_R[15] => LessThan2.IN17
aux_q_R[15] => LessThan3.IN1
aux_q_R[15] => data_U_reg.DATAB
data_L[0] <= data_L_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_L[1] <= data_L_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_L[2] <= data_L_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_L[3] <= data_L_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_L[4] <= data_L_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_L[5] <= data_L_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_L[6] <= data_L_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_L[7] <= data_L_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_L[8] <= data_L_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_L[9] <= data_L_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_L[10] <= data_L_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_L[11] <= data_L_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_L[12] <= data_L_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_L[13] <= data_L_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_L[14] <= data_L_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_L[15] <= data_L_reg[15].DB_MAX_OUTPUT_PORT_TYPE
addr_L[0] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[1] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[2] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[3] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[4] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[5] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[6] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[7] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[8] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
wren_L <= wren_L_reg.DB_MAX_OUTPUT_PORT_TYPE
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => wren_U_reg.OUTPUTSELECT
initialize => wren_L_reg.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => Selector0.IN3
initialize => SM_sorting.DATAB
update_out <= update_out_reg.DB_MAX_OUTPUT_PORT_TYPE
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
address_updated_out[0] <= addr_L_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[1] <= addr_L_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[2] <= addr_L_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[3] <= addr_L_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[4] <= addr_L_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[5] <= addr_L_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[6] <= addr_L_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[7] <= address_updated_out.DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[8] <= address_updated_out.DB_MAX_OUTPUT_PORT_TYPE
address_updated_in[0] => addr_U_reg.DATAB
address_updated_in[0] => addr_L_reg.DATAB
address_updated_in[0] => Selector24.IN3
address_updated_in[0] => Selector50.IN3
address_updated_in[0] => addr_L.DATAB
address_updated_in[0] => addr_L.DATAB
address_updated_in[1] => addr_U_reg.DATAB
address_updated_in[1] => addr_L_reg.DATAB
address_updated_in[1] => Selector23.IN3
address_updated_in[1] => Selector49.IN3
address_updated_in[1] => addr_L.DATAB
address_updated_in[1] => addr_L.DATAB
address_updated_in[2] => addr_U_reg.DATAB
address_updated_in[2] => addr_L_reg.DATAB
address_updated_in[2] => Selector22.IN3
address_updated_in[2] => Selector48.IN3
address_updated_in[2] => addr_L.DATAB
address_updated_in[2] => addr_L.DATAB
address_updated_in[3] => addr_U_reg.DATAB
address_updated_in[3] => addr_L_reg.DATAB
address_updated_in[3] => Selector21.IN3
address_updated_in[3] => Selector47.IN3
address_updated_in[3] => addr_L.DATAB
address_updated_in[3] => addr_L.DATAB
address_updated_in[4] => addr_U_reg.DATAB
address_updated_in[4] => addr_L_reg.DATAB
address_updated_in[4] => Selector20.IN3
address_updated_in[4] => Selector46.IN3
address_updated_in[4] => addr_L.DATAB
address_updated_in[4] => addr_L.DATAB
address_updated_in[5] => addr_U_reg.DATAB
address_updated_in[5] => addr_L_reg.DATAB
address_updated_in[5] => Selector19.IN3
address_updated_in[5] => Selector45.IN3
address_updated_in[5] => addr_L.DATAB
address_updated_in[5] => addr_L.DATAB
address_updated_in[6] => addr_U_reg.DATAB
address_updated_in[6] => addr_L_reg.DATAB
address_updated_in[6] => Selector18.IN3
address_updated_in[6] => Selector44.IN3
address_updated_in[6] => addr_L.DATAB
address_updated_in[6] => addr_L.DATAB
address_updated_in[7] => addr_U_reg.DATAB
address_updated_in[7] => addr_L_reg.DATAB
address_updated_in[7] => Selector17.IN3
address_updated_in[7] => Add1.IN2
address_updated_in[7] => addr_L.DATAB


|heapsort|RAM_2_port_gen:RAM_LEVEL_9
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|heapsort|RAM_2_port_gen:RAM_LEVEL_9|altsyncram:altsyncram_component
wren_a => altsyncram_6fh2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_6fh2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6fh2:auto_generated.data_a[0]
data_a[1] => altsyncram_6fh2:auto_generated.data_a[1]
data_a[2] => altsyncram_6fh2:auto_generated.data_a[2]
data_a[3] => altsyncram_6fh2:auto_generated.data_a[3]
data_a[4] => altsyncram_6fh2:auto_generated.data_a[4]
data_a[5] => altsyncram_6fh2:auto_generated.data_a[5]
data_a[6] => altsyncram_6fh2:auto_generated.data_a[6]
data_a[7] => altsyncram_6fh2:auto_generated.data_a[7]
data_a[8] => altsyncram_6fh2:auto_generated.data_a[8]
data_a[9] => altsyncram_6fh2:auto_generated.data_a[9]
data_a[10] => altsyncram_6fh2:auto_generated.data_a[10]
data_a[11] => altsyncram_6fh2:auto_generated.data_a[11]
data_a[12] => altsyncram_6fh2:auto_generated.data_a[12]
data_a[13] => altsyncram_6fh2:auto_generated.data_a[13]
data_a[14] => altsyncram_6fh2:auto_generated.data_a[14]
data_a[15] => altsyncram_6fh2:auto_generated.data_a[15]
data_b[0] => altsyncram_6fh2:auto_generated.data_b[0]
data_b[1] => altsyncram_6fh2:auto_generated.data_b[1]
data_b[2] => altsyncram_6fh2:auto_generated.data_b[2]
data_b[3] => altsyncram_6fh2:auto_generated.data_b[3]
data_b[4] => altsyncram_6fh2:auto_generated.data_b[4]
data_b[5] => altsyncram_6fh2:auto_generated.data_b[5]
data_b[6] => altsyncram_6fh2:auto_generated.data_b[6]
data_b[7] => altsyncram_6fh2:auto_generated.data_b[7]
data_b[8] => altsyncram_6fh2:auto_generated.data_b[8]
data_b[9] => altsyncram_6fh2:auto_generated.data_b[9]
data_b[10] => altsyncram_6fh2:auto_generated.data_b[10]
data_b[11] => altsyncram_6fh2:auto_generated.data_b[11]
data_b[12] => altsyncram_6fh2:auto_generated.data_b[12]
data_b[13] => altsyncram_6fh2:auto_generated.data_b[13]
data_b[14] => altsyncram_6fh2:auto_generated.data_b[14]
data_b[15] => altsyncram_6fh2:auto_generated.data_b[15]
address_a[0] => altsyncram_6fh2:auto_generated.address_a[0]
address_a[1] => altsyncram_6fh2:auto_generated.address_a[1]
address_a[2] => altsyncram_6fh2:auto_generated.address_a[2]
address_a[3] => altsyncram_6fh2:auto_generated.address_a[3]
address_a[4] => altsyncram_6fh2:auto_generated.address_a[4]
address_a[5] => altsyncram_6fh2:auto_generated.address_a[5]
address_a[6] => altsyncram_6fh2:auto_generated.address_a[6]
address_a[7] => altsyncram_6fh2:auto_generated.address_a[7]
address_a[8] => altsyncram_6fh2:auto_generated.address_a[8]
address_b[0] => altsyncram_6fh2:auto_generated.address_b[0]
address_b[1] => altsyncram_6fh2:auto_generated.address_b[1]
address_b[2] => altsyncram_6fh2:auto_generated.address_b[2]
address_b[3] => altsyncram_6fh2:auto_generated.address_b[3]
address_b[4] => altsyncram_6fh2:auto_generated.address_b[4]
address_b[5] => altsyncram_6fh2:auto_generated.address_b[5]
address_b[6] => altsyncram_6fh2:auto_generated.address_b[6]
address_b[7] => altsyncram_6fh2:auto_generated.address_b[7]
address_b[8] => altsyncram_6fh2:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6fh2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6fh2:auto_generated.q_a[0]
q_a[1] <= altsyncram_6fh2:auto_generated.q_a[1]
q_a[2] <= altsyncram_6fh2:auto_generated.q_a[2]
q_a[3] <= altsyncram_6fh2:auto_generated.q_a[3]
q_a[4] <= altsyncram_6fh2:auto_generated.q_a[4]
q_a[5] <= altsyncram_6fh2:auto_generated.q_a[5]
q_a[6] <= altsyncram_6fh2:auto_generated.q_a[6]
q_a[7] <= altsyncram_6fh2:auto_generated.q_a[7]
q_a[8] <= altsyncram_6fh2:auto_generated.q_a[8]
q_a[9] <= altsyncram_6fh2:auto_generated.q_a[9]
q_a[10] <= altsyncram_6fh2:auto_generated.q_a[10]
q_a[11] <= altsyncram_6fh2:auto_generated.q_a[11]
q_a[12] <= altsyncram_6fh2:auto_generated.q_a[12]
q_a[13] <= altsyncram_6fh2:auto_generated.q_a[13]
q_a[14] <= altsyncram_6fh2:auto_generated.q_a[14]
q_a[15] <= altsyncram_6fh2:auto_generated.q_a[15]
q_b[0] <= altsyncram_6fh2:auto_generated.q_b[0]
q_b[1] <= altsyncram_6fh2:auto_generated.q_b[1]
q_b[2] <= altsyncram_6fh2:auto_generated.q_b[2]
q_b[3] <= altsyncram_6fh2:auto_generated.q_b[3]
q_b[4] <= altsyncram_6fh2:auto_generated.q_b[4]
q_b[5] <= altsyncram_6fh2:auto_generated.q_b[5]
q_b[6] <= altsyncram_6fh2:auto_generated.q_b[6]
q_b[7] <= altsyncram_6fh2:auto_generated.q_b[7]
q_b[8] <= altsyncram_6fh2:auto_generated.q_b[8]
q_b[9] <= altsyncram_6fh2:auto_generated.q_b[9]
q_b[10] <= altsyncram_6fh2:auto_generated.q_b[10]
q_b[11] <= altsyncram_6fh2:auto_generated.q_b[11]
q_b[12] <= altsyncram_6fh2:auto_generated.q_b[12]
q_b[13] <= altsyncram_6fh2:auto_generated.q_b[13]
q_b[14] <= altsyncram_6fh2:auto_generated.q_b[14]
q_b[15] <= altsyncram_6fh2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|heapsort|RAM_2_port_gen:RAM_LEVEL_9|altsyncram:altsyncram_component|altsyncram_6fh2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ~NO_FANOUT~
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|heapsort|sorting_node:sorting_node_9
clk => left[0].CLK
clk => left[1].CLK
clk => left[2].CLK
clk => left[3].CLK
clk => left[4].CLK
clk => left[5].CLK
clk => left[6].CLK
clk => left[7].CLK
clk => left[8].CLK
clk => left[9].CLK
clk => left[10].CLK
clk => left[11].CLK
clk => left[12].CLK
clk => left[13].CLK
clk => left[14].CLK
clk => left[15].CLK
clk => swap_LN.CLK
clk => update_out_reg.CLK
clk => counter_clear[0].CLK
clk => counter_clear[1].CLK
clk => counter_clear[2].CLK
clk => counter_clear[3].CLK
clk => counter_clear[4].CLK
clk => counter_clear[5].CLK
clk => counter_clear[6].CLK
clk => counter_clear[7].CLK
clk => counter_clear[8].CLK
clk => counter_clear[9].CLK
clk => wren_L_reg.CLK
clk => addr_L_reg[0].CLK
clk => addr_L_reg[1].CLK
clk => addr_L_reg[2].CLK
clk => addr_L_reg[3].CLK
clk => addr_L_reg[4].CLK
clk => addr_L_reg[5].CLK
clk => addr_L_reg[6].CLK
clk => addr_L_reg[7].CLK
clk => addr_L_reg[8].CLK
clk => addr_L_reg[9].CLK
clk => data_L_reg[0].CLK
clk => data_L_reg[1].CLK
clk => data_L_reg[2].CLK
clk => data_L_reg[3].CLK
clk => data_L_reg[4].CLK
clk => data_L_reg[5].CLK
clk => data_L_reg[6].CLK
clk => data_L_reg[7].CLK
clk => data_L_reg[8].CLK
clk => data_L_reg[9].CLK
clk => data_L_reg[10].CLK
clk => data_L_reg[11].CLK
clk => data_L_reg[12].CLK
clk => data_L_reg[13].CLK
clk => data_L_reg[14].CLK
clk => data_L_reg[15].CLK
clk => wren_U_reg.CLK
clk => addr_U_reg[0].CLK
clk => addr_U_reg[1].CLK
clk => addr_U_reg[2].CLK
clk => addr_U_reg[3].CLK
clk => addr_U_reg[4].CLK
clk => addr_U_reg[5].CLK
clk => addr_U_reg[6].CLK
clk => addr_U_reg[7].CLK
clk => addr_U_reg[8].CLK
clk => data_U_reg[0].CLK
clk => data_U_reg[1].CLK
clk => data_U_reg[2].CLK
clk => data_U_reg[3].CLK
clk => data_U_reg[4].CLK
clk => data_U_reg[5].CLK
clk => data_U_reg[6].CLK
clk => data_U_reg[7].CLK
clk => data_U_reg[8].CLK
clk => data_U_reg[9].CLK
clk => data_U_reg[10].CLK
clk => data_U_reg[11].CLK
clk => data_U_reg[12].CLK
clk => data_U_reg[13].CLK
clk => data_U_reg[14].CLK
clk => data_U_reg[15].CLK
clk => SM_sorting~2.DATAIN
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => wren_U_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => wren_L_reg.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => update_out_reg.OUTPUTSELECT
rst => swap_LN.ENA
rst => left[15].ENA
rst => left[14].ENA
rst => left[13].ENA
rst => left[12].ENA
rst => left[11].ENA
rst => left[10].ENA
rst => left[9].ENA
rst => left[8].ENA
rst => left[7].ENA
rst => left[6].ENA
rst => left[5].ENA
rst => left[4].ENA
rst => left[3].ENA
rst => left[2].ENA
rst => left[1].ENA
rst => left[0].ENA
q_U[0] => ~NO_FANOUT~
q_U[1] => ~NO_FANOUT~
q_U[2] => ~NO_FANOUT~
q_U[3] => ~NO_FANOUT~
q_U[4] => ~NO_FANOUT~
q_U[5] => ~NO_FANOUT~
q_U[6] => ~NO_FANOUT~
q_U[7] => ~NO_FANOUT~
q_U[8] => ~NO_FANOUT~
q_U[9] => ~NO_FANOUT~
q_U[10] => ~NO_FANOUT~
q_U[11] => ~NO_FANOUT~
q_U[12] => ~NO_FANOUT~
q_U[13] => ~NO_FANOUT~
q_U[14] => ~NO_FANOUT~
q_U[15] => ~NO_FANOUT~
aux_q_U[0] => LessThan1.IN16
aux_q_U[0] => LessThan2.IN16
aux_q_U[0] => data_L_reg.DATAB
aux_q_U[0] => data_L_reg.DATAB
aux_q_U[1] => LessThan1.IN15
aux_q_U[1] => LessThan2.IN15
aux_q_U[1] => data_L_reg.DATAB
aux_q_U[1] => data_L_reg.DATAB
aux_q_U[2] => LessThan1.IN14
aux_q_U[2] => LessThan2.IN14
aux_q_U[2] => data_L_reg.DATAB
aux_q_U[2] => data_L_reg.DATAB
aux_q_U[3] => LessThan1.IN13
aux_q_U[3] => LessThan2.IN13
aux_q_U[3] => data_L_reg.DATAB
aux_q_U[3] => data_L_reg.DATAB
aux_q_U[4] => LessThan1.IN12
aux_q_U[4] => LessThan2.IN12
aux_q_U[4] => data_L_reg.DATAB
aux_q_U[4] => data_L_reg.DATAB
aux_q_U[5] => LessThan1.IN11
aux_q_U[5] => LessThan2.IN11
aux_q_U[5] => data_L_reg.DATAB
aux_q_U[5] => data_L_reg.DATAB
aux_q_U[6] => LessThan1.IN10
aux_q_U[6] => LessThan2.IN10
aux_q_U[6] => data_L_reg.DATAB
aux_q_U[6] => data_L_reg.DATAB
aux_q_U[7] => LessThan1.IN9
aux_q_U[7] => LessThan2.IN9
aux_q_U[7] => data_L_reg.DATAB
aux_q_U[7] => data_L_reg.DATAB
aux_q_U[8] => LessThan1.IN8
aux_q_U[8] => LessThan2.IN8
aux_q_U[8] => data_L_reg.DATAB
aux_q_U[8] => data_L_reg.DATAB
aux_q_U[9] => LessThan1.IN7
aux_q_U[9] => LessThan2.IN7
aux_q_U[9] => data_L_reg.DATAB
aux_q_U[9] => data_L_reg.DATAB
aux_q_U[10] => LessThan1.IN6
aux_q_U[10] => LessThan2.IN6
aux_q_U[10] => data_L_reg.DATAB
aux_q_U[10] => data_L_reg.DATAB
aux_q_U[11] => LessThan1.IN5
aux_q_U[11] => LessThan2.IN5
aux_q_U[11] => data_L_reg.DATAB
aux_q_U[11] => data_L_reg.DATAB
aux_q_U[12] => LessThan1.IN4
aux_q_U[12] => LessThan2.IN4
aux_q_U[12] => data_L_reg.DATAB
aux_q_U[12] => data_L_reg.DATAB
aux_q_U[13] => LessThan1.IN3
aux_q_U[13] => LessThan2.IN3
aux_q_U[13] => data_L_reg.DATAB
aux_q_U[13] => data_L_reg.DATAB
aux_q_U[14] => LessThan1.IN2
aux_q_U[14] => LessThan2.IN2
aux_q_U[14] => data_L_reg.DATAB
aux_q_U[14] => data_L_reg.DATAB
aux_q_U[15] => LessThan1.IN1
aux_q_U[15] => LessThan2.IN1
aux_q_U[15] => data_L_reg.DATAB
aux_q_U[15] => data_L_reg.DATAB
data_U[0] <= data_U_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_U[1] <= data_U_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_U[2] <= data_U_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_U[3] <= data_U_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_U[4] <= data_U_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_U[5] <= data_U_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_U[6] <= data_U_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_U[7] <= data_U_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_U[8] <= data_U_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_U[9] <= data_U_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_U[10] <= data_U_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_U[11] <= data_U_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_U[12] <= data_U_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_U[13] <= data_U_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_U[14] <= data_U_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_U[15] <= data_U_reg[15].DB_MAX_OUTPUT_PORT_TYPE
addr_U[0] <= addr_U_reg[0].DB_MAX_OUTPUT_PORT_TYPE
addr_U[1] <= addr_U_reg[1].DB_MAX_OUTPUT_PORT_TYPE
addr_U[2] <= addr_U_reg[2].DB_MAX_OUTPUT_PORT_TYPE
addr_U[3] <= addr_U_reg[3].DB_MAX_OUTPUT_PORT_TYPE
addr_U[4] <= addr_U_reg[4].DB_MAX_OUTPUT_PORT_TYPE
addr_U[5] <= addr_U_reg[5].DB_MAX_OUTPUT_PORT_TYPE
addr_U[6] <= addr_U_reg[6].DB_MAX_OUTPUT_PORT_TYPE
addr_U[7] <= addr_U_reg[7].DB_MAX_OUTPUT_PORT_TYPE
addr_U[8] <= addr_U_reg[8].DB_MAX_OUTPUT_PORT_TYPE
wren_U <= wren_U_reg.DB_MAX_OUTPUT_PORT_TYPE
q_L[0] => ~NO_FANOUT~
q_L[1] => ~NO_FANOUT~
q_L[2] => ~NO_FANOUT~
q_L[3] => ~NO_FANOUT~
q_L[4] => ~NO_FANOUT~
q_L[5] => ~NO_FANOUT~
q_L[6] => ~NO_FANOUT~
q_L[7] => ~NO_FANOUT~
q_L[8] => ~NO_FANOUT~
q_L[9] => ~NO_FANOUT~
q_L[10] => ~NO_FANOUT~
q_L[11] => ~NO_FANOUT~
q_L[12] => ~NO_FANOUT~
q_L[13] => ~NO_FANOUT~
q_L[14] => ~NO_FANOUT~
q_L[15] => ~NO_FANOUT~
aux_q_L[0] => LessThan1.IN32
aux_q_L[0] => left.DATAB
aux_q_L[1] => LessThan1.IN31
aux_q_L[1] => left.DATAB
aux_q_L[2] => LessThan1.IN30
aux_q_L[2] => left.DATAB
aux_q_L[3] => LessThan1.IN29
aux_q_L[3] => left.DATAB
aux_q_L[4] => LessThan1.IN28
aux_q_L[4] => left.DATAB
aux_q_L[5] => LessThan1.IN27
aux_q_L[5] => left.DATAB
aux_q_L[6] => LessThan1.IN26
aux_q_L[6] => left.DATAB
aux_q_L[7] => LessThan1.IN25
aux_q_L[7] => left.DATAB
aux_q_L[8] => LessThan1.IN24
aux_q_L[8] => left.DATAB
aux_q_L[9] => LessThan1.IN23
aux_q_L[9] => left.DATAB
aux_q_L[10] => LessThan1.IN22
aux_q_L[10] => left.DATAB
aux_q_L[11] => LessThan1.IN21
aux_q_L[11] => left.DATAB
aux_q_L[12] => LessThan1.IN20
aux_q_L[12] => left.DATAB
aux_q_L[13] => LessThan1.IN19
aux_q_L[13] => left.DATAB
aux_q_L[14] => LessThan1.IN18
aux_q_L[14] => left.DATAB
aux_q_L[15] => LessThan1.IN17
aux_q_L[15] => left.DATAB
aux_q_R[0] => LessThan2.IN32
aux_q_R[0] => LessThan3.IN16
aux_q_R[0] => data_U_reg.DATAB
aux_q_R[1] => LessThan2.IN31
aux_q_R[1] => LessThan3.IN15
aux_q_R[1] => data_U_reg.DATAB
aux_q_R[2] => LessThan2.IN30
aux_q_R[2] => LessThan3.IN14
aux_q_R[2] => data_U_reg.DATAB
aux_q_R[3] => LessThan2.IN29
aux_q_R[3] => LessThan3.IN13
aux_q_R[3] => data_U_reg.DATAB
aux_q_R[4] => LessThan2.IN28
aux_q_R[4] => LessThan3.IN12
aux_q_R[4] => data_U_reg.DATAB
aux_q_R[5] => LessThan2.IN27
aux_q_R[5] => LessThan3.IN11
aux_q_R[5] => data_U_reg.DATAB
aux_q_R[6] => LessThan2.IN26
aux_q_R[6] => LessThan3.IN10
aux_q_R[6] => data_U_reg.DATAB
aux_q_R[7] => LessThan2.IN25
aux_q_R[7] => LessThan3.IN9
aux_q_R[7] => data_U_reg.DATAB
aux_q_R[8] => LessThan2.IN24
aux_q_R[8] => LessThan3.IN8
aux_q_R[8] => data_U_reg.DATAB
aux_q_R[9] => LessThan2.IN23
aux_q_R[9] => LessThan3.IN7
aux_q_R[9] => data_U_reg.DATAB
aux_q_R[10] => LessThan2.IN22
aux_q_R[10] => LessThan3.IN6
aux_q_R[10] => data_U_reg.DATAB
aux_q_R[11] => LessThan2.IN21
aux_q_R[11] => LessThan3.IN5
aux_q_R[11] => data_U_reg.DATAB
aux_q_R[12] => LessThan2.IN20
aux_q_R[12] => LessThan3.IN4
aux_q_R[12] => data_U_reg.DATAB
aux_q_R[13] => LessThan2.IN19
aux_q_R[13] => LessThan3.IN3
aux_q_R[13] => data_U_reg.DATAB
aux_q_R[14] => LessThan2.IN18
aux_q_R[14] => LessThan3.IN2
aux_q_R[14] => data_U_reg.DATAB
aux_q_R[15] => LessThan2.IN17
aux_q_R[15] => LessThan3.IN1
aux_q_R[15] => data_U_reg.DATAB
data_L[0] <= data_L_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_L[1] <= data_L_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_L[2] <= data_L_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_L[3] <= data_L_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_L[4] <= data_L_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_L[5] <= data_L_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_L[6] <= data_L_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_L[7] <= data_L_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_L[8] <= data_L_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_L[9] <= data_L_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_L[10] <= data_L_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_L[11] <= data_L_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_L[12] <= data_L_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_L[13] <= data_L_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_L[14] <= data_L_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_L[15] <= data_L_reg[15].DB_MAX_OUTPUT_PORT_TYPE
addr_L[0] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[1] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[2] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[3] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[4] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[5] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[6] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[7] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[8] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[9] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
wren_L <= wren_L_reg.DB_MAX_OUTPUT_PORT_TYPE
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => wren_U_reg.OUTPUTSELECT
initialize => wren_L_reg.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => Selector0.IN3
initialize => SM_sorting.DATAB
update_out <= update_out_reg.DB_MAX_OUTPUT_PORT_TYPE
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
address_updated_out[0] <= addr_L_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[1] <= addr_L_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[2] <= addr_L_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[3] <= addr_L_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[4] <= addr_L_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[5] <= addr_L_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[6] <= addr_L_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[7] <= addr_L_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[8] <= address_updated_out.DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[9] <= address_updated_out.DB_MAX_OUTPUT_PORT_TYPE
address_updated_in[0] => addr_U_reg.DATAB
address_updated_in[0] => addr_L_reg.DATAB
address_updated_in[0] => Selector25.IN3
address_updated_in[0] => Selector52.IN3
address_updated_in[0] => addr_L.DATAB
address_updated_in[0] => addr_L.DATAB
address_updated_in[1] => addr_U_reg.DATAB
address_updated_in[1] => addr_L_reg.DATAB
address_updated_in[1] => Selector24.IN3
address_updated_in[1] => Selector51.IN3
address_updated_in[1] => addr_L.DATAB
address_updated_in[1] => addr_L.DATAB
address_updated_in[2] => addr_U_reg.DATAB
address_updated_in[2] => addr_L_reg.DATAB
address_updated_in[2] => Selector23.IN3
address_updated_in[2] => Selector50.IN3
address_updated_in[2] => addr_L.DATAB
address_updated_in[2] => addr_L.DATAB
address_updated_in[3] => addr_U_reg.DATAB
address_updated_in[3] => addr_L_reg.DATAB
address_updated_in[3] => Selector22.IN3
address_updated_in[3] => Selector49.IN3
address_updated_in[3] => addr_L.DATAB
address_updated_in[3] => addr_L.DATAB
address_updated_in[4] => addr_U_reg.DATAB
address_updated_in[4] => addr_L_reg.DATAB
address_updated_in[4] => Selector21.IN3
address_updated_in[4] => Selector48.IN3
address_updated_in[4] => addr_L.DATAB
address_updated_in[4] => addr_L.DATAB
address_updated_in[5] => addr_U_reg.DATAB
address_updated_in[5] => addr_L_reg.DATAB
address_updated_in[5] => Selector20.IN3
address_updated_in[5] => Selector47.IN3
address_updated_in[5] => addr_L.DATAB
address_updated_in[5] => addr_L.DATAB
address_updated_in[6] => addr_U_reg.DATAB
address_updated_in[6] => addr_L_reg.DATAB
address_updated_in[6] => Selector19.IN3
address_updated_in[6] => Selector46.IN3
address_updated_in[6] => addr_L.DATAB
address_updated_in[6] => addr_L.DATAB
address_updated_in[7] => addr_U_reg.DATAB
address_updated_in[7] => addr_L_reg.DATAB
address_updated_in[7] => Selector18.IN3
address_updated_in[7] => Selector45.IN3
address_updated_in[7] => addr_L.DATAB
address_updated_in[7] => addr_L.DATAB
address_updated_in[8] => addr_U_reg.DATAB
address_updated_in[8] => addr_L_reg.DATAB
address_updated_in[8] => Selector17.IN3
address_updated_in[8] => Add1.IN2
address_updated_in[8] => addr_L.DATAB


|heapsort|RAM_2_port_gen:RAM_LEVEL_10
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|heapsort|RAM_2_port_gen:RAM_LEVEL_10|altsyncram:altsyncram_component
wren_a => altsyncram_chh2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_chh2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_chh2:auto_generated.data_a[0]
data_a[1] => altsyncram_chh2:auto_generated.data_a[1]
data_a[2] => altsyncram_chh2:auto_generated.data_a[2]
data_a[3] => altsyncram_chh2:auto_generated.data_a[3]
data_a[4] => altsyncram_chh2:auto_generated.data_a[4]
data_a[5] => altsyncram_chh2:auto_generated.data_a[5]
data_a[6] => altsyncram_chh2:auto_generated.data_a[6]
data_a[7] => altsyncram_chh2:auto_generated.data_a[7]
data_a[8] => altsyncram_chh2:auto_generated.data_a[8]
data_a[9] => altsyncram_chh2:auto_generated.data_a[9]
data_a[10] => altsyncram_chh2:auto_generated.data_a[10]
data_a[11] => altsyncram_chh2:auto_generated.data_a[11]
data_a[12] => altsyncram_chh2:auto_generated.data_a[12]
data_a[13] => altsyncram_chh2:auto_generated.data_a[13]
data_a[14] => altsyncram_chh2:auto_generated.data_a[14]
data_a[15] => altsyncram_chh2:auto_generated.data_a[15]
data_b[0] => altsyncram_chh2:auto_generated.data_b[0]
data_b[1] => altsyncram_chh2:auto_generated.data_b[1]
data_b[2] => altsyncram_chh2:auto_generated.data_b[2]
data_b[3] => altsyncram_chh2:auto_generated.data_b[3]
data_b[4] => altsyncram_chh2:auto_generated.data_b[4]
data_b[5] => altsyncram_chh2:auto_generated.data_b[5]
data_b[6] => altsyncram_chh2:auto_generated.data_b[6]
data_b[7] => altsyncram_chh2:auto_generated.data_b[7]
data_b[8] => altsyncram_chh2:auto_generated.data_b[8]
data_b[9] => altsyncram_chh2:auto_generated.data_b[9]
data_b[10] => altsyncram_chh2:auto_generated.data_b[10]
data_b[11] => altsyncram_chh2:auto_generated.data_b[11]
data_b[12] => altsyncram_chh2:auto_generated.data_b[12]
data_b[13] => altsyncram_chh2:auto_generated.data_b[13]
data_b[14] => altsyncram_chh2:auto_generated.data_b[14]
data_b[15] => altsyncram_chh2:auto_generated.data_b[15]
address_a[0] => altsyncram_chh2:auto_generated.address_a[0]
address_a[1] => altsyncram_chh2:auto_generated.address_a[1]
address_a[2] => altsyncram_chh2:auto_generated.address_a[2]
address_a[3] => altsyncram_chh2:auto_generated.address_a[3]
address_a[4] => altsyncram_chh2:auto_generated.address_a[4]
address_a[5] => altsyncram_chh2:auto_generated.address_a[5]
address_a[6] => altsyncram_chh2:auto_generated.address_a[6]
address_a[7] => altsyncram_chh2:auto_generated.address_a[7]
address_a[8] => altsyncram_chh2:auto_generated.address_a[8]
address_a[9] => altsyncram_chh2:auto_generated.address_a[9]
address_b[0] => altsyncram_chh2:auto_generated.address_b[0]
address_b[1] => altsyncram_chh2:auto_generated.address_b[1]
address_b[2] => altsyncram_chh2:auto_generated.address_b[2]
address_b[3] => altsyncram_chh2:auto_generated.address_b[3]
address_b[4] => altsyncram_chh2:auto_generated.address_b[4]
address_b[5] => altsyncram_chh2:auto_generated.address_b[5]
address_b[6] => altsyncram_chh2:auto_generated.address_b[6]
address_b[7] => altsyncram_chh2:auto_generated.address_b[7]
address_b[8] => altsyncram_chh2:auto_generated.address_b[8]
address_b[9] => altsyncram_chh2:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_chh2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_chh2:auto_generated.q_a[0]
q_a[1] <= altsyncram_chh2:auto_generated.q_a[1]
q_a[2] <= altsyncram_chh2:auto_generated.q_a[2]
q_a[3] <= altsyncram_chh2:auto_generated.q_a[3]
q_a[4] <= altsyncram_chh2:auto_generated.q_a[4]
q_a[5] <= altsyncram_chh2:auto_generated.q_a[5]
q_a[6] <= altsyncram_chh2:auto_generated.q_a[6]
q_a[7] <= altsyncram_chh2:auto_generated.q_a[7]
q_a[8] <= altsyncram_chh2:auto_generated.q_a[8]
q_a[9] <= altsyncram_chh2:auto_generated.q_a[9]
q_a[10] <= altsyncram_chh2:auto_generated.q_a[10]
q_a[11] <= altsyncram_chh2:auto_generated.q_a[11]
q_a[12] <= altsyncram_chh2:auto_generated.q_a[12]
q_a[13] <= altsyncram_chh2:auto_generated.q_a[13]
q_a[14] <= altsyncram_chh2:auto_generated.q_a[14]
q_a[15] <= altsyncram_chh2:auto_generated.q_a[15]
q_b[0] <= altsyncram_chh2:auto_generated.q_b[0]
q_b[1] <= altsyncram_chh2:auto_generated.q_b[1]
q_b[2] <= altsyncram_chh2:auto_generated.q_b[2]
q_b[3] <= altsyncram_chh2:auto_generated.q_b[3]
q_b[4] <= altsyncram_chh2:auto_generated.q_b[4]
q_b[5] <= altsyncram_chh2:auto_generated.q_b[5]
q_b[6] <= altsyncram_chh2:auto_generated.q_b[6]
q_b[7] <= altsyncram_chh2:auto_generated.q_b[7]
q_b[8] <= altsyncram_chh2:auto_generated.q_b[8]
q_b[9] <= altsyncram_chh2:auto_generated.q_b[9]
q_b[10] <= altsyncram_chh2:auto_generated.q_b[10]
q_b[11] <= altsyncram_chh2:auto_generated.q_b[11]
q_b[12] <= altsyncram_chh2:auto_generated.q_b[12]
q_b[13] <= altsyncram_chh2:auto_generated.q_b[13]
q_b[14] <= altsyncram_chh2:auto_generated.q_b[14]
q_b[15] <= altsyncram_chh2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|heapsort|RAM_2_port_gen:RAM_LEVEL_10|altsyncram:altsyncram_component|altsyncram_chh2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ~NO_FANOUT~
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|heapsort|sorting_node:sorting_node_10
clk => left[0].CLK
clk => left[1].CLK
clk => left[2].CLK
clk => left[3].CLK
clk => left[4].CLK
clk => left[5].CLK
clk => left[6].CLK
clk => left[7].CLK
clk => left[8].CLK
clk => left[9].CLK
clk => left[10].CLK
clk => left[11].CLK
clk => left[12].CLK
clk => left[13].CLK
clk => left[14].CLK
clk => left[15].CLK
clk => swap_LN.CLK
clk => update_out_reg.CLK
clk => counter_clear[0].CLK
clk => counter_clear[1].CLK
clk => counter_clear[2].CLK
clk => counter_clear[3].CLK
clk => counter_clear[4].CLK
clk => counter_clear[5].CLK
clk => counter_clear[6].CLK
clk => counter_clear[7].CLK
clk => counter_clear[8].CLK
clk => counter_clear[9].CLK
clk => counter_clear[10].CLK
clk => wren_L_reg.CLK
clk => addr_L_reg[0].CLK
clk => addr_L_reg[1].CLK
clk => addr_L_reg[2].CLK
clk => addr_L_reg[3].CLK
clk => addr_L_reg[4].CLK
clk => addr_L_reg[5].CLK
clk => addr_L_reg[6].CLK
clk => addr_L_reg[7].CLK
clk => addr_L_reg[8].CLK
clk => addr_L_reg[9].CLK
clk => addr_L_reg[10].CLK
clk => data_L_reg[0].CLK
clk => data_L_reg[1].CLK
clk => data_L_reg[2].CLK
clk => data_L_reg[3].CLK
clk => data_L_reg[4].CLK
clk => data_L_reg[5].CLK
clk => data_L_reg[6].CLK
clk => data_L_reg[7].CLK
clk => data_L_reg[8].CLK
clk => data_L_reg[9].CLK
clk => data_L_reg[10].CLK
clk => data_L_reg[11].CLK
clk => data_L_reg[12].CLK
clk => data_L_reg[13].CLK
clk => data_L_reg[14].CLK
clk => data_L_reg[15].CLK
clk => wren_U_reg.CLK
clk => addr_U_reg[0].CLK
clk => addr_U_reg[1].CLK
clk => addr_U_reg[2].CLK
clk => addr_U_reg[3].CLK
clk => addr_U_reg[4].CLK
clk => addr_U_reg[5].CLK
clk => addr_U_reg[6].CLK
clk => addr_U_reg[7].CLK
clk => addr_U_reg[8].CLK
clk => addr_U_reg[9].CLK
clk => data_U_reg[0].CLK
clk => data_U_reg[1].CLK
clk => data_U_reg[2].CLK
clk => data_U_reg[3].CLK
clk => data_U_reg[4].CLK
clk => data_U_reg[5].CLK
clk => data_U_reg[6].CLK
clk => data_U_reg[7].CLK
clk => data_U_reg[8].CLK
clk => data_U_reg[9].CLK
clk => data_U_reg[10].CLK
clk => data_U_reg[11].CLK
clk => data_U_reg[12].CLK
clk => data_U_reg[13].CLK
clk => data_U_reg[14].CLK
clk => data_U_reg[15].CLK
clk => SM_sorting~2.DATAIN
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => SM_sorting.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => data_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => addr_U_reg.OUTPUTSELECT
rst => wren_U_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => data_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => addr_L_reg.OUTPUTSELECT
rst => wren_L_reg.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => counter_clear.OUTPUTSELECT
rst => update_out_reg.OUTPUTSELECT
rst => swap_LN.ENA
rst => left[15].ENA
rst => left[14].ENA
rst => left[13].ENA
rst => left[12].ENA
rst => left[11].ENA
rst => left[10].ENA
rst => left[9].ENA
rst => left[8].ENA
rst => left[7].ENA
rst => left[6].ENA
rst => left[5].ENA
rst => left[4].ENA
rst => left[3].ENA
rst => left[2].ENA
rst => left[1].ENA
rst => left[0].ENA
q_U[0] => ~NO_FANOUT~
q_U[1] => ~NO_FANOUT~
q_U[2] => ~NO_FANOUT~
q_U[3] => ~NO_FANOUT~
q_U[4] => ~NO_FANOUT~
q_U[5] => ~NO_FANOUT~
q_U[6] => ~NO_FANOUT~
q_U[7] => ~NO_FANOUT~
q_U[8] => ~NO_FANOUT~
q_U[9] => ~NO_FANOUT~
q_U[10] => ~NO_FANOUT~
q_U[11] => ~NO_FANOUT~
q_U[12] => ~NO_FANOUT~
q_U[13] => ~NO_FANOUT~
q_U[14] => ~NO_FANOUT~
q_U[15] => ~NO_FANOUT~
aux_q_U[0] => LessThan1.IN16
aux_q_U[0] => LessThan2.IN16
aux_q_U[0] => data_L_reg.DATAB
aux_q_U[0] => data_L_reg.DATAB
aux_q_U[1] => LessThan1.IN15
aux_q_U[1] => LessThan2.IN15
aux_q_U[1] => data_L_reg.DATAB
aux_q_U[1] => data_L_reg.DATAB
aux_q_U[2] => LessThan1.IN14
aux_q_U[2] => LessThan2.IN14
aux_q_U[2] => data_L_reg.DATAB
aux_q_U[2] => data_L_reg.DATAB
aux_q_U[3] => LessThan1.IN13
aux_q_U[3] => LessThan2.IN13
aux_q_U[3] => data_L_reg.DATAB
aux_q_U[3] => data_L_reg.DATAB
aux_q_U[4] => LessThan1.IN12
aux_q_U[4] => LessThan2.IN12
aux_q_U[4] => data_L_reg.DATAB
aux_q_U[4] => data_L_reg.DATAB
aux_q_U[5] => LessThan1.IN11
aux_q_U[5] => LessThan2.IN11
aux_q_U[5] => data_L_reg.DATAB
aux_q_U[5] => data_L_reg.DATAB
aux_q_U[6] => LessThan1.IN10
aux_q_U[6] => LessThan2.IN10
aux_q_U[6] => data_L_reg.DATAB
aux_q_U[6] => data_L_reg.DATAB
aux_q_U[7] => LessThan1.IN9
aux_q_U[7] => LessThan2.IN9
aux_q_U[7] => data_L_reg.DATAB
aux_q_U[7] => data_L_reg.DATAB
aux_q_U[8] => LessThan1.IN8
aux_q_U[8] => LessThan2.IN8
aux_q_U[8] => data_L_reg.DATAB
aux_q_U[8] => data_L_reg.DATAB
aux_q_U[9] => LessThan1.IN7
aux_q_U[9] => LessThan2.IN7
aux_q_U[9] => data_L_reg.DATAB
aux_q_U[9] => data_L_reg.DATAB
aux_q_U[10] => LessThan1.IN6
aux_q_U[10] => LessThan2.IN6
aux_q_U[10] => data_L_reg.DATAB
aux_q_U[10] => data_L_reg.DATAB
aux_q_U[11] => LessThan1.IN5
aux_q_U[11] => LessThan2.IN5
aux_q_U[11] => data_L_reg.DATAB
aux_q_U[11] => data_L_reg.DATAB
aux_q_U[12] => LessThan1.IN4
aux_q_U[12] => LessThan2.IN4
aux_q_U[12] => data_L_reg.DATAB
aux_q_U[12] => data_L_reg.DATAB
aux_q_U[13] => LessThan1.IN3
aux_q_U[13] => LessThan2.IN3
aux_q_U[13] => data_L_reg.DATAB
aux_q_U[13] => data_L_reg.DATAB
aux_q_U[14] => LessThan1.IN2
aux_q_U[14] => LessThan2.IN2
aux_q_U[14] => data_L_reg.DATAB
aux_q_U[14] => data_L_reg.DATAB
aux_q_U[15] => LessThan1.IN1
aux_q_U[15] => LessThan2.IN1
aux_q_U[15] => data_L_reg.DATAB
aux_q_U[15] => data_L_reg.DATAB
data_U[0] <= data_U_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_U[1] <= data_U_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_U[2] <= data_U_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_U[3] <= data_U_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_U[4] <= data_U_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_U[5] <= data_U_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_U[6] <= data_U_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_U[7] <= data_U_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_U[8] <= data_U_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_U[9] <= data_U_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_U[10] <= data_U_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_U[11] <= data_U_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_U[12] <= data_U_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_U[13] <= data_U_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_U[14] <= data_U_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_U[15] <= data_U_reg[15].DB_MAX_OUTPUT_PORT_TYPE
addr_U[0] <= addr_U_reg[0].DB_MAX_OUTPUT_PORT_TYPE
addr_U[1] <= addr_U_reg[1].DB_MAX_OUTPUT_PORT_TYPE
addr_U[2] <= addr_U_reg[2].DB_MAX_OUTPUT_PORT_TYPE
addr_U[3] <= addr_U_reg[3].DB_MAX_OUTPUT_PORT_TYPE
addr_U[4] <= addr_U_reg[4].DB_MAX_OUTPUT_PORT_TYPE
addr_U[5] <= addr_U_reg[5].DB_MAX_OUTPUT_PORT_TYPE
addr_U[6] <= addr_U_reg[6].DB_MAX_OUTPUT_PORT_TYPE
addr_U[7] <= addr_U_reg[7].DB_MAX_OUTPUT_PORT_TYPE
addr_U[8] <= addr_U_reg[8].DB_MAX_OUTPUT_PORT_TYPE
addr_U[9] <= addr_U_reg[9].DB_MAX_OUTPUT_PORT_TYPE
wren_U <= wren_U_reg.DB_MAX_OUTPUT_PORT_TYPE
q_L[0] => ~NO_FANOUT~
q_L[1] => ~NO_FANOUT~
q_L[2] => ~NO_FANOUT~
q_L[3] => ~NO_FANOUT~
q_L[4] => ~NO_FANOUT~
q_L[5] => ~NO_FANOUT~
q_L[6] => ~NO_FANOUT~
q_L[7] => ~NO_FANOUT~
q_L[8] => ~NO_FANOUT~
q_L[9] => ~NO_FANOUT~
q_L[10] => ~NO_FANOUT~
q_L[11] => ~NO_FANOUT~
q_L[12] => ~NO_FANOUT~
q_L[13] => ~NO_FANOUT~
q_L[14] => ~NO_FANOUT~
q_L[15] => ~NO_FANOUT~
aux_q_L[0] => LessThan1.IN32
aux_q_L[0] => left.DATAB
aux_q_L[1] => LessThan1.IN31
aux_q_L[1] => left.DATAB
aux_q_L[2] => LessThan1.IN30
aux_q_L[2] => left.DATAB
aux_q_L[3] => LessThan1.IN29
aux_q_L[3] => left.DATAB
aux_q_L[4] => LessThan1.IN28
aux_q_L[4] => left.DATAB
aux_q_L[5] => LessThan1.IN27
aux_q_L[5] => left.DATAB
aux_q_L[6] => LessThan1.IN26
aux_q_L[6] => left.DATAB
aux_q_L[7] => LessThan1.IN25
aux_q_L[7] => left.DATAB
aux_q_L[8] => LessThan1.IN24
aux_q_L[8] => left.DATAB
aux_q_L[9] => LessThan1.IN23
aux_q_L[9] => left.DATAB
aux_q_L[10] => LessThan1.IN22
aux_q_L[10] => left.DATAB
aux_q_L[11] => LessThan1.IN21
aux_q_L[11] => left.DATAB
aux_q_L[12] => LessThan1.IN20
aux_q_L[12] => left.DATAB
aux_q_L[13] => LessThan1.IN19
aux_q_L[13] => left.DATAB
aux_q_L[14] => LessThan1.IN18
aux_q_L[14] => left.DATAB
aux_q_L[15] => LessThan1.IN17
aux_q_L[15] => left.DATAB
aux_q_R[0] => LessThan2.IN32
aux_q_R[0] => LessThan3.IN16
aux_q_R[0] => data_U_reg.DATAB
aux_q_R[1] => LessThan2.IN31
aux_q_R[1] => LessThan3.IN15
aux_q_R[1] => data_U_reg.DATAB
aux_q_R[2] => LessThan2.IN30
aux_q_R[2] => LessThan3.IN14
aux_q_R[2] => data_U_reg.DATAB
aux_q_R[3] => LessThan2.IN29
aux_q_R[3] => LessThan3.IN13
aux_q_R[3] => data_U_reg.DATAB
aux_q_R[4] => LessThan2.IN28
aux_q_R[4] => LessThan3.IN12
aux_q_R[4] => data_U_reg.DATAB
aux_q_R[5] => LessThan2.IN27
aux_q_R[5] => LessThan3.IN11
aux_q_R[5] => data_U_reg.DATAB
aux_q_R[6] => LessThan2.IN26
aux_q_R[6] => LessThan3.IN10
aux_q_R[6] => data_U_reg.DATAB
aux_q_R[7] => LessThan2.IN25
aux_q_R[7] => LessThan3.IN9
aux_q_R[7] => data_U_reg.DATAB
aux_q_R[8] => LessThan2.IN24
aux_q_R[8] => LessThan3.IN8
aux_q_R[8] => data_U_reg.DATAB
aux_q_R[9] => LessThan2.IN23
aux_q_R[9] => LessThan3.IN7
aux_q_R[9] => data_U_reg.DATAB
aux_q_R[10] => LessThan2.IN22
aux_q_R[10] => LessThan3.IN6
aux_q_R[10] => data_U_reg.DATAB
aux_q_R[11] => LessThan2.IN21
aux_q_R[11] => LessThan3.IN5
aux_q_R[11] => data_U_reg.DATAB
aux_q_R[12] => LessThan2.IN20
aux_q_R[12] => LessThan3.IN4
aux_q_R[12] => data_U_reg.DATAB
aux_q_R[13] => LessThan2.IN19
aux_q_R[13] => LessThan3.IN3
aux_q_R[13] => data_U_reg.DATAB
aux_q_R[14] => LessThan2.IN18
aux_q_R[14] => LessThan3.IN2
aux_q_R[14] => data_U_reg.DATAB
aux_q_R[15] => LessThan2.IN17
aux_q_R[15] => LessThan3.IN1
aux_q_R[15] => data_U_reg.DATAB
data_L[0] <= data_L_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_L[1] <= data_L_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_L[2] <= data_L_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_L[3] <= data_L_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_L[4] <= data_L_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_L[5] <= data_L_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_L[6] <= data_L_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_L[7] <= data_L_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_L[8] <= data_L_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_L[9] <= data_L_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_L[10] <= data_L_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_L[11] <= data_L_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_L[12] <= data_L_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_L[13] <= data_L_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_L[14] <= data_L_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_L[15] <= data_L_reg[15].DB_MAX_OUTPUT_PORT_TYPE
addr_L[0] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[1] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[2] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[3] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[4] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[5] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[6] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[7] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[8] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[9] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
addr_L[10] <= addr_L.DB_MAX_OUTPUT_PORT_TYPE
wren_L <= wren_L_reg.DB_MAX_OUTPUT_PORT_TYPE
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => data_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => addr_U_reg.OUTPUTSELECT
initialize => wren_U_reg.OUTPUTSELECT
initialize => wren_L_reg.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => counter_clear.OUTPUTSELECT
initialize => Selector0.IN3
initialize => SM_sorting.DATAB
update_out <= update_out_reg.DB_MAX_OUTPUT_PORT_TYPE
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_U_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
update_in => addr_L_reg.OUTPUTSELECT
address_updated_out[0] <= addr_L_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[1] <= addr_L_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[2] <= addr_L_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[3] <= addr_L_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[4] <= addr_L_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[5] <= addr_L_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[6] <= addr_L_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[7] <= addr_L_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[8] <= addr_L_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[9] <= address_updated_out.DB_MAX_OUTPUT_PORT_TYPE
address_updated_out[10] <= address_updated_out.DB_MAX_OUTPUT_PORT_TYPE
address_updated_in[0] => addr_U_reg.DATAB
address_updated_in[0] => addr_L_reg.DATAB
address_updated_in[0] => Selector26.IN3
address_updated_in[0] => Selector54.IN3
address_updated_in[0] => addr_L.DATAB
address_updated_in[0] => addr_L.DATAB
address_updated_in[1] => addr_U_reg.DATAB
address_updated_in[1] => addr_L_reg.DATAB
address_updated_in[1] => Selector25.IN3
address_updated_in[1] => Selector53.IN3
address_updated_in[1] => addr_L.DATAB
address_updated_in[1] => addr_L.DATAB
address_updated_in[2] => addr_U_reg.DATAB
address_updated_in[2] => addr_L_reg.DATAB
address_updated_in[2] => Selector24.IN3
address_updated_in[2] => Selector52.IN3
address_updated_in[2] => addr_L.DATAB
address_updated_in[2] => addr_L.DATAB
address_updated_in[3] => addr_U_reg.DATAB
address_updated_in[3] => addr_L_reg.DATAB
address_updated_in[3] => Selector23.IN3
address_updated_in[3] => Selector51.IN3
address_updated_in[3] => addr_L.DATAB
address_updated_in[3] => addr_L.DATAB
address_updated_in[4] => addr_U_reg.DATAB
address_updated_in[4] => addr_L_reg.DATAB
address_updated_in[4] => Selector22.IN3
address_updated_in[4] => Selector50.IN3
address_updated_in[4] => addr_L.DATAB
address_updated_in[4] => addr_L.DATAB
address_updated_in[5] => addr_U_reg.DATAB
address_updated_in[5] => addr_L_reg.DATAB
address_updated_in[5] => Selector21.IN3
address_updated_in[5] => Selector49.IN3
address_updated_in[5] => addr_L.DATAB
address_updated_in[5] => addr_L.DATAB
address_updated_in[6] => addr_U_reg.DATAB
address_updated_in[6] => addr_L_reg.DATAB
address_updated_in[6] => Selector20.IN3
address_updated_in[6] => Selector48.IN3
address_updated_in[6] => addr_L.DATAB
address_updated_in[6] => addr_L.DATAB
address_updated_in[7] => addr_U_reg.DATAB
address_updated_in[7] => addr_L_reg.DATAB
address_updated_in[7] => Selector19.IN3
address_updated_in[7] => Selector47.IN3
address_updated_in[7] => addr_L.DATAB
address_updated_in[7] => addr_L.DATAB
address_updated_in[8] => addr_U_reg.DATAB
address_updated_in[8] => addr_L_reg.DATAB
address_updated_in[8] => Selector18.IN3
address_updated_in[8] => Selector46.IN3
address_updated_in[8] => addr_L.DATAB
address_updated_in[8] => addr_L.DATAB
address_updated_in[9] => addr_U_reg.DATAB
address_updated_in[9] => addr_L_reg.DATAB
address_updated_in[9] => Selector17.IN3
address_updated_in[9] => Add1.IN2
address_updated_in[9] => addr_L.DATAB


|heapsort|RAM_2_port_gen:RAM_LEVEL_11
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|heapsort|RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component
wren_a => altsyncram_ckh2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_ckh2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ckh2:auto_generated.data_a[0]
data_a[1] => altsyncram_ckh2:auto_generated.data_a[1]
data_a[2] => altsyncram_ckh2:auto_generated.data_a[2]
data_a[3] => altsyncram_ckh2:auto_generated.data_a[3]
data_a[4] => altsyncram_ckh2:auto_generated.data_a[4]
data_a[5] => altsyncram_ckh2:auto_generated.data_a[5]
data_a[6] => altsyncram_ckh2:auto_generated.data_a[6]
data_a[7] => altsyncram_ckh2:auto_generated.data_a[7]
data_a[8] => altsyncram_ckh2:auto_generated.data_a[8]
data_a[9] => altsyncram_ckh2:auto_generated.data_a[9]
data_a[10] => altsyncram_ckh2:auto_generated.data_a[10]
data_a[11] => altsyncram_ckh2:auto_generated.data_a[11]
data_a[12] => altsyncram_ckh2:auto_generated.data_a[12]
data_a[13] => altsyncram_ckh2:auto_generated.data_a[13]
data_a[14] => altsyncram_ckh2:auto_generated.data_a[14]
data_a[15] => altsyncram_ckh2:auto_generated.data_a[15]
data_b[0] => altsyncram_ckh2:auto_generated.data_b[0]
data_b[1] => altsyncram_ckh2:auto_generated.data_b[1]
data_b[2] => altsyncram_ckh2:auto_generated.data_b[2]
data_b[3] => altsyncram_ckh2:auto_generated.data_b[3]
data_b[4] => altsyncram_ckh2:auto_generated.data_b[4]
data_b[5] => altsyncram_ckh2:auto_generated.data_b[5]
data_b[6] => altsyncram_ckh2:auto_generated.data_b[6]
data_b[7] => altsyncram_ckh2:auto_generated.data_b[7]
data_b[8] => altsyncram_ckh2:auto_generated.data_b[8]
data_b[9] => altsyncram_ckh2:auto_generated.data_b[9]
data_b[10] => altsyncram_ckh2:auto_generated.data_b[10]
data_b[11] => altsyncram_ckh2:auto_generated.data_b[11]
data_b[12] => altsyncram_ckh2:auto_generated.data_b[12]
data_b[13] => altsyncram_ckh2:auto_generated.data_b[13]
data_b[14] => altsyncram_ckh2:auto_generated.data_b[14]
data_b[15] => altsyncram_ckh2:auto_generated.data_b[15]
address_a[0] => altsyncram_ckh2:auto_generated.address_a[0]
address_a[1] => altsyncram_ckh2:auto_generated.address_a[1]
address_a[2] => altsyncram_ckh2:auto_generated.address_a[2]
address_a[3] => altsyncram_ckh2:auto_generated.address_a[3]
address_a[4] => altsyncram_ckh2:auto_generated.address_a[4]
address_a[5] => altsyncram_ckh2:auto_generated.address_a[5]
address_a[6] => altsyncram_ckh2:auto_generated.address_a[6]
address_a[7] => altsyncram_ckh2:auto_generated.address_a[7]
address_a[8] => altsyncram_ckh2:auto_generated.address_a[8]
address_a[9] => altsyncram_ckh2:auto_generated.address_a[9]
address_a[10] => altsyncram_ckh2:auto_generated.address_a[10]
address_b[0] => altsyncram_ckh2:auto_generated.address_b[0]
address_b[1] => altsyncram_ckh2:auto_generated.address_b[1]
address_b[2] => altsyncram_ckh2:auto_generated.address_b[2]
address_b[3] => altsyncram_ckh2:auto_generated.address_b[3]
address_b[4] => altsyncram_ckh2:auto_generated.address_b[4]
address_b[5] => altsyncram_ckh2:auto_generated.address_b[5]
address_b[6] => altsyncram_ckh2:auto_generated.address_b[6]
address_b[7] => altsyncram_ckh2:auto_generated.address_b[7]
address_b[8] => altsyncram_ckh2:auto_generated.address_b[8]
address_b[9] => altsyncram_ckh2:auto_generated.address_b[9]
address_b[10] => altsyncram_ckh2:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ckh2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ckh2:auto_generated.q_a[0]
q_a[1] <= altsyncram_ckh2:auto_generated.q_a[1]
q_a[2] <= altsyncram_ckh2:auto_generated.q_a[2]
q_a[3] <= altsyncram_ckh2:auto_generated.q_a[3]
q_a[4] <= altsyncram_ckh2:auto_generated.q_a[4]
q_a[5] <= altsyncram_ckh2:auto_generated.q_a[5]
q_a[6] <= altsyncram_ckh2:auto_generated.q_a[6]
q_a[7] <= altsyncram_ckh2:auto_generated.q_a[7]
q_a[8] <= altsyncram_ckh2:auto_generated.q_a[8]
q_a[9] <= altsyncram_ckh2:auto_generated.q_a[9]
q_a[10] <= altsyncram_ckh2:auto_generated.q_a[10]
q_a[11] <= altsyncram_ckh2:auto_generated.q_a[11]
q_a[12] <= altsyncram_ckh2:auto_generated.q_a[12]
q_a[13] <= altsyncram_ckh2:auto_generated.q_a[13]
q_a[14] <= altsyncram_ckh2:auto_generated.q_a[14]
q_a[15] <= altsyncram_ckh2:auto_generated.q_a[15]
q_b[0] <= altsyncram_ckh2:auto_generated.q_b[0]
q_b[1] <= altsyncram_ckh2:auto_generated.q_b[1]
q_b[2] <= altsyncram_ckh2:auto_generated.q_b[2]
q_b[3] <= altsyncram_ckh2:auto_generated.q_b[3]
q_b[4] <= altsyncram_ckh2:auto_generated.q_b[4]
q_b[5] <= altsyncram_ckh2:auto_generated.q_b[5]
q_b[6] <= altsyncram_ckh2:auto_generated.q_b[6]
q_b[7] <= altsyncram_ckh2:auto_generated.q_b[7]
q_b[8] <= altsyncram_ckh2:auto_generated.q_b[8]
q_b[9] <= altsyncram_ckh2:auto_generated.q_b[9]
q_b[10] <= altsyncram_ckh2:auto_generated.q_b[10]
q_b[11] <= altsyncram_ckh2:auto_generated.q_b[11]
q_b[12] <= altsyncram_ckh2:auto_generated.q_b[12]
q_b[13] <= altsyncram_ckh2:auto_generated.q_b[13]
q_b[14] <= altsyncram_ckh2:auto_generated.q_b[14]
q_b[15] <= altsyncram_ckh2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|heapsort|RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ~NO_FANOUT~
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


