
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9908
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1002.906 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_2n_div_test' [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/BaseModules/clk_2n_div_test_v1_01.v:39]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_2n_div_test' (1#1) [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/BaseModules/clk_2n_div_test_v1_01.v:39]
INFO: [Synth 8-6157] synthesizing module 'brainiac' [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/new/brainiac.v:24]
INFO: [Synth 8-6157] synthesizing module 'fsm' [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/new/fsm.v:23]
	Parameter st_inst_plus bound to: 4'b0000 
	Parameter st_inst_minus bound to: 4'b0001 
	Parameter st_inst_right bound to: 4'b0010 
	Parameter st_inst_left bound to: 4'b0011 
	Parameter st_inst_enter bound to: 4'b0100 
	Parameter st_inst_exit bound to: 4'b0101 
	Parameter st_inst_output bound to: 4'b0110 
	Parameter st_inst_input bound to: 4'b0111 
	Parameter st_start bound to: 4'b1000 
	Parameter st_reset bound to: 4'b1001 
	Parameter st_prep bound to: 4'b1010 
	Parameter st_loop_search bound to: 4'b1011 
	Parameter st_delay bound to: 4'b1100 
	Parameter st_delay_no_pc bound to: 4'b1101 
	Parameter st_wait_for_input bound to: 4'b1110 
	Parameter st_store_input bound to: 4'b1111 
	Parameter inst_plus bound to: 3'b000 
	Parameter inst_minus bound to: 3'b001 
	Parameter inst_right bound to: 3'b010 
	Parameter inst_left bound to: 3'b011 
	Parameter inst_enter bound to: 3'b100 
	Parameter inst_exit bound to: 3'b101 
	Parameter inst_output bound to: 3'b110 
	Parameter inst_input bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/new/fsm.v:131]
INFO: [Synth 8-226] default block is never used [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/new/fsm.v:160]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (2#1) [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/new/fsm.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.runs/synth_1/.Xil/Vivado-15852-DESKTOP-0Q7T548/realtime/counter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.runs/synth_1/.Xil/Vivado-15852-DESKTOP-0Q7T548/realtime/counter_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lifo2' [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/new/lifo2.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 255 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lifo2' (4#1) [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/new/lifo2.v:1]
INFO: [Synth 8-6157] synthesizing module 'brom_8x65k' [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.runs/synth_1/.Xil/Vivado-15852-DESKTOP-0Q7T548/realtime/brom_8x65k_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'brom_8x65k' (5#1) [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.runs/synth_1/.Xil/Vivado-15852-DESKTOP-0Q7T548/realtime/brom_8x65k_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 'douta' does not match port width (8) of module 'brom_8x65k' [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/new/brainiac.v:127]
INFO: [Synth 8-6157] synthesizing module 'mux_4t1_nb' [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/BaseModules/mux_4t1_nb_v1_06.v:45]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_4t1_nb' (6#1) [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/BaseModules/mux_4t1_nb_v1_06.v:45]
INFO: [Synth 8-6157] synthesizing module 'bram_8x65k' [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.runs/synth_1/.Xil/Vivado-15852-DESKTOP-0Q7T548/realtime/bram_8x65k_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_8x65k' (7#1) [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.runs/synth_1/.Xil/Vivado-15852-DESKTOP-0Q7T548/realtime/bram_8x65k_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'brainiac' (8#1) [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/new/brainiac.v:24]
INFO: [Synth 8-638] synthesizing module 'button_debounce' [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/Desktop/button_debounce.vhd:20]
	Parameter COUNTER_SIZE bound to: 10000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'button_debounce' (9#1) [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/Desktop/button_debounce.vhd:20]
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/Desktop/UART.vhd:26]
INFO: [Synth 8-3491] module 'UART_tx' declared at 'C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/Desktop/UART_tx.vhd:8' bound to instance 'transmitter' of component 'UART_tx' [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/Desktop/UART.vhd:51]
INFO: [Synth 8-638] synthesizing module 'UART_tx' [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/Desktop/UART_tx.vhd:23]
	Parameter BAUD_CLK_TICKS bound to: 868 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/Desktop/UART_tx.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'UART_tx' (10#1) [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/Desktop/UART_tx.vhd:23]
INFO: [Synth 8-3491] module 'UART_rx' declared at 'C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/Desktop/UART_rx.vhd:8' bound to instance 'receiver' of component 'UART_rx' [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/Desktop/UART.vhd:61]
INFO: [Synth 8-638] synthesizing module 'UART_rx' [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/Desktop/UART_rx.vhd:23]
	Parameter BAUD_X16_CLK_TICKS bound to: 54 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/Desktop/UART_rx.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'UART_rx' (11#1) [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/Desktop/UART_rx.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'UART' (12#1) [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/Desktop/UART.vhd:26]
INFO: [Synth 8-6157] synthesizing module 'input_buffer' [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/new/input_buffer.v:24]
INFO: [Synth 8-6157] synthesizing module 'FIFO' [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.runs/synth_1/.Xil/Vivado-15852-DESKTOP-0Q7T548/realtime/FIFO_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (13#1) [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.runs/synth_1/.Xil/Vivado-15852-DESKTOP-0Q7T548/realtime/FIFO_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'input_buffer' (14#1) [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/new/input_buffer.v:24]
INFO: [Synth 8-6157] synthesizing module 'univ_sseg' [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/BaseModules/univ_sseg_v1_05.v:82]
INFO: [Synth 8-6157] synthesizing module 'cnt_convert_14b' [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/BaseModules/univ_sseg_v1_05.v:275]
INFO: [Synth 8-226] default block is never used [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/BaseModules/univ_sseg_v1_05.v:294]
INFO: [Synth 8-6155] done synthesizing module 'cnt_convert_14b' (15#1) [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/BaseModules/univ_sseg_v1_05.v:275]
INFO: [Synth 8-6157] synthesizing module 'cnt_convert_7b' [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/BaseModules/univ_sseg_v1_05.v:373]
INFO: [Synth 8-6155] done synthesizing module 'cnt_convert_7b' (16#1) [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/BaseModules/univ_sseg_v1_05.v:373]
INFO: [Synth 8-6157] synthesizing module 'clk_divder' [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/BaseModules/univ_sseg_v1_05.v:258]
	Parameter n bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divder' (17#1) [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/BaseModules/univ_sseg_v1_05.v:258]
INFO: [Synth 8-226] default block is never used [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/BaseModules/univ_sseg_v1_05.v:129]
INFO: [Synth 8-226] default block is never used [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/BaseModules/univ_sseg_v1_05.v:145]
INFO: [Synth 8-226] default block is never used [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/BaseModules/univ_sseg_v1_05.v:157]
INFO: [Synth 8-226] default block is never used [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/BaseModules/univ_sseg_v1_05.v:169]
INFO: [Synth 8-226] default block is never used [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/BaseModules/univ_sseg_v1_05.v:181]
INFO: [Synth 8-226] default block is never used [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/BaseModules/univ_sseg_v1_05.v:193]
INFO: [Synth 8-6155] done synthesizing module 'univ_sseg' (18#1) [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/imports/BaseModules/univ_sseg_v1_05.v:82]
INFO: [Synth 8-6155] done synthesizing module 'top' (19#1) [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1002.906 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1002.906 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1002.906 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1002.906 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.gen/sources_1/ip/counter/counter/counter_in_context.xdc] for cell 'BRAIN/PC'
Finished Parsing XDC File [c:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.gen/sources_1/ip/counter/counter/counter_in_context.xdc] for cell 'BRAIN/PC'
Parsing XDC File [c:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.gen/sources_1/ip/counter/counter/counter_in_context.xdc] for cell 'BRAIN/DEPTH'
Finished Parsing XDC File [c:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.gen/sources_1/ip/counter/counter/counter_in_context.xdc] for cell 'BRAIN/DEPTH'
Parsing XDC File [c:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.gen/sources_1/ip/counter/counter/counter_in_context.xdc] for cell 'BRAIN/HEAD'
Finished Parsing XDC File [c:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.gen/sources_1/ip/counter/counter/counter_in_context.xdc] for cell 'BRAIN/HEAD'
Parsing XDC File [c:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.gen/sources_1/ip/bram_8x65k/bram_8x65k/bram_8x65k_in_context.xdc] for cell 'BRAIN/TAPE'
Finished Parsing XDC File [c:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.gen/sources_1/ip/bram_8x65k/bram_8x65k/bram_8x65k_in_context.xdc] for cell 'BRAIN/TAPE'
Parsing XDC File [c:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.gen/sources_1/ip/FIFO/FIFO/FIFO_in_context.xdc] for cell 'INPUT_BUFFER/fifo'
Finished Parsing XDC File [c:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.gen/sources_1/ip/FIFO/FIFO/FIFO_in_context.xdc] for cell 'INPUT_BUFFER/fifo'
Parsing XDC File [c:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.gen/sources_1/ip/brom_8x65k/brom_8x65k/brom_8x65k_in_context.xdc] for cell 'BRAIN/PM'
Finished Parsing XDC File [c:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.gen/sources_1/ip/brom_8x65k/brom_8x65k/brom_8x65k_in_context.xdc] for cell 'BRAIN/PM'
Parsing XDC File [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/constrs_1/imports/BaseModules/Basys3_Master_v1_03.xdc]
Finished Parsing XDC File [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/constrs_1/imports/BaseModules/Basys3_Master_v1_03.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.srcs/constrs_1/imports/BaseModules/Basys3_Master_v1_03.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1002.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1002.906 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'BRAIN/DEPTH' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'BRAIN/HEAD' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'BRAIN/PC' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'BRAIN/PM' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'BRAIN/TAPE' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1002.906 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1002.906 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for BRAIN/DEPTH. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BRAIN/HEAD. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BRAIN/PC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BRAIN/TAPE. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for INPUT_BUFFER/fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BRAIN/PM. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1002.906 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'fsm'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'UART_tx'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'UART_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            st_inst_plus |                    0000000000001 |                             0000
       st_wait_for_input |                    0000000000010 |                             1110
           st_inst_input |                    0000000000100 |                             0111
          st_store_input |                    0000000001000 |                             1111
          st_inst_output |                    0000000010000 |                             0110
            st_inst_exit |                    0000000100000 |                             0101
          st_delay_no_pc |                    0000001000000 |                             1101
                st_delay |                    0000010000000 |                             1100
           st_inst_enter |                    0000100000000 |                             0100
          st_loop_search |                    0001000000000 |                             1011
           st_inst_minus |                    0010000000000 |                             0001
           st_inst_right |                    0100000000000 |                             0010
            st_inst_left |                    1000000000000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'one-hot' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                   start |                             0010 |                               01
                    data |                             0100 |                               10
                    stop |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'one-hot' in module 'UART_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'UART_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1002.906 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  255 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 18    
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 15    
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---RAMs : 
	               3K Bit	(255 X 16 bit)          RAMs := 1     
+---Muxes : 
	   4 Input   14 Bit        Muxes := 1     
	  13 Input   13 Bit        Muxes := 1     
	   8 Input   13 Bit        Muxes := 7     
	   2 Input   13 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 6     
	   8 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	  13 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
	   4 Input    1 Bit        Muxes := 11    
	   8 Input    1 Bit        Muxes := 1     
	  13 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1002.906 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | BRAIN/STACK/stack_reg | 255 x 16(READ_FIRST)   | W |   | 255 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1002.906 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1004.980 ; gain = 2.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | BRAIN/STACK/stack_reg | 255 x 16(READ_FIRST)   | W |   | 255 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance BRAIN/STACK/stack_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1023.090 ; gain = 20.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1023.090 ; gain = 20.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1023.090 ; gain = 20.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1023.090 ; gain = 20.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1023.090 ; gain = 20.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1023.090 ; gain = 20.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1023.090 ; gain = 20.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |counter       |         3|
|2     |brom_8x65k    |         1|
|3     |bram_8x65k    |         1|
|4     |FIFO          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |FIFO       |     1|
|2     |bram_8x65k |     1|
|3     |brom_8x65k |     1|
|4     |counter    |     1|
|5     |counter_   |     2|
|7     |BUFG       |     1|
|8     |CARRY4     |    24|
|9     |LUT1       |    45|
|10    |LUT2       |    32|
|11    |LUT3       |    27|
|12    |LUT4       |    23|
|13    |LUT5       |    32|
|14    |LUT6       |    94|
|15    |RAMB18E1   |     1|
|16    |FDPE       |     1|
|17    |FDRE       |   111|
|18    |FDSE       |    14|
|19    |IBUF       |     3|
|20    |OBUF       |    13|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1023.090 ; gain = 20.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1023.090 ; gain = 20.184
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1023.090 ; gain = 20.184
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1031.871 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1031.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1031.871 ; gain = 28.965
INFO: [Common 17-1381] The checkpoint 'C:/Users/Curtis Bucher/OneDrive - Cal Poly/braiNIAC/braiNIAC.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 26 12:43:38 2021...
