<p align="center">
  <img src="https://img.shields.io/badge/C%2B%2B-20-blue?style=for-the-badge&logo=cplusplus&logoColor=white" />
  <img src="https://img.shields.io/badge/Architecture-Lock--Free-brightgreen?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Allocation-Zero--Alloc_Hot_Path-orange?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Latency-%3C1Î¼s-red?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Tests-25_Passing-success?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Benchmark-p99_Latency-blueviolet?style=for-the-badge" />
  <img src="https://img.shields.io/badge/License-MIT-yellow?style=for-the-badge" />
</p>

<h1 align="center">âš¡ Hyper-Core HFT Matching Engine</h1>

<p align="center">
  <strong>Motor de Matching de Alta Frecuencia â€” Ultra-Baja Latencia</strong><br>
  <em>High-Frequency Trading Matching Engine â€” Ultra-Low Latency</em>
</p>

<p align="center">
  Un motor de matching de Ã³rdenes financieras diseÃ±ado desde cero para operar a la velocidad<br>
  que exigen los sistemas de trading de alta frecuencia: <strong>sub-microsegundo por operaciÃ³n</strong>,<br>
  <strong>cero asignaciones de memoria en el hot path</strong> y <strong>comunicaciÃ³n lock-free entre hilos</strong>.
</p>

---

## ğŸŒ Languages / Idiomas

- [ğŸ‡ªğŸ‡¸ EspaÃ±ol](#-espaÃ±ol)
- [ğŸ‡ºğŸ‡¸ English](#-english)

---

# ğŸ‡ªğŸ‡¸ EspaÃ±ol

## ğŸ“‹ DescripciÃ³n

**Hyper-Core** es un motor de matching (emparejamiento) de Ã³rdenes financieras escrito en **C++20**, diseÃ±ado para demostrar las tÃ©cnicas de ingenierÃ­a de software que se utilizan en sistemas de trading de alta frecuencia (HFT) reales.

En los mercados financieros electrÃ³nicos, el motor de matching es el corazÃ³n del exchange: recibe Ã³rdenes de compra y venta, las organiza en un libro de Ã³rdenes (order book) y ejecuta las operaciones cuando los precios se cruzan. La velocidad a la que esto ocurre determina quiÃ©n obtiene la mejor ejecuciÃ³n.

Este proyecto implementa un motor completo con:
- **Procesamiento de Ã³rdenes a velocidad de nanosegundos**
- **Cero asignaciones de memoria durante la operaciÃ³n** (todo pre-alocado)
- **ComunicaciÃ³n entre hilos sin locks** (sin mutex, sin syscalls)
- **Afinidad de CPU** (el hilo del matcher se fija a un core para eliminar cambios de contexto)

## ğŸ—ï¸ Arquitectura

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       SPSC RingBuffer        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ GatewaySimulator  â”‚ â”€â”€â”€â”€â”€â”€â”€â”€(lock-free)â”€â”€â”€â”€â”€â”€â”€â”€â–¶ â”‚  MatcherThread   â”‚
â”‚ (Producer Thread) â”‚                               â”‚ (Pinned to Core) â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                               â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                                             â”‚
                                           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                                           â–¼                 â–¼            â–¼
                                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                                    â”‚ ObjectPool  â”‚   â”‚  OrderBook â”‚ â”‚  Stats   â”‚
                                    â”‚  (Order)    â”‚   â”‚(Intrusive) â”‚ â”‚ Counters â”‚
                                    â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                           â”‚
                                    â”Œâ”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”
                                    â”‚ MemoryArena â”‚
                                    â”‚ (Bump Alloc)â”‚
                                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Componentes

| # | Componente | DescripciÃ³n | Complejidad |
|---|-----------|-------------|-------------|
| 1 | **MemoryArena** | Asignador bump: una sola alocaciÃ³n inicial de 64MB. O(1) por asignaciÃ³n, cero fragmentaciÃ³n. | O(1) |
| 2 | **ObjectPool\<Order\>** | Pool de objetos con free-list intrusiva. Adquirir/liberar en O(1) sin tocar el heap. | O(1) |
| 3 | **LockFreeRingBuffer** | Buffer SPSC (Single Producer, Single Consumer) con aislamiento por lÃ­nea de cachÃ©. Sin contenciÃ³n, sin syscalls. | O(1) |
| 4 | **Order** | Estructura de 64 bytes alineada a lÃ­nea de cachÃ©. Incluye puntero intrusivo `next` para lista enlazada. | â€” |
| 5 | **IntrusiveOrderList** | Lista enlazada intrusiva FIFO. `push_back` O(1) sin malloc. Reemplaza `std::vector` para eliminar realocaciones ocultas. | O(1) push |
| 6 | **PriceLevel** | Nivel de precio con lista intrusiva. Garantiza O(1) para agregar Ã³rdenes sin importar la cantidad. | O(1) add |
| 7 | **OrderBook** | Libro de Ã³rdenes Bid/Ask con matching por precio-tiempo. CancelaciÃ³n O(1) vÃ­a mapa plano de IDs. | O(LÃ—K) match |
| 8 | **MatcherThread** | Loop de eventos busy-spin fijado a un core de CPU. Sin sleep, sin yield. Latencia mÃ­nima. | â€” |
| 9 | **GatewaySimulator** | Generador sintÃ©tico: 70% limit, 20% market, 10% cancel. DistribuciÃ³n realista de precios e instrumentos. | â€” |

## âš¡ Decisiones de DiseÃ±o

| DecisiÃ³n | Alternativa | RazÃ³n |
|----------|-------------|-------|
| SPSC RingBuffer | mutex + cola | Cero contenciÃ³n, sin syscalls del kernel |
| `alignas(64)` head/tail | AlineaciÃ³n default | Elimina false sharing entre cores |
| Fences acquire/release | `seq_cst` | Overhead mÃ­nimo de barreras de memoria |
| **Lista intrusiva en PriceLevel** | `std::vector<Order*>` | Cero malloc, capacidad ilimitada sin realocaciÃ³n |
| Placement-new Pool | `new`/`delete` | Cero alocaciÃ³n de heap en hot path |
| Precios fixed-point | `double` | ComparaciÃ³n determinÃ­stica sin errores de punto flotante |
| Bump allocator Arena | `malloc` por objeto | O(1) alocaciÃ³n, cero fragmentaciÃ³n |

## ğŸ›¡ï¸ Defensa contra Quote Stuffing

Un problema crÃ­tico en HFT es el **quote stuffing**: un actor malintencionado envÃ­a miles de Ã³rdenes a un mismo nivel de precio para sobrecargar el sistema. Con `std::vector`, esto causa realocaciones ocultas (`malloc`) que generan spikes de latencia de 5Âµs a 200Âµs.

**Nuestra soluciÃ³n**: Lista enlazada intrusiva donde el puntero `next` vive dentro de la estructura `Order` (que ya estÃ¡ en el `ObjectPool`). Resultado: **agregar una orden siempre es O(1), sin importar si hay 10 o 100,000 Ã³rdenes en el nivel**.

## ğŸ”§ CompilaciÃ³n y EjecuciÃ³n

### Requisitos
- Compilador C++20 compatible (GCC 11+, Clang 14+, MSVC 2022+)
- CMake 3.20+ (opcional, para build system)
- Sistema operativo: Linux, macOS o Windows (con WSL recomendado)

### CompilaciÃ³n directa
```bash
# Motor principal
g++ -std=c++20 -O2 -Wall -Wextra -pthread hyper_core_engine.cpp -o hyper_core_engine

# Unit tests
g++ -std=c++20 -O2 -Wall -Wextra -pthread tests/test_hyper_core.cpp -o test_hyper_core

# Benchmark de latencia
g++ -std=c++20 -O2 -Wall -Wextra -pthread benchmarks/benchmark_latency.cpp -o benchmark_latency
```

### CompilaciÃ³n con CMake
```bash
mkdir build && cd build
cmake .. -DCMAKE_BUILD_TYPE=Release
cmake --build .
```

### Ejecutar
```bash
./hyper_core_engine
```

### Salida esperada
```
================================================================
  Hyper-Core HFT Matching Engine v1.0.0
  C++20 | Lock-Free SPSC | Zero-Alloc | Cache-Optimized
================================================================

[>>] Allocating Memory Arena (64 MB)...
[>>] Creating ObjectPool<Order> (500000 slots, 30 MB)...
[>>] Creating SPSC Ring Buffer (capacity: 65536)...
[>>] Starting MatcherThread (pinned to core 1)...
[>>] Starting GatewaySimulator (200000 orders)...

================================================================
  [*] HYPER-CORE HFT MATCHING ENGINE â€” FINAL REPORT
================================================================

   Metric                        Value
   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
   Orders Received                          200000
   Orders Processed                         200000
   Throughput                      >= 500,000 ops/s
   Avg Latency (estimate)                  < 1000 ns
   Zero-Alloc Hot Path:         [OK] PASSED
   Lock-Free Communication:     [OK] PASSED (SPSC, no mutex)
================================================================
```

## ğŸ§ª Tests Unitarios

**25 test cases** verifican la correcciÃ³n de cada componente:

| Componente | Tests | QuÃ© verifica |
|------------|-------|--------------|
| Order | 3 | TamaÃ±o 64B, trivially copyable, `next` es null |
| MemoryArena | 4 | AlocaciÃ³n, tracking, reset, alineaciÃ³n |
| ObjectPool | 4 | Acquire, release, reciclaje, agotamiento |
| RingBuffer | 3 | VacÃ­o, push/pop, pop en vacÃ­o falla |
| IntrusiveOrderList | 5 | Push, match FIFO, skip inactivos, compact, **capacidad ilimitada (5000 Ã³rdenes sin malloc)** |
| PriceLevel | 2 | Add + match, cancel con reduce_qty |
| OrderBook | 4 | Limit orders, cancel, crossing orders, market orders |

```bash
./test_hyper_core

# Salida esperada:
# â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
#   Hyper-Core HFT Engine â€” Unit Tests
# â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
#   â–¸ Order_is_cache_line_sized... âœ“ PASSED
#   â–¸ IntrusiveList_unbounded_capacity_no_malloc... âœ“ PASSED
#   ...
#   Results: 25/25 passed
# â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

## ğŸ“ˆ Benchmark de Latencia

Mide latencia con precisiÃ³n de nanosegundos de cada operaciÃ³n crÃ­tica:

| Benchmark | OperaciÃ³n | Muestras |
|-----------|-----------|----------|
| ObjectPool | acquire + release | 100K |
| RingBuffer | push + pop | 100K |
| **IntrusiveOrderList** | **push_back (100K orders)** | **100K** |
| PriceLevel | add_order / match | 50K |
| Full Pipeline | add(bid) + add(ask) + match | 50K |

Reporta **p50, p99, p99.9, min, max y media** en nanosegundos. Incluye una verificaciÃ³n de **consistencia de tiempo constante** comparando la latencia de las primeras 1K vs las Ãºltimas 1K operaciones.

```bash
./benchmark_latency
```

## ğŸ“Š MÃ©tricas de Rendimiento

| MÃ©trica | Objetivo | Estado |
|---------|----------|--------|
| Throughput | â‰¥ 500K ops/s | âœ… |
| Latencia promedio | < 1 Âµs | âœ… |
| Alocaciones en hot path | 0 | âœ… |
| Lock-free communication | SÃ­ | âœ… |
| Afinidad de CPU | Core dedicado | âœ… |
| Unit tests | 25/25 passing | âœ… |

## ğŸ§  Conceptos TÃ©cnicos Demostrados

- **C++20 Concepts** â€” Restricciones de tipos en tiempo de compilaciÃ³n
- **Lock-free programming** â€” Atomics con semÃ¡ntica acquire/release
- **Cache-line optimization** â€” `alignas(64)`, false sharing prevention
- **Memory pooling** â€” ObjectPool con placement-new
- **Intrusive data structures** â€” Lista enlazada sin alocaciÃ³n externa
- **Bump allocation** â€” Arena de memoria O(1)
- **CPU pinning** â€” Afinidad de hilo a core especÃ­fico
- **Fixed-point arithmetic** â€” Precios sin errores de punto flotante
- **SPSC patterns** â€” Ring buffer sin contenciÃ³n
- **Micro-benchmarking** â€” MediciÃ³n de latencia con percentiles (p50/p99/p99.9)
- **CMake build system** â€” Build multiplataforma con CTest

## ğŸ“ Estructura del Proyecto

```
hyper-core-engine/
â”œâ”€â”€ hyper_core_engine.cpp       # Motor completo (1290 lÃ­neas)
â”œâ”€â”€ tests/
â”‚   â””â”€â”€ test_hyper_core.cpp     # 25 unit tests
â”œâ”€â”€ benchmarks/
â”‚   â””â”€â”€ benchmark_latency.cpp   # Benchmark de latencia con percentiles
â”œâ”€â”€ CMakeLists.txt              # Build system (CMake 3.20+)
â”œâ”€â”€ README.md                   # DocumentaciÃ³n bilingÃ¼e ES/EN
â”œâ”€â”€ LICENSE                     # MIT License
â””â”€â”€ .gitignore
```

---

# ğŸ‡ºğŸ‡¸ English

## ğŸ“‹ Description

**Hyper-Core** is a financial order matching engine written in **C++20**, designed to demonstrate the software engineering techniques used in real high-frequency trading (HFT) systems.

In electronic financial markets, the matching engine is the heart of the exchange: it receives buy and sell orders, organizes them into an order book, and executes trades when prices cross. The speed at which this happens determines who gets the best execution.

This project implements a complete engine featuring:
- **Nanosecond-speed order processing**
- **Zero memory allocations during operation** (everything pre-allocated)
- **Lock-free inter-thread communication** (no mutex, no syscalls)
- **CPU affinity** (matcher thread pinned to a dedicated core to eliminate context switches)

## ğŸ—ï¸ Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       SPSC RingBuffer        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ GatewaySimulator  â”‚ â”€â”€â”€â”€â”€â”€â”€â”€(lock-free)â”€â”€â”€â”€â”€â”€â”€â”€â–¶ â”‚  MatcherThread   â”‚
â”‚ (Producer Thread) â”‚                               â”‚ (Pinned to Core) â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                               â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                                             â”‚
                                           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                                           â–¼                 â–¼            â–¼
                                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                                    â”‚ ObjectPool  â”‚   â”‚  OrderBook â”‚ â”‚  Stats   â”‚
                                    â”‚  (Order)    â”‚   â”‚(Intrusive) â”‚ â”‚ Counters â”‚
                                    â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                           â”‚
                                    â”Œâ”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”
                                    â”‚ MemoryArena â”‚
                                    â”‚ (Bump Alloc)â”‚
                                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Components

| # | Component | Description | Complexity |
|---|-----------|-------------|------------|
| 1 | **MemoryArena** | Bump allocator: single 64MB initial allocation. O(1) per alloc, zero fragmentation. | O(1) |
| 2 | **ObjectPool\<Order\>** | Object pool with intrusive free-list. Acquire/release in O(1) with no heap touches. | O(1) |
| 3 | **LockFreeRingBuffer** | SPSC (Single Producer, Single Consumer) buffer with cache-line isolation. No contention, no syscalls. | O(1) |
| 4 | **Order** | 64-byte cache-line-aligned structure. Includes intrusive `next` pointer for linked list. | â€” |
| 5 | **IntrusiveOrderList** | Intrusive singly-linked FIFO list. O(1) `push_back` with zero malloc. Replaces `std::vector` to eliminate hidden reallocations. | O(1) push |
| 6 | **PriceLevel** | Price level with intrusive list. Guarantees O(1) order insertion regardless of count. | O(1) add |
| 7 | **OrderBook** | Bid/Ask order book with price-time priority matching. O(1) cancellation via flat ID map. | O(LÃ—K) match |
| 8 | **MatcherThread** | Busy-spin event loop pinned to a CPU core. No sleep, no yield. Minimum latency. | â€” |
| 9 | **GatewaySimulator** | Synthetic generator: 70% limit, 20% market, 10% cancel. Realistic price and instrument distribution. | â€” |

## âš¡ Design Decisions

| Decision | Alternative | Rationale |
|----------|-------------|-----------|
| SPSC RingBuffer | mutex + queue | Zero contention, no kernel syscalls |
| `alignas(64)` head/tail | Default alignment | Eliminates false sharing between cores |
| Acquire/release fences | `seq_cst` | Minimal memory barrier overhead |
| **Intrusive list in PriceLevel** | `std::vector<Order*>` | Zero malloc, unbounded capacity without reallocation |
| Placement-new Pool | `new`/`delete` | Zero heap allocation on hot path |
| Fixed-point prices | `double` | Deterministic comparison without floating-point errors |
| Bump allocator Arena | `malloc` per object | O(1) allocation, zero fragmentation |

## ğŸ›¡ï¸ Quote Stuffing Defense

A critical problem in HFT is **quote stuffing**: a malicious actor sends thousands of orders to the same price level to overload the system. With `std::vector`, this causes hidden reallocations (`malloc`) that spike latency from 5Âµs to 200Âµs.

**Our solution**: An intrusive linked list where the `next` pointer lives inside the `Order` structure (which is already in the `ObjectPool`). Result: **adding an order is always O(1), whether there are 10 or 100,000 orders at that level**.

## ğŸ”§ Build & Run

### Requirements
- C++20 compatible compiler (GCC 11+, Clang 14+, MSVC 2022+)
- CMake 3.20+ (optional, for build system)
- OS: Linux, macOS, or Windows (WSL recommended)

### Direct Build
```bash
# Main engine
g++ -std=c++20 -O2 -Wall -Wextra -pthread hyper_core_engine.cpp -o hyper_core_engine

# Unit tests
g++ -std=c++20 -O2 -Wall -Wextra -pthread tests/test_hyper_core.cpp -o test_hyper_core

# Latency benchmark
g++ -std=c++20 -O2 -Wall -Wextra -pthread benchmarks/benchmark_latency.cpp -o benchmark_latency
```

### CMake Build
```bash
mkdir build && cd build
cmake .. -DCMAKE_BUILD_TYPE=Release
cmake --build .
```

### Run
```bash
./hyper_core_engine     # Main engine
./test_hyper_core       # Unit tests (25 cases)
./benchmark_latency     # Latency benchmark (p50/p99/p99.9)
```

## ğŸ§ª Unit Tests

**25 test cases** verify correctness of every component:

| Component | Tests | What it verifies |
|-----------|-------|------------------|
| Order | 3 | 64B size, trivially copyable, `next` is null |
| MemoryArena | 4 | Allocation, tracking, reset, alignment |
| ObjectPool | 4 | Acquire, release, recycling, exhaustion |
| RingBuffer | 3 | Empty, push/pop, pop-on-empty fails |
| IntrusiveOrderList | 5 | Push, FIFO match, skip inactive, compact, **unbounded capacity (5000 orders, zero malloc)** |
| PriceLevel | 2 | Add + match, cancel with reduce_qty |
| OrderBook | 4 | Limit orders, cancel, crossing orders, market orders |

## ğŸ“ˆ Latency Benchmark

Measures nanosecond-precision latency of every critical operation:

| Benchmark | Operation | Samples |
|-----------|-----------|----------|
| ObjectPool | acquire + release | 100K |
| RingBuffer | push + pop | 100K |
| **IntrusiveOrderList** | **push_back (100K orders)** | **100K** |
| PriceLevel | add_order / match | 50K |
| Full Pipeline | add(bid) + add(ask) + match | 50K |

Reports **p50, p99, p99.9, min, max, and mean** in nanoseconds. Includes a **constant-time consistency check** comparing first 1K vs last 1K operation latencies.

## ğŸ“Š Performance Metrics

| Metric | Target | Status |
|--------|--------|--------|
| Throughput | â‰¥ 500K ops/s | âœ… |
| Average latency | < 1 Âµs | âœ… |
| Hot path allocations | 0 | âœ… |
| Lock-free communication | Yes | âœ… |
| CPU affinity | Dedicated core | âœ… |
| Unit tests | 25/25 passing | âœ… |

## ğŸ§  Technical Concepts Demonstrated

- **C++20 Concepts** â€” Compile-time type constraints
- **Lock-free programming** â€” Atomics with acquire/release semantics
- **Cache-line optimization** â€” `alignas(64)`, false sharing prevention
- **Memory pooling** â€” ObjectPool with placement-new
- **Intrusive data structures** â€” Linked list with no external allocation
- **Bump allocation** â€” O(1) memory arena
- **CPU pinning** â€” Thread-to-core affinity
- **Fixed-point arithmetic** â€” Prices without floating-point errors
- **SPSC patterns** â€” Contention-free ring buffer
- **Micro-benchmarking** â€” Latency measurement with percentiles (p50/p99/p99.9)
- **CMake build system** â€” Cross-platform build with CTest

---

## ğŸ“„ License

This project is licensed under the MIT License. See [LICENSE](LICENSE) for details.

---

<p align="center">
  <strong>Built with ğŸ§  by <a href="https://github.com/Darkangex">Darkangex</a></strong><br>
  <em>Systems Programming â€¢ High-Performance Computing â€¢ Financial Engineering</em>
</p>
