Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jul 11 19:21:10 2024
| Host         : LAPTOP-VRI1VQ46 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file neorv32_test_setup_diego_control_sets_placed.rpt
| Design       : neorv32_test_setup_diego
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   198 |
|    Minimum number of control sets                        |   198 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   435 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   198 |
| >= 0 to < 4        |    42 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     3 |
| >= 16              |   135 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           41 |
| No           | No                    | Yes                    |             648 |          266 |
| No           | Yes                   | No                     |              51 |           24 |
| Yes          | No                    | No                     |              78 |           32 |
| Yes          | No                    | Yes                    |            4110 |          958 |
| Yes          | Yes                   | No                     |             158 |           47 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                                                                                Enable Signal                                                                                |                           Set/Reset Signal                          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+
|  UUT/inst_cont/uut2_Filter/OUTPUT_reg_2                |                                                                                                                                                                             | UUT/inst_cont/uut2_Filter/OUTPUT_reg_1                              |                1 |              1 |         1.00 |
|  UUT/inst_cont/uut1_Filter/OUTPUT_reg_2                |                                                                                                                                                                             | UUT/inst_cont/uut1_Filter/OUTPUT_reg_1                              |                1 |              1 |         1.00 |
|  UUT/inst_cont/uut1_Filter/OUTPUT_reg_0                |                                                                                                                                                                             | UUT/inst_cont/uut2_Filter/OUTPUT_reg_3                              |                1 |              1 |         1.00 |
|  UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[10]_2 |                                                                                                                                                                             | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[10]_1               |                1 |              1 |         1.00 |
|  UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[4]_1  |                                                                                                                                                                             | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[4]_0                |                1 |              1 |         1.00 |
|  UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[0]_1  |                                                                                                                                                                             | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[0]_0                |                1 |              1 |         1.00 |
|  UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[5]_0  |                                                                                                                                                                             | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[5]_1                |                1 |              1 |         1.00 |
|  UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[6]_0  |                                                                                                                                                                             | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[6]_1                |                1 |              1 |         1.00 |
|  UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[9]_1  |                                                                                                                                                                             | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[9]_0                |                1 |              1 |         1.00 |
|  UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[3]_1  |                                                                                                                                                                             | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[3]_0                |                1 |              1 |         1.00 |
|  UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[2]_1  |                                                                                                                                                                             | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[2]_0                |                1 |              1 |         1.00 |
|  UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[7]_0  |                                                                                                                                                                             | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[7]_1                |                1 |              1 |         1.00 |
|  UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[1]_1  |                                                                                                                                                                             | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[1]_0                |                1 |              1 |         1.00 |
|  UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[8]_0  |                                                                                                                                                                             | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[8]_1                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/PWM_INST/uut_PWM_Generator/duty_aux_1                                                                                                                         | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[2]_1                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   |                                                                                                                                                                             | UUT/inst_cont/uut2_Filter/OUTPUT_reg_1                              |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   |                                                                                                                                                                             | UUT/inst_cont/uut2_Filter/OUTPUT_reg_3                              |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/PWM_INST/uut_pwm_decod/state[2]_P_i_1_n_0                                                                                                                     | UUT/inst_cont/uut1_Filter/OUTPUT_reg_2                              |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   |                                                                                                                                                                             | UUT/inst_cont/uut1_Filter/OUTPUT_reg_1                              |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/PWM_INST/uut_PWM_Generator/duty_aux_1                                                                                                                         | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[3]_1                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/PWM_INST/uut_pwm_decod/state[2]_P_i_1_n_0                                                                                                                     | UUT/inst_cont/uut1_Filter/OUTPUT_reg_0                              |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/PWM_INST/uut_PWM_Generator/duty_aux_1                                                                                                                         | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[9]_1                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   |                                                                                                                                                                             | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[0]_0                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   |                                                                                                                                                                             | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[3]_0                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   |                                                                                                                                                                             | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[9]_0                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   |                                                                                                                                                                             | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[10]_1               |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   |                                                                                                                                                                             | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[5]_1                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   |                                                                                                                                                                             | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[2]_0                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   |                                                                                                                                                                             | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[8]_1                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   |                                                                                                                                                                             | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[6]_1                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   |                                                                                                                                                                             | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[7]_1                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   |                                                                                                                                                                             | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[4]_0                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   |                                                                                                                                                                             | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[1]_0                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/PWM_INST/uut_PWM_Generator/duty_aux_1                                                                                                                         | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[10]_2               |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/PWM_INST/uut_PWM_Generator/duty_aux_1                                                                                                                         | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[6]_0                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/PWM_INST/uut_PWM_Generator/duty_aux_1                                                                                                                         | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[5]_0                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/PWM_INST/uut_PWM_Generator/duty_aux_1                                                                                                                         | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[0]_1                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/PWM_INST/uut_PWM_Generator/duty_aux_1                                                                                                                         | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[4]_1                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/PWM_INST/uut_pwm_decod/state[2]_P_i_1_n_0                                                                                                                     | UUT/inst_cont/uut2_Filter/OUTPUT_reg_2                              |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/PWM_INST/uut_PWM_Generator/duty_aux_1                                                                                                                         | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[7]_0                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/PWM_INST/uut_PWM_Generator/duty_aux_1                                                                                                                         | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[1]_1                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/PWM_INST/uut_PWM_Generator/duty_aux_1                                                                                                                         | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout_reg[8]_0                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/uut3_Filter/count[3]_i_2__1_n_0                                                                                                                               | UUT/inst_cont/uut3_Filter/uut/SR[0]                                 |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/uut1_Filter/sel                                                                                                                                               | UUT/inst_cont/uut1_Filter/uut/SR[0]                                 |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine[bitcnt][3]_i_1_n_0                                                                          | neorv32_top_inst/rstn_sys                                           |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/E[0]                                                        | neorv32_top_inst/rstn_sys                                           |                3 |              4 |         1.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/uut2_Filter/count[3]_i_2__0_n_0                                                                                                                               | UUT/inst_cont/uut2_Filter/uut/SR[0]                                 |                1 |              4 |         4.00 |
|  inst_cont/CLK100Hz                                    |                                                                                                                                                                             | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/ctrl[cnt]                                    | neorv32_top_inst/rstn_sys                                           |                2 |              5 |         2.50 |
| ~CLK100MHZ_IBUF_BUFG                                   |                                                                                                                                                                             | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                2 |              5 |         2.50 |
|  inst_cont/CLK100Hz                                    |                                                                                                                                                                             |                                                                     |                4 |              5 |         1.25 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcause]0                                                                                    | neorv32_top_inst/rstn_sys                                           |                3 |              6 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/p_count                                                                                                                                | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                3 |              7 |         2.33 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mar_reg[2]_2[0]                                                                                         |                                                                     |                4 |              8 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_fifo_inst/we                                                                                |                                                                     |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine[sreg][9]_i_1_n_0                                                                            | neorv32_top_inst/rstn_sys                                           |                2 |              9 |         4.50 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine[baudcnt][9]_i_1_n_0                                                                         | neorv32_top_inst/rstn_sys                                           |                4 |             10 |         2.50 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/tx_engine[baudcnt][9]_i_1_n_0                                                                         | neorv32_top_inst/rstn_sys                                           |                4 |             10 |         2.50 |
|  inst_cont/CLK100Hz                                    | UUT/inst_cont/pid_top_inst/PIDGen_inst/pout[31]_i_1_n_0                                                                                                                     |                                                                     |                6 |             12 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/tx_engine[bitcnt][3]_i_1_n_0                                                                          | neorv32_top_inst/rstn_sys                                           |                3 |             13 |         4.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/count_per_rev_frec[13]_i_2_n_0                                                                                                         | UUT/inst_cont/HALL_INST/uut_PID_TIME/count_per_rev_frec[13]_i_1_n_0 |                3 |             14 |         4.67 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/rpm_v                                                                                                                                  | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                4 |             14 |         3.50 |
|  inst_cont/CLK100Hz                                    | UUT/inst_cont/pid_top_inst/PIDGen_inst/sAdc[15]_i_1_n_0                                                                                                                     |                                                                     |                7 |             14 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mie_firq]                                                                                       | neorv32_top_inst/rstn_sys                                           |                5 |             16 |         3.20 |
|  CLK100MHZ_IBUF_BUFG                                   |                                                                                                                                                                             | UUT/DISPLAY_INST/gestion_digsel/p_0_in                              |                5 |             17 |         3.40 |
|  inst_cont/CLK100Hz                                    | UUT/inst_cont/pid_top_inst/PIDGen_inst/ek1[31]_i_2_n_0                                                                                                                      | UUT/inst_cont/pid_top_inst/PIDGen_inst/ek1[31]_i_1_n_0              |                9 |             18 |         2.00 |
|  inst_cont/CLK100Hz                                    | UUT/inst_cont/pid_top_inst/PIDGen_inst/ek[31]_i_2_n_0                                                                                                                       | UUT/inst_cont/pid_top_inst/PIDGen_inst/ek[31]_i_1_n_0               |                5 |             18 |         3.60 |
|  CLK100MHZ_IBUF_BUFG                                   |                                                                                                                                                                             | UUT/inst_cont/gen/clear                                             |                5 |             20 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/ctrl[prsc]                                                                                              | neorv32_top_inst/rstn_sys                                           |                6 |             21 |         3.50 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_req_o_reg[rw]_0[1]                                                                                  | neorv32_top_inst/rstn_sys                                           |                9 |             24 |         2.67 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/ipb[we][0]                                                  |                                                                     |                3 |             24 |         8.00 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/keeper_reg[err][0]                                          |                                                                     |                3 |             24 |         8.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/avg_count                                                                                                                              | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                8 |             29 |         3.62 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc]0                                                                                      | neorv32_top_inst/rstn_sys                                           |               12 |             31 |         2.58 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[link_pc][31]_i_1_n_0                                                                 | neorv32_top_inst/rstn_sys                                           |               18 |             31 |         1.72 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[next_pc]                                                                             | neorv32_top_inst/rstn_sys                                           |               16 |             31 |         1.94 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine[pc]                                                                                    | neorv32_top_inst/rstn_sys                                           |               13 |             31 |         2.38 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtvec][31]_i_1_n_0                                                                              | neorv32_top_inst/rstn_sys                                           |               13 |             31 |         2.38 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[13]_71                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[14]_21                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[17]_70                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[20]_33                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[11]_58                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                4 |             32 |         8.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[12]_35                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[16]_34                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[21]_69                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[22]_19                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[23]_94                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[24]_40                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[25]_77                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[26]_7                                                                                                                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                4 |             32 |         8.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[27]_57                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[18]_20                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[50]_16                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[52]_29                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[53]_65                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[5]_72                                                                                                                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[54]_15                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[60]_37                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[63]_52                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[69]_63                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[6]_22                                                                                                                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[70]_13                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[72]_42                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[4]_36                                                                                                                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[56]_38                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[74]_1                                                                                                                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                4 |             32 |         8.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[68]_27                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[45]_80                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[44]_43                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[40]_44                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[46]_4                                                                                                                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[49]_66                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[51]_91                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[30]_6                                                                                                                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[32]_32                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[58]_3                                                                                                                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[57]_75                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[59]_53                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[43]_55                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                4 |             32 |         8.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[62]_2                                                                                                                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[65]_64                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[39]_92                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[41]_81                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[61]_74                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[34]_18                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[66]_14                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[2]_23                                                                                                                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[64]_28                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[67]_89                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[71]_88                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[42]_5                                                                                                                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[73]_79                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[75]_51                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[55]_90                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[29]_76                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[28]_39                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[33]_68                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[76]_41                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[77]_78                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[78]_0                                                                                                                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[48]_30                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[31]_56                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[38]_17                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[35]_93                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[36]_31                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[47]_54                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[3]_98                                                                                                                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[37]_67                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[83]_87                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[99]_99                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[82]_12                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[90]_9                                                                                                                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[93]_84                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[92]_47                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[88]_46                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[91]_59                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[80]_26                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[8]_45                                                                                                                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[94]_10                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[9]_82                                                                                                                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                4 |             32 |         8.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[79]_50                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[95]_60                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[96]_48                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                9 |             32 |         3.56 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[89]_83                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[81]_62                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[97]_85                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[7]_97                                                                                                                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[86]_11                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[84]_25                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[87]_86                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[85]_61                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[98]_24                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_req_o_reg[rw]_0[0]                                                                                  | neorv32_top_inst/rstn_sys                                           |               14 |             32 |         2.29 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mar_reg[8]_1[0]                                                                                         | neorv32_top_inst/rstn_sys                                           |               12 |             32 |         2.67 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mar_reg[8]_2[0]                                                                                         | neorv32_top_inst/rstn_sys                                           |               10 |             32 |         3.20 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mscratch][31]_i_1_n_0                                                                           | neorv32_top_inst/rstn_sys                                           |               22 |             32 |         1.45 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/execute_engine[pc_we]                                       | neorv32_top_inst/rstn_sys                                           |               10 |             32 |         3.20 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[0]_49                                                                                                                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[10]_8                                                                                                                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[15]_96                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[19]_95                                                                                                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_history[1]_73                                                                                                                    | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |                5 |             32 |         6.40 |
|  inst_cont/CLK100Hz                                    | UUT/inst_cont/pid_top_inst/PIDGen_inst/uk1[31]_i_2_n_0                                                                                                                      | UUT/inst_cont/pid_top_inst/PIDGen_inst/uk1[31]_i_1_n_0              |               14 |             32 |         2.29 |
|  inst_cont/CLK100Hz                                    | UUT/inst_cont/pid_top_inst/PIDGen_inst/uk[31]_i_2_n_0                                                                                                                       | UUT/inst_cont/pid_top_inst/PIDGen_inst/uk[31]_i_1_n_0               |                5 |             32 |         6.40 |
|  inst_cont/CLK100Hz                                    | UUT/inst_cont/pid_top_inst/PIDGen_inst/uk_aux[31]_i_2_n_0                                                                                                                   | UUT/inst_cont/pid_top_inst/PIDGen_inst/uk_aux[31]_i_1_n_0           |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/div[sign_mod]                                | neorv32_top_inst/rstn_sys                                           |                9 |             33 |         3.67 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/count_per_rev0                                                                                                                         |                                                                     |               13 |             36 |         2.77 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/execute_engine[ir_nxt]                                      | neorv32_top_inst/rstn_sys                                           |               24 |             36 |         1.50 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter[sreg]                                                               | neorv32_top_inst/rstn_sys                                           |               19 |             37 |         1.95 |
|  CLK100MHZ_IBUF_BUFG                                   | UUT/inst_cont/HALL_INST/uut_PID_TIME/pulse_count[0]_i_1_n_0                                                                                                                 | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |               14 |             41 |         2.93 |
|  CLK100MHZ_IBUF_BUFG                                   |                                                                                                                                                                             |                                                                     |               37 |             59 |         1.59 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval]                                                                                          | neorv32_top_inst/rstn_sys                                           |               20 |             64 |         3.20 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_serial.mul[prod][63]_i_1_n_0 | neorv32_top_inst/rstn_sys                                           |               18 |             64 |         3.56 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/div[quotient]                                | neorv32_top_inst/rstn_sys                                           |               25 |             64 |         2.56 |
|  CLK100MHZ_IBUF_BUFG                                   | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/E[0]                                                                                                | neorv32_top_inst/rstn_sys                                           |               17 |             70 |         4.12 |
|  CLK100MHZ_IBUF_BUFG                                   |                                                                                                                                                                             | UUT/inst_cont/HALL_INST/uut_PID_TIME/AR[0]                          |               37 |             85 |         2.30 |
|  CLK100MHZ_IBUF_BUFG                                   |                                                                                                                                                                             | neorv32_top_inst/rstn_sys                                           |              211 |            540 |         2.56 |
+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+


