--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Mar 03 14:06:17 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     TinyFPGA_A2
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 100.000000 -name clk6 [get_nets \POPtimers/freepcounter/trigger]
            644 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 93.175ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/freepcounter/count_i2  (from \POPtimers/freepcounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger +)

   Delay:                   6.665ns  (58.8% logic, 41.2% route), 9 logic levels.

 Constraint Details:

      6.665ns data_path \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.175ns

 Path Details: \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i2 (from \POPtimers/freepcounter/trigger)
Route        10   e 1.662                                  reveal_ist_27_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_771_1274_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n8303
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_771_1274_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n8304
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_771_1274_add_1_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n8305
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_771_1274_add_1_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n8306
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_771_1274_add_1_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n8307
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_771_1274_add_1_13
Route         1   e 0.020                                  \POPtimers/freepcounter/n3375
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/freepcounter/add_1401_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n8279
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_1401_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_160[15]
                  --------
                    6.665  (58.8% logic, 41.2% route), 9 logic levels.


Passed:  The following path meets requirements by 93.175ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/freepcounter/count_i2  (from \POPtimers/freepcounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger +)

   Delay:                   6.665ns  (58.8% logic, 41.2% route), 9 logic levels.

 Constraint Details:

      6.665ns data_path \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.175ns

 Path Details: \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i2 (from \POPtimers/freepcounter/trigger)
Route        10   e 1.662                                  reveal_ist_27_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_771_1274_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n8303
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_771_1274_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n8304
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_771_1274_add_1_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n8305
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_771_1274_add_1_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n3379
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/freepcounter/add_1401_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n8277
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1401_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n8278
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1401_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n8279
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_1401_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_160[15]
                  --------
                    6.665  (58.8% logic, 41.2% route), 9 logic levels.


Passed:  The following path meets requirements by 93.175ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/freepcounter/count_i2  (from \POPtimers/freepcounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger +)

   Delay:                   6.665ns  (58.8% logic, 41.2% route), 9 logic levels.

 Constraint Details:

      6.665ns data_path \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.175ns

 Path Details: \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i2 (from \POPtimers/freepcounter/trigger)
Route        10   e 1.662                                  reveal_ist_27_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_771_1274_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n8303
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_771_1274_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n8304
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_771_1274_add_1_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n8305
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_771_1274_add_1_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n3380
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/freepcounter/add_1401_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n8277
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1401_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n8278
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1401_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n8279
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_1401_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_160[15]
                  --------
                    6.665  (58.8% logic, 41.2% route), 9 logic levels.

Report: 6.825 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk5 [get_nets sampled_modebutton]
            9 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 96.300ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \statemachine/state_787__i2  (from sampled_modebutton +)
   Destination:    FD1S3IX    D              \statemachine/state_787__i2  (to sampled_modebutton +)

   Delay:                   3.540ns  (26.5% logic, 73.5% route), 2 logic levels.

 Constraint Details:

      3.540ns data_path \statemachine/state_787__i2 to \statemachine/state_787__i2 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 96.300ns

 Path Details: \statemachine/state_787__i2 to \statemachine/state_787__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_787__i2 (from sampled_modebutton)
Route        10   e 1.662                                  SMstate[2]
LUT4        ---     0.493              A to Z              \statemachine/i5935_3_lut
Route         1   e 0.941                                  \statemachine/n18
                  --------
                    3.540  (26.5% logic, 73.5% route), 2 logic levels.


Passed:  The following path meets requirements by 96.330ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \statemachine/state_787__i0  (from sampled_modebutton +)
   Destination:    FD1S3IX    D              \statemachine/state_787__i0  (to sampled_modebutton +)

   Delay:                   3.510ns  (26.7% logic, 73.3% route), 2 logic levels.

 Constraint Details:

      3.510ns data_path \statemachine/state_787__i0 to \statemachine/state_787__i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 96.330ns

 Path Details: \statemachine/state_787__i0 to \statemachine/state_787__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_787__i0 (from sampled_modebutton)
Route         9   e 1.632                                  SMstate[0]
LUT4        ---     0.493              A to Z              i5_1_lut_rep_175
Route         1   e 0.941                                  n9625
                  --------
                    3.510  (26.7% logic, 73.3% route), 2 logic levels.


Passed:  The following path meets requirements by 96.330ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \statemachine/state_787__i0  (from sampled_modebutton +)
   Destination:    FD1S3IX    D              \statemachine/state_787__i2  (to sampled_modebutton +)

   Delay:                   3.510ns  (26.7% logic, 73.3% route), 2 logic levels.

 Constraint Details:

      3.510ns data_path \statemachine/state_787__i0 to \statemachine/state_787__i2 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 96.330ns

 Path Details: \statemachine/state_787__i0 to \statemachine/state_787__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_787__i0 (from sampled_modebutton)
Route         9   e 1.632                                  SMstate[0]
LUT4        ---     0.493              C to Z              \statemachine/i5935_3_lut
Route         1   e 0.941                                  \statemachine/n18
                  --------
                    3.510  (26.7% logic, 73.3% route), 2 logic levels.

Report: 3.700 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk4 [get_nets \POPtimers/piecounter/trigger]
            769 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 93.062ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/piecounter/count_i2  (from \POPtimers/piecounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger +)

   Delay:                   6.778ns  (60.2% logic, 39.8% route), 10 logic levels.

 Constraint Details:

      6.778ns data_path \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.062ns

 Path Details: \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i2 (from \POPtimers/piecounter/trigger)
Route         8   e 1.598                                  reveal_ist_59_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_767_1272_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n8285
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_767_1272_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n8286
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_767_1272_add_1_7
Route         1   e 0.020                                  \POPtimers/piecounter/n8287
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_767_1272_add_1_9
Route         1   e 0.020                                  \POPtimers/piecounter/n8288
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_767_1272_add_1_11
Route         1   e 0.020                                  \POPtimers/piecounter/n8289
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_767_1272_add_1_13
Route         1   e 0.020                                  \POPtimers/piecounter/n3359
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_1400_11
Route         1   e 0.020                                  \POPtimers/piecounter/n8389
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1400_13
Route         1   e 0.020                                  \POPtimers/piecounter/n8390
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_1400_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_125[15]
                  --------
                    6.778  (60.2% logic, 39.8% route), 10 logic levels.


Passed:  The following path meets requirements by 93.062ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/piecounter/count_i2  (from \POPtimers/piecounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger +)

   Delay:                   6.778ns  (60.2% logic, 39.8% route), 10 logic levels.

 Constraint Details:

      6.778ns data_path \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.062ns

 Path Details: \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i2 (from \POPtimers/piecounter/trigger)
Route         8   e 1.598                                  reveal_ist_59_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_767_1272_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n8285
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_767_1272_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n8286
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_767_1272_add_1_7
Route         1   e 0.020                                  \POPtimers/piecounter/n8287
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_767_1272_add_1_9
Route         1   e 0.020                                  \POPtimers/piecounter/n3364
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_1400_7
Route         1   e 0.020                                  \POPtimers/piecounter/n8387
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1400_9
Route         1   e 0.020                                  \POPtimers/piecounter/n8388
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1400_11
Route         1   e 0.020                                  \POPtimers/piecounter/n8389
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1400_13
Route         1   e 0.020                                  \POPtimers/piecounter/n8390
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_1400_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_125[15]
                  --------
                    6.778  (60.2% logic, 39.8% route), 10 logic levels.


Passed:  The following path meets requirements by 93.062ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/piecounter/count_i2  (from \POPtimers/piecounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger +)

   Delay:                   6.778ns  (60.2% logic, 39.8% route), 10 logic levels.

 Constraint Details:

      6.778ns data_path \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.062ns

 Path Details: \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i2 (from \POPtimers/piecounter/trigger)
Route         8   e 1.598                                  reveal_ist_59_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_767_1272_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n8285
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_767_1272_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n3368
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_1400_3
Route         1   e 0.020                                  \POPtimers/piecounter/n8385
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1400_5
Route         1   e 0.020                                  \POPtimers/piecounter/n8386
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1400_7
Route         1   e 0.020                                  \POPtimers/piecounter/n8387
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1400_9
Route         1   e 0.020                                  \POPtimers/piecounter/n8388
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1400_11
Route         1   e 0.020                                  \POPtimers/piecounter/n8389
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1400_13
Route         1   e 0.020                                  \POPtimers/piecounter/n8390
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_1400_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_125[15]
                  --------
                    6.778  (60.2% logic, 39.8% route), 10 logic levels.

Report: 6.938 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk3 [get_nets clk_debug]
            512 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 88.909ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from clk_debug +)
   Destination:    FD1P3DX    SP             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/op_code_i0_i0  (to clk_debug +)

   Delay:                  10.806ns  (26.9% logic, 73.1% route), 6 logic levels.

 Constraint Details:

     10.806ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/op_code_i0_i0 meets
    100.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 99.715ns) by 88.909ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/op_code_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 (from clk_debug)
Route         4   e 1.398                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[2]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i1_2_lut_rep_165
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9615
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i2_4_lut
Route         7   e 1.502                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/wen_N_497
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i1_2_lut_rep_135_4_lut
Route         4   e 1.340                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n9585
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i3_4_lut
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n16
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i2_3_lut
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/op_code_2__N_644
                  --------
                   10.806  (26.9% logic, 73.1% route), 6 logic levels.


Passed:  The following path meets requirements by 88.909ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from clk_debug +)
   Destination:    FD1P3DX    SP             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/op_code_i0_i1  (to clk_debug +)

   Delay:                  10.806ns  (26.9% logic, 73.1% route), 6 logic levels.

 Constraint Details:

     10.806ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/op_code_i0_i1 meets
    100.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 99.715ns) by 88.909ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/op_code_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 (from clk_debug)
Route         4   e 1.398                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[2]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i1_2_lut_rep_165
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9615
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i2_4_lut
Route         7   e 1.502                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/wen_N_497
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i1_2_lut_rep_135_4_lut
Route         4   e 1.340                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n9585
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i3_4_lut
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n16
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i2_3_lut
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/op_code_2__N_644
                  --------
                   10.806  (26.9% logic, 73.1% route), 6 logic levels.


Passed:  The following path meets requirements by 88.909ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from clk_debug +)
   Destination:    FD1P3DX    SP             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/op_code_i0_i2  (to clk_debug +)

   Delay:                  10.806ns  (26.9% logic, 73.1% route), 6 logic levels.

 Constraint Details:

     10.806ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/op_code_i0_i2 meets
    100.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 99.715ns) by 88.909ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/op_code_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 (from clk_debug)
Route         4   e 1.398                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[2]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i1_2_lut_rep_165
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9615
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i2_4_lut
Route         7   e 1.502                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/wen_N_497
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i1_2_lut_rep_135_4_lut
Route         4   e 1.340                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n9585
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i3_4_lut
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n16
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i2_3_lut
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/op_code_2__N_644
                  --------
                   10.806  (26.9% logic, 73.1% route), 6 logic levels.

Report: 11.091 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk2 [get_nets clk_2M5]
            847 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 38.794ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i6  (from clk_2M5 +)
   Destination:    FD1S3IX    D              MW_output_66  (to clk_2M5 +)

   Delay:                  11.046ns  (30.8% logic, 69.2% route), 7 logic levels.

 Constraint Details:

     11.046ns data_path \POPtimers/gatedcount_i6 to MW_output_66 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 38.794ns

 Path Details: \POPtimers/gatedcount_i6 to MW_output_66

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i6 (from clk_2M5)
Route         8   e 1.598                                  \POPtimers/gatedcount[6]
LUT4        ---     0.493              B to Z              \POPtimers/MW1/i1_2_lut
Route         2   e 1.141                                  \POPtimers/MW1/n9051
LUT4        ---     0.493              B to Z              \POPtimers/MW1/i1_4_lut
Route         1   e 0.941                                  \POPtimers/MW1/n9052
LUT4        ---     0.493              A to Z              \POPtimers/MW1/i3_4_lut_adj_146
Route         1   e 0.941                                  n8520
LUT4        ---     0.493              A to Z              i6676_4_lut
Route         1   e 0.941                                  n9087
LUT4        ---     0.493              A to Z              \POPtimers/MW_I_0_3_lut
Route         2   e 1.141                                  debug_2_c
LUT4        ---     0.493              B to Z              i1_4_lut_4_lut
Route         1   e 0.941                                  MW_output_N_19
                  --------
                   11.046  (30.8% logic, 69.2% route), 7 logic levels.


Passed:  The following path meets requirements by 38.794ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i5  (from clk_2M5 +)
   Destination:    FD1S3IX    D              MW_output_66  (to clk_2M5 +)

   Delay:                  11.046ns  (30.8% logic, 69.2% route), 7 logic levels.

 Constraint Details:

     11.046ns data_path \POPtimers/gatedcount_i5 to MW_output_66 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 38.794ns

 Path Details: \POPtimers/gatedcount_i5 to MW_output_66

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i5 (from clk_2M5)
Route         8   e 1.598                                  \POPtimers/gatedcount[5]
LUT4        ---     0.493              A to Z              \POPtimers/MW1/i1_2_lut
Route         2   e 1.141                                  \POPtimers/MW1/n9051
LUT4        ---     0.493              B to Z              \POPtimers/MW1/i1_4_lut
Route         1   e 0.941                                  \POPtimers/MW1/n9052
LUT4        ---     0.493              A to Z              \POPtimers/MW1/i3_4_lut_adj_146
Route         1   e 0.941                                  n8520
LUT4        ---     0.493              A to Z              i6676_4_lut
Route         1   e 0.941                                  n9087
LUT4        ---     0.493              A to Z              \POPtimers/MW_I_0_3_lut
Route         2   e 1.141                                  debug_2_c
LUT4        ---     0.493              B to Z              i1_4_lut_4_lut
Route         1   e 0.941                                  MW_output_N_19
                  --------
                   11.046  (30.8% logic, 69.2% route), 7 logic levels.


Passed:  The following path meets requirements by 38.994ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i2  (from clk_2M5 +)
   Destination:    FD1S3IX    D              MW_output_66  (to clk_2M5 +)

   Delay:                  10.846ns  (31.4% logic, 68.6% route), 7 logic levels.

 Constraint Details:

     10.846ns data_path \POPtimers/gatedcount_i2 to MW_output_66 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 38.994ns

 Path Details: \POPtimers/gatedcount_i2 to MW_output_66

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i2 (from clk_2M5)
Route         8   e 1.598                                  \POPtimers/gatedcount[2]
LUT4        ---     0.493              B to Z              \POPtimers/MW1/i4415_3_lut
Route         1   e 0.941                                  \POPtimers/MW1/n6391
LUT4        ---     0.493              C to Z              \POPtimers/MW1/i1_4_lut
Route         1   e 0.941                                  \POPtimers/MW1/n9052
LUT4        ---     0.493              A to Z              \POPtimers/MW1/i3_4_lut_adj_146
Route         1   e 0.941                                  n8520
LUT4        ---     0.493              A to Z              i6676_4_lut
Route         1   e 0.941                                  n9087
LUT4        ---     0.493              A to Z              \POPtimers/MW_I_0_3_lut
Route         2   e 1.141                                  debug_2_c
LUT4        ---     0.493              B to Z              i1_4_lut_4_lut
Route         1   e 0.941                                  MW_output_N_19
                  --------
                   10.846  (31.4% logic, 68.6% route), 7 logic levels.

Report: 11.206 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk1 [get_nets debounce_pulse]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 100.000000 -name clk0 [get_nets \TinyFPGA_A2_reveal_coretop_instance/jtck[0]]
            1182 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 82.417ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i29  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  17.423ns  (31.5% logic, 68.5% route), 12 logic levels.

 Constraint Details:

     17.423ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i29 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 82.417ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i29 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i29 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route        16   e 1.873                                  addr[12]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i2_2_lut_3_lut_4_lut
Route         4   e 1.340                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n5122
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/decode_u/i6884_4_lut_rep_123
Route         9   e 1.574                                  n9573
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6875_4_lut_4_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9181
MOFX0       ---     0.378             C0 to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i79
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n71
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n71_bdd_4_lut_6956
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9398
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/wr_din[0]_bdd_3_lut_6957
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9399
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9399_bdd_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9400
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6905
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/jtdo_N_478
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/i1_2_lut_adj_145
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i3_4_lut_adj_106
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n8523
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i4211_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_15__N_382[0]
                  --------
                   17.423  (31.5% logic, 68.5% route), 12 logic levels.


Passed:  The following path meets requirements by 82.421ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i30  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  17.419ns  (31.5% logic, 68.5% route), 12 logic levels.

 Constraint Details:

     17.419ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i30 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 82.421ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i30 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i30 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route        15   e 1.869                                  addr[13]
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i2_2_lut_3_lut_4_lut
Route         4   e 1.340                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n5122
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/decode_u/i6884_4_lut_rep_123
Route         9   e 1.574                                  n9573
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6875_4_lut_4_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9181
MOFX0       ---     0.378             C0 to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i79
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n71
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n71_bdd_4_lut_6956
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9398
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/wr_din[0]_bdd_3_lut_6957
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9399
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9399_bdd_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9400
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6905
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/jtdo_N_478
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/i1_2_lut_adj_145
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i3_4_lut_adj_106
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n8523
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i4211_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_15__N_382[0]
                  --------
                   17.419  (31.5% logic, 68.5% route), 12 logic levels.


Passed:  The following path meets requirements by 82.562ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i29  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  17.278ns  (30.9% logic, 69.1% route), 12 logic levels.

 Constraint Details:

     17.278ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i29 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 82.562ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i29 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i29 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route        16   e 1.873                                  addr[12]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i2_2_lut_3_lut_4_lut
Route         4   e 1.340                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n5122
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/decode_u/i6884_4_lut_rep_123
Route         9   e 1.574                                  n9573
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i28_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n8704
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i79
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n71
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n71_bdd_4_lut_6956
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9398
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/wr_din[0]_bdd_3_lut_6957
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9399
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9399_bdd_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9400
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6905
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/jtdo_N_478
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/i1_2_lut_adj_145
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i3_4_lut_adj_106
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n8523
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i4211_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_15__N_382[0]
                  --------
                   17.278  (30.9% logic, 69.1% route), 12 logic levels.

Report: 17.583 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk6 [get_nets                          |             |             |
\POPtimers/freepcounter/trigger]        |   100.000 ns|     6.825 ns|     9  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk5 [get_nets sampled_modebutton]      |   100.000 ns|     3.700 ns|     2  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk4 [get_nets                          |             |             |
\POPtimers/piecounter/trigger]          |   100.000 ns|     6.938 ns|    10  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk3 [get_nets clk_debug]               |   100.000 ns|    11.091 ns|     6  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk2 [get_nets clk_2M5]                 |   100.000 ns|    22.412 ns|     7  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk1 [get_nets debounce_pulse]          |            -|            -|     0  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk0 [get_nets                          |             |             |
\TinyFPGA_A2_reveal_coretop_instance/jtc|             |             |
k[0]]                                   |   100.000 ns|    17.583 ns|    12  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  6365 paths, 1080 nets, and 2774 connections (65.3% coverage)


Peak memory: 76214272 bytes, TRCE: 6463488 bytes, DLYMAN: 495616 bytes
CPU_TIME_REPORT: 0 secs 
