# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ADC_RX.srcs/sources_1/new/spi.vhd" \
"../../../../ADC_RX.srcs/sim_1/new/tb_spi.vhd" \

# Do not sort compile order
nosort
