# HW1

Project for the course "Low-level Hardware Design Systems I", 2024-25 ECE AUTH

The project focuses on implementing a RISC-V processor in Verilog, including RTL design, testbenches, and simulation outputs.
