; ACIA registers

ACIA_BASE    = $CF00
ACIA_DATA    = ACIA_BASE
ACIA_STATUS  = ACIA_BASE + 1
ACIA_COMMAND = ACIA_BASE + 2
ACIA_CONTROL = ACIA_BASE + 3



;BANK registers

BANK_BASE   = $CE00

; ACIA control register bit values

ACIA_STOP_BITS_1 = %00000000
ACIA_STOP_BITS_2 = %10000000
ACIA_DATA_BITS_8 = %00000000
ACIA_DATA_BITS_7 = %00100000
ACIA_DATA_BITS_6 = %01000000
ACIA_DATA_BITS_5 = %01100000
ACIA_CLOCK_EXT   = %00000000
ACIA_CLOCK_INT   = %00010000
ACIA_BAUD_16XEXT = %00000000
ACIA_BAUD_50     = %00000001
ACIA_BAUD_75     = %00000010
ACIA_BAUD_109    = %00000011
ACIA_BAUD_134    = %00000100
ACIA_BAUD_150    = %00000101
ACIA_BAUD_300    = %00000110
ACIA_BAUD_600    = %00000111
ACIA_BAUD_1200   = %00001000
ACIA_BAUD_1800   = %00001001
ACIA_BAUD_2400   = %00001010
ACIA_BAUD_3600   = %00001011
ACIA_BAUD_4800   = %00001100
ACIA_BAUD_7200   = %00001101
ACIA_BAUD_9600   = %00001110
ACIA_BAUD_19200  = %00001111

; ACIA command register bit values

ACIA_PARITY_ODD              = %00000000
ACIA_PARITY_EVEN             = %01000000
ACIA_PARITY_MARK             = %10000000
ACIA_PARITY_SPACE            = %11000000
ACIA_PARITY_DISABLE          = %00000000
ACIA_PARITY_ENABLE           = %00100000
ACIA_ECHO_DISABLE            = %00000000
ACIA_ECHO_ENABLE             = %00010000
ACIA_TX_INT_DISABLE_RTS_HIGH = %00000000
ACIA_TX_INT_ENABLE_RTS_LOW   = %00000100
ACIA_TX_INT_DISABLE_RTS_LOW  = %00001000
ACIA_TX_INT_DISABLE_BREAK    = %00001100
ACIA_RX_INT_ENABLE           = %00000000
ACIA_RX_INT_DISABLE          = %00000010
ACIA_DTR_HIGH                = %00000000
ACIA_DTR_LOW                 = %00000001

; ACIA status register bit masks

ACIA_STATUS_IRQ        = 1 << 7
ACIA_STATUS_DSR        = 1 << 6
ACIA_STATUS_DCD        = 1 << 5
ACIA_STATUS_TX_EMPTY   = 1 << 4
ACIA_STATUS_RX_FULL    = 1 << 3
ACIA_STATUS_OVERRUN    = 1 << 2
ACIA_STATUS_FRAME_ERR  = 1 << 1
ACIA_STATUS_PARITY_ERR = 1 << 0

; VIA registers

VIA_BASE   = $C100
VIA_ORB    = VIA_BASE
VIA_IRB    = VIA_BASE
VIA_ORA    = VIA_BASE + 1
VIA_IRA    = VIA_BASE + 1
VIA_DDRB   = VIA_BASE + 2
VIA_DDRA   = VIA_BASE + 3
VIA_T1C_L  = VIA_BASE + 4
VIA_T1C_H  = VIA_BASE + 5
VIA_T1L_L  = VIA_BASE + 6
VIA_T1L_H  = VIA_BASE + 7
VIA_T2C_L  = VIA_BASE + 8
VIA_T2C_H  = VIA_BASE + 9
VIA_SR     = VIA_BASE + 10
VIA_ACR    = VIA_BASE + 11
VIA_PCR    = VIA_BASE + 12
VIA_IFR    = VIA_BASE + 13
VIA_IER    = VIA_BASE + 14
VIA_ORA_NH = VIA_BASE + 15
VIA_IRA_NH = VIA_BASE + 15

; Port bits

VIA_PA0 = (1 << 0)
VIA_PA1 = (1 << 1)
VIA_PA2 = (1 << 2)
VIA_PA3 = (1 << 3)
VIA_PA4 = (1 << 4)
VIA_PA5 = (1 << 5)
VIA_PA6 = (1 << 6)
VIA_PA7 = (1 << 7)

; Port bits

VIA_PB0 = 1 << 0
VIA_PB1 = 1 << 1
VIA_PB2 = 1 << 2
VIA_PB3 = 1 << 3
VIA_PB4 = 1 << 4
VIA_PB5 = 1 << 5
VIA_PB6 = 1 << 6
VIA_PB7 = 1 << 7

;LCD
LCD_VIA_BASE 	= $C200
LCD_VIA_DDRA 	= LCD_VIA_BASE+3
LCD_VIA_PORTA  	= LCD_VIA_BASE+1
LCD_VIA_DDRB 	= LCD_VIA_BASE+2
LCD_VIA_PORTB  	= LCD_VIA_BASE

LCD_E 		= %00000001
LCD_RS 		= %00000100
LCD_1LINE 	= $80
LCD_2LINE	= $C0


;* VDP
VDP_MODE0		= $C300
VDP_MODE1		= VDP_MODE0+1
VDP_STATUS		= VDP_MODE0+1
VDP_ADDR		= VDP_MODE0+1
VDP_VRAM		= VDP_MODE0
VDP_SHORTDELAY	= 1
VDP_LONGDELAY 	= 2
VDP_FLASH		= $10				;* Must be a power of 2 *


VDP_16K       = %10000000
VDP_SBLANK    = %01000000
VDP_INT       = %00100000
VDP_GMODE1    = %00010000
VDP_GMODE3    = %00001000
VDP_SPR16     = %00000010
VDP_SPRMAG    = %00000001

VDP_EXTVID    = %00000001 ;at reg 0
VDP_GMODE2    = %00000010 ;at reg 0



;SPI registerss

SPI_DATA   = $C400
SPI_CSSEL		=	SPI_DATA + 3
SPI_STATUS	=	SPI_DATA + 1
SPI_DIV     = SPI_DATA + 2
SPI_CS			= $0			;CS0 = 14, CS1=13, CS2=11, CS3=7


RAMDISK = $6000
RAMDISK_END = $7FFF
RAMDISK_RESET_VECTOR = $7FFC
RAMDISK_IRQ_VECTOR = $7FFE


BANKDISK = $8000
BANKDISK_END = $BFFF
BANKDISK_RESET_VECTOR = $BFFC
BANKDISK_IRQ_VECTOR = $BFFE
