
WIFI-simpleGet-EXT1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000d80c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040d80c  0040d80c  0001d80c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  0040d814  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000c264  204009d0  0040e1e4  000209d0  2**2
                  ALLOC
  4 .stack        00002004  2040cc34  0041a448  000209d0  2**0
                  ALLOC
  5 .heap         00000200  2040ec38  0041c44c  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   00038182  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00007162  00000000  00000000  00058bd9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001670  00000000  00000000  0005fd3b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00028e99  00000000  00000000  000613ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001db15  00000000  00000000  0008a244  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0009b564  00000000  00000000  000a7d59  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0001373e  00000000  00000000  001432bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000019b8  00000000  00000000  001569fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004e28  00000000  00000000  001583b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	38 ec 40 20 51 54 40 00 4f 54 40 00 4f 54 40 00     8.@ QT@.OT@.OT@.
  400010:	4f 54 40 00 4f 54 40 00 4f 54 40 00 00 00 00 00     OT@.OT@.OT@.....
	...
  40002c:	71 07 40 00 4f 54 40 00 00 00 00 00 cd 07 40 00     q.@.OT@.......@.
  40003c:	35 08 40 00 4f 54 40 00 4f 54 40 00 91 5d 40 00     5.@.OT@.OT@..]@.
  40004c:	4f 54 40 00 4f 54 40 00 4f 54 40 00 4f 54 40 00     OT@.OT@.OT@.OT@.
  40005c:	4f 54 40 00 4f 54 40 00 00 00 00 00 69 4f 40 00     OT@.OT@.....iO@.
  40006c:	7d 4f 40 00 91 4f 40 00 4f 54 40 00 4f 54 40 00     }O@..O@.OT@.OT@.
  40007c:	4f 54 40 00 a5 4f 40 00 b9 4f 40 00 4f 54 40 00     OT@..O@..O@.OT@.
  40008c:	4f 54 40 00 4f 54 40 00 4f 54 40 00 4f 54 40 00     OT@.OT@.OT@.OT@.
  40009c:	4f 54 40 00 4f 54 40 00 4f 54 40 00 4f 54 40 00     OT@.OT@.OT@.OT@.
  4000ac:	4f 54 40 00 4f 54 40 00 21 04 40 00 4f 54 40 00     OT@.OT@.!.@.OT@.
  4000bc:	4f 54 40 00 4f 54 40 00 4f 54 40 00 4f 54 40 00     OT@.OT@.OT@.OT@.
  4000cc:	4f 54 40 00 00 00 00 00 4f 54 40 00 00 00 00 00     OT@.....OT@.....
  4000dc:	4f 54 40 00 35 04 40 00 4f 54 40 00 4f 54 40 00     OT@.5.@.OT@.OT@.
  4000ec:	4f 54 40 00 4f 54 40 00 4f 54 40 00 4f 54 40 00     OT@.OT@.OT@.OT@.
  4000fc:	4f 54 40 00 4f 54 40 00 4f 54 40 00 4f 54 40 00     OT@.OT@.OT@.OT@.
  40010c:	4f 54 40 00 4f 54 40 00 00 00 00 00 00 00 00 00     OT@.OT@.........
  40011c:	00 00 00 00 4f 54 40 00 4f 54 40 00 4f 54 40 00     ....OT@.OT@.OT@.
  40012c:	4f 54 40 00 4f 54 40 00 00 00 00 00 4f 54 40 00     OT@.OT@.....OT@.
  40013c:	4f 54 40 00                                         OT@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	0040d814 	.word	0x0040d814

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040d814 	.word	0x0040d814
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	0040d814 	.word	0x0040d814
  4001a8:	00000000 	.word	0x00000000

004001ac <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  4001ac:	b570      	push	{r4, r5, r6, lr}
  4001ae:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  4001b0:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  4001b2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  4001b4:	4013      	ands	r3, r2
  4001b6:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4001b8:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  4001ba:	4e1c      	ldr	r6, [pc, #112]	; (40022c <afec_process_callback+0x80>)
  4001bc:	4d1c      	ldr	r5, [pc, #112]	; (400230 <afec_process_callback+0x84>)
  4001be:	42a8      	cmp	r0, r5
  4001c0:	bf14      	ite	ne
  4001c2:	2000      	movne	r0, #0
  4001c4:	2001      	moveq	r0, #1
  4001c6:	0105      	lsls	r5, r0, #4
  4001c8:	e00b      	b.n	4001e2 <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  4001ca:	2c0e      	cmp	r4, #14
  4001cc:	d81e      	bhi.n	40020c <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  4001ce:	9a01      	ldr	r2, [sp, #4]
  4001d0:	f104 010c 	add.w	r1, r4, #12
  4001d4:	2301      	movs	r3, #1
  4001d6:	408b      	lsls	r3, r1
  4001d8:	4213      	tst	r3, r2
  4001da:	d110      	bne.n	4001fe <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4001dc:	3401      	adds	r4, #1
  4001de:	2c10      	cmp	r4, #16
  4001e0:	d022      	beq.n	400228 <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  4001e2:	2c0b      	cmp	r4, #11
  4001e4:	d8f1      	bhi.n	4001ca <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  4001e6:	9a01      	ldr	r2, [sp, #4]
  4001e8:	2301      	movs	r3, #1
  4001ea:	40a3      	lsls	r3, r4
  4001ec:	4213      	tst	r3, r2
  4001ee:	d0f5      	beq.n	4001dc <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  4001f0:	192b      	adds	r3, r5, r4
  4001f2:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  4001f6:	2b00      	cmp	r3, #0
  4001f8:	d0f0      	beq.n	4001dc <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  4001fa:	4798      	blx	r3
  4001fc:	e7ee      	b.n	4001dc <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  4001fe:	192b      	adds	r3, r5, r4
  400200:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400204:	2b00      	cmp	r3, #0
  400206:	d0e9      	beq.n	4001dc <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400208:	4798      	blx	r3
  40020a:	e7e7      	b.n	4001dc <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  40020c:	9a01      	ldr	r2, [sp, #4]
  40020e:	f104 010f 	add.w	r1, r4, #15
  400212:	2301      	movs	r3, #1
  400214:	408b      	lsls	r3, r1
  400216:	4213      	tst	r3, r2
  400218:	d0e0      	beq.n	4001dc <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  40021a:	192b      	adds	r3, r5, r4
  40021c:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400220:	2b00      	cmp	r3, #0
  400222:	d0db      	beq.n	4001dc <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400224:	4798      	blx	r3
  400226:	e7d9      	b.n	4001dc <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400228:	b002      	add	sp, #8
  40022a:	bd70      	pop	{r4, r5, r6, pc}
  40022c:	2040c9a0 	.word	0x2040c9a0
  400230:	40064000 	.word	0x40064000

00400234 <afec_ch_set_config>:
{
  400234:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  400236:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  400238:	2301      	movs	r3, #1
  40023a:	408b      	lsls	r3, r1
  40023c:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400240:	7815      	ldrb	r5, [r2, #0]
  400242:	2d00      	cmp	r5, #0
  400244:	bf08      	it	eq
  400246:	2300      	moveq	r3, #0
  400248:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  40024a:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  40024c:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  40024e:	004b      	lsls	r3, r1, #1
  400250:	2103      	movs	r1, #3
  400252:	4099      	lsls	r1, r3
  400254:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  400258:	7851      	ldrb	r1, [r2, #1]
  40025a:	4099      	lsls	r1, r3
  40025c:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  40025e:	6541      	str	r1, [r0, #84]	; 0x54
}
  400260:	bc30      	pop	{r4, r5}
  400262:	4770      	bx	lr

00400264 <afec_temp_sensor_set_config>:
	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  400264:	784b      	ldrb	r3, [r1, #1]
  400266:	780a      	ldrb	r2, [r1, #0]
  400268:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  40026a:	6703      	str	r3, [r0, #112]	; 0x70
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  40026c:	888a      	ldrh	r2, [r1, #4]
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  40026e:	884b      	ldrh	r3, [r1, #2]
  400270:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400274:	6743      	str	r3, [r0, #116]	; 0x74
  400276:	4770      	bx	lr

00400278 <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  400278:	2200      	movs	r2, #0
  40027a:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  40027c:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <afec_get_config_defaults+0x28>)
  40027e:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  400280:	4b08      	ldr	r3, [pc, #32]	; (4002a4 <afec_get_config_defaults+0x2c>)
  400282:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400284:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400288:	60c3      	str	r3, [r0, #12]
		cfg->tracktim = 2;
  40028a:	2302      	movs	r3, #2
  40028c:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  40028e:	2301      	movs	r3, #1
  400290:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  400292:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400294:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400296:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400298:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  40029a:	7583      	strb	r3, [r0, #22]
  40029c:	4770      	bx	lr
  40029e:	bf00      	nop
  4002a0:	11e1a300 	.word	0x11e1a300
  4002a4:	005b8d80 	.word	0x005b8d80

004002a8 <afec_ch_get_config_defaults>:
	cfg->diff = false;
  4002a8:	2300      	movs	r3, #0
  4002aa:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  4002ac:	2301      	movs	r3, #1
  4002ae:	7043      	strb	r3, [r0, #1]
  4002b0:	4770      	bx	lr

004002b2 <afec_temp_sensor_get_config_defaults>:
	cfg->rctc = false;
  4002b2:	2300      	movs	r3, #0
  4002b4:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  4002b6:	2320      	movs	r3, #32
  4002b8:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  4002ba:	23ff      	movs	r3, #255	; 0xff
  4002bc:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  4002be:	f640 73ff 	movw	r3, #4095	; 0xfff
  4002c2:	8083      	strh	r3, [r0, #4]
  4002c4:	4770      	bx	lr
	...

004002c8 <afec_init>:
	return afec->AFEC_ISR;
  4002c8:	6b02      	ldr	r2, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  4002ca:	f012 7280 	ands.w	r2, r2, #16777216	; 0x1000000
  4002ce:	d001      	beq.n	4002d4 <afec_init+0xc>
		return STATUS_ERR_BUSY;
  4002d0:	2019      	movs	r0, #25
  4002d2:	4770      	bx	lr
{
  4002d4:	b410      	push	{r4}
	afec->AFEC_CR = AFEC_CR_SWRST;
  4002d6:	2301      	movs	r3, #1
  4002d8:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4002da:	7ccb      	ldrb	r3, [r1, #19]
  4002dc:	2b00      	cmp	r3, #0
  4002de:	bf18      	it	ne
  4002e0:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  4002e4:	684b      	ldr	r3, [r1, #4]
  4002e6:	688c      	ldr	r4, [r1, #8]
  4002e8:	fbb3 f3f4 	udiv	r3, r3, r4
  4002ec:	3b01      	subs	r3, #1
  4002ee:	021b      	lsls	r3, r3, #8
  4002f0:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4002f2:	68cc      	ldr	r4, [r1, #12]
  4002f4:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  4002f8:	4323      	orrs	r3, r4
			AFEC_MR_TRACKTIM(config->tracktim) |
  4002fa:	7c0c      	ldrb	r4, [r1, #16]
  4002fc:	0624      	lsls	r4, r4, #24
  4002fe:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400302:	4323      	orrs	r3, r4
			AFEC_MR_TRANSFER(config->transfer) |
  400304:	7c4c      	ldrb	r4, [r1, #17]
  400306:	0724      	lsls	r4, r4, #28
  400308:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  40030c:	4323      	orrs	r3, r4
  40030e:	4313      	orrs	r3, r2
	afec->AFEC_MR = reg;
  400310:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400312:	7d0b      	ldrb	r3, [r1, #20]
  400314:	2b00      	cmp	r3, #0
  400316:	bf14      	ite	ne
  400318:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  40031c:	2300      	moveq	r3, #0
  40031e:	680a      	ldr	r2, [r1, #0]
  400320:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  400322:	7d4a      	ldrb	r2, [r1, #21]
  400324:	2a00      	cmp	r2, #0
  400326:	bf14      	ite	ne
  400328:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  40032c:	2200      	moveq	r2, #0
			(config->resolution) |
  40032e:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400330:	6083      	str	r3, [r0, #8]
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  400332:	7d8b      	ldrb	r3, [r1, #22]
  400334:	021b      	lsls	r3, r3, #8
  400336:	f403 7340 	and.w	r3, r3, #768	; 0x300
  40033a:	f043 030c 	orr.w	r3, r3, #12
  40033e:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  400342:	4b0f      	ldr	r3, [pc, #60]	; (400380 <afec_init+0xb8>)
  400344:	4298      	cmp	r0, r3
  400346:	d006      	beq.n	400356 <afec_init+0x8e>
	if(afec == AFEC1) {
  400348:	4b0e      	ldr	r3, [pc, #56]	; (400384 <afec_init+0xbc>)
  40034a:	4298      	cmp	r0, r3
  40034c:	d00d      	beq.n	40036a <afec_init+0xa2>
	return STATUS_OK;
  40034e:	2000      	movs	r0, #0
}
  400350:	f85d 4b04 	ldr.w	r4, [sp], #4
  400354:	4770      	bx	lr
  400356:	4b0c      	ldr	r3, [pc, #48]	; (400388 <afec_init+0xc0>)
  400358:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[0][i] = 0;
  40035c:	2200      	movs	r2, #0
  40035e:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400362:	428b      	cmp	r3, r1
  400364:	d1fb      	bne.n	40035e <afec_init+0x96>
	return STATUS_OK;
  400366:	2000      	movs	r0, #0
  400368:	e7f2      	b.n	400350 <afec_init+0x88>
  40036a:	4b08      	ldr	r3, [pc, #32]	; (40038c <afec_init+0xc4>)
  40036c:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[1][i] = 0;
  400370:	2200      	movs	r2, #0
  400372:	f843 2b04 	str.w	r2, [r3], #4
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400376:	428b      	cmp	r3, r1
  400378:	d1fb      	bne.n	400372 <afec_init+0xaa>
	return STATUS_OK;
  40037a:	2000      	movs	r0, #0
  40037c:	e7e8      	b.n	400350 <afec_init+0x88>
  40037e:	bf00      	nop
  400380:	4003c000 	.word	0x4003c000
  400384:	40064000 	.word	0x40064000
  400388:	2040c99c 	.word	0x2040c99c
  40038c:	2040c9e0 	.word	0x2040c9e0

00400390 <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400390:	4b0c      	ldr	r3, [pc, #48]	; (4003c4 <afec_enable_interrupt+0x34>)
  400392:	4299      	cmp	r1, r3
  400394:	d007      	beq.n	4003a6 <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  400396:	290b      	cmp	r1, #11
  400398:	d80b      	bhi.n	4003b2 <afec_enable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  40039a:	d006      	beq.n	4003aa <afec_enable_interrupt+0x1a>
			afec->AFEC_IER = 1 << interrupt_source;
  40039c:	2301      	movs	r3, #1
  40039e:	fa03 f101 	lsl.w	r1, r3, r1
  4003a2:	6241      	str	r1, [r0, #36]	; 0x24
  4003a4:	4770      	bx	lr
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  4003a6:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  4003a8:	4770      	bx	lr
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  4003aa:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4003ae:	6243      	str	r3, [r0, #36]	; 0x24
  4003b0:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  4003b2:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  4003b4:	bf94      	ite	ls
  4003b6:	310c      	addls	r1, #12
				+ AFEC_INTERRUPT_GAP2);
  4003b8:	310f      	addhi	r1, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  4003ba:	2301      	movs	r3, #1
  4003bc:	fa03 f101 	lsl.w	r1, r3, r1
  4003c0:	6241      	str	r1, [r0, #36]	; 0x24
  4003c2:	4770      	bx	lr
  4003c4:	47000fff 	.word	0x47000fff

004003c8 <afec_set_callback>:
{
  4003c8:	b538      	push	{r3, r4, r5, lr}
	if (afec == AFEC1) {
  4003ca:	4c11      	ldr	r4, [pc, #68]	; (400410 <afec_set_callback+0x48>)
  4003cc:	42a0      	cmp	r0, r4
	afec_callback_pointer[i][source] = callback;
  4003ce:	bf0c      	ite	eq
  4003d0:	2410      	moveq	r4, #16
  4003d2:	2400      	movne	r4, #0
  4003d4:	440c      	add	r4, r1
  4003d6:	4d0f      	ldr	r5, [pc, #60]	; (400414 <afec_set_callback+0x4c>)
  4003d8:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  4003dc:	d10a      	bne.n	4003f4 <afec_set_callback+0x2c>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4003de:	4a0e      	ldr	r2, [pc, #56]	; (400418 <afec_set_callback+0x50>)
  4003e0:	f44f 7480 	mov.w	r4, #256	; 0x100
  4003e4:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4003e8:	015b      	lsls	r3, r3, #5
  4003ea:	b2db      	uxtb	r3, r3
  4003ec:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4003f0:	6054      	str	r4, [r2, #4]
  4003f2:	e009      	b.n	400408 <afec_set_callback+0x40>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4003f4:	4a08      	ldr	r2, [pc, #32]	; (400418 <afec_set_callback+0x50>)
  4003f6:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  4003fa:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4003fe:	015b      	lsls	r3, r3, #5
  400400:	b2db      	uxtb	r3, r3
  400402:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400406:	6014      	str	r4, [r2, #0]
	afec_enable_interrupt(afec, source);
  400408:	4b04      	ldr	r3, [pc, #16]	; (40041c <afec_set_callback+0x54>)
  40040a:	4798      	blx	r3
  40040c:	bd38      	pop	{r3, r4, r5, pc}
  40040e:	bf00      	nop
  400410:	40064000 	.word	0x40064000
  400414:	2040c9a0 	.word	0x2040c9a0
  400418:	e000e100 	.word	0xe000e100
  40041c:	00400391 	.word	0x00400391

00400420 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400420:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  400422:	4802      	ldr	r0, [pc, #8]	; (40042c <AFEC0_Handler+0xc>)
  400424:	4b02      	ldr	r3, [pc, #8]	; (400430 <AFEC0_Handler+0x10>)
  400426:	4798      	blx	r3
  400428:	bd08      	pop	{r3, pc}
  40042a:	bf00      	nop
  40042c:	4003c000 	.word	0x4003c000
  400430:	004001ad 	.word	0x004001ad

00400434 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400434:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  400436:	4802      	ldr	r0, [pc, #8]	; (400440 <AFEC1_Handler+0xc>)
  400438:	4b02      	ldr	r3, [pc, #8]	; (400444 <AFEC1_Handler+0x10>)
  40043a:	4798      	blx	r3
  40043c:	bd08      	pop	{r3, pc}
  40043e:	bf00      	nop
  400440:	40064000 	.word	0x40064000
  400444:	004001ad 	.word	0x004001ad

00400448 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400448:	b500      	push	{lr}
  40044a:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  40044c:	4b13      	ldr	r3, [pc, #76]	; (40049c <afec_enable+0x54>)
  40044e:	4298      	cmp	r0, r3
  400450:	bf0c      	ite	eq
  400452:	2028      	moveq	r0, #40	; 0x28
  400454:	201d      	movne	r0, #29
  400456:	4b12      	ldr	r3, [pc, #72]	; (4004a0 <afec_enable+0x58>)
  400458:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  40045a:	4b12      	ldr	r3, [pc, #72]	; (4004a4 <afec_enable+0x5c>)
  40045c:	789b      	ldrb	r3, [r3, #2]
  40045e:	2bff      	cmp	r3, #255	; 0xff
  400460:	d01a      	beq.n	400498 <afec_enable+0x50>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400462:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400466:	fab3 f383 	clz	r3, r3
  40046a:	095b      	lsrs	r3, r3, #5
  40046c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40046e:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400470:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400474:	2200      	movs	r2, #0
  400476:	4b0c      	ldr	r3, [pc, #48]	; (4004a8 <afec_enable+0x60>)
  400478:	701a      	strb	r2, [r3, #0]
	return flags;
  40047a:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  40047c:	4a09      	ldr	r2, [pc, #36]	; (4004a4 <afec_enable+0x5c>)
  40047e:	7893      	ldrb	r3, [r2, #2]
  400480:	3301      	adds	r3, #1
  400482:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400484:	b129      	cbz	r1, 400492 <afec_enable+0x4a>
		cpu_irq_enable();
  400486:	2201      	movs	r2, #1
  400488:	4b07      	ldr	r3, [pc, #28]	; (4004a8 <afec_enable+0x60>)
  40048a:	701a      	strb	r2, [r3, #0]
  40048c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400490:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  400492:	b003      	add	sp, #12
  400494:	f85d fb04 	ldr.w	pc, [sp], #4
  400498:	e7fe      	b.n	400498 <afec_enable+0x50>
  40049a:	bf00      	nop
  40049c:	40064000 	.word	0x40064000
  4004a0:	00405171 	.word	0x00405171
  4004a4:	2040c998 	.word	0x2040c998
  4004a8:	20400018 	.word	0x20400018

004004ac <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  4004ac:	b921      	cbnz	r1, 4004b8 <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  4004ae:	6843      	ldr	r3, [r0, #4]
  4004b0:	f023 0301 	bic.w	r3, r3, #1
  4004b4:	6043      	str	r3, [r0, #4]
  4004b6:	4770      	bx	lr
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  4004b8:	6843      	ldr	r3, [r0, #4]
  4004ba:	f043 0301 	orr.w	r3, r3, #1
  4004be:	6043      	str	r3, [r0, #4]
  4004c0:	4770      	bx	lr

004004c2 <rtc_enable_interrupt>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
	p_rtc->RTC_IER = ul_sources;
  4004c2:	6201      	str	r1, [r0, #32]
  4004c4:	4770      	bx	lr

004004c6 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  4004c6:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  4004c8:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4004ca:	6884      	ldr	r4, [r0, #8]
  4004cc:	42a5      	cmp	r5, r4
  4004ce:	d003      	beq.n	4004d8 <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  4004d0:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4004d2:	6884      	ldr	r4, [r0, #8]
  4004d4:	42ac      	cmp	r4, r5
  4004d6:	d1fb      	bne.n	4004d0 <rtc_get_time+0xa>
	}

	/* Hour */
	if (pul_hour) {
  4004d8:	b161      	cbz	r1, 4004f4 <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4004da:	f3c4 5001 	ubfx	r0, r4, #20, #2
  4004de:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  4004e2:	f3c4 4003 	ubfx	r0, r4, #16, #4
  4004e6:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  4004ea:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  4004ee:	bf18      	it	ne
  4004f0:	300c      	addne	r0, #12
  4004f2:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  4004f4:	b142      	cbz	r2, 400508 <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  4004f6:	f3c4 3102 	ubfx	r1, r4, #12, #3
  4004fa:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4004fe:	f3c4 2003 	ubfx	r0, r4, #8, #4
  400502:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  400506:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  400508:	b143      	cbz	r3, 40051c <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40050a:	f3c4 1202 	ubfx	r2, r4, #4, #3
  40050e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400512:	f004 040f 	and.w	r4, r4, #15
  400516:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  40051a:	601c      	str	r4, [r3, #0]
	}
}
  40051c:	bc30      	pop	{r4, r5}
  40051e:	4770      	bx	lr

00400520 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  400520:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  400522:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  400524:	f014 0f01 	tst.w	r4, #1
  400528:	d005      	beq.n	400536 <rtc_set_time+0x16>
  40052a:	290c      	cmp	r1, #12
  40052c:	d903      	bls.n	400536 <rtc_set_time+0x16>
			ul_hour -= 12;
  40052e:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  400530:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
  400534:	e000      	b.n	400538 <rtc_set_time+0x18>
	uint32_t ul_time = 0;
  400536:	2700      	movs	r7, #0
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400538:	4c1c      	ldr	r4, [pc, #112]	; (4005ac <rtc_set_time+0x8c>)
  40053a:	fba4 5603 	umull	r5, r6, r4, r3
  40053e:	08f6      	lsrs	r6, r6, #3
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  400540:	eb06 0586 	add.w	r5, r6, r6, lsl #2
  400544:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  400548:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  40054c:	fba4 6502 	umull	r6, r5, r4, r2
  400550:	08ed      	lsrs	r5, r5, #3
  400552:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  400556:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40055a:	eba2 0545 	sub.w	r5, r2, r5, lsl #1
  40055e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  400562:	433b      	orrs	r3, r7
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400564:	fba4 4201 	umull	r4, r2, r4, r1
  400568:	08d2      	lsrs	r2, r2, #3
  40056a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  40056e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400572:	eba1 0142 	sub.w	r1, r1, r2, lsl #1
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400576:	ea43 4101 	orr.w	r1, r3, r1, lsl #16

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  40057a:	6983      	ldr	r3, [r0, #24]
  40057c:	f013 0f04 	tst.w	r3, #4
  400580:	d0fb      	beq.n	40057a <rtc_set_time+0x5a>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  400582:	6803      	ldr	r3, [r0, #0]
  400584:	f043 0301 	orr.w	r3, r3, #1
  400588:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  40058a:	6983      	ldr	r3, [r0, #24]
  40058c:	f013 0f01 	tst.w	r3, #1
  400590:	d0fb      	beq.n	40058a <rtc_set_time+0x6a>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400592:	2301      	movs	r3, #1
  400594:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  400596:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  400598:	6803      	ldr	r3, [r0, #0]
  40059a:	f023 0301 	bic.w	r3, r3, #1
  40059e:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  4005a0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4005a2:	f000 0001 	and.w	r0, r0, #1
  4005a6:	bcf0      	pop	{r4, r5, r6, r7}
  4005a8:	4770      	bx	lr
  4005aa:	bf00      	nop
  4005ac:	cccccccd 	.word	0xcccccccd

004005b0 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  4005b0:	b470      	push	{r4, r5, r6}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4005b2:	4d2a      	ldr	r5, [pc, #168]	; (40065c <rtc_set_date+0xac>)
  4005b4:	fba5 4603 	umull	r4, r6, r5, r3
  4005b8:	08f6      	lsrs	r6, r6, #3
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  4005ba:	9c03      	ldr	r4, [sp, #12]
  4005bc:	0564      	lsls	r4, r4, #21
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4005be:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  4005c2:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4005c6:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4005ca:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  4005ce:	fba5 6402 	umull	r6, r4, r5, r2
  4005d2:	08e4      	lsrs	r4, r4, #3
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4005d4:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  4005d8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4005dc:	eba2 0244 	sub.w	r2, r2, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4005e0:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  4005e4:	4b1e      	ldr	r3, [pc, #120]	; (400660 <rtc_set_date+0xb0>)
  4005e6:	fba3 4301 	umull	r4, r3, r3, r1
  4005ea:	099b      	lsrs	r3, r3, #6
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4005ec:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  4005f0:	4b1c      	ldr	r3, [pc, #112]	; (400664 <rtc_set_date+0xb4>)
  4005f2:	fba3 4301 	umull	r4, r3, r3, r1
  4005f6:	095b      	lsrs	r3, r3, #5
  4005f8:	fba5 6403 	umull	r6, r4, r5, r3
  4005fc:	08e4      	lsrs	r4, r4, #3
  4005fe:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  400602:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400606:	431a      	orrs	r2, r3
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  400608:	fba5 4301 	umull	r4, r3, r5, r1
  40060c:	08db      	lsrs	r3, r3, #3
  40060e:	eb03 0483 	add.w	r4, r3, r3, lsl #2
  400612:	eba1 0144 	sub.w	r1, r1, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400616:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  40061a:	fba5 1503 	umull	r1, r5, r5, r3
  40061e:	08ed      	lsrs	r5, r5, #3
  400620:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  400624:	eba3 0545 	sub.w	r5, r3, r5, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400628:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  40062c:	6983      	ldr	r3, [r0, #24]
  40062e:	f013 0f04 	tst.w	r3, #4
  400632:	d0fb      	beq.n	40062c <rtc_set_date+0x7c>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  400634:	6803      	ldr	r3, [r0, #0]
  400636:	f043 0302 	orr.w	r3, r3, #2
  40063a:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  40063c:	6983      	ldr	r3, [r0, #24]
  40063e:	f013 0f01 	tst.w	r3, #1
  400642:	d0fb      	beq.n	40063c <rtc_set_date+0x8c>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400644:	2301      	movs	r3, #1
  400646:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  400648:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  40064a:	6803      	ldr	r3, [r0, #0]
  40064c:	f023 0302 	bic.w	r3, r3, #2
  400650:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  400652:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400654:	f000 0002 	and.w	r0, r0, #2
  400658:	bc70      	pop	{r4, r5, r6}
  40065a:	4770      	bx	lr
  40065c:	cccccccd 	.word	0xcccccccd
  400660:	10624dd3 	.word	0x10624dd3
  400664:	51eb851f 	.word	0x51eb851f

00400668 <rtc_get_status>:
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
	return (p_rtc->RTC_SR);
  400668:	6980      	ldr	r0, [r0, #24]
}
  40066a:	4770      	bx	lr

0040066c <rtc_clear_status>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
	p_rtc->RTC_SCCR = ul_clear;
  40066c:	61c1      	str	r1, [r0, #28]
  40066e:	4770      	bx	lr

00400670 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400670:	f100 0308 	add.w	r3, r0, #8
  400674:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  400676:	f04f 32ff 	mov.w	r2, #4294967295
  40067a:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40067c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40067e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  400680:	2300      	movs	r3, #0
  400682:	6003      	str	r3, [r0, #0]
  400684:	4770      	bx	lr

00400686 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  400686:	2300      	movs	r3, #0
  400688:	6103      	str	r3, [r0, #16]
  40068a:	4770      	bx	lr

0040068c <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  40068c:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  40068e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  400690:	689a      	ldr	r2, [r3, #8]
  400692:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  400694:	689a      	ldr	r2, [r3, #8]
  400696:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  400698:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40069a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  40069c:	6803      	ldr	r3, [r0, #0]
  40069e:	3301      	adds	r3, #1
  4006a0:	6003      	str	r3, [r0, #0]
  4006a2:	4770      	bx	lr

004006a4 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  4006a4:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  4006a6:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  4006a8:	f1b5 3fff 	cmp.w	r5, #4294967295
  4006ac:	d002      	beq.n	4006b4 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4006ae:	f100 0208 	add.w	r2, r0, #8
  4006b2:	e002      	b.n	4006ba <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  4006b4:	6902      	ldr	r2, [r0, #16]
  4006b6:	e004      	b.n	4006c2 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4006b8:	461a      	mov	r2, r3
  4006ba:	6853      	ldr	r3, [r2, #4]
  4006bc:	681c      	ldr	r4, [r3, #0]
  4006be:	42a5      	cmp	r5, r4
  4006c0:	d2fa      	bcs.n	4006b8 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  4006c2:	6853      	ldr	r3, [r2, #4]
  4006c4:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  4006c6:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  4006c8:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  4006ca:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4006cc:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  4006ce:	6803      	ldr	r3, [r0, #0]
  4006d0:	3301      	adds	r3, #1
  4006d2:	6003      	str	r3, [r0, #0]
}
  4006d4:	bc30      	pop	{r4, r5}
  4006d6:	4770      	bx	lr

004006d8 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  4006d8:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  4006da:	6842      	ldr	r2, [r0, #4]
  4006dc:	6881      	ldr	r1, [r0, #8]
  4006de:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  4006e0:	6882      	ldr	r2, [r0, #8]
  4006e2:	6841      	ldr	r1, [r0, #4]
  4006e4:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  4006e6:	685a      	ldr	r2, [r3, #4]
  4006e8:	4290      	cmp	r0, r2
  4006ea:	d005      	beq.n	4006f8 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  4006ec:	2200      	movs	r2, #0
  4006ee:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  4006f0:	6818      	ldr	r0, [r3, #0]
  4006f2:	3801      	subs	r0, #1
  4006f4:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  4006f6:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  4006f8:	6882      	ldr	r2, [r0, #8]
  4006fa:	605a      	str	r2, [r3, #4]
  4006fc:	e7f6      	b.n	4006ec <uxListRemove+0x14>

004006fe <prvTaskExitError>:

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  4006fe:	f04f 0380 	mov.w	r3, #128	; 0x80
  400702:	b672      	cpsid	i
  400704:	f383 8811 	msr	BASEPRI, r3
  400708:	f3bf 8f6f 	isb	sy
  40070c:	f3bf 8f4f 	dsb	sy
  400710:	b662      	cpsie	i
  400712:	e7fe      	b.n	400712 <prvTaskExitError+0x14>

00400714 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  400714:	4806      	ldr	r0, [pc, #24]	; (400730 <prvPortStartFirstTask+0x1c>)
  400716:	6800      	ldr	r0, [r0, #0]
  400718:	6800      	ldr	r0, [r0, #0]
  40071a:	f380 8808 	msr	MSP, r0
  40071e:	b662      	cpsie	i
  400720:	b661      	cpsie	f
  400722:	f3bf 8f4f 	dsb	sy
  400726:	f3bf 8f6f 	isb	sy
  40072a:	df00      	svc	0
  40072c:	bf00      	nop
  40072e:	0000      	.short	0x0000
  400730:	e000ed08 	.word	0xe000ed08

00400734 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  400734:	f8df 000c 	ldr.w	r0, [pc, #12]	; 400744 <vPortEnableVFP+0x10>
  400738:	6801      	ldr	r1, [r0, #0]
  40073a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40073e:	6001      	str	r1, [r0, #0]
  400740:	4770      	bx	lr
  400742:	0000      	.short	0x0000
  400744:	e000ed88 	.word	0xe000ed88

00400748 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  400748:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  40074c:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  400750:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  400754:	4b05      	ldr	r3, [pc, #20]	; (40076c <pxPortInitialiseStack+0x24>)
  400756:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  40075a:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  40075e:	f06f 0302 	mvn.w	r3, #2
  400762:	f840 3c24 	str.w	r3, [r0, #-36]
}
  400766:	3844      	subs	r0, #68	; 0x44
  400768:	4770      	bx	lr
  40076a:	bf00      	nop
  40076c:	004006ff 	.word	0x004006ff

00400770 <SVC_Handler>:
	__asm volatile (
  400770:	4b06      	ldr	r3, [pc, #24]	; (40078c <pxCurrentTCBConst2>)
  400772:	6819      	ldr	r1, [r3, #0]
  400774:	6808      	ldr	r0, [r1, #0]
  400776:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40077a:	f380 8809 	msr	PSP, r0
  40077e:	f3bf 8f6f 	isb	sy
  400782:	f04f 0000 	mov.w	r0, #0
  400786:	f380 8811 	msr	BASEPRI, r0
  40078a:	4770      	bx	lr

0040078c <pxCurrentTCBConst2>:
  40078c:	2040c1f4 	.word	0x2040c1f4
  400790:	4770      	bx	lr
  400792:	bf00      	nop

00400794 <vPortEnterCritical>:
  400794:	f04f 0380 	mov.w	r3, #128	; 0x80
  400798:	b672      	cpsid	i
  40079a:	f383 8811 	msr	BASEPRI, r3
  40079e:	f3bf 8f6f 	isb	sy
  4007a2:	f3bf 8f4f 	dsb	sy
  4007a6:	b662      	cpsie	i
	uxCriticalNesting++;
  4007a8:	4a02      	ldr	r2, [pc, #8]	; (4007b4 <vPortEnterCritical+0x20>)
  4007aa:	6813      	ldr	r3, [r2, #0]
  4007ac:	3301      	adds	r3, #1
  4007ae:	6013      	str	r3, [r2, #0]
  4007b0:	4770      	bx	lr
  4007b2:	bf00      	nop
  4007b4:	2040000c 	.word	0x2040000c

004007b8 <vPortExitCritical>:
	uxCriticalNesting--;
  4007b8:	4a03      	ldr	r2, [pc, #12]	; (4007c8 <vPortExitCritical+0x10>)
  4007ba:	6813      	ldr	r3, [r2, #0]
  4007bc:	3b01      	subs	r3, #1
  4007be:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  4007c0:	b90b      	cbnz	r3, 4007c6 <vPortExitCritical+0xe>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  4007c2:	f383 8811 	msr	BASEPRI, r3
  4007c6:	4770      	bx	lr
  4007c8:	2040000c 	.word	0x2040000c

004007cc <PendSV_Handler>:
	__asm volatile
  4007cc:	f3ef 8009 	mrs	r0, PSP
  4007d0:	f3bf 8f6f 	isb	sy
  4007d4:	4b15      	ldr	r3, [pc, #84]	; (40082c <pxCurrentTCBConst>)
  4007d6:	681a      	ldr	r2, [r3, #0]
  4007d8:	f01e 0f10 	tst.w	lr, #16
  4007dc:	bf08      	it	eq
  4007de:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  4007e2:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4007e6:	6010      	str	r0, [r2, #0]
  4007e8:	f84d 3d04 	str.w	r3, [sp, #-4]!
  4007ec:	f04f 0080 	mov.w	r0, #128	; 0x80
  4007f0:	b672      	cpsid	i
  4007f2:	f380 8811 	msr	BASEPRI, r0
  4007f6:	f3bf 8f4f 	dsb	sy
  4007fa:	f3bf 8f6f 	isb	sy
  4007fe:	b662      	cpsie	i
  400800:	f000 ff46 	bl	401690 <vTaskSwitchContext>
  400804:	f04f 0000 	mov.w	r0, #0
  400808:	f380 8811 	msr	BASEPRI, r0
  40080c:	bc08      	pop	{r3}
  40080e:	6819      	ldr	r1, [r3, #0]
  400810:	6808      	ldr	r0, [r1, #0]
  400812:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400816:	f01e 0f10 	tst.w	lr, #16
  40081a:	bf08      	it	eq
  40081c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  400820:	f380 8809 	msr	PSP, r0
  400824:	f3bf 8f6f 	isb	sy
  400828:	4770      	bx	lr
  40082a:	bf00      	nop

0040082c <pxCurrentTCBConst>:
  40082c:	2040c1f4 	.word	0x2040c1f4
  400830:	4770      	bx	lr
  400832:	bf00      	nop

00400834 <SysTick_Handler>:
{
  400834:	b508      	push	{r3, lr}
	__asm volatile
  400836:	f3ef 8311 	mrs	r3, BASEPRI
  40083a:	f04f 0280 	mov.w	r2, #128	; 0x80
  40083e:	b672      	cpsid	i
  400840:	f382 8811 	msr	BASEPRI, r2
  400844:	f3bf 8f6f 	isb	sy
  400848:	f3bf 8f4f 	dsb	sy
  40084c:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  40084e:	4b05      	ldr	r3, [pc, #20]	; (400864 <SysTick_Handler+0x30>)
  400850:	4798      	blx	r3
  400852:	b118      	cbz	r0, 40085c <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  400854:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400858:	4b03      	ldr	r3, [pc, #12]	; (400868 <SysTick_Handler+0x34>)
  40085a:	601a      	str	r2, [r3, #0]
	__asm volatile
  40085c:	2300      	movs	r3, #0
  40085e:	f383 8811 	msr	BASEPRI, r3
  400862:	bd08      	pop	{r3, pc}
  400864:	00401351 	.word	0x00401351
  400868:	e000ed04 	.word	0xe000ed04

0040086c <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  40086c:	4a03      	ldr	r2, [pc, #12]	; (40087c <vPortSetupTimerInterrupt+0x10>)
  40086e:	4b04      	ldr	r3, [pc, #16]	; (400880 <vPortSetupTimerInterrupt+0x14>)
  400870:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  400872:	2207      	movs	r2, #7
  400874:	3b04      	subs	r3, #4
  400876:	601a      	str	r2, [r3, #0]
  400878:	4770      	bx	lr
  40087a:	bf00      	nop
  40087c:	000927bf 	.word	0x000927bf
  400880:	e000e014 	.word	0xe000e014

00400884 <xPortStartScheduler>:
{
  400884:	b508      	push	{r3, lr}
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  400886:	4b0c      	ldr	r3, [pc, #48]	; (4008b8 <xPortStartScheduler+0x34>)
  400888:	681a      	ldr	r2, [r3, #0]
  40088a:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  40088e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  400890:	681a      	ldr	r2, [r3, #0]
  400892:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  400896:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  400898:	4b08      	ldr	r3, [pc, #32]	; (4008bc <xPortStartScheduler+0x38>)
  40089a:	4798      	blx	r3
	uxCriticalNesting = 0;
  40089c:	2200      	movs	r2, #0
  40089e:	4b08      	ldr	r3, [pc, #32]	; (4008c0 <xPortStartScheduler+0x3c>)
  4008a0:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  4008a2:	4b08      	ldr	r3, [pc, #32]	; (4008c4 <xPortStartScheduler+0x40>)
  4008a4:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  4008a6:	4a08      	ldr	r2, [pc, #32]	; (4008c8 <xPortStartScheduler+0x44>)
  4008a8:	6813      	ldr	r3, [r2, #0]
  4008aa:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  4008ae:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  4008b0:	4b06      	ldr	r3, [pc, #24]	; (4008cc <xPortStartScheduler+0x48>)
  4008b2:	4798      	blx	r3
	prvTaskExitError();
  4008b4:	4b06      	ldr	r3, [pc, #24]	; (4008d0 <xPortStartScheduler+0x4c>)
  4008b6:	4798      	blx	r3
  4008b8:	e000ed20 	.word	0xe000ed20
  4008bc:	0040086d 	.word	0x0040086d
  4008c0:	2040000c 	.word	0x2040000c
  4008c4:	00400735 	.word	0x00400735
  4008c8:	e000ef34 	.word	0xe000ef34
  4008cc:	00400715 	.word	0x00400715
  4008d0:	004006ff 	.word	0x004006ff

004008d4 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  4008d4:	b538      	push	{r3, r4, r5, lr}
  4008d6:	4604      	mov	r4, r0
void *pvReturn = NULL;
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if portBYTE_ALIGNMENT != 1
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  4008d8:	f010 0f07 	tst.w	r0, #7
  4008dc:	d002      	beq.n	4008e4 <pvPortMalloc+0x10>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  4008de:	f020 0407 	bic.w	r4, r0, #7
  4008e2:	3408      	adds	r4, #8
		}
	#endif

	vTaskSuspendAll();
  4008e4:	4b11      	ldr	r3, [pc, #68]	; (40092c <pvPortMalloc+0x58>)
  4008e6:	4798      	blx	r3
	{
		if( pucAlignedHeap == NULL )
  4008e8:	4b11      	ldr	r3, [pc, #68]	; (400930 <pvPortMalloc+0x5c>)
  4008ea:	681b      	ldr	r3, [r3, #0]
  4008ec:	b193      	cbz	r3, 400914 <pvPortMalloc+0x40>
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
  4008ee:	4b11      	ldr	r3, [pc, #68]	; (400934 <pvPortMalloc+0x60>)
  4008f0:	681b      	ldr	r3, [r3, #0]
  4008f2:	441c      	add	r4, r3
  4008f4:	42a3      	cmp	r3, r4
  4008f6:	d213      	bcs.n	400920 <pvPortMalloc+0x4c>
  4008f8:	f24b 72f7 	movw	r2, #47095	; 0xb7f7
  4008fc:	4294      	cmp	r4, r2
  4008fe:	d80f      	bhi.n	400920 <pvPortMalloc+0x4c>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
  400900:	4a0b      	ldr	r2, [pc, #44]	; (400930 <pvPortMalloc+0x5c>)
  400902:	6815      	ldr	r5, [r2, #0]
  400904:	441d      	add	r5, r3
			xNextFreeByte += xWantedSize;
  400906:	4b0b      	ldr	r3, [pc, #44]	; (400934 <pvPortMalloc+0x60>)
  400908:	601c      	str	r4, [r3, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  40090a:	4b0b      	ldr	r3, [pc, #44]	; (400938 <pvPortMalloc+0x64>)
  40090c:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  40090e:	b14d      	cbz	r5, 400924 <pvPortMalloc+0x50>
		}
	}
	#endif

	return pvReturn;
}
  400910:	4628      	mov	r0, r5
  400912:	bd38      	pop	{r3, r4, r5, pc}
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
  400914:	4b09      	ldr	r3, [pc, #36]	; (40093c <pvPortMalloc+0x68>)
  400916:	f023 0307 	bic.w	r3, r3, #7
  40091a:	4a05      	ldr	r2, [pc, #20]	; (400930 <pvPortMalloc+0x5c>)
  40091c:	6013      	str	r3, [r2, #0]
  40091e:	e7e6      	b.n	4008ee <pvPortMalloc+0x1a>
	( void ) xTaskResumeAll();
  400920:	4b05      	ldr	r3, [pc, #20]	; (400938 <pvPortMalloc+0x64>)
  400922:	4798      	blx	r3
			vApplicationMallocFailedHook();
  400924:	4b06      	ldr	r3, [pc, #24]	; (400940 <pvPortMalloc+0x6c>)
  400926:	4798      	blx	r3
  400928:	2500      	movs	r5, #0
	return pvReturn;
  40092a:	e7f1      	b.n	400910 <pvPortMalloc+0x3c>
  40092c:	00401335 	.word	0x00401335
  400930:	204009ec 	.word	0x204009ec
  400934:	2040c1f0 	.word	0x2040c1f0
  400938:	00401489 	.word	0x00401489
  40093c:	204009f8 	.word	0x204009f8
  400940:	00405cb3 	.word	0x00405cb3

00400944 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  400944:	4770      	bx	lr
	...

00400948 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  400948:	b538      	push	{r3, r4, r5, lr}
  40094a:	4604      	mov	r4, r0
  40094c:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  40094e:	6c02      	ldr	r2, [r0, #64]	; 0x40
  400950:	b962      	cbnz	r2, 40096c <prvCopyDataToQueue+0x24>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  400952:	6803      	ldr	r3, [r0, #0]
  400954:	b123      	cbz	r3, 400960 <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
  400956:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  400958:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40095a:	3301      	adds	r3, #1
  40095c:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  40095e:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  400960:	6840      	ldr	r0, [r0, #4]
  400962:	4b18      	ldr	r3, [pc, #96]	; (4009c4 <prvCopyDataToQueue+0x7c>)
  400964:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  400966:	2300      	movs	r3, #0
  400968:	6063      	str	r3, [r4, #4]
  40096a:	e7f5      	b.n	400958 <prvCopyDataToQueue+0x10>
	else if( xPosition == queueSEND_TO_BACK )
  40096c:	b96d      	cbnz	r5, 40098a <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  40096e:	6880      	ldr	r0, [r0, #8]
  400970:	4b15      	ldr	r3, [pc, #84]	; (4009c8 <prvCopyDataToQueue+0x80>)
  400972:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  400974:	68a3      	ldr	r3, [r4, #8]
  400976:	6c22      	ldr	r2, [r4, #64]	; 0x40
  400978:	4413      	add	r3, r2
  40097a:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  40097c:	6862      	ldr	r2, [r4, #4]
  40097e:	4293      	cmp	r3, r2
  400980:	d31c      	bcc.n	4009bc <prvCopyDataToQueue+0x74>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  400982:	6823      	ldr	r3, [r4, #0]
  400984:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  400986:	2000      	movs	r0, #0
  400988:	e7e6      	b.n	400958 <prvCopyDataToQueue+0x10>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40098a:	68c0      	ldr	r0, [r0, #12]
  40098c:	4b0e      	ldr	r3, [pc, #56]	; (4009c8 <prvCopyDataToQueue+0x80>)
  40098e:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  400990:	6c22      	ldr	r2, [r4, #64]	; 0x40
  400992:	4252      	negs	r2, r2
  400994:	68e3      	ldr	r3, [r4, #12]
  400996:	4413      	add	r3, r2
  400998:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  40099a:	6821      	ldr	r1, [r4, #0]
  40099c:	428b      	cmp	r3, r1
  40099e:	d202      	bcs.n	4009a6 <prvCopyDataToQueue+0x5e>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  4009a0:	6863      	ldr	r3, [r4, #4]
  4009a2:	441a      	add	r2, r3
  4009a4:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
  4009a6:	2d02      	cmp	r5, #2
  4009a8:	d001      	beq.n	4009ae <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
  4009aa:	2000      	movs	r0, #0
  4009ac:	e7d4      	b.n	400958 <prvCopyDataToQueue+0x10>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  4009ae:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4009b0:	b133      	cbz	r3, 4009c0 <prvCopyDataToQueue+0x78>
				--( pxQueue->uxMessagesWaiting );
  4009b2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4009b4:	3b01      	subs	r3, #1
  4009b6:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  4009b8:	2000      	movs	r0, #0
  4009ba:	e7cd      	b.n	400958 <prvCopyDataToQueue+0x10>
  4009bc:	2000      	movs	r0, #0
  4009be:	e7cb      	b.n	400958 <prvCopyDataToQueue+0x10>
  4009c0:	2000      	movs	r0, #0
  4009c2:	e7c9      	b.n	400958 <prvCopyDataToQueue+0x10>
  4009c4:	004019e1 	.word	0x004019e1
  4009c8:	00406189 	.word	0x00406189

004009cc <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  4009cc:	b530      	push	{r4, r5, lr}
  4009ce:	b083      	sub	sp, #12
  4009d0:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  4009d2:	6d44      	ldr	r4, [r0, #84]	; 0x54
		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  4009d4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4009d6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4009d8:	429a      	cmp	r2, r3
  4009da:	d303      	bcc.n	4009e4 <prvNotifyQueueSetContainer+0x18>
	BaseType_t xReturn = pdFALSE;
  4009dc:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  4009de:	4628      	mov	r0, r5
  4009e0:	b003      	add	sp, #12
  4009e2:	bd30      	pop	{r4, r5, pc}
  4009e4:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  4009e6:	a901      	add	r1, sp, #4
  4009e8:	4620      	mov	r0, r4
  4009ea:	4b0b      	ldr	r3, [pc, #44]	; (400a18 <prvNotifyQueueSetContainer+0x4c>)
  4009ec:	4798      	blx	r3
  4009ee:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  4009f0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4009f2:	f1b3 3fff 	cmp.w	r3, #4294967295
  4009f6:	d003      	beq.n	400a00 <prvNotifyQueueSetContainer+0x34>
				( pxQueueSetContainer->xTxLock )++;
  4009f8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4009fa:	3301      	adds	r3, #1
  4009fc:	64a3      	str	r3, [r4, #72]	; 0x48
  4009fe:	e7ee      	b.n	4009de <prvNotifyQueueSetContainer+0x12>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  400a00:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400a02:	2b00      	cmp	r3, #0
  400a04:	d0eb      	beq.n	4009de <prvNotifyQueueSetContainer+0x12>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  400a06:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400a0a:	4b04      	ldr	r3, [pc, #16]	; (400a1c <prvNotifyQueueSetContainer+0x50>)
  400a0c:	4798      	blx	r3
  400a0e:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  400a10:	bf18      	it	ne
  400a12:	2501      	movne	r5, #1
  400a14:	e7e3      	b.n	4009de <prvNotifyQueueSetContainer+0x12>
  400a16:	bf00      	nop
  400a18:	00400949 	.word	0x00400949
  400a1c:	00401815 	.word	0x00401815

00400a20 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  400a20:	6c02      	ldr	r2, [r0, #64]	; 0x40
  400a22:	b172      	cbz	r2, 400a42 <prvCopyDataFromQueue+0x22>
{
  400a24:	b510      	push	{r4, lr}
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  400a26:	68c3      	ldr	r3, [r0, #12]
  400a28:	4413      	add	r3, r2
  400a2a:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  400a2c:	6844      	ldr	r4, [r0, #4]
  400a2e:	42a3      	cmp	r3, r4
  400a30:	d301      	bcc.n	400a36 <prvCopyDataFromQueue+0x16>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  400a32:	6803      	ldr	r3, [r0, #0]
  400a34:	60c3      	str	r3, [r0, #12]
  400a36:	460c      	mov	r4, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  400a38:	68c1      	ldr	r1, [r0, #12]
  400a3a:	4620      	mov	r0, r4
  400a3c:	4b01      	ldr	r3, [pc, #4]	; (400a44 <prvCopyDataFromQueue+0x24>)
  400a3e:	4798      	blx	r3
  400a40:	bd10      	pop	{r4, pc}
  400a42:	4770      	bx	lr
  400a44:	00406189 	.word	0x00406189

00400a48 <prvUnlockQueue>:
{
  400a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400a4a:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  400a4c:	4b22      	ldr	r3, [pc, #136]	; (400ad8 <prvUnlockQueue+0x90>)
  400a4e:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  400a50:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400a52:	2b00      	cmp	r3, #0
  400a54:	dd1b      	ble.n	400a8e <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  400a56:	4d21      	ldr	r5, [pc, #132]	; (400adc <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  400a58:	4f21      	ldr	r7, [pc, #132]	; (400ae0 <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  400a5a:	4e22      	ldr	r6, [pc, #136]	; (400ae4 <prvUnlockQueue+0x9c>)
  400a5c:	e00b      	b.n	400a76 <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400a5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400a60:	b1ab      	cbz	r3, 400a8e <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  400a62:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400a66:	47b0      	blx	r6
  400a68:	b978      	cbnz	r0, 400a8a <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  400a6a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400a6c:	3b01      	subs	r3, #1
  400a6e:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  400a70:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400a72:	2b00      	cmp	r3, #0
  400a74:	dd0b      	ble.n	400a8e <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  400a76:	6d63      	ldr	r3, [r4, #84]	; 0x54
  400a78:	2b00      	cmp	r3, #0
  400a7a:	d0f0      	beq.n	400a5e <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  400a7c:	2100      	movs	r1, #0
  400a7e:	4620      	mov	r0, r4
  400a80:	47a8      	blx	r5
  400a82:	2801      	cmp	r0, #1
  400a84:	d1f1      	bne.n	400a6a <prvUnlockQueue+0x22>
						vTaskMissedYield();
  400a86:	47b8      	blx	r7
  400a88:	e7ef      	b.n	400a6a <prvUnlockQueue+0x22>
							vTaskMissedYield();
  400a8a:	47b8      	blx	r7
  400a8c:	e7ed      	b.n	400a6a <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  400a8e:	f04f 33ff 	mov.w	r3, #4294967295
  400a92:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  400a94:	4b14      	ldr	r3, [pc, #80]	; (400ae8 <prvUnlockQueue+0xa0>)
  400a96:	4798      	blx	r3
	taskENTER_CRITICAL();
  400a98:	4b0f      	ldr	r3, [pc, #60]	; (400ad8 <prvUnlockQueue+0x90>)
  400a9a:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  400a9c:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400a9e:	2b00      	cmp	r3, #0
  400aa0:	dd14      	ble.n	400acc <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  400aa2:	6923      	ldr	r3, [r4, #16]
  400aa4:	b193      	cbz	r3, 400acc <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  400aa6:	f104 0610 	add.w	r6, r4, #16
  400aaa:	4d0e      	ldr	r5, [pc, #56]	; (400ae4 <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  400aac:	4f0c      	ldr	r7, [pc, #48]	; (400ae0 <prvUnlockQueue+0x98>)
  400aae:	e007      	b.n	400ac0 <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  400ab0:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400ab2:	3b01      	subs	r3, #1
  400ab4:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  400ab6:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400ab8:	2b00      	cmp	r3, #0
  400aba:	dd07      	ble.n	400acc <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  400abc:	6923      	ldr	r3, [r4, #16]
  400abe:	b12b      	cbz	r3, 400acc <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  400ac0:	4630      	mov	r0, r6
  400ac2:	47a8      	blx	r5
  400ac4:	2800      	cmp	r0, #0
  400ac6:	d0f3      	beq.n	400ab0 <prvUnlockQueue+0x68>
					vTaskMissedYield();
  400ac8:	47b8      	blx	r7
  400aca:	e7f1      	b.n	400ab0 <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  400acc:	f04f 33ff 	mov.w	r3, #4294967295
  400ad0:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  400ad2:	4b05      	ldr	r3, [pc, #20]	; (400ae8 <prvUnlockQueue+0xa0>)
  400ad4:	4798      	blx	r3
  400ad6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400ad8:	00400795 	.word	0x00400795
  400adc:	004009cd 	.word	0x004009cd
  400ae0:	00401911 	.word	0x00401911
  400ae4:	00401815 	.word	0x00401815
  400ae8:	004007b9 	.word	0x004007b9

00400aec <xQueueGenericReset>:
{
  400aec:	b538      	push	{r3, r4, r5, lr}
  400aee:	4604      	mov	r4, r0
  400af0:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  400af2:	4b18      	ldr	r3, [pc, #96]	; (400b54 <xQueueGenericReset+0x68>)
  400af4:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  400af6:	6822      	ldr	r2, [r4, #0]
  400af8:	6c21      	ldr	r1, [r4, #64]	; 0x40
  400afa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400afc:	fb03 f301 	mul.w	r3, r3, r1
  400b00:	18d0      	adds	r0, r2, r3
  400b02:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  400b04:	2000      	movs	r0, #0
  400b06:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  400b08:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  400b0a:	1a5b      	subs	r3, r3, r1
  400b0c:	4413      	add	r3, r2
  400b0e:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  400b10:	f04f 33ff 	mov.w	r3, #4294967295
  400b14:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  400b16:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  400b18:	b9a5      	cbnz	r5, 400b44 <xQueueGenericReset+0x58>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  400b1a:	6923      	ldr	r3, [r4, #16]
  400b1c:	b91b      	cbnz	r3, 400b26 <xQueueGenericReset+0x3a>
	taskEXIT_CRITICAL();
  400b1e:	4b0e      	ldr	r3, [pc, #56]	; (400b58 <xQueueGenericReset+0x6c>)
  400b20:	4798      	blx	r3
}
  400b22:	2001      	movs	r0, #1
  400b24:	bd38      	pop	{r3, r4, r5, pc}
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  400b26:	f104 0010 	add.w	r0, r4, #16
  400b2a:	4b0c      	ldr	r3, [pc, #48]	; (400b5c <xQueueGenericReset+0x70>)
  400b2c:	4798      	blx	r3
  400b2e:	2801      	cmp	r0, #1
  400b30:	d1f5      	bne.n	400b1e <xQueueGenericReset+0x32>
					queueYIELD_IF_USING_PREEMPTION();
  400b32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400b36:	4b0a      	ldr	r3, [pc, #40]	; (400b60 <xQueueGenericReset+0x74>)
  400b38:	601a      	str	r2, [r3, #0]
  400b3a:	f3bf 8f4f 	dsb	sy
  400b3e:	f3bf 8f6f 	isb	sy
  400b42:	e7ec      	b.n	400b1e <xQueueGenericReset+0x32>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  400b44:	f104 0010 	add.w	r0, r4, #16
  400b48:	4d06      	ldr	r5, [pc, #24]	; (400b64 <xQueueGenericReset+0x78>)
  400b4a:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  400b4c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400b50:	47a8      	blx	r5
  400b52:	e7e4      	b.n	400b1e <xQueueGenericReset+0x32>
  400b54:	00400795 	.word	0x00400795
  400b58:	004007b9 	.word	0x004007b9
  400b5c:	00401815 	.word	0x00401815
  400b60:	e000ed04 	.word	0xe000ed04
  400b64:	00400671 	.word	0x00400671

00400b68 <xQueueGenericCreate>:
{
  400b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400b6a:	4605      	mov	r5, r0
  400b6c:	4617      	mov	r7, r2
	if( uxItemSize == ( UBaseType_t ) 0 )
  400b6e:	460e      	mov	r6, r1
  400b70:	b159      	cbz	r1, 400b8a <xQueueGenericCreate+0x22>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  400b72:	fb00 f001 	mul.w	r0, r0, r1
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  400b76:	3059      	adds	r0, #89	; 0x59
  400b78:	4b0d      	ldr	r3, [pc, #52]	; (400bb0 <xQueueGenericCreate+0x48>)
  400b7a:	4798      	blx	r3
	if( pxNewQueue != NULL )
  400b7c:	4604      	mov	r4, r0
  400b7e:	b118      	cbz	r0, 400b88 <xQueueGenericCreate+0x20>
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  400b80:	f100 0358 	add.w	r3, r0, #88	; 0x58
  400b84:	6003      	str	r3, [r0, #0]
  400b86:	e006      	b.n	400b96 <xQueueGenericCreate+0x2e>
  400b88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  400b8a:	2058      	movs	r0, #88	; 0x58
  400b8c:	4b08      	ldr	r3, [pc, #32]	; (400bb0 <xQueueGenericCreate+0x48>)
  400b8e:	4798      	blx	r3
	if( pxNewQueue != NULL )
  400b90:	4604      	mov	r4, r0
  400b92:	b160      	cbz	r0, 400bae <xQueueGenericCreate+0x46>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  400b94:	6024      	str	r4, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  400b96:	63e5      	str	r5, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  400b98:	6426      	str	r6, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  400b9a:	2101      	movs	r1, #1
  400b9c:	4620      	mov	r0, r4
  400b9e:	4b05      	ldr	r3, [pc, #20]	; (400bb4 <xQueueGenericCreate+0x4c>)
  400ba0:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  400ba2:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  400ba6:	2300      	movs	r3, #0
  400ba8:	6563      	str	r3, [r4, #84]	; 0x54
  400baa:	4620      	mov	r0, r4
	return xReturn;
  400bac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
}
  400bae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400bb0:	004008d5 	.word	0x004008d5
  400bb4:	00400aed 	.word	0x00400aed

00400bb8 <xQueueGenericSend>:
{
  400bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400bbc:	b085      	sub	sp, #20
  400bbe:	4604      	mov	r4, r0
  400bc0:	468a      	mov	sl, r1
  400bc2:	9201      	str	r2, [sp, #4]
  400bc4:	461f      	mov	r7, r3
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
  400bc6:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  400bc8:	4d4a      	ldr	r5, [pc, #296]	; (400cf4 <xQueueGenericSend+0x13c>)
					vTaskSetTimeOutState( &xTimeOut );
  400bca:	f8df 8154 	ldr.w	r8, [pc, #340]	; 400d20 <xQueueGenericSend+0x168>
					portYIELD_WITHIN_API();
  400bce:	f8df 9134 	ldr.w	r9, [pc, #308]	; 400d04 <xQueueGenericSend+0x14c>
  400bd2:	e04a      	b.n	400c6a <xQueueGenericSend+0xb2>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  400bd4:	463a      	mov	r2, r7
  400bd6:	4651      	mov	r1, sl
  400bd8:	4620      	mov	r0, r4
  400bda:	4b47      	ldr	r3, [pc, #284]	; (400cf8 <xQueueGenericSend+0x140>)
  400bdc:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  400bde:	6d63      	ldr	r3, [r4, #84]	; 0x54
  400be0:	b1a3      	cbz	r3, 400c0c <xQueueGenericSend+0x54>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  400be2:	4639      	mov	r1, r7
  400be4:	4620      	mov	r0, r4
  400be6:	4b45      	ldr	r3, [pc, #276]	; (400cfc <xQueueGenericSend+0x144>)
  400be8:	4798      	blx	r3
  400bea:	2801      	cmp	r0, #1
  400bec:	d005      	beq.n	400bfa <xQueueGenericSend+0x42>
				taskEXIT_CRITICAL();
  400bee:	4b44      	ldr	r3, [pc, #272]	; (400d00 <xQueueGenericSend+0x148>)
  400bf0:	4798      	blx	r3
				return pdPASS;
  400bf2:	2001      	movs	r0, #1
}
  400bf4:	b005      	add	sp, #20
  400bf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
							queueYIELD_IF_USING_PREEMPTION();
  400bfa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400bfe:	4b41      	ldr	r3, [pc, #260]	; (400d04 <xQueueGenericSend+0x14c>)
  400c00:	601a      	str	r2, [r3, #0]
  400c02:	f3bf 8f4f 	dsb	sy
  400c06:	f3bf 8f6f 	isb	sy
  400c0a:	e7f0      	b.n	400bee <xQueueGenericSend+0x36>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400c0c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400c0e:	b953      	cbnz	r3, 400c26 <xQueueGenericSend+0x6e>
						else if( xYieldRequired != pdFALSE )
  400c10:	2800      	cmp	r0, #0
  400c12:	d0ec      	beq.n	400bee <xQueueGenericSend+0x36>
							queueYIELD_IF_USING_PREEMPTION();
  400c14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400c18:	4b3a      	ldr	r3, [pc, #232]	; (400d04 <xQueueGenericSend+0x14c>)
  400c1a:	601a      	str	r2, [r3, #0]
  400c1c:	f3bf 8f4f 	dsb	sy
  400c20:	f3bf 8f6f 	isb	sy
  400c24:	e7e3      	b.n	400bee <xQueueGenericSend+0x36>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  400c26:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400c2a:	4b37      	ldr	r3, [pc, #220]	; (400d08 <xQueueGenericSend+0x150>)
  400c2c:	4798      	blx	r3
  400c2e:	2801      	cmp	r0, #1
  400c30:	d1dd      	bne.n	400bee <xQueueGenericSend+0x36>
								queueYIELD_IF_USING_PREEMPTION();
  400c32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400c36:	4b33      	ldr	r3, [pc, #204]	; (400d04 <xQueueGenericSend+0x14c>)
  400c38:	601a      	str	r2, [r3, #0]
  400c3a:	f3bf 8f4f 	dsb	sy
  400c3e:	f3bf 8f6f 	isb	sy
  400c42:	e7d4      	b.n	400bee <xQueueGenericSend+0x36>
					taskEXIT_CRITICAL();
  400c44:	4b2e      	ldr	r3, [pc, #184]	; (400d00 <xQueueGenericSend+0x148>)
  400c46:	4798      	blx	r3
					return errQUEUE_FULL;
  400c48:	2000      	movs	r0, #0
  400c4a:	e7d3      	b.n	400bf4 <xQueueGenericSend+0x3c>
					vTaskSetTimeOutState( &xTimeOut );
  400c4c:	a802      	add	r0, sp, #8
  400c4e:	47c0      	blx	r8
  400c50:	e017      	b.n	400c82 <xQueueGenericSend+0xca>
		prvLockQueue( pxQueue );
  400c52:	2300      	movs	r3, #0
  400c54:	6463      	str	r3, [r4, #68]	; 0x44
  400c56:	e01d      	b.n	400c94 <xQueueGenericSend+0xdc>
  400c58:	2300      	movs	r3, #0
  400c5a:	64a3      	str	r3, [r4, #72]	; 0x48
  400c5c:	e01e      	b.n	400c9c <xQueueGenericSend+0xe4>
				prvUnlockQueue( pxQueue );
  400c5e:	4620      	mov	r0, r4
  400c60:	4b2a      	ldr	r3, [pc, #168]	; (400d0c <xQueueGenericSend+0x154>)
  400c62:	4798      	blx	r3
				( void ) xTaskResumeAll();
  400c64:	4b2a      	ldr	r3, [pc, #168]	; (400d10 <xQueueGenericSend+0x158>)
  400c66:	4798      	blx	r3
  400c68:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  400c6a:	47a8      	blx	r5
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  400c6c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400c6e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400c70:	429a      	cmp	r2, r3
  400c72:	d3af      	bcc.n	400bd4 <xQueueGenericSend+0x1c>
  400c74:	2f02      	cmp	r7, #2
  400c76:	d0ad      	beq.n	400bd4 <xQueueGenericSend+0x1c>
				if( xTicksToWait == ( TickType_t ) 0 )
  400c78:	9b01      	ldr	r3, [sp, #4]
  400c7a:	2b00      	cmp	r3, #0
  400c7c:	d0e2      	beq.n	400c44 <xQueueGenericSend+0x8c>
				else if( xEntryTimeSet == pdFALSE )
  400c7e:	2e00      	cmp	r6, #0
  400c80:	d0e4      	beq.n	400c4c <xQueueGenericSend+0x94>
		taskEXIT_CRITICAL();
  400c82:	4b1f      	ldr	r3, [pc, #124]	; (400d00 <xQueueGenericSend+0x148>)
  400c84:	4798      	blx	r3
		vTaskSuspendAll();
  400c86:	4b23      	ldr	r3, [pc, #140]	; (400d14 <xQueueGenericSend+0x15c>)
  400c88:	4798      	blx	r3
		prvLockQueue( pxQueue );
  400c8a:	47a8      	blx	r5
  400c8c:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400c8e:	f1b3 3fff 	cmp.w	r3, #4294967295
  400c92:	d0de      	beq.n	400c52 <xQueueGenericSend+0x9a>
  400c94:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400c96:	f1b3 3fff 	cmp.w	r3, #4294967295
  400c9a:	d0dd      	beq.n	400c58 <xQueueGenericSend+0xa0>
  400c9c:	4b18      	ldr	r3, [pc, #96]	; (400d00 <xQueueGenericSend+0x148>)
  400c9e:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  400ca0:	a901      	add	r1, sp, #4
  400ca2:	a802      	add	r0, sp, #8
  400ca4:	4b1c      	ldr	r3, [pc, #112]	; (400d18 <xQueueGenericSend+0x160>)
  400ca6:	4798      	blx	r3
  400ca8:	b9e0      	cbnz	r0, 400ce4 <xQueueGenericSend+0x12c>
	taskENTER_CRITICAL();
  400caa:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  400cac:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  400cb0:	6be6      	ldr	r6, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  400cb2:	4b13      	ldr	r3, [pc, #76]	; (400d00 <xQueueGenericSend+0x148>)
  400cb4:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  400cb6:	45b3      	cmp	fp, r6
  400cb8:	d1d1      	bne.n	400c5e <xQueueGenericSend+0xa6>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  400cba:	9901      	ldr	r1, [sp, #4]
  400cbc:	f104 0010 	add.w	r0, r4, #16
  400cc0:	4b16      	ldr	r3, [pc, #88]	; (400d1c <xQueueGenericSend+0x164>)
  400cc2:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  400cc4:	4620      	mov	r0, r4
  400cc6:	4b11      	ldr	r3, [pc, #68]	; (400d0c <xQueueGenericSend+0x154>)
  400cc8:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  400cca:	4b11      	ldr	r3, [pc, #68]	; (400d10 <xQueueGenericSend+0x158>)
  400ccc:	4798      	blx	r3
  400cce:	2800      	cmp	r0, #0
  400cd0:	d1ca      	bne.n	400c68 <xQueueGenericSend+0xb0>
					portYIELD_WITHIN_API();
  400cd2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  400cd6:	f8c9 3000 	str.w	r3, [r9]
  400cda:	f3bf 8f4f 	dsb	sy
  400cde:	f3bf 8f6f 	isb	sy
  400ce2:	e7c1      	b.n	400c68 <xQueueGenericSend+0xb0>
			prvUnlockQueue( pxQueue );
  400ce4:	4620      	mov	r0, r4
  400ce6:	4b09      	ldr	r3, [pc, #36]	; (400d0c <xQueueGenericSend+0x154>)
  400ce8:	4798      	blx	r3
			( void ) xTaskResumeAll();
  400cea:	4b09      	ldr	r3, [pc, #36]	; (400d10 <xQueueGenericSend+0x158>)
  400cec:	4798      	blx	r3
			return errQUEUE_FULL;
  400cee:	2000      	movs	r0, #0
  400cf0:	e780      	b.n	400bf4 <xQueueGenericSend+0x3c>
  400cf2:	bf00      	nop
  400cf4:	00400795 	.word	0x00400795
  400cf8:	00400949 	.word	0x00400949
  400cfc:	004009cd 	.word	0x004009cd
  400d00:	004007b9 	.word	0x004007b9
  400d04:	e000ed04 	.word	0xe000ed04
  400d08:	00401815 	.word	0x00401815
  400d0c:	00400a49 	.word	0x00400a49
  400d10:	00401489 	.word	0x00401489
  400d14:	00401335 	.word	0x00401335
  400d18:	004018ad 	.word	0x004018ad
  400d1c:	00401741 	.word	0x00401741
  400d20:	00401895 	.word	0x00401895

00400d24 <xQueueGenericSendFromISR>:
{
  400d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm volatile
  400d26:	f3ef 8711 	mrs	r7, BASEPRI
  400d2a:	f04f 0480 	mov.w	r4, #128	; 0x80
  400d2e:	b672      	cpsid	i
  400d30:	f384 8811 	msr	BASEPRI, r4
  400d34:	f3bf 8f6f 	isb	sy
  400d38:	f3bf 8f4f 	dsb	sy
  400d3c:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  400d3e:	6b85      	ldr	r5, [r0, #56]	; 0x38
  400d40:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
  400d42:	42a5      	cmp	r5, r4
  400d44:	d305      	bcc.n	400d52 <xQueueGenericSendFromISR+0x2e>
  400d46:	2b02      	cmp	r3, #2
  400d48:	d003      	beq.n	400d52 <xQueueGenericSendFromISR+0x2e>
			xReturn = errQUEUE_FULL;
  400d4a:	2000      	movs	r0, #0
	__asm volatile
  400d4c:	f387 8811 	msr	BASEPRI, r7
}
  400d50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400d52:	461d      	mov	r5, r3
  400d54:	4616      	mov	r6, r2
  400d56:	4604      	mov	r4, r0
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  400d58:	461a      	mov	r2, r3
  400d5a:	4b13      	ldr	r3, [pc, #76]	; (400da8 <xQueueGenericSendFromISR+0x84>)
  400d5c:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  400d5e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400d60:	f1b3 3fff 	cmp.w	r3, #4294967295
  400d64:	d004      	beq.n	400d70 <xQueueGenericSendFromISR+0x4c>
				++( pxQueue->xTxLock );
  400d66:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400d68:	3301      	adds	r3, #1
  400d6a:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  400d6c:	2001      	movs	r0, #1
  400d6e:	e7ed      	b.n	400d4c <xQueueGenericSendFromISR+0x28>
					if( pxQueue->pxQueueSetContainer != NULL )
  400d70:	6d63      	ldr	r3, [r4, #84]	; 0x54
  400d72:	b143      	cbz	r3, 400d86 <xQueueGenericSendFromISR+0x62>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  400d74:	4629      	mov	r1, r5
  400d76:	4620      	mov	r0, r4
  400d78:	4b0c      	ldr	r3, [pc, #48]	; (400dac <xQueueGenericSendFromISR+0x88>)
  400d7a:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  400d7c:	b186      	cbz	r6, 400da0 <xQueueGenericSendFromISR+0x7c>
  400d7e:	2801      	cmp	r0, #1
  400d80:	d10e      	bne.n	400da0 <xQueueGenericSendFromISR+0x7c>
								*pxHigherPriorityTaskWoken = pdTRUE;
  400d82:	6030      	str	r0, [r6, #0]
  400d84:	e7e2      	b.n	400d4c <xQueueGenericSendFromISR+0x28>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400d86:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400d88:	b90b      	cbnz	r3, 400d8e <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  400d8a:	2001      	movs	r0, #1
  400d8c:	e7de      	b.n	400d4c <xQueueGenericSendFromISR+0x28>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  400d8e:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400d92:	4b07      	ldr	r3, [pc, #28]	; (400db0 <xQueueGenericSendFromISR+0x8c>)
  400d94:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  400d96:	b12e      	cbz	r6, 400da4 <xQueueGenericSendFromISR+0x80>
  400d98:	b120      	cbz	r0, 400da4 <xQueueGenericSendFromISR+0x80>
									*pxHigherPriorityTaskWoken = pdTRUE;
  400d9a:	2001      	movs	r0, #1
  400d9c:	6030      	str	r0, [r6, #0]
  400d9e:	e7d5      	b.n	400d4c <xQueueGenericSendFromISR+0x28>
			xReturn = pdPASS;
  400da0:	2001      	movs	r0, #1
  400da2:	e7d3      	b.n	400d4c <xQueueGenericSendFromISR+0x28>
  400da4:	2001      	movs	r0, #1
  400da6:	e7d1      	b.n	400d4c <xQueueGenericSendFromISR+0x28>
  400da8:	00400949 	.word	0x00400949
  400dac:	004009cd 	.word	0x004009cd
  400db0:	00401815 	.word	0x00401815

00400db4 <xQueueGiveFromISR>:
{
  400db4:	b538      	push	{r3, r4, r5, lr}
	__asm volatile
  400db6:	f3ef 8411 	mrs	r4, BASEPRI
  400dba:	f04f 0380 	mov.w	r3, #128	; 0x80
  400dbe:	b672      	cpsid	i
  400dc0:	f383 8811 	msr	BASEPRI, r3
  400dc4:	f3bf 8f6f 	isb	sy
  400dc8:	f3bf 8f4f 	dsb	sy
  400dcc:	b662      	cpsie	i
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  400dce:	6b82      	ldr	r2, [r0, #56]	; 0x38
  400dd0:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  400dd2:	429a      	cmp	r2, r3
  400dd4:	d224      	bcs.n	400e20 <xQueueGiveFromISR+0x6c>
			++( pxQueue->uxMessagesWaiting );
  400dd6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  400dd8:	3301      	adds	r3, #1
  400dda:	6383      	str	r3, [r0, #56]	; 0x38
			if( pxQueue->xTxLock == queueUNLOCKED )
  400ddc:	6c83      	ldr	r3, [r0, #72]	; 0x48
  400dde:	f1b3 3fff 	cmp.w	r3, #4294967295
  400de2:	d006      	beq.n	400df2 <xQueueGiveFromISR+0x3e>
				++( pxQueue->xTxLock );
  400de4:	6c83      	ldr	r3, [r0, #72]	; 0x48
  400de6:	3301      	adds	r3, #1
  400de8:	6483      	str	r3, [r0, #72]	; 0x48
			xReturn = pdPASS;
  400dea:	2001      	movs	r0, #1
	__asm volatile
  400dec:	f384 8811 	msr	BASEPRI, r4
}
  400df0:	bd38      	pop	{r3, r4, r5, pc}
  400df2:	460d      	mov	r5, r1
					if( pxQueue->pxQueueSetContainer != NULL )
  400df4:	6d43      	ldr	r3, [r0, #84]	; 0x54
  400df6:	b13b      	cbz	r3, 400e08 <xQueueGiveFromISR+0x54>
						if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  400df8:	2100      	movs	r1, #0
  400dfa:	4b0c      	ldr	r3, [pc, #48]	; (400e2c <xQueueGiveFromISR+0x78>)
  400dfc:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  400dfe:	b18d      	cbz	r5, 400e24 <xQueueGiveFromISR+0x70>
  400e00:	2801      	cmp	r0, #1
  400e02:	d10f      	bne.n	400e24 <xQueueGiveFromISR+0x70>
								*pxHigherPriorityTaskWoken = pdTRUE;
  400e04:	6028      	str	r0, [r5, #0]
  400e06:	e7f1      	b.n	400dec <xQueueGiveFromISR+0x38>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400e08:	6a43      	ldr	r3, [r0, #36]	; 0x24
  400e0a:	b90b      	cbnz	r3, 400e10 <xQueueGiveFromISR+0x5c>
			xReturn = pdPASS;
  400e0c:	2001      	movs	r0, #1
  400e0e:	e7ed      	b.n	400dec <xQueueGiveFromISR+0x38>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  400e10:	3024      	adds	r0, #36	; 0x24
  400e12:	4b07      	ldr	r3, [pc, #28]	; (400e30 <xQueueGiveFromISR+0x7c>)
  400e14:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  400e16:	b13d      	cbz	r5, 400e28 <xQueueGiveFromISR+0x74>
  400e18:	b130      	cbz	r0, 400e28 <xQueueGiveFromISR+0x74>
									*pxHigherPriorityTaskWoken = pdTRUE;
  400e1a:	2001      	movs	r0, #1
  400e1c:	6028      	str	r0, [r5, #0]
  400e1e:	e7e5      	b.n	400dec <xQueueGiveFromISR+0x38>
			xReturn = errQUEUE_FULL;
  400e20:	2000      	movs	r0, #0
  400e22:	e7e3      	b.n	400dec <xQueueGiveFromISR+0x38>
			xReturn = pdPASS;
  400e24:	2001      	movs	r0, #1
  400e26:	e7e1      	b.n	400dec <xQueueGiveFromISR+0x38>
  400e28:	2001      	movs	r0, #1
  400e2a:	e7df      	b.n	400dec <xQueueGiveFromISR+0x38>
  400e2c:	004009cd 	.word	0x004009cd
  400e30:	00401815 	.word	0x00401815

00400e34 <xQueueGenericReceive>:
{
  400e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400e38:	b084      	sub	sp, #16
  400e3a:	4604      	mov	r4, r0
  400e3c:	468a      	mov	sl, r1
  400e3e:	9201      	str	r2, [sp, #4]
  400e40:	4699      	mov	r9, r3
BaseType_t xEntryTimeSet = pdFALSE;
  400e42:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  400e44:	4d4d      	ldr	r5, [pc, #308]	; (400f7c <xQueueGenericReceive+0x148>)
					vTaskSetTimeOutState( &xTimeOut );
  400e46:	f8df 8164 	ldr.w	r8, [pc, #356]	; 400fac <xQueueGenericReceive+0x178>
					portYIELD_WITHIN_API();
  400e4a:	4f4d      	ldr	r7, [pc, #308]	; (400f80 <xQueueGenericReceive+0x14c>)
  400e4c:	e054      	b.n	400ef8 <xQueueGenericReceive+0xc4>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  400e4e:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  400e50:	4651      	mov	r1, sl
  400e52:	4620      	mov	r0, r4
  400e54:	4b4b      	ldr	r3, [pc, #300]	; (400f84 <xQueueGenericReceive+0x150>)
  400e56:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  400e58:	f1b9 0f00 	cmp.w	r9, #0
  400e5c:	d11f      	bne.n	400e9e <xQueueGenericReceive+0x6a>
					--( pxQueue->uxMessagesWaiting );
  400e5e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400e60:	3b01      	subs	r3, #1
  400e62:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  400e64:	6823      	ldr	r3, [r4, #0]
  400e66:	b13b      	cbz	r3, 400e78 <xQueueGenericReceive+0x44>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  400e68:	6923      	ldr	r3, [r4, #16]
  400e6a:	b94b      	cbnz	r3, 400e80 <xQueueGenericReceive+0x4c>
				taskEXIT_CRITICAL();
  400e6c:	4b46      	ldr	r3, [pc, #280]	; (400f88 <xQueueGenericReceive+0x154>)
  400e6e:	4798      	blx	r3
				return pdPASS;
  400e70:	2001      	movs	r0, #1
}
  400e72:	b004      	add	sp, #16
  400e74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  400e78:	4b44      	ldr	r3, [pc, #272]	; (400f8c <xQueueGenericReceive+0x158>)
  400e7a:	4798      	blx	r3
  400e7c:	6060      	str	r0, [r4, #4]
  400e7e:	e7f3      	b.n	400e68 <xQueueGenericReceive+0x34>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  400e80:	f104 0010 	add.w	r0, r4, #16
  400e84:	4b42      	ldr	r3, [pc, #264]	; (400f90 <xQueueGenericReceive+0x15c>)
  400e86:	4798      	blx	r3
  400e88:	2801      	cmp	r0, #1
  400e8a:	d1ef      	bne.n	400e6c <xQueueGenericReceive+0x38>
							queueYIELD_IF_USING_PREEMPTION();
  400e8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400e90:	4b3b      	ldr	r3, [pc, #236]	; (400f80 <xQueueGenericReceive+0x14c>)
  400e92:	601a      	str	r2, [r3, #0]
  400e94:	f3bf 8f4f 	dsb	sy
  400e98:	f3bf 8f6f 	isb	sy
  400e9c:	e7e6      	b.n	400e6c <xQueueGenericReceive+0x38>
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  400e9e:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400ea0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400ea2:	2b00      	cmp	r3, #0
  400ea4:	d0e2      	beq.n	400e6c <xQueueGenericReceive+0x38>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  400ea6:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400eaa:	4b39      	ldr	r3, [pc, #228]	; (400f90 <xQueueGenericReceive+0x15c>)
  400eac:	4798      	blx	r3
  400eae:	2800      	cmp	r0, #0
  400eb0:	d0dc      	beq.n	400e6c <xQueueGenericReceive+0x38>
							queueYIELD_IF_USING_PREEMPTION();
  400eb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400eb6:	4b32      	ldr	r3, [pc, #200]	; (400f80 <xQueueGenericReceive+0x14c>)
  400eb8:	601a      	str	r2, [r3, #0]
  400eba:	f3bf 8f4f 	dsb	sy
  400ebe:	f3bf 8f6f 	isb	sy
  400ec2:	e7d3      	b.n	400e6c <xQueueGenericReceive+0x38>
					taskEXIT_CRITICAL();
  400ec4:	4b30      	ldr	r3, [pc, #192]	; (400f88 <xQueueGenericReceive+0x154>)
  400ec6:	4798      	blx	r3
					return errQUEUE_EMPTY;
  400ec8:	2000      	movs	r0, #0
  400eca:	e7d2      	b.n	400e72 <xQueueGenericReceive+0x3e>
					vTaskSetTimeOutState( &xTimeOut );
  400ecc:	a802      	add	r0, sp, #8
  400ece:	47c0      	blx	r8
  400ed0:	e01b      	b.n	400f0a <xQueueGenericReceive+0xd6>
		prvLockQueue( pxQueue );
  400ed2:	2300      	movs	r3, #0
  400ed4:	6463      	str	r3, [r4, #68]	; 0x44
  400ed6:	e021      	b.n	400f1c <xQueueGenericReceive+0xe8>
  400ed8:	2300      	movs	r3, #0
  400eda:	64a3      	str	r3, [r4, #72]	; 0x48
  400edc:	e022      	b.n	400f24 <xQueueGenericReceive+0xf0>
						taskENTER_CRITICAL();
  400ede:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  400ee0:	6860      	ldr	r0, [r4, #4]
  400ee2:	4b2c      	ldr	r3, [pc, #176]	; (400f94 <xQueueGenericReceive+0x160>)
  400ee4:	4798      	blx	r3
						taskEXIT_CRITICAL();
  400ee6:	4b28      	ldr	r3, [pc, #160]	; (400f88 <xQueueGenericReceive+0x154>)
  400ee8:	4798      	blx	r3
  400eea:	e02b      	b.n	400f44 <xQueueGenericReceive+0x110>
				prvUnlockQueue( pxQueue );
  400eec:	4620      	mov	r0, r4
  400eee:	4b2a      	ldr	r3, [pc, #168]	; (400f98 <xQueueGenericReceive+0x164>)
  400ef0:	4798      	blx	r3
				( void ) xTaskResumeAll();
  400ef2:	4b2a      	ldr	r3, [pc, #168]	; (400f9c <xQueueGenericReceive+0x168>)
  400ef4:	4798      	blx	r3
  400ef6:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  400ef8:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  400efa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400efc:	2b00      	cmp	r3, #0
  400efe:	d1a6      	bne.n	400e4e <xQueueGenericReceive+0x1a>
				if( xTicksToWait == ( TickType_t ) 0 )
  400f00:	9b01      	ldr	r3, [sp, #4]
  400f02:	2b00      	cmp	r3, #0
  400f04:	d0de      	beq.n	400ec4 <xQueueGenericReceive+0x90>
				else if( xEntryTimeSet == pdFALSE )
  400f06:	2e00      	cmp	r6, #0
  400f08:	d0e0      	beq.n	400ecc <xQueueGenericReceive+0x98>
		taskEXIT_CRITICAL();
  400f0a:	4b1f      	ldr	r3, [pc, #124]	; (400f88 <xQueueGenericReceive+0x154>)
  400f0c:	4798      	blx	r3
		vTaskSuspendAll();
  400f0e:	4b24      	ldr	r3, [pc, #144]	; (400fa0 <xQueueGenericReceive+0x16c>)
  400f10:	4798      	blx	r3
		prvLockQueue( pxQueue );
  400f12:	47a8      	blx	r5
  400f14:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400f16:	f1b3 3fff 	cmp.w	r3, #4294967295
  400f1a:	d0da      	beq.n	400ed2 <xQueueGenericReceive+0x9e>
  400f1c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
  400f22:	d0d9      	beq.n	400ed8 <xQueueGenericReceive+0xa4>
  400f24:	4b18      	ldr	r3, [pc, #96]	; (400f88 <xQueueGenericReceive+0x154>)
  400f26:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  400f28:	a901      	add	r1, sp, #4
  400f2a:	a802      	add	r0, sp, #8
  400f2c:	4b1d      	ldr	r3, [pc, #116]	; (400fa4 <xQueueGenericReceive+0x170>)
  400f2e:	4798      	blx	r3
  400f30:	b9e0      	cbnz	r0, 400f6c <xQueueGenericReceive+0x138>
	taskENTER_CRITICAL();
  400f32:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  400f34:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  400f36:	4b14      	ldr	r3, [pc, #80]	; (400f88 <xQueueGenericReceive+0x154>)
  400f38:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  400f3a:	2e00      	cmp	r6, #0
  400f3c:	d1d6      	bne.n	400eec <xQueueGenericReceive+0xb8>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  400f3e:	6823      	ldr	r3, [r4, #0]
  400f40:	2b00      	cmp	r3, #0
  400f42:	d0cc      	beq.n	400ede <xQueueGenericReceive+0xaa>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  400f44:	9901      	ldr	r1, [sp, #4]
  400f46:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400f4a:	4b17      	ldr	r3, [pc, #92]	; (400fa8 <xQueueGenericReceive+0x174>)
  400f4c:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  400f4e:	4620      	mov	r0, r4
  400f50:	4b11      	ldr	r3, [pc, #68]	; (400f98 <xQueueGenericReceive+0x164>)
  400f52:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  400f54:	4b11      	ldr	r3, [pc, #68]	; (400f9c <xQueueGenericReceive+0x168>)
  400f56:	4798      	blx	r3
  400f58:	2800      	cmp	r0, #0
  400f5a:	d1cc      	bne.n	400ef6 <xQueueGenericReceive+0xc2>
					portYIELD_WITHIN_API();
  400f5c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  400f60:	603b      	str	r3, [r7, #0]
  400f62:	f3bf 8f4f 	dsb	sy
  400f66:	f3bf 8f6f 	isb	sy
  400f6a:	e7c4      	b.n	400ef6 <xQueueGenericReceive+0xc2>
			prvUnlockQueue( pxQueue );
  400f6c:	4620      	mov	r0, r4
  400f6e:	4b0a      	ldr	r3, [pc, #40]	; (400f98 <xQueueGenericReceive+0x164>)
  400f70:	4798      	blx	r3
			( void ) xTaskResumeAll();
  400f72:	4b0a      	ldr	r3, [pc, #40]	; (400f9c <xQueueGenericReceive+0x168>)
  400f74:	4798      	blx	r3
			return errQUEUE_EMPTY;
  400f76:	2000      	movs	r0, #0
  400f78:	e77b      	b.n	400e72 <xQueueGenericReceive+0x3e>
  400f7a:	bf00      	nop
  400f7c:	00400795 	.word	0x00400795
  400f80:	e000ed04 	.word	0xe000ed04
  400f84:	00400a21 	.word	0x00400a21
  400f88:	004007b9 	.word	0x004007b9
  400f8c:	00401a65 	.word	0x00401a65
  400f90:	00401815 	.word	0x00401815
  400f94:	0040193d 	.word	0x0040193d
  400f98:	00400a49 	.word	0x00400a49
  400f9c:	00401489 	.word	0x00401489
  400fa0:	00401335 	.word	0x00401335
  400fa4:	004018ad 	.word	0x004018ad
  400fa8:	00401741 	.word	0x00401741
  400fac:	00401895 	.word	0x00401895

00400fb0 <vQueueAddToRegistry>:
	{
  400fb0:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  400fb2:	4b0b      	ldr	r3, [pc, #44]	; (400fe0 <vQueueAddToRegistry+0x30>)
  400fb4:	681b      	ldr	r3, [r3, #0]
  400fb6:	b153      	cbz	r3, 400fce <vQueueAddToRegistry+0x1e>
  400fb8:	2301      	movs	r3, #1
  400fba:	4c09      	ldr	r4, [pc, #36]	; (400fe0 <vQueueAddToRegistry+0x30>)
  400fbc:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  400fc0:	b132      	cbz	r2, 400fd0 <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  400fc2:	3301      	adds	r3, #1
  400fc4:	2b08      	cmp	r3, #8
  400fc6:	d1f9      	bne.n	400fbc <vQueueAddToRegistry+0xc>
	}
  400fc8:	f85d 4b04 	ldr.w	r4, [sp], #4
  400fcc:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  400fce:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  400fd0:	4a03      	ldr	r2, [pc, #12]	; (400fe0 <vQueueAddToRegistry+0x30>)
  400fd2:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  400fd6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  400fda:	6058      	str	r0, [r3, #4]
				break;
  400fdc:	e7f4      	b.n	400fc8 <vQueueAddToRegistry+0x18>
  400fde:	bf00      	nop
  400fe0:	2040ca20 	.word	0x2040ca20

00400fe4 <vQueueWaitForMessageRestricted>:
	{
  400fe4:	b570      	push	{r4, r5, r6, lr}
  400fe6:	4604      	mov	r4, r0
  400fe8:	460d      	mov	r5, r1
  400fea:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  400fec:	4b0f      	ldr	r3, [pc, #60]	; (40102c <vQueueWaitForMessageRestricted+0x48>)
  400fee:	4798      	blx	r3
  400ff0:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400ff2:	f1b3 3fff 	cmp.w	r3, #4294967295
  400ff6:	d00b      	beq.n	401010 <vQueueWaitForMessageRestricted+0x2c>
  400ff8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400ffa:	f1b3 3fff 	cmp.w	r3, #4294967295
  400ffe:	d00a      	beq.n	401016 <vQueueWaitForMessageRestricted+0x32>
  401000:	4b0b      	ldr	r3, [pc, #44]	; (401030 <vQueueWaitForMessageRestricted+0x4c>)
  401002:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  401004:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401006:	b14b      	cbz	r3, 40101c <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  401008:	4620      	mov	r0, r4
  40100a:	4b0a      	ldr	r3, [pc, #40]	; (401034 <vQueueWaitForMessageRestricted+0x50>)
  40100c:	4798      	blx	r3
  40100e:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  401010:	2300      	movs	r3, #0
  401012:	6463      	str	r3, [r4, #68]	; 0x44
  401014:	e7f0      	b.n	400ff8 <vQueueWaitForMessageRestricted+0x14>
  401016:	2300      	movs	r3, #0
  401018:	64a3      	str	r3, [r4, #72]	; 0x48
  40101a:	e7f1      	b.n	401000 <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  40101c:	4632      	mov	r2, r6
  40101e:	4629      	mov	r1, r5
  401020:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401024:	4b04      	ldr	r3, [pc, #16]	; (401038 <vQueueWaitForMessageRestricted+0x54>)
  401026:	4798      	blx	r3
  401028:	e7ee      	b.n	401008 <vQueueWaitForMessageRestricted+0x24>
  40102a:	bf00      	nop
  40102c:	00400795 	.word	0x00400795
  401030:	004007b9 	.word	0x004007b9
  401034:	00400a49 	.word	0x00400a49
  401038:	004017ad 	.word	0x004017ad

0040103c <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  40103c:	4b08      	ldr	r3, [pc, #32]	; (401060 <prvResetNextTaskUnblockTime+0x24>)
  40103e:	681b      	ldr	r3, [r3, #0]
  401040:	681b      	ldr	r3, [r3, #0]
  401042:	b13b      	cbz	r3, 401054 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  401044:	4b06      	ldr	r3, [pc, #24]	; (401060 <prvResetNextTaskUnblockTime+0x24>)
  401046:	681b      	ldr	r3, [r3, #0]
  401048:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  40104a:	68db      	ldr	r3, [r3, #12]
  40104c:	685a      	ldr	r2, [r3, #4]
  40104e:	4b05      	ldr	r3, [pc, #20]	; (401064 <prvResetNextTaskUnblockTime+0x28>)
  401050:	601a      	str	r2, [r3, #0]
  401052:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  401054:	f04f 32ff 	mov.w	r2, #4294967295
  401058:	4b02      	ldr	r3, [pc, #8]	; (401064 <prvResetNextTaskUnblockTime+0x28>)
  40105a:	601a      	str	r2, [r3, #0]
  40105c:	4770      	bx	lr
  40105e:	bf00      	nop
  401060:	2040c1f8 	.word	0x2040c1f8
  401064:	2040c2a4 	.word	0x2040c2a4

00401068 <prvAddCurrentTaskToDelayedList>:
{
  401068:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  40106a:	4b0f      	ldr	r3, [pc, #60]	; (4010a8 <prvAddCurrentTaskToDelayedList+0x40>)
  40106c:	681b      	ldr	r3, [r3, #0]
  40106e:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  401070:	4b0e      	ldr	r3, [pc, #56]	; (4010ac <prvAddCurrentTaskToDelayedList+0x44>)
  401072:	681b      	ldr	r3, [r3, #0]
  401074:	4298      	cmp	r0, r3
  401076:	d30e      	bcc.n	401096 <prvAddCurrentTaskToDelayedList+0x2e>
  401078:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  40107a:	4b0d      	ldr	r3, [pc, #52]	; (4010b0 <prvAddCurrentTaskToDelayedList+0x48>)
  40107c:	6818      	ldr	r0, [r3, #0]
  40107e:	4b0a      	ldr	r3, [pc, #40]	; (4010a8 <prvAddCurrentTaskToDelayedList+0x40>)
  401080:	6819      	ldr	r1, [r3, #0]
  401082:	3104      	adds	r1, #4
  401084:	4b0b      	ldr	r3, [pc, #44]	; (4010b4 <prvAddCurrentTaskToDelayedList+0x4c>)
  401086:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  401088:	4b0b      	ldr	r3, [pc, #44]	; (4010b8 <prvAddCurrentTaskToDelayedList+0x50>)
  40108a:	681b      	ldr	r3, [r3, #0]
  40108c:	429c      	cmp	r4, r3
  40108e:	d201      	bcs.n	401094 <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  401090:	4b09      	ldr	r3, [pc, #36]	; (4010b8 <prvAddCurrentTaskToDelayedList+0x50>)
  401092:	601c      	str	r4, [r3, #0]
  401094:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  401096:	4b09      	ldr	r3, [pc, #36]	; (4010bc <prvAddCurrentTaskToDelayedList+0x54>)
  401098:	6818      	ldr	r0, [r3, #0]
  40109a:	4b03      	ldr	r3, [pc, #12]	; (4010a8 <prvAddCurrentTaskToDelayedList+0x40>)
  40109c:	6819      	ldr	r1, [r3, #0]
  40109e:	3104      	adds	r1, #4
  4010a0:	4b04      	ldr	r3, [pc, #16]	; (4010b4 <prvAddCurrentTaskToDelayedList+0x4c>)
  4010a2:	4798      	blx	r3
  4010a4:	bd10      	pop	{r4, pc}
  4010a6:	bf00      	nop
  4010a8:	2040c1f4 	.word	0x2040c1f4
  4010ac:	2040c2ec 	.word	0x2040c2ec
  4010b0:	2040c1f8 	.word	0x2040c1f8
  4010b4:	004006a5 	.word	0x004006a5
  4010b8:	2040c2a4 	.word	0x2040c2a4
  4010bc:	2040c1fc 	.word	0x2040c1fc

004010c0 <xTaskGenericCreate>:
{
  4010c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4010c4:	b083      	sub	sp, #12
  4010c6:	9000      	str	r0, [sp, #0]
  4010c8:	460e      	mov	r6, r1
  4010ca:	4617      	mov	r7, r2
  4010cc:	9301      	str	r3, [sp, #4]
  4010ce:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4010d2:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  4010d6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4010d8:	2d00      	cmp	r5, #0
  4010da:	f000 8089 	beq.w	4011f0 <xTaskGenericCreate+0x130>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  4010de:	2058      	movs	r0, #88	; 0x58
  4010e0:	4b5f      	ldr	r3, [pc, #380]	; (401260 <xTaskGenericCreate+0x1a0>)
  4010e2:	4798      	blx	r3
			if( pxNewTCB != NULL )
  4010e4:	4604      	mov	r4, r0
  4010e6:	2800      	cmp	r0, #0
  4010e8:	f000 8088 	beq.w	4011fc <xTaskGenericCreate+0x13c>
				pxNewTCB->pxStack = pxStack;
  4010ec:	6305      	str	r5, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  4010ee:	00ba      	lsls	r2, r7, #2
  4010f0:	21a5      	movs	r1, #165	; 0xa5
  4010f2:	4628      	mov	r0, r5
  4010f4:	4b5b      	ldr	r3, [pc, #364]	; (401264 <xTaskGenericCreate+0x1a4>)
  4010f6:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  4010f8:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
  4010fc:	443b      	add	r3, r7
  4010fe:	6b25      	ldr	r5, [r4, #48]	; 0x30
  401100:	eb05 0583 	add.w	r5, r5, r3, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  401104:	f025 0507 	bic.w	r5, r5, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  401108:	7833      	ldrb	r3, [r6, #0]
  40110a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  40110e:	7833      	ldrb	r3, [r6, #0]
  401110:	b15b      	cbz	r3, 40112a <xTaskGenericCreate+0x6a>
  401112:	4633      	mov	r3, r6
  401114:	f104 0234 	add.w	r2, r4, #52	; 0x34
  401118:	3609      	adds	r6, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  40111a:	7859      	ldrb	r1, [r3, #1]
  40111c:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  401120:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  401124:	b109      	cbz	r1, 40112a <xTaskGenericCreate+0x6a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  401126:	42b3      	cmp	r3, r6
  401128:	d1f7      	bne.n	40111a <xTaskGenericCreate+0x5a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  40112a:	2700      	movs	r7, #0
  40112c:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
  401130:	465e      	mov	r6, fp
  401132:	2e04      	cmp	r6, #4
  401134:	bf28      	it	cs
  401136:	2604      	movcs	r6, #4
	pxTCB->uxPriority = uxPriority;
  401138:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  40113a:	64a6      	str	r6, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  40113c:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  40113e:	f104 0804 	add.w	r8, r4, #4
  401142:	4640      	mov	r0, r8
  401144:	f8df 9170 	ldr.w	r9, [pc, #368]	; 4012b8 <xTaskGenericCreate+0x1f8>
  401148:	47c8      	blx	r9
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  40114a:	f104 0018 	add.w	r0, r4, #24
  40114e:	47c8      	blx	r9
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  401150:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401152:	f1c6 0605 	rsb	r6, r6, #5
  401156:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  401158:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  40115a:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  40115c:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  401160:	9a01      	ldr	r2, [sp, #4]
  401162:	9900      	ldr	r1, [sp, #0]
  401164:	4628      	mov	r0, r5
  401166:	4b40      	ldr	r3, [pc, #256]	; (401268 <xTaskGenericCreate+0x1a8>)
  401168:	4798      	blx	r3
  40116a:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  40116c:	f1ba 0f00 	cmp.w	sl, #0
  401170:	d001      	beq.n	401176 <xTaskGenericCreate+0xb6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  401172:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  401176:	4b3d      	ldr	r3, [pc, #244]	; (40126c <xTaskGenericCreate+0x1ac>)
  401178:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  40117a:	4a3d      	ldr	r2, [pc, #244]	; (401270 <xTaskGenericCreate+0x1b0>)
  40117c:	6813      	ldr	r3, [r2, #0]
  40117e:	3301      	adds	r3, #1
  401180:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  401182:	4b3c      	ldr	r3, [pc, #240]	; (401274 <xTaskGenericCreate+0x1b4>)
  401184:	681b      	ldr	r3, [r3, #0]
  401186:	2b00      	cmp	r3, #0
  401188:	d03e      	beq.n	401208 <xTaskGenericCreate+0x148>
				if( xSchedulerRunning == pdFALSE )
  40118a:	4b3b      	ldr	r3, [pc, #236]	; (401278 <xTaskGenericCreate+0x1b8>)
  40118c:	681b      	ldr	r3, [r3, #0]
  40118e:	b933      	cbnz	r3, 40119e <xTaskGenericCreate+0xde>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  401190:	4b38      	ldr	r3, [pc, #224]	; (401274 <xTaskGenericCreate+0x1b4>)
  401192:	681b      	ldr	r3, [r3, #0]
  401194:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401196:	459b      	cmp	fp, r3
  401198:	d301      	bcc.n	40119e <xTaskGenericCreate+0xde>
						pxCurrentTCB = pxNewTCB;
  40119a:	4b36      	ldr	r3, [pc, #216]	; (401274 <xTaskGenericCreate+0x1b4>)
  40119c:	601c      	str	r4, [r3, #0]
			uxTaskNumber++;
  40119e:	4a37      	ldr	r2, [pc, #220]	; (40127c <xTaskGenericCreate+0x1bc>)
  4011a0:	6813      	ldr	r3, [r2, #0]
  4011a2:	3301      	adds	r3, #1
  4011a4:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  4011a6:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  4011a8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4011aa:	4a35      	ldr	r2, [pc, #212]	; (401280 <xTaskGenericCreate+0x1c0>)
  4011ac:	6811      	ldr	r1, [r2, #0]
  4011ae:	2301      	movs	r3, #1
  4011b0:	4083      	lsls	r3, r0
  4011b2:	430b      	orrs	r3, r1
  4011b4:	6013      	str	r3, [r2, #0]
  4011b6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4011ba:	4641      	mov	r1, r8
  4011bc:	4b31      	ldr	r3, [pc, #196]	; (401284 <xTaskGenericCreate+0x1c4>)
  4011be:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4011c2:	4b31      	ldr	r3, [pc, #196]	; (401288 <xTaskGenericCreate+0x1c8>)
  4011c4:	4798      	blx	r3
		taskEXIT_CRITICAL();
  4011c6:	4b31      	ldr	r3, [pc, #196]	; (40128c <xTaskGenericCreate+0x1cc>)
  4011c8:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  4011ca:	4b2b      	ldr	r3, [pc, #172]	; (401278 <xTaskGenericCreate+0x1b8>)
  4011cc:	681b      	ldr	r3, [r3, #0]
  4011ce:	2b00      	cmp	r3, #0
  4011d0:	d040      	beq.n	401254 <xTaskGenericCreate+0x194>
			if( pxCurrentTCB->uxPriority < uxPriority )
  4011d2:	4b28      	ldr	r3, [pc, #160]	; (401274 <xTaskGenericCreate+0x1b4>)
  4011d4:	681b      	ldr	r3, [r3, #0]
  4011d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4011d8:	459b      	cmp	fp, r3
  4011da:	d93f      	bls.n	40125c <xTaskGenericCreate+0x19c>
				taskYIELD_IF_USING_PREEMPTION();
  4011dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4011e0:	4b2b      	ldr	r3, [pc, #172]	; (401290 <xTaskGenericCreate+0x1d0>)
  4011e2:	601a      	str	r2, [r3, #0]
  4011e4:	f3bf 8f4f 	dsb	sy
  4011e8:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  4011ec:	2001      	movs	r0, #1
  4011ee:	e032      	b.n	401256 <xTaskGenericCreate+0x196>
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4011f0:	0090      	lsls	r0, r2, #2
  4011f2:	4b1b      	ldr	r3, [pc, #108]	; (401260 <xTaskGenericCreate+0x1a0>)
  4011f4:	4798      	blx	r3
		if( pxStack != NULL )
  4011f6:	4605      	mov	r5, r0
  4011f8:	b118      	cbz	r0, 401202 <xTaskGenericCreate+0x142>
  4011fa:	e770      	b.n	4010de <xTaskGenericCreate+0x1e>
				vPortFree( pxStack );
  4011fc:	4628      	mov	r0, r5
  4011fe:	4b25      	ldr	r3, [pc, #148]	; (401294 <xTaskGenericCreate+0x1d4>)
  401200:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  401202:	f04f 30ff 	mov.w	r0, #4294967295
  401206:	e026      	b.n	401256 <xTaskGenericCreate+0x196>
				pxCurrentTCB =  pxNewTCB;
  401208:	4b1a      	ldr	r3, [pc, #104]	; (401274 <xTaskGenericCreate+0x1b4>)
  40120a:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  40120c:	6813      	ldr	r3, [r2, #0]
  40120e:	2b01      	cmp	r3, #1
  401210:	d1c5      	bne.n	40119e <xTaskGenericCreate+0xde>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  401212:	4e1c      	ldr	r6, [pc, #112]	; (401284 <xTaskGenericCreate+0x1c4>)
  401214:	4630      	mov	r0, r6
  401216:	4d20      	ldr	r5, [pc, #128]	; (401298 <xTaskGenericCreate+0x1d8>)
  401218:	47a8      	blx	r5
  40121a:	f106 0014 	add.w	r0, r6, #20
  40121e:	47a8      	blx	r5
  401220:	f106 0028 	add.w	r0, r6, #40	; 0x28
  401224:	47a8      	blx	r5
  401226:	f106 003c 	add.w	r0, r6, #60	; 0x3c
  40122a:	47a8      	blx	r5
  40122c:	f106 0050 	add.w	r0, r6, #80	; 0x50
  401230:	47a8      	blx	r5
	vListInitialise( &xDelayedTaskList1 );
  401232:	4f1a      	ldr	r7, [pc, #104]	; (40129c <xTaskGenericCreate+0x1dc>)
  401234:	4638      	mov	r0, r7
  401236:	47a8      	blx	r5
	vListInitialise( &xDelayedTaskList2 );
  401238:	4e19      	ldr	r6, [pc, #100]	; (4012a0 <xTaskGenericCreate+0x1e0>)
  40123a:	4630      	mov	r0, r6
  40123c:	47a8      	blx	r5
	vListInitialise( &xPendingReadyList );
  40123e:	4819      	ldr	r0, [pc, #100]	; (4012a4 <xTaskGenericCreate+0x1e4>)
  401240:	47a8      	blx	r5
		vListInitialise( &xTasksWaitingTermination );
  401242:	4819      	ldr	r0, [pc, #100]	; (4012a8 <xTaskGenericCreate+0x1e8>)
  401244:	47a8      	blx	r5
		vListInitialise( &xSuspendedTaskList );
  401246:	4819      	ldr	r0, [pc, #100]	; (4012ac <xTaskGenericCreate+0x1ec>)
  401248:	47a8      	blx	r5
	pxDelayedTaskList = &xDelayedTaskList1;
  40124a:	4b19      	ldr	r3, [pc, #100]	; (4012b0 <xTaskGenericCreate+0x1f0>)
  40124c:	601f      	str	r7, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  40124e:	4b19      	ldr	r3, [pc, #100]	; (4012b4 <xTaskGenericCreate+0x1f4>)
  401250:	601e      	str	r6, [r3, #0]
  401252:	e7a4      	b.n	40119e <xTaskGenericCreate+0xde>
			xReturn = pdPASS;
  401254:	2001      	movs	r0, #1
}
  401256:	b003      	add	sp, #12
  401258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			xReturn = pdPASS;
  40125c:	2001      	movs	r0, #1
	return xReturn;
  40125e:	e7fa      	b.n	401256 <xTaskGenericCreate+0x196>
  401260:	004008d5 	.word	0x004008d5
  401264:	004062bd 	.word	0x004062bd
  401268:	00400749 	.word	0x00400749
  40126c:	00400795 	.word	0x00400795
  401270:	2040c264 	.word	0x2040c264
  401274:	2040c1f4 	.word	0x2040c1f4
  401278:	2040c2c0 	.word	0x2040c2c0
  40127c:	2040c270 	.word	0x2040c270
  401280:	2040c278 	.word	0x2040c278
  401284:	2040c200 	.word	0x2040c200
  401288:	0040068d 	.word	0x0040068d
  40128c:	004007b9 	.word	0x004007b9
  401290:	e000ed04 	.word	0xe000ed04
  401294:	00400945 	.word	0x00400945
  401298:	00400671 	.word	0x00400671
  40129c:	2040c27c 	.word	0x2040c27c
  4012a0:	2040c290 	.word	0x2040c290
  4012a4:	2040c2ac 	.word	0x2040c2ac
  4012a8:	2040c2d8 	.word	0x2040c2d8
  4012ac:	2040c2c4 	.word	0x2040c2c4
  4012b0:	2040c1f8 	.word	0x2040c1f8
  4012b4:	2040c1fc 	.word	0x2040c1fc
  4012b8:	00400687 	.word	0x00400687

004012bc <vTaskStartScheduler>:
{
  4012bc:	b510      	push	{r4, lr}
  4012be:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  4012c0:	2300      	movs	r3, #0
  4012c2:	9303      	str	r3, [sp, #12]
  4012c4:	9302      	str	r3, [sp, #8]
  4012c6:	9301      	str	r3, [sp, #4]
  4012c8:	9300      	str	r3, [sp, #0]
  4012ca:	2282      	movs	r2, #130	; 0x82
  4012cc:	4911      	ldr	r1, [pc, #68]	; (401314 <vTaskStartScheduler+0x58>)
  4012ce:	4812      	ldr	r0, [pc, #72]	; (401318 <vTaskStartScheduler+0x5c>)
  4012d0:	4c12      	ldr	r4, [pc, #72]	; (40131c <vTaskStartScheduler+0x60>)
  4012d2:	47a0      	blx	r4
		if( xReturn == pdPASS )
  4012d4:	2801      	cmp	r0, #1
  4012d6:	d001      	beq.n	4012dc <vTaskStartScheduler+0x20>
}
  4012d8:	b004      	add	sp, #16
  4012da:	bd10      	pop	{r4, pc}
			xReturn = xTimerCreateTimerTask();
  4012dc:	4b10      	ldr	r3, [pc, #64]	; (401320 <vTaskStartScheduler+0x64>)
  4012de:	4798      	blx	r3
	if( xReturn == pdPASS )
  4012e0:	2801      	cmp	r0, #1
  4012e2:	d1f9      	bne.n	4012d8 <vTaskStartScheduler+0x1c>
	__asm volatile
  4012e4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4012e8:	b672      	cpsid	i
  4012ea:	f383 8811 	msr	BASEPRI, r3
  4012ee:	f3bf 8f6f 	isb	sy
  4012f2:	f3bf 8f4f 	dsb	sy
  4012f6:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  4012f8:	f04f 32ff 	mov.w	r2, #4294967295
  4012fc:	4b09      	ldr	r3, [pc, #36]	; (401324 <vTaskStartScheduler+0x68>)
  4012fe:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  401300:	2201      	movs	r2, #1
  401302:	4b09      	ldr	r3, [pc, #36]	; (401328 <vTaskStartScheduler+0x6c>)
  401304:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  401306:	2200      	movs	r2, #0
  401308:	4b08      	ldr	r3, [pc, #32]	; (40132c <vTaskStartScheduler+0x70>)
  40130a:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  40130c:	4b08      	ldr	r3, [pc, #32]	; (401330 <vTaskStartScheduler+0x74>)
  40130e:	4798      	blx	r3
}
  401310:	e7e2      	b.n	4012d8 <vTaskStartScheduler+0x1c>
  401312:	bf00      	nop
  401314:	0040c574 	.word	0x0040c574
  401318:	004015f9 	.word	0x004015f9
  40131c:	004010c1 	.word	0x004010c1
  401320:	00401b3d 	.word	0x00401b3d
  401324:	2040c2a4 	.word	0x2040c2a4
  401328:	2040c2c0 	.word	0x2040c2c0
  40132c:	2040c2ec 	.word	0x2040c2ec
  401330:	00400885 	.word	0x00400885

00401334 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  401334:	4a02      	ldr	r2, [pc, #8]	; (401340 <vTaskSuspendAll+0xc>)
  401336:	6813      	ldr	r3, [r2, #0]
  401338:	3301      	adds	r3, #1
  40133a:	6013      	str	r3, [r2, #0]
  40133c:	4770      	bx	lr
  40133e:	bf00      	nop
  401340:	2040c26c 	.word	0x2040c26c

00401344 <xTaskGetTickCount>:
		xTicks = xTickCount;
  401344:	4b01      	ldr	r3, [pc, #4]	; (40134c <xTaskGetTickCount+0x8>)
  401346:	6818      	ldr	r0, [r3, #0]
}
  401348:	4770      	bx	lr
  40134a:	bf00      	nop
  40134c:	2040c2ec 	.word	0x2040c2ec

00401350 <xTaskIncrementTick>:
{
  401350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401354:	4b3d      	ldr	r3, [pc, #244]	; (40144c <xTaskIncrementTick+0xfc>)
  401356:	681b      	ldr	r3, [r3, #0]
  401358:	2b00      	cmp	r3, #0
  40135a:	d16e      	bne.n	40143a <xTaskIncrementTick+0xea>
		++xTickCount;
  40135c:	4b3c      	ldr	r3, [pc, #240]	; (401450 <xTaskIncrementTick+0x100>)
  40135e:	681a      	ldr	r2, [r3, #0]
  401360:	3201      	adds	r2, #1
  401362:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  401364:	f8d3 a000 	ldr.w	sl, [r3]
			if( xConstTickCount == ( TickType_t ) 0U )
  401368:	f1ba 0f00 	cmp.w	sl, #0
  40136c:	d01b      	beq.n	4013a6 <xTaskIncrementTick+0x56>
			if( xConstTickCount >= xNextTaskUnblockTime )
  40136e:	4b39      	ldr	r3, [pc, #228]	; (401454 <xTaskIncrementTick+0x104>)
  401370:	681b      	ldr	r3, [r3, #0]
  401372:	459a      	cmp	sl, r3
  401374:	d224      	bcs.n	4013c0 <xTaskIncrementTick+0x70>
BaseType_t xSwitchRequired = pdFALSE;
  401376:	2600      	movs	r6, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  401378:	4b37      	ldr	r3, [pc, #220]	; (401458 <xTaskIncrementTick+0x108>)
  40137a:	681b      	ldr	r3, [r3, #0]
  40137c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40137e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401382:	4a36      	ldr	r2, [pc, #216]	; (40145c <xTaskIncrementTick+0x10c>)
  401384:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  401388:	2b02      	cmp	r3, #2
  40138a:	bf28      	it	cs
  40138c:	2601      	movcs	r6, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  40138e:	4b34      	ldr	r3, [pc, #208]	; (401460 <xTaskIncrementTick+0x110>)
  401390:	681b      	ldr	r3, [r3, #0]
  401392:	2b00      	cmp	r3, #0
  401394:	d04e      	beq.n	401434 <xTaskIncrementTick+0xe4>
		if( xYieldPending != pdFALSE )
  401396:	4b33      	ldr	r3, [pc, #204]	; (401464 <xTaskIncrementTick+0x114>)
  401398:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  40139a:	2b00      	cmp	r3, #0
}
  40139c:	bf0c      	ite	eq
  40139e:	4630      	moveq	r0, r6
  4013a0:	2001      	movne	r0, #1
  4013a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				taskSWITCH_DELAYED_LISTS();
  4013a6:	4a30      	ldr	r2, [pc, #192]	; (401468 <xTaskIncrementTick+0x118>)
  4013a8:	6811      	ldr	r1, [r2, #0]
  4013aa:	4b30      	ldr	r3, [pc, #192]	; (40146c <xTaskIncrementTick+0x11c>)
  4013ac:	6818      	ldr	r0, [r3, #0]
  4013ae:	6010      	str	r0, [r2, #0]
  4013b0:	6019      	str	r1, [r3, #0]
  4013b2:	4a2f      	ldr	r2, [pc, #188]	; (401470 <xTaskIncrementTick+0x120>)
  4013b4:	6813      	ldr	r3, [r2, #0]
  4013b6:	3301      	adds	r3, #1
  4013b8:	6013      	str	r3, [r2, #0]
  4013ba:	4b2e      	ldr	r3, [pc, #184]	; (401474 <xTaskIncrementTick+0x124>)
  4013bc:	4798      	blx	r3
  4013be:	e7d6      	b.n	40136e <xTaskIncrementTick+0x1e>
  4013c0:	2600      	movs	r6, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4013c2:	4f29      	ldr	r7, [pc, #164]	; (401468 <xTaskIncrementTick+0x118>)
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4013c4:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 401480 <xTaskIncrementTick+0x130>
						prvAddTaskToReadyList( pxTCB );
  4013c8:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 401484 <xTaskIncrementTick+0x134>
  4013cc:	e021      	b.n	401412 <xTaskIncrementTick+0xc2>
						xNextTaskUnblockTime = portMAX_DELAY;
  4013ce:	f04f 32ff 	mov.w	r2, #4294967295
  4013d2:	4b20      	ldr	r3, [pc, #128]	; (401454 <xTaskIncrementTick+0x104>)
  4013d4:	601a      	str	r2, [r3, #0]
						break;
  4013d6:	e7cf      	b.n	401378 <xTaskIncrementTick+0x28>
							xNextTaskUnblockTime = xItemValue;
  4013d8:	4a1e      	ldr	r2, [pc, #120]	; (401454 <xTaskIncrementTick+0x104>)
  4013da:	6013      	str	r3, [r2, #0]
							break;
  4013dc:	e7cc      	b.n	401378 <xTaskIncrementTick+0x28>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  4013de:	f104 0018 	add.w	r0, r4, #24
  4013e2:	47c8      	blx	r9
						prvAddTaskToReadyList( pxTCB );
  4013e4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4013e6:	f8d8 2000 	ldr.w	r2, [r8]
  4013ea:	2301      	movs	r3, #1
  4013ec:	4083      	lsls	r3, r0
  4013ee:	4313      	orrs	r3, r2
  4013f0:	f8c8 3000 	str.w	r3, [r8]
  4013f4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4013f8:	4629      	mov	r1, r5
  4013fa:	4b18      	ldr	r3, [pc, #96]	; (40145c <xTaskIncrementTick+0x10c>)
  4013fc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401400:	4b1d      	ldr	r3, [pc, #116]	; (401478 <xTaskIncrementTick+0x128>)
  401402:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401404:	4b14      	ldr	r3, [pc, #80]	; (401458 <xTaskIncrementTick+0x108>)
  401406:	681b      	ldr	r3, [r3, #0]
  401408:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  40140a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  40140c:	429a      	cmp	r2, r3
  40140e:	bf28      	it	cs
  401410:	2601      	movcs	r6, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401412:	683b      	ldr	r3, [r7, #0]
  401414:	681b      	ldr	r3, [r3, #0]
  401416:	2b00      	cmp	r3, #0
  401418:	d0d9      	beq.n	4013ce <xTaskIncrementTick+0x7e>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  40141a:	683b      	ldr	r3, [r7, #0]
  40141c:	68db      	ldr	r3, [r3, #12]
  40141e:	68dc      	ldr	r4, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  401420:	6863      	ldr	r3, [r4, #4]
						if( xConstTickCount < xItemValue )
  401422:	459a      	cmp	sl, r3
  401424:	d3d8      	bcc.n	4013d8 <xTaskIncrementTick+0x88>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401426:	1d25      	adds	r5, r4, #4
  401428:	4628      	mov	r0, r5
  40142a:	47c8      	blx	r9
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  40142c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  40142e:	2b00      	cmp	r3, #0
  401430:	d1d5      	bne.n	4013de <xTaskIncrementTick+0x8e>
  401432:	e7d7      	b.n	4013e4 <xTaskIncrementTick+0x94>
				vApplicationTickHook();
  401434:	4b11      	ldr	r3, [pc, #68]	; (40147c <xTaskIncrementTick+0x12c>)
  401436:	4798      	blx	r3
  401438:	e7ad      	b.n	401396 <xTaskIncrementTick+0x46>
		++uxPendedTicks;
  40143a:	4a09      	ldr	r2, [pc, #36]	; (401460 <xTaskIncrementTick+0x110>)
  40143c:	6813      	ldr	r3, [r2, #0]
  40143e:	3301      	adds	r3, #1
  401440:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  401442:	4b0e      	ldr	r3, [pc, #56]	; (40147c <xTaskIncrementTick+0x12c>)
  401444:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  401446:	2600      	movs	r6, #0
  401448:	e7a5      	b.n	401396 <xTaskIncrementTick+0x46>
  40144a:	bf00      	nop
  40144c:	2040c26c 	.word	0x2040c26c
  401450:	2040c2ec 	.word	0x2040c2ec
  401454:	2040c2a4 	.word	0x2040c2a4
  401458:	2040c1f4 	.word	0x2040c1f4
  40145c:	2040c200 	.word	0x2040c200
  401460:	2040c268 	.word	0x2040c268
  401464:	2040c2f0 	.word	0x2040c2f0
  401468:	2040c1f8 	.word	0x2040c1f8
  40146c:	2040c1fc 	.word	0x2040c1fc
  401470:	2040c2a8 	.word	0x2040c2a8
  401474:	0040103d 	.word	0x0040103d
  401478:	0040068d 	.word	0x0040068d
  40147c:	00405cb1 	.word	0x00405cb1
  401480:	004006d9 	.word	0x004006d9
  401484:	2040c278 	.word	0x2040c278

00401488 <xTaskResumeAll>:
{
  401488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	taskENTER_CRITICAL();
  40148c:	4b2f      	ldr	r3, [pc, #188]	; (40154c <xTaskResumeAll+0xc4>)
  40148e:	4798      	blx	r3
		--uxSchedulerSuspended;
  401490:	4b2f      	ldr	r3, [pc, #188]	; (401550 <xTaskResumeAll+0xc8>)
  401492:	681a      	ldr	r2, [r3, #0]
  401494:	3a01      	subs	r2, #1
  401496:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401498:	681b      	ldr	r3, [r3, #0]
  40149a:	2b00      	cmp	r3, #0
  40149c:	d150      	bne.n	401540 <xTaskResumeAll+0xb8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  40149e:	4b2d      	ldr	r3, [pc, #180]	; (401554 <xTaskResumeAll+0xcc>)
  4014a0:	681b      	ldr	r3, [r3, #0]
  4014a2:	b333      	cbz	r3, 4014f2 <xTaskResumeAll+0x6a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  4014a4:	4e2c      	ldr	r6, [pc, #176]	; (401558 <xTaskResumeAll+0xd0>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  4014a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 40157c <xTaskResumeAll+0xf4>
					prvAddTaskToReadyList( pxTCB );
  4014aa:	4f2c      	ldr	r7, [pc, #176]	; (40155c <xTaskResumeAll+0xd4>)
  4014ac:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 401580 <xTaskResumeAll+0xf8>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  4014b0:	6833      	ldr	r3, [r6, #0]
  4014b2:	b303      	cbz	r3, 4014f6 <xTaskResumeAll+0x6e>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  4014b4:	68f3      	ldr	r3, [r6, #12]
  4014b6:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  4014b8:	f104 0018 	add.w	r0, r4, #24
  4014bc:	47c0      	blx	r8
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4014be:	1d25      	adds	r5, r4, #4
  4014c0:	4628      	mov	r0, r5
  4014c2:	47c0      	blx	r8
					prvAddTaskToReadyList( pxTCB );
  4014c4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4014c6:	683a      	ldr	r2, [r7, #0]
  4014c8:	2301      	movs	r3, #1
  4014ca:	4083      	lsls	r3, r0
  4014cc:	4313      	orrs	r3, r2
  4014ce:	603b      	str	r3, [r7, #0]
  4014d0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4014d4:	4629      	mov	r1, r5
  4014d6:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  4014da:	4b21      	ldr	r3, [pc, #132]	; (401560 <xTaskResumeAll+0xd8>)
  4014dc:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4014de:	4b21      	ldr	r3, [pc, #132]	; (401564 <xTaskResumeAll+0xdc>)
  4014e0:	681b      	ldr	r3, [r3, #0]
  4014e2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4014e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4014e6:	429a      	cmp	r2, r3
  4014e8:	d3e2      	bcc.n	4014b0 <xTaskResumeAll+0x28>
						xYieldPending = pdTRUE;
  4014ea:	2201      	movs	r2, #1
  4014ec:	4b1e      	ldr	r3, [pc, #120]	; (401568 <xTaskResumeAll+0xe0>)
  4014ee:	601a      	str	r2, [r3, #0]
  4014f0:	e7de      	b.n	4014b0 <xTaskResumeAll+0x28>
BaseType_t xAlreadyYielded = pdFALSE;
  4014f2:	2400      	movs	r4, #0
  4014f4:	e025      	b.n	401542 <xTaskResumeAll+0xba>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  4014f6:	4b1d      	ldr	r3, [pc, #116]	; (40156c <xTaskResumeAll+0xe4>)
  4014f8:	681b      	ldr	r3, [r3, #0]
  4014fa:	b18b      	cbz	r3, 401520 <xTaskResumeAll+0x98>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  4014fc:	4b1b      	ldr	r3, [pc, #108]	; (40156c <xTaskResumeAll+0xe4>)
  4014fe:	681b      	ldr	r3, [r3, #0]
  401500:	b173      	cbz	r3, 401520 <xTaskResumeAll+0x98>
						if( xTaskIncrementTick() != pdFALSE )
  401502:	4d1b      	ldr	r5, [pc, #108]	; (401570 <xTaskResumeAll+0xe8>)
							xYieldPending = pdTRUE;
  401504:	4e18      	ldr	r6, [pc, #96]	; (401568 <xTaskResumeAll+0xe0>)
						--uxPendedTicks;
  401506:	4c19      	ldr	r4, [pc, #100]	; (40156c <xTaskResumeAll+0xe4>)
  401508:	e004      	b.n	401514 <xTaskResumeAll+0x8c>
  40150a:	6823      	ldr	r3, [r4, #0]
  40150c:	3b01      	subs	r3, #1
  40150e:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  401510:	6823      	ldr	r3, [r4, #0]
  401512:	b12b      	cbz	r3, 401520 <xTaskResumeAll+0x98>
						if( xTaskIncrementTick() != pdFALSE )
  401514:	47a8      	blx	r5
  401516:	2800      	cmp	r0, #0
  401518:	d0f7      	beq.n	40150a <xTaskResumeAll+0x82>
							xYieldPending = pdTRUE;
  40151a:	2301      	movs	r3, #1
  40151c:	6033      	str	r3, [r6, #0]
  40151e:	e7f4      	b.n	40150a <xTaskResumeAll+0x82>
				if( xYieldPending == pdTRUE )
  401520:	4b11      	ldr	r3, [pc, #68]	; (401568 <xTaskResumeAll+0xe0>)
  401522:	681b      	ldr	r3, [r3, #0]
  401524:	2b01      	cmp	r3, #1
  401526:	d001      	beq.n	40152c <xTaskResumeAll+0xa4>
BaseType_t xAlreadyYielded = pdFALSE;
  401528:	2400      	movs	r4, #0
  40152a:	e00a      	b.n	401542 <xTaskResumeAll+0xba>
					taskYIELD_IF_USING_PREEMPTION();
  40152c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401530:	4b10      	ldr	r3, [pc, #64]	; (401574 <xTaskResumeAll+0xec>)
  401532:	601a      	str	r2, [r3, #0]
  401534:	f3bf 8f4f 	dsb	sy
  401538:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  40153c:	2401      	movs	r4, #1
  40153e:	e000      	b.n	401542 <xTaskResumeAll+0xba>
BaseType_t xAlreadyYielded = pdFALSE;
  401540:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  401542:	4b0d      	ldr	r3, [pc, #52]	; (401578 <xTaskResumeAll+0xf0>)
  401544:	4798      	blx	r3
}
  401546:	4620      	mov	r0, r4
  401548:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40154c:	00400795 	.word	0x00400795
  401550:	2040c26c 	.word	0x2040c26c
  401554:	2040c264 	.word	0x2040c264
  401558:	2040c2ac 	.word	0x2040c2ac
  40155c:	2040c278 	.word	0x2040c278
  401560:	0040068d 	.word	0x0040068d
  401564:	2040c1f4 	.word	0x2040c1f4
  401568:	2040c2f0 	.word	0x2040c2f0
  40156c:	2040c268 	.word	0x2040c268
  401570:	00401351 	.word	0x00401351
  401574:	e000ed04 	.word	0xe000ed04
  401578:	004007b9 	.word	0x004007b9
  40157c:	004006d9 	.word	0x004006d9
  401580:	2040c200 	.word	0x2040c200

00401584 <vTaskDelay>:
	{
  401584:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  401586:	b940      	cbnz	r0, 40159a <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
  401588:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40158c:	4b12      	ldr	r3, [pc, #72]	; (4015d8 <vTaskDelay+0x54>)
  40158e:	601a      	str	r2, [r3, #0]
  401590:	f3bf 8f4f 	dsb	sy
  401594:	f3bf 8f6f 	isb	sy
  401598:	bd10      	pop	{r4, pc}
  40159a:	4604      	mov	r4, r0
			vTaskSuspendAll();
  40159c:	4b0f      	ldr	r3, [pc, #60]	; (4015dc <vTaskDelay+0x58>)
  40159e:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  4015a0:	4b0f      	ldr	r3, [pc, #60]	; (4015e0 <vTaskDelay+0x5c>)
  4015a2:	681b      	ldr	r3, [r3, #0]
  4015a4:	441c      	add	r4, r3
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4015a6:	4b0f      	ldr	r3, [pc, #60]	; (4015e4 <vTaskDelay+0x60>)
  4015a8:	6818      	ldr	r0, [r3, #0]
  4015aa:	3004      	adds	r0, #4
  4015ac:	4b0e      	ldr	r3, [pc, #56]	; (4015e8 <vTaskDelay+0x64>)
  4015ae:	4798      	blx	r3
  4015b0:	b948      	cbnz	r0, 4015c6 <vTaskDelay+0x42>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4015b2:	4b0c      	ldr	r3, [pc, #48]	; (4015e4 <vTaskDelay+0x60>)
  4015b4:	681a      	ldr	r2, [r3, #0]
  4015b6:	490d      	ldr	r1, [pc, #52]	; (4015ec <vTaskDelay+0x68>)
  4015b8:	680b      	ldr	r3, [r1, #0]
  4015ba:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  4015bc:	2201      	movs	r2, #1
  4015be:	4082      	lsls	r2, r0
  4015c0:	ea23 0302 	bic.w	r3, r3, r2
  4015c4:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4015c6:	4620      	mov	r0, r4
  4015c8:	4b09      	ldr	r3, [pc, #36]	; (4015f0 <vTaskDelay+0x6c>)
  4015ca:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  4015cc:	4b09      	ldr	r3, [pc, #36]	; (4015f4 <vTaskDelay+0x70>)
  4015ce:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  4015d0:	2800      	cmp	r0, #0
  4015d2:	d1e1      	bne.n	401598 <vTaskDelay+0x14>
  4015d4:	e7d8      	b.n	401588 <vTaskDelay+0x4>
  4015d6:	bf00      	nop
  4015d8:	e000ed04 	.word	0xe000ed04
  4015dc:	00401335 	.word	0x00401335
  4015e0:	2040c2ec 	.word	0x2040c2ec
  4015e4:	2040c1f4 	.word	0x2040c1f4
  4015e8:	004006d9 	.word	0x004006d9
  4015ec:	2040c278 	.word	0x2040c278
  4015f0:	00401069 	.word	0x00401069
  4015f4:	00401489 	.word	0x00401489

004015f8 <prvIdleTask>:
{
  4015f8:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  4015fa:	f8df 8088 	ldr.w	r8, [pc, #136]	; 401684 <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4015fe:	4e19      	ldr	r6, [pc, #100]	; (401664 <prvIdleTask+0x6c>)
				taskYIELD();
  401600:	f8df 9084 	ldr.w	r9, [pc, #132]	; 401688 <prvIdleTask+0x90>
  401604:	e02a      	b.n	40165c <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  401606:	4b18      	ldr	r3, [pc, #96]	; (401668 <prvIdleTask+0x70>)
  401608:	681b      	ldr	r3, [r3, #0]
  40160a:	2b01      	cmp	r3, #1
  40160c:	d81e      	bhi.n	40164c <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  40160e:	682b      	ldr	r3, [r5, #0]
  401610:	2b00      	cmp	r3, #0
  401612:	d0f8      	beq.n	401606 <prvIdleTask+0xe>
			vTaskSuspendAll();
  401614:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  401616:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  401618:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  40161a:	2c00      	cmp	r4, #0
  40161c:	d0f7      	beq.n	40160e <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  40161e:	4b13      	ldr	r3, [pc, #76]	; (40166c <prvIdleTask+0x74>)
  401620:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  401622:	68f3      	ldr	r3, [r6, #12]
  401624:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401626:	1d20      	adds	r0, r4, #4
  401628:	4b11      	ldr	r3, [pc, #68]	; (401670 <prvIdleTask+0x78>)
  40162a:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  40162c:	4a11      	ldr	r2, [pc, #68]	; (401674 <prvIdleTask+0x7c>)
  40162e:	6813      	ldr	r3, [r2, #0]
  401630:	3b01      	subs	r3, #1
  401632:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  401634:	682b      	ldr	r3, [r5, #0]
  401636:	3b01      	subs	r3, #1
  401638:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  40163a:	4b0f      	ldr	r3, [pc, #60]	; (401678 <prvIdleTask+0x80>)
  40163c:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  40163e:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401640:	f8df a048 	ldr.w	sl, [pc, #72]	; 40168c <prvIdleTask+0x94>
  401644:	47d0      	blx	sl
		vPortFree( pxTCB );
  401646:	4620      	mov	r0, r4
  401648:	47d0      	blx	sl
  40164a:	e7e0      	b.n	40160e <prvIdleTask+0x16>
				taskYIELD();
  40164c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  401650:	f8c9 3000 	str.w	r3, [r9]
  401654:	f3bf 8f4f 	dsb	sy
  401658:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  40165c:	4d07      	ldr	r5, [pc, #28]	; (40167c <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  40165e:	4f08      	ldr	r7, [pc, #32]	; (401680 <prvIdleTask+0x88>)
  401660:	e7d5      	b.n	40160e <prvIdleTask+0x16>
  401662:	bf00      	nop
  401664:	2040c2d8 	.word	0x2040c2d8
  401668:	2040c200 	.word	0x2040c200
  40166c:	00400795 	.word	0x00400795
  401670:	004006d9 	.word	0x004006d9
  401674:	2040c264 	.word	0x2040c264
  401678:	004007b9 	.word	0x004007b9
  40167c:	2040c274 	.word	0x2040c274
  401680:	00401489 	.word	0x00401489
  401684:	00401335 	.word	0x00401335
  401688:	e000ed04 	.word	0xe000ed04
  40168c:	00400945 	.word	0x00400945

00401690 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  401690:	4b25      	ldr	r3, [pc, #148]	; (401728 <vTaskSwitchContext+0x98>)
  401692:	681b      	ldr	r3, [r3, #0]
  401694:	2b00      	cmp	r3, #0
  401696:	d12e      	bne.n	4016f6 <vTaskSwitchContext+0x66>
{
  401698:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  40169a:	2200      	movs	r2, #0
  40169c:	4b23      	ldr	r3, [pc, #140]	; (40172c <vTaskSwitchContext+0x9c>)
  40169e:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  4016a0:	4b23      	ldr	r3, [pc, #140]	; (401730 <vTaskSwitchContext+0xa0>)
  4016a2:	681b      	ldr	r3, [r3, #0]
  4016a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016a6:	681a      	ldr	r2, [r3, #0]
  4016a8:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  4016ac:	d027      	beq.n	4016fe <vTaskSwitchContext+0x6e>
  4016ae:	4b20      	ldr	r3, [pc, #128]	; (401730 <vTaskSwitchContext+0xa0>)
  4016b0:	6818      	ldr	r0, [r3, #0]
  4016b2:	6819      	ldr	r1, [r3, #0]
  4016b4:	3134      	adds	r1, #52	; 0x34
  4016b6:	4b1f      	ldr	r3, [pc, #124]	; (401734 <vTaskSwitchContext+0xa4>)
  4016b8:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  4016ba:	4b1f      	ldr	r3, [pc, #124]	; (401738 <vTaskSwitchContext+0xa8>)
  4016bc:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  4016be:	fab3 f383 	clz	r3, r3
  4016c2:	b2db      	uxtb	r3, r3
  4016c4:	f1c3 031f 	rsb	r3, r3, #31
  4016c8:	4a1c      	ldr	r2, [pc, #112]	; (40173c <vTaskSwitchContext+0xac>)
  4016ca:	0099      	lsls	r1, r3, #2
  4016cc:	18c8      	adds	r0, r1, r3
  4016ce:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  4016d2:	6844      	ldr	r4, [r0, #4]
  4016d4:	6864      	ldr	r4, [r4, #4]
  4016d6:	6044      	str	r4, [r0, #4]
  4016d8:	4419      	add	r1, r3
  4016da:	4602      	mov	r2, r0
  4016dc:	3208      	adds	r2, #8
  4016de:	4294      	cmp	r4, r2
  4016e0:	d01a      	beq.n	401718 <vTaskSwitchContext+0x88>
  4016e2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4016e6:	4a15      	ldr	r2, [pc, #84]	; (40173c <vTaskSwitchContext+0xac>)
  4016e8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4016ec:	685b      	ldr	r3, [r3, #4]
  4016ee:	68da      	ldr	r2, [r3, #12]
  4016f0:	4b0f      	ldr	r3, [pc, #60]	; (401730 <vTaskSwitchContext+0xa0>)
  4016f2:	601a      	str	r2, [r3, #0]
  4016f4:	bd10      	pop	{r4, pc}
		xYieldPending = pdTRUE;
  4016f6:	2201      	movs	r2, #1
  4016f8:	4b0c      	ldr	r3, [pc, #48]	; (40172c <vTaskSwitchContext+0x9c>)
  4016fa:	601a      	str	r2, [r3, #0]
  4016fc:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  4016fe:	685a      	ldr	r2, [r3, #4]
  401700:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  401704:	d1d3      	bne.n	4016ae <vTaskSwitchContext+0x1e>
  401706:	689a      	ldr	r2, [r3, #8]
  401708:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  40170c:	d1cf      	bne.n	4016ae <vTaskSwitchContext+0x1e>
  40170e:	68db      	ldr	r3, [r3, #12]
  401710:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  401714:	d1cb      	bne.n	4016ae <vTaskSwitchContext+0x1e>
  401716:	e7d0      	b.n	4016ba <vTaskSwitchContext+0x2a>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  401718:	6860      	ldr	r0, [r4, #4]
  40171a:	460a      	mov	r2, r1
  40171c:	4907      	ldr	r1, [pc, #28]	; (40173c <vTaskSwitchContext+0xac>)
  40171e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  401722:	6050      	str	r0, [r2, #4]
  401724:	e7dd      	b.n	4016e2 <vTaskSwitchContext+0x52>
  401726:	bf00      	nop
  401728:	2040c26c 	.word	0x2040c26c
  40172c:	2040c2f0 	.word	0x2040c2f0
  401730:	2040c1f4 	.word	0x2040c1f4
  401734:	00405c99 	.word	0x00405c99
  401738:	2040c278 	.word	0x2040c278
  40173c:	2040c200 	.word	0x2040c200

00401740 <vTaskPlaceOnEventList>:
{
  401740:	b538      	push	{r3, r4, r5, lr}
  401742:	460d      	mov	r5, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  401744:	4c11      	ldr	r4, [pc, #68]	; (40178c <vTaskPlaceOnEventList+0x4c>)
  401746:	6821      	ldr	r1, [r4, #0]
  401748:	3118      	adds	r1, #24
  40174a:	4b11      	ldr	r3, [pc, #68]	; (401790 <vTaskPlaceOnEventList+0x50>)
  40174c:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40174e:	6820      	ldr	r0, [r4, #0]
  401750:	3004      	adds	r0, #4
  401752:	4b10      	ldr	r3, [pc, #64]	; (401794 <vTaskPlaceOnEventList+0x54>)
  401754:	4798      	blx	r3
  401756:	b940      	cbnz	r0, 40176a <vTaskPlaceOnEventList+0x2a>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  401758:	6822      	ldr	r2, [r4, #0]
  40175a:	490f      	ldr	r1, [pc, #60]	; (401798 <vTaskPlaceOnEventList+0x58>)
  40175c:	680b      	ldr	r3, [r1, #0]
  40175e:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  401760:	2201      	movs	r2, #1
  401762:	4082      	lsls	r2, r0
  401764:	ea23 0302 	bic.w	r3, r3, r2
  401768:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  40176a:	f1b5 3fff 	cmp.w	r5, #4294967295
  40176e:	d005      	beq.n	40177c <vTaskPlaceOnEventList+0x3c>
			xTimeToWake = xTickCount + xTicksToWait;
  401770:	4b0a      	ldr	r3, [pc, #40]	; (40179c <vTaskPlaceOnEventList+0x5c>)
  401772:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  401774:	4428      	add	r0, r5
  401776:	4b0a      	ldr	r3, [pc, #40]	; (4017a0 <vTaskPlaceOnEventList+0x60>)
  401778:	4798      	blx	r3
  40177a:	bd38      	pop	{r3, r4, r5, pc}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  40177c:	4b03      	ldr	r3, [pc, #12]	; (40178c <vTaskPlaceOnEventList+0x4c>)
  40177e:	6819      	ldr	r1, [r3, #0]
  401780:	3104      	adds	r1, #4
  401782:	4808      	ldr	r0, [pc, #32]	; (4017a4 <vTaskPlaceOnEventList+0x64>)
  401784:	4b08      	ldr	r3, [pc, #32]	; (4017a8 <vTaskPlaceOnEventList+0x68>)
  401786:	4798      	blx	r3
  401788:	bd38      	pop	{r3, r4, r5, pc}
  40178a:	bf00      	nop
  40178c:	2040c1f4 	.word	0x2040c1f4
  401790:	004006a5 	.word	0x004006a5
  401794:	004006d9 	.word	0x004006d9
  401798:	2040c278 	.word	0x2040c278
  40179c:	2040c2ec 	.word	0x2040c2ec
  4017a0:	00401069 	.word	0x00401069
  4017a4:	2040c2c4 	.word	0x2040c2c4
  4017a8:	0040068d 	.word	0x0040068d

004017ac <vTaskPlaceOnEventListRestricted>:
	{
  4017ac:	b570      	push	{r4, r5, r6, lr}
  4017ae:	460e      	mov	r6, r1
  4017b0:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  4017b2:	4c11      	ldr	r4, [pc, #68]	; (4017f8 <vTaskPlaceOnEventListRestricted+0x4c>)
  4017b4:	6821      	ldr	r1, [r4, #0]
  4017b6:	3118      	adds	r1, #24
  4017b8:	4b10      	ldr	r3, [pc, #64]	; (4017fc <vTaskPlaceOnEventListRestricted+0x50>)
  4017ba:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4017bc:	6820      	ldr	r0, [r4, #0]
  4017be:	3004      	adds	r0, #4
  4017c0:	4b0f      	ldr	r3, [pc, #60]	; (401800 <vTaskPlaceOnEventListRestricted+0x54>)
  4017c2:	4798      	blx	r3
  4017c4:	b940      	cbnz	r0, 4017d8 <vTaskPlaceOnEventListRestricted+0x2c>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4017c6:	6822      	ldr	r2, [r4, #0]
  4017c8:	490e      	ldr	r1, [pc, #56]	; (401804 <vTaskPlaceOnEventListRestricted+0x58>)
  4017ca:	680b      	ldr	r3, [r1, #0]
  4017cc:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  4017ce:	2201      	movs	r2, #1
  4017d0:	4082      	lsls	r2, r0
  4017d2:	ea23 0302 	bic.w	r3, r3, r2
  4017d6:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  4017d8:	2d01      	cmp	r5, #1
  4017da:	d005      	beq.n	4017e8 <vTaskPlaceOnEventListRestricted+0x3c>
				xTimeToWake = xTickCount + xTicksToWait;
  4017dc:	4b0a      	ldr	r3, [pc, #40]	; (401808 <vTaskPlaceOnEventListRestricted+0x5c>)
  4017de:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4017e0:	4430      	add	r0, r6
  4017e2:	4b0a      	ldr	r3, [pc, #40]	; (40180c <vTaskPlaceOnEventListRestricted+0x60>)
  4017e4:	4798      	blx	r3
  4017e6:	bd70      	pop	{r4, r5, r6, pc}
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4017e8:	4b03      	ldr	r3, [pc, #12]	; (4017f8 <vTaskPlaceOnEventListRestricted+0x4c>)
  4017ea:	6819      	ldr	r1, [r3, #0]
  4017ec:	3104      	adds	r1, #4
  4017ee:	4808      	ldr	r0, [pc, #32]	; (401810 <vTaskPlaceOnEventListRestricted+0x64>)
  4017f0:	4b02      	ldr	r3, [pc, #8]	; (4017fc <vTaskPlaceOnEventListRestricted+0x50>)
  4017f2:	4798      	blx	r3
  4017f4:	bd70      	pop	{r4, r5, r6, pc}
  4017f6:	bf00      	nop
  4017f8:	2040c1f4 	.word	0x2040c1f4
  4017fc:	0040068d 	.word	0x0040068d
  401800:	004006d9 	.word	0x004006d9
  401804:	2040c278 	.word	0x2040c278
  401808:	2040c2ec 	.word	0x2040c2ec
  40180c:	00401069 	.word	0x00401069
  401810:	2040c2c4 	.word	0x2040c2c4

00401814 <xTaskRemoveFromEventList>:
{
  401814:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  401816:	68c3      	ldr	r3, [r0, #12]
  401818:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  40181a:	f104 0518 	add.w	r5, r4, #24
  40181e:	4628      	mov	r0, r5
  401820:	4b14      	ldr	r3, [pc, #80]	; (401874 <xTaskRemoveFromEventList+0x60>)
  401822:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401824:	4b14      	ldr	r3, [pc, #80]	; (401878 <xTaskRemoveFromEventList+0x64>)
  401826:	681b      	ldr	r3, [r3, #0]
  401828:	b9e3      	cbnz	r3, 401864 <xTaskRemoveFromEventList+0x50>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  40182a:	1d25      	adds	r5, r4, #4
  40182c:	4628      	mov	r0, r5
  40182e:	4b11      	ldr	r3, [pc, #68]	; (401874 <xTaskRemoveFromEventList+0x60>)
  401830:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  401832:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401834:	4a11      	ldr	r2, [pc, #68]	; (40187c <xTaskRemoveFromEventList+0x68>)
  401836:	6811      	ldr	r1, [r2, #0]
  401838:	2301      	movs	r3, #1
  40183a:	4083      	lsls	r3, r0
  40183c:	430b      	orrs	r3, r1
  40183e:	6013      	str	r3, [r2, #0]
  401840:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401844:	4629      	mov	r1, r5
  401846:	4b0e      	ldr	r3, [pc, #56]	; (401880 <xTaskRemoveFromEventList+0x6c>)
  401848:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  40184c:	4b0d      	ldr	r3, [pc, #52]	; (401884 <xTaskRemoveFromEventList+0x70>)
  40184e:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  401850:	4b0d      	ldr	r3, [pc, #52]	; (401888 <xTaskRemoveFromEventList+0x74>)
  401852:	681b      	ldr	r3, [r3, #0]
  401854:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  401856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401858:	429a      	cmp	r2, r3
  40185a:	d908      	bls.n	40186e <xTaskRemoveFromEventList+0x5a>
		xYieldPending = pdTRUE;
  40185c:	2001      	movs	r0, #1
  40185e:	4b0b      	ldr	r3, [pc, #44]	; (40188c <xTaskRemoveFromEventList+0x78>)
  401860:	6018      	str	r0, [r3, #0]
  401862:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  401864:	4629      	mov	r1, r5
  401866:	480a      	ldr	r0, [pc, #40]	; (401890 <xTaskRemoveFromEventList+0x7c>)
  401868:	4b06      	ldr	r3, [pc, #24]	; (401884 <xTaskRemoveFromEventList+0x70>)
  40186a:	4798      	blx	r3
  40186c:	e7f0      	b.n	401850 <xTaskRemoveFromEventList+0x3c>
		xReturn = pdFALSE;
  40186e:	2000      	movs	r0, #0
}
  401870:	bd38      	pop	{r3, r4, r5, pc}
  401872:	bf00      	nop
  401874:	004006d9 	.word	0x004006d9
  401878:	2040c26c 	.word	0x2040c26c
  40187c:	2040c278 	.word	0x2040c278
  401880:	2040c200 	.word	0x2040c200
  401884:	0040068d 	.word	0x0040068d
  401888:	2040c1f4 	.word	0x2040c1f4
  40188c:	2040c2f0 	.word	0x2040c2f0
  401890:	2040c2ac 	.word	0x2040c2ac

00401894 <vTaskSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  401894:	4b03      	ldr	r3, [pc, #12]	; (4018a4 <vTaskSetTimeOutState+0x10>)
  401896:	681b      	ldr	r3, [r3, #0]
  401898:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  40189a:	4b03      	ldr	r3, [pc, #12]	; (4018a8 <vTaskSetTimeOutState+0x14>)
  40189c:	681b      	ldr	r3, [r3, #0]
  40189e:	6043      	str	r3, [r0, #4]
  4018a0:	4770      	bx	lr
  4018a2:	bf00      	nop
  4018a4:	2040c2a8 	.word	0x2040c2a8
  4018a8:	2040c2ec 	.word	0x2040c2ec

004018ac <xTaskCheckForTimeOut>:
{
  4018ac:	b538      	push	{r3, r4, r5, lr}
  4018ae:	4604      	mov	r4, r0
  4018b0:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  4018b2:	4b12      	ldr	r3, [pc, #72]	; (4018fc <xTaskCheckForTimeOut+0x50>)
  4018b4:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  4018b6:	4b12      	ldr	r3, [pc, #72]	; (401900 <xTaskCheckForTimeOut+0x54>)
  4018b8:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  4018ba:	682b      	ldr	r3, [r5, #0]
  4018bc:	f1b3 3fff 	cmp.w	r3, #4294967295
  4018c0:	d018      	beq.n	4018f4 <xTaskCheckForTimeOut+0x48>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  4018c2:	4910      	ldr	r1, [pc, #64]	; (401904 <xTaskCheckForTimeOut+0x58>)
  4018c4:	6809      	ldr	r1, [r1, #0]
  4018c6:	6820      	ldr	r0, [r4, #0]
  4018c8:	4288      	cmp	r0, r1
  4018ca:	d002      	beq.n	4018d2 <xTaskCheckForTimeOut+0x26>
  4018cc:	6861      	ldr	r1, [r4, #4]
  4018ce:	428a      	cmp	r2, r1
  4018d0:	d212      	bcs.n	4018f8 <xTaskCheckForTimeOut+0x4c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  4018d2:	6861      	ldr	r1, [r4, #4]
  4018d4:	1a50      	subs	r0, r2, r1
  4018d6:	4283      	cmp	r3, r0
  4018d8:	d804      	bhi.n	4018e4 <xTaskCheckForTimeOut+0x38>
			xReturn = pdTRUE;
  4018da:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
  4018dc:	4b0a      	ldr	r3, [pc, #40]	; (401908 <xTaskCheckForTimeOut+0x5c>)
  4018de:	4798      	blx	r3
}
  4018e0:	4620      	mov	r0, r4
  4018e2:	bd38      	pop	{r3, r4, r5, pc}
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  4018e4:	1a8a      	subs	r2, r1, r2
  4018e6:	4413      	add	r3, r2
  4018e8:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  4018ea:	4620      	mov	r0, r4
  4018ec:	4b07      	ldr	r3, [pc, #28]	; (40190c <xTaskCheckForTimeOut+0x60>)
  4018ee:	4798      	blx	r3
			xReturn = pdFALSE;
  4018f0:	2400      	movs	r4, #0
  4018f2:	e7f3      	b.n	4018dc <xTaskCheckForTimeOut+0x30>
				xReturn = pdFALSE;
  4018f4:	2400      	movs	r4, #0
  4018f6:	e7f1      	b.n	4018dc <xTaskCheckForTimeOut+0x30>
			xReturn = pdTRUE;
  4018f8:	2401      	movs	r4, #1
  4018fa:	e7ef      	b.n	4018dc <xTaskCheckForTimeOut+0x30>
  4018fc:	00400795 	.word	0x00400795
  401900:	2040c2ec 	.word	0x2040c2ec
  401904:	2040c2a8 	.word	0x2040c2a8
  401908:	004007b9 	.word	0x004007b9
  40190c:	00401895 	.word	0x00401895

00401910 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  401910:	2201      	movs	r2, #1
  401912:	4b01      	ldr	r3, [pc, #4]	; (401918 <vTaskMissedYield+0x8>)
  401914:	601a      	str	r2, [r3, #0]
  401916:	4770      	bx	lr
  401918:	2040c2f0 	.word	0x2040c2f0

0040191c <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  40191c:	4b05      	ldr	r3, [pc, #20]	; (401934 <xTaskGetSchedulerState+0x18>)
  40191e:	681b      	ldr	r3, [r3, #0]
  401920:	b133      	cbz	r3, 401930 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401922:	4b05      	ldr	r3, [pc, #20]	; (401938 <xTaskGetSchedulerState+0x1c>)
  401924:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  401926:	2b00      	cmp	r3, #0
  401928:	bf0c      	ite	eq
  40192a:	2002      	moveq	r0, #2
  40192c:	2000      	movne	r0, #0
  40192e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  401930:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  401932:	4770      	bx	lr
  401934:	2040c2c0 	.word	0x2040c2c0
  401938:	2040c26c 	.word	0x2040c26c

0040193c <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  40193c:	2800      	cmp	r0, #0
  40193e:	d044      	beq.n	4019ca <vTaskPriorityInherit+0x8e>
	{
  401940:	b538      	push	{r3, r4, r5, lr}
  401942:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  401944:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  401946:	4921      	ldr	r1, [pc, #132]	; (4019cc <vTaskPriorityInherit+0x90>)
  401948:	6809      	ldr	r1, [r1, #0]
  40194a:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  40194c:	428a      	cmp	r2, r1
  40194e:	d214      	bcs.n	40197a <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  401950:	6981      	ldr	r1, [r0, #24]
  401952:	2900      	cmp	r1, #0
  401954:	db05      	blt.n	401962 <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401956:	491d      	ldr	r1, [pc, #116]	; (4019cc <vTaskPriorityInherit+0x90>)
  401958:	6809      	ldr	r1, [r1, #0]
  40195a:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  40195c:	f1c1 0105 	rsb	r1, r1, #5
  401960:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  401962:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  401966:	491a      	ldr	r1, [pc, #104]	; (4019d0 <vTaskPriorityInherit+0x94>)
  401968:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  40196c:	6961      	ldr	r1, [r4, #20]
  40196e:	4291      	cmp	r1, r2
  401970:	d004      	beq.n	40197c <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  401972:	4a16      	ldr	r2, [pc, #88]	; (4019cc <vTaskPriorityInherit+0x90>)
  401974:	6812      	ldr	r2, [r2, #0]
  401976:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  401978:	62e2      	str	r2, [r4, #44]	; 0x2c
  40197a:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40197c:	1d25      	adds	r5, r4, #4
  40197e:	4628      	mov	r0, r5
  401980:	4b14      	ldr	r3, [pc, #80]	; (4019d4 <vTaskPriorityInherit+0x98>)
  401982:	4798      	blx	r3
  401984:	b970      	cbnz	r0, 4019a4 <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  401986:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401988:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  40198c:	4a10      	ldr	r2, [pc, #64]	; (4019d0 <vTaskPriorityInherit+0x94>)
  40198e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  401992:	b93a      	cbnz	r2, 4019a4 <vTaskPriorityInherit+0x68>
  401994:	4810      	ldr	r0, [pc, #64]	; (4019d8 <vTaskPriorityInherit+0x9c>)
  401996:	6802      	ldr	r2, [r0, #0]
  401998:	2101      	movs	r1, #1
  40199a:	fa01 f303 	lsl.w	r3, r1, r3
  40199e:	ea22 0303 	bic.w	r3, r2, r3
  4019a2:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4019a4:	4b09      	ldr	r3, [pc, #36]	; (4019cc <vTaskPriorityInherit+0x90>)
  4019a6:	681b      	ldr	r3, [r3, #0]
  4019a8:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  4019aa:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  4019ac:	4a0a      	ldr	r2, [pc, #40]	; (4019d8 <vTaskPriorityInherit+0x9c>)
  4019ae:	6811      	ldr	r1, [r2, #0]
  4019b0:	2301      	movs	r3, #1
  4019b2:	4083      	lsls	r3, r0
  4019b4:	430b      	orrs	r3, r1
  4019b6:	6013      	str	r3, [r2, #0]
  4019b8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4019bc:	4629      	mov	r1, r5
  4019be:	4b04      	ldr	r3, [pc, #16]	; (4019d0 <vTaskPriorityInherit+0x94>)
  4019c0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4019c4:	4b05      	ldr	r3, [pc, #20]	; (4019dc <vTaskPriorityInherit+0xa0>)
  4019c6:	4798      	blx	r3
  4019c8:	bd38      	pop	{r3, r4, r5, pc}
  4019ca:	4770      	bx	lr
  4019cc:	2040c1f4 	.word	0x2040c1f4
  4019d0:	2040c200 	.word	0x2040c200
  4019d4:	004006d9 	.word	0x004006d9
  4019d8:	2040c278 	.word	0x2040c278
  4019dc:	0040068d 	.word	0x0040068d

004019e0 <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  4019e0:	2800      	cmp	r0, #0
  4019e2:	d033      	beq.n	401a4c <xTaskPriorityDisinherit+0x6c>
	{
  4019e4:	b538      	push	{r3, r4, r5, lr}
  4019e6:	4604      	mov	r4, r0
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );

			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
  4019e8:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  4019ea:	3a01      	subs	r2, #1
  4019ec:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  4019ee:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  4019f0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  4019f2:	4288      	cmp	r0, r1
  4019f4:	d02c      	beq.n	401a50 <xTaskPriorityDisinherit+0x70>
  4019f6:	bb5a      	cbnz	r2, 401a50 <xTaskPriorityDisinherit+0x70>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4019f8:	1d25      	adds	r5, r4, #4
  4019fa:	4628      	mov	r0, r5
  4019fc:	4b15      	ldr	r3, [pc, #84]	; (401a54 <xTaskPriorityDisinherit+0x74>)
  4019fe:	4798      	blx	r3
  401a00:	b970      	cbnz	r0, 401a20 <xTaskPriorityDisinherit+0x40>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  401a02:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401a04:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  401a08:	4a13      	ldr	r2, [pc, #76]	; (401a58 <xTaskPriorityDisinherit+0x78>)
  401a0a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  401a0e:	b93a      	cbnz	r2, 401a20 <xTaskPriorityDisinherit+0x40>
  401a10:	4812      	ldr	r0, [pc, #72]	; (401a5c <xTaskPriorityDisinherit+0x7c>)
  401a12:	6802      	ldr	r2, [r0, #0]
  401a14:	2101      	movs	r1, #1
  401a16:	fa01 f303 	lsl.w	r3, r1, r3
  401a1a:	ea22 0303 	bic.w	r3, r2, r3
  401a1e:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  401a20:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  401a22:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401a24:	f1c0 0305 	rsb	r3, r0, #5
  401a28:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  401a2a:	4a0c      	ldr	r2, [pc, #48]	; (401a5c <xTaskPriorityDisinherit+0x7c>)
  401a2c:	6811      	ldr	r1, [r2, #0]
  401a2e:	2401      	movs	r4, #1
  401a30:	fa04 f300 	lsl.w	r3, r4, r0
  401a34:	430b      	orrs	r3, r1
  401a36:	6013      	str	r3, [r2, #0]
  401a38:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401a3c:	4629      	mov	r1, r5
  401a3e:	4b06      	ldr	r3, [pc, #24]	; (401a58 <xTaskPriorityDisinherit+0x78>)
  401a40:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401a44:	4b06      	ldr	r3, [pc, #24]	; (401a60 <xTaskPriorityDisinherit+0x80>)
  401a46:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  401a48:	4620      	mov	r0, r4
  401a4a:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  401a4c:	2000      	movs	r0, #0
  401a4e:	4770      	bx	lr
  401a50:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  401a52:	bd38      	pop	{r3, r4, r5, pc}
  401a54:	004006d9 	.word	0x004006d9
  401a58:	2040c200 	.word	0x2040c200
  401a5c:	2040c278 	.word	0x2040c278
  401a60:	0040068d 	.word	0x0040068d

00401a64 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  401a64:	4b05      	ldr	r3, [pc, #20]	; (401a7c <pvTaskIncrementMutexHeldCount+0x18>)
  401a66:	681b      	ldr	r3, [r3, #0]
  401a68:	b123      	cbz	r3, 401a74 <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  401a6a:	4b04      	ldr	r3, [pc, #16]	; (401a7c <pvTaskIncrementMutexHeldCount+0x18>)
  401a6c:	681a      	ldr	r2, [r3, #0]
  401a6e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  401a70:	3301      	adds	r3, #1
  401a72:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  401a74:	4b01      	ldr	r3, [pc, #4]	; (401a7c <pvTaskIncrementMutexHeldCount+0x18>)
  401a76:	6818      	ldr	r0, [r3, #0]
	}
  401a78:	4770      	bx	lr
  401a7a:	bf00      	nop
  401a7c:	2040c1f4 	.word	0x2040c1f4

00401a80 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  401a80:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  401a82:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  401a84:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  401a86:	4291      	cmp	r1, r2
  401a88:	d80c      	bhi.n	401aa4 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  401a8a:	1ad2      	subs	r2, r2, r3
  401a8c:	6983      	ldr	r3, [r0, #24]
  401a8e:	429a      	cmp	r2, r3
  401a90:	d301      	bcc.n	401a96 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  401a92:	2001      	movs	r0, #1
  401a94:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  401a96:	1d01      	adds	r1, r0, #4
  401a98:	4b09      	ldr	r3, [pc, #36]	; (401ac0 <prvInsertTimerInActiveList+0x40>)
  401a9a:	6818      	ldr	r0, [r3, #0]
  401a9c:	4b09      	ldr	r3, [pc, #36]	; (401ac4 <prvInsertTimerInActiveList+0x44>)
  401a9e:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  401aa0:	2000      	movs	r0, #0
  401aa2:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  401aa4:	429a      	cmp	r2, r3
  401aa6:	d203      	bcs.n	401ab0 <prvInsertTimerInActiveList+0x30>
  401aa8:	4299      	cmp	r1, r3
  401aaa:	d301      	bcc.n	401ab0 <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  401aac:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  401aae:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  401ab0:	1d01      	adds	r1, r0, #4
  401ab2:	4b05      	ldr	r3, [pc, #20]	; (401ac8 <prvInsertTimerInActiveList+0x48>)
  401ab4:	6818      	ldr	r0, [r3, #0]
  401ab6:	4b03      	ldr	r3, [pc, #12]	; (401ac4 <prvInsertTimerInActiveList+0x44>)
  401ab8:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  401aba:	2000      	movs	r0, #0
  401abc:	bd08      	pop	{r3, pc}
  401abe:	bf00      	nop
  401ac0:	2040c2f8 	.word	0x2040c2f8
  401ac4:	004006a5 	.word	0x004006a5
  401ac8:	2040c2f4 	.word	0x2040c2f4

00401acc <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  401acc:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  401ace:	4b10      	ldr	r3, [pc, #64]	; (401b10 <prvCheckForValidListAndQueue+0x44>)
  401ad0:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  401ad2:	4b10      	ldr	r3, [pc, #64]	; (401b14 <prvCheckForValidListAndQueue+0x48>)
  401ad4:	681b      	ldr	r3, [r3, #0]
  401ad6:	b113      	cbz	r3, 401ade <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  401ad8:	4b0f      	ldr	r3, [pc, #60]	; (401b18 <prvCheckForValidListAndQueue+0x4c>)
  401ada:	4798      	blx	r3
  401adc:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  401ade:	4d0f      	ldr	r5, [pc, #60]	; (401b1c <prvCheckForValidListAndQueue+0x50>)
  401ae0:	4628      	mov	r0, r5
  401ae2:	4e0f      	ldr	r6, [pc, #60]	; (401b20 <prvCheckForValidListAndQueue+0x54>)
  401ae4:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  401ae6:	4c0f      	ldr	r4, [pc, #60]	; (401b24 <prvCheckForValidListAndQueue+0x58>)
  401ae8:	4620      	mov	r0, r4
  401aea:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  401aec:	4b0e      	ldr	r3, [pc, #56]	; (401b28 <prvCheckForValidListAndQueue+0x5c>)
  401aee:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  401af0:	4b0e      	ldr	r3, [pc, #56]	; (401b2c <prvCheckForValidListAndQueue+0x60>)
  401af2:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  401af4:	2200      	movs	r2, #0
  401af6:	2110      	movs	r1, #16
  401af8:	2005      	movs	r0, #5
  401afa:	4b0d      	ldr	r3, [pc, #52]	; (401b30 <prvCheckForValidListAndQueue+0x64>)
  401afc:	4798      	blx	r3
  401afe:	4b05      	ldr	r3, [pc, #20]	; (401b14 <prvCheckForValidListAndQueue+0x48>)
  401b00:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
  401b02:	2800      	cmp	r0, #0
  401b04:	d0e8      	beq.n	401ad8 <prvCheckForValidListAndQueue+0xc>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  401b06:	490b      	ldr	r1, [pc, #44]	; (401b34 <prvCheckForValidListAndQueue+0x68>)
  401b08:	4b0b      	ldr	r3, [pc, #44]	; (401b38 <prvCheckForValidListAndQueue+0x6c>)
  401b0a:	4798      	blx	r3
  401b0c:	e7e4      	b.n	401ad8 <prvCheckForValidListAndQueue+0xc>
  401b0e:	bf00      	nop
  401b10:	00400795 	.word	0x00400795
  401b14:	2040c328 	.word	0x2040c328
  401b18:	004007b9 	.word	0x004007b9
  401b1c:	2040c2fc 	.word	0x2040c2fc
  401b20:	00400671 	.word	0x00400671
  401b24:	2040c310 	.word	0x2040c310
  401b28:	2040c2f4 	.word	0x2040c2f4
  401b2c:	2040c2f8 	.word	0x2040c2f8
  401b30:	00400b69 	.word	0x00400b69
  401b34:	0040c57c 	.word	0x0040c57c
  401b38:	00400fb1 	.word	0x00400fb1

00401b3c <xTimerCreateTimerTask>:
{
  401b3c:	b510      	push	{r4, lr}
  401b3e:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  401b40:	4b0a      	ldr	r3, [pc, #40]	; (401b6c <xTimerCreateTimerTask+0x30>)
  401b42:	4798      	blx	r3
	if( xTimerQueue != NULL )
  401b44:	4b0a      	ldr	r3, [pc, #40]	; (401b70 <xTimerCreateTimerTask+0x34>)
  401b46:	681b      	ldr	r3, [r3, #0]
  401b48:	b16b      	cbz	r3, 401b66 <xTimerCreateTimerTask+0x2a>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  401b4a:	2300      	movs	r3, #0
  401b4c:	9303      	str	r3, [sp, #12]
  401b4e:	9302      	str	r3, [sp, #8]
  401b50:	9301      	str	r3, [sp, #4]
  401b52:	2204      	movs	r2, #4
  401b54:	9200      	str	r2, [sp, #0]
  401b56:	f44f 7282 	mov.w	r2, #260	; 0x104
  401b5a:	4906      	ldr	r1, [pc, #24]	; (401b74 <xTimerCreateTimerTask+0x38>)
  401b5c:	4806      	ldr	r0, [pc, #24]	; (401b78 <xTimerCreateTimerTask+0x3c>)
  401b5e:	4c07      	ldr	r4, [pc, #28]	; (401b7c <xTimerCreateTimerTask+0x40>)
  401b60:	47a0      	blx	r4
}
  401b62:	b004      	add	sp, #16
  401b64:	bd10      	pop	{r4, pc}
BaseType_t xReturn = pdFAIL;
  401b66:	2000      	movs	r0, #0
	return xReturn;
  401b68:	e7fb      	b.n	401b62 <xTimerCreateTimerTask+0x26>
  401b6a:	bf00      	nop
  401b6c:	00401acd 	.word	0x00401acd
  401b70:	2040c328 	.word	0x2040c328
  401b74:	0040c584 	.word	0x0040c584
  401b78:	00401c7d 	.word	0x00401c7d
  401b7c:	004010c1 	.word	0x004010c1

00401b80 <xTimerGenericCommand>:
{
  401b80:	b530      	push	{r4, r5, lr}
  401b82:	b085      	sub	sp, #20
	if( xTimerQueue != NULL )
  401b84:	4c10      	ldr	r4, [pc, #64]	; (401bc8 <xTimerGenericCommand+0x48>)
  401b86:	6825      	ldr	r5, [r4, #0]
  401b88:	b1dd      	cbz	r5, 401bc2 <xTimerGenericCommand+0x42>
  401b8a:	461c      	mov	r4, r3
		xMessage.xMessageID = xCommandID;
  401b8c:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  401b8e:	9201      	str	r2, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  401b90:	9002      	str	r0, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  401b92:	2905      	cmp	r1, #5
  401b94:	dc0e      	bgt.n	401bb4 <xTimerGenericCommand+0x34>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  401b96:	4b0d      	ldr	r3, [pc, #52]	; (401bcc <xTimerGenericCommand+0x4c>)
  401b98:	4798      	blx	r3
  401b9a:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  401b9c:	f04f 0300 	mov.w	r3, #0
  401ba0:	bf0c      	ite	eq
  401ba2:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  401ba4:	461a      	movne	r2, r3
  401ba6:	4669      	mov	r1, sp
  401ba8:	4807      	ldr	r0, [pc, #28]	; (401bc8 <xTimerGenericCommand+0x48>)
  401baa:	6800      	ldr	r0, [r0, #0]
  401bac:	4c08      	ldr	r4, [pc, #32]	; (401bd0 <xTimerGenericCommand+0x50>)
  401bae:	47a0      	blx	r4
}
  401bb0:	b005      	add	sp, #20
  401bb2:	bd30      	pop	{r4, r5, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  401bb4:	2300      	movs	r3, #0
  401bb6:	4622      	mov	r2, r4
  401bb8:	4669      	mov	r1, sp
  401bba:	4628      	mov	r0, r5
  401bbc:	4c05      	ldr	r4, [pc, #20]	; (401bd4 <xTimerGenericCommand+0x54>)
  401bbe:	47a0      	blx	r4
  401bc0:	e7f6      	b.n	401bb0 <xTimerGenericCommand+0x30>
BaseType_t xReturn = pdFAIL;
  401bc2:	2000      	movs	r0, #0
	return xReturn;
  401bc4:	e7f4      	b.n	401bb0 <xTimerGenericCommand+0x30>
  401bc6:	bf00      	nop
  401bc8:	2040c328 	.word	0x2040c328
  401bcc:	0040191d 	.word	0x0040191d
  401bd0:	00400bb9 	.word	0x00400bb9
  401bd4:	00400d25 	.word	0x00400d25

00401bd8 <prvSampleTimeNow>:
{
  401bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401bdc:	b082      	sub	sp, #8
  401bde:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  401be0:	4b1f      	ldr	r3, [pc, #124]	; (401c60 <prvSampleTimeNow+0x88>)
  401be2:	4798      	blx	r3
  401be4:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  401be6:	4b1f      	ldr	r3, [pc, #124]	; (401c64 <prvSampleTimeNow+0x8c>)
  401be8:	681b      	ldr	r3, [r3, #0]
  401bea:	4298      	cmp	r0, r3
  401bec:	d310      	bcc.n	401c10 <prvSampleTimeNow+0x38>
		*pxTimerListsWereSwitched = pdFALSE;
  401bee:	2300      	movs	r3, #0
  401bf0:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  401bf4:	4b1b      	ldr	r3, [pc, #108]	; (401c64 <prvSampleTimeNow+0x8c>)
  401bf6:	601f      	str	r7, [r3, #0]
}
  401bf8:	4638      	mov	r0, r7
  401bfa:	b002      	add	sp, #8
  401bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  401c00:	2100      	movs	r1, #0
  401c02:	9100      	str	r1, [sp, #0]
  401c04:	460b      	mov	r3, r1
  401c06:	4652      	mov	r2, sl
  401c08:	4620      	mov	r0, r4
  401c0a:	4c17      	ldr	r4, [pc, #92]	; (401c68 <prvSampleTimeNow+0x90>)
  401c0c:	47a0      	blx	r4
  401c0e:	e001      	b.n	401c14 <prvSampleTimeNow+0x3c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  401c10:	4d16      	ldr	r5, [pc, #88]	; (401c6c <prvSampleTimeNow+0x94>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  401c12:	4e17      	ldr	r6, [pc, #92]	; (401c70 <prvSampleTimeNow+0x98>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  401c14:	682b      	ldr	r3, [r5, #0]
  401c16:	681a      	ldr	r2, [r3, #0]
  401c18:	b1c2      	cbz	r2, 401c4c <prvSampleTimeNow+0x74>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  401c1a:	68db      	ldr	r3, [r3, #12]
  401c1c:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  401c20:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  401c22:	f104 0904 	add.w	r9, r4, #4
  401c26:	4648      	mov	r0, r9
  401c28:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  401c2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401c2c:	4620      	mov	r0, r4
  401c2e:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  401c30:	69e3      	ldr	r3, [r4, #28]
  401c32:	2b01      	cmp	r3, #1
  401c34:	d1ee      	bne.n	401c14 <prvSampleTimeNow+0x3c>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  401c36:	69a3      	ldr	r3, [r4, #24]
  401c38:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  401c3a:	459a      	cmp	sl, r3
  401c3c:	d2e0      	bcs.n	401c00 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  401c3e:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  401c40:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  401c42:	4649      	mov	r1, r9
  401c44:	6828      	ldr	r0, [r5, #0]
  401c46:	4b0b      	ldr	r3, [pc, #44]	; (401c74 <prvSampleTimeNow+0x9c>)
  401c48:	4798      	blx	r3
  401c4a:	e7e3      	b.n	401c14 <prvSampleTimeNow+0x3c>
	pxCurrentTimerList = pxOverflowTimerList;
  401c4c:	4a0a      	ldr	r2, [pc, #40]	; (401c78 <prvSampleTimeNow+0xa0>)
  401c4e:	6810      	ldr	r0, [r2, #0]
  401c50:	4906      	ldr	r1, [pc, #24]	; (401c6c <prvSampleTimeNow+0x94>)
  401c52:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  401c54:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  401c56:	2301      	movs	r3, #1
  401c58:	f8c8 3000 	str.w	r3, [r8]
  401c5c:	e7ca      	b.n	401bf4 <prvSampleTimeNow+0x1c>
  401c5e:	bf00      	nop
  401c60:	00401345 	.word	0x00401345
  401c64:	2040c324 	.word	0x2040c324
  401c68:	00401b81 	.word	0x00401b81
  401c6c:	2040c2f4 	.word	0x2040c2f4
  401c70:	004006d9 	.word	0x004006d9
  401c74:	004006a5 	.word	0x004006a5
  401c78:	2040c2f8 	.word	0x2040c2f8

00401c7c <prvTimerTask>:
{
  401c7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401c80:	b089      	sub	sp, #36	; 0x24
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  401c82:	4e63      	ldr	r6, [pc, #396]	; (401e10 <prvTimerTask+0x194>)
	vTaskSuspendAll();
  401c84:	4f63      	ldr	r7, [pc, #396]	; (401e14 <prvTimerTask+0x198>)
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  401c86:	4d64      	ldr	r5, [pc, #400]	; (401e18 <prvTimerTask+0x19c>)
					portYIELD_WITHIN_API();
  401c88:	f8df 91b0 	ldr.w	r9, [pc, #432]	; 401e3c <prvTimerTask+0x1c0>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  401c8c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 401e40 <prvTimerTask+0x1c4>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  401c90:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  401c92:	681a      	ldr	r2, [r3, #0]
  401c94:	2a00      	cmp	r2, #0
  401c96:	f000 80a9 	beq.w	401dec <prvTimerTask+0x170>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  401c9a:	68db      	ldr	r3, [r3, #12]
  401c9c:	f8d3 a000 	ldr.w	sl, [r3]
	vTaskSuspendAll();
  401ca0:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  401ca2:	a804      	add	r0, sp, #16
  401ca4:	4b5d      	ldr	r3, [pc, #372]	; (401e1c <prvTimerTask+0x1a0>)
  401ca6:	4798      	blx	r3
  401ca8:	4604      	mov	r4, r0
		if( xTimerListsWereSwitched == pdFALSE )
  401caa:	9b04      	ldr	r3, [sp, #16]
  401cac:	2b00      	cmp	r3, #0
  401cae:	d137      	bne.n	401d20 <prvTimerTask+0xa4>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  401cb0:	4550      	cmp	r0, sl
  401cb2:	d211      	bcs.n	401cd8 <prvTimerTask+0x5c>
  401cb4:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  401cb6:	ebaa 0104 	sub.w	r1, sl, r4
  401cba:	6828      	ldr	r0, [r5, #0]
  401cbc:	4b58      	ldr	r3, [pc, #352]	; (401e20 <prvTimerTask+0x1a4>)
  401cbe:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  401cc0:	4b58      	ldr	r3, [pc, #352]	; (401e24 <prvTimerTask+0x1a8>)
  401cc2:	4798      	blx	r3
  401cc4:	bb70      	cbnz	r0, 401d24 <prvTimerTask+0xa8>
					portYIELD_WITHIN_API();
  401cc6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  401cca:	f8c9 3000 	str.w	r3, [r9]
  401cce:	f3bf 8f4f 	dsb	sy
  401cd2:	f3bf 8f6f 	isb	sy
  401cd6:	e025      	b.n	401d24 <prvTimerTask+0xa8>
				( void ) xTaskResumeAll();
  401cd8:	4b52      	ldr	r3, [pc, #328]	; (401e24 <prvTimerTask+0x1a8>)
  401cda:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  401cdc:	6833      	ldr	r3, [r6, #0]
  401cde:	68db      	ldr	r3, [r3, #12]
  401ce0:	f8d3 b00c 	ldr.w	fp, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  401ce4:	f10b 0004 	add.w	r0, fp, #4
  401ce8:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  401cea:	f8db 301c 	ldr.w	r3, [fp, #28]
  401cee:	2b01      	cmp	r3, #1
  401cf0:	d004      	beq.n	401cfc <prvTimerTask+0x80>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  401cf2:	f8db 3024 	ldr.w	r3, [fp, #36]	; 0x24
  401cf6:	4658      	mov	r0, fp
  401cf8:	4798      	blx	r3
  401cfa:	e013      	b.n	401d24 <prvTimerTask+0xa8>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  401cfc:	f8db 1018 	ldr.w	r1, [fp, #24]
  401d00:	4653      	mov	r3, sl
  401d02:	4622      	mov	r2, r4
  401d04:	4451      	add	r1, sl
  401d06:	4658      	mov	r0, fp
  401d08:	4c47      	ldr	r4, [pc, #284]	; (401e28 <prvTimerTask+0x1ac>)
  401d0a:	47a0      	blx	r4
  401d0c:	2801      	cmp	r0, #1
  401d0e:	d1f0      	bne.n	401cf2 <prvTimerTask+0x76>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  401d10:	2100      	movs	r1, #0
  401d12:	9100      	str	r1, [sp, #0]
  401d14:	460b      	mov	r3, r1
  401d16:	4652      	mov	r2, sl
  401d18:	4658      	mov	r0, fp
  401d1a:	4c44      	ldr	r4, [pc, #272]	; (401e2c <prvTimerTask+0x1b0>)
  401d1c:	47a0      	blx	r4
  401d1e:	e7e8      	b.n	401cf2 <prvTimerTask+0x76>
			( void ) xTaskResumeAll();
  401d20:	4b40      	ldr	r3, [pc, #256]	; (401e24 <prvTimerTask+0x1a8>)
  401d22:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  401d24:	4c42      	ldr	r4, [pc, #264]	; (401e30 <prvTimerTask+0x1b4>)
  401d26:	e006      	b.n	401d36 <prvTimerTask+0xba>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  401d28:	9907      	ldr	r1, [sp, #28]
  401d2a:	9806      	ldr	r0, [sp, #24]
  401d2c:	9b05      	ldr	r3, [sp, #20]
  401d2e:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  401d30:	9b04      	ldr	r3, [sp, #16]
  401d32:	2b00      	cmp	r3, #0
  401d34:	da09      	bge.n	401d4a <prvTimerTask+0xce>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  401d36:	2300      	movs	r3, #0
  401d38:	461a      	mov	r2, r3
  401d3a:	a904      	add	r1, sp, #16
  401d3c:	6828      	ldr	r0, [r5, #0]
  401d3e:	47a0      	blx	r4
  401d40:	2800      	cmp	r0, #0
  401d42:	d0a5      	beq.n	401c90 <prvTimerTask+0x14>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  401d44:	9b04      	ldr	r3, [sp, #16]
  401d46:	2b00      	cmp	r3, #0
  401d48:	dbee      	blt.n	401d28 <prvTimerTask+0xac>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  401d4a:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  401d4e:	f8da 3014 	ldr.w	r3, [sl, #20]
  401d52:	b113      	cbz	r3, 401d5a <prvTimerTask+0xde>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  401d54:	f10a 0004 	add.w	r0, sl, #4
  401d58:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  401d5a:	a803      	add	r0, sp, #12
  401d5c:	4b2f      	ldr	r3, [pc, #188]	; (401e1c <prvTimerTask+0x1a0>)
  401d5e:	4798      	blx	r3
			switch( xMessage.xMessageID )
  401d60:	9b04      	ldr	r3, [sp, #16]
  401d62:	2b09      	cmp	r3, #9
  401d64:	d8e7      	bhi.n	401d36 <prvTimerTask+0xba>
  401d66:	a201      	add	r2, pc, #4	; (adr r2, 401d6c <prvTimerTask+0xf0>)
  401d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401d6c:	00401d95 	.word	0x00401d95
  401d70:	00401d95 	.word	0x00401d95
  401d74:	00401d95 	.word	0x00401d95
  401d78:	00401d37 	.word	0x00401d37
  401d7c:	00401dd1 	.word	0x00401dd1
  401d80:	00401de5 	.word	0x00401de5
  401d84:	00401d95 	.word	0x00401d95
  401d88:	00401d95 	.word	0x00401d95
  401d8c:	00401d37 	.word	0x00401d37
  401d90:	00401dd1 	.word	0x00401dd1
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  401d94:	9c05      	ldr	r4, [sp, #20]
  401d96:	f8da 1018 	ldr.w	r1, [sl, #24]
  401d9a:	4623      	mov	r3, r4
  401d9c:	4602      	mov	r2, r0
  401d9e:	4421      	add	r1, r4
  401da0:	4650      	mov	r0, sl
  401da2:	4c21      	ldr	r4, [pc, #132]	; (401e28 <prvTimerTask+0x1ac>)
  401da4:	47a0      	blx	r4
  401da6:	2801      	cmp	r0, #1
  401da8:	d1bc      	bne.n	401d24 <prvTimerTask+0xa8>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  401daa:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  401dae:	4650      	mov	r0, sl
  401db0:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  401db2:	f8da 301c 	ldr.w	r3, [sl, #28]
  401db6:	2b01      	cmp	r3, #1
  401db8:	d1b4      	bne.n	401d24 <prvTimerTask+0xa8>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  401dba:	f8da 2018 	ldr.w	r2, [sl, #24]
  401dbe:	2100      	movs	r1, #0
  401dc0:	9100      	str	r1, [sp, #0]
  401dc2:	460b      	mov	r3, r1
  401dc4:	9805      	ldr	r0, [sp, #20]
  401dc6:	4402      	add	r2, r0
  401dc8:	4650      	mov	r0, sl
  401dca:	4c18      	ldr	r4, [pc, #96]	; (401e2c <prvTimerTask+0x1b0>)
  401dcc:	47a0      	blx	r4
  401dce:	e7a9      	b.n	401d24 <prvTimerTask+0xa8>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  401dd0:	9905      	ldr	r1, [sp, #20]
  401dd2:	f8ca 1018 	str.w	r1, [sl, #24]
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  401dd6:	4603      	mov	r3, r0
  401dd8:	4602      	mov	r2, r0
  401dda:	4401      	add	r1, r0
  401ddc:	4650      	mov	r0, sl
  401dde:	4c12      	ldr	r4, [pc, #72]	; (401e28 <prvTimerTask+0x1ac>)
  401de0:	47a0      	blx	r4
  401de2:	e79f      	b.n	401d24 <prvTimerTask+0xa8>
					vPortFree( pxTimer );
  401de4:	4650      	mov	r0, sl
  401de6:	4b13      	ldr	r3, [pc, #76]	; (401e34 <prvTimerTask+0x1b8>)
  401de8:	4798      	blx	r3
  401dea:	e79b      	b.n	401d24 <prvTimerTask+0xa8>
	vTaskSuspendAll();
  401dec:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  401dee:	a804      	add	r0, sp, #16
  401df0:	4b0a      	ldr	r3, [pc, #40]	; (401e1c <prvTimerTask+0x1a0>)
  401df2:	4798      	blx	r3
  401df4:	4604      	mov	r4, r0
		if( xTimerListsWereSwitched == pdFALSE )
  401df6:	9b04      	ldr	r3, [sp, #16]
  401df8:	2b00      	cmp	r3, #0
  401dfa:	d191      	bne.n	401d20 <prvTimerTask+0xa4>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  401dfc:	4b0e      	ldr	r3, [pc, #56]	; (401e38 <prvTimerTask+0x1bc>)
  401dfe:	681b      	ldr	r3, [r3, #0]
  401e00:	681a      	ldr	r2, [r3, #0]
  401e02:	fab2 f282 	clz	r2, r2
  401e06:	0952      	lsrs	r2, r2, #5
  401e08:	f04f 0a00 	mov.w	sl, #0
  401e0c:	e753      	b.n	401cb6 <prvTimerTask+0x3a>
  401e0e:	bf00      	nop
  401e10:	2040c2f4 	.word	0x2040c2f4
  401e14:	00401335 	.word	0x00401335
  401e18:	2040c328 	.word	0x2040c328
  401e1c:	00401bd9 	.word	0x00401bd9
  401e20:	00400fe5 	.word	0x00400fe5
  401e24:	00401489 	.word	0x00401489
  401e28:	00401a81 	.word	0x00401a81
  401e2c:	00401b81 	.word	0x00401b81
  401e30:	00400e35 	.word	0x00400e35
  401e34:	00400945 	.word	0x00400945
  401e38:	2040c2f8 	.word	0x2040c2f8
  401e3c:	e000ed04 	.word	0xe000ed04
  401e40:	004006d9 	.word	0x004006d9

00401e44 <chip_isr>:

static tpfNmBspIsr gpfIsr;

static void chip_isr(uint32_t id, uint32_t mask)
{
	if ((id == CONF_WINC_SPI_INT_PIO_ID) && (mask == CONF_WINC_SPI_INT_MASK)) {
  401e44:	2810      	cmp	r0, #16
  401e46:	d108      	bne.n	401e5a <chip_isr+0x16>
  401e48:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401e4c:	d105      	bne.n	401e5a <chip_isr+0x16>
{
  401e4e:	b508      	push	{r3, lr}
		if (gpfIsr) {
  401e50:	4b02      	ldr	r3, [pc, #8]	; (401e5c <chip_isr+0x18>)
  401e52:	681b      	ldr	r3, [r3, #0]
  401e54:	b103      	cbz	r3, 401e58 <chip_isr+0x14>
			gpfIsr();
  401e56:	4798      	blx	r3
  401e58:	bd08      	pop	{r3, pc}
  401e5a:	4770      	bx	lr
  401e5c:	2040c32c 	.word	0x2040c32c

00401e60 <nm_bsp_sleep>:
*	@param[IN]	u32TimeMsec
*				Time in milliseconds
*/
void nm_bsp_sleep(uint32 u32TimeMsec)
{
	while(u32TimeMsec--) {
  401e60:	b150      	cbz	r0, 401e78 <nm_bsp_sleep+0x18>
{
  401e62:	b570      	push	{r4, r5, r6, lr}
  401e64:	1e44      	subs	r4, r0, #1
		delay_ms(4);
  401e66:	4e05      	ldr	r6, [pc, #20]	; (401e7c <nm_bsp_sleep+0x1c>)
  401e68:	4d05      	ldr	r5, [pc, #20]	; (401e80 <nm_bsp_sleep+0x20>)
  401e6a:	4630      	mov	r0, r6
  401e6c:	47a8      	blx	r5
	while(u32TimeMsec--) {
  401e6e:	3c01      	subs	r4, #1
  401e70:	f1b4 3fff 	cmp.w	r4, #4294967295
  401e74:	d1f9      	bne.n	401e6a <nm_bsp_sleep+0xa>
  401e76:	bd70      	pop	{r4, r5, r6, pc}
  401e78:	4770      	bx	lr
  401e7a:	bf00      	nop
  401e7c:	00031635 	.word	0x00031635
  401e80:	20400001 	.word	0x20400001

00401e84 <nm_bsp_reset>:
{
  401e84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401e88:	4f09      	ldr	r7, [pc, #36]	; (401eb0 <nm_bsp_reset+0x2c>)
  401e8a:	f44f 3800 	mov.w	r8, #131072	; 0x20000
  401e8e:	f8c7 8034 	str.w	r8, [r7, #52]	; 0x34
  401e92:	4d08      	ldr	r5, [pc, #32]	; (401eb4 <nm_bsp_reset+0x30>)
  401e94:	2608      	movs	r6, #8
  401e96:	636e      	str	r6, [r5, #52]	; 0x34
	nm_bsp_sleep(100);
  401e98:	2064      	movs	r0, #100	; 0x64
  401e9a:	4c07      	ldr	r4, [pc, #28]	; (401eb8 <nm_bsp_reset+0x34>)
  401e9c:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401e9e:	f8c7 8030 	str.w	r8, [r7, #48]	; 0x30
	nm_bsp_sleep(100);
  401ea2:	2064      	movs	r0, #100	; 0x64
  401ea4:	47a0      	blx	r4
  401ea6:	632e      	str	r6, [r5, #48]	; 0x30
	nm_bsp_sleep(100);
  401ea8:	2064      	movs	r0, #100	; 0x64
  401eaa:	47a0      	blx	r4
  401eac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401eb0:	400e1200 	.word	0x400e1200
  401eb4:	400e1000 	.word	0x400e1000
  401eb8:	00401e61 	.word	0x00401e61

00401ebc <nm_bsp_init>:
{
  401ebc:	b510      	push	{r4, lr}
	gpfIsr = NULL;
  401ebe:	2200      	movs	r2, #0
  401ec0:	4b14      	ldr	r3, [pc, #80]	; (401f14 <nm_bsp_init+0x58>)
  401ec2:	601a      	str	r2, [r3, #0]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  401ec4:	200a      	movs	r0, #10
  401ec6:	4c14      	ldr	r4, [pc, #80]	; (401f18 <nm_bsp_init+0x5c>)
  401ec8:	47a0      	blx	r4
  401eca:	200b      	movs	r0, #11
  401ecc:	47a0      	blx	r4
  401ece:	200c      	movs	r0, #12
  401ed0:	47a0      	blx	r4
  401ed2:	2010      	movs	r0, #16
  401ed4:	47a0      	blx	r4
  401ed6:	2011      	movs	r0, #17
  401ed8:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401eda:	4b10      	ldr	r3, [pc, #64]	; (401f1c <nm_bsp_init+0x60>)
  401edc:	2208      	movs	r2, #8
  401ede:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401ee0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401ee4:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401ee6:	4a0e      	ldr	r2, [pc, #56]	; (401f20 <nm_bsp_init+0x64>)
  401ee8:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  401eec:	6111      	str	r1, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401eee:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401ef2:	6311      	str	r1, [r2, #48]	; 0x30
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401ef4:	2204      	movs	r2, #4
  401ef6:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401ef8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401efc:	631a      	str	r2, [r3, #48]	; 0x30
    if (!(SysTick->CTRL & SysTick_CTRL_ENABLE_Msk && SysTick->CTRL & SysTick_CTRL_TICKINT_Msk)) {
  401efe:	4b09      	ldr	r3, [pc, #36]	; (401f24 <nm_bsp_init+0x68>)
  401f00:	681b      	ldr	r3, [r3, #0]
  401f02:	f013 0f01 	tst.w	r3, #1
  401f06:	d001      	beq.n	401f0c <nm_bsp_init+0x50>
  401f08:	4b06      	ldr	r3, [pc, #24]	; (401f24 <nm_bsp_init+0x68>)
  401f0a:	681b      	ldr	r3, [r3, #0]
	nm_bsp_reset();
  401f0c:	4b06      	ldr	r3, [pc, #24]	; (401f28 <nm_bsp_init+0x6c>)
  401f0e:	4798      	blx	r3
}
  401f10:	2000      	movs	r0, #0
  401f12:	bd10      	pop	{r4, pc}
  401f14:	2040c32c 	.word	0x2040c32c
  401f18:	00405171 	.word	0x00405171
  401f1c:	400e1000 	.word	0x400e1000
  401f20:	400e1200 	.word	0x400e1200
  401f24:	e000e010 	.word	0xe000e010
  401f28:	00401e85 	.word	0x00401e85

00401f2c <nm_bsp_register_isr>:
*	@brief	Register interrupt service routine
*	@param[IN]	pfIsr
*				Pointer to ISR handler
*/
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
  401f2c:	b530      	push	{r4, r5, lr}
  401f2e:	b083      	sub	sp, #12
	gpfIsr = pfIsr;
  401f30:	4b14      	ldr	r3, [pc, #80]	; (401f84 <nm_bsp_register_isr+0x58>)
  401f32:	6018      	str	r0, [r3, #0]

	/* Configure PGIO pin for interrupt from SPI slave, used when slave has data to send. */
	pmc_enable_periph_clk(CONF_WINC_SPI_INT_PIO_ID);
  401f34:	2010      	movs	r0, #16
  401f36:	4b14      	ldr	r3, [pc, #80]	; (401f88 <nm_bsp_register_isr+0x5c>)
  401f38:	4798      	blx	r3
	pio_configure_pin(CONF_WINC_SPI_INT_PIN, PIO_TYPE_PIO_INPUT);
  401f3a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401f3e:	207c      	movs	r0, #124	; 0x7c
  401f40:	4b12      	ldr	r3, [pc, #72]	; (401f8c <nm_bsp_register_isr+0x60>)
  401f42:	4798      	blx	r3
	pio_pull_up(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK, PIO_PULLUP);
  401f44:	4c12      	ldr	r4, [pc, #72]	; (401f90 <nm_bsp_register_isr+0x64>)
  401f46:	2201      	movs	r2, #1
  401f48:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401f4c:	4620      	mov	r0, r4
  401f4e:	4b11      	ldr	r3, [pc, #68]	; (401f94 <nm_bsp_register_isr+0x68>)
  401f50:	4798      	blx	r3
	/*Interrupt on falling edge*/
	pio_handler_set(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_PIO_ID,
  401f52:	4b11      	ldr	r3, [pc, #68]	; (401f98 <nm_bsp_register_isr+0x6c>)
  401f54:	9300      	str	r3, [sp, #0]
  401f56:	2351      	movs	r3, #81	; 0x51
  401f58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401f5c:	2110      	movs	r1, #16
  401f5e:	4620      	mov	r0, r4
  401f60:	4d0e      	ldr	r5, [pc, #56]	; (401f9c <nm_bsp_register_isr+0x70>)
  401f62:	47a8      	blx	r5
	CONF_WINC_SPI_INT_MASK, PIO_PULLUP | PIO_IT_FALL_EDGE, chip_isr);
	pio_enable_interrupt(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK);
  401f64:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401f68:	4620      	mov	r0, r4
  401f6a:	4b0d      	ldr	r3, [pc, #52]	; (401fa0 <nm_bsp_register_isr+0x74>)
  401f6c:	4798      	blx	r3
  401f6e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  401f72:	4b0c      	ldr	r3, [pc, #48]	; (401fa4 <nm_bsp_register_isr+0x78>)
  401f74:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ((IRQn_Type) CONF_WINC_SPI_INT_PIO_ID);
	pio_handler_set_priority(CONF_WINC_SPI_INT_PIO, (IRQn_Type)CONF_WINC_SPI_INT_PIO_ID,
  401f76:	2200      	movs	r2, #0
  401f78:	2110      	movs	r1, #16
  401f7a:	4620      	mov	r0, r4
  401f7c:	4b0a      	ldr	r3, [pc, #40]	; (401fa8 <nm_bsp_register_isr+0x7c>)
  401f7e:	4798      	blx	r3
			CONF_WINC_SPI_INT_PRIORITY);
}
  401f80:	b003      	add	sp, #12
  401f82:	bd30      	pop	{r4, r5, pc}
  401f84:	2040c32c 	.word	0x2040c32c
  401f88:	00405171 	.word	0x00405171
  401f8c:	00404d79 	.word	0x00404d79
  401f90:	400e1400 	.word	0x400e1400
  401f94:	00404ba9 	.word	0x00404ba9
  401f98:	00401e45 	.word	0x00401e45
  401f9c:	00404ef9 	.word	0x00404ef9
  401fa0:	00404d67 	.word	0x00404d67
  401fa4:	e000e100 	.word	0xe000e100
  401fa8:	00404fcd 	.word	0x00404fcd

00401fac <nm_bsp_interrupt_ctrl>:
*	@brief	Enable/Disable interrupts
*	@param[IN]	u8Enable
*				'0' disable interrupts. '1' enable interrupts
*/
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
  401fac:	b508      	push	{r3, lr}
	if (u8Enable) {
  401fae:	b928      	cbnz	r0, 401fbc <nm_bsp_interrupt_ctrl+0x10>
		pio_enable_interrupt(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK);
	}
	else {
		pio_disable_interrupt(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK);
  401fb0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401fb4:	4804      	ldr	r0, [pc, #16]	; (401fc8 <nm_bsp_interrupt_ctrl+0x1c>)
  401fb6:	4b05      	ldr	r3, [pc, #20]	; (401fcc <nm_bsp_interrupt_ctrl+0x20>)
  401fb8:	4798      	blx	r3
  401fba:	bd08      	pop	{r3, pc}
		pio_enable_interrupt(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK);
  401fbc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401fc0:	4801      	ldr	r0, [pc, #4]	; (401fc8 <nm_bsp_interrupt_ctrl+0x1c>)
  401fc2:	4b03      	ldr	r3, [pc, #12]	; (401fd0 <nm_bsp_interrupt_ctrl+0x24>)
  401fc4:	4798      	blx	r3
  401fc6:	bd08      	pop	{r3, pc}
  401fc8:	400e1400 	.word	0x400e1400
  401fcc:	00404d6b 	.word	0x00404d6b
  401fd0:	00404d67 	.word	0x00404d67

00401fd4 <nm_bus_init>:
 *	@fn		nm_bus_init
 *	@brief	Initialize the bus wrapper
 *	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
 */
sint8 nm_bus_init(void *pvinit)
{
  401fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		base->PIO_PUDR = mask;
  401fd6:	4c39      	ldr	r4, [pc, #228]	; (4020bc <nm_bus_init+0xe8>)
  401fd8:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401fdc:	6621      	str	r1, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401fde:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  401fe2:	6561      	str	r1, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  401fe4:	6261      	str	r1, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401fe6:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  401fea:	6f23      	ldr	r3, [r4, #112]	; 0x70
  401fec:	430b      	orrs	r3, r1
  401fee:	6723      	str	r3, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401ff0:	6f63      	ldr	r3, [r4, #116]	; 0x74
  401ff2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
  401ff6:	6763      	str	r3, [r4, #116]	; 0x74
		base->PIO_PUDR = mask;
  401ff8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401ffc:	6622      	str	r2, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401ffe:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  402002:	6562      	str	r2, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  402004:	6262      	str	r2, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  402006:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  40200a:	6f23      	ldr	r3, [r4, #112]	; 0x70
  40200c:	4313      	orrs	r3, r2
  40200e:	6723      	str	r3, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  402010:	6f63      	ldr	r3, [r4, #116]	; 0x74
  402012:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  402016:	6763      	str	r3, [r4, #116]	; 0x74
		base->PIO_PUDR = mask;
  402018:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  40201c:	6623      	str	r3, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40201e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  402022:	6563      	str	r3, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  402024:	6263      	str	r3, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  402026:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  40202a:	6f20      	ldr	r0, [r4, #112]	; 0x70
  40202c:	4318      	orrs	r0, r3
  40202e:	6720      	str	r0, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  402030:	6f60      	ldr	r0, [r4, #116]	; 0x74
  402032:	f420 0080 	bic.w	r0, r0, #4194304	; 0x400000
  402036:	6760      	str	r0, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  402038:	6061      	str	r1, [r4, #4]
  40203a:	6062      	str	r2, [r4, #4]
  40203c:	6063      	str	r3, [r4, #4]
  40203e:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
  402042:	6066      	str	r6, [r4, #4]
	ioport_disable_pin(CONF_WINC_SPI_MOSI_GPIO);
	ioport_disable_pin(CONF_WINC_SPI_CLK_GPIO);
	ioport_disable_pin(CONF_WINC_SPI_CS_GPIO);
	
	/* disable CS control by peripheral */
	PIOD->PIO_PER = (1<<25);
  402044:	6026      	str	r6, [r4, #0]
	PIOD->PIO_OER = (1<<25);
  402046:	6126      	str	r6, [r4, #16]
	SPI_DEASSERT_CS();
  402048:	6326      	str	r6, [r4, #48]	; 0x30

	spi_enable_clock(CONF_WINC_SPI);
  40204a:	4d1d      	ldr	r5, [pc, #116]	; (4020c0 <nm_bus_init+0xec>)
  40204c:	4628      	mov	r0, r5
  40204e:	4b1d      	ldr	r3, [pc, #116]	; (4020c4 <nm_bus_init+0xf0>)
  402050:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  402052:	2302      	movs	r3, #2
  402054:	602b      	str	r3, [r5, #0]
	p_spi->SPI_CR = SPI_CR_SWRST;
  402056:	2380      	movs	r3, #128	; 0x80
  402058:	602b      	str	r3, [r5, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  40205a:	686b      	ldr	r3, [r5, #4]
  40205c:	f043 0301 	orr.w	r3, r3, #1
  402060:	606b      	str	r3, [r5, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  402062:	686b      	ldr	r3, [r5, #4]
  402064:	f043 0310 	orr.w	r3, r3, #16
  402068:	606b      	str	r3, [r5, #4]
	spi_disable(CONF_WINC_SPI);
	spi_reset(CONF_WINC_SPI);
	spi_set_master_mode(CONF_WINC_SPI);
	spi_disable_mode_fault_detect(CONF_WINC_SPI);
	spi_set_peripheral_chip_select_value(CONF_WINC_SPI, CONF_WINC_SPI_NPCS);
  40206a:	2101      	movs	r1, #1
  40206c:	4628      	mov	r0, r5
  40206e:	4b16      	ldr	r3, [pc, #88]	; (4020c8 <nm_bus_init+0xf4>)
  402070:	4798      	blx	r3
	spi_set_clock_polarity(CONF_WINC_SPI,
  402072:	2200      	movs	r2, #0
  402074:	2101      	movs	r1, #1
  402076:	4628      	mov	r0, r5
  402078:	4b14      	ldr	r3, [pc, #80]	; (4020cc <nm_bus_init+0xf8>)
  40207a:	4798      	blx	r3
			CONF_WINC_SPI_NPCS, CONF_WINC_SPI_POL);
	spi_set_clock_phase(CONF_WINC_SPI, CONF_WINC_SPI_NPCS, CONF_WINC_SPI_PHA);
  40207c:	2201      	movs	r2, #1
  40207e:	4611      	mov	r1, r2
  402080:	4628      	mov	r0, r5
  402082:	4b13      	ldr	r3, [pc, #76]	; (4020d0 <nm_bus_init+0xfc>)
  402084:	4798      	blx	r3
	spi_set_bits_per_transfer(CONF_WINC_SPI, CONF_WINC_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  402086:	2200      	movs	r2, #0
  402088:	2101      	movs	r1, #1
  40208a:	4628      	mov	r0, r5
  40208c:	4b11      	ldr	r3, [pc, #68]	; (4020d4 <nm_bus_init+0x100>)
  40208e:	4798      	blx	r3
	spi_set_baudrate_div(CONF_WINC_SPI, CONF_WINC_SPI_NPCS,
			spi_calc_baudrate_div(CONF_WINC_SPI_CLOCK, sysclk_get_cpu_hz()));
  402090:	4911      	ldr	r1, [pc, #68]	; (4020d8 <nm_bus_init+0x104>)
  402092:	4812      	ldr	r0, [pc, #72]	; (4020dc <nm_bus_init+0x108>)
  402094:	4b12      	ldr	r3, [pc, #72]	; (4020e0 <nm_bus_init+0x10c>)
  402096:	4798      	blx	r3
	spi_set_baudrate_div(CONF_WINC_SPI, CONF_WINC_SPI_NPCS,
  402098:	b2c2      	uxtb	r2, r0
  40209a:	2101      	movs	r1, #1
  40209c:	4628      	mov	r0, r5
  40209e:	4b11      	ldr	r3, [pc, #68]	; (4020e4 <nm_bus_init+0x110>)
  4020a0:	4798      	blx	r3
	spi_set_transfer_delay(CONF_WINC_SPI, CONF_WINC_SPI_NPCS, CONF_WINC_SPI_DLYBS,
  4020a2:	2300      	movs	r3, #0
  4020a4:	461a      	mov	r2, r3
  4020a6:	2101      	movs	r1, #1
  4020a8:	4628      	mov	r0, r5
  4020aa:	4f0f      	ldr	r7, [pc, #60]	; (4020e8 <nm_bus_init+0x114>)
  4020ac:	47b8      	blx	r7
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4020ae:	2301      	movs	r3, #1
  4020b0:	602b      	str	r3, [r5, #0]
			CONF_WINC_SPI_DLYBCT);
	spi_enable(CONF_WINC_SPI);
	
	SPI_DEASSERT_CS();
  4020b2:	6326      	str	r6, [r4, #48]	; 0x30
	nm_bsp_reset();
  4020b4:	4b0d      	ldr	r3, [pc, #52]	; (4020ec <nm_bus_init+0x118>)
  4020b6:	4798      	blx	r3
#endif
	return result;
}
  4020b8:	2000      	movs	r0, #0
  4020ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4020bc:	400e1400 	.word	0x400e1400
  4020c0:	40008000 	.word	0x40008000
  4020c4:	004051c5 	.word	0x004051c5
  4020c8:	004051f1 	.word	0x004051f1
  4020cc:	0040526b 	.word	0x0040526b
  4020d0:	00405289 	.word	0x00405289
  4020d4:	004052a7 	.word	0x004052a7
  4020d8:	11e1a300 	.word	0x11e1a300
  4020dc:	02dc6c00 	.word	0x02dc6c00
  4020e0:	004052bb 	.word	0x004052bb
  4020e4:	004052d1 	.word	0x004052d1
  4020e8:	004052f9 	.word	0x004052f9
  4020ec:	00401e85 	.word	0x00401e85

004020f0 <nm_bus_ioctl>:
 *					Arbitrary parameter depenging on IOCTL
 *	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
 *	@note	For SPI only, it's important to be able to send/receive at the same time
 */
sint8 nm_bus_ioctl(uint8 u8Cmd, void* pvParameter)
{
  4020f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4020f4:	b083      	sub	sp, #12
	sint8 s8Ret = 0;
	switch(u8Cmd)
  4020f6:	2803      	cmp	r0, #3
  4020f8:	d144      	bne.n	402184 <nm_bus_ioctl+0x94>
		}
		break;
#elif CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
  4020fa:	680e      	ldr	r6, [r1, #0]
  4020fc:	684d      	ldr	r5, [r1, #4]
  4020fe:	890c      	ldrh	r4, [r1, #8]
	uint8 u8Dummy = 0;
  402100:	2300      	movs	r3, #0
  402102:	f88d 3004 	strb.w	r3, [sp, #4]
	uint16_t rxd_data = 0;
  402106:	f8ad 3006 	strh.w	r3, [sp, #6]
	if (!pu8Mosi) {
  40210a:	b186      	cbz	r6, 40212e <nm_bus_ioctl+0x3e>
	else if(!pu8Miso) {
  40210c:	2d00      	cmp	r5, #0
  40210e:	d136      	bne.n	40217e <nm_bus_ioctl+0x8e>
		u8SkipMiso = 1;
  402110:	f04f 0801 	mov.w	r8, #1
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
  402114:	4699      	mov	r9, r3
		pu8Miso = &u8Dummy;
  402116:	ad01      	add	r5, sp, #4
	SPI_ASSERT_CS();
  402118:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40211c:	4b20      	ldr	r3, [pc, #128]	; (4021a0 <nm_bus_ioctl+0xb0>)
  40211e:	635a      	str	r2, [r3, #52]	; 0x34
	while (u16Sz) {
  402120:	b32c      	cbz	r4, 40216e <nm_bus_ioctl+0x7e>
		spi_write(CONF_WINC_SPI, txd_data, 0, 0);
  402122:	4f20      	ldr	r7, [pc, #128]	; (4021a4 <nm_bus_ioctl+0xb4>)
  402124:	f8df b094 	ldr.w	fp, [pc, #148]	; 4021bc <nm_bus_ioctl+0xcc>
		spi_read(CONF_WINC_SPI, &rxd_data, &uc_pcs);
  402128:	f8df a094 	ldr.w	sl, [pc, #148]	; 4021c0 <nm_bus_ioctl+0xd0>
  40212c:	e006      	b.n	40213c <nm_bus_ioctl+0x4c>
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
  40212e:	f04f 0800 	mov.w	r8, #0
		u8SkipMosi = 1;
  402132:	f04f 0901 	mov.w	r9, #1
		pu8Mosi = &u8Dummy;
  402136:	ae01      	add	r6, sp, #4
  402138:	e7ee      	b.n	402118 <nm_bus_ioctl+0x28>
	while (u16Sz) {
  40213a:	b1c4      	cbz	r4, 40216e <nm_bus_ioctl+0x7e>
		spi_write(CONF_WINC_SPI, txd_data, 0, 0);
  40213c:	2300      	movs	r3, #0
  40213e:	461a      	mov	r2, r3
  402140:	7831      	ldrb	r1, [r6, #0]
  402142:	4638      	mov	r0, r7
  402144:	47d8      	blx	fp
		spi_read(CONF_WINC_SPI, &rxd_data, &uc_pcs);
  402146:	f10d 0205 	add.w	r2, sp, #5
  40214a:	f10d 0106 	add.w	r1, sp, #6
  40214e:	4638      	mov	r0, r7
  402150:	47d0      	blx	sl
		*pu8Miso = rxd_data;
  402152:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  402156:	702b      	strb	r3, [r5, #0]
		u16Sz--;
  402158:	3c01      	subs	r4, #1
  40215a:	b2a4      	uxth	r4, r4
		if (!u8SkipMiso)
  40215c:	f1b8 0f00 	cmp.w	r8, #0
  402160:	d100      	bne.n	402164 <nm_bus_ioctl+0x74>
			pu8Miso++;
  402162:	3501      	adds	r5, #1
		if (!u8SkipMosi)
  402164:	f1b9 0f00 	cmp.w	r9, #0
  402168:	d1e7      	bne.n	40213a <nm_bus_ioctl+0x4a>
			pu8Mosi++;
  40216a:	3601      	adds	r6, #1
  40216c:	e7e5      	b.n	40213a <nm_bus_ioctl+0x4a>
	SPI_DEASSERT_CS();
  40216e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  402172:	4b0b      	ldr	r3, [pc, #44]	; (4021a0 <nm_bus_ioctl+0xb0>)
  402174:	631a      	str	r2, [r3, #48]	; 0x30
	return M2M_SUCCESS;
  402176:	2000      	movs	r0, #0
			M2M_ERR("Invalid IOCTL command!\n");
			break;
	}

	return s8Ret;
}
  402178:	b003      	add	sp, #12
  40217a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return M2M_ERR_BUS_FAIL;
  40217e:	f06f 0005 	mvn.w	r0, #5
		break;
  402182:	e7f9      	b.n	402178 <nm_bus_ioctl+0x88>
			M2M_ERR("Invalid IOCTL command!\n");
  402184:	f240 121f 	movw	r2, #287	; 0x11f
  402188:	4907      	ldr	r1, [pc, #28]	; (4021a8 <nm_bus_ioctl+0xb8>)
  40218a:	4808      	ldr	r0, [pc, #32]	; (4021ac <nm_bus_ioctl+0xbc>)
  40218c:	4c08      	ldr	r4, [pc, #32]	; (4021b0 <nm_bus_ioctl+0xc0>)
  40218e:	47a0      	blx	r4
  402190:	4808      	ldr	r0, [pc, #32]	; (4021b4 <nm_bus_ioctl+0xc4>)
  402192:	47a0      	blx	r4
  402194:	4808      	ldr	r0, [pc, #32]	; (4021b8 <nm_bus_ioctl+0xc8>)
  402196:	47a0      	blx	r4
			s8Ret = -1;
  402198:	f04f 30ff 	mov.w	r0, #4294967295
			break;
  40219c:	e7ec      	b.n	402178 <nm_bus_ioctl+0x88>
  40219e:	bf00      	nop
  4021a0:	400e1400 	.word	0x400e1400
  4021a4:	40008000 	.word	0x40008000
  4021a8:	0040c58c 	.word	0x0040c58c
  4021ac:	0040c59c 	.word	0x0040c59c
  4021b0:	00406161 	.word	0x00406161
  4021b4:	0040c5b0 	.word	0x0040c5b0
  4021b8:	0040c5c8 	.word	0x0040c5c8
  4021bc:	00405237 	.word	0x00405237
  4021c0:	00405207 	.word	0x00405207

004021c4 <nm_bus_deinit>:
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4021c4:	2202      	movs	r2, #2
  4021c6:	4b0e      	ldr	r3, [pc, #56]	; (402200 <nm_bus_deinit+0x3c>)
  4021c8:	601a      	str	r2, [r3, #0]
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4021ca:	f503 2359 	add.w	r3, r3, #888832	; 0xd9000
  4021ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  4021d2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4021d6:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4021d8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4021dc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  4021e0:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4021e2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4021e6:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4021ea:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4021ec:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4021f0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4021f4:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4021f6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_set_pin_dir(CONF_WINC_SPI_MOSI_GPIO, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(CONF_WINC_SPI_MISO_GPIO, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(CONF_WINC_SPI_CLK_GPIO, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(CONF_WINC_SPI_CS_GPIO, IOPORT_DIR_INPUT);
	return M2M_SUCCESS;
}
  4021fa:	2000      	movs	r0, #0
  4021fc:	4770      	bx	lr
  4021fe:	bf00      	nop
  402200:	40008000 	.word	0x40008000

00402204 <m2m_memcpy>:
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
	if(sz == 0) return;
  402204:	b13a      	cbz	r2, 402216 <m2m_memcpy+0x12>
  402206:	3901      	subs	r1, #1
  402208:	1882      	adds	r2, r0, r2
	do
	{
		*pDst = *pSrc;
  40220a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  40220e:	f800 3b01 	strb.w	r3, [r0], #1
		pDst++;
		pSrc++;
	}while(--sz);
  402212:	4290      	cmp	r0, r2
  402214:	d1f9      	bne.n	40220a <m2m_memcpy+0x6>
  402216:	4770      	bx	lr

00402218 <m2m_memset>:
	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
	if(sz == 0) return;
  402218:	b122      	cbz	r2, 402224 <m2m_memset+0xc>
  40221a:	1882      	adds	r2, r0, r2
	do
	{
		*pBuf = val;
  40221c:	f800 1b01 	strb.w	r1, [r0], #1
		pBuf++;
	}while(--sz);
  402220:	4290      	cmp	r0, r2
  402222:	d1fb      	bne.n	40221c <m2m_memset+0x4>
  402224:	4770      	bx	lr

00402226 <m2m_strlen>:
}

uint16 m2m_strlen(uint8 * pcStr)
{
	uint16	u16StrLen = 0;
	while(*pcStr)
  402226:	7803      	ldrb	r3, [r0, #0]
  402228:	b143      	cbz	r3, 40223c <m2m_strlen+0x16>
  40222a:	2300      	movs	r3, #0
	{
		u16StrLen ++;
  40222c:	3301      	adds	r3, #1
  40222e:	b29b      	uxth	r3, r3
	while(*pcStr)
  402230:	f810 2f01 	ldrb.w	r2, [r0, #1]!
  402234:	2a00      	cmp	r2, #0
  402236:	d1f9      	bne.n	40222c <m2m_strlen+0x6>
		pcStr++;
	}
	return u16StrLen;
}
  402238:	4618      	mov	r0, r3
  40223a:	4770      	bx	lr
	uint16	u16StrLen = 0;
  40223c:	2300      	movs	r3, #0
  40223e:	e7fb      	b.n	402238 <m2m_strlen+0x12>

00402240 <isr>:
tpfHifCallBack pfHifCb = NULL;
tpfHifCallBack pfCryptoCb = NULL;

static void isr(void)
{
	gu8Interrupt++;
  402240:	4a02      	ldr	r2, [pc, #8]	; (40224c <isr+0xc>)
  402242:	7813      	ldrb	r3, [r2, #0]
  402244:	3301      	adds	r3, #1
  402246:	b2db      	uxtb	r3, r3
  402248:	7013      	strb	r3, [r2, #0]
  40224a:	4770      	bx	lr
  40224c:	2040c333 	.word	0x2040c333

00402250 <m2m_hif_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
  402250:	4770      	bx	lr
	...

00402254 <hif_set_rx_done>:
{
  402254:	b500      	push	{lr}
  402256:	b083      	sub	sp, #12
	nm_bsp_interrupt_ctrl(1);
  402258:	2001      	movs	r0, #1
  40225a:	4b0b      	ldr	r3, [pc, #44]	; (402288 <hif_set_rx_done+0x34>)
  40225c:	4798      	blx	r3
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
  40225e:	a901      	add	r1, sp, #4
  402260:	f241 0070 	movw	r0, #4208	; 0x1070
  402264:	4b09      	ldr	r3, [pc, #36]	; (40228c <hif_set_rx_done+0x38>)
  402266:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  402268:	4603      	mov	r3, r0
  40226a:	b118      	cbz	r0, 402274 <hif_set_rx_done+0x20>
}
  40226c:	4618      	mov	r0, r3
  40226e:	b003      	add	sp, #12
  402270:	f85d fb04 	ldr.w	pc, [sp], #4
	reg |= (1<<1);
  402274:	9901      	ldr	r1, [sp, #4]
  402276:	f041 0102 	orr.w	r1, r1, #2
  40227a:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
  40227c:	f241 0070 	movw	r0, #4208	; 0x1070
  402280:	4b03      	ldr	r3, [pc, #12]	; (402290 <hif_set_rx_done+0x3c>)
  402282:	4798      	blx	r3
  402284:	4603      	mov	r3, r0
  402286:	e7f1      	b.n	40226c <hif_set_rx_done+0x18>
  402288:	00401fad 	.word	0x00401fad
  40228c:	00403541 	.word	0x00403541
  402290:	0040354d 	.word	0x0040354d

00402294 <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
  402294:	b508      	push	{r3, lr}
	sint8 ret = M2M_SUCCESS;
	if(gu8ChipSleep == 0)
  402296:	4b12      	ldr	r3, [pc, #72]	; (4022e0 <hif_chip_wake+0x4c>)
  402298:	781b      	ldrb	r3, [r3, #0]
  40229a:	b94b      	cbnz	r3, 4022b0 <hif_chip_wake+0x1c>
	{
		if((gu8ChipMode == M2M_PS_DEEP_AUTOMATIC)||(gu8ChipMode == M2M_PS_MANUAL))
  40229c:	4b11      	ldr	r3, [pc, #68]	; (4022e4 <hif_chip_wake+0x50>)
  40229e:	781b      	ldrb	r3, [r3, #0]
  4022a0:	b2db      	uxtb	r3, r3
  4022a2:	2b03      	cmp	r3, #3
  4022a4:	d00c      	beq.n	4022c0 <hif_chip_wake+0x2c>
  4022a6:	4b0f      	ldr	r3, [pc, #60]	; (4022e4 <hif_chip_wake+0x50>)
  4022a8:	781b      	ldrb	r3, [r3, #0]
  4022aa:	b2db      	uxtb	r3, r3
  4022ac:	2b04      	cmp	r3, #4
  4022ae:	d007      	beq.n	4022c0 <hif_chip_wake+0x2c>
		}
		else
		{
		}
	}
	gu8ChipSleep++;
  4022b0:	4a0b      	ldr	r2, [pc, #44]	; (4022e0 <hif_chip_wake+0x4c>)
  4022b2:	7813      	ldrb	r3, [r2, #0]
  4022b4:	3301      	adds	r3, #1
  4022b6:	b2db      	uxtb	r3, r3
  4022b8:	7013      	strb	r3, [r2, #0]
  4022ba:	2300      	movs	r3, #0
ERR1:
	return ret;
}
  4022bc:	4618      	mov	r0, r3
  4022be:	bd08      	pop	{r3, pc}
			ret = nm_clkless_wake();
  4022c0:	4b09      	ldr	r3, [pc, #36]	; (4022e8 <hif_chip_wake+0x54>)
  4022c2:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  4022c4:	4603      	mov	r3, r0
  4022c6:	2800      	cmp	r0, #0
  4022c8:	d1f8      	bne.n	4022bc <hif_chip_wake+0x28>
			ret = nm_write_reg(WAKE_REG, WAKE_VALUE);
  4022ca:	f245 6178 	movw	r1, #22136	; 0x5678
  4022ce:	f241 0074 	movw	r0, #4212	; 0x1074
  4022d2:	4b06      	ldr	r3, [pc, #24]	; (4022ec <hif_chip_wake+0x58>)
  4022d4:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  4022d6:	4603      	mov	r3, r0
  4022d8:	2800      	cmp	r0, #0
  4022da:	d0e9      	beq.n	4022b0 <hif_chip_wake+0x1c>
  4022dc:	e7ee      	b.n	4022bc <hif_chip_wake+0x28>
  4022de:	bf00      	nop
  4022e0:	2040c331 	.word	0x2040c331
  4022e4:	2040c330 	.word	0x2040c330
  4022e8:	004030b1 	.word	0x004030b1
  4022ec:	0040354d 	.word	0x0040354d

004022f0 <hif_chip_sleep>:

sint8 hif_chip_sleep(void)
{
	sint8 ret = M2M_SUCCESS;

	if(gu8ChipSleep >= 1)
  4022f0:	4b1e      	ldr	r3, [pc, #120]	; (40236c <hif_chip_sleep+0x7c>)
  4022f2:	781b      	ldrb	r3, [r3, #0]
  4022f4:	b123      	cbz	r3, 402300 <hif_chip_sleep+0x10>
	{
		gu8ChipSleep--;
  4022f6:	4a1d      	ldr	r2, [pc, #116]	; (40236c <hif_chip_sleep+0x7c>)
  4022f8:	7813      	ldrb	r3, [r2, #0]
  4022fa:	3b01      	subs	r3, #1
  4022fc:	b2db      	uxtb	r3, r3
  4022fe:	7013      	strb	r3, [r2, #0]
	}
	
	if(gu8ChipSleep == 0)
  402300:	4b1a      	ldr	r3, [pc, #104]	; (40236c <hif_chip_sleep+0x7c>)
  402302:	781b      	ldrb	r3, [r3, #0]
  402304:	2b00      	cmp	r3, #0
  402306:	d12e      	bne.n	402366 <hif_chip_sleep+0x76>
	{
		if((gu8ChipMode == M2M_PS_DEEP_AUTOMATIC)||(gu8ChipMode == M2M_PS_MANUAL))
  402308:	4b19      	ldr	r3, [pc, #100]	; (402370 <hif_chip_sleep+0x80>)
  40230a:	781b      	ldrb	r3, [r3, #0]
  40230c:	b2db      	uxtb	r3, r3
  40230e:	2b03      	cmp	r3, #3
  402310:	d006      	beq.n	402320 <hif_chip_sleep+0x30>
  402312:	4b17      	ldr	r3, [pc, #92]	; (402370 <hif_chip_sleep+0x80>)
  402314:	781b      	ldrb	r3, [r3, #0]
  402316:	b2db      	uxtb	r3, r3
  402318:	2b04      	cmp	r3, #4
  40231a:	d001      	beq.n	402320 <hif_chip_sleep+0x30>
	sint8 ret = M2M_SUCCESS;
  40231c:	2300      	movs	r3, #0
  40231e:	e023      	b.n	402368 <hif_chip_sleep+0x78>
{
  402320:	b500      	push	{lr}
  402322:	b083      	sub	sp, #12
		{
			uint32 reg = 0;
  402324:	2300      	movs	r3, #0
  402326:	9301      	str	r3, [sp, #4]
			ret = nm_write_reg(WAKE_REG, SLEEP_VALUE);
  402328:	f244 3121 	movw	r1, #17185	; 0x4321
  40232c:	f241 0074 	movw	r0, #4212	; 0x1074
  402330:	4b10      	ldr	r3, [pc, #64]	; (402374 <hif_chip_sleep+0x84>)
  402332:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  402334:	4603      	mov	r3, r0
  402336:	b118      	cbz	r0, 402340 <hif_chip_sleep+0x50>
		{
		}
	}
ERR1:
	return ret;
}
  402338:	4618      	mov	r0, r3
  40233a:	b003      	add	sp, #12
  40233c:	f85d fb04 	ldr.w	pc, [sp], #4
			ret = nm_read_reg_with_ret(0x1, &reg);
  402340:	a901      	add	r1, sp, #4
  402342:	2001      	movs	r0, #1
  402344:	4b0c      	ldr	r3, [pc, #48]	; (402378 <hif_chip_sleep+0x88>)
  402346:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  402348:	4603      	mov	r3, r0
  40234a:	2800      	cmp	r0, #0
  40234c:	d1f4      	bne.n	402338 <hif_chip_sleep+0x48>
			if(reg&0x2)
  40234e:	9901      	ldr	r1, [sp, #4]
  402350:	f011 0f02 	tst.w	r1, #2
  402354:	d0f0      	beq.n	402338 <hif_chip_sleep+0x48>
				reg &=~(1 << 1);
  402356:	f021 0102 	bic.w	r1, r1, #2
  40235a:	9101      	str	r1, [sp, #4]
				ret = nm_write_reg(0x1, reg);
  40235c:	2001      	movs	r0, #1
  40235e:	4b05      	ldr	r3, [pc, #20]	; (402374 <hif_chip_sleep+0x84>)
  402360:	4798      	blx	r3
  402362:	4603      	mov	r3, r0
  402364:	e7e8      	b.n	402338 <hif_chip_sleep+0x48>
	sint8 ret = M2M_SUCCESS;
  402366:	2300      	movs	r3, #0
}
  402368:	4618      	mov	r0, r3
  40236a:	4770      	bx	lr
  40236c:	2040c331 	.word	0x2040c331
  402370:	2040c330 	.word	0x2040c330
  402374:	0040354d 	.word	0x0040354d
  402378:	00403541 	.word	0x00403541

0040237c <hif_send>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
  40237c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402380:	b087      	sub	sp, #28
  402382:	4607      	mov	r7, r0
  402384:	4688      	mov	r8, r1
  402386:	4692      	mov	sl, r2
  402388:	4699      	mov	r9, r3
  40238a:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40238c:	f8bd 6044 	ldrh.w	r6, [sp, #68]	; 0x44
  402390:	f8bd 5048 	ldrh.w	r5, [sp, #72]	; 0x48
	sint8		ret = M2M_ERR_SEND;
	volatile tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
  402394:	f001 037f 	and.w	r3, r1, #127	; 0x7f
  402398:	f88d 3015 	strb.w	r3, [sp, #21]
	strHif.u8Gid		= u8Gid;
  40239c:	f88d 0014 	strb.w	r0, [sp, #20]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
  4023a0:	2308      	movs	r3, #8
  4023a2:	f8ad 3016 	strh.w	r3, [sp, #22]
	if(pu8DataBuf != NULL)
  4023a6:	2c00      	cmp	r4, #0
  4023a8:	f000 809f 	beq.w	4024ea <hif_send+0x16e>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
  4023ac:	f8bd 3016 	ldrh.w	r3, [sp, #22]
  4023b0:	fa16 f383 	uxtah	r3, r6, r3
  4023b4:	442b      	add	r3, r5
  4023b6:	b29b      	uxth	r3, r3
  4023b8:	f8ad 3016 	strh.w	r3, [sp, #22]
	}
	else
	{
		strHif.u16Length += u16CtrlBufSize;
	}
	ret = hif_chip_wake();
  4023bc:	4b5c      	ldr	r3, [pc, #368]	; (402530 <hif_send+0x1b4>)
  4023be:	4798      	blx	r3
	if(ret == M2M_SUCCESS)
  4023c0:	4683      	mov	fp, r0
  4023c2:	2800      	cmp	r0, #0
  4023c4:	f040 80a2 	bne.w	40250c <hif_send+0x190>
	{
		volatile uint32 reg, dma_addr = 0;
  4023c8:	2300      	movs	r3, #0
  4023ca:	9303      	str	r3, [sp, #12]
		volatile uint16 cnt = 0;
  4023cc:	f8ad 3006 	strh.w	r3, [sp, #6]

		reg = 0UL;
  4023d0:	9302      	str	r3, [sp, #8]
		reg |= (uint32)u8Gid;
  4023d2:	9b02      	ldr	r3, [sp, #8]
  4023d4:	431f      	orrs	r7, r3
  4023d6:	9702      	str	r7, [sp, #8]
		reg |= ((uint32)u8Opcode<<8);
  4023d8:	9b02      	ldr	r3, [sp, #8]
  4023da:	ea43 2308 	orr.w	r3, r3, r8, lsl #8
  4023de:	9302      	str	r3, [sp, #8]
		reg |= ((uint32)strHif.u16Length<<16);
  4023e0:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  4023e4:	9b02      	ldr	r3, [sp, #8]
  4023e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4023ea:	9302      	str	r3, [sp, #8]
		ret = nm_write_reg(NMI_STATE_REG,reg);
  4023ec:	9902      	ldr	r1, [sp, #8]
  4023ee:	f241 008c 	movw	r0, #4236	; 0x108c
  4023f2:	4b50      	ldr	r3, [pc, #320]	; (402534 <hif_send+0x1b8>)
  4023f4:	4798      	blx	r3
		if(M2M_SUCCESS != ret) goto ERR1;
  4023f6:	4683      	mov	fp, r0
  4023f8:	2800      	cmp	r0, #0
  4023fa:	f040 8091 	bne.w	402520 <hif_send+0x1a4>


		reg = 0;
  4023fe:	2300      	movs	r3, #0
  402400:	9302      	str	r3, [sp, #8]
		reg |= (1<<1);
  402402:	9b02      	ldr	r3, [sp, #8]
  402404:	f043 0302 	orr.w	r3, r3, #2
  402408:	9302      	str	r3, [sp, #8]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
  40240a:	9902      	ldr	r1, [sp, #8]
  40240c:	f241 0078 	movw	r0, #4216	; 0x1078
  402410:	4b48      	ldr	r3, [pc, #288]	; (402534 <hif_send+0x1b8>)
  402412:	4798      	blx	r3
		if(M2M_SUCCESS != ret) goto ERR1;
  402414:	4683      	mov	fp, r0
  402416:	2800      	cmp	r0, #0
  402418:	f040 8082 	bne.w	402520 <hif_send+0x1a4>
		dma_addr = 0;
  40241c:	2300      	movs	r3, #0
  40241e:	9303      	str	r3, [sp, #12]

		//nm_bsp_interrupt_ctrl(0);

		for(cnt = 0; cnt < 1000; cnt ++)
  402420:	f8ad 3006 	strh.w	r3, [sp, #6]
  402424:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  402428:	b29b      	uxth	r3, r3
  40242a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  40242e:	d216      	bcs.n	40245e <hif_send+0xe2>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
  402430:	f241 0878 	movw	r8, #4216	; 0x1078
  402434:	4f40      	ldr	r7, [pc, #256]	; (402538 <hif_send+0x1bc>)
  402436:	a902      	add	r1, sp, #8
  402438:	4640      	mov	r0, r8
  40243a:	47b8      	blx	r7
			if(ret != M2M_SUCCESS) break;
  40243c:	b978      	cbnz	r0, 40245e <hif_send+0xe2>
			if (!(reg & 0x2))
  40243e:	9b02      	ldr	r3, [sp, #8]
  402440:	f013 0f02 	tst.w	r3, #2
  402444:	d059      	beq.n	4024fa <hif_send+0x17e>
		for(cnt = 0; cnt < 1000; cnt ++)
  402446:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  40244a:	3301      	adds	r3, #1
  40244c:	b29b      	uxth	r3, r3
  40244e:	f8ad 3006 	strh.w	r3, [sp, #6]
  402452:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  402456:	b29b      	uxth	r3, r3
  402458:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  40245c:	d3eb      	bcc.n	402436 <hif_send+0xba>
				break;
			}
		}
		//nm_bsp_interrupt_ctrl(1);

		if (dma_addr != 0)
  40245e:	9b03      	ldr	r3, [sp, #12]
  402460:	2b00      	cmp	r3, #0
  402462:	d061      	beq.n	402528 <hif_send+0x1ac>
		{
			volatile uint32	u32CurrAddr;
			u32CurrAddr = dma_addr;
  402464:	9b03      	ldr	r3, [sp, #12]
  402466:	9304      	str	r3, [sp, #16]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
  402468:	f8bd 3016 	ldrh.w	r3, [sp, #22]
  40246c:	b29b      	uxth	r3, r3
  40246e:	f8ad 3016 	strh.w	r3, [sp, #22]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
  402472:	9804      	ldr	r0, [sp, #16]
  402474:	2208      	movs	r2, #8
  402476:	a905      	add	r1, sp, #20
  402478:	4b30      	ldr	r3, [pc, #192]	; (40253c <hif_send+0x1c0>)
  40247a:	4798      	blx	r3
		#ifdef CONF_WINC_USE_I2C
			nm_bsp_sleep(1);
		#endif
			if(M2M_SUCCESS != ret) goto ERR1;
  40247c:	4683      	mov	fp, r0
  40247e:	2800      	cmp	r0, #0
  402480:	d14e      	bne.n	402520 <hif_send+0x1a4>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
  402482:	9b04      	ldr	r3, [sp, #16]
  402484:	3308      	adds	r3, #8
  402486:	9304      	str	r3, [sp, #16]
			if(pu8CtrlBuf != NULL)
  402488:	f1ba 0f00 	cmp.w	sl, #0
  40248c:	d00a      	beq.n	4024a4 <hif_send+0x128>
			{
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
  40248e:	9804      	ldr	r0, [sp, #16]
  402490:	464a      	mov	r2, r9
  402492:	4651      	mov	r1, sl
  402494:	4b29      	ldr	r3, [pc, #164]	; (40253c <hif_send+0x1c0>)
  402496:	4798      	blx	r3
			#ifdef CONF_WINC_USE_I2C
				nm_bsp_sleep(1);
			#endif
				if(M2M_SUCCESS != ret) goto ERR1;
  402498:	4683      	mov	fp, r0
  40249a:	2800      	cmp	r0, #0
  40249c:	d140      	bne.n	402520 <hif_send+0x1a4>
				u32CurrAddr += u16CtrlBufSize;
  40249e:	9b04      	ldr	r3, [sp, #16]
  4024a0:	444b      	add	r3, r9
  4024a2:	9304      	str	r3, [sp, #16]
			}
			if(pu8DataBuf != NULL)
  4024a4:	b17c      	cbz	r4, 4024c6 <hif_send+0x14a>
			{
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
  4024a6:	9b04      	ldr	r3, [sp, #16]
  4024a8:	eba5 0509 	sub.w	r5, r5, r9
  4024ac:	441d      	add	r5, r3
  4024ae:	9504      	str	r5, [sp, #16]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
  4024b0:	9804      	ldr	r0, [sp, #16]
  4024b2:	4632      	mov	r2, r6
  4024b4:	4621      	mov	r1, r4
  4024b6:	4b21      	ldr	r3, [pc, #132]	; (40253c <hif_send+0x1c0>)
  4024b8:	4798      	blx	r3
			#ifdef CONF_WINC_USE_I2C	
				nm_bsp_sleep(1);
			#endif
				if(M2M_SUCCESS != ret) goto ERR1;
  4024ba:	4683      	mov	fp, r0
  4024bc:	2800      	cmp	r0, #0
  4024be:	d12f      	bne.n	402520 <hif_send+0x1a4>
				u32CurrAddr += u16DataSize;
  4024c0:	9b04      	ldr	r3, [sp, #16]
  4024c2:	441e      	add	r6, r3
  4024c4:	9604      	str	r6, [sp, #16]
			}

			reg = dma_addr << 2;
  4024c6:	9b03      	ldr	r3, [sp, #12]
  4024c8:	009b      	lsls	r3, r3, #2
  4024ca:	9302      	str	r3, [sp, #8]
			reg |= (1 << 1);
  4024cc:	9b02      	ldr	r3, [sp, #8]
  4024ce:	f043 0302 	orr.w	r3, r3, #2
  4024d2:	9302      	str	r3, [sp, #8]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
  4024d4:	9902      	ldr	r1, [sp, #8]
  4024d6:	f241 006c 	movw	r0, #4204	; 0x106c
  4024da:	4b16      	ldr	r3, [pc, #88]	; (402534 <hif_send+0x1b8>)
  4024dc:	4798      	blx	r3
			if(M2M_SUCCESS != ret) goto ERR1;
  4024de:	4683      	mov	fp, r0
  4024e0:	b9f0      	cbnz	r0, 402520 <hif_send+0x1a4>
	else
	{
		M2M_ERR("(HIF)Fail to wakup the chip\n");
		goto ERR1;
	}
	ret = hif_chip_sleep();
  4024e2:	4b17      	ldr	r3, [pc, #92]	; (402540 <hif_send+0x1c4>)
  4024e4:	4798      	blx	r3
  4024e6:	4683      	mov	fp, r0
  4024e8:	e01a      	b.n	402520 <hif_send+0x1a4>
		strHif.u16Length += u16CtrlBufSize;
  4024ea:	f8bd 3016 	ldrh.w	r3, [sp, #22]
  4024ee:	fa19 f383 	uxtah	r3, r9, r3
  4024f2:	b29b      	uxth	r3, r3
  4024f4:	f8ad 3016 	strh.w	r3, [sp, #22]
  4024f8:	e760      	b.n	4023bc <hif_send+0x40>
				ret = nm_read_reg_with_ret(0x150400,(uint32 *)&dma_addr);
  4024fa:	a903      	add	r1, sp, #12
  4024fc:	4811      	ldr	r0, [pc, #68]	; (402544 <hif_send+0x1c8>)
  4024fe:	4b0e      	ldr	r3, [pc, #56]	; (402538 <hif_send+0x1bc>)
  402500:	4798      	blx	r3
				if(ret != M2M_SUCCESS) {
  402502:	2800      	cmp	r0, #0
  402504:	d0ab      	beq.n	40245e <hif_send+0xe2>
					dma_addr = 0;
  402506:	2300      	movs	r3, #0
  402508:	9303      	str	r3, [sp, #12]
  40250a:	e7a8      	b.n	40245e <hif_send+0xe2>
		M2M_ERR("(HIF)Fail to wakup the chip\n");
  40250c:	f240 129f 	movw	r2, #415	; 0x19f
  402510:	490d      	ldr	r1, [pc, #52]	; (402548 <hif_send+0x1cc>)
  402512:	480e      	ldr	r0, [pc, #56]	; (40254c <hif_send+0x1d0>)
  402514:	4c0e      	ldr	r4, [pc, #56]	; (402550 <hif_send+0x1d4>)
  402516:	47a0      	blx	r4
  402518:	480e      	ldr	r0, [pc, #56]	; (402554 <hif_send+0x1d8>)
  40251a:	47a0      	blx	r4
  40251c:	480e      	ldr	r0, [pc, #56]	; (402558 <hif_send+0x1dc>)
  40251e:	47a0      	blx	r4

ERR1:
	return ret;
}
  402520:	4658      	mov	r0, fp
  402522:	b007      	add	sp, #28
  402524:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			ret =  M2M_ERR_MEM_ALLOC;
  402528:	f06f 0b02 	mvn.w	fp, #2
  40252c:	e7f8      	b.n	402520 <hif_send+0x1a4>
  40252e:	bf00      	nop
  402530:	00402295 	.word	0x00402295
  402534:	0040354d 	.word	0x0040354d
  402538:	00403541 	.word	0x00403541
  40253c:	004035b5 	.word	0x004035b5
  402540:	004022f1 	.word	0x004022f1
  402544:	00150400 	.word	0x00150400
  402548:	0040c5cc 	.word	0x0040c5cc
  40254c:	0040c59c 	.word	0x0040c59c
  402550:	00406161 	.word	0x00406161
  402554:	0040c820 	.word	0x0040c820
  402558:	0040c5c8 	.word	0x0040c5c8

0040255c <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
  40255c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402560:	b087      	sub	sp, #28
	sint8 ret = M2M_SUCCESS;

	while (gu8Interrupt) {
  402562:	f8df 92f8 	ldr.w	r9, [pc, #760]	; 40285c <hif_handle_isr+0x300>
	ret = hif_chip_wake();
  402566:	4fa2      	ldr	r7, [pc, #648]	; (4027f0 <hif_handle_isr+0x294>)
			if(ret == M2M_SUCCESS) {
				/*we will try forever untill we get that interrupt*/
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
			} else {
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
  402568:	4ea2      	ldr	r6, [pc, #648]	; (4027f4 <hif_handle_isr+0x298>)
		M2M_ERR("(hif) FAIL to wakeup the chip\n");
  40256a:	f8df 82f4 	ldr.w	r8, [pc, #756]	; 402860 <hif_handle_isr+0x304>
	while (gu8Interrupt) {
  40256e:	e0d5      	b.n	40271c <hif_handle_isr+0x1c0>
					ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
  402570:	2204      	movs	r2, #4
  402572:	a904      	add	r1, sp, #16
  402574:	9805      	ldr	r0, [sp, #20]
  402576:	4ba0      	ldr	r3, [pc, #640]	; (4027f8 <hif_handle_isr+0x29c>)
  402578:	4798      	blx	r3
					strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
  40257a:	f8bd 3012 	ldrh.w	r3, [sp, #18]
  40257e:	b29b      	uxth	r3, r3
  402580:	f8ad 3012 	strh.w	r3, [sp, #18]
					if(M2M_SUCCESS != ret)
  402584:	4604      	mov	r4, r0
  402586:	2800      	cmp	r0, #0
  402588:	d130      	bne.n	4025ec <hif_handle_isr+0x90>
					if(strHif.u16Length != size)
  40258a:	f8bd 3012 	ldrh.w	r3, [sp, #18]
  40258e:	b29b      	uxth	r3, r3
  402590:	429d      	cmp	r5, r3
  402592:	d005      	beq.n	4025a0 <hif_handle_isr+0x44>
						if((size - strHif.u16Length) > 4)
  402594:	f8bd 3012 	ldrh.w	r3, [sp, #18]
  402598:	b29b      	uxth	r3, r3
  40259a:	1aeb      	subs	r3, r5, r3
  40259c:	2b04      	cmp	r3, #4
  40259e:	dc33      	bgt.n	402608 <hif_handle_isr+0xac>
					if(M2M_REQ_GROUP_WIFI == strHif.u8Gid)
  4025a0:	f89d 3010 	ldrb.w	r3, [sp, #16]
  4025a4:	b2db      	uxtb	r3, r3
  4025a6:	2b01      	cmp	r3, #1
  4025a8:	d047      	beq.n	40263a <hif_handle_isr+0xde>
					else if(M2M_REQ_GROUP_IP == strHif.u8Gid)
  4025aa:	f89d 3010 	ldrb.w	r3, [sp, #16]
  4025ae:	b2db      	uxtb	r3, r3
  4025b0:	2b02      	cmp	r3, #2
  4025b2:	d05f      	beq.n	402674 <hif_handle_isr+0x118>
					else if(M2M_REQ_GROUP_OTA == strHif.u8Gid)
  4025b4:	f89d 3010 	ldrb.w	r3, [sp, #16]
  4025b8:	b2db      	uxtb	r3, r3
  4025ba:	2b04      	cmp	r3, #4
  4025bc:	d068      	beq.n	402690 <hif_handle_isr+0x134>
					else if(M2M_REQ_GROUP_CRYPTO == strHif.u8Gid)
  4025be:	f89d 3010 	ldrb.w	r3, [sp, #16]
  4025c2:	b2db      	uxtb	r3, r3
  4025c4:	2b06      	cmp	r3, #6
  4025c6:	d071      	beq.n	4026ac <hif_handle_isr+0x150>
					else if(M2M_REQ_GROUP_SIGMA == strHif.u8Gid)
  4025c8:	f89d 3010 	ldrb.w	r3, [sp, #16]
  4025cc:	b2db      	uxtb	r3, r3
  4025ce:	2b07      	cmp	r3, #7
  4025d0:	d07a      	beq.n	4026c8 <hif_handle_isr+0x16c>
						M2M_ERR("(hif) invalid group ID\n");
  4025d2:	f240 2202 	movw	r2, #514	; 0x202
  4025d6:	4641      	mov	r1, r8
  4025d8:	4630      	mov	r0, r6
  4025da:	4c88      	ldr	r4, [pc, #544]	; (4027fc <hif_handle_isr+0x2a0>)
  4025dc:	47a0      	blx	r4
  4025de:	4888      	ldr	r0, [pc, #544]	; (402800 <hif_handle_isr+0x2a4>)
  4025e0:	47a0      	blx	r4
  4025e2:	4888      	ldr	r0, [pc, #544]	; (402804 <hif_handle_isr+0x2a8>)
  4025e4:	47a0      	blx	r4
						ret = M2M_ERR_BUS_FAIL;
  4025e6:	f06f 0405 	mvn.w	r4, #5
  4025ea:	e096      	b.n	40271a <hif_handle_isr+0x1be>
						M2M_ERR("(hif) address bus fail\n");
  4025ec:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
  4025f0:	4641      	mov	r1, r8
  4025f2:	4630      	mov	r0, r6
  4025f4:	4d81      	ldr	r5, [pc, #516]	; (4027fc <hif_handle_isr+0x2a0>)
  4025f6:	47a8      	blx	r5
  4025f8:	4883      	ldr	r0, [pc, #524]	; (402808 <hif_handle_isr+0x2ac>)
  4025fa:	47a8      	blx	r5
  4025fc:	4881      	ldr	r0, [pc, #516]	; (402804 <hif_handle_isr+0x2a8>)
  4025fe:	47a8      	blx	r5
						nm_bsp_interrupt_ctrl(1);
  402600:	2001      	movs	r0, #1
  402602:	4b82      	ldr	r3, [pc, #520]	; (40280c <hif_handle_isr+0x2b0>)
  402604:	4798      	blx	r3
  402606:	e088      	b.n	40271a <hif_handle_isr+0x1be>
							M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
  402608:	f240 12df 	movw	r2, #479	; 0x1df
  40260c:	4641      	mov	r1, r8
  40260e:	4630      	mov	r0, r6
  402610:	4c7a      	ldr	r4, [pc, #488]	; (4027fc <hif_handle_isr+0x2a0>)
  402612:	47a0      	blx	r4
  402614:	f8bd 2012 	ldrh.w	r2, [sp, #18]
  402618:	f89d 3010 	ldrb.w	r3, [sp, #16]
  40261c:	f89d 1011 	ldrb.w	r1, [sp, #17]
  402620:	9100      	str	r1, [sp, #0]
  402622:	b292      	uxth	r2, r2
  402624:	4629      	mov	r1, r5
  402626:	487a      	ldr	r0, [pc, #488]	; (402810 <hif_handle_isr+0x2b4>)
  402628:	47a0      	blx	r4
  40262a:	4876      	ldr	r0, [pc, #472]	; (402804 <hif_handle_isr+0x2a8>)
  40262c:	47a0      	blx	r4
							nm_bsp_interrupt_ctrl(1);
  40262e:	2001      	movs	r0, #1
  402630:	4b76      	ldr	r3, [pc, #472]	; (40280c <hif_handle_isr+0x2b0>)
  402632:	4798      	blx	r3
							ret = M2M_ERR_BUS_FAIL;
  402634:	f06f 0405 	mvn.w	r4, #5
  402638:	e06f      	b.n	40271a <hif_handle_isr+0x1be>
						if(pfWifiCb)
  40263a:	4b76      	ldr	r3, [pc, #472]	; (402814 <hif_handle_isr+0x2b8>)
  40263c:	681b      	ldr	r3, [r3, #0]
  40263e:	b143      	cbz	r3, 402652 <hif_handle_isr+0xf6>
							pfWifiCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  402640:	f89d 0011 	ldrb.w	r0, [sp, #17]
  402644:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  402648:	3908      	subs	r1, #8
  40264a:	9a05      	ldr	r2, [sp, #20]
  40264c:	3208      	adds	r2, #8
  40264e:	b289      	uxth	r1, r1
  402650:	4798      	blx	r3
					if(!gu8HifSizeDone)
  402652:	4b71      	ldr	r3, [pc, #452]	; (402818 <hif_handle_isr+0x2bc>)
  402654:	781b      	ldrb	r3, [r3, #0]
  402656:	2b00      	cmp	r3, #0
  402658:	d15c      	bne.n	402714 <hif_handle_isr+0x1b8>
						M2M_ERR("(hif) host app didn't set RX Done\n");
  40265a:	f240 2209 	movw	r2, #521	; 0x209
  40265e:	4641      	mov	r1, r8
  402660:	4630      	mov	r0, r6
  402662:	4c66      	ldr	r4, [pc, #408]	; (4027fc <hif_handle_isr+0x2a0>)
  402664:	47a0      	blx	r4
  402666:	486d      	ldr	r0, [pc, #436]	; (40281c <hif_handle_isr+0x2c0>)
  402668:	47a0      	blx	r4
  40266a:	4866      	ldr	r0, [pc, #408]	; (402804 <hif_handle_isr+0x2a8>)
  40266c:	47a0      	blx	r4
						ret = hif_set_rx_done();
  40266e:	4b6c      	ldr	r3, [pc, #432]	; (402820 <hif_handle_isr+0x2c4>)
  402670:	4798      	blx	r3
  402672:	e04f      	b.n	402714 <hif_handle_isr+0x1b8>
						if(pfIpCb)
  402674:	4b6b      	ldr	r3, [pc, #428]	; (402824 <hif_handle_isr+0x2c8>)
  402676:	681b      	ldr	r3, [r3, #0]
  402678:	2b00      	cmp	r3, #0
  40267a:	d0ea      	beq.n	402652 <hif_handle_isr+0xf6>
							pfIpCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  40267c:	f89d 0011 	ldrb.w	r0, [sp, #17]
  402680:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  402684:	3908      	subs	r1, #8
  402686:	9a05      	ldr	r2, [sp, #20]
  402688:	3208      	adds	r2, #8
  40268a:	b289      	uxth	r1, r1
  40268c:	4798      	blx	r3
  40268e:	e7e0      	b.n	402652 <hif_handle_isr+0xf6>
						if(pfOtaCb)
  402690:	4b65      	ldr	r3, [pc, #404]	; (402828 <hif_handle_isr+0x2cc>)
  402692:	681b      	ldr	r3, [r3, #0]
  402694:	2b00      	cmp	r3, #0
  402696:	d0dc      	beq.n	402652 <hif_handle_isr+0xf6>
							pfOtaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  402698:	f89d 0011 	ldrb.w	r0, [sp, #17]
  40269c:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  4026a0:	3908      	subs	r1, #8
  4026a2:	9a05      	ldr	r2, [sp, #20]
  4026a4:	3208      	adds	r2, #8
  4026a6:	b289      	uxth	r1, r1
  4026a8:	4798      	blx	r3
  4026aa:	e7d2      	b.n	402652 <hif_handle_isr+0xf6>
						if(pfCryptoCb)
  4026ac:	4b5f      	ldr	r3, [pc, #380]	; (40282c <hif_handle_isr+0x2d0>)
  4026ae:	681b      	ldr	r3, [r3, #0]
  4026b0:	2b00      	cmp	r3, #0
  4026b2:	d0ce      	beq.n	402652 <hif_handle_isr+0xf6>
							pfCryptoCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  4026b4:	f89d 0011 	ldrb.w	r0, [sp, #17]
  4026b8:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  4026bc:	3908      	subs	r1, #8
  4026be:	9a05      	ldr	r2, [sp, #20]
  4026c0:	3208      	adds	r2, #8
  4026c2:	b289      	uxth	r1, r1
  4026c4:	4798      	blx	r3
  4026c6:	e7c4      	b.n	402652 <hif_handle_isr+0xf6>
						if(pfSigmaCb)
  4026c8:	4b59      	ldr	r3, [pc, #356]	; (402830 <hif_handle_isr+0x2d4>)
  4026ca:	681b      	ldr	r3, [r3, #0]
  4026cc:	2b00      	cmp	r3, #0
  4026ce:	d0c0      	beq.n	402652 <hif_handle_isr+0xf6>
							pfSigmaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  4026d0:	f89d 0011 	ldrb.w	r0, [sp, #17]
  4026d4:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  4026d8:	3908      	subs	r1, #8
  4026da:	9a05      	ldr	r2, [sp, #20]
  4026dc:	3208      	adds	r2, #8
  4026de:	b289      	uxth	r1, r1
  4026e0:	4798      	blx	r3
  4026e2:	e7b6      	b.n	402652 <hif_handle_isr+0xf6>
					M2M_ERR("(hif) Wrong Size\n");
  4026e4:	f240 2211 	movw	r2, #529	; 0x211
  4026e8:	4641      	mov	r1, r8
  4026ea:	4630      	mov	r0, r6
  4026ec:	4c43      	ldr	r4, [pc, #268]	; (4027fc <hif_handle_isr+0x2a0>)
  4026ee:	47a0      	blx	r4
  4026f0:	4850      	ldr	r0, [pc, #320]	; (402834 <hif_handle_isr+0x2d8>)
  4026f2:	47a0      	blx	r4
  4026f4:	4843      	ldr	r0, [pc, #268]	; (402804 <hif_handle_isr+0x2a8>)
  4026f6:	47a0      	blx	r4
					ret = M2M_ERR_RCV;
  4026f8:	f06f 0401 	mvn.w	r4, #1
  4026fc:	e02f      	b.n	40275e <hif_handle_isr+0x202>
				M2M_ERR("(hif) False interrupt %lx",reg);
  4026fe:	f44f 7206 	mov.w	r2, #536	; 0x218
  402702:	4641      	mov	r1, r8
  402704:	4630      	mov	r0, r6
  402706:	4c3d      	ldr	r4, [pc, #244]	; (4027fc <hif_handle_isr+0x2a0>)
  402708:	47a0      	blx	r4
  40270a:	9903      	ldr	r1, [sp, #12]
  40270c:	484a      	ldr	r0, [pc, #296]	; (402838 <hif_handle_isr+0x2dc>)
  40270e:	47a0      	blx	r4
  402710:	483c      	ldr	r0, [pc, #240]	; (402804 <hif_handle_isr+0x2a8>)
  402712:	47a0      	blx	r4
	ret = hif_chip_sleep();
  402714:	4b49      	ldr	r3, [pc, #292]	; (40283c <hif_handle_isr+0x2e0>)
  402716:	4798      	blx	r3
  402718:	4604      	mov	r4, r0
			if(ret == M2M_SUCCESS) {
  40271a:	bb04      	cbnz	r4, 40275e <hif_handle_isr+0x202>
	while (gu8Interrupt) {
  40271c:	f899 3000 	ldrb.w	r3, [r9]
  402720:	2b00      	cmp	r3, #0
  402722:	f000 809f 	beq.w	402864 <hif_handle_isr+0x308>
		gu8Interrupt--;
  402726:	f899 3000 	ldrb.w	r3, [r9]
  40272a:	3b01      	subs	r3, #1
  40272c:	b2db      	uxtb	r3, r3
  40272e:	f889 3000 	strb.w	r3, [r9]
  402732:	e01f      	b.n	402774 <hif_handle_isr+0x218>
			M2M_ERR("(hif) Fail to Read interrupt reg\n");
  402734:	f240 221e 	movw	r2, #542	; 0x21e
  402738:	4641      	mov	r1, r8
  40273a:	4630      	mov	r0, r6
  40273c:	4d2f      	ldr	r5, [pc, #188]	; (4027fc <hif_handle_isr+0x2a0>)
  40273e:	47a8      	blx	r5
  402740:	483f      	ldr	r0, [pc, #252]	; (402840 <hif_handle_isr+0x2e4>)
  402742:	47a8      	blx	r5
  402744:	482f      	ldr	r0, [pc, #188]	; (402804 <hif_handle_isr+0x2a8>)
  402746:	47a8      	blx	r5
  402748:	e009      	b.n	40275e <hif_handle_isr+0x202>
		M2M_ERR("(hif) FAIL to wakeup the chip\n");
  40274a:	f44f 7209 	mov.w	r2, #548	; 0x224
  40274e:	4641      	mov	r1, r8
  402750:	4630      	mov	r0, r6
  402752:	4d2a      	ldr	r5, [pc, #168]	; (4027fc <hif_handle_isr+0x2a0>)
  402754:	47a8      	blx	r5
  402756:	483b      	ldr	r0, [pc, #236]	; (402844 <hif_handle_isr+0x2e8>)
  402758:	47a8      	blx	r5
  40275a:	482a      	ldr	r0, [pc, #168]	; (402804 <hif_handle_isr+0x2a8>)
  40275c:	47a8      	blx	r5
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
  40275e:	f240 2243 	movw	r2, #579	; 0x243
  402762:	4939      	ldr	r1, [pc, #228]	; (402848 <hif_handle_isr+0x2ec>)
  402764:	4630      	mov	r0, r6
  402766:	4d25      	ldr	r5, [pc, #148]	; (4027fc <hif_handle_isr+0x2a0>)
  402768:	47a8      	blx	r5
  40276a:	4621      	mov	r1, r4
  40276c:	4837      	ldr	r0, [pc, #220]	; (40284c <hif_handle_isr+0x2f0>)
  40276e:	47a8      	blx	r5
  402770:	4824      	ldr	r0, [pc, #144]	; (402804 <hif_handle_isr+0x2a8>)
  402772:	47a8      	blx	r5
	ret = hif_chip_wake();
  402774:	47b8      	blx	r7
	if(ret == M2M_SUCCESS)
  402776:	4604      	mov	r4, r0
  402778:	2800      	cmp	r0, #0
  40277a:	d1e6      	bne.n	40274a <hif_handle_isr+0x1ee>
		ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
  40277c:	a903      	add	r1, sp, #12
  40277e:	f241 0070 	movw	r0, #4208	; 0x1070
  402782:	4b33      	ldr	r3, [pc, #204]	; (402850 <hif_handle_isr+0x2f4>)
  402784:	4798      	blx	r3
		if(M2M_SUCCESS == ret)
  402786:	4604      	mov	r4, r0
  402788:	2800      	cmp	r0, #0
  40278a:	d1d3      	bne.n	402734 <hif_handle_isr+0x1d8>
			if(reg & 0x1)	/* New interrupt has been received */
  40278c:	9b03      	ldr	r3, [sp, #12]
  40278e:	f013 0f01 	tst.w	r3, #1
  402792:	d0b4      	beq.n	4026fe <hif_handle_isr+0x1a2>
				nm_bsp_interrupt_ctrl(0);
  402794:	4b1d      	ldr	r3, [pc, #116]	; (40280c <hif_handle_isr+0x2b0>)
  402796:	4798      	blx	r3
				reg &= ~(1<<0);
  402798:	9903      	ldr	r1, [sp, #12]
  40279a:	f021 0101 	bic.w	r1, r1, #1
  40279e:	9103      	str	r1, [sp, #12]
				ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
  4027a0:	f241 0070 	movw	r0, #4208	; 0x1070
  4027a4:	4b2b      	ldr	r3, [pc, #172]	; (402854 <hif_handle_isr+0x2f8>)
  4027a6:	4798      	blx	r3
				if(ret != M2M_SUCCESS)goto ERR1;
  4027a8:	4604      	mov	r4, r0
  4027aa:	2800      	cmp	r0, #0
  4027ac:	d1d7      	bne.n	40275e <hif_handle_isr+0x202>
				gu8HifSizeDone = 0;
  4027ae:	2200      	movs	r2, #0
  4027b0:	4b19      	ldr	r3, [pc, #100]	; (402818 <hif_handle_isr+0x2bc>)
  4027b2:	701a      	strb	r2, [r3, #0]
				size = (uint16)((reg >> 2) & 0xfff);
  4027b4:	9d03      	ldr	r5, [sp, #12]
  4027b6:	f3c5 058b 	ubfx	r5, r5, #2, #12
				if (size > 0) {
  4027ba:	2d00      	cmp	r5, #0
  4027bc:	d092      	beq.n	4026e4 <hif_handle_isr+0x188>
					uint32 address = 0;
  4027be:	a906      	add	r1, sp, #24
  4027c0:	f841 2d04 	str.w	r2, [r1, #-4]!
					ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
  4027c4:	f241 0084 	movw	r0, #4228	; 0x1084
  4027c8:	4b21      	ldr	r3, [pc, #132]	; (402850 <hif_handle_isr+0x2f4>)
  4027ca:	4798      	blx	r3
					if(M2M_SUCCESS != ret)
  4027cc:	4604      	mov	r4, r0
  4027ce:	2800      	cmp	r0, #0
  4027d0:	f43f aece 	beq.w	402570 <hif_handle_isr+0x14>
						M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
  4027d4:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
  4027d8:	4641      	mov	r1, r8
  4027da:	4630      	mov	r0, r6
  4027dc:	4d07      	ldr	r5, [pc, #28]	; (4027fc <hif_handle_isr+0x2a0>)
  4027de:	47a8      	blx	r5
  4027e0:	481d      	ldr	r0, [pc, #116]	; (402858 <hif_handle_isr+0x2fc>)
  4027e2:	47a8      	blx	r5
  4027e4:	4807      	ldr	r0, [pc, #28]	; (402804 <hif_handle_isr+0x2a8>)
  4027e6:	47a8      	blx	r5
						nm_bsp_interrupt_ctrl(1);
  4027e8:	2001      	movs	r0, #1
  4027ea:	4b08      	ldr	r3, [pc, #32]	; (40280c <hif_handle_isr+0x2b0>)
  4027ec:	4798      	blx	r3
  4027ee:	e794      	b.n	40271a <hif_handle_isr+0x1be>
  4027f0:	00402295 	.word	0x00402295
  4027f4:	0040c59c 	.word	0x0040c59c
  4027f8:	00403559 	.word	0x00403559
  4027fc:	00406161 	.word	0x00406161
  402800:	0040c68c 	.word	0x0040c68c
  402804:	0040c5c8 	.word	0x0040c5c8
  402808:	0040c634 	.word	0x0040c634
  40280c:	00401fad 	.word	0x00401fad
  402810:	0040c64c 	.word	0x0040c64c
  402814:	2040c348 	.word	0x2040c348
  402818:	2040c332 	.word	0x2040c332
  40281c:	0040c6a4 	.word	0x0040c6a4
  402820:	00402255 	.word	0x00402255
  402824:	2040c33c 	.word	0x2040c33c
  402828:	2040c340 	.word	0x2040c340
  40282c:	2040c334 	.word	0x2040c334
  402830:	2040c344 	.word	0x2040c344
  402834:	0040c6c8 	.word	0x0040c6c8
  402838:	0040c6dc 	.word	0x0040c6dc
  40283c:	004022f1 	.word	0x004022f1
  402840:	0040c6f8 	.word	0x0040c6f8
  402844:	0040c71c 	.word	0x0040c71c
  402848:	0040c5e0 	.word	0x0040c5e0
  40284c:	0040c73c 	.word	0x0040c73c
  402850:	00403541 	.word	0x00403541
  402854:	0040354d 	.word	0x0040354d
  402858:	0040c60c 	.word	0x0040c60c
  40285c:	2040c333 	.word	0x2040c333
  402860:	0040c5d8 	.word	0x0040c5d8
			}
		}
	}

	return ret;
}
  402864:	2000      	movs	r0, #0
  402866:	b007      	add	sp, #28
  402868:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0040286c <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
  40286c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402870:	b083      	sub	sp, #12
  402872:	461c      	mov	r4, r3
	uint32 address, reg;
	uint16 size;
	sint8 ret = M2M_SUCCESS;

	if(u32Addr == 0 ||pu8Buf == NULL || u16Sz == 0)
  402874:	2a00      	cmp	r2, #0
  402876:	bf18      	it	ne
  402878:	2900      	cmpne	r1, #0
  40287a:	d003      	beq.n	402884 <hif_receive+0x18>
  40287c:	4605      	mov	r5, r0
  40287e:	460f      	mov	r7, r1
  402880:	4616      	mov	r6, r2
  402882:	b9b8      	cbnz	r0, 4028b4 <hif_receive+0x48>
	{
		if(isDone)
  402884:	b14c      	cbz	r4, 40289a <hif_receive+0x2e>
		{
			gu8HifSizeDone = 1;
  402886:	2201      	movs	r2, #1
  402888:	4b32      	ldr	r3, [pc, #200]	; (402954 <hif_receive+0xe8>)
  40288a:	701a      	strb	r2, [r3, #0]
			
			/* set RX done */
			ret = hif_set_rx_done();
  40288c:	4b32      	ldr	r3, [pc, #200]	; (402958 <hif_receive+0xec>)
  40288e:	4798      	blx	r3
  402890:	4603      	mov	r3, r0



ERR1:
	return ret;
}
  402892:	4618      	mov	r0, r3
  402894:	b003      	add	sp, #12
  402896:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			M2M_ERR(" hif_receive: Invalid argument\n");
  40289a:	f240 2269 	movw	r2, #617	; 0x269
  40289e:	492f      	ldr	r1, [pc, #188]	; (40295c <hif_receive+0xf0>)
  4028a0:	482f      	ldr	r0, [pc, #188]	; (402960 <hif_receive+0xf4>)
  4028a2:	4c30      	ldr	r4, [pc, #192]	; (402964 <hif_receive+0xf8>)
  4028a4:	47a0      	blx	r4
  4028a6:	4830      	ldr	r0, [pc, #192]	; (402968 <hif_receive+0xfc>)
  4028a8:	47a0      	blx	r4
  4028aa:	4830      	ldr	r0, [pc, #192]	; (40296c <hif_receive+0x100>)
  4028ac:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  4028ae:	f06f 030b 	mvn.w	r3, #11
  4028b2:	e7ee      	b.n	402892 <hif_receive+0x26>
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
  4028b4:	4669      	mov	r1, sp
  4028b6:	f241 0070 	movw	r0, #4208	; 0x1070
  4028ba:	4b2d      	ldr	r3, [pc, #180]	; (402970 <hif_receive+0x104>)
  4028bc:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  4028be:	4603      	mov	r3, r0
  4028c0:	2800      	cmp	r0, #0
  4028c2:	d1e6      	bne.n	402892 <hif_receive+0x26>
	size = (uint16)((reg >> 2) & 0xfff);
  4028c4:	f8dd 8000 	ldr.w	r8, [sp]
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1,&address);
  4028c8:	a901      	add	r1, sp, #4
  4028ca:	f241 0084 	movw	r0, #4228	; 0x1084
  4028ce:	4b28      	ldr	r3, [pc, #160]	; (402970 <hif_receive+0x104>)
  4028d0:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  4028d2:	4603      	mov	r3, r0
  4028d4:	2800      	cmp	r0, #0
  4028d6:	d1dc      	bne.n	402892 <hif_receive+0x26>
	size = (uint16)((reg >> 2) & 0xfff);
  4028d8:	f3c8 088b 	ubfx	r8, r8, #2, #12
	if(u16Sz > size)
  4028dc:	4546      	cmp	r6, r8
  4028de:	d81c      	bhi.n	40291a <hif_receive+0xae>
	if((u32Addr < address)||((u32Addr + u16Sz)>(address+size)))
  4028e0:	9b01      	ldr	r3, [sp, #4]
  4028e2:	429d      	cmp	r5, r3
  4028e4:	d328      	bcc.n	402938 <hif_receive+0xcc>
  4028e6:	eb05 0906 	add.w	r9, r5, r6
  4028ea:	4443      	add	r3, r8
  4028ec:	4599      	cmp	r9, r3
  4028ee:	d823      	bhi.n	402938 <hif_receive+0xcc>
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
  4028f0:	4632      	mov	r2, r6
  4028f2:	4639      	mov	r1, r7
  4028f4:	4628      	mov	r0, r5
  4028f6:	4b1f      	ldr	r3, [pc, #124]	; (402974 <hif_receive+0x108>)
  4028f8:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  4028fa:	4603      	mov	r3, r0
  4028fc:	2800      	cmp	r0, #0
  4028fe:	d1c8      	bne.n	402892 <hif_receive+0x26>
	if((((address + size) - (u32Addr + u16Sz)) <= 0) || isDone)
  402900:	9a01      	ldr	r2, [sp, #4]
  402902:	4490      	add	r8, r2
  402904:	45c8      	cmp	r8, r9
  402906:	d001      	beq.n	40290c <hif_receive+0xa0>
  402908:	2c00      	cmp	r4, #0
  40290a:	d0c2      	beq.n	402892 <hif_receive+0x26>
		gu8HifSizeDone = 1;
  40290c:	2201      	movs	r2, #1
  40290e:	4b11      	ldr	r3, [pc, #68]	; (402954 <hif_receive+0xe8>)
  402910:	701a      	strb	r2, [r3, #0]
		ret = hif_set_rx_done();
  402912:	4b11      	ldr	r3, [pc, #68]	; (402958 <hif_receive+0xec>)
  402914:	4798      	blx	r3
  402916:	4603      	mov	r3, r0
  402918:	e7bb      	b.n	402892 <hif_receive+0x26>
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%d><%d>\n",u16Sz, size);
  40291a:	f240 227a 	movw	r2, #634	; 0x27a
  40291e:	490f      	ldr	r1, [pc, #60]	; (40295c <hif_receive+0xf0>)
  402920:	480f      	ldr	r0, [pc, #60]	; (402960 <hif_receive+0xf4>)
  402922:	4c10      	ldr	r4, [pc, #64]	; (402964 <hif_receive+0xf8>)
  402924:	47a0      	blx	r4
  402926:	4642      	mov	r2, r8
  402928:	4631      	mov	r1, r6
  40292a:	4813      	ldr	r0, [pc, #76]	; (402978 <hif_receive+0x10c>)
  40292c:	47a0      	blx	r4
  40292e:	480f      	ldr	r0, [pc, #60]	; (40296c <hif_receive+0x100>)
  402930:	47a0      	blx	r4
		ret = M2M_ERR_FAIL;
  402932:	f06f 030b 	mvn.w	r3, #11
		goto ERR1;
  402936:	e7ac      	b.n	402892 <hif_receive+0x26>
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
  402938:	f44f 7220 	mov.w	r2, #640	; 0x280
  40293c:	4907      	ldr	r1, [pc, #28]	; (40295c <hif_receive+0xf0>)
  40293e:	4808      	ldr	r0, [pc, #32]	; (402960 <hif_receive+0xf4>)
  402940:	4c08      	ldr	r4, [pc, #32]	; (402964 <hif_receive+0xf8>)
  402942:	47a0      	blx	r4
  402944:	480d      	ldr	r0, [pc, #52]	; (40297c <hif_receive+0x110>)
  402946:	47a0      	blx	r4
  402948:	4808      	ldr	r0, [pc, #32]	; (40296c <hif_receive+0x100>)
  40294a:	47a0      	blx	r4
		ret = M2M_ERR_FAIL;
  40294c:	f06f 030b 	mvn.w	r3, #11
		goto ERR1;
  402950:	e79f      	b.n	402892 <hif_receive+0x26>
  402952:	bf00      	nop
  402954:	2040c332 	.word	0x2040c332
  402958:	00402255 	.word	0x00402255
  40295c:	0040c5f0 	.word	0x0040c5f0
  402960:	0040c59c 	.word	0x0040c59c
  402964:	00406161 	.word	0x00406161
  402968:	0040c76c 	.word	0x0040c76c
  40296c:	0040c5c8 	.word	0x0040c5c8
  402970:	00403541 	.word	0x00403541
  402974:	00403559 	.word	0x00403559
  402978:	0040c78c 	.word	0x0040c78c
  40297c:	0040c7d0 	.word	0x0040c7d0

00402980 <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
  402980:	b538      	push	{r3, r4, r5, lr}
	sint8 ret = M2M_SUCCESS;
	switch(u8Grp)
  402982:	1e43      	subs	r3, r0, #1
  402984:	2b06      	cmp	r3, #6
  402986:	d81d      	bhi.n	4029c4 <hif_register_cb+0x44>
  402988:	e8df f003 	tbb	[pc, r3]
  40298c:	0c100408 	.word	0x0c100408
  402990:	141c      	.short	0x141c
  402992:	18          	.byte	0x18
  402993:	00          	.byte	0x00
	{
		case M2M_REQ_GROUP_IP:
			pfIpCb = fn;
  402994:	4b13      	ldr	r3, [pc, #76]	; (4029e4 <hif_register_cb+0x64>)
  402996:	6019      	str	r1, [r3, #0]
	sint8 ret = M2M_SUCCESS;
  402998:	2000      	movs	r0, #0
			break;
  40299a:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_WIFI:
			pfWifiCb = fn;
  40299c:	4b12      	ldr	r3, [pc, #72]	; (4029e8 <hif_register_cb+0x68>)
  40299e:	6019      	str	r1, [r3, #0]
	sint8 ret = M2M_SUCCESS;
  4029a0:	2000      	movs	r0, #0
			break;
  4029a2:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_OTA:
			pfOtaCb = fn;
  4029a4:	4b11      	ldr	r3, [pc, #68]	; (4029ec <hif_register_cb+0x6c>)
  4029a6:	6019      	str	r1, [r3, #0]
	sint8 ret = M2M_SUCCESS;
  4029a8:	2000      	movs	r0, #0
			break;
  4029aa:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_HIF:
			pfHifCb = fn;
  4029ac:	4b10      	ldr	r3, [pc, #64]	; (4029f0 <hif_register_cb+0x70>)
  4029ae:	6019      	str	r1, [r3, #0]
	sint8 ret = M2M_SUCCESS;
  4029b0:	2000      	movs	r0, #0
			break;
  4029b2:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_CRYPTO:
			pfCryptoCb = fn;
  4029b4:	4b0f      	ldr	r3, [pc, #60]	; (4029f4 <hif_register_cb+0x74>)
  4029b6:	6019      	str	r1, [r3, #0]
	sint8 ret = M2M_SUCCESS;
  4029b8:	2000      	movs	r0, #0
			break;
  4029ba:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_SIGMA:
			pfSigmaCb = fn;
  4029bc:	4b0e      	ldr	r3, [pc, #56]	; (4029f8 <hif_register_cb+0x78>)
  4029be:	6019      	str	r1, [r3, #0]
	sint8 ret = M2M_SUCCESS;
  4029c0:	2000      	movs	r0, #0
			break;
  4029c2:	bd38      	pop	{r3, r4, r5, pc}
  4029c4:	4604      	mov	r4, r0
		default:
			M2M_ERR("GRp ? %d\n",u8Grp);
  4029c6:	f240 22b9 	movw	r2, #697	; 0x2b9
  4029ca:	490c      	ldr	r1, [pc, #48]	; (4029fc <hif_register_cb+0x7c>)
  4029cc:	480c      	ldr	r0, [pc, #48]	; (402a00 <hif_register_cb+0x80>)
  4029ce:	4d0d      	ldr	r5, [pc, #52]	; (402a04 <hif_register_cb+0x84>)
  4029d0:	47a8      	blx	r5
  4029d2:	4621      	mov	r1, r4
  4029d4:	480c      	ldr	r0, [pc, #48]	; (402a08 <hif_register_cb+0x88>)
  4029d6:	47a8      	blx	r5
  4029d8:	480c      	ldr	r0, [pc, #48]	; (402a0c <hif_register_cb+0x8c>)
  4029da:	47a8      	blx	r5
			ret = M2M_ERR_FAIL;
  4029dc:	f06f 000b 	mvn.w	r0, #11
			break;
	}
	return ret;
}
  4029e0:	bd38      	pop	{r3, r4, r5, pc}
  4029e2:	bf00      	nop
  4029e4:	2040c33c 	.word	0x2040c33c
  4029e8:	2040c348 	.word	0x2040c348
  4029ec:	2040c340 	.word	0x2040c340
  4029f0:	2040c338 	.word	0x2040c338
  4029f4:	2040c334 	.word	0x2040c334
  4029f8:	2040c344 	.word	0x2040c344
  4029fc:	0040c5fc 	.word	0x0040c5fc
  402a00:	0040c59c 	.word	0x0040c59c
  402a04:	00406161 	.word	0x00406161
  402a08:	0040c814 	.word	0x0040c814
  402a0c:	0040c5c8 	.word	0x0040c5c8

00402a10 <hif_init>:
{
  402a10:	b510      	push	{r4, lr}
	pfWifiCb = NULL;
  402a12:	2400      	movs	r4, #0
  402a14:	4b09      	ldr	r3, [pc, #36]	; (402a3c <hif_init+0x2c>)
  402a16:	601c      	str	r4, [r3, #0]
	pfIpCb = NULL;
  402a18:	4b09      	ldr	r3, [pc, #36]	; (402a40 <hif_init+0x30>)
  402a1a:	601c      	str	r4, [r3, #0]
	gu8ChipSleep = 0;
  402a1c:	4b09      	ldr	r3, [pc, #36]	; (402a44 <hif_init+0x34>)
  402a1e:	701c      	strb	r4, [r3, #0]
	gu8ChipMode = M2M_NO_PS;
  402a20:	4b09      	ldr	r3, [pc, #36]	; (402a48 <hif_init+0x38>)
  402a22:	701c      	strb	r4, [r3, #0]
	gu8Interrupt = 0;
  402a24:	4b09      	ldr	r3, [pc, #36]	; (402a4c <hif_init+0x3c>)
  402a26:	701c      	strb	r4, [r3, #0]
	nm_bsp_register_isr(isr);
  402a28:	4809      	ldr	r0, [pc, #36]	; (402a50 <hif_init+0x40>)
  402a2a:	4b0a      	ldr	r3, [pc, #40]	; (402a54 <hif_init+0x44>)
  402a2c:	4798      	blx	r3
	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
  402a2e:	490a      	ldr	r1, [pc, #40]	; (402a58 <hif_init+0x48>)
  402a30:	2003      	movs	r0, #3
  402a32:	4b0a      	ldr	r3, [pc, #40]	; (402a5c <hif_init+0x4c>)
  402a34:	4798      	blx	r3
}
  402a36:	4620      	mov	r0, r4
  402a38:	bd10      	pop	{r4, pc}
  402a3a:	bf00      	nop
  402a3c:	2040c348 	.word	0x2040c348
  402a40:	2040c33c 	.word	0x2040c33c
  402a44:	2040c331 	.word	0x2040c331
  402a48:	2040c330 	.word	0x2040c330
  402a4c:	2040c333 	.word	0x2040c333
  402a50:	00402241 	.word	0x00402241
  402a54:	00401f2d 	.word	0x00401f2d
  402a58:	00402251 	.word	0x00402251
  402a5c:	00402981 	.word	0x00402981

00402a60 <m2m_wifi_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
  402a60:	b530      	push	{r4, r5, lr}
  402a62:	b09f      	sub	sp, #124	; 0x7c
  402a64:	4615      	mov	r5, r2
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
  402a66:	282c      	cmp	r0, #44	; 0x2c
  402a68:	d02e      	beq.n	402ac8 <m2m_wifi_cb+0x68>
  402a6a:	4604      	mov	r4, r0
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
  402a6c:	281b      	cmp	r0, #27
  402a6e:	d03b      	beq.n	402ae8 <m2m_wifi_cb+0x88>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
  402a70:	2806      	cmp	r0, #6
  402a72:	d049      	beq.n	402b08 <m2m_wifi_cb+0xa8>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
  402a74:	280e      	cmp	r0, #14
  402a76:	d025      	beq.n	402ac4 <m2m_wifi_cb+0x64>
			if (app_wifi_recover_cb)
				app_wifi_recover_cb(strState.u8CurrState);
		}
#endif
	}
	else if (u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
  402a78:	2832      	cmp	r0, #50	; 0x32
  402a7a:	d055      	beq.n	402b28 <m2m_wifi_cb+0xc8>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
		}
	}
	else if (u8OpCode == M2M_WIFI_REQ_WPS)
  402a7c:	282f      	cmp	r0, #47	; 0x2f
  402a7e:	d063      	beq.n	402b48 <m2m_wifi_cb+0xe8>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
  402a80:	2834      	cmp	r0, #52	; 0x34
  402a82:	d076      	beq.n	402b72 <m2m_wifi_cb+0x112>
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);

		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
  402a84:	2811      	cmp	r0, #17
  402a86:	f000 8093 	beq.w	402bb0 <m2m_wifi_cb+0x150>
			gu8ChNum = strState.u8NumofCh;
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
  402a8a:	2813      	cmp	r0, #19
  402a8c:	f000 80a8 	beq.w	402be0 <m2m_wifi_cb+0x180>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
  402a90:	2804      	cmp	r0, #4
  402a92:	f000 80b7 	beq.w	402c04 <m2m_wifi_cb+0x1a4>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
  402a96:	2865      	cmp	r0, #101	; 0x65
  402a98:	f000 80c6 	beq.w	402c28 <m2m_wifi_cb+0x1c8>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
  402a9c:	2809      	cmp	r0, #9
  402a9e:	f000 80d5 	beq.w	402c4c <m2m_wifi_cb+0x1ec>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
  402aa2:	282a      	cmp	r0, #42	; 0x2a
  402aa4:	f000 80e4 	beq.w	402c70 <m2m_wifi_cb+0x210>
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
		}
	}
	
	else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
  402aa8:	2820      	cmp	r0, #32
  402aaa:	f000 80f3 	beq.w	402c94 <m2m_wifi_cb+0x234>
		}
	}
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
  402aae:	f44f 7295 	mov.w	r2, #298	; 0x12a
  402ab2:	4986      	ldr	r1, [pc, #536]	; (402ccc <m2m_wifi_cb+0x26c>)
  402ab4:	4886      	ldr	r0, [pc, #536]	; (402cd0 <m2m_wifi_cb+0x270>)
  402ab6:	4d87      	ldr	r5, [pc, #540]	; (402cd4 <m2m_wifi_cb+0x274>)
  402ab8:	47a8      	blx	r5
  402aba:	4621      	mov	r1, r4
  402abc:	4886      	ldr	r0, [pc, #536]	; (402cd8 <m2m_wifi_cb+0x278>)
  402abe:	47a8      	blx	r5
  402ac0:	4886      	ldr	r0, [pc, #536]	; (402cdc <m2m_wifi_cb+0x27c>)
  402ac2:	47a8      	blx	r5
	}
}
  402ac4:	b01f      	add	sp, #124	; 0x7c
  402ac6:	bd30      	pop	{r4, r5, pc}
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
  402ac8:	2300      	movs	r3, #0
  402aca:	2204      	movs	r2, #4
  402acc:	a903      	add	r1, sp, #12
  402ace:	4628      	mov	r0, r5
  402ad0:	4c83      	ldr	r4, [pc, #524]	; (402ce0 <m2m_wifi_cb+0x280>)
  402ad2:	47a0      	blx	r4
  402ad4:	2800      	cmp	r0, #0
  402ad6:	d1f5      	bne.n	402ac4 <m2m_wifi_cb+0x64>
			if (gpfAppWifiCb)
  402ad8:	4b82      	ldr	r3, [pc, #520]	; (402ce4 <m2m_wifi_cb+0x284>)
  402ada:	681b      	ldr	r3, [r3, #0]
  402adc:	2b00      	cmp	r3, #0
  402ade:	d0f1      	beq.n	402ac4 <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
  402ae0:	a903      	add	r1, sp, #12
  402ae2:	202c      	movs	r0, #44	; 0x2c
  402ae4:	4798      	blx	r3
  402ae6:	e7ed      	b.n	402ac4 <m2m_wifi_cb+0x64>
		if (hif_receive(u32Addr, (uint8*) &strSysTime,sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
  402ae8:	2300      	movs	r3, #0
  402aea:	2208      	movs	r2, #8
  402aec:	a903      	add	r1, sp, #12
  402aee:	4628      	mov	r0, r5
  402af0:	4c7b      	ldr	r4, [pc, #492]	; (402ce0 <m2m_wifi_cb+0x280>)
  402af2:	47a0      	blx	r4
  402af4:	2800      	cmp	r0, #0
  402af6:	d1e5      	bne.n	402ac4 <m2m_wifi_cb+0x64>
			if (gpfAppWifiCb)
  402af8:	4b7a      	ldr	r3, [pc, #488]	; (402ce4 <m2m_wifi_cb+0x284>)
  402afa:	681b      	ldr	r3, [r3, #0]
  402afc:	2b00      	cmp	r3, #0
  402afe:	d0e1      	beq.n	402ac4 <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
  402b00:	a903      	add	r1, sp, #12
  402b02:	201b      	movs	r0, #27
  402b04:	4798      	blx	r3
  402b06:	e7dd      	b.n	402ac4 <m2m_wifi_cb+0x64>
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
  402b08:	2301      	movs	r3, #1
  402b0a:	2230      	movs	r2, #48	; 0x30
  402b0c:	a903      	add	r1, sp, #12
  402b0e:	4628      	mov	r0, r5
  402b10:	4c73      	ldr	r4, [pc, #460]	; (402ce0 <m2m_wifi_cb+0x280>)
  402b12:	47a0      	blx	r4
  402b14:	2800      	cmp	r0, #0
  402b16:	d1d5      	bne.n	402ac4 <m2m_wifi_cb+0x64>
			if(gpfAppWifiCb)
  402b18:	4b72      	ldr	r3, [pc, #456]	; (402ce4 <m2m_wifi_cb+0x284>)
  402b1a:	681b      	ldr	r3, [r3, #0]
  402b1c:	2b00      	cmp	r3, #0
  402b1e:	d0d1      	beq.n	402ac4 <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
  402b20:	a903      	add	r1, sp, #12
  402b22:	2006      	movs	r0, #6
  402b24:	4798      	blx	r3
  402b26:	e7cd      	b.n	402ac4 <m2m_wifi_cb+0x64>
		if (hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
  402b28:	2300      	movs	r3, #0
  402b2a:	2210      	movs	r2, #16
  402b2c:	a903      	add	r1, sp, #12
  402b2e:	4628      	mov	r0, r5
  402b30:	4c6b      	ldr	r4, [pc, #428]	; (402ce0 <m2m_wifi_cb+0x280>)
  402b32:	47a0      	blx	r4
  402b34:	2800      	cmp	r0, #0
  402b36:	d1c5      	bne.n	402ac4 <m2m_wifi_cb+0x64>
			if (gpfAppWifiCb)
  402b38:	4b6a      	ldr	r3, [pc, #424]	; (402ce4 <m2m_wifi_cb+0x284>)
  402b3a:	681b      	ldr	r3, [r3, #0]
  402b3c:	2b00      	cmp	r3, #0
  402b3e:	d0c1      	beq.n	402ac4 <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
  402b40:	a903      	add	r1, sp, #12
  402b42:	2032      	movs	r0, #50	; 0x32
  402b44:	4798      	blx	r3
  402b46:	e7bd      	b.n	402ac4 <m2m_wifi_cb+0x64>
		m2m_memset((uint8*)&strWps,0,sizeof(tstrM2MWPSInfo));
  402b48:	2264      	movs	r2, #100	; 0x64
  402b4a:	2100      	movs	r1, #0
  402b4c:	a803      	add	r0, sp, #12
  402b4e:	4b66      	ldr	r3, [pc, #408]	; (402ce8 <m2m_wifi_cb+0x288>)
  402b50:	4798      	blx	r3
		if(hif_receive(u32Addr, (uint8*)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
  402b52:	2300      	movs	r3, #0
  402b54:	2264      	movs	r2, #100	; 0x64
  402b56:	a903      	add	r1, sp, #12
  402b58:	4628      	mov	r0, r5
  402b5a:	4c61      	ldr	r4, [pc, #388]	; (402ce0 <m2m_wifi_cb+0x280>)
  402b5c:	47a0      	blx	r4
  402b5e:	2800      	cmp	r0, #0
  402b60:	d1b0      	bne.n	402ac4 <m2m_wifi_cb+0x64>
			if (gpfAppWifiCb)
  402b62:	4b60      	ldr	r3, [pc, #384]	; (402ce4 <m2m_wifi_cb+0x284>)
  402b64:	681b      	ldr	r3, [r3, #0]
  402b66:	2b00      	cmp	r3, #0
  402b68:	d0ac      	beq.n	402ac4 <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
  402b6a:	a903      	add	r1, sp, #12
  402b6c:	202f      	movs	r0, #47	; 0x2f
  402b6e:	4798      	blx	r3
  402b70:	e7a8      	b.n	402ac4 <m2m_wifi_cb+0x64>
		if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
  402b72:	2300      	movs	r3, #0
  402b74:	2204      	movs	r2, #4
  402b76:	a903      	add	r1, sp, #12
  402b78:	4628      	mov	r0, r5
  402b7a:	4c59      	ldr	r4, [pc, #356]	; (402ce0 <m2m_wifi_cb+0x280>)
  402b7c:	47a0      	blx	r4
  402b7e:	2800      	cmp	r0, #0
  402b80:	d1a0      	bne.n	402ac4 <m2m_wifi_cb+0x64>
			M2M_INFO("Conflicted IP \" %u.%u.%u.%u \" \n", 
  402b82:	485a      	ldr	r0, [pc, #360]	; (402cec <m2m_wifi_cb+0x28c>)
  402b84:	4c53      	ldr	r4, [pc, #332]	; (402cd4 <m2m_wifi_cb+0x274>)
  402b86:	47a0      	blx	r4
  402b88:	9903      	ldr	r1, [sp, #12]
  402b8a:	b2cb      	uxtb	r3, r1
  402b8c:	9300      	str	r3, [sp, #0]
  402b8e:	f3c1 2307 	ubfx	r3, r1, #8, #8
  402b92:	f3c1 4207 	ubfx	r2, r1, #16, #8
  402b96:	0e09      	lsrs	r1, r1, #24
  402b98:	4855      	ldr	r0, [pc, #340]	; (402cf0 <m2m_wifi_cb+0x290>)
  402b9a:	47a0      	blx	r4
  402b9c:	484f      	ldr	r0, [pc, #316]	; (402cdc <m2m_wifi_cb+0x27c>)
  402b9e:	47a0      	blx	r4
			if (gpfAppWifiCb)
  402ba0:	4b50      	ldr	r3, [pc, #320]	; (402ce4 <m2m_wifi_cb+0x284>)
  402ba2:	681b      	ldr	r3, [r3, #0]
  402ba4:	2b00      	cmp	r3, #0
  402ba6:	d08d      	beq.n	402ac4 <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
  402ba8:	2100      	movs	r1, #0
  402baa:	2034      	movs	r0, #52	; 0x34
  402bac:	4798      	blx	r3
  402bae:	e789      	b.n	402ac4 <m2m_wifi_cb+0x64>
		gu8scanInProgress = 0;
  402bb0:	2300      	movs	r3, #0
  402bb2:	4a50      	ldr	r2, [pc, #320]	; (402cf4 <m2m_wifi_cb+0x294>)
  402bb4:	7013      	strb	r3, [r2, #0]
		if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
  402bb6:	2204      	movs	r2, #4
  402bb8:	a903      	add	r1, sp, #12
  402bba:	4628      	mov	r0, r5
  402bbc:	4c48      	ldr	r4, [pc, #288]	; (402ce0 <m2m_wifi_cb+0x280>)
  402bbe:	47a0      	blx	r4
  402bc0:	2800      	cmp	r0, #0
  402bc2:	f47f af7f 	bne.w	402ac4 <m2m_wifi_cb+0x64>
			gu8ChNum = strState.u8NumofCh;
  402bc6:	f89d 200c 	ldrb.w	r2, [sp, #12]
  402bca:	4b4b      	ldr	r3, [pc, #300]	; (402cf8 <m2m_wifi_cb+0x298>)
  402bcc:	701a      	strb	r2, [r3, #0]
			if (gpfAppWifiCb)
  402bce:	4b45      	ldr	r3, [pc, #276]	; (402ce4 <m2m_wifi_cb+0x284>)
  402bd0:	681b      	ldr	r3, [r3, #0]
  402bd2:	2b00      	cmp	r3, #0
  402bd4:	f43f af76 	beq.w	402ac4 <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
  402bd8:	a903      	add	r1, sp, #12
  402bda:	2011      	movs	r0, #17
  402bdc:	4798      	blx	r3
  402bde:	e771      	b.n	402ac4 <m2m_wifi_cb+0x64>
		if(hif_receive(u32Addr, (uint8*)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
  402be0:	2300      	movs	r3, #0
  402be2:	222c      	movs	r2, #44	; 0x2c
  402be4:	a903      	add	r1, sp, #12
  402be6:	4628      	mov	r0, r5
  402be8:	4c3d      	ldr	r4, [pc, #244]	; (402ce0 <m2m_wifi_cb+0x280>)
  402bea:	47a0      	blx	r4
  402bec:	2800      	cmp	r0, #0
  402bee:	f47f af69 	bne.w	402ac4 <m2m_wifi_cb+0x64>
			if (gpfAppWifiCb)
  402bf2:	4b3c      	ldr	r3, [pc, #240]	; (402ce4 <m2m_wifi_cb+0x284>)
  402bf4:	681b      	ldr	r3, [r3, #0]
  402bf6:	2b00      	cmp	r3, #0
  402bf8:	f43f af64 	beq.w	402ac4 <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
  402bfc:	a903      	add	r1, sp, #12
  402bfe:	2013      	movs	r0, #19
  402c00:	4798      	blx	r3
  402c02:	e75f      	b.n	402ac4 <m2m_wifi_cb+0x64>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
  402c04:	2300      	movs	r3, #0
  402c06:	2204      	movs	r2, #4
  402c08:	a91c      	add	r1, sp, #112	; 0x70
  402c0a:	4628      	mov	r0, r5
  402c0c:	4c34      	ldr	r4, [pc, #208]	; (402ce0 <m2m_wifi_cb+0x280>)
  402c0e:	47a0      	blx	r4
  402c10:	2800      	cmp	r0, #0
  402c12:	f47f af57 	bne.w	402ac4 <m2m_wifi_cb+0x64>
			if (gpfAppWifiCb)
  402c16:	4b33      	ldr	r3, [pc, #204]	; (402ce4 <m2m_wifi_cb+0x284>)
  402c18:	681b      	ldr	r3, [r3, #0]
  402c1a:	2b00      	cmp	r3, #0
  402c1c:	f43f af52 	beq.w	402ac4 <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
  402c20:	a91c      	add	r1, sp, #112	; 0x70
  402c22:	2004      	movs	r0, #4
  402c24:	4798      	blx	r3
  402c26:	e74d      	b.n	402ac4 <m2m_wifi_cb+0x64>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
  402c28:	2300      	movs	r3, #0
  402c2a:	2204      	movs	r2, #4
  402c2c:	a91c      	add	r1, sp, #112	; 0x70
  402c2e:	4628      	mov	r0, r5
  402c30:	4c2b      	ldr	r4, [pc, #172]	; (402ce0 <m2m_wifi_cb+0x280>)
  402c32:	47a0      	blx	r4
  402c34:	2800      	cmp	r0, #0
  402c36:	f47f af45 	bne.w	402ac4 <m2m_wifi_cb+0x64>
			if (gpfAppWifiCb)
  402c3a:	4b2a      	ldr	r3, [pc, #168]	; (402ce4 <m2m_wifi_cb+0x284>)
  402c3c:	681b      	ldr	r3, [r3, #0]
  402c3e:	2b00      	cmp	r3, #0
  402c40:	f43f af40 	beq.w	402ac4 <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
  402c44:	a91c      	add	r1, sp, #112	; 0x70
  402c46:	2065      	movs	r0, #101	; 0x65
  402c48:	4798      	blx	r3
  402c4a:	e73b      	b.n	402ac4 <m2m_wifi_cb+0x64>
		if(hif_receive(u32Addr, (uint8*)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
  402c4c:	2301      	movs	r3, #1
  402c4e:	2264      	movs	r2, #100	; 0x64
  402c50:	a903      	add	r1, sp, #12
  402c52:	4628      	mov	r0, r5
  402c54:	4c22      	ldr	r4, [pc, #136]	; (402ce0 <m2m_wifi_cb+0x280>)
  402c56:	47a0      	blx	r4
  402c58:	2800      	cmp	r0, #0
  402c5a:	f47f af33 	bne.w	402ac4 <m2m_wifi_cb+0x64>
			if(gpfAppWifiCb)
  402c5e:	4b21      	ldr	r3, [pc, #132]	; (402ce4 <m2m_wifi_cb+0x284>)
  402c60:	681b      	ldr	r3, [r3, #0]
  402c62:	2b00      	cmp	r3, #0
  402c64:	f43f af2e 	beq.w	402ac4 <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
  402c68:	a903      	add	r1, sp, #12
  402c6a:	2009      	movs	r0, #9
  402c6c:	4798      	blx	r3
  402c6e:	e729      	b.n	402ac4 <m2m_wifi_cb+0x64>
		if(hif_receive(u32Addr, (uint8*)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
  402c70:	2301      	movs	r3, #1
  402c72:	2204      	movs	r2, #4
  402c74:	a903      	add	r1, sp, #12
  402c76:	4628      	mov	r0, r5
  402c78:	4c19      	ldr	r4, [pc, #100]	; (402ce0 <m2m_wifi_cb+0x280>)
  402c7a:	47a0      	blx	r4
  402c7c:	2800      	cmp	r0, #0
  402c7e:	f47f af21 	bne.w	402ac4 <m2m_wifi_cb+0x64>
			if(gpfAppWifiCb)
  402c82:	4b18      	ldr	r3, [pc, #96]	; (402ce4 <m2m_wifi_cb+0x284>)
  402c84:	681b      	ldr	r3, [r3, #0]
  402c86:	2b00      	cmp	r3, #0
  402c88:	f43f af1c 	beq.w	402ac4 <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
  402c8c:	a903      	add	r1, sp, #12
  402c8e:	202a      	movs	r0, #42	; 0x2a
  402c90:	4798      	blx	r3
  402c92:	e717      	b.n	402ac4 <m2m_wifi_cb+0x64>
		if(hif_receive(u32Addr, (uint8*)&strPrng,sizeof(tstrPrng), 0) == M2M_SUCCESS)
  402c94:	2300      	movs	r3, #0
  402c96:	2208      	movs	r2, #8
  402c98:	a903      	add	r1, sp, #12
  402c9a:	4628      	mov	r0, r5
  402c9c:	4c10      	ldr	r4, [pc, #64]	; (402ce0 <m2m_wifi_cb+0x280>)
  402c9e:	47a0      	blx	r4
  402ca0:	2800      	cmp	r0, #0
  402ca2:	f47f af0f 	bne.w	402ac4 <m2m_wifi_cb+0x64>
			if(hif_receive(u32Addr + sizeof(tstrPrng),strPrng.pu8RngBuff,strPrng.u16PrngSize, 1) == M2M_SUCCESS)
  402ca6:	2301      	movs	r3, #1
  402ca8:	f8bd 2010 	ldrh.w	r2, [sp, #16]
  402cac:	9903      	ldr	r1, [sp, #12]
  402cae:	f105 0008 	add.w	r0, r5, #8
  402cb2:	47a0      	blx	r4
  402cb4:	2800      	cmp	r0, #0
  402cb6:	f47f af05 	bne.w	402ac4 <m2m_wifi_cb+0x64>
				if(gpfAppWifiCb)
  402cba:	4b0a      	ldr	r3, [pc, #40]	; (402ce4 <m2m_wifi_cb+0x284>)
  402cbc:	681b      	ldr	r3, [r3, #0]
  402cbe:	2b00      	cmp	r3, #0
  402cc0:	f43f af00 	beq.w	402ac4 <m2m_wifi_cb+0x64>
					gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG,&strPrng);
  402cc4:	a903      	add	r1, sp, #12
  402cc6:	2020      	movs	r0, #32
  402cc8:	4798      	blx	r3
  402cca:	e6fb      	b.n	402ac4 <m2m_wifi_cb+0x64>
  402ccc:	0040c840 	.word	0x0040c840
  402cd0:	0040c59c 	.word	0x0040c59c
  402cd4:	00406161 	.word	0x00406161
  402cd8:	0040c89c 	.word	0x0040c89c
  402cdc:	0040c5c8 	.word	0x0040c5c8
  402ce0:	0040286d 	.word	0x0040286d
  402ce4:	2040c34c 	.word	0x2040c34c
  402ce8:	00402219 	.word	0x00402219
  402cec:	0040c870 	.word	0x0040c870
  402cf0:	0040c87c 	.word	0x0040c87c
  402cf4:	2040c351 	.word	0x2040c351
  402cf8:	2040c350 	.word	0x2040c350

00402cfc <m2m_wifi_init>:
	}	
	return s8Ret;
}

sint8 m2m_wifi_init(tstrWifiInitParam * param)
{
  402cfc:	b5f0      	push	{r4, r5, r6, r7, lr}
  402cfe:	b08b      	sub	sp, #44	; 0x2c
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
  402d00:	2301      	movs	r3, #1
  402d02:	f88d 3007 	strb.w	r3, [sp, #7]
	
	if(param == NULL) {
  402d06:	2800      	cmp	r0, #0
  402d08:	d050      	beq.n	402dac <m2m_wifi_init+0xb0>
		ret = M2M_ERR_FAIL;
		goto _EXIT0;
	}
	
	gpfAppWifiCb = param->pfAppWifiCb;
  402d0a:	6802      	ldr	r2, [r0, #0]
  402d0c:	4b29      	ldr	r3, [pc, #164]	; (402db4 <m2m_wifi_init+0xb8>)
  402d0e:	601a      	str	r2, [r3, #0]
#endif /* ETH_MODE */

#ifdef CONF_MGMT
	gpfAppMonCb  = param->pfAppMonCb;
#endif
	gu8scanInProgress = 0;
  402d10:	2200      	movs	r2, #0
  402d12:	4b29      	ldr	r3, [pc, #164]	; (402db8 <m2m_wifi_init+0xbc>)
  402d14:	701a      	strb	r2, [r3, #0]
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
  402d16:	f10d 0007 	add.w	r0, sp, #7
  402d1a:	4b28      	ldr	r3, [pc, #160]	; (402dbc <m2m_wifi_init+0xc0>)
  402d1c:	4798      	blx	r3
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
  402d1e:	4604      	mov	r4, r0
  402d20:	b110      	cbz	r0, 402d28 <m2m_wifi_init+0x2c>

_EXIT1:
	nm_drv_deinit(NULL);
_EXIT0:
	return ret;
}
  402d22:	4620      	mov	r0, r4
  402d24:	b00b      	add	sp, #44	; 0x2c
  402d26:	bdf0      	pop	{r4, r5, r6, r7, pc}
	ret = hif_init(NULL);
  402d28:	4b25      	ldr	r3, [pc, #148]	; (402dc0 <m2m_wifi_init+0xc4>)
  402d2a:	4798      	blx	r3
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
  402d2c:	4604      	mov	r4, r0
  402d2e:	2800      	cmp	r0, #0
  402d30:	d138      	bne.n	402da4 <m2m_wifi_init+0xa8>
	hif_register_cb(M2M_REQ_GROUP_WIFI,m2m_wifi_cb);
  402d32:	4924      	ldr	r1, [pc, #144]	; (402dc4 <m2m_wifi_init+0xc8>)
  402d34:	2001      	movs	r0, #1
  402d36:	4b24      	ldr	r3, [pc, #144]	; (402dc8 <m2m_wifi_init+0xcc>)
  402d38:	4798      	blx	r3
	ret = nm_get_firmware_info(&strtmp);
  402d3a:	a802      	add	r0, sp, #8
  402d3c:	4b23      	ldr	r3, [pc, #140]	; (402dcc <m2m_wifi_init+0xd0>)
  402d3e:	4798      	blx	r3
  402d40:	4604      	mov	r4, r0
	M2M_INFO("Firmware ver   : %u.%u.%u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch);
  402d42:	4f23      	ldr	r7, [pc, #140]	; (402dd0 <m2m_wifi_init+0xd4>)
  402d44:	4638      	mov	r0, r7
  402d46:	4d23      	ldr	r5, [pc, #140]	; (402dd4 <m2m_wifi_init+0xd8>)
  402d48:	47a8      	blx	r5
  402d4a:	f89d 300e 	ldrb.w	r3, [sp, #14]
  402d4e:	f89d 200d 	ldrb.w	r2, [sp, #13]
  402d52:	f89d 100c 	ldrb.w	r1, [sp, #12]
  402d56:	4820      	ldr	r0, [pc, #128]	; (402dd8 <m2m_wifi_init+0xdc>)
  402d58:	47a8      	blx	r5
  402d5a:	4e20      	ldr	r6, [pc, #128]	; (402ddc <m2m_wifi_init+0xe0>)
  402d5c:	4630      	mov	r0, r6
  402d5e:	47a8      	blx	r5
	M2M_INFO("Min driver ver : %u.%u.%u\n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
  402d60:	4638      	mov	r0, r7
  402d62:	47a8      	blx	r5
  402d64:	f89d 3011 	ldrb.w	r3, [sp, #17]
  402d68:	f89d 2010 	ldrb.w	r2, [sp, #16]
  402d6c:	f89d 100f 	ldrb.w	r1, [sp, #15]
  402d70:	481b      	ldr	r0, [pc, #108]	; (402de0 <m2m_wifi_init+0xe4>)
  402d72:	47a8      	blx	r5
  402d74:	4630      	mov	r0, r6
  402d76:	47a8      	blx	r5
	M2M_INFO("Curr driver ver: %u.%u.%u\n", M2M_DRIVER_VERSION_MAJOR_NO, M2M_DRIVER_VERSION_MINOR_NO, M2M_DRIVER_VERSION_PATCH_NO);
  402d78:	4638      	mov	r0, r7
  402d7a:	47a8      	blx	r5
  402d7c:	2300      	movs	r3, #0
  402d7e:	2203      	movs	r2, #3
  402d80:	2113      	movs	r1, #19
  402d82:	4818      	ldr	r0, [pc, #96]	; (402de4 <m2m_wifi_init+0xe8>)
  402d84:	47a8      	blx	r5
  402d86:	4630      	mov	r0, r6
  402d88:	47a8      	blx	r5
	if(M2M_ERR_FW_VER_MISMATCH == ret)
  402d8a:	f114 0f0d 	cmn.w	r4, #13
  402d8e:	d1c8      	bne.n	402d22 <m2m_wifi_init+0x26>
		M2M_ERR("Mismatch Firmawre Version\n");
  402d90:	f240 12d5 	movw	r2, #469	; 0x1d5
  402d94:	4914      	ldr	r1, [pc, #80]	; (402de8 <m2m_wifi_init+0xec>)
  402d96:	4815      	ldr	r0, [pc, #84]	; (402dec <m2m_wifi_init+0xf0>)
  402d98:	47a8      	blx	r5
  402d9a:	4815      	ldr	r0, [pc, #84]	; (402df0 <m2m_wifi_init+0xf4>)
  402d9c:	47a8      	blx	r5
  402d9e:	4630      	mov	r0, r6
  402da0:	47a8      	blx	r5
  402da2:	e7be      	b.n	402d22 <m2m_wifi_init+0x26>
	nm_drv_deinit(NULL);
  402da4:	2000      	movs	r0, #0
  402da6:	4b13      	ldr	r3, [pc, #76]	; (402df4 <m2m_wifi_init+0xf8>)
  402da8:	4798      	blx	r3
  402daa:	e7ba      	b.n	402d22 <m2m_wifi_init+0x26>
		ret = M2M_ERR_FAIL;
  402dac:	f06f 040b 	mvn.w	r4, #11
  402db0:	e7b7      	b.n	402d22 <m2m_wifi_init+0x26>
  402db2:	bf00      	nop
  402db4:	2040c34c 	.word	0x2040c34c
  402db8:	2040c351 	.word	0x2040c351
  402dbc:	004036c1 	.word	0x004036c1
  402dc0:	00402a11 	.word	0x00402a11
  402dc4:	00402a61 	.word	0x00402a61
  402dc8:	00402981 	.word	0x00402981
  402dcc:	00403611 	.word	0x00403611
  402dd0:	0040c870 	.word	0x0040c870
  402dd4:	00406161 	.word	0x00406161
  402dd8:	0040c95c 	.word	0x0040c95c
  402ddc:	0040c5c8 	.word	0x0040c5c8
  402de0:	0040c978 	.word	0x0040c978
  402de4:	0040c994 	.word	0x0040c994
  402de8:	0040c84c 	.word	0x0040c84c
  402dec:	0040c59c 	.word	0x0040c59c
  402df0:	0040c9b0 	.word	0x0040c9b0
  402df4:	0040378d 	.word	0x0040378d

00402df8 <m2m_wifi_handle_events>:
	return M2M_SUCCESS;
}


sint8 m2m_wifi_handle_events(void * arg)
{
  402df8:	b508      	push	{r3, lr}
	return hif_handle_isr();
  402dfa:	4b01      	ldr	r3, [pc, #4]	; (402e00 <m2m_wifi_handle_events+0x8>)
  402dfc:	4798      	blx	r3
}
  402dfe:	bd08      	pop	{r3, pc}
  402e00:	0040255d 	.word	0x0040255d

00402e04 <m2m_wifi_connect_sc>:
sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
}
sint8 m2m_wifi_connect_sc(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch, uint8 u8NoSaveCred)
{
  402e04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402e08:	b0a0      	sub	sp, #128	; 0x80
  402e0a:	4680      	mov	r8, r0
  402e0c:	460d      	mov	r5, r1
  402e0e:	4614      	mov	r4, r2
  402e10:	461e      	mov	r6, r3
  402e12:	f8bd 7098 	ldrh.w	r7, [sp, #152]	; 0x98
	sint8				ret = M2M_SUCCESS;
	tstrM2mWifiConnect	strConnect;
	tstrM2MWifiSecInfo	*pstrAuthInfo;

	if(u8SecType != M2M_WIFI_SEC_OPEN)
  402e16:	2a01      	cmp	r2, #1
  402e18:	d003      	beq.n	402e22 <m2m_wifi_connect_sc+0x1e>
	{
		if(pvAuthInfo == NULL)
  402e1a:	2b00      	cmp	r3, #0
  402e1c:	d037      	beq.n	402e8e <m2m_wifi_connect_sc+0x8a>
		{
			M2M_ERR("Key is not valid\n");
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
  402e1e:	2a02      	cmp	r2, #2
  402e20:	d042      	beq.n	402ea8 <m2m_wifi_connect_sc+0xa4>
				}
				i++;
			}
		}
	}
	if((u8SsidLen<=0)||(u8SsidLen>=M2M_MAX_SSID_LEN))
  402e22:	1e6b      	subs	r3, r5, #1
  402e24:	b2db      	uxtb	r3, r3
  402e26:	2b1f      	cmp	r3, #31
  402e28:	d875      	bhi.n	402f16 <m2m_wifi_connect_sc+0x112>
		goto ERR1;
	}

	if(u16Ch>M2M_WIFI_CH_14)
	{
		if(u16Ch!=M2M_WIFI_CH_ALL)
  402e2a:	2fff      	cmp	r7, #255	; 0xff
  402e2c:	d001      	beq.n	402e32 <m2m_wifi_connect_sc+0x2e>
  402e2e:	2f0d      	cmp	r7, #13
  402e30:	d87e      	bhi.n	402f30 <m2m_wifi_connect_sc+0x12c>
			goto ERR1;
		}
	}


	m2m_memcpy(strConnect.au8SSID, (uint8*)pcSsid, u8SsidLen);
  402e32:	462a      	mov	r2, r5
  402e34:	4641      	mov	r1, r8
  402e36:	f10d 005a 	add.w	r0, sp, #90	; 0x5a
  402e3a:	4b77      	ldr	r3, [pc, #476]	; (403018 <m2m_wifi_connect_sc+0x214>)
  402e3c:	4798      	blx	r3
	strConnect.au8SSID[u8SsidLen]	= 0;
  402e3e:	ab20      	add	r3, sp, #128	; 0x80
  402e40:	441d      	add	r5, r3
  402e42:	2300      	movs	r3, #0
  402e44:	f805 3c26 	strb.w	r3, [r5, #-38]
	strConnect.u16Ch				= NM_BSP_B_L_16(u16Ch);
  402e48:	f8ad 7058 	strh.w	r7, [sp, #88]	; 0x58
	/* Credentials will be Not be saved if u8NoSaveCred is set */ 
	strConnect.u8NoSaveCred 			= u8NoSaveCred ? 1:0;
  402e4c:	f89d 309c 	ldrb.w	r3, [sp, #156]	; 0x9c
  402e50:	3300      	adds	r3, #0
  402e52:	bf18      	it	ne
  402e54:	2301      	movne	r3, #1
  402e56:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
	pstrAuthInfo = &strConnect.strSec;
	pstrAuthInfo->u8SecType		= u8SecType;
  402e5a:	f88d 4055 	strb.w	r4, [sp, #85]	; 0x55

	if(u8SecType == M2M_WIFI_SEC_WEP)
  402e5e:	2c03      	cmp	r4, #3
  402e60:	d073      	beq.n	402f4a <m2m_wifi_connect_sc+0x146>
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;

	}


	else if(u8SecType == M2M_WIFI_SEC_WPA_PSK)
  402e62:	2c02      	cmp	r4, #2
  402e64:	f000 80aa 	beq.w	402fbc <m2m_wifi_connect_sc+0x1b8>
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
	}
	else if(u8SecType == M2M_WIFI_SEC_802_1X)
  402e68:	2c04      	cmp	r4, #4
  402e6a:	f000 80c1 	beq.w	402ff0 <m2m_wifi_connect_sc+0x1ec>
	{
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
	}
	else if(u8SecType == M2M_WIFI_SEC_OPEN)
  402e6e:	2c01      	cmp	r4, #1
  402e70:	f040 80c4 	bne.w	402ffc <m2m_wifi_connect_sc+0x1f8>
		M2M_ERR("undefined sec type\n");
		ret = M2M_ERR_FAIL;
		goto ERR1;
	}

	ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONNECT, (uint8*)&strConnect, sizeof(tstrM2mWifiConnect),NULL, 0,0);
  402e74:	2300      	movs	r3, #0
  402e76:	9302      	str	r3, [sp, #8]
  402e78:	9301      	str	r3, [sp, #4]
  402e7a:	9300      	str	r3, [sp, #0]
  402e7c:	236c      	movs	r3, #108	; 0x6c
  402e7e:	aa05      	add	r2, sp, #20
  402e80:	2128      	movs	r1, #40	; 0x28
  402e82:	2001      	movs	r0, #1
  402e84:	4c65      	ldr	r4, [pc, #404]	; (40301c <m2m_wifi_connect_sc+0x218>)
  402e86:	47a0      	blx	r4

ERR1:
	return ret;
}
  402e88:	b020      	add	sp, #128	; 0x80
  402e8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			M2M_ERR("Key is not valid\n");
  402e8e:	f240 2203 	movw	r2, #515	; 0x203
  402e92:	4963      	ldr	r1, [pc, #396]	; (403020 <m2m_wifi_connect_sc+0x21c>)
  402e94:	4863      	ldr	r0, [pc, #396]	; (403024 <m2m_wifi_connect_sc+0x220>)
  402e96:	4c64      	ldr	r4, [pc, #400]	; (403028 <m2m_wifi_connect_sc+0x224>)
  402e98:	47a0      	blx	r4
  402e9a:	4864      	ldr	r0, [pc, #400]	; (40302c <m2m_wifi_connect_sc+0x228>)
  402e9c:	47a0      	blx	r4
  402e9e:	4864      	ldr	r0, [pc, #400]	; (403030 <m2m_wifi_connect_sc+0x22c>)
  402ea0:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  402ea2:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  402ea6:	e7ef      	b.n	402e88 <m2m_wifi_connect_sc+0x84>
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
  402ea8:	4618      	mov	r0, r3
  402eaa:	4b62      	ldr	r3, [pc, #392]	; (403034 <m2m_wifi_connect_sc+0x230>)
  402eac:	4798      	blx	r3
  402eae:	2840      	cmp	r0, #64	; 0x40
  402eb0:	d1b7      	bne.n	402e22 <m2m_wifi_connect_sc+0x1e>
				if(pu8Psk[i]<'0' || (pu8Psk[i]>'9' && pu8Psk[i] < 'A')|| (pu8Psk[i]>'F' && pu8Psk[i] < 'a') || pu8Psk[i] > 'f')
  402eb2:	7833      	ldrb	r3, [r6, #0]
  402eb4:	f1a3 023a 	sub.w	r2, r3, #58	; 0x3a
  402eb8:	b2d2      	uxtb	r2, r2
  402eba:	2a06      	cmp	r2, #6
  402ebc:	d91e      	bls.n	402efc <m2m_wifi_connect_sc+0xf8>
  402ebe:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402ec2:	b2d2      	uxtb	r2, r2
  402ec4:	2a36      	cmp	r2, #54	; 0x36
  402ec6:	d819      	bhi.n	402efc <m2m_wifi_connect_sc+0xf8>
  402ec8:	3b47      	subs	r3, #71	; 0x47
  402eca:	b2db      	uxtb	r3, r3
  402ecc:	2b19      	cmp	r3, #25
  402ece:	d915      	bls.n	402efc <m2m_wifi_connect_sc+0xf8>
  402ed0:	4631      	mov	r1, r6
  402ed2:	f106 003f 	add.w	r0, r6, #63	; 0x3f
  402ed6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  402eda:	f1a3 023a 	sub.w	r2, r3, #58	; 0x3a
  402ede:	b2d2      	uxtb	r2, r2
  402ee0:	2a06      	cmp	r2, #6
  402ee2:	d90b      	bls.n	402efc <m2m_wifi_connect_sc+0xf8>
  402ee4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402ee8:	b2d2      	uxtb	r2, r2
  402eea:	2a36      	cmp	r2, #54	; 0x36
  402eec:	d806      	bhi.n	402efc <m2m_wifi_connect_sc+0xf8>
  402eee:	3b47      	subs	r3, #71	; 0x47
  402ef0:	b2db      	uxtb	r3, r3
  402ef2:	2b19      	cmp	r3, #25
  402ef4:	d902      	bls.n	402efc <m2m_wifi_connect_sc+0xf8>
			while(i < (M2M_MAX_PSK_LEN-1))
  402ef6:	4288      	cmp	r0, r1
  402ef8:	d1ed      	bne.n	402ed6 <m2m_wifi_connect_sc+0xd2>
  402efa:	e792      	b.n	402e22 <m2m_wifi_connect_sc+0x1e>
					M2M_ERR("Invalid Key\n");
  402efc:	f240 220f 	movw	r2, #527	; 0x20f
  402f00:	4947      	ldr	r1, [pc, #284]	; (403020 <m2m_wifi_connect_sc+0x21c>)
  402f02:	4848      	ldr	r0, [pc, #288]	; (403024 <m2m_wifi_connect_sc+0x220>)
  402f04:	4c48      	ldr	r4, [pc, #288]	; (403028 <m2m_wifi_connect_sc+0x224>)
  402f06:	47a0      	blx	r4
  402f08:	484b      	ldr	r0, [pc, #300]	; (403038 <m2m_wifi_connect_sc+0x234>)
  402f0a:	47a0      	blx	r4
  402f0c:	4848      	ldr	r0, [pc, #288]	; (403030 <m2m_wifi_connect_sc+0x22c>)
  402f0e:	47a0      	blx	r4
					ret = M2M_ERR_FAIL;
  402f10:	f06f 000b 	mvn.w	r0, #11
					goto ERR1;
  402f14:	e7b8      	b.n	402e88 <m2m_wifi_connect_sc+0x84>
		M2M_ERR("SSID LEN INVALID\n");
  402f16:	f240 2219 	movw	r2, #537	; 0x219
  402f1a:	4941      	ldr	r1, [pc, #260]	; (403020 <m2m_wifi_connect_sc+0x21c>)
  402f1c:	4841      	ldr	r0, [pc, #260]	; (403024 <m2m_wifi_connect_sc+0x220>)
  402f1e:	4c42      	ldr	r4, [pc, #264]	; (403028 <m2m_wifi_connect_sc+0x224>)
  402f20:	47a0      	blx	r4
  402f22:	4846      	ldr	r0, [pc, #280]	; (40303c <m2m_wifi_connect_sc+0x238>)
  402f24:	47a0      	blx	r4
  402f26:	4842      	ldr	r0, [pc, #264]	; (403030 <m2m_wifi_connect_sc+0x22c>)
  402f28:	47a0      	blx	r4
		ret = M2M_ERR_FAIL;
  402f2a:	f06f 000b 	mvn.w	r0, #11
		goto ERR1;
  402f2e:	e7ab      	b.n	402e88 <m2m_wifi_connect_sc+0x84>
			M2M_ERR("CH INVALID\n");
  402f30:	f240 2222 	movw	r2, #546	; 0x222
  402f34:	493a      	ldr	r1, [pc, #232]	; (403020 <m2m_wifi_connect_sc+0x21c>)
  402f36:	483b      	ldr	r0, [pc, #236]	; (403024 <m2m_wifi_connect_sc+0x220>)
  402f38:	4c3b      	ldr	r4, [pc, #236]	; (403028 <m2m_wifi_connect_sc+0x224>)
  402f3a:	47a0      	blx	r4
  402f3c:	4840      	ldr	r0, [pc, #256]	; (403040 <m2m_wifi_connect_sc+0x23c>)
  402f3e:	47a0      	blx	r4
  402f40:	483b      	ldr	r0, [pc, #236]	; (403030 <m2m_wifi_connect_sc+0x22c>)
  402f42:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  402f44:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  402f48:	e79e      	b.n	402e88 <m2m_wifi_connect_sc+0x84>
		pstrWep->u8KeyIndx =pstrWepParams->u8KeyIndx-1;
  402f4a:	7833      	ldrb	r3, [r6, #0]
  402f4c:	3b01      	subs	r3, #1
  402f4e:	b2db      	uxtb	r3, r3
  402f50:	f88d 3014 	strb.w	r3, [sp, #20]
		if(pstrWep->u8KeyIndx >= WEP_KEY_MAX_INDEX)
  402f54:	2b03      	cmp	r3, #3
  402f56:	d813      	bhi.n	402f80 <m2m_wifi_connect_sc+0x17c>
		pstrWep->u8KeySz = pstrWepParams->u8KeySz-1;
  402f58:	7872      	ldrb	r2, [r6, #1]
  402f5a:	1e53      	subs	r3, r2, #1
  402f5c:	f88d 3015 	strb.w	r3, [sp, #21]
		if ((pstrWep->u8KeySz != WEP_40_KEY_STRING_SIZE)&& (pstrWep->u8KeySz != WEP_104_KEY_STRING_SIZE))
  402f60:	f002 03ef 	and.w	r3, r2, #239	; 0xef
  402f64:	2b0b      	cmp	r3, #11
  402f66:	d11a      	bne.n	402f9e <m2m_wifi_connect_sc+0x19a>
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
  402f68:	1cb1      	adds	r1, r6, #2
  402f6a:	f10d 0016 	add.w	r0, sp, #22
  402f6e:	4b2a      	ldr	r3, [pc, #168]	; (403018 <m2m_wifi_connect_sc+0x214>)
  402f70:	4798      	blx	r3
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
  402f72:	7873      	ldrb	r3, [r6, #1]
  402f74:	aa20      	add	r2, sp, #128	; 0x80
  402f76:	4413      	add	r3, r2
  402f78:	2200      	movs	r2, #0
  402f7a:	f803 2c6a 	strb.w	r2, [r3, #-106]
  402f7e:	e779      	b.n	402e74 <m2m_wifi_connect_sc+0x70>
			M2M_ERR("Invalid Wep key index %d\n", pstrWep->u8KeyIndx);
  402f80:	f240 2239 	movw	r2, #569	; 0x239
  402f84:	4926      	ldr	r1, [pc, #152]	; (403020 <m2m_wifi_connect_sc+0x21c>)
  402f86:	4827      	ldr	r0, [pc, #156]	; (403024 <m2m_wifi_connect_sc+0x220>)
  402f88:	4c27      	ldr	r4, [pc, #156]	; (403028 <m2m_wifi_connect_sc+0x224>)
  402f8a:	47a0      	blx	r4
  402f8c:	f89d 1014 	ldrb.w	r1, [sp, #20]
  402f90:	482c      	ldr	r0, [pc, #176]	; (403044 <m2m_wifi_connect_sc+0x240>)
  402f92:	47a0      	blx	r4
  402f94:	4826      	ldr	r0, [pc, #152]	; (403030 <m2m_wifi_connect_sc+0x22c>)
  402f96:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  402f98:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  402f9c:	e774      	b.n	402e88 <m2m_wifi_connect_sc+0x84>
			M2M_ERR("Invalid Wep key length %d\n", pstrWep->u8KeySz);
  402f9e:	f44f 7210 	mov.w	r2, #576	; 0x240
  402fa2:	491f      	ldr	r1, [pc, #124]	; (403020 <m2m_wifi_connect_sc+0x21c>)
  402fa4:	481f      	ldr	r0, [pc, #124]	; (403024 <m2m_wifi_connect_sc+0x220>)
  402fa6:	4c20      	ldr	r4, [pc, #128]	; (403028 <m2m_wifi_connect_sc+0x224>)
  402fa8:	47a0      	blx	r4
  402faa:	f89d 1015 	ldrb.w	r1, [sp, #21]
  402fae:	4826      	ldr	r0, [pc, #152]	; (403048 <m2m_wifi_connect_sc+0x244>)
  402fb0:	47a0      	blx	r4
  402fb2:	481f      	ldr	r0, [pc, #124]	; (403030 <m2m_wifi_connect_sc+0x22c>)
  402fb4:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  402fb6:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  402fba:	e765      	b.n	402e88 <m2m_wifi_connect_sc+0x84>
		uint16	u16KeyLen = m2m_strlen((uint8*)pvAuthInfo);
  402fbc:	4630      	mov	r0, r6
  402fbe:	4b1d      	ldr	r3, [pc, #116]	; (403034 <m2m_wifi_connect_sc+0x230>)
  402fc0:	4798      	blx	r3
		if((u16KeyLen <= 0)||(u16KeyLen >= M2M_MAX_PSK_LEN))
  402fc2:	1e43      	subs	r3, r0, #1
  402fc4:	b29b      	uxth	r3, r3
  402fc6:	2b3f      	cmp	r3, #63	; 0x3f
  402fc8:	d805      	bhi.n	402fd6 <m2m_wifi_connect_sc+0x1d2>
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
  402fca:	1c42      	adds	r2, r0, #1
  402fcc:	4631      	mov	r1, r6
  402fce:	a805      	add	r0, sp, #20
  402fd0:	4b11      	ldr	r3, [pc, #68]	; (403018 <m2m_wifi_connect_sc+0x214>)
  402fd2:	4798      	blx	r3
  402fd4:	e74e      	b.n	402e74 <m2m_wifi_connect_sc+0x70>
			M2M_ERR("Incorrect PSK key length\n");
  402fd6:	f240 224f 	movw	r2, #591	; 0x24f
  402fda:	4911      	ldr	r1, [pc, #68]	; (403020 <m2m_wifi_connect_sc+0x21c>)
  402fdc:	4811      	ldr	r0, [pc, #68]	; (403024 <m2m_wifi_connect_sc+0x220>)
  402fde:	4c12      	ldr	r4, [pc, #72]	; (403028 <m2m_wifi_connect_sc+0x224>)
  402fe0:	47a0      	blx	r4
  402fe2:	481a      	ldr	r0, [pc, #104]	; (40304c <m2m_wifi_connect_sc+0x248>)
  402fe4:	47a0      	blx	r4
  402fe6:	4812      	ldr	r0, [pc, #72]	; (403030 <m2m_wifi_connect_sc+0x22c>)
  402fe8:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  402fea:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  402fee:	e74b      	b.n	402e88 <m2m_wifi_connect_sc+0x84>
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
  402ff0:	223e      	movs	r2, #62	; 0x3e
  402ff2:	4631      	mov	r1, r6
  402ff4:	a805      	add	r0, sp, #20
  402ff6:	4b08      	ldr	r3, [pc, #32]	; (403018 <m2m_wifi_connect_sc+0x214>)
  402ff8:	4798      	blx	r3
  402ffa:	e73b      	b.n	402e74 <m2m_wifi_connect_sc+0x70>
		M2M_ERR("undefined sec type\n");
  402ffc:	f240 225f 	movw	r2, #607	; 0x25f
  403000:	4907      	ldr	r1, [pc, #28]	; (403020 <m2m_wifi_connect_sc+0x21c>)
  403002:	4808      	ldr	r0, [pc, #32]	; (403024 <m2m_wifi_connect_sc+0x220>)
  403004:	4c08      	ldr	r4, [pc, #32]	; (403028 <m2m_wifi_connect_sc+0x224>)
  403006:	47a0      	blx	r4
  403008:	4811      	ldr	r0, [pc, #68]	; (403050 <m2m_wifi_connect_sc+0x24c>)
  40300a:	47a0      	blx	r4
  40300c:	4808      	ldr	r0, [pc, #32]	; (403030 <m2m_wifi_connect_sc+0x22c>)
  40300e:	47a0      	blx	r4
		ret = M2M_ERR_FAIL;
  403010:	f06f 000b 	mvn.w	r0, #11
		goto ERR1;
  403014:	e738      	b.n	402e88 <m2m_wifi_connect_sc+0x84>
  403016:	bf00      	nop
  403018:	00402205 	.word	0x00402205
  40301c:	0040237d 	.word	0x0040237d
  403020:	0040c85c 	.word	0x0040c85c
  403024:	0040c59c 	.word	0x0040c59c
  403028:	00406161 	.word	0x00406161
  40302c:	0040c8b0 	.word	0x0040c8b0
  403030:	0040c5c8 	.word	0x0040c5c8
  403034:	00402227 	.word	0x00402227
  403038:	0040c8c4 	.word	0x0040c8c4
  40303c:	0040c8d4 	.word	0x0040c8d4
  403040:	0040c8e8 	.word	0x0040c8e8
  403044:	0040c8f4 	.word	0x0040c8f4
  403048:	0040c910 	.word	0x0040c910
  40304c:	0040c92c 	.word	0x0040c92c
  403050:	0040c948 	.word	0x0040c948

00403054 <m2m_wifi_connect>:
{
  403054:	b510      	push	{r4, lr}
  403056:	b082      	sub	sp, #8
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
  403058:	2400      	movs	r4, #0
  40305a:	9401      	str	r4, [sp, #4]
  40305c:	f8bd 4010 	ldrh.w	r4, [sp, #16]
  403060:	9400      	str	r4, [sp, #0]
  403062:	4c02      	ldr	r4, [pc, #8]	; (40306c <m2m_wifi_connect+0x18>)
  403064:	47a0      	blx	r4
}
  403066:	b002      	add	sp, #8
  403068:	bd10      	pop	{r4, pc}
  40306a:	bf00      	nop
  40306c:	00402e05 	.word	0x00402e05

00403070 <m2m_wifi_request_dhcp_client>:

sint8 m2m_wifi_request_dhcp_client(void)
{
	/*legacy API should be removed */
	return 0;
}
  403070:	2000      	movs	r0, #0
  403072:	4770      	bx	lr

00403074 <chip_apply_conf>:
#define M2M_DISABLE_PS				(0xd0ul)

static uint32 clk_status_reg_adr = 0xf; /* Assume initially it is B0 chip */

sint8 chip_apply_conf(uint32 u32Conf)
{
  403074:	b5f0      	push	{r4, r5, r6, r7, lr}
  403076:	b083      	sub	sp, #12
  403078:	4604      	mov	r4, r0
#endif
#ifdef __DISABLE_FIRMWARE_LOGS__
	val32 |= rHAVE_LOGS_DISABLED_BIT;
#endif
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
  40307a:	f44f 55a5 	mov.w	r5, #5280	; 0x14a0
  40307e:	4e0a      	ldr	r6, [pc, #40]	; (4030a8 <chip_apply_conf+0x34>)
		if(val32 != 0) {		
			uint32 reg = 0;
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
  403080:	4f0a      	ldr	r7, [pc, #40]	; (4030ac <chip_apply_conf+0x38>)
		nm_write_reg(rNMI_GP_REG_1, val32);
  403082:	4621      	mov	r1, r4
  403084:	4628      	mov	r0, r5
  403086:	47b0      	blx	r6
		if(val32 != 0) {		
  403088:	b154      	cbz	r4, 4030a0 <chip_apply_conf+0x2c>
			uint32 reg = 0;
  40308a:	a902      	add	r1, sp, #8
  40308c:	2300      	movs	r3, #0
  40308e:	f841 3d04 	str.w	r3, [r1, #-4]!
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
  403092:	4628      	mov	r0, r5
  403094:	47b8      	blx	r7
			if(ret == M2M_SUCCESS) {
  403096:	2800      	cmp	r0, #0
  403098:	d1f3      	bne.n	403082 <chip_apply_conf+0xe>
				if(reg == val32)
  40309a:	9b01      	ldr	r3, [sp, #4]
  40309c:	429c      	cmp	r4, r3
  40309e:	d1f0      	bne.n	403082 <chip_apply_conf+0xe>
			break;
		}
	} while(1);

	return M2M_SUCCESS;
}
  4030a0:	2000      	movs	r0, #0
  4030a2:	b003      	add	sp, #12
  4030a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4030a6:	bf00      	nop
  4030a8:	0040354d 	.word	0x0040354d
  4030ac:	00403541 	.word	0x00403541

004030b0 <nm_clkless_wake>:
*	@author	Samer Sarhan
*	@date	06 June 2014
*	@version	1.0
*/
sint8 nm_clkless_wake(void)
{
  4030b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4030b4:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;
	uint32 reg, clk_status_reg,trials = 0;
	/* wait 1ms, spi data read */
	nm_bsp_sleep(1);
  4030b6:	2001      	movs	r0, #1
  4030b8:	4b3c      	ldr	r3, [pc, #240]	; (4031ac <nm_clkless_wake+0xfc>)
  4030ba:	4798      	blx	r3
	ret = nm_read_reg_with_ret(0x1, &reg);
  4030bc:	a901      	add	r1, sp, #4
  4030be:	2001      	movs	r0, #1
  4030c0:	4b3b      	ldr	r3, [pc, #236]	; (4031b0 <nm_clkless_wake+0x100>)
  4030c2:	4798      	blx	r3
	if(ret != M2M_SUCCESS) {
  4030c4:	4682      	mov	sl, r0
  4030c6:	b938      	cbnz	r0, 4030d8 <nm_clkless_wake+0x28>
  4030c8:	2400      	movs	r4, #0
	 * If A0, then clks_enabled bit exists in register 0xe
	 */
	do
	{
		/* Set bit 1 */
		nm_write_reg(0x1, reg | (1 << 1));
  4030ca:	f04f 0801 	mov.w	r8, #1
  4030ce:	f8df 9108 	ldr.w	r9, [pc, #264]	; 4031d8 <nm_clkless_wake+0x128>
		/* wait 1ms, spi data read */
		nm_bsp_sleep(1);
  4030d2:	4d36      	ldr	r5, [pc, #216]	; (4031ac <nm_clkless_wake+0xfc>)
		}

		// in case of clocks off, wait 2ms, and check it again.
		// if still off, wait for another 2ms, for a total wait of 6ms.
		// If still off, redo the wake up sequence
		while( ((clk_status_reg & 0x4) == 0) && (((++trials) %3) == 0))
  4030d4:	4f37      	ldr	r7, [pc, #220]	; (4031b4 <nm_clkless_wake+0x104>)
  4030d6:	e020      	b.n	40311a <nm_clkless_wake+0x6a>
		M2M_ERR("Bus error (1). Wake up failed\n");
  4030d8:	2272      	movs	r2, #114	; 0x72
  4030da:	4937      	ldr	r1, [pc, #220]	; (4031b8 <nm_clkless_wake+0x108>)
  4030dc:	4837      	ldr	r0, [pc, #220]	; (4031bc <nm_clkless_wake+0x10c>)
  4030de:	4c38      	ldr	r4, [pc, #224]	; (4031c0 <nm_clkless_wake+0x110>)
  4030e0:	47a0      	blx	r4
  4030e2:	4838      	ldr	r0, [pc, #224]	; (4031c4 <nm_clkless_wake+0x114>)
  4030e4:	47a0      	blx	r4
  4030e6:	4838      	ldr	r0, [pc, #224]	; (4031c8 <nm_clkless_wake+0x118>)
  4030e8:	47a0      	blx	r4
		goto _WAKE_EXIT;
  4030ea:	e009      	b.n	403100 <nm_clkless_wake+0x50>
					M2M_ERR("Bus error (2). Wake up failed\n");
  4030ec:	2296      	movs	r2, #150	; 0x96
  4030ee:	4932      	ldr	r1, [pc, #200]	; (4031b8 <nm_clkless_wake+0x108>)
  4030f0:	4832      	ldr	r0, [pc, #200]	; (4031bc <nm_clkless_wake+0x10c>)
  4030f2:	4c33      	ldr	r4, [pc, #204]	; (4031c0 <nm_clkless_wake+0x110>)
  4030f4:	47a0      	blx	r4
  4030f6:	4835      	ldr	r0, [pc, #212]	; (4031cc <nm_clkless_wake+0x11c>)
  4030f8:	47a0      	blx	r4
  4030fa:	4833      	ldr	r0, [pc, #204]	; (4031c8 <nm_clkless_wake+0x118>)
  4030fc:	47a0      	blx	r4
				ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  4030fe:	46b2      	mov	sl, r6
		}
	} while((clk_status_reg & 0x4) == 0);

_WAKE_EXIT:
	return ret;
}
  403100:	4650      	mov	r0, sl
  403102:	b003      	add	sp, #12
  403104:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			nm_write_reg(0x1, reg | (1 << 1));
  403108:	9901      	ldr	r1, [sp, #4]
  40310a:	f041 0102 	orr.w	r1, r1, #2
  40310e:	4640      	mov	r0, r8
  403110:	47c8      	blx	r9
	} while((clk_status_reg & 0x4) == 0);
  403112:	9b00      	ldr	r3, [sp, #0]
  403114:	f013 0f04 	tst.w	r3, #4
  403118:	d1f2      	bne.n	403100 <nm_clkless_wake+0x50>
		nm_write_reg(0x1, reg | (1 << 1));
  40311a:	9901      	ldr	r1, [sp, #4]
  40311c:	f041 0102 	orr.w	r1, r1, #2
  403120:	4640      	mov	r0, r8
  403122:	47c8      	blx	r9
		nm_bsp_sleep(1);
  403124:	4640      	mov	r0, r8
  403126:	47a8      	blx	r5
		ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  403128:	4669      	mov	r1, sp
  40312a:	4b29      	ldr	r3, [pc, #164]	; (4031d0 <nm_clkless_wake+0x120>)
  40312c:	6818      	ldr	r0, [r3, #0]
  40312e:	4b20      	ldr	r3, [pc, #128]	; (4031b0 <nm_clkless_wake+0x100>)
  403130:	4798      	blx	r3
		if( (ret != M2M_SUCCESS) || ((ret == M2M_SUCCESS) && (clk_status_reg == 0)) ) {
  403132:	b908      	cbnz	r0, 403138 <nm_clkless_wake+0x88>
  403134:	9b00      	ldr	r3, [sp, #0]
  403136:	b9bb      	cbnz	r3, 403168 <nm_clkless_wake+0xb8>
			clk_status_reg_adr = 0xe;
  403138:	4e25      	ldr	r6, [pc, #148]	; (4031d0 <nm_clkless_wake+0x120>)
  40313a:	230e      	movs	r3, #14
  40313c:	6033      	str	r3, [r6, #0]
			nm_bsp_sleep(1);
  40313e:	4640      	mov	r0, r8
  403140:	47a8      	blx	r5
			ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  403142:	4669      	mov	r1, sp
  403144:	6830      	ldr	r0, [r6, #0]
  403146:	4b1a      	ldr	r3, [pc, #104]	; (4031b0 <nm_clkless_wake+0x100>)
  403148:	4798      	blx	r3
			if( (ret != M2M_SUCCESS) || ((ret == M2M_SUCCESS) && (clk_status_reg == 0)) ) {
  40314a:	b908      	cbnz	r0, 403150 <nm_clkless_wake+0xa0>
  40314c:	9b00      	ldr	r3, [sp, #0]
  40314e:	b95b      	cbnz	r3, 403168 <nm_clkless_wake+0xb8>
				clk_status_reg_adr = 0x13;
  403150:	4e1f      	ldr	r6, [pc, #124]	; (4031d0 <nm_clkless_wake+0x120>)
  403152:	2313      	movs	r3, #19
  403154:	6033      	str	r3, [r6, #0]
				nm_bsp_sleep(1);
  403156:	4640      	mov	r0, r8
  403158:	47a8      	blx	r5
				ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  40315a:	4669      	mov	r1, sp
  40315c:	6830      	ldr	r0, [r6, #0]
  40315e:	4b14      	ldr	r3, [pc, #80]	; (4031b0 <nm_clkless_wake+0x100>)
  403160:	4798      	blx	r3
				if(ret != M2M_SUCCESS) {
  403162:	4606      	mov	r6, r0
  403164:	2800      	cmp	r0, #0
  403166:	d1c1      	bne.n	4030ec <nm_clkless_wake+0x3c>
			nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  403168:	4e19      	ldr	r6, [pc, #100]	; (4031d0 <nm_clkless_wake+0x120>)
		while( ((clk_status_reg & 0x4) == 0) && (((++trials) %3) == 0))
  40316a:	9b00      	ldr	r3, [sp, #0]
  40316c:	f013 0f04 	tst.w	r3, #4
  403170:	d1c6      	bne.n	403100 <nm_clkless_wake+0x50>
  403172:	3401      	adds	r4, #1
  403174:	fba7 2304 	umull	r2, r3, r7, r4
  403178:	085b      	lsrs	r3, r3, #1
  40317a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  40317e:	429c      	cmp	r4, r3
  403180:	d1c2      	bne.n	403108 <nm_clkless_wake+0x58>
			nm_bsp_sleep(2);
  403182:	2002      	movs	r0, #2
  403184:	47a8      	blx	r5
			nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  403186:	4669      	mov	r1, sp
  403188:	6830      	ldr	r0, [r6, #0]
  40318a:	4b09      	ldr	r3, [pc, #36]	; (4031b0 <nm_clkless_wake+0x100>)
  40318c:	4798      	blx	r3
			if((clk_status_reg & 0x4) == 0)
  40318e:	9b00      	ldr	r3, [sp, #0]
  403190:	f013 0f04 	tst.w	r3, #4
  403194:	d1e9      	bne.n	40316a <nm_clkless_wake+0xba>
				M2M_ERR("clocks still OFF. Wake up failed\n");
  403196:	22aa      	movs	r2, #170	; 0xaa
  403198:	4907      	ldr	r1, [pc, #28]	; (4031b8 <nm_clkless_wake+0x108>)
  40319a:	4808      	ldr	r0, [pc, #32]	; (4031bc <nm_clkless_wake+0x10c>)
  40319c:	f8df b020 	ldr.w	fp, [pc, #32]	; 4031c0 <nm_clkless_wake+0x110>
  4031a0:	47d8      	blx	fp
  4031a2:	480c      	ldr	r0, [pc, #48]	; (4031d4 <nm_clkless_wake+0x124>)
  4031a4:	47d8      	blx	fp
  4031a6:	4808      	ldr	r0, [pc, #32]	; (4031c8 <nm_clkless_wake+0x118>)
  4031a8:	47d8      	blx	fp
  4031aa:	e7de      	b.n	40316a <nm_clkless_wake+0xba>
  4031ac:	00401e61 	.word	0x00401e61
  4031b0:	00403541 	.word	0x00403541
  4031b4:	aaaaaaab 	.word	0xaaaaaaab
  4031b8:	0040c9cc 	.word	0x0040c9cc
  4031bc:	0040c59c 	.word	0x0040c59c
  4031c0:	00406161 	.word	0x00406161
  4031c4:	0040ca3c 	.word	0x0040ca3c
  4031c8:	0040c5c8 	.word	0x0040c5c8
  4031cc:	0040ca5c 	.word	0x0040ca5c
  4031d0:	20400014 	.word	0x20400014
  4031d4:	0040ca7c 	.word	0x0040ca7c
  4031d8:	0040354d 	.word	0x0040354d

004031dc <enable_interrupts>:
	nm_write_reg(0x6, 0x0);
	nm_write_reg(0x7, 0x0);
}

sint8 enable_interrupts(void)
{
  4031dc:	b500      	push	{lr}
  4031de:	b083      	sub	sp, #12
	uint32 reg;
	sint8 ret;
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
  4031e0:	a901      	add	r1, sp, #4
  4031e2:	f241 4008 	movw	r0, #5128	; 0x1408
  4031e6:	4b15      	ldr	r3, [pc, #84]	; (40323c <enable_interrupts+0x60>)
  4031e8:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  4031ea:	b9e8      	cbnz	r0, 403228 <enable_interrupts+0x4c>
		return M2M_ERR_BUS_FAIL;
	}
	reg |= ((uint32) 1 << 8);
  4031ec:	9901      	ldr	r1, [sp, #4]
  4031ee:	f441 7180 	orr.w	r1, r1, #256	; 0x100
  4031f2:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
  4031f4:	f241 4008 	movw	r0, #5128	; 0x1408
  4031f8:	4b11      	ldr	r3, [pc, #68]	; (403240 <enable_interrupts+0x64>)
  4031fa:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  4031fc:	b9b8      	cbnz	r0, 40322e <enable_interrupts+0x52>
		return M2M_ERR_BUS_FAIL;
	}
	/**
	interrupt enable
	**/
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
  4031fe:	a901      	add	r1, sp, #4
  403200:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
  403204:	4b0d      	ldr	r3, [pc, #52]	; (40323c <enable_interrupts+0x60>)
  403206:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  403208:	b9a0      	cbnz	r0, 403234 <enable_interrupts+0x58>
		return M2M_ERR_BUS_FAIL;
	}
	reg |= ((uint32) 1 << 16);
  40320a:	9901      	ldr	r1, [sp, #4]
  40320c:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  403210:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
  403212:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
  403216:	4b0a      	ldr	r3, [pc, #40]	; (403240 <enable_interrupts+0x64>)
  403218:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  40321a:	2800      	cmp	r0, #0
		return M2M_ERR_BUS_FAIL;
  40321c:	bf18      	it	ne
  40321e:	f06f 0005 	mvnne.w	r0, #5
	}
	return M2M_SUCCESS;
}
  403222:	b003      	add	sp, #12
  403224:	f85d fb04 	ldr.w	pc, [sp], #4
		return M2M_ERR_BUS_FAIL;
  403228:	f06f 0005 	mvn.w	r0, #5
  40322c:	e7f9      	b.n	403222 <enable_interrupts+0x46>
		return M2M_ERR_BUS_FAIL;
  40322e:	f06f 0005 	mvn.w	r0, #5
  403232:	e7f6      	b.n	403222 <enable_interrupts+0x46>
		return M2M_ERR_BUS_FAIL;
  403234:	f06f 0005 	mvn.w	r0, #5
  403238:	e7f3      	b.n	403222 <enable_interrupts+0x46>
  40323a:	bf00      	nop
  40323c:	00403541 	.word	0x00403541
  403240:	0040354d 	.word	0x0040354d

00403244 <nmi_get_chipid>:
	nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
	return ret;
}

uint32 nmi_get_chipid(void)
{
  403244:	b510      	push	{r4, lr}
  403246:	b082      	sub	sp, #8
	static uint32 chipid = 0;

	if (chipid == 0) {
  403248:	4b25      	ldr	r3, [pc, #148]	; (4032e0 <nmi_get_chipid+0x9c>)
  40324a:	681c      	ldr	r4, [r3, #0]
  40324c:	b124      	cbz	r4, 403258 <nmi_get_chipid+0x14>
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
		chipid |= 0x050000;
#endif /* PROBE_FLASH */
	}
	return chipid;
  40324e:	4b24      	ldr	r3, [pc, #144]	; (4032e0 <nmi_get_chipid+0x9c>)
  403250:	681c      	ldr	r4, [r3, #0]
}
  403252:	4620      	mov	r0, r4
  403254:	b002      	add	sp, #8
  403256:	bd10      	pop	{r4, pc}
		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
  403258:	4619      	mov	r1, r3
  40325a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  40325e:	4b21      	ldr	r3, [pc, #132]	; (4032e4 <nmi_get_chipid+0xa0>)
  403260:	4798      	blx	r3
  403262:	b118      	cbz	r0, 40326c <nmi_get_chipid+0x28>
			chipid = 0;
  403264:	2200      	movs	r2, #0
  403266:	4b1e      	ldr	r3, [pc, #120]	; (4032e0 <nmi_get_chipid+0x9c>)
  403268:	601a      	str	r2, [r3, #0]
			return 0;
  40326a:	e7f2      	b.n	403252 <nmi_get_chipid+0xe>
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
  40326c:	a901      	add	r1, sp, #4
  40326e:	f241 30f4 	movw	r0, #5108	; 0x13f4
  403272:	4b1c      	ldr	r3, [pc, #112]	; (4032e4 <nmi_get_chipid+0xa0>)
  403274:	4798      	blx	r3
  403276:	b118      	cbz	r0, 403280 <nmi_get_chipid+0x3c>
			chipid = 0;
  403278:	2200      	movs	r2, #0
  40327a:	4b19      	ldr	r3, [pc, #100]	; (4032e0 <nmi_get_chipid+0x9c>)
  40327c:	601a      	str	r2, [r3, #0]
			return 0;
  40327e:	e7e8      	b.n	403252 <nmi_get_chipid+0xe>
		if (chipid == 0x1002a0)  {
  403280:	4b17      	ldr	r3, [pc, #92]	; (4032e0 <nmi_get_chipid+0x9c>)
  403282:	681b      	ldr	r3, [r3, #0]
  403284:	4a18      	ldr	r2, [pc, #96]	; (4032e8 <nmi_get_chipid+0xa4>)
  403286:	4293      	cmp	r3, r2
  403288:	d00d      	beq.n	4032a6 <nmi_get_chipid+0x62>
		} else if(chipid == 0x1002b0) {
  40328a:	4a18      	ldr	r2, [pc, #96]	; (4032ec <nmi_get_chipid+0xa8>)
  40328c:	4293      	cmp	r3, r2
  40328e:	d011      	beq.n	4032b4 <nmi_get_chipid+0x70>
		} else if(chipid == 0x1000F0) { 
  403290:	4a17      	ldr	r2, [pc, #92]	; (4032f0 <nmi_get_chipid+0xac>)
  403292:	4293      	cmp	r3, r2
  403294:	d018      	beq.n	4032c8 <nmi_get_chipid+0x84>
		chipid |= 0x050000;
  403296:	4a12      	ldr	r2, [pc, #72]	; (4032e0 <nmi_get_chipid+0x9c>)
		chipid &= ~(0x0f0000);
  403298:	6813      	ldr	r3, [r2, #0]
  40329a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
		chipid |= 0x050000;
  40329e:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
  4032a2:	6013      	str	r3, [r2, #0]
  4032a4:	e7d3      	b.n	40324e <nmi_get_chipid+0xa>
			if (rfrevid == 0x1) { /* 1002A0 */
  4032a6:	9b01      	ldr	r3, [sp, #4]
  4032a8:	2b01      	cmp	r3, #1
  4032aa:	d0f4      	beq.n	403296 <nmi_get_chipid+0x52>
				chipid = 0x1002a1;
  4032ac:	3201      	adds	r2, #1
  4032ae:	4b0c      	ldr	r3, [pc, #48]	; (4032e0 <nmi_get_chipid+0x9c>)
  4032b0:	601a      	str	r2, [r3, #0]
  4032b2:	e7f0      	b.n	403296 <nmi_get_chipid+0x52>
			if(rfrevid == 3) { /* 1002B0 */
  4032b4:	9b01      	ldr	r3, [sp, #4]
  4032b6:	2b03      	cmp	r3, #3
  4032b8:	d0ed      	beq.n	403296 <nmi_get_chipid+0x52>
			} else if(rfrevid == 4) { /* 1002B1 */
  4032ba:	2b04      	cmp	r3, #4
				chipid = 0x1002b1;
  4032bc:	bf0c      	ite	eq
  4032be:	3201      	addeq	r2, #1
				chipid = 0x1002b2;
  4032c0:	4a0c      	ldrne	r2, [pc, #48]	; (4032f4 <nmi_get_chipid+0xb0>)
  4032c2:	4b07      	ldr	r3, [pc, #28]	; (4032e0 <nmi_get_chipid+0x9c>)
  4032c4:	601a      	str	r2, [r3, #0]
  4032c6:	e7e6      	b.n	403296 <nmi_get_chipid+0x52>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
  4032c8:	4905      	ldr	r1, [pc, #20]	; (4032e0 <nmi_get_chipid+0x9c>)
  4032ca:	f44f 106c 	mov.w	r0, #3866624	; 0x3b0000
  4032ce:	4b05      	ldr	r3, [pc, #20]	; (4032e4 <nmi_get_chipid+0xa0>)
  4032d0:	4798      	blx	r3
  4032d2:	2800      	cmp	r0, #0
  4032d4:	d0df      	beq.n	403296 <nmi_get_chipid+0x52>
			chipid = 0;
  4032d6:	2200      	movs	r2, #0
  4032d8:	4b01      	ldr	r3, [pc, #4]	; (4032e0 <nmi_get_chipid+0x9c>)
  4032da:	601a      	str	r2, [r3, #0]
			return 0;
  4032dc:	e7b9      	b.n	403252 <nmi_get_chipid+0xe>
  4032de:	bf00      	nop
  4032e0:	2040c354 	.word	0x2040c354
  4032e4:	00403541 	.word	0x00403541
  4032e8:	001002a0 	.word	0x001002a0
  4032ec:	001002b0 	.word	0x001002b0
  4032f0:	001000f0 	.word	0x001000f0
  4032f4:	001002b2 	.word	0x001002b2

004032f8 <wait_for_bootrom>:
#endif
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
  4032f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4032fc:	4607      	mov	r7, r0
	uint32 reg = 0, cnt = 0;
	uint32 u32GpReg1 = 0;

	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
  4032fe:	f241 0514 	movw	r5, #4116	; 0x1014
  403302:	4c28      	ldr	r4, [pc, #160]	; (4033a4 <wait_for_bootrom+0xac>)
		if (reg & 0x80000000) {
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
  403304:	4e28      	ldr	r6, [pc, #160]	; (4033a8 <wait_for_bootrom+0xb0>)
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
  403306:	4628      	mov	r0, r5
  403308:	47a0      	blx	r4
		if (reg & 0x80000000) {
  40330a:	2800      	cmp	r0, #0
  40330c:	db02      	blt.n	403314 <wait_for_bootrom+0x1c>
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
  40330e:	2001      	movs	r0, #1
  403310:	47b0      	blx	r6
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
  403312:	e7f8      	b.n	403306 <wait_for_bootrom+0xe>
	}
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
  403314:	4825      	ldr	r0, [pc, #148]	; (4033ac <wait_for_bootrom+0xb4>)
  403316:	4b23      	ldr	r3, [pc, #140]	; (4033a4 <wait_for_bootrom+0xac>)
  403318:	4798      	blx	r3
	reg &= 0x1;

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
  40331a:	f010 0f01 	tst.w	r0, #1
  40331e:	d110      	bne.n	403342 <wait_for_bootrom+0x4a>
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
		{
			nm_bsp_sleep(1);
  403320:	f8df 8084 	ldr.w	r8, [pc, #132]	; 4033a8 <wait_for_bootrom+0xb0>
			reg = nm_read_reg(BOOTROM_REG);
  403324:	4e1f      	ldr	r6, [pc, #124]	; (4033a4 <wait_for_bootrom+0xac>)

			printf("reg:%x / %x \n",reg, M2M_FINISH_BOOT_ROM );
  403326:	4d22      	ldr	r5, [pc, #136]	; (4033b0 <wait_for_bootrom+0xb8>)
			nm_bsp_sleep(1);
  403328:	2001      	movs	r0, #1
  40332a:	47c0      	blx	r8
			reg = nm_read_reg(BOOTROM_REG);
  40332c:	f04f 100c 	mov.w	r0, #786444	; 0xc000c
  403330:	47b0      	blx	r6
  403332:	4604      	mov	r4, r0
			printf("reg:%x / %x \n",reg, M2M_FINISH_BOOT_ROM );
  403334:	462a      	mov	r2, r5
  403336:	4601      	mov	r1, r0
  403338:	481e      	ldr	r0, [pc, #120]	; (4033b4 <wait_for_bootrom+0xbc>)
  40333a:	4b1f      	ldr	r3, [pc, #124]	; (4033b8 <wait_for_bootrom+0xc0>)
  40333c:	4798      	blx	r3
		while(reg != M2M_FINISH_BOOT_ROM)
  40333e:	42ac      	cmp	r4, r5
  403340:	d1f2      	bne.n	403328 <wait_for_bootrom+0x30>
				goto ERR2;
			}
		}
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
  403342:	2f02      	cmp	r7, #2
  403344:	d019      	beq.n	40337a <wait_for_bootrom+0x82>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, NBIT20);
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
  403346:	2f03      	cmp	r7, #3
  403348:	d022      	beq.n	403390 <wait_for_bootrom+0x98>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, 0);
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
  40334a:	2f04      	cmp	r7, #4
  40334c:	bf14      	ite	ne
  40334e:	2400      	movne	r4, #0
  403350:	2480      	moveq	r4, #128	; 0x80
	} else {
		/*bypass this step*/
	}

	if(REV(nmi_get_chipid()) == REV_3A0)
  403352:	4b1a      	ldr	r3, [pc, #104]	; (4033bc <wait_for_bootrom+0xc4>)
  403354:	4798      	blx	r3
  403356:	f3c0 000b 	ubfx	r0, r0, #0, #12
  40335a:	f5b0 7f68 	cmp.w	r0, #928	; 0x3a0
	{
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
  40335e:	bf0c      	ite	eq
  403360:	f044 0002 	orreq.w	r0, r4, #2
	}
	else
	{
		chip_apply_conf(u32GpReg1);
  403364:	4620      	movne	r0, r4
  403366:	4b16      	ldr	r3, [pc, #88]	; (4033c0 <wait_for_bootrom+0xc8>)
  403368:	4798      	blx	r3
	}
	
	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
  40336a:	4916      	ldr	r1, [pc, #88]	; (4033c4 <wait_for_bootrom+0xcc>)
  40336c:	f04f 100c 	mov.w	r0, #786444	; 0xc000c
  403370:	4b15      	ldr	r3, [pc, #84]	; (4033c8 <wait_for_bootrom+0xd0>)
  403372:	4798      	blx	r3
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
}
  403374:	2000      	movs	r0, #0
  403376:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
  40337a:	4914      	ldr	r1, [pc, #80]	; (4033cc <wait_for_bootrom+0xd4>)
  40337c:	4814      	ldr	r0, [pc, #80]	; (4033d0 <wait_for_bootrom+0xd8>)
  40337e:	4c12      	ldr	r4, [pc, #72]	; (4033c8 <wait_for_bootrom+0xd0>)
  403380:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, NBIT20);
  403382:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  403386:	f241 008c 	movw	r0, #4236	; 0x108c
  40338a:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
  40338c:	2400      	movs	r4, #0
  40338e:	e7e0      	b.n	403352 <wait_for_bootrom+0x5a>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
  403390:	490e      	ldr	r1, [pc, #56]	; (4033cc <wait_for_bootrom+0xd4>)
  403392:	480f      	ldr	r0, [pc, #60]	; (4033d0 <wait_for_bootrom+0xd8>)
  403394:	4c0c      	ldr	r4, [pc, #48]	; (4033c8 <wait_for_bootrom+0xd0>)
  403396:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, 0);
  403398:	2100      	movs	r1, #0
  40339a:	f241 008c 	movw	r0, #4236	; 0x108c
  40339e:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
  4033a0:	2400      	movs	r4, #0
  4033a2:	e7d6      	b.n	403352 <wait_for_bootrom+0x5a>
  4033a4:	00403535 	.word	0x00403535
  4033a8:	00401e61 	.word	0x00401e61
  4033ac:	000207bc 	.word	0x000207bc
  4033b0:	10add09e 	.word	0x10add09e
  4033b4:	0040caa0 	.word	0x0040caa0
  4033b8:	00406161 	.word	0x00406161
  4033bc:	00403245 	.word	0x00403245
  4033c0:	00403075 	.word	0x00403075
  4033c4:	ef522f61 	.word	0xef522f61
  4033c8:	0040354d 	.word	0x0040354d
  4033cc:	3c1cd57d 	.word	0x3c1cd57d
  4033d0:	000207ac 	.word	0x000207ac

004033d4 <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
  4033d4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4033d6:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32Timeout = TIMEOUT;
	volatile uint32 regAddress = NMI_STATE_REG;
  4033d8:	f241 038c 	movw	r3, #4236	; 0x108c
  4033dc:	9301      	str	r3, [sp, #4]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
  4033de:	4b18      	ldr	r3, [pc, #96]	; (403440 <wait_for_firmware_start+0x6c>)
  4033e0:	9300      	str	r3, [sp, #0]
	
	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
  4033e2:	3802      	subs	r0, #2
  4033e4:	b2c0      	uxtb	r0, r0
  4033e6:	2801      	cmp	r0, #1
  4033e8:	d911      	bls.n	40340e <wait_for_firmware_start+0x3a>
{
  4033ea:	f04f 34ff 	mov.w	r4, #4294967295
  4033ee:	2000      	movs	r0, #0
	
	
	while (checkValue != reg)
	{
	
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
  4033f0:	2702      	movs	r7, #2
  4033f2:	4e14      	ldr	r6, [pc, #80]	; (403444 <wait_for_firmware_start+0x70>)
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
  4033f4:	4d14      	ldr	r5, [pc, #80]	; (403448 <wait_for_firmware_start+0x74>)
	while (checkValue != reg)
  4033f6:	9b00      	ldr	r3, [sp, #0]
  4033f8:	4298      	cmp	r0, r3
  4033fa:	d012      	beq.n	403422 <wait_for_firmware_start+0x4e>
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
  4033fc:	4638      	mov	r0, r7
  4033fe:	47b0      	blx	r6
		reg = nm_read_reg(regAddress);
  403400:	9801      	ldr	r0, [sp, #4]
  403402:	47a8      	blx	r5
		if(++cnt >= u32Timeout)
  403404:	3c01      	subs	r4, #1
  403406:	d1f6      	bne.n	4033f6 <wait_for_firmware_start+0x22>
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
  403408:	f06f 0004 	mvn.w	r0, #4
  40340c:	e00e      	b.n	40342c <wait_for_firmware_start+0x58>
		regAddress = NMI_REV_REG;
  40340e:	4b0f      	ldr	r3, [pc, #60]	; (40344c <wait_for_firmware_start+0x78>)
  403410:	9301      	str	r3, [sp, #4]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
  403412:	f1a3 5322 	sub.w	r3, r3, #679477248	; 0x28800000
  403416:	f5a3 1311 	sub.w	r3, r3, #2375680	; 0x244000
  40341a:	f2a3 53e9 	subw	r3, r3, #1513	; 0x5e9
  40341e:	9300      	str	r3, [sp, #0]
  403420:	e7e3      	b.n	4033ea <wait_for_firmware_start+0x16>
			goto ERR;
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
  403422:	9a00      	ldr	r2, [sp, #0]
  403424:	4b06      	ldr	r3, [pc, #24]	; (403440 <wait_for_firmware_start+0x6c>)
  403426:	429a      	cmp	r2, r3
  403428:	d002      	beq.n	403430 <wait_for_firmware_start+0x5c>
	sint8 ret = M2M_SUCCESS;
  40342a:	2000      	movs	r0, #0
	{
		nm_write_reg(NMI_STATE_REG, 0);
	}
ERR:
	return ret;
}
  40342c:	b003      	add	sp, #12
  40342e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nm_write_reg(NMI_STATE_REG, 0);
  403430:	2100      	movs	r1, #0
  403432:	f241 008c 	movw	r0, #4236	; 0x108c
  403436:	4b06      	ldr	r3, [pc, #24]	; (403450 <wait_for_firmware_start+0x7c>)
  403438:	4798      	blx	r3
	sint8 ret = M2M_SUCCESS;
  40343a:	2000      	movs	r0, #0
  40343c:	e7f6      	b.n	40342c <wait_for_firmware_start+0x58>
  40343e:	bf00      	nop
  403440:	02532636 	.word	0x02532636
  403444:	00401e61 	.word	0x00401e61
  403448:	00403535 	.word	0x00403535
  40344c:	000207ac 	.word	0x000207ac
  403450:	0040354d 	.word	0x0040354d

00403454 <chip_deinit>:

sint8 chip_deinit(void)
{
  403454:	b5f0      	push	{r4, r5, r6, r7, lr}
  403456:	b083      	sub	sp, #12
	uint32 reg = 0;
  403458:	a902      	add	r1, sp, #8
  40345a:	2300      	movs	r3, #0
  40345c:	f841 3d04 	str.w	r3, [r1, #-4]!
	uint8 timeout = 10;

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  403460:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  403464:	4b24      	ldr	r3, [pc, #144]	; (4034f8 <chip_deinit+0xa4>)
  403466:	4798      	blx	r3
	if (ret != M2M_SUCCESS) {
  403468:	bb20      	cbnz	r0, 4034b4 <chip_deinit+0x60>
		M2M_ERR("failed to de-initialize\n");
	}
	reg &= ~(1 << 10);
  40346a:	9901      	ldr	r1, [sp, #4]
  40346c:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
  403470:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
  403472:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  403476:	4b21      	ldr	r3, [pc, #132]	; (4034fc <chip_deinit+0xa8>)
  403478:	4798      	blx	r3

	if (ret != M2M_SUCCESS) {
  40347a:	4605      	mov	r5, r0
  40347c:	bb28      	cbnz	r0, 4034ca <chip_deinit+0x76>
  40347e:	240a      	movs	r4, #10
		M2M_ERR("Error while writing reg\n");
		return ret;
	}

	do {
		ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  403480:	4e1d      	ldr	r6, [pc, #116]	; (4034f8 <chip_deinit+0xa4>)
		}
		/*Workaround to ensure that the chip is actually reset*/
		if ((reg & (1 << 10))) {
			M2M_DBG("Bit 10 not reset retry %d\n", timeout);
			reg &= ~(1 << 10);
			ret = nm_write_reg(NMI_GLB_RESET_0, reg);
  403482:	4f1e      	ldr	r7, [pc, #120]	; (4034fc <chip_deinit+0xa8>)
		ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  403484:	a901      	add	r1, sp, #4
  403486:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  40348a:	47b0      	blx	r6
		if (ret != M2M_SUCCESS) {
  40348c:	4605      	mov	r5, r0
  40348e:	bb38      	cbnz	r0, 4034e0 <chip_deinit+0x8c>
		if ((reg & (1 << 10))) {
  403490:	9901      	ldr	r1, [sp, #4]
  403492:	f411 6f80 	tst.w	r1, #1024	; 0x400
  403496:	d00a      	beq.n	4034ae <chip_deinit+0x5a>
			reg &= ~(1 << 10);
  403498:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
  40349c:	9101      	str	r1, [sp, #4]
			ret = nm_write_reg(NMI_GLB_RESET_0, reg);
  40349e:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  4034a2:	47b8      	blx	r7
  4034a4:	4605      	mov	r5, r0
  4034a6:	1e63      	subs	r3, r4, #1
			timeout--;
		} else {
			break;
		}

	} while (timeout);
  4034a8:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
  4034ac:	d1ea      	bne.n	403484 <chip_deinit+0x30>

	return ret;
}
  4034ae:	4628      	mov	r0, r5
  4034b0:	b003      	add	sp, #12
  4034b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		M2M_ERR("failed to de-initialize\n");
  4034b4:	f240 2231 	movw	r2, #561	; 0x231
  4034b8:	4911      	ldr	r1, [pc, #68]	; (403500 <chip_deinit+0xac>)
  4034ba:	4812      	ldr	r0, [pc, #72]	; (403504 <chip_deinit+0xb0>)
  4034bc:	4c12      	ldr	r4, [pc, #72]	; (403508 <chip_deinit+0xb4>)
  4034be:	47a0      	blx	r4
  4034c0:	4812      	ldr	r0, [pc, #72]	; (40350c <chip_deinit+0xb8>)
  4034c2:	47a0      	blx	r4
  4034c4:	4812      	ldr	r0, [pc, #72]	; (403510 <chip_deinit+0xbc>)
  4034c6:	47a0      	blx	r4
  4034c8:	e7cf      	b.n	40346a <chip_deinit+0x16>
		M2M_ERR("Error while writing reg\n");
  4034ca:	f240 2237 	movw	r2, #567	; 0x237
  4034ce:	490c      	ldr	r1, [pc, #48]	; (403500 <chip_deinit+0xac>)
  4034d0:	480c      	ldr	r0, [pc, #48]	; (403504 <chip_deinit+0xb0>)
  4034d2:	4c0d      	ldr	r4, [pc, #52]	; (403508 <chip_deinit+0xb4>)
  4034d4:	47a0      	blx	r4
  4034d6:	480f      	ldr	r0, [pc, #60]	; (403514 <chip_deinit+0xc0>)
  4034d8:	47a0      	blx	r4
  4034da:	480d      	ldr	r0, [pc, #52]	; (403510 <chip_deinit+0xbc>)
  4034dc:	47a0      	blx	r4
		return ret;
  4034de:	e7e6      	b.n	4034ae <chip_deinit+0x5a>
			M2M_ERR("Error while reading reg\n");
  4034e0:	f240 223e 	movw	r2, #574	; 0x23e
  4034e4:	4906      	ldr	r1, [pc, #24]	; (403500 <chip_deinit+0xac>)
  4034e6:	4807      	ldr	r0, [pc, #28]	; (403504 <chip_deinit+0xb0>)
  4034e8:	4c07      	ldr	r4, [pc, #28]	; (403508 <chip_deinit+0xb4>)
  4034ea:	47a0      	blx	r4
  4034ec:	480a      	ldr	r0, [pc, #40]	; (403518 <chip_deinit+0xc4>)
  4034ee:	47a0      	blx	r4
  4034f0:	4807      	ldr	r0, [pc, #28]	; (403510 <chip_deinit+0xbc>)
  4034f2:	47a0      	blx	r4
			return ret;
  4034f4:	e7db      	b.n	4034ae <chip_deinit+0x5a>
  4034f6:	bf00      	nop
  4034f8:	00403541 	.word	0x00403541
  4034fc:	0040354d 	.word	0x0040354d
  403500:	0040c9dc 	.word	0x0040c9dc
  403504:	0040c59c 	.word	0x0040c59c
  403508:	00406161 	.word	0x00406161
  40350c:	0040c9e8 	.word	0x0040c9e8
  403510:	0040c5c8 	.word	0x0040c5c8
  403514:	0040ca04 	.word	0x0040ca04
  403518:	0040ca20 	.word	0x0040ca20

0040351c <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
  40351c:	b508      	push	{r3, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_init(pvInitVal);
  40351e:	4b01      	ldr	r3, [pc, #4]	; (403524 <nm_bus_iface_init+0x8>)
  403520:	4798      	blx	r3

	return ret;
}
  403522:	bd08      	pop	{r3, pc}
  403524:	00401fd5 	.word	0x00401fd5

00403528 <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
  403528:	b508      	push	{r3, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_deinit();
  40352a:	4b01      	ldr	r3, [pc, #4]	; (403530 <nm_bus_iface_deinit+0x8>)
  40352c:	4798      	blx	r3

	return ret;
}
  40352e:	bd08      	pop	{r3, pc}
  403530:	004021c5 	.word	0x004021c5

00403534 <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
  403534:	b508      	push	{r3, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
  403536:	4b01      	ldr	r3, [pc, #4]	; (40353c <nm_read_reg+0x8>)
  403538:	4798      	blx	r3
	return nm_i2c_read_reg(u32Addr);
#else
#error "Plesae define bus usage"
#endif

}
  40353a:	bd08      	pop	{r3, pc}
  40353c:	00403d89 	.word	0x00403d89

00403540 <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
  403540:	b508      	push	{r3, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
  403542:	4b01      	ldr	r3, [pc, #4]	; (403548 <nm_read_reg_with_ret+0x8>)
  403544:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Plesae define bus usage"
#endif
}
  403546:	bd08      	pop	{r3, pc}
  403548:	00403da1 	.word	0x00403da1

0040354c <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
  40354c:	b508      	push	{r3, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
  40354e:	4b01      	ldr	r3, [pc, #4]	; (403554 <nm_write_reg+0x8>)
  403550:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Plesae define bus usage"
#endif
}
  403552:	bd08      	pop	{r3, pc}
  403554:	00403db9 	.word	0x00403db9

00403558 <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
  403558:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40355c:	4607      	mov	r7, r0
  40355e:	4689      	mov	r9, r1
  403560:	4615      	mov	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
  403562:	4b12      	ldr	r3, [pc, #72]	; (4035ac <nm_read_block+0x54>)
  403564:	f8b3 8000 	ldrh.w	r8, [r3]
  403568:	f1a8 0808 	sub.w	r8, r8, #8
  40356c:	fa1f f888 	uxth.w	r8, r8
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
  403570:	4542      	cmp	r2, r8
  403572:	d919      	bls.n	4035a8 <nm_read_block+0x50>
  403574:	4644      	mov	r4, r8
  403576:	2600      	movs	r6, #0
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
  403578:	f8df a034 	ldr.w	sl, [pc, #52]	; 4035b0 <nm_read_block+0x58>
  40357c:	4642      	mov	r2, r8
  40357e:	eb09 0106 	add.w	r1, r9, r6
  403582:	4638      	mov	r0, r7
  403584:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
  403586:	4603      	mov	r3, r0
  403588:	b958      	cbnz	r0, 4035a2 <nm_read_block+0x4a>
			u32Sz -= u16MaxTrxSz;
  40358a:	1b2d      	subs	r5, r5, r4
			off += u16MaxTrxSz;
  40358c:	4426      	add	r6, r4
			u32Addr += u16MaxTrxSz;
  40358e:	4427      	add	r7, r4
		if(u32Sz <= u16MaxTrxSz)
  403590:	42a5      	cmp	r5, r4
  403592:	d8f3      	bhi.n	40357c <nm_read_block+0x24>
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
  403594:	b2aa      	uxth	r2, r5
  403596:	eb09 0106 	add.w	r1, r9, r6
  40359a:	4638      	mov	r0, r7
  40359c:	4b04      	ldr	r3, [pc, #16]	; (4035b0 <nm_read_block+0x58>)
  40359e:	4798      	blx	r3
  4035a0:	4603      	mov	r3, r0
		}
	}

	return s8Ret;
}
  4035a2:	4618      	mov	r0, r3
  4035a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	uint32 off = 0;
  4035a8:	2600      	movs	r6, #0
  4035aa:	e7f3      	b.n	403594 <nm_read_block+0x3c>
  4035ac:	20400010 	.word	0x20400010
  4035b0:	00403ee5 	.word	0x00403ee5

004035b4 <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
  4035b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4035b8:	4607      	mov	r7, r0
  4035ba:	4689      	mov	r9, r1
  4035bc:	4615      	mov	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
  4035be:	4b12      	ldr	r3, [pc, #72]	; (403608 <nm_write_block+0x54>)
  4035c0:	f8b3 8000 	ldrh.w	r8, [r3]
  4035c4:	f1a8 0808 	sub.w	r8, r8, #8
  4035c8:	fa1f f888 	uxth.w	r8, r8
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
  4035cc:	4542      	cmp	r2, r8
  4035ce:	d919      	bls.n	403604 <nm_write_block+0x50>
  4035d0:	4644      	mov	r4, r8
  4035d2:	2600      	movs	r6, #0
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
  4035d4:	f8df a034 	ldr.w	sl, [pc, #52]	; 40360c <nm_write_block+0x58>
  4035d8:	4642      	mov	r2, r8
  4035da:	eb09 0106 	add.w	r1, r9, r6
  4035de:	4638      	mov	r0, r7
  4035e0:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
  4035e2:	4603      	mov	r3, r0
  4035e4:	b958      	cbnz	r0, 4035fe <nm_write_block+0x4a>
			u32Sz -= u16MaxTrxSz;
  4035e6:	1b2d      	subs	r5, r5, r4
			off += u16MaxTrxSz;
  4035e8:	4426      	add	r6, r4
			u32Addr += u16MaxTrxSz;
  4035ea:	4427      	add	r7, r4
		if(u32Sz <= u16MaxTrxSz)
  4035ec:	42a5      	cmp	r5, r4
  4035ee:	d8f3      	bhi.n	4035d8 <nm_write_block+0x24>
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
  4035f0:	b2aa      	uxth	r2, r5
  4035f2:	eb09 0106 	add.w	r1, r9, r6
  4035f6:	4638      	mov	r0, r7
  4035f8:	4b04      	ldr	r3, [pc, #16]	; (40360c <nm_write_block+0x58>)
  4035fa:	4798      	blx	r3
  4035fc:	4603      	mov	r3, r0
		}
	}

	return s8Ret;
}
  4035fe:	4618      	mov	r0, r3
  403600:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	uint32 off = 0;
  403604:	2600      	movs	r6, #0
  403606:	e7f3      	b.n	4035f0 <nm_write_block+0x3c>
  403608:	20400010 	.word	0x20400010
  40360c:	00403fad 	.word	0x00403fad

00403610 <nm_get_firmware_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_info(tstrM2mRev* M2mRev)
{
  403610:	b530      	push	{r4, r5, lr}
  403612:	b083      	sub	sp, #12
  403614:	4604      	mov	r4, r0
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
  403616:	a902      	add	r1, sp, #8
  403618:	2300      	movs	r3, #0
  40361a:	f841 3d04 	str.w	r3, [r1, #-4]!
	sint8	ret = M2M_SUCCESS;

	ret = nm_read_reg_with_ret(NMI_REV_REG, &reg);
  40361e:	4824      	ldr	r0, [pc, #144]	; (4036b0 <nm_get_firmware_info+0xa0>)
  403620:	4b24      	ldr	r3, [pc, #144]	; (4036b4 <nm_get_firmware_info+0xa4>)
  403622:	4798      	blx	r3
  403624:	4605      	mov	r5, r0
	//In case the Firmware running is ATE fw
	if(M2M_ATE_FW_IS_UP_VALUE == reg)
  403626:	9a01      	ldr	r2, [sp, #4]
  403628:	4b23      	ldr	r3, [pc, #140]	; (4036b8 <nm_get_firmware_info+0xa8>)
  40362a:	429a      	cmp	r2, r3
  40362c:	d039      	beq.n	4036a2 <nm_get_firmware_info+0x92>
	{
		//Read FW info again from the register specified for ATE
		ret = nm_read_reg_with_ret(NMI_REV_REG_ATE, &reg);
	}
	M2mRev->u8DriverMajor	= M2M_GET_DRV_MAJOR(reg);
  40362e:	9b01      	ldr	r3, [sp, #4]
  403630:	0c1a      	lsrs	r2, r3, #16
  403632:	b291      	uxth	r1, r2
  403634:	0a08      	lsrs	r0, r1, #8
  403636:	71e0      	strb	r0, [r4, #7]
	M2mRev->u8DriverMinor   = M2M_GET_DRV_MINOR(reg);
  403638:	f3c1 1103 	ubfx	r1, r1, #4, #4
  40363c:	7221      	strb	r1, [r4, #8]
	M2mRev->u8DriverPatch	= M2M_GET_DRV_PATCH(reg);
  40363e:	f002 020f 	and.w	r2, r2, #15
  403642:	7262      	strb	r2, [r4, #9]
	M2mRev->u8FirmwareMajor	= M2M_GET_FW_MAJOR(reg);
  403644:	b29a      	uxth	r2, r3
  403646:	0a11      	lsrs	r1, r2, #8
  403648:	7121      	strb	r1, [r4, #4]
	M2mRev->u8FirmwareMinor = M2M_GET_FW_MINOR(reg);
  40364a:	f3c2 1203 	ubfx	r2, r2, #4, #4
  40364e:	7162      	strb	r2, [r4, #5]
	M2mRev->u8FirmwarePatch = M2M_GET_FW_PATCH(reg);
  403650:	f003 030f 	and.w	r3, r3, #15
  403654:	71a3      	strb	r3, [r4, #6]
	M2mRev->u32Chipid	= nmi_get_chipid();
  403656:	4b19      	ldr	r3, [pc, #100]	; (4036bc <nm_get_firmware_info+0xac>)
  403658:	4798      	blx	r3
  40365a:	6020      	str	r0, [r4, #0]
	
	curr_firm_ver   = M2M_MAKE_VERSION(M2mRev->u8FirmwareMajor, M2mRev->u8FirmwareMinor,M2mRev->u8FirmwarePatch);
  40365c:	7922      	ldrb	r2, [r4, #4]
  40365e:	79a3      	ldrb	r3, [r4, #6]
  403660:	f003 030f 	and.w	r3, r3, #15
  403664:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  403668:	7962      	ldrb	r2, [r4, #5]
  40366a:	0112      	lsls	r2, r2, #4
  40366c:	b2d2      	uxtb	r2, r2
  40366e:	4313      	orrs	r3, r2
	curr_drv_ver    = M2M_MAKE_VERSION(M2M_DRIVER_VERSION_MAJOR_NO, M2M_DRIVER_VERSION_MINOR_NO, M2M_DRIVER_VERSION_PATCH_NO);
	min_req_drv_ver = M2M_MAKE_VERSION(M2mRev->u8DriverMajor, M2mRev->u8DriverMinor,M2mRev->u8DriverPatch);
  403670:	79e1      	ldrb	r1, [r4, #7]
  403672:	7a62      	ldrb	r2, [r4, #9]
  403674:	f002 020f 	and.w	r2, r2, #15
  403678:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  40367c:	7a21      	ldrb	r1, [r4, #8]
  40367e:	0109      	lsls	r1, r1, #4
  403680:	b2c9      	uxtb	r1, r1
	if(curr_drv_ver <  min_req_drv_ver) {
  403682:	430a      	orrs	r2, r1
  403684:	f241 3130 	movw	r1, #4912	; 0x1330
		/*The current driver version should be larger or equal 
		than the min driver that the current firmware support  */
		ret = M2M_ERR_FW_VER_MISMATCH;
  403688:	428a      	cmp	r2, r1
  40368a:	bf88      	it	hi
  40368c:	f06f 050c 	mvnhi.w	r5, #12
	}
	if(curr_drv_ver >  curr_firm_ver) {
  403690:	f241 322f 	movw	r2, #4911	; 0x132f
		/*The current driver should be equal or less than the firmware version*/
		ret = M2M_ERR_FW_VER_MISMATCH;
  403694:	4293      	cmp	r3, r2
	}
	return ret;
}
  403696:	bf8c      	ite	hi
  403698:	4628      	movhi	r0, r5
  40369a:	f06f 000c 	mvnls.w	r0, #12
  40369e:	b003      	add	sp, #12
  4036a0:	bd30      	pop	{r4, r5, pc}
		ret = nm_read_reg_with_ret(NMI_REV_REG_ATE, &reg);
  4036a2:	a901      	add	r1, sp, #4
  4036a4:	f241 0048 	movw	r0, #4168	; 0x1048
  4036a8:	4b02      	ldr	r3, [pc, #8]	; (4036b4 <nm_get_firmware_info+0xa4>)
  4036aa:	4798      	blx	r3
  4036ac:	4605      	mov	r5, r0
  4036ae:	e7be      	b.n	40362e <nm_get_firmware_info+0x1e>
  4036b0:	000207ac 	.word	0x000207ac
  4036b4:	00403541 	.word	0x00403541
  4036b8:	d75dc1c3 	.word	0xd75dc1c3
  4036bc:	00403245 	.word	0x00403245

004036c0 <nm_drv_init>:
*	@author	M. Abdelmawla
*	@date	15 July 2012
*	@version	1.0
*/
sint8 nm_drv_init(void * arg)
{
  4036c0:	b538      	push	{r3, r4, r5, lr}
	sint8 ret = M2M_SUCCESS;
	uint8 u8Mode;
	
	if(NULL != arg) {
  4036c2:	2800      	cmp	r0, #0
  4036c4:	d037      	beq.n	403736 <nm_drv_init+0x76>
		u8Mode = *((uint8 *)arg);
  4036c6:	7804      	ldrb	r4, [r0, #0]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) {
  4036c8:	1e63      	subs	r3, r4, #1
  4036ca:	b2db      	uxtb	r3, r3
			u8Mode = M2M_WIFI_MODE_NORMAL;
  4036cc:	2b04      	cmp	r3, #4
  4036ce:	bf28      	it	cs
  4036d0:	2401      	movcs	r4, #1
		}
	} else {
		u8Mode = M2M_WIFI_MODE_NORMAL;
	}
	
	ret = nm_bus_iface_init(NULL);
  4036d2:	2000      	movs	r0, #0
  4036d4:	4b1e      	ldr	r3, [pc, #120]	; (403750 <nm_drv_init+0x90>)
  4036d6:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  4036d8:	4605      	mov	r5, r0
  4036da:	2800      	cmp	r0, #0
  4036dc:	d12d      	bne.n	40373a <nm_drv_init+0x7a>
	ret = chip_reset();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	M2M_INFO("Chip ID %lx\n", nmi_get_chipid());
  4036de:	481d      	ldr	r0, [pc, #116]	; (403754 <nm_drv_init+0x94>)
  4036e0:	4d1d      	ldr	r5, [pc, #116]	; (403758 <nm_drv_init+0x98>)
  4036e2:	47a8      	blx	r5
  4036e4:	4b1d      	ldr	r3, [pc, #116]	; (40375c <nm_drv_init+0x9c>)
  4036e6:	4798      	blx	r3
  4036e8:	4601      	mov	r1, r0
  4036ea:	481d      	ldr	r0, [pc, #116]	; (403760 <nm_drv_init+0xa0>)
  4036ec:	47a8      	blx	r5
  4036ee:	481d      	ldr	r0, [pc, #116]	; (403764 <nm_drv_init+0xa4>)
  4036f0:	47a8      	blx	r5
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_init();
  4036f2:	4b1d      	ldr	r3, [pc, #116]	; (403768 <nm_drv_init+0xa8>)
  4036f4:	4798      	blx	r3
	ret = cpu_start();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	ret = wait_for_bootrom(u8Mode);
  4036f6:	4620      	mov	r0, r4
  4036f8:	4b1c      	ldr	r3, [pc, #112]	; (40376c <nm_drv_init+0xac>)
  4036fa:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  4036fc:	4605      	mov	r5, r0
  4036fe:	b9b0      	cbnz	r0, 40372e <nm_drv_init+0x6e>
		goto ERR2;
	}
		
	ret = wait_for_firmware_start(u8Mode);
  403700:	4620      	mov	r0, r4
  403702:	4b1b      	ldr	r3, [pc, #108]	; (403770 <nm_drv_init+0xb0>)
  403704:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  403706:	4605      	mov	r5, r0
  403708:	b988      	cbnz	r0, 40372e <nm_drv_init+0x6e>
		goto ERR2;
	}
	
	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) {
  40370a:	3c02      	subs	r4, #2
  40370c:	b2e4      	uxtb	r4, r4
  40370e:	2c01      	cmp	r4, #1
  403710:	d90f      	bls.n	403732 <nm_drv_init+0x72>
		goto ERR1;
	} else {
		/*continue running*/
	}
	
	ret = enable_interrupts();
  403712:	4b18      	ldr	r3, [pc, #96]	; (403774 <nm_drv_init+0xb4>)
  403714:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  403716:	4605      	mov	r5, r0
  403718:	b158      	cbz	r0, 403732 <nm_drv_init+0x72>
		M2M_ERR("failed to enable interrupts..\n");
  40371a:	f44f 72ae 	mov.w	r2, #348	; 0x15c
  40371e:	4916      	ldr	r1, [pc, #88]	; (403778 <nm_drv_init+0xb8>)
  403720:	4816      	ldr	r0, [pc, #88]	; (40377c <nm_drv_init+0xbc>)
  403722:	4c0d      	ldr	r4, [pc, #52]	; (403758 <nm_drv_init+0x98>)
  403724:	47a0      	blx	r4
  403726:	4816      	ldr	r0, [pc, #88]	; (403780 <nm_drv_init+0xc0>)
  403728:	47a0      	blx	r4
  40372a:	480e      	ldr	r0, [pc, #56]	; (403764 <nm_drv_init+0xa4>)
  40372c:	47a0      	blx	r4
		goto ERR2;
	}
	
	return ret;
ERR2:
	nm_bus_iface_deinit();
  40372e:	4b15      	ldr	r3, [pc, #84]	; (403784 <nm_drv_init+0xc4>)
  403730:	4798      	blx	r3
ERR1:
	return ret;
}
  403732:	4628      	mov	r0, r5
  403734:	bd38      	pop	{r3, r4, r5, pc}
		u8Mode = M2M_WIFI_MODE_NORMAL;
  403736:	2401      	movs	r4, #1
  403738:	e7cb      	b.n	4036d2 <nm_drv_init+0x12>
		M2M_ERR("[nmi start]: fail init bus\n");
  40373a:	f44f 7292 	mov.w	r2, #292	; 0x124
  40373e:	490e      	ldr	r1, [pc, #56]	; (403778 <nm_drv_init+0xb8>)
  403740:	480e      	ldr	r0, [pc, #56]	; (40377c <nm_drv_init+0xbc>)
  403742:	4c05      	ldr	r4, [pc, #20]	; (403758 <nm_drv_init+0x98>)
  403744:	47a0      	blx	r4
  403746:	4810      	ldr	r0, [pc, #64]	; (403788 <nm_drv_init+0xc8>)
  403748:	47a0      	blx	r4
  40374a:	4806      	ldr	r0, [pc, #24]	; (403764 <nm_drv_init+0xa4>)
  40374c:	47a0      	blx	r4
		goto ERR1;
  40374e:	e7f0      	b.n	403732 <nm_drv_init+0x72>
  403750:	0040351d 	.word	0x0040351d
  403754:	0040c870 	.word	0x0040c870
  403758:	00406161 	.word	0x00406161
  40375c:	00403245 	.word	0x00403245
  403760:	0040cb68 	.word	0x0040cb68
  403764:	0040c5c8 	.word	0x0040c5c8
  403768:	00403dd1 	.word	0x00403dd1
  40376c:	004032f9 	.word	0x004032f9
  403770:	004033d5 	.word	0x004033d5
  403774:	004031dd 	.word	0x004031dd
  403778:	0040cab0 	.word	0x0040cab0
  40377c:	0040c59c 	.word	0x0040c59c
  403780:	0040cb2c 	.word	0x0040cb2c
  403784:	00403529 	.word	0x00403529
  403788:	0040cb4c 	.word	0x0040cb4c

0040378c <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
  40378c:	b538      	push	{r3, r4, r5, lr}
	sint8 ret;

	ret = chip_deinit();
  40378e:	4b19      	ldr	r3, [pc, #100]	; (4037f4 <nm_drv_deinit+0x68>)
  403790:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  403792:	b958      	cbnz	r0, 4037ac <nm_drv_deinit+0x20>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
		goto ERR1;
	}
	
	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
  403794:	2000      	movs	r0, #0
  403796:	4b18      	ldr	r3, [pc, #96]	; (4037f8 <nm_drv_deinit+0x6c>)
  403798:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  40379a:	4604      	mov	r4, r0
  40379c:	b998      	cbnz	r0, 4037c6 <nm_drv_deinit+0x3a>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
		goto ERR1;
	}

	ret = nm_bus_iface_deinit();
  40379e:	4b17      	ldr	r3, [pc, #92]	; (4037fc <nm_drv_deinit+0x70>)
  4037a0:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  4037a2:	4604      	mov	r4, r0
  4037a4:	b9d0      	cbnz	r0, 4037dc <nm_drv_deinit+0x50>
		M2M_ERR("[nmi stop]: fail init bus\n");
		goto ERR1;
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
  4037a6:	4b16      	ldr	r3, [pc, #88]	; (403800 <nm_drv_deinit+0x74>)
  4037a8:	4798      	blx	r3
  4037aa:	e00a      	b.n	4037c2 <nm_drv_deinit+0x36>
  4037ac:	4604      	mov	r4, r0
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
  4037ae:	f44f 72ba 	mov.w	r2, #372	; 0x174
  4037b2:	4914      	ldr	r1, [pc, #80]	; (403804 <nm_drv_deinit+0x78>)
  4037b4:	4814      	ldr	r0, [pc, #80]	; (403808 <nm_drv_deinit+0x7c>)
  4037b6:	4d15      	ldr	r5, [pc, #84]	; (40380c <nm_drv_deinit+0x80>)
  4037b8:	47a8      	blx	r5
  4037ba:	4815      	ldr	r0, [pc, #84]	; (403810 <nm_drv_deinit+0x84>)
  4037bc:	47a8      	blx	r5
  4037be:	4815      	ldr	r0, [pc, #84]	; (403814 <nm_drv_deinit+0x88>)
  4037c0:	47a8      	blx	r5
#endif

ERR1:
	return ret;
}
  4037c2:	4620      	mov	r0, r4
  4037c4:	bd38      	pop	{r3, r4, r5, pc}
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
  4037c6:	f240 127b 	movw	r2, #379	; 0x17b
  4037ca:	490e      	ldr	r1, [pc, #56]	; (403804 <nm_drv_deinit+0x78>)
  4037cc:	480e      	ldr	r0, [pc, #56]	; (403808 <nm_drv_deinit+0x7c>)
  4037ce:	4d0f      	ldr	r5, [pc, #60]	; (40380c <nm_drv_deinit+0x80>)
  4037d0:	47a8      	blx	r5
  4037d2:	4811      	ldr	r0, [pc, #68]	; (403818 <nm_drv_deinit+0x8c>)
  4037d4:	47a8      	blx	r5
  4037d6:	480f      	ldr	r0, [pc, #60]	; (403814 <nm_drv_deinit+0x88>)
  4037d8:	47a8      	blx	r5
		goto ERR1;
  4037da:	e7f2      	b.n	4037c2 <nm_drv_deinit+0x36>
		M2M_ERR("[nmi stop]: fail init bus\n");
  4037dc:	f240 1281 	movw	r2, #385	; 0x181
  4037e0:	4908      	ldr	r1, [pc, #32]	; (403804 <nm_drv_deinit+0x78>)
  4037e2:	4809      	ldr	r0, [pc, #36]	; (403808 <nm_drv_deinit+0x7c>)
  4037e4:	4d09      	ldr	r5, [pc, #36]	; (40380c <nm_drv_deinit+0x80>)
  4037e6:	47a8      	blx	r5
  4037e8:	480c      	ldr	r0, [pc, #48]	; (40381c <nm_drv_deinit+0x90>)
  4037ea:	47a8      	blx	r5
  4037ec:	4809      	ldr	r0, [pc, #36]	; (403814 <nm_drv_deinit+0x88>)
  4037ee:	47a8      	blx	r5
		goto ERR1;
  4037f0:	e7e7      	b.n	4037c2 <nm_drv_deinit+0x36>
  4037f2:	bf00      	nop
  4037f4:	00403455 	.word	0x00403455
  4037f8:	00404831 	.word	0x00404831
  4037fc:	00403529 	.word	0x00403529
  403800:	00403d7d 	.word	0x00403d7d
  403804:	0040cabc 	.word	0x0040cabc
  403808:	0040c59c 	.word	0x0040c59c
  40380c:	00406161 	.word	0x00406161
  403810:	0040cacc 	.word	0x0040cacc
  403814:	0040c5c8 	.word	0x0040c5c8
  403818:	0040caec 	.word	0x0040caec
  40381c:	0040cb10 	.word	0x0040cb10

00403820 <nmi_spi_read>:
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static uint8 	gu8Crc_off	=   0;

static sint8 nmi_spi_read(uint8* b, uint16 sz)
{
  403820:	b500      	push	{lr}
  403822:	b085      	sub	sp, #20
	tstrNmSpiRw spi;
	spi.pu8InBuf = NULL;
  403824:	2300      	movs	r3, #0
  403826:	9301      	str	r3, [sp, #4]
	spi.pu8OutBuf = b;
  403828:	9002      	str	r0, [sp, #8]
	spi.u16Sz = sz;
  40382a:	f8ad 100c 	strh.w	r1, [sp, #12]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
  40382e:	a901      	add	r1, sp, #4
  403830:	2003      	movs	r0, #3
  403832:	4b02      	ldr	r3, [pc, #8]	; (40383c <nmi_spi_read+0x1c>)
  403834:	4798      	blx	r3
}
  403836:	b005      	add	sp, #20
  403838:	f85d fb04 	ldr.w	pc, [sp], #4
  40383c:	004020f1 	.word	0x004020f1

00403840 <spi_cmd_rsp>:

	return result;
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
  403840:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403844:	b082      	sub	sp, #8
  403846:	4605      	mov	r5, r0

	/**
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
		 (cmd == CMD_TERMINATE) ||
  403848:	f100 033b 	add.w	r3, r0, #59	; 0x3b
  40384c:	b2db      	uxtb	r3, r3
  40384e:	2b01      	cmp	r3, #1
  403850:	d927      	bls.n	4038a2 <spi_cmd_rsp+0x62>
  403852:	28cf      	cmp	r0, #207	; 0xcf
  403854:	d025      	beq.n	4038a2 <spi_cmd_rsp+0x62>
{
  403856:	240b      	movs	r4, #11

	/* wait for response */
	s8RetryCnt = 10;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  403858:	f04f 0801 	mov.w	r8, #1
  40385c:	4f23      	ldr	r7, [pc, #140]	; (4038ec <spi_cmd_rsp+0xac>)
  40385e:	4641      	mov	r1, r8
  403860:	f10d 0007 	add.w	r0, sp, #7
  403864:	47b8      	blx	r7
  403866:	4606      	mov	r6, r0
  403868:	bb20      	cbnz	r0, 4038b4 <spi_cmd_rsp+0x74>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
  40386a:	f89d 3007 	ldrb.w	r3, [sp, #7]
  40386e:	42ab      	cmp	r3, r5
  403870:	d02c      	beq.n	4038cc <spi_cmd_rsp+0x8c>
  403872:	1e63      	subs	r3, r4, #1
  403874:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
  403878:	d1f1      	bne.n	40385e <spi_cmd_rsp+0x1e>
  40387a:	240b      	movs	r4, #11
	**/
	/* wait for response */
	s8RetryCnt = 10;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  40387c:	2701      	movs	r7, #1
  40387e:	4d1b      	ldr	r5, [pc, #108]	; (4038ec <spi_cmd_rsp+0xac>)
  403880:	4639      	mov	r1, r7
  403882:	f10d 0007 	add.w	r0, sp, #7
  403886:	47a8      	blx	r5
  403888:	bb10      	cbnz	r0, 4038d0 <spi_cmd_rsp+0x90>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
  40388a:	f89d 3007 	ldrb.w	r3, [sp, #7]
  40388e:	b353      	cbz	r3, 4038e6 <spi_cmd_rsp+0xa6>
  403890:	1e63      	subs	r3, r4, #1
  403892:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
  403896:	d1f3      	bne.n	403880 <spi_cmd_rsp+0x40>
	sint8 result = N_OK;
  403898:	2601      	movs	r6, #1

_fail_:

	return result;
}
  40389a:	4630      	mov	r0, r6
  40389c:	b002      	add	sp, #8
  40389e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  4038a2:	2101      	movs	r1, #1
  4038a4:	f10d 0007 	add.w	r0, sp, #7
  4038a8:	4b10      	ldr	r3, [pc, #64]	; (4038ec <spi_cmd_rsp+0xac>)
  4038aa:	4798      	blx	r3
  4038ac:	2800      	cmp	r0, #0
  4038ae:	d0d2      	beq.n	403856 <spi_cmd_rsp+0x16>
			result = N_FAIL;
  4038b0:	2600      	movs	r6, #0
  4038b2:	e7f2      	b.n	40389a <spi_cmd_rsp+0x5a>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
  4038b4:	f240 1227 	movw	r2, #295	; 0x127
  4038b8:	490d      	ldr	r1, [pc, #52]	; (4038f0 <spi_cmd_rsp+0xb0>)
  4038ba:	480e      	ldr	r0, [pc, #56]	; (4038f4 <spi_cmd_rsp+0xb4>)
  4038bc:	4c0e      	ldr	r4, [pc, #56]	; (4038f8 <spi_cmd_rsp+0xb8>)
  4038be:	47a0      	blx	r4
  4038c0:	480e      	ldr	r0, [pc, #56]	; (4038fc <spi_cmd_rsp+0xbc>)
  4038c2:	47a0      	blx	r4
  4038c4:	480e      	ldr	r0, [pc, #56]	; (403900 <spi_cmd_rsp+0xc0>)
  4038c6:	47a0      	blx	r4
			result = N_FAIL;
  4038c8:	2600      	movs	r6, #0
			goto _fail_;
  4038ca:	e7e6      	b.n	40389a <spi_cmd_rsp+0x5a>
  4038cc:	240b      	movs	r4, #11
  4038ce:	e7d5      	b.n	40387c <spi_cmd_rsp+0x3c>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
  4038d0:	f240 1235 	movw	r2, #309	; 0x135
  4038d4:	4906      	ldr	r1, [pc, #24]	; (4038f0 <spi_cmd_rsp+0xb0>)
  4038d6:	4807      	ldr	r0, [pc, #28]	; (4038f4 <spi_cmd_rsp+0xb4>)
  4038d8:	4c07      	ldr	r4, [pc, #28]	; (4038f8 <spi_cmd_rsp+0xb8>)
  4038da:	47a0      	blx	r4
  4038dc:	4807      	ldr	r0, [pc, #28]	; (4038fc <spi_cmd_rsp+0xbc>)
  4038de:	47a0      	blx	r4
  4038e0:	4807      	ldr	r0, [pc, #28]	; (403900 <spi_cmd_rsp+0xc0>)
  4038e2:	47a0      	blx	r4
			goto _fail_;
  4038e4:	e7d9      	b.n	40389a <spi_cmd_rsp+0x5a>
	sint8 result = N_OK;
  4038e6:	2601      	movs	r6, #1
  4038e8:	e7d7      	b.n	40389a <spi_cmd_rsp+0x5a>
  4038ea:	bf00      	nop
  4038ec:	00403821 	.word	0x00403821
  4038f0:	0040cb80 	.word	0x0040cb80
  4038f4:	0040c59c 	.word	0x0040c59c
  4038f8:	00406161 	.word	0x00406161
  4038fc:	0040cfc0 	.word	0x0040cfc0
  403900:	0040c5c8 	.word	0x0040c5c8

00403904 <spi_data_read>:

static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
  403904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403908:	b085      	sub	sp, #20
  40390a:	4683      	mov	fp, r0
  40390c:	468a      	mov	sl, r1
  40390e:	4617      	mov	r7, r2
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
  403910:	f04f 0900 	mov.w	r9, #0
		/**
			Data Respnose header
		**/
		retry = 10;
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  403914:	4d37      	ldr	r5, [pc, #220]	; (4039f4 <spi_data_read+0xf0>)
  403916:	e027      	b.n	403968 <spi_data_read+0x64>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
  403918:	f240 1257 	movw	r2, #343	; 0x157
  40391c:	4936      	ldr	r1, [pc, #216]	; (4039f8 <spi_data_read+0xf4>)
  40391e:	4837      	ldr	r0, [pc, #220]	; (4039fc <spi_data_read+0xf8>)
  403920:	4c37      	ldr	r4, [pc, #220]	; (403a00 <spi_data_read+0xfc>)
  403922:	47a0      	blx	r4
  403924:	4837      	ldr	r0, [pc, #220]	; (403a04 <spi_data_read+0x100>)
  403926:	47a0      	blx	r4
  403928:	4837      	ldr	r0, [pc, #220]	; (403a08 <spi_data_read+0x104>)
  40392a:	47a0      	blx	r4
  40392c:	2300      	movs	r3, #0
  40392e:	9301      	str	r3, [sp, #4]
		sz -= nbytes;

	} while (sz);

	return result;
}
  403930:	9801      	ldr	r0, [sp, #4]
  403932:	b005      	add	sp, #20
  403934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (retry <= 0) {
  403938:	2c00      	cmp	r4, #0
  40393a:	dd2e      	ble.n	40399a <spi_data_read+0x96>
		if (M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) {
  40393c:	4641      	mov	r1, r8
  40393e:	eb0b 0009 	add.w	r0, fp, r9
  403942:	47a8      	blx	r5
  403944:	4604      	mov	r4, r0
  403946:	2800      	cmp	r0, #0
  403948:	d134      	bne.n	4039b4 <spi_data_read+0xb0>
		if(!clockless)
  40394a:	b91f      	cbnz	r7, 403954 <spi_data_read+0x50>
			if (!gu8Crc_off) {
  40394c:	4b2f      	ldr	r3, [pc, #188]	; (403a0c <spi_data_read+0x108>)
  40394e:	781b      	ldrb	r3, [r3, #0]
  403950:	2b00      	cmp	r3, #0
  403952:	d03a      	beq.n	4039ca <spi_data_read+0xc6>
		ix += nbytes;
  403954:	44c1      	add	r9, r8
  403956:	fa0f f989 	sxth.w	r9, r9
		sz -= nbytes;
  40395a:	ebaa 0a08 	sub.w	sl, sl, r8
  40395e:	fa1f fa8a 	uxth.w	sl, sl
	} while (sz);
  403962:	f1ba 0f00 	cmp.w	sl, #0
  403966:	d041      	beq.n	4039ec <spi_data_read+0xe8>
  403968:	46d0      	mov	r8, sl
  40396a:	f5ba 5f00 	cmp.w	sl, #8192	; 0x2000
  40396e:	bf28      	it	cs
  403970:	f44f 5800 	movcs.w	r8, #8192	; 0x2000
		retry = 10;
  403974:	240a      	movs	r4, #10
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  403976:	2601      	movs	r6, #1
  403978:	4631      	mov	r1, r6
  40397a:	f10d 000b 	add.w	r0, sp, #11
  40397e:	47a8      	blx	r5
  403980:	9001      	str	r0, [sp, #4]
  403982:	2800      	cmp	r0, #0
  403984:	d1c8      	bne.n	403918 <spi_data_read+0x14>
			if (((rsp >> 4) & 0xf) == 0xf)
  403986:	f89d 300b 	ldrb.w	r3, [sp, #11]
  40398a:	091b      	lsrs	r3, r3, #4
  40398c:	2b0f      	cmp	r3, #15
  40398e:	d0d3      	beq.n	403938 <spi_data_read+0x34>
  403990:	3c01      	subs	r4, #1
  403992:	b224      	sxth	r4, r4
		} while (retry--);
  403994:	f1b4 3fff 	cmp.w	r4, #4294967295
  403998:	d1ee      	bne.n	403978 <spi_data_read+0x74>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
  40399a:	f240 1263 	movw	r2, #355	; 0x163
  40399e:	4916      	ldr	r1, [pc, #88]	; (4039f8 <spi_data_read+0xf4>)
  4039a0:	4816      	ldr	r0, [pc, #88]	; (4039fc <spi_data_read+0xf8>)
  4039a2:	4c17      	ldr	r4, [pc, #92]	; (403a00 <spi_data_read+0xfc>)
  4039a4:	47a0      	blx	r4
  4039a6:	f89d 100b 	ldrb.w	r1, [sp, #11]
  4039aa:	4819      	ldr	r0, [pc, #100]	; (403a10 <spi_data_read+0x10c>)
  4039ac:	47a0      	blx	r4
  4039ae:	4816      	ldr	r0, [pc, #88]	; (403a08 <spi_data_read+0x104>)
  4039b0:	47a0      	blx	r4
			break;
  4039b2:	e7bd      	b.n	403930 <spi_data_read+0x2c>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
  4039b4:	f44f 72b6 	mov.w	r2, #364	; 0x16c
  4039b8:	490f      	ldr	r1, [pc, #60]	; (4039f8 <spi_data_read+0xf4>)
  4039ba:	4810      	ldr	r0, [pc, #64]	; (4039fc <spi_data_read+0xf8>)
  4039bc:	4c10      	ldr	r4, [pc, #64]	; (403a00 <spi_data_read+0xfc>)
  4039be:	47a0      	blx	r4
  4039c0:	4814      	ldr	r0, [pc, #80]	; (403a14 <spi_data_read+0x110>)
  4039c2:	47a0      	blx	r4
  4039c4:	4810      	ldr	r0, [pc, #64]	; (403a08 <spi_data_read+0x104>)
  4039c6:	47a0      	blx	r4
			break;
  4039c8:	e7b2      	b.n	403930 <spi_data_read+0x2c>
				if (M2M_SUCCESS != nmi_spi_read(crc, 2)) {
  4039ca:	2102      	movs	r1, #2
  4039cc:	a803      	add	r0, sp, #12
  4039ce:	47a8      	blx	r5
  4039d0:	2800      	cmp	r0, #0
  4039d2:	d0bf      	beq.n	403954 <spi_data_read+0x50>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
  4039d4:	f240 1277 	movw	r2, #375	; 0x177
  4039d8:	4907      	ldr	r1, [pc, #28]	; (4039f8 <spi_data_read+0xf4>)
  4039da:	4808      	ldr	r0, [pc, #32]	; (4039fc <spi_data_read+0xf8>)
  4039dc:	4d08      	ldr	r5, [pc, #32]	; (403a00 <spi_data_read+0xfc>)
  4039de:	47a8      	blx	r5
  4039e0:	480d      	ldr	r0, [pc, #52]	; (403a18 <spi_data_read+0x114>)
  4039e2:	47a8      	blx	r5
  4039e4:	4808      	ldr	r0, [pc, #32]	; (403a08 <spi_data_read+0x104>)
  4039e6:	47a8      	blx	r5
					result = N_FAIL;
  4039e8:	9401      	str	r4, [sp, #4]
					break;
  4039ea:	e7a1      	b.n	403930 <spi_data_read+0x2c>
  4039ec:	2301      	movs	r3, #1
  4039ee:	9301      	str	r3, [sp, #4]
  4039f0:	e79e      	b.n	403930 <spi_data_read+0x2c>
  4039f2:	bf00      	nop
  4039f4:	00403821 	.word	0x00403821
  4039f8:	0040cb8c 	.word	0x0040cb8c
  4039fc:	0040c59c 	.word	0x0040c59c
  403a00:	00406161 	.word	0x00406161
  403a04:	0040cff4 	.word	0x0040cff4
  403a08:	0040c5c8 	.word	0x0040c5c8
  403a0c:	2040c358 	.word	0x2040c358
  403a10:	0040d028 	.word	0x0040d028
  403a14:	0040d058 	.word	0x0040d058
  403a18:	0040d08c 	.word	0x0040d08c

00403a1c <nmi_spi_write>:
{
  403a1c:	b500      	push	{lr}
  403a1e:	b085      	sub	sp, #20
	spi.pu8InBuf = b;
  403a20:	9001      	str	r0, [sp, #4]
	spi.pu8OutBuf = NULL;
  403a22:	2300      	movs	r3, #0
  403a24:	9302      	str	r3, [sp, #8]
	spi.u16Sz = sz;
  403a26:	f8ad 100c 	strh.w	r1, [sp, #12]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
  403a2a:	a901      	add	r1, sp, #4
  403a2c:	2003      	movs	r0, #3
  403a2e:	4b02      	ldr	r3, [pc, #8]	; (403a38 <nmi_spi_write+0x1c>)
  403a30:	4798      	blx	r3
}
  403a32:	b005      	add	sp, #20
  403a34:	f85d fb04 	ldr.w	pc, [sp], #4
  403a38:	004020f1 	.word	0x004020f1

00403a3c <spi_cmd>:
{
  403a3c:	b570      	push	{r4, r5, r6, lr}
  403a3e:	b084      	sub	sp, #16
  403a40:	f89d 4020 	ldrb.w	r4, [sp, #32]
	bc[0] = cmd;
  403a44:	f88d 0004 	strb.w	r0, [sp, #4]
	switch (cmd) {
  403a48:	38c1      	subs	r0, #193	; 0xc1
  403a4a:	280e      	cmp	r0, #14
  403a4c:	f200 80a2 	bhi.w	403b94 <spi_cmd+0x158>
  403a50:	e8df f000 	tbb	[pc, r0]
  403a54:	19664545 	.word	0x19664545
  403a58:	5454332a 	.word	0x5454332a
  403a5c:	a0a0087f 	.word	0xa0a0087f
  403a60:	a0a0      	.short	0xa0a0
  403a62:	3c          	.byte	0x3c
  403a63:	00          	.byte	0x00
		bc[1] = (uint8)(adr >> 16);
  403a64:	0c0b      	lsrs	r3, r1, #16
  403a66:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  403a6a:	0a0b      	lsrs	r3, r1, #8
  403a6c:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = (uint8)adr;
  403a70:	f88d 1007 	strb.w	r1, [sp, #7]
		len = 5;
  403a74:	2105      	movs	r1, #5
		if (!gu8Crc_off)
  403a76:	4b55      	ldr	r3, [pc, #340]	; (403bcc <spi_cmd+0x190>)
  403a78:	781b      	ldrb	r3, [r3, #0]
  403a7a:	2b00      	cmp	r3, #0
  403a7c:	f000 808c 	beq.w	403b98 <spi_cmd+0x15c>
			len-=1;
  403a80:	3901      	subs	r1, #1
  403a82:	b2c9      	uxtb	r1, r1
  403a84:	e09a      	b.n	403bbc <spi_cmd+0x180>
		bc[1] = (uint8)(adr >> 8);
  403a86:	f3c1 2307 	ubfx	r3, r1, #8, #8
		if(clockless)  bc[1] |= (1 << 7);
  403a8a:	b944      	cbnz	r4, 403a9e <spi_cmd+0x62>
		bc[1] = (uint8)(adr >> 8);
  403a8c:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)adr;
  403a90:	f88d 1006 	strb.w	r1, [sp, #6]
		bc[3] = 0x00;
  403a94:	2300      	movs	r3, #0
  403a96:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  403a9a:	2105      	movs	r1, #5
		break;
  403a9c:	e7eb      	b.n	403a76 <spi_cmd+0x3a>
		if(clockless)  bc[1] |= (1 << 7);
  403a9e:	f063 037f 	orn	r3, r3, #127	; 0x7f
  403aa2:	f88d 3005 	strb.w	r3, [sp, #5]
  403aa6:	e7f3      	b.n	403a90 <spi_cmd+0x54>
		bc[1] = 0x00;
  403aa8:	2300      	movs	r3, #0
  403aaa:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = 0x00;
  403aae:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = 0x00;
  403ab2:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  403ab6:	2105      	movs	r1, #5
		break;
  403ab8:	e7dd      	b.n	403a76 <spi_cmd+0x3a>
		bc[1] = 0x00;
  403aba:	2300      	movs	r3, #0
  403abc:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = 0x00;
  403ac0:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = 0x00;
  403ac4:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  403ac8:	2105      	movs	r1, #5
		break;
  403aca:	e7d4      	b.n	403a76 <spi_cmd+0x3a>
		bc[1] = 0xff;
  403acc:	23ff      	movs	r3, #255	; 0xff
  403ace:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = 0xff;
  403ad2:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = 0xff;
  403ad6:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  403ada:	2105      	movs	r1, #5
		break;
  403adc:	e7cb      	b.n	403a76 <spi_cmd+0x3a>
		bc[1] = (uint8)(adr >> 16);
  403ade:	0c0a      	lsrs	r2, r1, #16
  403ae0:	f88d 2005 	strb.w	r2, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  403ae4:	0a0a      	lsrs	r2, r1, #8
  403ae6:	f88d 2006 	strb.w	r2, [sp, #6]
		bc[3] = (uint8)adr;
  403aea:	f88d 1007 	strb.w	r1, [sp, #7]
		bc[4] = (uint8)(sz >> 8);
  403aee:	0a1a      	lsrs	r2, r3, #8
  403af0:	f88d 2008 	strb.w	r2, [sp, #8]
		bc[5] = (uint8)(sz);
  403af4:	f88d 3009 	strb.w	r3, [sp, #9]
		len = 7;
  403af8:	2107      	movs	r1, #7
		break;
  403afa:	e7bc      	b.n	403a76 <spi_cmd+0x3a>
		bc[1] = (uint8)(adr >> 16);
  403afc:	0c0a      	lsrs	r2, r1, #16
  403afe:	f88d 2005 	strb.w	r2, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  403b02:	0a0a      	lsrs	r2, r1, #8
  403b04:	f88d 2006 	strb.w	r2, [sp, #6]
		bc[3] = (uint8)adr;
  403b08:	f88d 1007 	strb.w	r1, [sp, #7]
		bc[4] = (uint8)(sz >> 16);
  403b0c:	0c1a      	lsrs	r2, r3, #16
  403b0e:	f88d 2008 	strb.w	r2, [sp, #8]
		bc[5] = (uint8)(sz >> 8);
  403b12:	0a1a      	lsrs	r2, r3, #8
  403b14:	f88d 2009 	strb.w	r2, [sp, #9]
		bc[6] = (uint8)(sz);
  403b18:	f88d 300a 	strb.w	r3, [sp, #10]
		len = 8;
  403b1c:	2108      	movs	r1, #8
		break;
  403b1e:	e7aa      	b.n	403a76 <spi_cmd+0x3a>
		bc[1] = (uint8)(adr >> 8);
  403b20:	f3c1 2307 	ubfx	r3, r1, #8, #8
		if(clockless)  bc[1] |= (1 << 7);
  403b24:	b984      	cbnz	r4, 403b48 <spi_cmd+0x10c>
		bc[1] = (uint8)(adr >> 8);
  403b26:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)(adr);
  403b2a:	f88d 1006 	strb.w	r1, [sp, #6]
		bc[3] = (uint8)(u32data >> 24);
  403b2e:	0e13      	lsrs	r3, r2, #24
  403b30:	f88d 3007 	strb.w	r3, [sp, #7]
		bc[4] = (uint8)(u32data >> 16);
  403b34:	0c13      	lsrs	r3, r2, #16
  403b36:	f88d 3008 	strb.w	r3, [sp, #8]
		bc[5] = (uint8)(u32data >> 8);
  403b3a:	0a13      	lsrs	r3, r2, #8
  403b3c:	f88d 3009 	strb.w	r3, [sp, #9]
		bc[6] = (uint8)(u32data);
  403b40:	f88d 200a 	strb.w	r2, [sp, #10]
		len = 8;
  403b44:	2108      	movs	r1, #8
		break;
  403b46:	e796      	b.n	403a76 <spi_cmd+0x3a>
		if(clockless)  bc[1] |= (1 << 7);
  403b48:	f063 037f 	orn	r3, r3, #127	; 0x7f
  403b4c:	f88d 3005 	strb.w	r3, [sp, #5]
  403b50:	e7eb      	b.n	403b2a <spi_cmd+0xee>
		bc[1] = (uint8)(adr >> 16);
  403b52:	0c0b      	lsrs	r3, r1, #16
  403b54:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  403b58:	0a0b      	lsrs	r3, r1, #8
  403b5a:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = (uint8)(adr);
  403b5e:	f88d 1007 	strb.w	r1, [sp, #7]
		bc[4] = (uint8)(u32data >> 24);
  403b62:	0e13      	lsrs	r3, r2, #24
  403b64:	f88d 3008 	strb.w	r3, [sp, #8]
		bc[5] = (uint8)(u32data >> 16);
  403b68:	0c13      	lsrs	r3, r2, #16
  403b6a:	f88d 3009 	strb.w	r3, [sp, #9]
		bc[6] = (uint8)(u32data >> 8);
  403b6e:	0a13      	lsrs	r3, r2, #8
  403b70:	f88d 300a 	strb.w	r3, [sp, #10]
		bc[7] = (uint8)(u32data);
  403b74:	f88d 200b 	strb.w	r2, [sp, #11]
		len = 9;
  403b78:	2109      	movs	r1, #9
		break;
  403b7a:	e77c      	b.n	403a76 <spi_cmd+0x3a>
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
  403b7c:	f44f 7284 	mov.w	r2, #264	; 0x108
  403b80:	4913      	ldr	r1, [pc, #76]	; (403bd0 <spi_cmd+0x194>)
  403b82:	4814      	ldr	r0, [pc, #80]	; (403bd4 <spi_cmd+0x198>)
  403b84:	4c14      	ldr	r4, [pc, #80]	; (403bd8 <spi_cmd+0x19c>)
  403b86:	47a0      	blx	r4
  403b88:	4814      	ldr	r0, [pc, #80]	; (403bdc <spi_cmd+0x1a0>)
  403b8a:	47a0      	blx	r4
  403b8c:	4814      	ldr	r0, [pc, #80]	; (403be0 <spi_cmd+0x1a4>)
  403b8e:	47a0      	blx	r4
			result = N_FAIL;
  403b90:	2000      	movs	r0, #0
  403b92:	e019      	b.n	403bc8 <spi_cmd+0x18c>
	switch (cmd) {
  403b94:	2000      	movs	r0, #0
  403b96:	e017      	b.n	403bc8 <spi_cmd+0x18c>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
  403b98:	1e4e      	subs	r6, r1, #1
  403b9a:	ab01      	add	r3, sp, #4
  403b9c:	199d      	adds	r5, r3, r6
  403b9e:	207f      	movs	r0, #127	; 0x7f
  403ba0:	461a      	mov	r2, r3
	return crc7_syndrome_table[(crc << 1) ^ data];
  403ba2:	4c10      	ldr	r4, [pc, #64]	; (403be4 <spi_cmd+0x1a8>)
  403ba4:	f812 3b01 	ldrb.w	r3, [r2], #1
  403ba8:	ea83 0340 	eor.w	r3, r3, r0, lsl #1
  403bac:	5ce0      	ldrb	r0, [r4, r3]
	while (len--)
  403bae:	4295      	cmp	r5, r2
  403bb0:	d1f8      	bne.n	403ba4 <spi_cmd+0x168>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
  403bb2:	ab04      	add	r3, sp, #16
  403bb4:	441e      	add	r6, r3
  403bb6:	0043      	lsls	r3, r0, #1
  403bb8:	f806 3c0c 	strb.w	r3, [r6, #-12]
		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
  403bbc:	a801      	add	r0, sp, #4
  403bbe:	4b0a      	ldr	r3, [pc, #40]	; (403be8 <spi_cmd+0x1ac>)
  403bc0:	4798      	blx	r3
  403bc2:	2800      	cmp	r0, #0
  403bc4:	d1da      	bne.n	403b7c <spi_cmd+0x140>
  403bc6:	2001      	movs	r0, #1
}
  403bc8:	b004      	add	sp, #16
  403bca:	bd70      	pop	{r4, r5, r6, pc}
  403bcc:	2040c358 	.word	0x2040c358
  403bd0:	0040cb78 	.word	0x0040cb78
  403bd4:	0040c59c 	.word	0x0040c59c
  403bd8:	00406161 	.word	0x00406161
  403bdc:	0040cf94 	.word	0x0040cf94
  403be0:	0040c5c8 	.word	0x0040c5c8
  403be4:	0040cbf4 	.word	0x0040cbf4
  403be8:	00403a1d 	.word	0x00403a1d

00403bec <spi_write_reg>:
	Spi interfaces

********************************************/

static sint8 spi_write_reg(uint32 addr, uint32 u32data)
{
  403bec:	b570      	push	{r4, r5, r6, lr}
  403bee:	b082      	sub	sp, #8
  403bf0:	4604      	mov	r4, r0
		clockless = 1;
	}
	else
	{
		cmd = CMD_SINGLE_WRITE;
		clockless = 0;
  403bf2:	2831      	cmp	r0, #49	; 0x31
  403bf4:	bf35      	itete	cc
  403bf6:	2301      	movcc	r3, #1
  403bf8:	2300      	movcs	r3, #0
  403bfa:	25c3      	movcc	r5, #195	; 0xc3
  403bfc:	25c9      	movcs	r5, #201	; 0xc9
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
  403bfe:	9300      	str	r3, [sp, #0]
  403c00:	2304      	movs	r3, #4
  403c02:	460a      	mov	r2, r1
  403c04:	4601      	mov	r1, r0
  403c06:	4628      	mov	r0, r5
  403c08:	4e15      	ldr	r6, [pc, #84]	; (403c60 <spi_write_reg+0x74>)
  403c0a:	47b0      	blx	r6
	if (result != N_OK) {
  403c0c:	2801      	cmp	r0, #1
  403c0e:	d00d      	beq.n	403c2c <spi_write_reg+0x40>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
  403c10:	f240 12eb 	movw	r2, #491	; 0x1eb
  403c14:	4913      	ldr	r1, [pc, #76]	; (403c64 <spi_write_reg+0x78>)
  403c16:	4814      	ldr	r0, [pc, #80]	; (403c68 <spi_write_reg+0x7c>)
  403c18:	4d14      	ldr	r5, [pc, #80]	; (403c6c <spi_write_reg+0x80>)
  403c1a:	47a8      	blx	r5
  403c1c:	4621      	mov	r1, r4
  403c1e:	4814      	ldr	r0, [pc, #80]	; (403c70 <spi_write_reg+0x84>)
  403c20:	47a8      	blx	r5
  403c22:	4814      	ldr	r0, [pc, #80]	; (403c74 <spi_write_reg+0x88>)
  403c24:	47a8      	blx	r5
		return N_FAIL;
  403c26:	2000      	movs	r0, #0
	}

	return result;

#endif
}
  403c28:	b002      	add	sp, #8
  403c2a:	bd70      	pop	{r4, r5, r6, pc}
	result = spi_cmd_rsp(cmd);
  403c2c:	4628      	mov	r0, r5
  403c2e:	4b12      	ldr	r3, [pc, #72]	; (403c78 <spi_write_reg+0x8c>)
  403c30:	4798      	blx	r3
	if (result != N_OK) {
  403c32:	2801      	cmp	r0, #1
  403c34:	d0f8      	beq.n	403c28 <spi_write_reg+0x3c>
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
  403c36:	f240 12f1 	movw	r2, #497	; 0x1f1
  403c3a:	490a      	ldr	r1, [pc, #40]	; (403c64 <spi_write_reg+0x78>)
  403c3c:	480a      	ldr	r0, [pc, #40]	; (403c68 <spi_write_reg+0x7c>)
  403c3e:	4d0b      	ldr	r5, [pc, #44]	; (403c6c <spi_write_reg+0x80>)
  403c40:	47a8      	blx	r5
  403c42:	4621      	mov	r1, r4
  403c44:	480d      	ldr	r0, [pc, #52]	; (403c7c <spi_write_reg+0x90>)
  403c46:	47a8      	blx	r5
  403c48:	480a      	ldr	r0, [pc, #40]	; (403c74 <spi_write_reg+0x88>)
  403c4a:	47a8      	blx	r5
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  403c4c:	2400      	movs	r4, #0
  403c4e:	9400      	str	r4, [sp, #0]
  403c50:	4623      	mov	r3, r4
  403c52:	4622      	mov	r2, r4
  403c54:	4621      	mov	r1, r4
  403c56:	20cf      	movs	r0, #207	; 0xcf
  403c58:	4d01      	ldr	r5, [pc, #4]	; (403c60 <spi_write_reg+0x74>)
  403c5a:	47a8      	blx	r5
		return N_FAIL;
  403c5c:	4620      	mov	r0, r4
  403c5e:	e7e3      	b.n	403c28 <spi_write_reg+0x3c>
  403c60:	00403a3d 	.word	0x00403a3d
  403c64:	0040cbac 	.word	0x0040cbac
  403c68:	0040c59c 	.word	0x0040c59c
  403c6c:	00406161 	.word	0x00406161
  403c70:	0040d144 	.word	0x0040d144
  403c74:	0040c5c8 	.word	0x0040c5c8
  403c78:	00403841 	.word	0x00403841
  403c7c:	0040d170 	.word	0x0040d170

00403c80 <spi_read_reg>:

	return N_OK;
}

static sint8 spi_read_reg(uint32 addr, uint32 *u32data)
{
  403c80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403c84:	b084      	sub	sp, #16
  403c86:	4604      	mov	r4, r0
  403c88:	4688      	mov	r8, r1
		clockless = 1;
	}
	else
	{
		cmd = CMD_SINGLE_READ;
		clockless = 0;
  403c8a:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  403c8e:	bf35      	itete	cc
  403c90:	2601      	movcc	r6, #1
  403c92:	2600      	movcs	r6, #0
  403c94:	25c4      	movcc	r5, #196	; 0xc4
  403c96:	25ca      	movcs	r5, #202	; 0xca
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, 4, clockless);
  403c98:	9600      	str	r6, [sp, #0]
  403c9a:	2304      	movs	r3, #4
  403c9c:	2200      	movs	r2, #0
  403c9e:	4601      	mov	r1, r0
  403ca0:	4628      	mov	r0, r5
  403ca2:	4f2c      	ldr	r7, [pc, #176]	; (403d54 <spi_read_reg+0xd4>)
  403ca4:	47b8      	blx	r7
	if (result != N_OK) {
  403ca6:	2801      	cmp	r0, #1
  403ca8:	d00e      	beq.n	403cc8 <spi_read_reg+0x48>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
  403caa:	f240 2245 	movw	r2, #581	; 0x245
  403cae:	492a      	ldr	r1, [pc, #168]	; (403d58 <spi_read_reg+0xd8>)
  403cb0:	482a      	ldr	r0, [pc, #168]	; (403d5c <spi_read_reg+0xdc>)
  403cb2:	4d2b      	ldr	r5, [pc, #172]	; (403d60 <spi_read_reg+0xe0>)
  403cb4:	47a8      	blx	r5
  403cb6:	4621      	mov	r1, r4
  403cb8:	482a      	ldr	r0, [pc, #168]	; (403d64 <spi_read_reg+0xe4>)
  403cba:	47a8      	blx	r5
  403cbc:	482a      	ldr	r0, [pc, #168]	; (403d68 <spi_read_reg+0xe8>)
  403cbe:	47a8      	blx	r5
		return N_FAIL;
  403cc0:	2000      	movs	r0, #0
		((uint32)tmp[1] << 8) |
		((uint32)tmp[2] << 16) |
		((uint32)tmp[3] << 24);

	return N_OK;
}
  403cc2:	b004      	add	sp, #16
  403cc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	result = spi_cmd_rsp(cmd);
  403cc8:	4628      	mov	r0, r5
  403cca:	4b28      	ldr	r3, [pc, #160]	; (403d6c <spi_read_reg+0xec>)
  403ccc:	4798      	blx	r3
	if (result != N_OK) {
  403cce:	2801      	cmp	r0, #1
  403cd0:	d014      	beq.n	403cfc <spi_read_reg+0x7c>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
  403cd2:	f240 224b 	movw	r2, #587	; 0x24b
  403cd6:	4920      	ldr	r1, [pc, #128]	; (403d58 <spi_read_reg+0xd8>)
  403cd8:	4820      	ldr	r0, [pc, #128]	; (403d5c <spi_read_reg+0xdc>)
  403cda:	4d21      	ldr	r5, [pc, #132]	; (403d60 <spi_read_reg+0xe0>)
  403cdc:	47a8      	blx	r5
  403cde:	4621      	mov	r1, r4
  403ce0:	4823      	ldr	r0, [pc, #140]	; (403d70 <spi_read_reg+0xf0>)
  403ce2:	47a8      	blx	r5
  403ce4:	4820      	ldr	r0, [pc, #128]	; (403d68 <spi_read_reg+0xe8>)
  403ce6:	47a8      	blx	r5
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  403ce8:	2400      	movs	r4, #0
  403cea:	9400      	str	r4, [sp, #0]
  403cec:	4623      	mov	r3, r4
  403cee:	4622      	mov	r2, r4
  403cf0:	4621      	mov	r1, r4
  403cf2:	20cf      	movs	r0, #207	; 0xcf
  403cf4:	4d17      	ldr	r5, [pc, #92]	; (403d54 <spi_read_reg+0xd4>)
  403cf6:	47a8      	blx	r5
		return N_FAIL;
  403cf8:	4620      	mov	r0, r4
  403cfa:	e7e2      	b.n	403cc2 <spi_read_reg+0x42>
	result = spi_data_read(&tmp[0], 4, clockless);
  403cfc:	4632      	mov	r2, r6
  403cfe:	2104      	movs	r1, #4
  403d00:	a803      	add	r0, sp, #12
  403d02:	4b1c      	ldr	r3, [pc, #112]	; (403d74 <spi_read_reg+0xf4>)
  403d04:	4798      	blx	r3
	if (result != N_OK) {
  403d06:	2801      	cmp	r0, #1
  403d08:	d110      	bne.n	403d2c <spi_read_reg+0xac>
		((uint32)tmp[1] << 8) |
  403d0a:	f89d 200d 	ldrb.w	r2, [sp, #13]
		((uint32)tmp[2] << 16) |
  403d0e:	f89d 300e 	ldrb.w	r3, [sp, #14]
  403d12:	041b      	lsls	r3, r3, #16
		((uint32)tmp[1] << 8) |
  403d14:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	*u32data = tmp[0] |
  403d18:	f89d 200c 	ldrb.w	r2, [sp, #12]
		((uint32)tmp[1] << 8) |
  403d1c:	4313      	orrs	r3, r2
		((uint32)tmp[3] << 24);
  403d1e:	f89d 200f 	ldrb.w	r2, [sp, #15]
		((uint32)tmp[2] << 16) |
  403d22:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
	*u32data = tmp[0] |
  403d26:	f8c8 3000 	str.w	r3, [r8]
	return N_OK;
  403d2a:	e7ca      	b.n	403cc2 <spi_read_reg+0x42>
		M2M_ERR("[nmi spi]: Failed data read...\n");
  403d2c:	f240 2253 	movw	r2, #595	; 0x253
  403d30:	4909      	ldr	r1, [pc, #36]	; (403d58 <spi_read_reg+0xd8>)
  403d32:	480a      	ldr	r0, [pc, #40]	; (403d5c <spi_read_reg+0xdc>)
  403d34:	4c0a      	ldr	r4, [pc, #40]	; (403d60 <spi_read_reg+0xe0>)
  403d36:	47a0      	blx	r4
  403d38:	480f      	ldr	r0, [pc, #60]	; (403d78 <spi_read_reg+0xf8>)
  403d3a:	47a0      	blx	r4
  403d3c:	480a      	ldr	r0, [pc, #40]	; (403d68 <spi_read_reg+0xe8>)
  403d3e:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  403d40:	2400      	movs	r4, #0
  403d42:	9400      	str	r4, [sp, #0]
  403d44:	4623      	mov	r3, r4
  403d46:	4622      	mov	r2, r4
  403d48:	4621      	mov	r1, r4
  403d4a:	20cf      	movs	r0, #207	; 0xcf
  403d4c:	4d01      	ldr	r5, [pc, #4]	; (403d54 <spi_read_reg+0xd4>)
  403d4e:	47a8      	blx	r5
		return N_FAIL;
  403d50:	4620      	mov	r0, r4
  403d52:	e7b6      	b.n	403cc2 <spi_read_reg+0x42>
  403d54:	00403a3d 	.word	0x00403a3d
  403d58:	0040cbcc 	.word	0x0040cbcc
  403d5c:	0040c59c 	.word	0x0040c59c
  403d60:	00406161 	.word	0x00406161
  403d64:	0040d0c4 	.word	0x0040d0c4
  403d68:	0040c5c8 	.word	0x0040c5c8
  403d6c:	00403841 	.word	0x00403841
  403d70:	0040d0f0 	.word	0x0040d0f0
  403d74:	00403905 	.word	0x00403905
  403d78:	0040d124 	.word	0x0040d124

00403d7c <nm_spi_deinit>:
*	@date	27 Feb 2015
*	@version	1.0
*/
sint8 nm_spi_deinit(void)
{
	gu8Crc_off = 0;
  403d7c:	2000      	movs	r0, #0
  403d7e:	4b01      	ldr	r3, [pc, #4]	; (403d84 <nm_spi_deinit+0x8>)
  403d80:	7018      	strb	r0, [r3, #0]
	return M2M_SUCCESS;
}
  403d82:	4770      	bx	lr
  403d84:	2040c358 	.word	0x2040c358

00403d88 <nm_spi_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
  403d88:	b500      	push	{lr}
  403d8a:	b083      	sub	sp, #12
	uint32 u32Val;

	spi_read_reg(u32Addr, &u32Val);
  403d8c:	a901      	add	r1, sp, #4
  403d8e:	4b03      	ldr	r3, [pc, #12]	; (403d9c <nm_spi_read_reg+0x14>)
  403d90:	4798      	blx	r3

	return u32Val;
}
  403d92:	9801      	ldr	r0, [sp, #4]
  403d94:	b003      	add	sp, #12
  403d96:	f85d fb04 	ldr.w	pc, [sp], #4
  403d9a:	bf00      	nop
  403d9c:	00403c81 	.word	0x00403c81

00403da0 <nm_spi_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
  403da0:	b508      	push	{r3, lr}
	sint8 s8Ret;

	s8Ret = spi_read_reg(u32Addr,pu32RetVal);
  403da2:	4b04      	ldr	r3, [pc, #16]	; (403db4 <nm_spi_read_reg_with_ret+0x14>)
  403da4:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;
  403da6:	2801      	cmp	r0, #1

	return s8Ret;
}
  403da8:	bf0c      	ite	eq
  403daa:	2000      	moveq	r0, #0
  403dac:	f06f 0005 	mvnne.w	r0, #5
  403db0:	bd08      	pop	{r3, pc}
  403db2:	bf00      	nop
  403db4:	00403c81 	.word	0x00403c81

00403db8 <nm_spi_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_reg(uint32 u32Addr, uint32 u32Val)
{
  403db8:	b508      	push	{r3, lr}
	sint8 s8Ret;

	s8Ret = spi_write_reg(u32Addr, u32Val);
  403dba:	4b04      	ldr	r3, [pc, #16]	; (403dcc <nm_spi_write_reg+0x14>)
  403dbc:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;
  403dbe:	2801      	cmp	r0, #1

	return s8Ret;
}
  403dc0:	bf0c      	ite	eq
  403dc2:	2000      	moveq	r0, #0
  403dc4:	f06f 0005 	mvnne.w	r0, #5
  403dc8:	bd08      	pop	{r3, pc}
  403dca:	bf00      	nop
  403dcc:	00403bed 	.word	0x00403bed

00403dd0 <nm_spi_init>:
{
  403dd0:	b530      	push	{r4, r5, lr}
  403dd2:	b083      	sub	sp, #12
	uint32 reg =0;
  403dd4:	2300      	movs	r3, #0
  403dd6:	a902      	add	r1, sp, #8
  403dd8:	f841 3d08 	str.w	r3, [r1, #-8]!
	gu8Crc_off = 0;
  403ddc:	4a34      	ldr	r2, [pc, #208]	; (403eb0 <nm_spi_init+0xe0>)
  403dde:	7013      	strb	r3, [r2, #0]
	if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)) {
  403de0:	f64e 0024 	movw	r0, #59428	; 0xe824
  403de4:	4b33      	ldr	r3, [pc, #204]	; (403eb4 <nm_spi_init+0xe4>)
  403de6:	4798      	blx	r3
  403de8:	b348      	cbz	r0, 403e3e <nm_spi_init+0x6e>
	if(gu8Crc_off == 0)
  403dea:	4b31      	ldr	r3, [pc, #196]	; (403eb0 <nm_spi_init+0xe0>)
  403dec:	781b      	ldrb	r3, [r3, #0]
  403dee:	b97b      	cbnz	r3, 403e10 <nm_spi_init+0x40>
		reg &= ~0x70;
  403df0:	9900      	ldr	r1, [sp, #0]
  403df2:	f021 017c 	bic.w	r1, r1, #124	; 0x7c
		reg |= (0x5 << 4);
  403df6:	f041 0150 	orr.w	r1, r1, #80	; 0x50
  403dfa:	9100      	str	r1, [sp, #0]
		if (!spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg)) {
  403dfc:	f64e 0024 	movw	r0, #59428	; 0xe824
  403e00:	4b2d      	ldr	r3, [pc, #180]	; (403eb8 <nm_spi_init+0xe8>)
  403e02:	4798      	blx	r3
  403e04:	4604      	mov	r4, r0
  403e06:	2800      	cmp	r0, #0
  403e08:	d039      	beq.n	403e7e <nm_spi_init+0xae>
		gu8Crc_off = 1;
  403e0a:	2201      	movs	r2, #1
  403e0c:	4b28      	ldr	r3, [pc, #160]	; (403eb0 <nm_spi_init+0xe0>)
  403e0e:	701a      	strb	r2, [r3, #0]
	if (!spi_read_reg(0x1000, &chipid)) {
  403e10:	a901      	add	r1, sp, #4
  403e12:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  403e16:	4b27      	ldr	r3, [pc, #156]	; (403eb4 <nm_spi_init+0xe4>)
  403e18:	4798      	blx	r3
  403e1a:	2800      	cmp	r0, #0
  403e1c:	d03a      	beq.n	403e94 <nm_spi_init+0xc4>
	val32 = nm_spi_read_reg(SPI_BASE+0x24);
  403e1e:	f64e 0024 	movw	r0, #59428	; 0xe824
  403e22:	4b26      	ldr	r3, [pc, #152]	; (403ebc <nm_spi_init+0xec>)
  403e24:	4798      	blx	r3
	val32 &= ~(0x7 << 4);
  403e26:	f020 0170 	bic.w	r1, r0, #112	; 0x70
	nm_spi_write_reg(SPI_BASE+0x24, val32);
  403e2a:	f041 0150 	orr.w	r1, r1, #80	; 0x50
  403e2e:	f64e 0024 	movw	r0, #59428	; 0xe824
  403e32:	4b23      	ldr	r3, [pc, #140]	; (403ec0 <nm_spi_init+0xf0>)
  403e34:	4798      	blx	r3
	return M2M_SUCCESS;
  403e36:	2400      	movs	r4, #0
}
  403e38:	4620      	mov	r0, r4
  403e3a:	b003      	add	sp, #12
  403e3c:	bd30      	pop	{r4, r5, pc}
		gu8Crc_off = 1;
  403e3e:	2201      	movs	r2, #1
  403e40:	4b1b      	ldr	r3, [pc, #108]	; (403eb0 <nm_spi_init+0xe0>)
  403e42:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retyring with CRC off...\n");
  403e44:	f240 22c5 	movw	r2, #709	; 0x2c5
  403e48:	491e      	ldr	r1, [pc, #120]	; (403ec4 <nm_spi_init+0xf4>)
  403e4a:	481f      	ldr	r0, [pc, #124]	; (403ec8 <nm_spi_init+0xf8>)
  403e4c:	4c1f      	ldr	r4, [pc, #124]	; (403ecc <nm_spi_init+0xfc>)
  403e4e:	47a0      	blx	r4
  403e50:	481f      	ldr	r0, [pc, #124]	; (403ed0 <nm_spi_init+0x100>)
  403e52:	47a0      	blx	r4
  403e54:	481f      	ldr	r0, [pc, #124]	; (403ed4 <nm_spi_init+0x104>)
  403e56:	47a0      	blx	r4
		if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)){
  403e58:	4669      	mov	r1, sp
  403e5a:	f64e 0024 	movw	r0, #59428	; 0xe824
  403e5e:	4b15      	ldr	r3, [pc, #84]	; (403eb4 <nm_spi_init+0xe4>)
  403e60:	4798      	blx	r3
  403e62:	4604      	mov	r4, r0
  403e64:	2800      	cmp	r0, #0
  403e66:	d1c0      	bne.n	403dea <nm_spi_init+0x1a>
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
  403e68:	f44f 7232 	mov.w	r2, #712	; 0x2c8
  403e6c:	4915      	ldr	r1, [pc, #84]	; (403ec4 <nm_spi_init+0xf4>)
  403e6e:	4816      	ldr	r0, [pc, #88]	; (403ec8 <nm_spi_init+0xf8>)
  403e70:	4d16      	ldr	r5, [pc, #88]	; (403ecc <nm_spi_init+0xfc>)
  403e72:	47a8      	blx	r5
  403e74:	4818      	ldr	r0, [pc, #96]	; (403ed8 <nm_spi_init+0x108>)
  403e76:	47a8      	blx	r5
  403e78:	4816      	ldr	r0, [pc, #88]	; (403ed4 <nm_spi_init+0x104>)
  403e7a:	47a8      	blx	r5
			return 0;
  403e7c:	e7dc      	b.n	403e38 <nm_spi_init+0x68>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
  403e7e:	f240 22d2 	movw	r2, #722	; 0x2d2
  403e82:	4910      	ldr	r1, [pc, #64]	; (403ec4 <nm_spi_init+0xf4>)
  403e84:	4810      	ldr	r0, [pc, #64]	; (403ec8 <nm_spi_init+0xf8>)
  403e86:	4d11      	ldr	r5, [pc, #68]	; (403ecc <nm_spi_init+0xfc>)
  403e88:	47a8      	blx	r5
  403e8a:	4814      	ldr	r0, [pc, #80]	; (403edc <nm_spi_init+0x10c>)
  403e8c:	47a8      	blx	r5
  403e8e:	4811      	ldr	r0, [pc, #68]	; (403ed4 <nm_spi_init+0x104>)
  403e90:	47a8      	blx	r5
			return 0;
  403e92:	e7d1      	b.n	403e38 <nm_spi_init+0x68>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
  403e94:	f44f 7237 	mov.w	r2, #732	; 0x2dc
  403e98:	490a      	ldr	r1, [pc, #40]	; (403ec4 <nm_spi_init+0xf4>)
  403e9a:	480b      	ldr	r0, [pc, #44]	; (403ec8 <nm_spi_init+0xf8>)
  403e9c:	4c0b      	ldr	r4, [pc, #44]	; (403ecc <nm_spi_init+0xfc>)
  403e9e:	47a0      	blx	r4
  403ea0:	480f      	ldr	r0, [pc, #60]	; (403ee0 <nm_spi_init+0x110>)
  403ea2:	47a0      	blx	r4
  403ea4:	480b      	ldr	r0, [pc, #44]	; (403ed4 <nm_spi_init+0x104>)
  403ea6:	47a0      	blx	r4
		return M2M_ERR_BUS_FAIL;
  403ea8:	f06f 0405 	mvn.w	r4, #5
  403eac:	e7c4      	b.n	403e38 <nm_spi_init+0x68>
  403eae:	bf00      	nop
  403eb0:	2040c358 	.word	0x2040c358
  403eb4:	00403c81 	.word	0x00403c81
  403eb8:	00403bed 	.word	0x00403bed
  403ebc:	00403d89 	.word	0x00403d89
  403ec0:	00403db9 	.word	0x00403db9
  403ec4:	0040cbe8 	.word	0x0040cbe8
  403ec8:	0040c59c 	.word	0x0040c59c
  403ecc:	00406161 	.word	0x00406161
  403ed0:	0040ccf4 	.word	0x0040ccf4
  403ed4:	0040c5c8 	.word	0x0040c5c8
  403ed8:	0040cd44 	.word	0x0040cd44
  403edc:	0040cd74 	.word	0x0040cd74
  403ee0:	0040cda8 	.word	0x0040cda8

00403ee4 <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
  403ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
  403ee6:	b083      	sub	sp, #12
  403ee8:	4604      	mov	r4, r0
  403eea:	460f      	mov	r7, r1
  403eec:	4615      	mov	r5, r2
	result = spi_cmd(cmd, addr, 0, size,0);
  403eee:	2200      	movs	r2, #0
  403ef0:	9200      	str	r2, [sp, #0]
  403ef2:	462b      	mov	r3, r5
  403ef4:	4601      	mov	r1, r0
  403ef6:	20c8      	movs	r0, #200	; 0xc8
  403ef8:	4e22      	ldr	r6, [pc, #136]	; (403f84 <nm_spi_read_block+0xa0>)
  403efa:	47b0      	blx	r6
	if (result != N_OK) {
  403efc:	2801      	cmp	r0, #1
  403efe:	d00e      	beq.n	403f1e <nm_spi_read_block+0x3a>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
  403f00:	f44f 721d 	mov.w	r2, #628	; 0x274
  403f04:	4920      	ldr	r1, [pc, #128]	; (403f88 <nm_spi_read_block+0xa4>)
  403f06:	4821      	ldr	r0, [pc, #132]	; (403f8c <nm_spi_read_block+0xa8>)
  403f08:	4d21      	ldr	r5, [pc, #132]	; (403f90 <nm_spi_read_block+0xac>)
  403f0a:	47a8      	blx	r5
  403f0c:	4621      	mov	r1, r4
  403f0e:	4821      	ldr	r0, [pc, #132]	; (403f94 <nm_spi_read_block+0xb0>)
  403f10:	47a8      	blx	r5
  403f12:	4821      	ldr	r0, [pc, #132]	; (403f98 <nm_spi_read_block+0xb4>)
  403f14:	47a8      	blx	r5
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;
  403f16:	f06f 0005 	mvn.w	r0, #5

	return s8Ret;
}
  403f1a:	b003      	add	sp, #12
  403f1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	result = spi_cmd_rsp(cmd);
  403f1e:	20c8      	movs	r0, #200	; 0xc8
  403f20:	4b1e      	ldr	r3, [pc, #120]	; (403f9c <nm_spi_read_block+0xb8>)
  403f22:	4798      	blx	r3
	if (result != N_OK) {
  403f24:	2801      	cmp	r0, #1
  403f26:	d012      	beq.n	403f4e <nm_spi_read_block+0x6a>
		M2M_ERR("[nmi spi]: Failed cmd response, read block (%08x)...\n", (unsigned int)addr);
  403f28:	f240 227a 	movw	r2, #634	; 0x27a
  403f2c:	4916      	ldr	r1, [pc, #88]	; (403f88 <nm_spi_read_block+0xa4>)
  403f2e:	4817      	ldr	r0, [pc, #92]	; (403f8c <nm_spi_read_block+0xa8>)
  403f30:	4d17      	ldr	r5, [pc, #92]	; (403f90 <nm_spi_read_block+0xac>)
  403f32:	47a8      	blx	r5
  403f34:	4621      	mov	r1, r4
  403f36:	481a      	ldr	r0, [pc, #104]	; (403fa0 <nm_spi_read_block+0xbc>)
  403f38:	47a8      	blx	r5
  403f3a:	4817      	ldr	r0, [pc, #92]	; (403f98 <nm_spi_read_block+0xb4>)
  403f3c:	47a8      	blx	r5
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  403f3e:	2100      	movs	r1, #0
  403f40:	9100      	str	r1, [sp, #0]
  403f42:	460b      	mov	r3, r1
  403f44:	460a      	mov	r2, r1
  403f46:	20cf      	movs	r0, #207	; 0xcf
  403f48:	4c0e      	ldr	r4, [pc, #56]	; (403f84 <nm_spi_read_block+0xa0>)
  403f4a:	47a0      	blx	r4
  403f4c:	e7e3      	b.n	403f16 <nm_spi_read_block+0x32>
	result = spi_data_read(buf, size,0);
  403f4e:	2200      	movs	r2, #0
  403f50:	4629      	mov	r1, r5
  403f52:	4638      	mov	r0, r7
  403f54:	4b13      	ldr	r3, [pc, #76]	; (403fa4 <nm_spi_read_block+0xc0>)
  403f56:	4798      	blx	r3
	if (result != N_OK) {
  403f58:	2801      	cmp	r0, #1
  403f5a:	d011      	beq.n	403f80 <nm_spi_read_block+0x9c>
		M2M_ERR("[nmi spi]: Failed block data read...\n");
  403f5c:	f44f 7221 	mov.w	r2, #644	; 0x284
  403f60:	4909      	ldr	r1, [pc, #36]	; (403f88 <nm_spi_read_block+0xa4>)
  403f62:	480a      	ldr	r0, [pc, #40]	; (403f8c <nm_spi_read_block+0xa8>)
  403f64:	4c0a      	ldr	r4, [pc, #40]	; (403f90 <nm_spi_read_block+0xac>)
  403f66:	47a0      	blx	r4
  403f68:	480f      	ldr	r0, [pc, #60]	; (403fa8 <nm_spi_read_block+0xc4>)
  403f6a:	47a0      	blx	r4
  403f6c:	480a      	ldr	r0, [pc, #40]	; (403f98 <nm_spi_read_block+0xb4>)
  403f6e:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  403f70:	2100      	movs	r1, #0
  403f72:	9100      	str	r1, [sp, #0]
  403f74:	460b      	mov	r3, r1
  403f76:	460a      	mov	r2, r1
  403f78:	20cf      	movs	r0, #207	; 0xcf
  403f7a:	4c02      	ldr	r4, [pc, #8]	; (403f84 <nm_spi_read_block+0xa0>)
  403f7c:	47a0      	blx	r4
  403f7e:	e7ca      	b.n	403f16 <nm_spi_read_block+0x32>
	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
  403f80:	2000      	movs	r0, #0
  403f82:	e7ca      	b.n	403f1a <nm_spi_read_block+0x36>
  403f84:	00403a3d 	.word	0x00403a3d
  403f88:	0040cbdc 	.word	0x0040cbdc
  403f8c:	0040c59c 	.word	0x0040c59c
  403f90:	00406161 	.word	0x00406161
  403f94:	0040cdd0 	.word	0x0040cdd0
  403f98:	0040c5c8 	.word	0x0040c5c8
  403f9c:	00403841 	.word	0x00403841
  403fa0:	0040ce00 	.word	0x0040ce00
  403fa4:	00403905 	.word	0x00403905
  403fa8:	0040ce38 	.word	0x0040ce38

00403fac <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
  403fac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403fb0:	b085      	sub	sp, #20
  403fb2:	4604      	mov	r4, r0
  403fb4:	4688      	mov	r8, r1
  403fb6:	4615      	mov	r5, r2
	result = spi_cmd(cmd, addr, 0, size,0);
  403fb8:	2200      	movs	r2, #0
  403fba:	9200      	str	r2, [sp, #0]
  403fbc:	462b      	mov	r3, r5
  403fbe:	4601      	mov	r1, r0
  403fc0:	20c7      	movs	r0, #199	; 0xc7
  403fc2:	4e4d      	ldr	r6, [pc, #308]	; (4040f8 <nm_spi_write_block+0x14c>)
  403fc4:	47b0      	blx	r6
	if (result != N_OK) {
  403fc6:	2801      	cmp	r0, #1
  403fc8:	d00f      	beq.n	403fea <nm_spi_write_block+0x3e>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
  403fca:	f240 220f 	movw	r2, #527	; 0x20f
  403fce:	494b      	ldr	r1, [pc, #300]	; (4040fc <nm_spi_write_block+0x150>)
  403fd0:	484b      	ldr	r0, [pc, #300]	; (404100 <nm_spi_write_block+0x154>)
  403fd2:	4d4c      	ldr	r5, [pc, #304]	; (404104 <nm_spi_write_block+0x158>)
  403fd4:	47a8      	blx	r5
  403fd6:	4621      	mov	r1, r4
  403fd8:	484b      	ldr	r0, [pc, #300]	; (404108 <nm_spi_write_block+0x15c>)
  403fda:	47a8      	blx	r5
  403fdc:	484b      	ldr	r0, [pc, #300]	; (40410c <nm_spi_write_block+0x160>)
  403fde:	47a8      	blx	r5
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;
  403fe0:	f06f 0005 	mvn.w	r0, #5

	return s8Ret;
}
  403fe4:	b005      	add	sp, #20
  403fe6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	result = spi_cmd_rsp(cmd);
  403fea:	20c7      	movs	r0, #199	; 0xc7
  403fec:	4b48      	ldr	r3, [pc, #288]	; (404110 <nm_spi_write_block+0x164>)
  403fee:	4798      	blx	r3
	if (result != N_OK) {
  403ff0:	2801      	cmp	r0, #1
  403ff2:	d012      	beq.n	40401a <nm_spi_write_block+0x6e>
		M2M_ERR("[nmi spi ]: Failed cmd response, write block (%08x)...\n", (unsigned int)addr);
  403ff4:	f240 2215 	movw	r2, #533	; 0x215
  403ff8:	4940      	ldr	r1, [pc, #256]	; (4040fc <nm_spi_write_block+0x150>)
  403ffa:	4841      	ldr	r0, [pc, #260]	; (404100 <nm_spi_write_block+0x154>)
  403ffc:	4d41      	ldr	r5, [pc, #260]	; (404104 <nm_spi_write_block+0x158>)
  403ffe:	47a8      	blx	r5
  404000:	4621      	mov	r1, r4
  404002:	4844      	ldr	r0, [pc, #272]	; (404114 <nm_spi_write_block+0x168>)
  404004:	47a8      	blx	r5
  404006:	4841      	ldr	r0, [pc, #260]	; (40410c <nm_spi_write_block+0x160>)
  404008:	47a8      	blx	r5
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  40400a:	2100      	movs	r1, #0
  40400c:	9100      	str	r1, [sp, #0]
  40400e:	460b      	mov	r3, r1
  404010:	460a      	mov	r2, r1
  404012:	20cf      	movs	r0, #207	; 0xcf
  404014:	4c38      	ldr	r4, [pc, #224]	; (4040f8 <nm_spi_write_block+0x14c>)
  404016:	47a0      	blx	r4
  404018:	e7e2      	b.n	403fe0 <nm_spi_write_block+0x34>
	uint8 cmd, order, crc[2] = {0};
  40401a:	2400      	movs	r4, #0
  40401c:	f8ad 400c 	strh.w	r4, [sp, #12]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
  404020:	4f3d      	ldr	r7, [pc, #244]	; (404118 <nm_spi_write_block+0x16c>)
		if (!gu8Crc_off) {
  404022:	f8df 910c 	ldr.w	r9, [pc, #268]	; 404130 <nm_spi_write_block+0x184>
  404026:	e01d      	b.n	404064 <nm_spi_write_block+0xb8>
				order = 0x2;
  404028:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
  40402c:	bf94      	ite	ls
  40402e:	2303      	movls	r3, #3
  404030:	2302      	movhi	r3, #2
		cmd |= order;
  404032:	f063 030f 	orn	r3, r3, #15
  404036:	f88d 300b 	strb.w	r3, [sp, #11]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
  40403a:	2101      	movs	r1, #1
  40403c:	f10d 000b 	add.w	r0, sp, #11
  404040:	47b8      	blx	r7
  404042:	b9e8      	cbnz	r0, 404080 <nm_spi_write_block+0xd4>
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
  404044:	4631      	mov	r1, r6
  404046:	eb08 0004 	add.w	r0, r8, r4
  40404a:	47b8      	blx	r7
  40404c:	2800      	cmp	r0, #0
  40404e:	d135      	bne.n	4040bc <nm_spi_write_block+0x110>
		if (!gu8Crc_off) {
  404050:	f899 3000 	ldrb.w	r3, [r9]
  404054:	2b00      	cmp	r3, #0
  404056:	d03c      	beq.n	4040d2 <nm_spi_write_block+0x126>
		ix += nbytes;
  404058:	4434      	add	r4, r6
  40405a:	b224      	sxth	r4, r4
		sz -= nbytes;
  40405c:	1bad      	subs	r5, r5, r6
  40405e:	b2ad      	uxth	r5, r5
	} while (sz);
  404060:	2d00      	cmp	r5, #0
  404062:	d046      	beq.n	4040f2 <nm_spi_write_block+0x146>
  404064:	462e      	mov	r6, r5
  404066:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
  40406a:	bf28      	it	cs
  40406c:	f44f 5600 	movcs.w	r6, #8192	; 0x2000
		if (ix == 0)  {
  404070:	2c00      	cmp	r4, #0
  404072:	d1d9      	bne.n	404028 <nm_spi_write_block+0x7c>
				order = 0x1;
  404074:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
  404078:	bf94      	ite	ls
  40407a:	2303      	movls	r3, #3
  40407c:	2301      	movhi	r3, #1
  40407e:	e7d8      	b.n	404032 <nm_spi_write_block+0x86>
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
  404080:	f44f 72d4 	mov.w	r2, #424	; 0x1a8
  404084:	4925      	ldr	r1, [pc, #148]	; (40411c <nm_spi_write_block+0x170>)
  404086:	481e      	ldr	r0, [pc, #120]	; (404100 <nm_spi_write_block+0x154>)
  404088:	4c1e      	ldr	r4, [pc, #120]	; (404104 <nm_spi_write_block+0x158>)
  40408a:	47a0      	blx	r4
  40408c:	4824      	ldr	r0, [pc, #144]	; (404120 <nm_spi_write_block+0x174>)
  40408e:	47a0      	blx	r4
  404090:	481e      	ldr	r0, [pc, #120]	; (40410c <nm_spi_write_block+0x160>)
  404092:	47a0      	blx	r4
		M2M_ERR("[nmi spi]: Failed block data write...\n");
  404094:	f240 2226 	movw	r2, #550	; 0x226
  404098:	4918      	ldr	r1, [pc, #96]	; (4040fc <nm_spi_write_block+0x150>)
  40409a:	4819      	ldr	r0, [pc, #100]	; (404100 <nm_spi_write_block+0x154>)
  40409c:	4c19      	ldr	r4, [pc, #100]	; (404104 <nm_spi_write_block+0x158>)
  40409e:	47a0      	blx	r4
  4040a0:	4820      	ldr	r0, [pc, #128]	; (404124 <nm_spi_write_block+0x178>)
  4040a2:	47a0      	blx	r4
  4040a4:	4819      	ldr	r0, [pc, #100]	; (40410c <nm_spi_write_block+0x160>)
  4040a6:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  4040a8:	2400      	movs	r4, #0
  4040aa:	9400      	str	r4, [sp, #0]
  4040ac:	4623      	mov	r3, r4
  4040ae:	4622      	mov	r2, r4
  4040b0:	4621      	mov	r1, r4
  4040b2:	20cf      	movs	r0, #207	; 0xcf
  4040b4:	4d10      	ldr	r5, [pc, #64]	; (4040f8 <nm_spi_write_block+0x14c>)
  4040b6:	47a8      	blx	r5
	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
  4040b8:	4620      	mov	r0, r4
  4040ba:	e793      	b.n	403fe4 <nm_spi_write_block+0x38>
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
  4040bc:	f240 12b1 	movw	r2, #433	; 0x1b1
  4040c0:	4916      	ldr	r1, [pc, #88]	; (40411c <nm_spi_write_block+0x170>)
  4040c2:	480f      	ldr	r0, [pc, #60]	; (404100 <nm_spi_write_block+0x154>)
  4040c4:	4c0f      	ldr	r4, [pc, #60]	; (404104 <nm_spi_write_block+0x158>)
  4040c6:	47a0      	blx	r4
  4040c8:	4817      	ldr	r0, [pc, #92]	; (404128 <nm_spi_write_block+0x17c>)
  4040ca:	47a0      	blx	r4
  4040cc:	480f      	ldr	r0, [pc, #60]	; (40410c <nm_spi_write_block+0x160>)
  4040ce:	47a0      	blx	r4
  4040d0:	e7e0      	b.n	404094 <nm_spi_write_block+0xe8>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
  4040d2:	2102      	movs	r1, #2
  4040d4:	a803      	add	r0, sp, #12
  4040d6:	47b8      	blx	r7
  4040d8:	2800      	cmp	r0, #0
  4040da:	d0bd      	beq.n	404058 <nm_spi_write_block+0xac>
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
  4040dc:	f240 12bb 	movw	r2, #443	; 0x1bb
  4040e0:	490e      	ldr	r1, [pc, #56]	; (40411c <nm_spi_write_block+0x170>)
  4040e2:	4807      	ldr	r0, [pc, #28]	; (404100 <nm_spi_write_block+0x154>)
  4040e4:	4c07      	ldr	r4, [pc, #28]	; (404104 <nm_spi_write_block+0x158>)
  4040e6:	47a0      	blx	r4
  4040e8:	4810      	ldr	r0, [pc, #64]	; (40412c <nm_spi_write_block+0x180>)
  4040ea:	47a0      	blx	r4
  4040ec:	4807      	ldr	r0, [pc, #28]	; (40410c <nm_spi_write_block+0x160>)
  4040ee:	47a0      	blx	r4
  4040f0:	e7d0      	b.n	404094 <nm_spi_write_block+0xe8>
	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
  4040f2:	2000      	movs	r0, #0
  4040f4:	e776      	b.n	403fe4 <nm_spi_write_block+0x38>
  4040f6:	bf00      	nop
  4040f8:	00403a3d 	.word	0x00403a3d
  4040fc:	0040cbbc 	.word	0x0040cbbc
  404100:	0040c59c 	.word	0x0040c59c
  404104:	00406161 	.word	0x00406161
  404108:	0040ce60 	.word	0x0040ce60
  40410c:	0040c5c8 	.word	0x0040c5c8
  404110:	00403841 	.word	0x00403841
  404114:	0040ce90 	.word	0x0040ce90
  404118:	00403a1d 	.word	0x00403a1d
  40411c:	0040cb9c 	.word	0x0040cb9c
  404120:	0040cec8 	.word	0x0040cec8
  404124:	0040cf6c 	.word	0x0040cf6c
  404128:	0040cf00 	.word	0x0040cf00
  40412c:	0040cf34 	.word	0x0040cf34
  404130:	2040c358 	.word	0x2040c358

00404134 <Socket_ReadSocketData>:
Date
		17 July 2012
*********************************************************************/
NMI_API void Socket_ReadSocketData(SOCKET sock, tstrSocketRecvMsg *pstrRecv,uint8 u8SocketMsg,
								  uint32 u32StartAddress,uint16 u16ReadCount)
{
  404134:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404138:	f8bd 4028 	ldrh.w	r4, [sp, #40]	; 0x28
	if((u16ReadCount > 0) && (gastrSockets[sock].pu8UserBuffer != NULL) && (gastrSockets[sock].u16UserBufferSize > 0) && (gastrSockets[sock].bIsUsed == 1))
  40413c:	b194      	cbz	r4, 404164 <Socket_ReadSocketData+0x30>
  40413e:	4681      	mov	r9, r0
  404140:	460e      	mov	r6, r1
  404142:	4692      	mov	sl, r2
  404144:	4698      	mov	r8, r3
  404146:	0103      	lsls	r3, r0, #4
  404148:	4922      	ldr	r1, [pc, #136]	; (4041d4 <Socket_ReadSocketData+0xa0>)
  40414a:	58cb      	ldr	r3, [r1, r3]
  40414c:	b153      	cbz	r3, 404164 <Socket_ReadSocketData+0x30>
  40414e:	eb01 1300 	add.w	r3, r1, r0, lsl #4
  404152:	889b      	ldrh	r3, [r3, #4]
  404154:	b29b      	uxth	r3, r3
  404156:	b12b      	cbz	r3, 404164 <Socket_ReadSocketData+0x30>
  404158:	eb01 1300 	add.w	r3, r1, r0, lsl #4
  40415c:	7a9b      	ldrb	r3, [r3, #10]
  40415e:	b2db      	uxtb	r3, r3
  404160:	2b01      	cmp	r3, #1
  404162:	d001      	beq.n	404168 <Socket_ReadSocketData+0x34>
  404164:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		uint32	u32Address = u32StartAddress;
		uint16	u16Read;
		sint16	s16Diff;
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
  404168:	80f4      	strh	r4, [r6, #6]
		do
		{
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
  40416a:	eb01 1700 	add.w	r7, r1, r0, lsl #4
			if(s16Diff > 0)
			{
				u8SetRxDone = 0;
				u16Read		= gastrSockets[sock].u16UserBufferSize;
			}
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
  40416e:	f8df b07c 	ldr.w	fp, [pc, #124]	; 4041ec <Socket_ReadSocketData+0xb8>
  404172:	e006      	b.n	404182 <Socket_ReadSocketData+0x4e>
  404174:	4625      	mov	r5, r4
			u8SetRxDone = 1;
  404176:	2301      	movs	r3, #1
  404178:	e00b      	b.n	404192 <Socket_ReadSocketData+0x5e>
				pstrRecv->u16RemainingSize	-= u16Read;

				if (gpfAppSocketCb)
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);

				u16ReadCount -= u16Read;
  40417a:	1b64      	subs	r4, r4, r5
  40417c:	b2a4      	uxth	r4, r4
				u32Address += u16Read;
  40417e:	44a8      	add	r8, r5
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
				break;
			}
		}while(u16ReadCount != 0);
  404180:	b1ec      	cbz	r4, 4041be <Socket_ReadSocketData+0x8a>
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
  404182:	88bb      	ldrh	r3, [r7, #4]
  404184:	1ae3      	subs	r3, r4, r3
			if(s16Diff > 0)
  404186:	b21b      	sxth	r3, r3
  404188:	2b00      	cmp	r3, #0
  40418a:	ddf3      	ble.n	404174 <Socket_ReadSocketData+0x40>
				u16Read		= gastrSockets[sock].u16UserBufferSize;
  40418c:	88bd      	ldrh	r5, [r7, #4]
  40418e:	b2ad      	uxth	r5, r5
				u8SetRxDone = 0;
  404190:	2300      	movs	r3, #0
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
  404192:	6839      	ldr	r1, [r7, #0]
  404194:	462a      	mov	r2, r5
  404196:	4640      	mov	r0, r8
  404198:	47d8      	blx	fp
  40419a:	b990      	cbnz	r0, 4041c2 <Socket_ReadSocketData+0x8e>
				pstrRecv->pu8Buffer			= gastrSockets[sock].pu8UserBuffer;
  40419c:	683b      	ldr	r3, [r7, #0]
  40419e:	6033      	str	r3, [r6, #0]
				pstrRecv->s16BufferSize		= u16Read;
  4041a0:	80b5      	strh	r5, [r6, #4]
				pstrRecv->u16RemainingSize	-= u16Read;
  4041a2:	88f3      	ldrh	r3, [r6, #6]
  4041a4:	1b5b      	subs	r3, r3, r5
  4041a6:	80f3      	strh	r3, [r6, #6]
				if (gpfAppSocketCb)
  4041a8:	4b0b      	ldr	r3, [pc, #44]	; (4041d8 <Socket_ReadSocketData+0xa4>)
  4041aa:	681b      	ldr	r3, [r3, #0]
  4041ac:	2b00      	cmp	r3, #0
  4041ae:	d0e4      	beq.n	40417a <Socket_ReadSocketData+0x46>
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);
  4041b0:	4b09      	ldr	r3, [pc, #36]	; (4041d8 <Socket_ReadSocketData+0xa4>)
  4041b2:	681b      	ldr	r3, [r3, #0]
  4041b4:	4632      	mov	r2, r6
  4041b6:	4651      	mov	r1, sl
  4041b8:	4648      	mov	r0, r9
  4041ba:	4798      	blx	r3
  4041bc:	e7dd      	b.n	40417a <Socket_ReadSocketData+0x46>
  4041be:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
  4041c2:	4806      	ldr	r0, [pc, #24]	; (4041dc <Socket_ReadSocketData+0xa8>)
  4041c4:	4d06      	ldr	r5, [pc, #24]	; (4041e0 <Socket_ReadSocketData+0xac>)
  4041c6:	47a8      	blx	r5
  4041c8:	4621      	mov	r1, r4
  4041ca:	4806      	ldr	r0, [pc, #24]	; (4041e4 <Socket_ReadSocketData+0xb0>)
  4041cc:	47a8      	blx	r5
  4041ce:	4806      	ldr	r0, [pc, #24]	; (4041e8 <Socket_ReadSocketData+0xb4>)
  4041d0:	47a8      	blx	r5
	}
}
  4041d2:	e7c7      	b.n	404164 <Socket_ReadSocketData+0x30>
  4041d4:	2040ca64 	.word	0x2040ca64
  4041d8:	2040cb14 	.word	0x2040cb14
  4041dc:	0040c870 	.word	0x0040c870
  4041e0:	00406161 	.word	0x00406161
  4041e4:	0040d1a8 	.word	0x0040d1a8
  4041e8:	0040c5c8 	.word	0x0040c5c8
  4041ec:	0040286d 	.word	0x0040286d

004041f0 <m2m_ip_cb>:

Date
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{
  4041f0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4041f2:	b099      	sub	sp, #100	; 0x64
  4041f4:	4614      	mov	r4, r2
	if(u8OpCode == SOCKET_CMD_BIND)
  4041f6:	2841      	cmp	r0, #65	; 0x41
  4041f8:	d049      	beq.n	40428e <m2m_ip_cb+0x9e>
  4041fa:	460d      	mov	r5, r1
			strBind.status = strBindReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
		}
	}
	else if(u8OpCode == SOCKET_CMD_LISTEN)
  4041fc:	2842      	cmp	r0, #66	; 0x42
  4041fe:	d05f      	beq.n	4042c0 <m2m_ip_cb+0xd0>
			strListen.status = strListenReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
		}
	}
	else if(u8OpCode == SOCKET_CMD_ACCEPT)
  404200:	2843      	cmp	r0, #67	; 0x43
  404202:	d075      	beq.n	4042f0 <m2m_ip_cb+0x100>
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
  404204:	2844      	cmp	r0, #68	; 0x44
  404206:	f000 80b0 	beq.w	40436a <m2m_ip_cb+0x17a>
  40420a:	284b      	cmp	r0, #75	; 0x4b
  40420c:	f000 80ad 	beq.w	40436a <m2m_ip_cb+0x17a>
			}
			if(gpfAppSocketCb)
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
		}
	}
	else if(u8OpCode == SOCKET_CMD_DNS_RESOLVE)
  404210:	284a      	cmp	r0, #74	; 0x4a
  404212:	f000 80cc 	beq.w	4043ae <m2m_ip_cb+0x1be>
			strDnsReply.u32HostIP = strDnsReply.u32HostIP;
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
  404216:	f1a0 0346 	sub.w	r3, r0, #70	; 0x46
  40421a:	b2db      	uxtb	r3, r3
  40421c:	2b07      	cmp	r3, #7
  40421e:	f200 80f4 	bhi.w	40440a <m2m_ip_cb+0x21a>
  404222:	2285      	movs	r2, #133	; 0x85
  404224:	fa22 f303 	lsr.w	r3, r2, r3
  404228:	f013 0f01 	tst.w	r3, #1
  40422c:	f000 80ed 	beq.w	40440a <m2m_ip_cb+0x21a>
		tstrSocketRecvMsg	strRecvMsg;
		uint8				u8CallbackMsgID = SOCKET_MSG_RECV;
		uint16				u16DataOffset;

		if(u8OpCode == SOCKET_CMD_RECVFROM)
			u8CallbackMsgID = SOCKET_MSG_RECVFROM;
  404230:	2848      	cmp	r0, #72	; 0x48
  404232:	bf14      	ite	ne
  404234:	2706      	movne	r7, #6
  404236:	2709      	moveq	r7, #9

		/* Read RECV REPLY data structure.
		*/
		u16ReadSize = sizeof(tstrRecvReply);
		if(hif_receive(u32Address, (uint8*)&strRecvReply, u16ReadSize, 0) == M2M_SUCCESS)
  404238:	2300      	movs	r3, #0
  40423a:	2210      	movs	r2, #16
  40423c:	a903      	add	r1, sp, #12
  40423e:	4620      	mov	r0, r4
  404240:	4e93      	ldr	r6, [pc, #588]	; (404490 <m2m_ip_cb+0x2a0>)
  404242:	47b0      	blx	r6
  404244:	2800      	cmp	r0, #0
  404246:	f040 80b0 	bne.w	4043aa <m2m_ip_cb+0x1ba>
		{
			uint16 u16SessionID = 0;

			sock			= strRecvReply.sock;
  40424a:	f99d 0018 	ldrsb.w	r0, [sp, #24]
			u16SessionID = strRecvReply.u16SessionID;
  40424e:	f8bd 101a 	ldrh.w	r1, [sp, #26]
			M2M_DBG("recv callback session ID = %d\r\n",u16SessionID);
			
			/* Reset the Socket RX Pending Flag.
			*/
			gastrSockets[sock].bIsRecvPending = 0;
  404252:	4a90      	ldr	r2, [pc, #576]	; (404494 <m2m_ip_cb+0x2a4>)
  404254:	eb02 1200 	add.w	r2, r2, r0, lsl #4
  404258:	2300      	movs	r3, #0
  40425a:	7313      	strb	r3, [r2, #12]

			s16RecvStatus	= NM_BSP_B_L_16(strRecvReply.s16RecvStatus);
  40425c:	f9bd e014 	ldrsh.w	lr, [sp, #20]
			u16DataOffset	= NM_BSP_B_L_16(strRecvReply.u16DataOffset);
  404260:	f8bd 3016 	ldrh.w	r3, [sp, #22]
			strRecvMsg.strRemoteAddr.sin_port 			= strRecvReply.strRemoteAddr.u16Port;
  404264:	f8bd 600e 	ldrh.w	r6, [sp, #14]
  404268:	f8ad 6026 	strh.w	r6, [sp, #38]	; 0x26
			strRecvMsg.strRemoteAddr.sin_addr.s_addr 	= strRecvReply.strRemoteAddr.u32IPAddr;
  40426c:	9e04      	ldr	r6, [sp, #16]
  40426e:	960a      	str	r6, [sp, #40]	; 0x28

			if(u16SessionID == gastrSockets[sock].u16SessionID)
  404270:	88d2      	ldrh	r2, [r2, #6]
  404272:	b292      	uxth	r2, r2
  404274:	4291      	cmp	r1, r2
  404276:	f000 80ac 	beq.w	4043d2 <m2m_ip_cb+0x1e2>
				}
			}
			else
			{
				M2M_DBG("Discard recv callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
				if(u16ReadSize < u16BufferSize)
  40427a:	2d10      	cmp	r5, #16
  40427c:	f240 8095 	bls.w	4043aa <m2m_ip_cb+0x1ba>
					hif_receive(0, NULL, 0, 1);
  404280:	2301      	movs	r3, #1
  404282:	2200      	movs	r2, #0
  404284:	4611      	mov	r1, r2
  404286:	4610      	mov	r0, r2
  404288:	4c81      	ldr	r4, [pc, #516]	; (404490 <m2m_ip_cb+0x2a0>)
  40428a:	47a0      	blx	r4
	{
  40428c:	e08d      	b.n	4043aa <m2m_ip_cb+0x1ba>
		if(hif_receive(u32Address, (uint8*)&strBindReply, sizeof(tstrBindReply), 0) == M2M_SUCCESS)
  40428e:	2300      	movs	r3, #0
  404290:	2204      	movs	r2, #4
  404292:	a907      	add	r1, sp, #28
  404294:	4620      	mov	r0, r4
  404296:	4c7e      	ldr	r4, [pc, #504]	; (404490 <m2m_ip_cb+0x2a0>)
  404298:	47a0      	blx	r4
  40429a:	2800      	cmp	r0, #0
  40429c:	f040 8085 	bne.w	4043aa <m2m_ip_cb+0x1ba>
			strBind.status = strBindReply.s8Status;
  4042a0:	f89d 301d 	ldrb.w	r3, [sp, #29]
  4042a4:	f88d 300c 	strb.w	r3, [sp, #12]
			if(gpfAppSocketCb)
  4042a8:	4b7b      	ldr	r3, [pc, #492]	; (404498 <m2m_ip_cb+0x2a8>)
  4042aa:	681b      	ldr	r3, [r3, #0]
  4042ac:	2b00      	cmp	r3, #0
  4042ae:	d07c      	beq.n	4043aa <m2m_ip_cb+0x1ba>
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
  4042b0:	4b79      	ldr	r3, [pc, #484]	; (404498 <m2m_ip_cb+0x2a8>)
  4042b2:	681b      	ldr	r3, [r3, #0]
  4042b4:	aa03      	add	r2, sp, #12
  4042b6:	2101      	movs	r1, #1
  4042b8:	f99d 001c 	ldrsb.w	r0, [sp, #28]
  4042bc:	4798      	blx	r3
  4042be:	e074      	b.n	4043aa <m2m_ip_cb+0x1ba>
		if(hif_receive(u32Address, (uint8*)&strListenReply, sizeof(tstrListenReply), 0) == M2M_SUCCESS)
  4042c0:	2300      	movs	r3, #0
  4042c2:	2204      	movs	r2, #4
  4042c4:	a907      	add	r1, sp, #28
  4042c6:	4620      	mov	r0, r4
  4042c8:	4c71      	ldr	r4, [pc, #452]	; (404490 <m2m_ip_cb+0x2a0>)
  4042ca:	47a0      	blx	r4
  4042cc:	2800      	cmp	r0, #0
  4042ce:	d16c      	bne.n	4043aa <m2m_ip_cb+0x1ba>
			strListen.status = strListenReply.s8Status;
  4042d0:	f89d 301d 	ldrb.w	r3, [sp, #29]
  4042d4:	f88d 300c 	strb.w	r3, [sp, #12]
			if(gpfAppSocketCb)
  4042d8:	4b6f      	ldr	r3, [pc, #444]	; (404498 <m2m_ip_cb+0x2a8>)
  4042da:	681b      	ldr	r3, [r3, #0]
  4042dc:	2b00      	cmp	r3, #0
  4042de:	d064      	beq.n	4043aa <m2m_ip_cb+0x1ba>
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
  4042e0:	4b6d      	ldr	r3, [pc, #436]	; (404498 <m2m_ip_cb+0x2a8>)
  4042e2:	681b      	ldr	r3, [r3, #0]
  4042e4:	aa03      	add	r2, sp, #12
  4042e6:	2102      	movs	r1, #2
  4042e8:	f99d 001c 	ldrsb.w	r0, [sp, #28]
  4042ec:	4798      	blx	r3
  4042ee:	e05c      	b.n	4043aa <m2m_ip_cb+0x1ba>
		if(hif_receive(u32Address, (uint8*)&strAcceptReply, sizeof(tstrAcceptReply), 0) == M2M_SUCCESS)
  4042f0:	2300      	movs	r3, #0
  4042f2:	220c      	movs	r2, #12
  4042f4:	eb0d 0102 	add.w	r1, sp, r2
  4042f8:	4620      	mov	r0, r4
  4042fa:	4c65      	ldr	r4, [pc, #404]	; (404490 <m2m_ip_cb+0x2a0>)
  4042fc:	47a0      	blx	r4
  4042fe:	2800      	cmp	r0, #0
  404300:	d153      	bne.n	4043aa <m2m_ip_cb+0x1ba>
			if(strAcceptReply.sConnectedSock >= 0)
  404302:	f99d 3015 	ldrsb.w	r3, [sp, #21]
  404306:	2b00      	cmp	r3, #0
  404308:	db19      	blt.n	40433e <m2m_ip_cb+0x14e>
				gastrSockets[strAcceptReply.sConnectedSock].u8SSLFlags 	= 0;
  40430a:	4a62      	ldr	r2, [pc, #392]	; (404494 <m2m_ip_cb+0x2a4>)
  40430c:	eb02 1203 	add.w	r2, r2, r3, lsl #4
  404310:	2100      	movs	r1, #0
  404312:	72d1      	strb	r1, [r2, #11]
				gastrSockets[strAcceptReply.sConnectedSock].bIsUsed 	= 1;
  404314:	2101      	movs	r1, #1
  404316:	7291      	strb	r1, [r2, #10]
				++gu16SessionID;
  404318:	4960      	ldr	r1, [pc, #384]	; (40449c <m2m_ip_cb+0x2ac>)
  40431a:	880a      	ldrh	r2, [r1, #0]
  40431c:	3201      	adds	r2, #1
  40431e:	b292      	uxth	r2, r2
  404320:	800a      	strh	r2, [r1, #0]
				if(gu16SessionID == 0)
  404322:	880a      	ldrh	r2, [r1, #0]
  404324:	b292      	uxth	r2, r2
  404326:	b91a      	cbnz	r2, 404330 <m2m_ip_cb+0x140>
					++gu16SessionID;
  404328:	880a      	ldrh	r2, [r1, #0]
  40432a:	3201      	adds	r2, #1
  40432c:	b292      	uxth	r2, r2
  40432e:	800a      	strh	r2, [r1, #0]
				gastrSockets[strAcceptReply.sConnectedSock].u16SessionID = gu16SessionID;
  404330:	4a5a      	ldr	r2, [pc, #360]	; (40449c <m2m_ip_cb+0x2ac>)
  404332:	8811      	ldrh	r1, [r2, #0]
  404334:	b289      	uxth	r1, r1
  404336:	4a57      	ldr	r2, [pc, #348]	; (404494 <m2m_ip_cb+0x2a4>)
  404338:	eb02 1203 	add.w	r2, r2, r3, lsl #4
  40433c:	80d1      	strh	r1, [r2, #6]
			strAccept.sock = strAcceptReply.sConnectedSock;
  40433e:	f88d 301c 	strb.w	r3, [sp, #28]
			strAccept.strAddr.sin_family		= AF_INET;
  404342:	2302      	movs	r3, #2
  404344:	f8ad 3020 	strh.w	r3, [sp, #32]
			strAccept.strAddr.sin_port = strAcceptReply.strAddr.u16Port;
  404348:	f8bd 300e 	ldrh.w	r3, [sp, #14]
  40434c:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
  404350:	9b04      	ldr	r3, [sp, #16]
  404352:	9309      	str	r3, [sp, #36]	; 0x24
			if(gpfAppSocketCb)
  404354:	4b50      	ldr	r3, [pc, #320]	; (404498 <m2m_ip_cb+0x2a8>)
  404356:	681b      	ldr	r3, [r3, #0]
  404358:	b33b      	cbz	r3, 4043aa <m2m_ip_cb+0x1ba>
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
  40435a:	4b4f      	ldr	r3, [pc, #316]	; (404498 <m2m_ip_cb+0x2a8>)
  40435c:	681b      	ldr	r3, [r3, #0]
  40435e:	aa07      	add	r2, sp, #28
  404360:	2104      	movs	r1, #4
  404362:	f99d 0014 	ldrsb.w	r0, [sp, #20]
  404366:	4798      	blx	r3
  404368:	e01f      	b.n	4043aa <m2m_ip_cb+0x1ba>
		if(hif_receive(u32Address, (uint8*)&strConnectReply, sizeof(tstrConnectReply), 0) == M2M_SUCCESS)
  40436a:	2300      	movs	r3, #0
  40436c:	2204      	movs	r2, #4
  40436e:	a907      	add	r1, sp, #28
  404370:	4620      	mov	r0, r4
  404372:	4c47      	ldr	r4, [pc, #284]	; (404490 <m2m_ip_cb+0x2a0>)
  404374:	47a0      	blx	r4
  404376:	b9c0      	cbnz	r0, 4043aa <m2m_ip_cb+0x1ba>
			strConnMsg.sock		= strConnectReply.sock;
  404378:	f99d 001c 	ldrsb.w	r0, [sp, #28]
  40437c:	f88d 000c 	strb.w	r0, [sp, #12]
			strConnMsg.s8Error	= strConnectReply.s8Error;
  404380:	f99d 301d 	ldrsb.w	r3, [sp, #29]
  404384:	f88d 300d 	strb.w	r3, [sp, #13]
			if(strConnectReply.s8Error == SOCK_ERR_NO_ERROR)
  404388:	b93b      	cbnz	r3, 40439a <m2m_ip_cb+0x1aa>
				gastrSockets[strConnectReply.sock].u16DataOffset = strConnectReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
  40438a:	f8bd 301e 	ldrh.w	r3, [sp, #30]
  40438e:	3b08      	subs	r3, #8
  404390:	b29b      	uxth	r3, r3
  404392:	4a40      	ldr	r2, [pc, #256]	; (404494 <m2m_ip_cb+0x2a4>)
  404394:	eb02 1200 	add.w	r2, r2, r0, lsl #4
  404398:	8113      	strh	r3, [r2, #8]
			if(gpfAppSocketCb)
  40439a:	4b3f      	ldr	r3, [pc, #252]	; (404498 <m2m_ip_cb+0x2a8>)
  40439c:	681b      	ldr	r3, [r3, #0]
  40439e:	b123      	cbz	r3, 4043aa <m2m_ip_cb+0x1ba>
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
  4043a0:	4b3d      	ldr	r3, [pc, #244]	; (404498 <m2m_ip_cb+0x2a8>)
  4043a2:	681b      	ldr	r3, [r3, #0]
  4043a4:	aa03      	add	r2, sp, #12
  4043a6:	2105      	movs	r1, #5
  4043a8:	4798      	blx	r3
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
			}
		}
	}
}
  4043aa:	b019      	add	sp, #100	; 0x64
  4043ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(hif_receive(u32Address, (uint8*)&strDnsReply, sizeof(tstrDnsReply), 0) == M2M_SUCCESS)
  4043ae:	2300      	movs	r3, #0
  4043b0:	2244      	movs	r2, #68	; 0x44
  4043b2:	a907      	add	r1, sp, #28
  4043b4:	4620      	mov	r0, r4
  4043b6:	4c36      	ldr	r4, [pc, #216]	; (404490 <m2m_ip_cb+0x2a0>)
  4043b8:	47a0      	blx	r4
  4043ba:	2800      	cmp	r0, #0
  4043bc:	d1f5      	bne.n	4043aa <m2m_ip_cb+0x1ba>
			if(gpfAppResolveCb)
  4043be:	4b38      	ldr	r3, [pc, #224]	; (4044a0 <m2m_ip_cb+0x2b0>)
  4043c0:	681b      	ldr	r3, [r3, #0]
  4043c2:	2b00      	cmp	r3, #0
  4043c4:	d0f1      	beq.n	4043aa <m2m_ip_cb+0x1ba>
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
  4043c6:	4b36      	ldr	r3, [pc, #216]	; (4044a0 <m2m_ip_cb+0x2b0>)
  4043c8:	681b      	ldr	r3, [r3, #0]
  4043ca:	9917      	ldr	r1, [sp, #92]	; 0x5c
  4043cc:	a807      	add	r0, sp, #28
  4043ce:	4798      	blx	r3
  4043d0:	e7eb      	b.n	4043aa <m2m_ip_cb+0x1ba>
				if((s16RecvStatus > 0) && (s16RecvStatus < u16BufferSize))
  4043d2:	f1be 0f00 	cmp.w	lr, #0
  4043d6:	dd01      	ble.n	4043dc <m2m_ip_cb+0x1ec>
  4043d8:	45ae      	cmp	lr, r5
  4043da:	db0d      	blt.n	4043f8 <m2m_ip_cb+0x208>
					strRecvMsg.s16BufferSize	= s16RecvStatus;
  4043dc:	f8ad e020 	strh.w	lr, [sp, #32]
					strRecvMsg.pu8Buffer		= NULL;
  4043e0:	2300      	movs	r3, #0
  4043e2:	9307      	str	r3, [sp, #28]
					if(gpfAppSocketCb)
  4043e4:	4b2c      	ldr	r3, [pc, #176]	; (404498 <m2m_ip_cb+0x2a8>)
  4043e6:	681b      	ldr	r3, [r3, #0]
  4043e8:	2b00      	cmp	r3, #0
  4043ea:	d0de      	beq.n	4043aa <m2m_ip_cb+0x1ba>
						gpfAppSocketCb(sock,u8CallbackMsgID, &strRecvMsg);
  4043ec:	4b2a      	ldr	r3, [pc, #168]	; (404498 <m2m_ip_cb+0x2a8>)
  4043ee:	681b      	ldr	r3, [r3, #0]
  4043f0:	aa07      	add	r2, sp, #28
  4043f2:	4639      	mov	r1, r7
  4043f4:	4798      	blx	r3
  4043f6:	e7d8      	b.n	4043aa <m2m_ip_cb+0x1ba>
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
  4043f8:	fa1f f28e 	uxth.w	r2, lr
  4043fc:	9200      	str	r2, [sp, #0]
  4043fe:	4423      	add	r3, r4
  404400:	463a      	mov	r2, r7
  404402:	a907      	add	r1, sp, #28
  404404:	4c27      	ldr	r4, [pc, #156]	; (4044a4 <m2m_ip_cb+0x2b4>)
  404406:	47a0      	blx	r4
  404408:	e7cf      	b.n	4043aa <m2m_ip_cb+0x1ba>
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
  40440a:	f000 03fd 	and.w	r3, r0, #253	; 0xfd
  40440e:	2b45      	cmp	r3, #69	; 0x45
  404410:	d019      	beq.n	404446 <m2m_ip_cb+0x256>
  404412:	284c      	cmp	r0, #76	; 0x4c
  404414:	d017      	beq.n	404446 <m2m_ip_cb+0x256>
	else if(u8OpCode == SOCKET_CMD_PING)
  404416:	2852      	cmp	r0, #82	; 0x52
  404418:	d1c7      	bne.n	4043aa <m2m_ip_cb+0x1ba>
		if(hif_receive(u32Address, (uint8*)&strPingReply, sizeof(tstrPingReply), 1) == M2M_SUCCESS)
  40441a:	2301      	movs	r3, #1
  40441c:	2214      	movs	r2, #20
  40441e:	a907      	add	r1, sp, #28
  404420:	4620      	mov	r0, r4
  404422:	4c1b      	ldr	r4, [pc, #108]	; (404490 <m2m_ip_cb+0x2a0>)
  404424:	47a0      	blx	r4
  404426:	2800      	cmp	r0, #0
  404428:	d1bf      	bne.n	4043aa <m2m_ip_cb+0x1ba>
			gfpPingCb = (void (*)(uint32 , uint32 , uint8))strPingReply.u32CmdPrivate;
  40442a:	4b1f      	ldr	r3, [pc, #124]	; (4044a8 <m2m_ip_cb+0x2b8>)
  40442c:	9a08      	ldr	r2, [sp, #32]
  40442e:	601a      	str	r2, [r3, #0]
			if(gfpPingCb != NULL)
  404430:	681b      	ldr	r3, [r3, #0]
  404432:	2b00      	cmp	r3, #0
  404434:	d0b9      	beq.n	4043aa <m2m_ip_cb+0x1ba>
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
  404436:	4b1c      	ldr	r3, [pc, #112]	; (4044a8 <m2m_ip_cb+0x2b8>)
  404438:	681b      	ldr	r3, [r3, #0]
  40443a:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
  40443e:	9909      	ldr	r1, [sp, #36]	; 0x24
  404440:	9807      	ldr	r0, [sp, #28]
  404442:	4798      	blx	r3
}
  404444:	e7b1      	b.n	4043aa <m2m_ip_cb+0x1ba>
			u8CallbackMsgID = SOCKET_MSG_SENDTO;
  404446:	2847      	cmp	r0, #71	; 0x47
  404448:	bf14      	ite	ne
  40444a:	2507      	movne	r5, #7
  40444c:	2508      	moveq	r5, #8
		if(hif_receive(u32Address, (uint8*)&strReply, sizeof(tstrSendReply), 0) == M2M_SUCCESS)
  40444e:	2300      	movs	r3, #0
  404450:	2208      	movs	r2, #8
  404452:	a907      	add	r1, sp, #28
  404454:	4620      	mov	r0, r4
  404456:	4c0e      	ldr	r4, [pc, #56]	; (404490 <m2m_ip_cb+0x2a0>)
  404458:	47a0      	blx	r4
  40445a:	2800      	cmp	r0, #0
  40445c:	d1a5      	bne.n	4043aa <m2m_ip_cb+0x1ba>
			sock = strReply.sock;
  40445e:	f99d 001c 	ldrsb.w	r0, [sp, #28]
			u16SessionID = strReply.u16SessionID;
  404462:	f8bd 2020 	ldrh.w	r2, [sp, #32]
			s16Rcvd = NM_BSP_B_L_16(strReply.s16SentBytes);
  404466:	f8bd 301e 	ldrh.w	r3, [sp, #30]
  40446a:	f8ad 300c 	strh.w	r3, [sp, #12]
			if(u16SessionID == gastrSockets[sock].u16SessionID)
  40446e:	4b09      	ldr	r3, [pc, #36]	; (404494 <m2m_ip_cb+0x2a4>)
  404470:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  404474:	88db      	ldrh	r3, [r3, #6]
  404476:	b29b      	uxth	r3, r3
  404478:	429a      	cmp	r2, r3
  40447a:	d196      	bne.n	4043aa <m2m_ip_cb+0x1ba>
				if(gpfAppSocketCb)
  40447c:	4b06      	ldr	r3, [pc, #24]	; (404498 <m2m_ip_cb+0x2a8>)
  40447e:	681b      	ldr	r3, [r3, #0]
  404480:	2b00      	cmp	r3, #0
  404482:	d092      	beq.n	4043aa <m2m_ip_cb+0x1ba>
					gpfAppSocketCb(sock,u8CallbackMsgID, &s16Rcvd);
  404484:	4b04      	ldr	r3, [pc, #16]	; (404498 <m2m_ip_cb+0x2a8>)
  404486:	681b      	ldr	r3, [r3, #0]
  404488:	aa03      	add	r2, sp, #12
  40448a:	4629      	mov	r1, r5
  40448c:	4798      	blx	r3
	{
  40448e:	e78c      	b.n	4043aa <m2m_ip_cb+0x1ba>
  404490:	0040286d 	.word	0x0040286d
  404494:	2040ca64 	.word	0x2040ca64
  404498:	2040cb14 	.word	0x2040cb14
  40449c:	2040c35a 	.word	0x2040c35a
  4044a0:	2040cb1c 	.word	0x2040cb1c
  4044a4:	00404135 	.word	0x00404135
  4044a8:	2040cb18 	.word	0x2040cb18

004044ac <socketInit>:

Date
		4 June 2012
*********************************************************************/
void socketInit(void)
{
  4044ac:	b508      	push	{r3, lr}
	if(gbSocketInit==0)
  4044ae:	4b0a      	ldr	r3, [pc, #40]	; (4044d8 <socketInit+0x2c>)
  4044b0:	781b      	ldrb	r3, [r3, #0]
  4044b2:	b103      	cbz	r3, 4044b6 <socketInit+0xa>
  4044b4:	bd08      	pop	{r3, pc}
	{
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
  4044b6:	22b0      	movs	r2, #176	; 0xb0
  4044b8:	2100      	movs	r1, #0
  4044ba:	4808      	ldr	r0, [pc, #32]	; (4044dc <socketInit+0x30>)
  4044bc:	4b08      	ldr	r3, [pc, #32]	; (4044e0 <socketInit+0x34>)
  4044be:	4798      	blx	r3
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
  4044c0:	4908      	ldr	r1, [pc, #32]	; (4044e4 <socketInit+0x38>)
  4044c2:	2002      	movs	r0, #2
  4044c4:	4b08      	ldr	r3, [pc, #32]	; (4044e8 <socketInit+0x3c>)
  4044c6:	4798      	blx	r3
		gbSocketInit=1;
  4044c8:	2201      	movs	r2, #1
  4044ca:	4b03      	ldr	r3, [pc, #12]	; (4044d8 <socketInit+0x2c>)
  4044cc:	701a      	strb	r2, [r3, #0]
		gu16SessionID = 0;
  4044ce:	2200      	movs	r2, #0
  4044d0:	4b06      	ldr	r3, [pc, #24]	; (4044ec <socketInit+0x40>)
  4044d2:	801a      	strh	r2, [r3, #0]
	}
}
  4044d4:	e7ee      	b.n	4044b4 <socketInit+0x8>
  4044d6:	bf00      	nop
  4044d8:	2040c359 	.word	0x2040c359
  4044dc:	2040ca64 	.word	0x2040ca64
  4044e0:	00402219 	.word	0x00402219
  4044e4:	004041f1 	.word	0x004041f1
  4044e8:	00402981 	.word	0x00402981
  4044ec:	2040c35a 	.word	0x2040c35a

004044f0 <registerSocketCallback>:
Date
		4 June 2012
*********************************************************************/
void registerSocketCallback(tpfAppSocketCb pfAppSocketCb, tpfAppResolveCb pfAppResolveCb)
{
	gpfAppSocketCb = pfAppSocketCb;
  4044f0:	4b02      	ldr	r3, [pc, #8]	; (4044fc <registerSocketCallback+0xc>)
  4044f2:	6018      	str	r0, [r3, #0]
	gpfAppResolveCb = pfAppResolveCb;
  4044f4:	4b02      	ldr	r3, [pc, #8]	; (404500 <registerSocketCallback+0x10>)
  4044f6:	6019      	str	r1, [r3, #0]
  4044f8:	4770      	bx	lr
  4044fa:	bf00      	nop
  4044fc:	2040cb14 	.word	0x2040cb14
  404500:	2040cb1c 	.word	0x2040cb1c

00404504 <socket>:

Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
  404504:	b5f0      	push	{r4, r5, r6, r7, lr}
  404506:	b087      	sub	sp, #28
	SOCKET		sock = -1;
	uint8		u8Count,u8SocketCount = MAX_SOCKET;
	volatile tstrSocket	*pstrSock;
	
	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
  404508:	2802      	cmp	r0, #2
  40450a:	d158      	bne.n	4045be <socket+0xba>
	{
		if(u8Type == SOCK_STREAM)
  40450c:	2901      	cmp	r1, #1
  40450e:	d059      	beq.n	4045c4 <socket+0xc0>
		{
			u8SocketCount = TCP_SOCK_MAX;
			u8Count = 0;
		}
		else if(u8Type == SOCK_DGRAM)
  404510:	2902      	cmp	r1, #2
  404512:	d116      	bne.n	404542 <socket+0x3e>
		{
			/*--- UDP SOCKET ---*/
			u8SocketCount = MAX_SOCKET;
  404514:	260b      	movs	r6, #11
			u8Count = TCP_SOCK_MAX;
  404516:	2407      	movs	r4, #7
		else
			return sock;

		for(;u8Count < u8SocketCount; u8Count ++)
		{
			pstrSock = &gastrSockets[u8Count];
  404518:	4625      	mov	r5, r4
			if(pstrSock->bIsUsed == 0)
  40451a:	4b2e      	ldr	r3, [pc, #184]	; (4045d4 <socket+0xd0>)
  40451c:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  404520:	7a9b      	ldrb	r3, [r3, #10]
  404522:	2b00      	cmp	r3, #0
  404524:	d051      	beq.n	4045ca <socket+0xc6>
  404526:	1c63      	adds	r3, r4, #1
  404528:	b2db      	uxtb	r3, r3
  40452a:	4f2a      	ldr	r7, [pc, #168]	; (4045d4 <socket+0xd0>)
		for(;u8Count < u8SocketCount; u8Count ++)
  40452c:	b2dc      	uxtb	r4, r3
  40452e:	42b4      	cmp	r4, r6
  404530:	d240      	bcs.n	4045b4 <socket+0xb0>
			pstrSock = &gastrSockets[u8Count];
  404532:	461d      	mov	r5, r3
			if(pstrSock->bIsUsed == 0)
  404534:	eb07 1103 	add.w	r1, r7, r3, lsl #4
  404538:	7a89      	ldrb	r1, [r1, #10]
  40453a:	1c58      	adds	r0, r3, #1
  40453c:	b121      	cbz	r1, 404548 <socket+0x44>
  40453e:	4603      	mov	r3, r0
  404540:	e7f4      	b.n	40452c <socket+0x28>
			return sock;
  404542:	f04f 34ff 	mov.w	r4, #4294967295
  404546:	e037      	b.n	4045b8 <socket+0xb4>
			pstrSock = &gastrSockets[u8Count];
  404548:	4822      	ldr	r0, [pc, #136]	; (4045d4 <socket+0xd0>)
  40454a:	eb00 1003 	add.w	r0, r0, r3, lsl #4
  40454e:	4616      	mov	r6, r2
			{
				m2m_memset((uint8*)pstrSock, 0, sizeof(tstrSocket));
  404550:	2210      	movs	r2, #16
  404552:	2100      	movs	r1, #0
  404554:	4b20      	ldr	r3, [pc, #128]	; (4045d8 <socket+0xd4>)
  404556:	4798      	blx	r3

				pstrSock->bIsUsed = 1;
  404558:	4b1e      	ldr	r3, [pc, #120]	; (4045d4 <socket+0xd0>)
  40455a:	eb03 1305 	add.w	r3, r3, r5, lsl #4
  40455e:	2201      	movs	r2, #1
  404560:	729a      	strb	r2, [r3, #10]

				/* The session ID is used to distinguish different socket connections
					by comparing the assigned session ID to the one reported by the firmware*/
				++gu16SessionID;
  404562:	4a1e      	ldr	r2, [pc, #120]	; (4045dc <socket+0xd8>)
  404564:	8813      	ldrh	r3, [r2, #0]
  404566:	3301      	adds	r3, #1
  404568:	b29b      	uxth	r3, r3
  40456a:	8013      	strh	r3, [r2, #0]
				if(gu16SessionID == 0)
  40456c:	8813      	ldrh	r3, [r2, #0]
  40456e:	b29b      	uxth	r3, r3
  404570:	b91b      	cbnz	r3, 40457a <socket+0x76>
					++gu16SessionID;
  404572:	8813      	ldrh	r3, [r2, #0]
  404574:	3301      	adds	r3, #1
  404576:	b29b      	uxth	r3, r3
  404578:	8013      	strh	r3, [r2, #0]
				
				pstrSock->u16SessionID = gu16SessionID;
  40457a:	4b18      	ldr	r3, [pc, #96]	; (4045dc <socket+0xd8>)
  40457c:	881a      	ldrh	r2, [r3, #0]
  40457e:	b292      	uxth	r2, r2
  404580:	4b14      	ldr	r3, [pc, #80]	; (4045d4 <socket+0xd0>)
  404582:	eb03 1305 	add.w	r3, r3, r5, lsl #4
  404586:	80da      	strh	r2, [r3, #6]
				M2M_DBG("1 Socket %d session ID = %d\r\n",u8Count, gu16SessionID );
				sock = (SOCKET)u8Count;
  404588:	b264      	sxtb	r4, r4

				if(u8Flags & SOCKET_FLAGS_SSL)
  40458a:	f016 0f01 	tst.w	r6, #1
  40458e:	d013      	beq.n	4045b8 <socket+0xb4>
				{
					tstrSSLSocketCreateCmd	strSSLCreate;
					strSSLCreate.sslSock = sock;
  404590:	aa06      	add	r2, sp, #24
  404592:	f802 4d04 	strb.w	r4, [r2, #-4]!
					pstrSock->u8SSLFlags = SSL_FLAGS_ACTIVE | SSL_FLAGS_NO_TX_COPY;
  404596:	4b0f      	ldr	r3, [pc, #60]	; (4045d4 <socket+0xd0>)
  404598:	eb03 1505 	add.w	r5, r3, r5, lsl #4
  40459c:	2321      	movs	r3, #33	; 0x21
  40459e:	72eb      	strb	r3, [r5, #11]
					SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
  4045a0:	2300      	movs	r3, #0
  4045a2:	9302      	str	r3, [sp, #8]
  4045a4:	9301      	str	r3, [sp, #4]
  4045a6:	9300      	str	r3, [sp, #0]
  4045a8:	2304      	movs	r3, #4
  4045aa:	2150      	movs	r1, #80	; 0x50
  4045ac:	2002      	movs	r0, #2
  4045ae:	4d0c      	ldr	r5, [pc, #48]	; (4045e0 <socket+0xdc>)
  4045b0:	47a8      	blx	r5
  4045b2:	e001      	b.n	4045b8 <socket+0xb4>
	SOCKET		sock = -1;
  4045b4:	f04f 34ff 	mov.w	r4, #4294967295
				break;
			}
		}
	}
	return sock;
}
  4045b8:	4620      	mov	r0, r4
  4045ba:	b007      	add	sp, #28
  4045bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	SOCKET		sock = -1;
  4045be:	f04f 34ff 	mov.w	r4, #4294967295
  4045c2:	e7f9      	b.n	4045b8 <socket+0xb4>
			u8SocketCount = TCP_SOCK_MAX;
  4045c4:	2607      	movs	r6, #7
			u8Count = 0;
  4045c6:	2400      	movs	r4, #0
  4045c8:	e7a6      	b.n	404518 <socket+0x14>
			pstrSock = &gastrSockets[u8Count];
  4045ca:	4802      	ldr	r0, [pc, #8]	; (4045d4 <socket+0xd0>)
  4045cc:	eb00 1004 	add.w	r0, r0, r4, lsl #4
  4045d0:	e7bd      	b.n	40454e <socket+0x4a>
  4045d2:	bf00      	nop
  4045d4:	2040ca64 	.word	0x2040ca64
  4045d8:	00402219 	.word	0x00402219
  4045dc:	2040c35a 	.word	0x2040c35a
  4045e0:	0040237d 	.word	0x0040237d

004045e4 <connect>:

Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
  4045e4:	b530      	push	{r4, r5, lr}
  4045e6:	b089      	sub	sp, #36	; 0x24
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
  4045e8:	1e04      	subs	r4, r0, #0
  4045ea:	db36      	blt.n	40465a <connect+0x76>
  4045ec:	2900      	cmp	r1, #0
  4045ee:	d034      	beq.n	40465a <connect+0x76>
  4045f0:	4b1d      	ldr	r3, [pc, #116]	; (404668 <connect+0x84>)
  4045f2:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  4045f6:	7a9b      	ldrb	r3, [r3, #10]
  4045f8:	b2db      	uxtb	r3, r3
  4045fa:	2a00      	cmp	r2, #0
  4045fc:	d030      	beq.n	404660 <connect+0x7c>
  4045fe:	2b01      	cmp	r3, #1
  404600:	d12e      	bne.n	404660 <connect+0x7c>
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
  404602:	4b19      	ldr	r3, [pc, #100]	; (404668 <connect+0x84>)
  404604:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  404608:	7adb      	ldrb	r3, [r3, #11]
  40460a:	f013 0f01 	tst.w	r3, #1
  40460e:	d022      	beq.n	404656 <connect+0x72>
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
  404610:	4b15      	ldr	r3, [pc, #84]	; (404668 <connect+0x84>)
  404612:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  404616:	7adb      	ldrb	r3, [r3, #11]
  404618:	f88d 301d 	strb.w	r3, [sp, #29]
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
  40461c:	254b      	movs	r5, #75	; 0x4b
		}
		strConnect.sock = sock;
  40461e:	f88d 401c 	strb.w	r4, [sp, #28]
		m2m_memcpy((uint8 *)&strConnect.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
  404622:	2208      	movs	r2, #8
  404624:	a805      	add	r0, sp, #20
  404626:	4b11      	ldr	r3, [pc, #68]	; (40466c <connect+0x88>)
  404628:	4798      	blx	r3

		strConnect.u16SessionID		= gastrSockets[sock].u16SessionID;
  40462a:	480f      	ldr	r0, [pc, #60]	; (404668 <connect+0x84>)
  40462c:	eb00 1004 	add.w	r0, r0, r4, lsl #4
  404630:	88c3      	ldrh	r3, [r0, #6]
  404632:	f8ad 301e 	strh.w	r3, [sp, #30]
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strConnect,sizeof(tstrConnectCmd), NULL, 0, 0);
  404636:	2300      	movs	r3, #0
  404638:	9302      	str	r3, [sp, #8]
  40463a:	9301      	str	r3, [sp, #4]
  40463c:	9300      	str	r3, [sp, #0]
  40463e:	230c      	movs	r3, #12
  404640:	aa05      	add	r2, sp, #20
  404642:	4629      	mov	r1, r5
  404644:	2002      	movs	r0, #2
  404646:	4c0a      	ldr	r4, [pc, #40]	; (404670 <connect+0x8c>)
  404648:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
  40464a:	2800      	cmp	r0, #0
		{
			s8Ret = SOCK_ERR_INVALID;
  40464c:	bf18      	it	ne
  40464e:	f06f 0008 	mvnne.w	r0, #8
		}
	}
	return s8Ret;
}
  404652:	b009      	add	sp, #36	; 0x24
  404654:	bd30      	pop	{r4, r5, pc}
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
  404656:	2544      	movs	r5, #68	; 0x44
  404658:	e7e1      	b.n	40461e <connect+0x3a>
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
  40465a:	f06f 0005 	mvn.w	r0, #5
  40465e:	e7f8      	b.n	404652 <connect+0x6e>
  404660:	f06f 0005 	mvn.w	r0, #5
  404664:	e7f5      	b.n	404652 <connect+0x6e>
  404666:	bf00      	nop
  404668:	2040ca64 	.word	0x2040ca64
  40466c:	00402205 	.word	0x00402205
  404670:	0040237d 	.word	0x0040237d

00404674 <send>:

Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
  404674:	b530      	push	{r4, r5, lr}
  404676:	b089      	sub	sp, #36	; 0x24
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
  404678:	460c      	mov	r4, r1
  40467a:	3100      	adds	r1, #0
  40467c:	bf18      	it	ne
  40467e:	2101      	movne	r1, #1
  404680:	f5b2 6faf 	cmp.w	r2, #1400	; 0x578
  404684:	bf88      	it	hi
  404686:	2100      	movhi	r1, #0
  404688:	2900      	cmp	r1, #0
  40468a:	d037      	beq.n	4046fc <send+0x88>
  40468c:	2800      	cmp	r0, #0
  40468e:	db35      	blt.n	4046fc <send+0x88>
  404690:	4b1d      	ldr	r3, [pc, #116]	; (404708 <send+0x94>)
  404692:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  404696:	7a9b      	ldrb	r3, [r3, #10]
  404698:	b2db      	uxtb	r3, r3
  40469a:	2b01      	cmp	r3, #1
  40469c:	d131      	bne.n	404702 <send+0x8e>
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
		u16DataOffset	= TCP_TX_PACKET_OFFSET;

		strSend.sock			= sock;
  40469e:	f88d 0010 	strb.w	r0, [sp, #16]
		strSend.u16DataSize		= NM_BSP_B_L_16(u16SendLength);
  4046a2:	f8ad 2012 	strh.w	r2, [sp, #18]
		strSend.u16SessionID	= gastrSockets[sock].u16SessionID;
  4046a6:	4b18      	ldr	r3, [pc, #96]	; (404708 <send+0x94>)
  4046a8:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  4046ac:	88db      	ldrh	r3, [r3, #6]
  4046ae:	f8ad 301c 	strh.w	r3, [sp, #28]

		if(sock >= TCP_SOCK_MAX)
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
  4046b2:	2807      	cmp	r0, #7
  4046b4:	bfb4      	ite	lt
  4046b6:	2550      	movlt	r5, #80	; 0x50
  4046b8:	2544      	movge	r5, #68	; 0x44
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
  4046ba:	4b13      	ldr	r3, [pc, #76]	; (404708 <send+0x94>)
  4046bc:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  4046c0:	7adb      	ldrb	r3, [r3, #11]
  4046c2:	f013 0f01 	tst.w	r3, #1
  4046c6:	d017      	beq.n	4046f8 <send+0x84>
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
  4046c8:	4b0f      	ldr	r3, [pc, #60]	; (404708 <send+0x94>)
  4046ca:	eb03 1000 	add.w	r0, r3, r0, lsl #4
  4046ce:	8905      	ldrh	r5, [r0, #8]
  4046d0:	b2ad      	uxth	r5, r5
			u8Cmd			= SOCKET_CMD_SSL_SEND;
  4046d2:	214c      	movs	r1, #76	; 0x4c
		}

		s16Ret =  SOCKET_REQUEST(u8Cmd|M2M_REQ_DATA_PKT, (uint8*)&strSend, sizeof(tstrSendCmd), pvSendBuffer, u16SendLength, u16DataOffset);
  4046d4:	9502      	str	r5, [sp, #8]
  4046d6:	9201      	str	r2, [sp, #4]
  4046d8:	9400      	str	r4, [sp, #0]
  4046da:	2310      	movs	r3, #16
  4046dc:	eb0d 0203 	add.w	r2, sp, r3
  4046e0:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  4046e4:	2002      	movs	r0, #2
  4046e6:	4c09      	ldr	r4, [pc, #36]	; (40470c <send+0x98>)
  4046e8:	47a0      	blx	r4
		if(s16Ret != SOCK_ERR_NO_ERROR)
  4046ea:	2800      	cmp	r0, #0
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
  4046ec:	bf0c      	ite	eq
  4046ee:	2000      	moveq	r0, #0
  4046f0:	f06f 000d 	mvnne.w	r0, #13
		}
	}
	return s16Ret;
}
  4046f4:	b009      	add	sp, #36	; 0x24
  4046f6:	bd30      	pop	{r4, r5, pc}
		u8Cmd			= SOCKET_CMD_SEND;
  4046f8:	2145      	movs	r1, #69	; 0x45
  4046fa:	e7eb      	b.n	4046d4 <send+0x60>
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
  4046fc:	f06f 0005 	mvn.w	r0, #5
  404700:	e7f8      	b.n	4046f4 <send+0x80>
  404702:	f06f 0005 	mvn.w	r0, #5
  404706:	e7f5      	b.n	4046f4 <send+0x80>
  404708:	2040ca64 	.word	0x2040ca64
  40470c:	0040237d 	.word	0x0040237d

00404710 <recv>:
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
  404710:	2900      	cmp	r1, #0
  404712:	bf18      	it	ne
  404714:	2a00      	cmpne	r2, #0
  404716:	d044      	beq.n	4047a2 <recv+0x92>
{
  404718:	b570      	push	{r4, r5, r6, lr}
  40471a:	b086      	sub	sp, #24
  40471c:	460e      	mov	r6, r1
  40471e:	4615      	mov	r5, r2
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
  404720:	2800      	cmp	r0, #0
  404722:	db36      	blt.n	404792 <recv+0x82>
  404724:	4a20      	ldr	r2, [pc, #128]	; (4047a8 <recv+0x98>)
  404726:	eb02 1200 	add.w	r2, r2, r0, lsl #4
  40472a:	7a92      	ldrb	r2, [r2, #10]
  40472c:	b2d2      	uxtb	r2, r2
  40472e:	2a01      	cmp	r2, #1
  404730:	d132      	bne.n	404798 <recv+0x88>
	{
		s16Ret = SOCK_ERR_NO_ERROR;
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
  404732:	4c1d      	ldr	r4, [pc, #116]	; (4047a8 <recv+0x98>)
  404734:	0101      	lsls	r1, r0, #4
  404736:	1862      	adds	r2, r4, r1
  404738:	5066      	str	r6, [r4, r1]
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;
  40473a:	8095      	strh	r5, [r2, #4]

		if(!gastrSockets[sock].bIsRecvPending)
  40473c:	7b12      	ldrb	r2, [r2, #12]
  40473e:	2a00      	cmp	r2, #0
  404740:	d12d      	bne.n	40479e <recv+0x8e>
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;

			gastrSockets[sock].bIsRecvPending = 1;
  404742:	eb04 1200 	add.w	r2, r4, r0, lsl #4
  404746:	2101      	movs	r1, #1
  404748:	7311      	strb	r1, [r2, #12]
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
  40474a:	7ad2      	ldrb	r2, [r2, #11]
  40474c:	400a      	ands	r2, r1
			{
				u8Cmd = SOCKET_CMD_SSL_RECV;
  40474e:	2a00      	cmp	r2, #0
  404750:	bf0c      	ite	eq
  404752:	2146      	moveq	r1, #70	; 0x46
  404754:	214d      	movne	r1, #77	; 0x4d
			}

			/* Check the timeout value. */
			if(u32Timeoutmsec == 0)
  404756:	b9d3      	cbnz	r3, 40478e <recv+0x7e>
				strRecv.u32Timeoutmsec = 0xFFFFFFFF;
  404758:	f04f 33ff 	mov.w	r3, #4294967295
  40475c:	9304      	str	r3, [sp, #16]
			else
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
			strRecv.sock = sock;
  40475e:	f88d 0014 	strb.w	r0, [sp, #20]
			strRecv.u16SessionID		= gastrSockets[sock].u16SessionID;
  404762:	4b11      	ldr	r3, [pc, #68]	; (4047a8 <recv+0x98>)
  404764:	eb03 1000 	add.w	r0, r3, r0, lsl #4
  404768:	88c3      	ldrh	r3, [r0, #6]
  40476a:	f8ad 3016 	strh.w	r3, [sp, #22]
		
			s16Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
  40476e:	2300      	movs	r3, #0
  404770:	9302      	str	r3, [sp, #8]
  404772:	9301      	str	r3, [sp, #4]
  404774:	9300      	str	r3, [sp, #0]
  404776:	2308      	movs	r3, #8
  404778:	aa04      	add	r2, sp, #16
  40477a:	2002      	movs	r0, #2
  40477c:	4c0b      	ldr	r4, [pc, #44]	; (4047ac <recv+0x9c>)
  40477e:	47a0      	blx	r4
			if(s16Ret != SOCK_ERR_NO_ERROR)
  404780:	2800      	cmp	r0, #0
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
  404782:	bf0c      	ite	eq
  404784:	2000      	moveq	r0, #0
  404786:	f06f 000d 	mvnne.w	r0, #13
			}
		}
	}
	return s16Ret;
}
  40478a:	b006      	add	sp, #24
  40478c:	bd70      	pop	{r4, r5, r6, pc}
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
  40478e:	9304      	str	r3, [sp, #16]
  404790:	e7e5      	b.n	40475e <recv+0x4e>
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
  404792:	f06f 0005 	mvn.w	r0, #5
  404796:	e7f8      	b.n	40478a <recv+0x7a>
  404798:	f06f 0005 	mvn.w	r0, #5
  40479c:	e7f5      	b.n	40478a <recv+0x7a>
		s16Ret = SOCK_ERR_NO_ERROR;
  40479e:	2000      	movs	r0, #0
  4047a0:	e7f3      	b.n	40478a <recv+0x7a>
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
  4047a2:	f06f 0005 	mvn.w	r0, #5
}
  4047a6:	4770      	bx	lr
  4047a8:	2040ca64 	.word	0x2040ca64
  4047ac:	0040237d 	.word	0x0040237d

004047b0 <close>:

Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
  4047b0:	b530      	push	{r4, r5, lr}
  4047b2:	b087      	sub	sp, #28
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
  4047b4:	1e04      	subs	r4, r0, #0
  4047b6:	db2f      	blt.n	404818 <close+0x68>
  4047b8:	4b1a      	ldr	r3, [pc, #104]	; (404824 <close+0x74>)
  4047ba:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  4047be:	7a9b      	ldrb	r3, [r3, #10]
  4047c0:	b2db      	uxtb	r3, r3
  4047c2:	2b01      	cmp	r3, #1
  4047c4:	d12b      	bne.n	40481e <close+0x6e>
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
		tstrCloseCmd strclose;
		strclose.sock = sock; 
  4047c6:	f88d 4014 	strb.w	r4, [sp, #20]
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
  4047ca:	4b16      	ldr	r3, [pc, #88]	; (404824 <close+0x74>)
  4047cc:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  4047d0:	88da      	ldrh	r2, [r3, #6]
  4047d2:	f8ad 2016 	strh.w	r2, [sp, #22]
		
		gastrSockets[sock].bIsUsed = 0;
  4047d6:	2200      	movs	r2, #0
  4047d8:	729a      	strb	r2, [r3, #10]
		gastrSockets[sock].u16SessionID =0;
  4047da:	80da      	strh	r2, [r3, #6]
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
  4047dc:	7adb      	ldrb	r3, [r3, #11]
  4047de:	f003 0301 	and.w	r3, r3, #1
		{
			u8Cmd = SOCKET_CMD_SSL_CLOSE;
  4047e2:	4293      	cmp	r3, r2
		}
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strclose, sizeof(tstrCloseCmd), NULL,0, 0);
  4047e4:	9202      	str	r2, [sp, #8]
  4047e6:	9201      	str	r2, [sp, #4]
  4047e8:	9200      	str	r2, [sp, #0]
  4047ea:	f04f 0304 	mov.w	r3, #4
  4047ee:	aa05      	add	r2, sp, #20
  4047f0:	bf0c      	ite	eq
  4047f2:	2149      	moveq	r1, #73	; 0x49
  4047f4:	214e      	movne	r1, #78	; 0x4e
  4047f6:	2002      	movs	r0, #2
  4047f8:	4d0b      	ldr	r5, [pc, #44]	; (404828 <close+0x78>)
  4047fa:	47a8      	blx	r5
		if(s8Ret != SOCK_ERR_NO_ERROR)
  4047fc:	1e05      	subs	r5, r0, #0
		{
			s8Ret = SOCK_ERR_INVALID;
  4047fe:	bf18      	it	ne
  404800:	f06f 0508 	mvnne.w	r5, #8
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
  404804:	2210      	movs	r2, #16
  404806:	2100      	movs	r1, #0
  404808:	4806      	ldr	r0, [pc, #24]	; (404824 <close+0x74>)
  40480a:	eb00 1004 	add.w	r0, r0, r4, lsl #4
  40480e:	4b07      	ldr	r3, [pc, #28]	; (40482c <close+0x7c>)
  404810:	4798      	blx	r3
	}
	return s8Ret;
}
  404812:	4628      	mov	r0, r5
  404814:	b007      	add	sp, #28
  404816:	bd30      	pop	{r4, r5, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
  404818:	f06f 0505 	mvn.w	r5, #5
  40481c:	e7f9      	b.n	404812 <close+0x62>
  40481e:	f06f 0505 	mvn.w	r5, #5
  404822:	e7f6      	b.n	404812 <close+0x62>
  404824:	2040ca64 	.word	0x2040ca64
  404828:	0040237d 	.word	0x0040237d
  40482c:	00402219 	.word	0x00402219

00404830 <spi_flash_enable>:
/**
 *	@fn		spi_flash_enable
 *	@brief	Enable spi flash operations
 */
sint8 spi_flash_enable(uint8 enable)
{
  404830:	b570      	push	{r4, r5, r6, lr}
  404832:	b082      	sub	sp, #8
  404834:	4605      	mov	r5, r0
	sint8 s8Ret = M2M_SUCCESS;
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
  404836:	4b2b      	ldr	r3, [pc, #172]	; (4048e4 <spi_flash_enable+0xb4>)
  404838:	4798      	blx	r3
  40483a:	f3c0 000b 	ubfx	r0, r0, #0, #12
  40483e:	f5b0 7f68 	cmp.w	r0, #928	; 0x3a0
  404842:	d203      	bcs.n	40484c <spi_flash_enable+0x1c>
	sint8 s8Ret = M2M_SUCCESS;
  404844:	2400      	movs	r4, #0
		u32Val |= ((0x0010ul) << 12);
		nm_write_reg(0x1410, u32Val);
	}
ERR1:
	return s8Ret;
}
  404846:	4620      	mov	r0, r4
  404848:	b002      	add	sp, #8
  40484a:	bd70      	pop	{r4, r5, r6, pc}
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
  40484c:	a901      	add	r1, sp, #4
  40484e:	f241 4010 	movw	r0, #5136	; 0x1410
  404852:	4b25      	ldr	r3, [pc, #148]	; (4048e8 <spi_flash_enable+0xb8>)
  404854:	4798      	blx	r3
		if(s8Ret != M2M_SUCCESS) {
  404856:	4604      	mov	r4, r0
  404858:	2800      	cmp	r0, #0
  40485a:	d1f4      	bne.n	404846 <spi_flash_enable+0x16>
		u32Val &= ~((0x7777ul) << 12);
  40485c:	4b23      	ldr	r3, [pc, #140]	; (4048ec <spi_flash_enable+0xbc>)
  40485e:	9a01      	ldr	r2, [sp, #4]
  404860:	4013      	ands	r3, r2
		u32Val |= ((0x1111ul) << 12);
  404862:	4923      	ldr	r1, [pc, #140]	; (4048f0 <spi_flash_enable+0xc0>)
  404864:	4319      	orrs	r1, r3
  404866:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
  404868:	f241 4010 	movw	r0, #5136	; 0x1410
  40486c:	4b21      	ldr	r3, [pc, #132]	; (4048f4 <spi_flash_enable+0xc4>)
  40486e:	4798      	blx	r3
		if(enable) {
  404870:	b305      	cbz	r5, 4048b4 <spi_flash_enable+0x84>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
  404872:	2100      	movs	r1, #0
  404874:	4820      	ldr	r0, [pc, #128]	; (4048f8 <spi_flash_enable+0xc8>)
  404876:	4d1f      	ldr	r5, [pc, #124]	; (4048f4 <spi_flash_enable+0xc4>)
  404878:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
  40487a:	21ab      	movs	r1, #171	; 0xab
  40487c:	481f      	ldr	r0, [pc, #124]	; (4048fc <spi_flash_enable+0xcc>)
  40487e:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
  404880:	2101      	movs	r1, #1
  404882:	481f      	ldr	r0, [pc, #124]	; (404900 <spi_flash_enable+0xd0>)
  404884:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
  404886:	2100      	movs	r1, #0
  404888:	481e      	ldr	r0, [pc, #120]	; (404904 <spi_flash_enable+0xd4>)
  40488a:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
  40488c:	2181      	movs	r1, #129	; 0x81
  40488e:	481e      	ldr	r0, [pc, #120]	; (404908 <spi_flash_enable+0xd8>)
  404890:	47a8      	blx	r5
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
  404892:	4e1e      	ldr	r6, [pc, #120]	; (40490c <spi_flash_enable+0xdc>)
  404894:	4d1e      	ldr	r5, [pc, #120]	; (404910 <spi_flash_enable+0xe0>)
  404896:	4630      	mov	r0, r6
  404898:	47a8      	blx	r5
  40489a:	2801      	cmp	r0, #1
  40489c:	d1fb      	bne.n	404896 <spi_flash_enable+0x66>
		u32Val &= ~((0x7777ul) << 12);
  40489e:	4913      	ldr	r1, [pc, #76]	; (4048ec <spi_flash_enable+0xbc>)
  4048a0:	9b01      	ldr	r3, [sp, #4]
  4048a2:	4019      	ands	r1, r3
		u32Val |= ((0x0010ul) << 12);
  4048a4:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  4048a8:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
  4048aa:	f241 4010 	movw	r0, #5136	; 0x1410
  4048ae:	4b11      	ldr	r3, [pc, #68]	; (4048f4 <spi_flash_enable+0xc4>)
  4048b0:	4798      	blx	r3
  4048b2:	e7c8      	b.n	404846 <spi_flash_enable+0x16>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
  4048b4:	2100      	movs	r1, #0
  4048b6:	4810      	ldr	r0, [pc, #64]	; (4048f8 <spi_flash_enable+0xc8>)
  4048b8:	4d0e      	ldr	r5, [pc, #56]	; (4048f4 <spi_flash_enable+0xc4>)
  4048ba:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
  4048bc:	21b9      	movs	r1, #185	; 0xb9
  4048be:	480f      	ldr	r0, [pc, #60]	; (4048fc <spi_flash_enable+0xcc>)
  4048c0:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
  4048c2:	2101      	movs	r1, #1
  4048c4:	480e      	ldr	r0, [pc, #56]	; (404900 <spi_flash_enable+0xd0>)
  4048c6:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
  4048c8:	2100      	movs	r1, #0
  4048ca:	480e      	ldr	r0, [pc, #56]	; (404904 <spi_flash_enable+0xd4>)
  4048cc:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
  4048ce:	2181      	movs	r1, #129	; 0x81
  4048d0:	480d      	ldr	r0, [pc, #52]	; (404908 <spi_flash_enable+0xd8>)
  4048d2:	47a8      	blx	r5
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
  4048d4:	4e0d      	ldr	r6, [pc, #52]	; (40490c <spi_flash_enable+0xdc>)
  4048d6:	4d0e      	ldr	r5, [pc, #56]	; (404910 <spi_flash_enable+0xe0>)
  4048d8:	4630      	mov	r0, r6
  4048da:	47a8      	blx	r5
  4048dc:	2801      	cmp	r0, #1
  4048de:	d1fb      	bne.n	4048d8 <spi_flash_enable+0xa8>
  4048e0:	e7dd      	b.n	40489e <spi_flash_enable+0x6e>
  4048e2:	bf00      	nop
  4048e4:	00403245 	.word	0x00403245
  4048e8:	00403541 	.word	0x00403541
  4048ec:	f8888fff 	.word	0xf8888fff
  4048f0:	01111000 	.word	0x01111000
  4048f4:	0040354d 	.word	0x0040354d
  4048f8:	00010208 	.word	0x00010208
  4048fc:	0001020c 	.word	0x0001020c
  404900:	00010214 	.word	0x00010214
  404904:	0001021c 	.word	0x0001021c
  404908:	00010204 	.word	0x00010204
  40490c:	00010218 	.word	0x00010218
  404910:	00403535 	.word	0x00403535

00404914 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  404914:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  404916:	4810      	ldr	r0, [pc, #64]	; (404958 <sysclk_init+0x44>)
  404918:	4b10      	ldr	r3, [pc, #64]	; (40495c <sysclk_init+0x48>)
  40491a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40491c:	213e      	movs	r1, #62	; 0x3e
  40491e:	2000      	movs	r0, #0
  404920:	4b0f      	ldr	r3, [pc, #60]	; (404960 <sysclk_init+0x4c>)
  404922:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  404924:	4c0f      	ldr	r4, [pc, #60]	; (404964 <sysclk_init+0x50>)
  404926:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  404928:	2800      	cmp	r0, #0
  40492a:	d0fc      	beq.n	404926 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  40492c:	4b0e      	ldr	r3, [pc, #56]	; (404968 <sysclk_init+0x54>)
  40492e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  404930:	4a0e      	ldr	r2, [pc, #56]	; (40496c <sysclk_init+0x58>)
  404932:	4b0f      	ldr	r3, [pc, #60]	; (404970 <sysclk_init+0x5c>)
  404934:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  404936:	4c0f      	ldr	r4, [pc, #60]	; (404974 <sysclk_init+0x60>)
  404938:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40493a:	2800      	cmp	r0, #0
  40493c:	d0fc      	beq.n	404938 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  40493e:	2002      	movs	r0, #2
  404940:	4b0d      	ldr	r3, [pc, #52]	; (404978 <sysclk_init+0x64>)
  404942:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  404944:	2000      	movs	r0, #0
  404946:	4b0d      	ldr	r3, [pc, #52]	; (40497c <sysclk_init+0x68>)
  404948:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40494a:	4b0d      	ldr	r3, [pc, #52]	; (404980 <sysclk_init+0x6c>)
  40494c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40494e:	4802      	ldr	r0, [pc, #8]	; (404958 <sysclk_init+0x44>)
  404950:	4b02      	ldr	r3, [pc, #8]	; (40495c <sysclk_init+0x48>)
  404952:	4798      	blx	r3
  404954:	bd10      	pop	{r4, pc}
  404956:	bf00      	nop
  404958:	11e1a300 	.word	0x11e1a300
  40495c:	00405625 	.word	0x00405625
  404960:	004050ed 	.word	0x004050ed
  404964:	00405141 	.word	0x00405141
  404968:	00405151 	.word	0x00405151
  40496c:	20183f01 	.word	0x20183f01
  404970:	400e0600 	.word	0x400e0600
  404974:	00405161 	.word	0x00405161
  404978:	00405051 	.word	0x00405051
  40497c:	00405089 	.word	0x00405089
  404980:	00405519 	.word	0x00405519

00404984 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  404984:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  404988:	b980      	cbnz	r0, 4049ac <_read+0x28>
  40498a:	460c      	mov	r4, r1
  40498c:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  40498e:	2a00      	cmp	r2, #0
  404990:	dd0f      	ble.n	4049b2 <_read+0x2e>
  404992:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  404994:	4e08      	ldr	r6, [pc, #32]	; (4049b8 <_read+0x34>)
  404996:	4d09      	ldr	r5, [pc, #36]	; (4049bc <_read+0x38>)
  404998:	6830      	ldr	r0, [r6, #0]
  40499a:	4621      	mov	r1, r4
  40499c:	682b      	ldr	r3, [r5, #0]
  40499e:	4798      	blx	r3
		ptr++;
  4049a0:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  4049a2:	42bc      	cmp	r4, r7
  4049a4:	d1f8      	bne.n	404998 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  4049a6:	4640      	mov	r0, r8
  4049a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4049ac:	f04f 38ff 	mov.w	r8, #4294967295
  4049b0:	e7f9      	b.n	4049a6 <_read+0x22>
	for (; len > 0; --len) {
  4049b2:	4680      	mov	r8, r0
  4049b4:	e7f7      	b.n	4049a6 <_read+0x22>
  4049b6:	bf00      	nop
  4049b8:	2040cb28 	.word	0x2040cb28
  4049bc:	2040cb20 	.word	0x2040cb20

004049c0 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4049c0:	3801      	subs	r0, #1
  4049c2:	2802      	cmp	r0, #2
  4049c4:	d815      	bhi.n	4049f2 <_write+0x32>
{
  4049c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4049ca:	460e      	mov	r6, r1
  4049cc:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  4049ce:	b19a      	cbz	r2, 4049f8 <_write+0x38>
  4049d0:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4049d2:	f8df 8038 	ldr.w	r8, [pc, #56]	; 404a0c <_write+0x4c>
  4049d6:	4f0c      	ldr	r7, [pc, #48]	; (404a08 <_write+0x48>)
  4049d8:	f8d8 0000 	ldr.w	r0, [r8]
  4049dc:	f815 1b01 	ldrb.w	r1, [r5], #1
  4049e0:	683b      	ldr	r3, [r7, #0]
  4049e2:	4798      	blx	r3
  4049e4:	2800      	cmp	r0, #0
  4049e6:	db0a      	blt.n	4049fe <_write+0x3e>
  4049e8:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4049ea:	3c01      	subs	r4, #1
  4049ec:	d1f4      	bne.n	4049d8 <_write+0x18>
  4049ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4049f2:	f04f 30ff 	mov.w	r0, #4294967295
  4049f6:	4770      	bx	lr
	for (; len != 0; --len) {
  4049f8:	4610      	mov	r0, r2
  4049fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4049fe:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  404a02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404a06:	bf00      	nop
  404a08:	2040cb24 	.word	0x2040cb24
  404a0c:	2040cb28 	.word	0x2040cb28

00404a10 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  404a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  404a12:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  404a16:	4b5c      	ldr	r3, [pc, #368]	; (404b88 <board_init+0x178>)
  404a18:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb");
  404a1a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  404a1e:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  404a22:	4b5a      	ldr	r3, [pc, #360]	; (404b8c <board_init+0x17c>)
  404a24:	2200      	movs	r2, #0
  404a26:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  404a2a:	695a      	ldr	r2, [r3, #20]
  404a2c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  404a30:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  404a32:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  404a36:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  404a3a:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  404a3e:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  404a42:	f007 0007 	and.w	r0, r7, #7
  404a46:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  404a48:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  404a4c:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  404a50:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  404a54:	f3bf 8f4f 	dsb	sy
  404a58:	f04f 34ff 	mov.w	r4, #4294967295
  404a5c:	fa04 fc00 	lsl.w	ip, r4, r0
  404a60:	fa06 f000 	lsl.w	r0, r6, r0
  404a64:	fa04 f40e 	lsl.w	r4, r4, lr
  404a68:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  404a6c:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  404a6e:	463a      	mov	r2, r7
  404a70:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  404a72:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  404a76:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  404a7a:	3a01      	subs	r2, #1
  404a7c:	4423      	add	r3, r4
  404a7e:	f1b2 3fff 	cmp.w	r2, #4294967295
  404a82:	d1f6      	bne.n	404a72 <board_init+0x62>
        } while(sets--);
  404a84:	3e01      	subs	r6, #1
  404a86:	4460      	add	r0, ip
  404a88:	f1b6 3fff 	cmp.w	r6, #4294967295
  404a8c:	d1ef      	bne.n	404a6e <board_init+0x5e>
  404a8e:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  404a92:	4b3e      	ldr	r3, [pc, #248]	; (404b8c <board_init+0x17c>)
  404a94:	695a      	ldr	r2, [r3, #20]
  404a96:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  404a9a:	615a      	str	r2, [r3, #20]
  404a9c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  404aa0:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  404aa4:	4a3a      	ldr	r2, [pc, #232]	; (404b90 <board_init+0x180>)
  404aa6:	493b      	ldr	r1, [pc, #236]	; (404b94 <board_init+0x184>)
  404aa8:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  404aaa:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  404aae:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  404ab0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  404ab4:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  404ab8:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  404abc:	f022 0201 	bic.w	r2, r2, #1
  404ac0:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  404ac4:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  404ac8:	f022 0201 	bic.w	r2, r2, #1
  404acc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  404ad0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  404ad4:	f3bf 8f6f 	isb	sy
  404ad8:	200a      	movs	r0, #10
  404ada:	4c2f      	ldr	r4, [pc, #188]	; (404b98 <board_init+0x188>)
  404adc:	47a0      	blx	r4
  404ade:	200b      	movs	r0, #11
  404ae0:	47a0      	blx	r4
  404ae2:	200c      	movs	r0, #12
  404ae4:	47a0      	blx	r4
  404ae6:	2010      	movs	r0, #16
  404ae8:	47a0      	blx	r4
  404aea:	2011      	movs	r0, #17
  404aec:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  404aee:	4b2b      	ldr	r3, [pc, #172]	; (404b9c <board_init+0x18c>)
  404af0:	f44f 7280 	mov.w	r2, #256	; 0x100
  404af4:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  404af6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  404afa:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  404afc:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  404b00:	f44f 6200 	mov.w	r2, #2048	; 0x800
  404b04:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  404b06:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  404b0a:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  404b0c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  404b10:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  404b12:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  404b14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  404b18:	6f19      	ldr	r1, [r3, #112]	; 0x70
  404b1a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  404b1e:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  404b20:	6f59      	ldr	r1, [r3, #116]	; 0x74
  404b22:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  404b26:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  404b28:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  404b2c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  404b30:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  404b34:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  404b38:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  404b3a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  404b3e:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  404b40:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  404b42:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  404b46:	6f19      	ldr	r1, [r3, #112]	; 0x70
  404b48:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  404b4c:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  404b4e:	6f59      	ldr	r1, [r3, #116]	; 0x74
  404b50:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  404b54:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  404b56:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  404b58:	4a11      	ldr	r2, [pc, #68]	; (404ba0 <board_init+0x190>)
  404b5a:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  404b5e:	f043 0310 	orr.w	r3, r3, #16
  404b62:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  404b66:	4b0f      	ldr	r3, [pc, #60]	; (404ba4 <board_init+0x194>)
  404b68:	2210      	movs	r2, #16
  404b6a:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  404b6c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  404b70:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  404b72:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  404b74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  404b78:	6f19      	ldr	r1, [r3, #112]	; 0x70
  404b7a:	4311      	orrs	r1, r2
  404b7c:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  404b7e:	6f59      	ldr	r1, [r3, #116]	; 0x74
  404b80:	4311      	orrs	r1, r2
  404b82:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  404b84:	605a      	str	r2, [r3, #4]
  404b86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404b88:	400e1850 	.word	0x400e1850
  404b8c:	e000ed00 	.word	0xe000ed00
  404b90:	400e0c00 	.word	0x400e0c00
  404b94:	5a00080c 	.word	0x5a00080c
  404b98:	00405171 	.word	0x00405171
  404b9c:	400e1200 	.word	0x400e1200
  404ba0:	40088000 	.word	0x40088000
  404ba4:	400e1000 	.word	0x400e1000

00404ba8 <pio_pull_up>:
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  404ba8:	b90a      	cbnz	r2, 404bae <pio_pull_up+0x6>
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  404baa:	6601      	str	r1, [r0, #96]	; 0x60
  404bac:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  404bae:	6641      	str	r1, [r0, #100]	; 0x64
  404bb0:	4770      	bx	lr

00404bb2 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  404bb2:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  404bb4:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  404bb8:	d03a      	beq.n	404c30 <pio_set_peripheral+0x7e>
  404bba:	d813      	bhi.n	404be4 <pio_set_peripheral+0x32>
  404bbc:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  404bc0:	d025      	beq.n	404c0e <pio_set_peripheral+0x5c>
  404bc2:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  404bc6:	d10a      	bne.n	404bde <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  404bc8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  404bca:	4313      	orrs	r3, r2
  404bcc:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  404bce:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  404bd0:	6f41      	ldr	r1, [r0, #116]	; 0x74
  404bd2:	400b      	ands	r3, r1
  404bd4:	ea23 0302 	bic.w	r3, r3, r2
  404bd8:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  404bda:	6042      	str	r2, [r0, #4]
  404bdc:	4770      	bx	lr
	switch (ul_type) {
  404bde:	2900      	cmp	r1, #0
  404be0:	d1fb      	bne.n	404bda <pio_set_peripheral+0x28>
  404be2:	4770      	bx	lr
  404be4:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  404be8:	d021      	beq.n	404c2e <pio_set_peripheral+0x7c>
  404bea:	d809      	bhi.n	404c00 <pio_set_peripheral+0x4e>
  404bec:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  404bf0:	d1f3      	bne.n	404bda <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  404bf2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  404bf4:	4313      	orrs	r3, r2
  404bf6:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  404bf8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  404bfa:	4313      	orrs	r3, r2
  404bfc:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  404bfe:	e7ec      	b.n	404bda <pio_set_peripheral+0x28>
	switch (ul_type) {
  404c00:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  404c04:	d013      	beq.n	404c2e <pio_set_peripheral+0x7c>
  404c06:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  404c0a:	d010      	beq.n	404c2e <pio_set_peripheral+0x7c>
  404c0c:	e7e5      	b.n	404bda <pio_set_peripheral+0x28>
{
  404c0e:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  404c10:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  404c12:	6f04      	ldr	r4, [r0, #112]	; 0x70
  404c14:	43d3      	mvns	r3, r2
  404c16:	4021      	ands	r1, r4
  404c18:	461c      	mov	r4, r3
  404c1a:	4019      	ands	r1, r3
  404c1c:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  404c1e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  404c20:	6f41      	ldr	r1, [r0, #116]	; 0x74
  404c22:	400b      	ands	r3, r1
  404c24:	4023      	ands	r3, r4
  404c26:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  404c28:	6042      	str	r2, [r0, #4]
}
  404c2a:	f85d 4b04 	ldr.w	r4, [sp], #4
  404c2e:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  404c30:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  404c32:	6f01      	ldr	r1, [r0, #112]	; 0x70
  404c34:	400b      	ands	r3, r1
  404c36:	ea23 0302 	bic.w	r3, r3, r2
  404c3a:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  404c3c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  404c3e:	4313      	orrs	r3, r2
  404c40:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  404c42:	e7ca      	b.n	404bda <pio_set_peripheral+0x28>

00404c44 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  404c44:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  404c46:	f012 0f01 	tst.w	r2, #1
  404c4a:	d10d      	bne.n	404c68 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  404c4c:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  404c4e:	f012 0f0a 	tst.w	r2, #10
  404c52:	d00b      	beq.n	404c6c <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  404c54:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  404c56:	f012 0f02 	tst.w	r2, #2
  404c5a:	d109      	bne.n	404c70 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  404c5c:	f012 0f08 	tst.w	r2, #8
  404c60:	d008      	beq.n	404c74 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  404c62:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  404c66:	e005      	b.n	404c74 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  404c68:	6641      	str	r1, [r0, #100]	; 0x64
  404c6a:	e7f0      	b.n	404c4e <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  404c6c:	6241      	str	r1, [r0, #36]	; 0x24
  404c6e:	e7f2      	b.n	404c56 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  404c70:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  404c74:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  404c76:	6001      	str	r1, [r0, #0]
  404c78:	4770      	bx	lr

00404c7a <pio_set_output>:
{
  404c7a:	b410      	push	{r4}
  404c7c:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  404c7e:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  404c80:	b94c      	cbnz	r4, 404c96 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  404c82:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  404c84:	b14b      	cbz	r3, 404c9a <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  404c86:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  404c88:	b94a      	cbnz	r2, 404c9e <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  404c8a:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  404c8c:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  404c8e:	6001      	str	r1, [r0, #0]
}
  404c90:	f85d 4b04 	ldr.w	r4, [sp], #4
  404c94:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  404c96:	6641      	str	r1, [r0, #100]	; 0x64
  404c98:	e7f4      	b.n	404c84 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  404c9a:	6541      	str	r1, [r0, #84]	; 0x54
  404c9c:	e7f4      	b.n	404c88 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  404c9e:	6301      	str	r1, [r0, #48]	; 0x30
  404ca0:	e7f4      	b.n	404c8c <pio_set_output+0x12>
	...

00404ca4 <pio_configure>:
{
  404ca4:	b570      	push	{r4, r5, r6, lr}
  404ca6:	b082      	sub	sp, #8
  404ca8:	4605      	mov	r5, r0
  404caa:	4616      	mov	r6, r2
  404cac:	461c      	mov	r4, r3
	switch (ul_type) {
  404cae:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  404cb2:	d014      	beq.n	404cde <pio_configure+0x3a>
  404cb4:	d90a      	bls.n	404ccc <pio_configure+0x28>
  404cb6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  404cba:	d024      	beq.n	404d06 <pio_configure+0x62>
  404cbc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  404cc0:	d021      	beq.n	404d06 <pio_configure+0x62>
  404cc2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  404cc6:	d017      	beq.n	404cf8 <pio_configure+0x54>
		return 0;
  404cc8:	2000      	movs	r0, #0
  404cca:	e01a      	b.n	404d02 <pio_configure+0x5e>
	switch (ul_type) {
  404ccc:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  404cd0:	d005      	beq.n	404cde <pio_configure+0x3a>
  404cd2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  404cd6:	d002      	beq.n	404cde <pio_configure+0x3a>
  404cd8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  404cdc:	d1f4      	bne.n	404cc8 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  404cde:	4632      	mov	r2, r6
  404ce0:	4628      	mov	r0, r5
  404ce2:	4b11      	ldr	r3, [pc, #68]	; (404d28 <pio_configure+0x84>)
  404ce4:	4798      	blx	r3
	if (ul_pull_up_enable) {
  404ce6:	f014 0f01 	tst.w	r4, #1
  404cea:	d102      	bne.n	404cf2 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  404cec:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  404cee:	2001      	movs	r0, #1
  404cf0:	e007      	b.n	404d02 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  404cf2:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  404cf4:	2001      	movs	r0, #1
  404cf6:	e004      	b.n	404d02 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  404cf8:	461a      	mov	r2, r3
  404cfa:	4631      	mov	r1, r6
  404cfc:	4b0b      	ldr	r3, [pc, #44]	; (404d2c <pio_configure+0x88>)
  404cfe:	4798      	blx	r3
	return 1;
  404d00:	2001      	movs	r0, #1
}
  404d02:	b002      	add	sp, #8
  404d04:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  404d06:	f004 0301 	and.w	r3, r4, #1
  404d0a:	9300      	str	r3, [sp, #0]
  404d0c:	f3c4 0380 	ubfx	r3, r4, #2, #1
  404d10:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  404d14:	bf14      	ite	ne
  404d16:	2200      	movne	r2, #0
  404d18:	2201      	moveq	r2, #1
  404d1a:	4631      	mov	r1, r6
  404d1c:	4628      	mov	r0, r5
  404d1e:	4c04      	ldr	r4, [pc, #16]	; (404d30 <pio_configure+0x8c>)
  404d20:	47a0      	blx	r4
	return 1;
  404d22:	2001      	movs	r0, #1
		break;
  404d24:	e7ed      	b.n	404d02 <pio_configure+0x5e>
  404d26:	bf00      	nop
  404d28:	00404bb3 	.word	0x00404bb3
  404d2c:	00404c45 	.word	0x00404c45
  404d30:	00404c7b 	.word	0x00404c7b

00404d34 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  404d34:	f012 0f10 	tst.w	r2, #16
  404d38:	d012      	beq.n	404d60 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  404d3a:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  404d3e:	f012 0f20 	tst.w	r2, #32
  404d42:	d007      	beq.n	404d54 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  404d44:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  404d48:	f012 0f40 	tst.w	r2, #64	; 0x40
  404d4c:	d005      	beq.n	404d5a <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  404d4e:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  404d52:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  404d54:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  404d58:	e7f6      	b.n	404d48 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  404d5a:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  404d5e:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  404d60:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  404d64:	4770      	bx	lr

00404d66 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  404d66:	6401      	str	r1, [r0, #64]	; 0x40
  404d68:	4770      	bx	lr

00404d6a <pio_disable_interrupt>:
	p_pio->PIO_IDR = ul_mask;
  404d6a:	6441      	str	r1, [r0, #68]	; 0x44
  404d6c:	4770      	bx	lr

00404d6e <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  404d6e:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  404d70:	4770      	bx	lr

00404d72 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  404d72:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  404d74:	4770      	bx	lr
	...

00404d78 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  404d78:	b570      	push	{r4, r5, r6, lr}
  404d7a:	b082      	sub	sp, #8
  404d7c:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  404d7e:	4c46      	ldr	r4, [pc, #280]	; (404e98 <pio_configure_pin+0x120>)
  404d80:	eb04 1450 	add.w	r4, r4, r0, lsr #5
  404d84:	0264      	lsls	r4, r4, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  404d86:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  404d8a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  404d8e:	d059      	beq.n	404e44 <pio_configure_pin+0xcc>
  404d90:	d80a      	bhi.n	404da8 <pio_configure_pin+0x30>
  404d92:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  404d96:	d02f      	beq.n	404df8 <pio_configure_pin+0x80>
  404d98:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  404d9c:	d03f      	beq.n	404e1e <pio_configure_pin+0xa6>
  404d9e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  404da2:	d016      	beq.n	404dd2 <pio_configure_pin+0x5a>
		return 0;
  404da4:	2000      	movs	r0, #0
  404da6:	e012      	b.n	404dce <pio_configure_pin+0x56>
	switch (ul_flags & PIO_TYPE_Msk) {
  404da8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  404dac:	d05d      	beq.n	404e6a <pio_configure_pin+0xf2>
  404dae:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  404db2:	d05a      	beq.n	404e6a <pio_configure_pin+0xf2>
  404db4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  404db8:	d1f4      	bne.n	404da4 <pio_configure_pin+0x2c>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  404dba:	f000 011f 	and.w	r1, r0, #31
  404dbe:	2601      	movs	r6, #1
  404dc0:	462a      	mov	r2, r5
  404dc2:	fa06 f101 	lsl.w	r1, r6, r1
  404dc6:	4620      	mov	r0, r4
  404dc8:	4b34      	ldr	r3, [pc, #208]	; (404e9c <pio_configure_pin+0x124>)
  404dca:	4798      	blx	r3
	return 1;
  404dcc:	4630      	mov	r0, r6
}
  404dce:	b002      	add	sp, #8
  404dd0:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  404dd2:	f000 001f 	and.w	r0, r0, #31
  404dd6:	2601      	movs	r6, #1
  404dd8:	4086      	lsls	r6, r0
  404dda:	4632      	mov	r2, r6
  404ddc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  404de0:	4620      	mov	r0, r4
  404de2:	4b2f      	ldr	r3, [pc, #188]	; (404ea0 <pio_configure_pin+0x128>)
  404de4:	4798      	blx	r3
	if (ul_pull_up_enable) {
  404de6:	f015 0f01 	tst.w	r5, #1
  404dea:	d102      	bne.n	404df2 <pio_configure_pin+0x7a>
		p_pio->PIO_PUDR = ul_mask;
  404dec:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  404dee:	2001      	movs	r0, #1
  404df0:	e7ed      	b.n	404dce <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  404df2:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  404df4:	2001      	movs	r0, #1
  404df6:	e7ea      	b.n	404dce <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  404df8:	f000 001f 	and.w	r0, r0, #31
  404dfc:	2601      	movs	r6, #1
  404dfe:	4086      	lsls	r6, r0
  404e00:	4632      	mov	r2, r6
  404e02:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  404e06:	4620      	mov	r0, r4
  404e08:	4b25      	ldr	r3, [pc, #148]	; (404ea0 <pio_configure_pin+0x128>)
  404e0a:	4798      	blx	r3
	if (ul_pull_up_enable) {
  404e0c:	f015 0f01 	tst.w	r5, #1
  404e10:	d102      	bne.n	404e18 <pio_configure_pin+0xa0>
		p_pio->PIO_PUDR = ul_mask;
  404e12:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  404e14:	2001      	movs	r0, #1
  404e16:	e7da      	b.n	404dce <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  404e18:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  404e1a:	2001      	movs	r0, #1
  404e1c:	e7d7      	b.n	404dce <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  404e1e:	f000 001f 	and.w	r0, r0, #31
  404e22:	2601      	movs	r6, #1
  404e24:	4086      	lsls	r6, r0
  404e26:	4632      	mov	r2, r6
  404e28:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  404e2c:	4620      	mov	r0, r4
  404e2e:	4b1c      	ldr	r3, [pc, #112]	; (404ea0 <pio_configure_pin+0x128>)
  404e30:	4798      	blx	r3
	if (ul_pull_up_enable) {
  404e32:	f015 0f01 	tst.w	r5, #1
  404e36:	d102      	bne.n	404e3e <pio_configure_pin+0xc6>
		p_pio->PIO_PUDR = ul_mask;
  404e38:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  404e3a:	2001      	movs	r0, #1
  404e3c:	e7c7      	b.n	404dce <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  404e3e:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  404e40:	2001      	movs	r0, #1
  404e42:	e7c4      	b.n	404dce <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  404e44:	f000 001f 	and.w	r0, r0, #31
  404e48:	2601      	movs	r6, #1
  404e4a:	4086      	lsls	r6, r0
  404e4c:	4632      	mov	r2, r6
  404e4e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  404e52:	4620      	mov	r0, r4
  404e54:	4b12      	ldr	r3, [pc, #72]	; (404ea0 <pio_configure_pin+0x128>)
  404e56:	4798      	blx	r3
	if (ul_pull_up_enable) {
  404e58:	f015 0f01 	tst.w	r5, #1
  404e5c:	d102      	bne.n	404e64 <pio_configure_pin+0xec>
		p_pio->PIO_PUDR = ul_mask;
  404e5e:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  404e60:	2001      	movs	r0, #1
  404e62:	e7b4      	b.n	404dce <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  404e64:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  404e66:	2001      	movs	r0, #1
  404e68:	e7b1      	b.n	404dce <pio_configure_pin+0x56>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  404e6a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  404e6e:	f000 011f 	and.w	r1, r0, #31
  404e72:	2601      	movs	r6, #1
  404e74:	ea05 0306 	and.w	r3, r5, r6
  404e78:	9300      	str	r3, [sp, #0]
  404e7a:	f3c5 0380 	ubfx	r3, r5, #2, #1
  404e7e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  404e82:	bf14      	ite	ne
  404e84:	2200      	movne	r2, #0
  404e86:	2201      	moveq	r2, #1
  404e88:	fa06 f101 	lsl.w	r1, r6, r1
  404e8c:	4620      	mov	r0, r4
  404e8e:	4c05      	ldr	r4, [pc, #20]	; (404ea4 <pio_configure_pin+0x12c>)
  404e90:	47a0      	blx	r4
	return 1;
  404e92:	4630      	mov	r0, r6
		break;
  404e94:	e79b      	b.n	404dce <pio_configure_pin+0x56>
  404e96:	bf00      	nop
  404e98:	00200707 	.word	0x00200707
  404e9c:	00404c45 	.word	0x00404c45
  404ea0:	00404bb3 	.word	0x00404bb3
  404ea4:	00404c7b 	.word	0x00404c7b

00404ea8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  404ea8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404eac:	4604      	mov	r4, r0
  404eae:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  404eb0:	4b0e      	ldr	r3, [pc, #56]	; (404eec <pio_handler_process+0x44>)
  404eb2:	4798      	blx	r3
  404eb4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  404eb6:	4620      	mov	r0, r4
  404eb8:	4b0d      	ldr	r3, [pc, #52]	; (404ef0 <pio_handler_process+0x48>)
  404eba:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  404ebc:	4005      	ands	r5, r0
  404ebe:	d013      	beq.n	404ee8 <pio_handler_process+0x40>
  404ec0:	4c0c      	ldr	r4, [pc, #48]	; (404ef4 <pio_handler_process+0x4c>)
  404ec2:	f104 0660 	add.w	r6, r4, #96	; 0x60
  404ec6:	e003      	b.n	404ed0 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  404ec8:	42b4      	cmp	r4, r6
  404eca:	d00d      	beq.n	404ee8 <pio_handler_process+0x40>
  404ecc:	3410      	adds	r4, #16
		while (status != 0) {
  404ece:	b15d      	cbz	r5, 404ee8 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  404ed0:	6820      	ldr	r0, [r4, #0]
  404ed2:	4540      	cmp	r0, r8
  404ed4:	d1f8      	bne.n	404ec8 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  404ed6:	6861      	ldr	r1, [r4, #4]
  404ed8:	4229      	tst	r1, r5
  404eda:	d0f5      	beq.n	404ec8 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  404edc:	68e3      	ldr	r3, [r4, #12]
  404ede:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  404ee0:	6863      	ldr	r3, [r4, #4]
  404ee2:	ea25 0503 	bic.w	r5, r5, r3
  404ee6:	e7ef      	b.n	404ec8 <pio_handler_process+0x20>
  404ee8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404eec:	00404d6f 	.word	0x00404d6f
  404ef0:	00404d73 	.word	0x00404d73
  404ef4:	2040c35c 	.word	0x2040c35c

00404ef8 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  404ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  404efa:	4c18      	ldr	r4, [pc, #96]	; (404f5c <pio_handler_set+0x64>)
  404efc:	6826      	ldr	r6, [r4, #0]
  404efe:	2e06      	cmp	r6, #6
  404f00:	d82a      	bhi.n	404f58 <pio_handler_set+0x60>
  404f02:	f04f 0c00 	mov.w	ip, #0
  404f06:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  404f08:	4f15      	ldr	r7, [pc, #84]	; (404f60 <pio_handler_set+0x68>)
  404f0a:	e004      	b.n	404f16 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  404f0c:	3401      	adds	r4, #1
  404f0e:	b2e4      	uxtb	r4, r4
  404f10:	46a4      	mov	ip, r4
  404f12:	42a6      	cmp	r6, r4
  404f14:	d309      	bcc.n	404f2a <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  404f16:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  404f18:	0125      	lsls	r5, r4, #4
  404f1a:	597d      	ldr	r5, [r7, r5]
  404f1c:	428d      	cmp	r5, r1
  404f1e:	d1f5      	bne.n	404f0c <pio_handler_set+0x14>
  404f20:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  404f24:	686d      	ldr	r5, [r5, #4]
  404f26:	4295      	cmp	r5, r2
  404f28:	d1f0      	bne.n	404f0c <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  404f2a:	4d0d      	ldr	r5, [pc, #52]	; (404f60 <pio_handler_set+0x68>)
  404f2c:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  404f30:	eb05 040e 	add.w	r4, r5, lr
  404f34:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  404f38:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  404f3a:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  404f3c:	9906      	ldr	r1, [sp, #24]
  404f3e:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  404f40:	3601      	adds	r6, #1
  404f42:	4566      	cmp	r6, ip
  404f44:	d005      	beq.n	404f52 <pio_handler_set+0x5a>
  404f46:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  404f48:	461a      	mov	r2, r3
  404f4a:	4b06      	ldr	r3, [pc, #24]	; (404f64 <pio_handler_set+0x6c>)
  404f4c:	4798      	blx	r3

	return 0;
  404f4e:	2000      	movs	r0, #0
  404f50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  404f52:	4902      	ldr	r1, [pc, #8]	; (404f5c <pio_handler_set+0x64>)
  404f54:	600e      	str	r6, [r1, #0]
  404f56:	e7f6      	b.n	404f46 <pio_handler_set+0x4e>
		return 1;
  404f58:	2001      	movs	r0, #1
}
  404f5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404f5c:	2040c3cc 	.word	0x2040c3cc
  404f60:	2040c35c 	.word	0x2040c35c
  404f64:	00404d35 	.word	0x00404d35

00404f68 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  404f68:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  404f6a:	210a      	movs	r1, #10
  404f6c:	4801      	ldr	r0, [pc, #4]	; (404f74 <PIOA_Handler+0xc>)
  404f6e:	4b02      	ldr	r3, [pc, #8]	; (404f78 <PIOA_Handler+0x10>)
  404f70:	4798      	blx	r3
  404f72:	bd08      	pop	{r3, pc}
  404f74:	400e0e00 	.word	0x400e0e00
  404f78:	00404ea9 	.word	0x00404ea9

00404f7c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  404f7c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  404f7e:	210b      	movs	r1, #11
  404f80:	4801      	ldr	r0, [pc, #4]	; (404f88 <PIOB_Handler+0xc>)
  404f82:	4b02      	ldr	r3, [pc, #8]	; (404f8c <PIOB_Handler+0x10>)
  404f84:	4798      	blx	r3
  404f86:	bd08      	pop	{r3, pc}
  404f88:	400e1000 	.word	0x400e1000
  404f8c:	00404ea9 	.word	0x00404ea9

00404f90 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  404f90:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  404f92:	210c      	movs	r1, #12
  404f94:	4801      	ldr	r0, [pc, #4]	; (404f9c <PIOC_Handler+0xc>)
  404f96:	4b02      	ldr	r3, [pc, #8]	; (404fa0 <PIOC_Handler+0x10>)
  404f98:	4798      	blx	r3
  404f9a:	bd08      	pop	{r3, pc}
  404f9c:	400e1200 	.word	0x400e1200
  404fa0:	00404ea9 	.word	0x00404ea9

00404fa4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  404fa4:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  404fa6:	2110      	movs	r1, #16
  404fa8:	4801      	ldr	r0, [pc, #4]	; (404fb0 <PIOD_Handler+0xc>)
  404faa:	4b02      	ldr	r3, [pc, #8]	; (404fb4 <PIOD_Handler+0x10>)
  404fac:	4798      	blx	r3
  404fae:	bd08      	pop	{r3, pc}
  404fb0:	400e1400 	.word	0x400e1400
  404fb4:	00404ea9 	.word	0x00404ea9

00404fb8 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  404fb8:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  404fba:	2111      	movs	r1, #17
  404fbc:	4801      	ldr	r0, [pc, #4]	; (404fc4 <PIOE_Handler+0xc>)
  404fbe:	4b02      	ldr	r3, [pc, #8]	; (404fc8 <PIOE_Handler+0x10>)
  404fc0:	4798      	blx	r3
  404fc2:	bd08      	pop	{r3, pc}
  404fc4:	400e1600 	.word	0x400e1600
  404fc8:	00404ea9 	.word	0x00404ea9

00404fcc <pio_handler_set_priority>:
 * \param p_pio PIO controller base address.
 * \param ul_irqn NVIC line number.
 * \param ul_priority PIO controller interrupts priority.
 */
void pio_handler_set_priority(Pio *p_pio, IRQn_Type ul_irqn, uint32_t ul_priority)
{
  404fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404fce:	4606      	mov	r6, r0
  404fd0:	460d      	mov	r5, r1
  404fd2:	4614      	mov	r4, r2
	uint32_t bitmask = 0;

	bitmask = pio_get_interrupt_mask(p_pio);
  404fd4:	4b17      	ldr	r3, [pc, #92]	; (405034 <pio_handler_set_priority+0x68>)
  404fd6:	4798      	blx	r3
  404fd8:	4607      	mov	r7, r0
	pio_disable_interrupt(p_pio, 0xFFFFFFFF);
  404fda:	f04f 31ff 	mov.w	r1, #4294967295
  404fde:	4630      	mov	r0, r6
  404fe0:	4b15      	ldr	r3, [pc, #84]	; (405038 <pio_handler_set_priority+0x6c>)
  404fe2:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  404fe4:	4630      	mov	r0, r6
  404fe6:	4b15      	ldr	r3, [pc, #84]	; (40503c <pio_handler_set_priority+0x70>)
  404fe8:	4798      	blx	r3
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  404fea:	fa5f fe85 	uxtb.w	lr, r5
  404fee:	f00e 031f 	and.w	r3, lr, #31
  404ff2:	2201      	movs	r2, #1
  404ff4:	fa02 f303 	lsl.w	r3, r2, r3
  404ff8:	0968      	lsrs	r0, r5, #5
  404ffa:	4911      	ldr	r1, [pc, #68]	; (405040 <pio_handler_set_priority+0x74>)
  404ffc:	eb01 0280 	add.w	r2, r1, r0, lsl #2
  405000:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  405004:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
  if(IRQn < 0) {
  405008:	2d00      	cmp	r5, #0
  40500a:	db0a      	blt.n	405022 <pio_handler_set_priority+0x56>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40500c:	0164      	lsls	r4, r4, #5
  40500e:	b2e4      	uxtb	r4, r4
  405010:	4a0c      	ldr	r2, [pc, #48]	; (405044 <pio_handler_set_priority+0x78>)
  405012:	5554      	strb	r4, [r2, r5]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  405014:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
	NVIC_DisableIRQ(ul_irqn);
	NVIC_ClearPendingIRQ(ul_irqn);
	NVIC_SetPriority(ul_irqn, ul_priority);
	NVIC_EnableIRQ(ul_irqn);
	pio_enable_interrupt(p_pio, bitmask);
  405018:	4639      	mov	r1, r7
  40501a:	4630      	mov	r0, r6
  40501c:	4b0a      	ldr	r3, [pc, #40]	; (405048 <pio_handler_set_priority+0x7c>)
  40501e:	4798      	blx	r3
  405020:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  405022:	f00e 0e0f 	and.w	lr, lr, #15
  405026:	0164      	lsls	r4, r4, #5
  405028:	b2e4      	uxtb	r4, r4
  40502a:	4a08      	ldr	r2, [pc, #32]	; (40504c <pio_handler_set_priority+0x80>)
  40502c:	f802 400e 	strb.w	r4, [r2, lr]
  405030:	e7f0      	b.n	405014 <pio_handler_set_priority+0x48>
  405032:	bf00      	nop
  405034:	00404d73 	.word	0x00404d73
  405038:	00404d6b 	.word	0x00404d6b
  40503c:	00404d6f 	.word	0x00404d6f
  405040:	e000e100 	.word	0xe000e100
  405044:	e000e400 	.word	0xe000e400
  405048:	00404d67 	.word	0x00404d67
  40504c:	e000ed14 	.word	0xe000ed14

00405050 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  405050:	2803      	cmp	r0, #3
  405052:	d011      	beq.n	405078 <pmc_mck_set_division+0x28>
  405054:	2804      	cmp	r0, #4
  405056:	d012      	beq.n	40507e <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  405058:	2802      	cmp	r0, #2
  40505a:	bf0c      	ite	eq
  40505c:	f44f 7180 	moveq.w	r1, #256	; 0x100
  405060:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  405062:	4a08      	ldr	r2, [pc, #32]	; (405084 <pmc_mck_set_division+0x34>)
  405064:	6b13      	ldr	r3, [r2, #48]	; 0x30
  405066:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40506a:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  40506c:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40506e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  405070:	f013 0f08 	tst.w	r3, #8
  405074:	d0fb      	beq.n	40506e <pmc_mck_set_division+0x1e>
}
  405076:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  405078:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  40507c:	e7f1      	b.n	405062 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40507e:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  405082:	e7ee      	b.n	405062 <pmc_mck_set_division+0x12>
  405084:	400e0600 	.word	0x400e0600

00405088 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  405088:	4a17      	ldr	r2, [pc, #92]	; (4050e8 <pmc_switch_mck_to_pllack+0x60>)
  40508a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40508c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  405090:	4318      	orrs	r0, r3
  405092:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  405094:	6e93      	ldr	r3, [r2, #104]	; 0x68
  405096:	f013 0f08 	tst.w	r3, #8
  40509a:	d10a      	bne.n	4050b2 <pmc_switch_mck_to_pllack+0x2a>
  40509c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4050a0:	4911      	ldr	r1, [pc, #68]	; (4050e8 <pmc_switch_mck_to_pllack+0x60>)
  4050a2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4050a4:	f012 0f08 	tst.w	r2, #8
  4050a8:	d103      	bne.n	4050b2 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4050aa:	3b01      	subs	r3, #1
  4050ac:	d1f9      	bne.n	4050a2 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4050ae:	2001      	movs	r0, #1
  4050b0:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4050b2:	4a0d      	ldr	r2, [pc, #52]	; (4050e8 <pmc_switch_mck_to_pllack+0x60>)
  4050b4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4050b6:	f023 0303 	bic.w	r3, r3, #3
  4050ba:	f043 0302 	orr.w	r3, r3, #2
  4050be:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4050c0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4050c2:	f013 0f08 	tst.w	r3, #8
  4050c6:	d10a      	bne.n	4050de <pmc_switch_mck_to_pllack+0x56>
  4050c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4050cc:	4906      	ldr	r1, [pc, #24]	; (4050e8 <pmc_switch_mck_to_pllack+0x60>)
  4050ce:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4050d0:	f012 0f08 	tst.w	r2, #8
  4050d4:	d105      	bne.n	4050e2 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4050d6:	3b01      	subs	r3, #1
  4050d8:	d1f9      	bne.n	4050ce <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4050da:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4050dc:	4770      	bx	lr
	return 0;
  4050de:	2000      	movs	r0, #0
  4050e0:	4770      	bx	lr
  4050e2:	2000      	movs	r0, #0
  4050e4:	4770      	bx	lr
  4050e6:	bf00      	nop
  4050e8:	400e0600 	.word	0x400e0600

004050ec <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4050ec:	b9a0      	cbnz	r0, 405118 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4050ee:	480e      	ldr	r0, [pc, #56]	; (405128 <pmc_switch_mainck_to_xtal+0x3c>)
  4050f0:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4050f2:	0209      	lsls	r1, r1, #8
  4050f4:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4050f6:	4a0d      	ldr	r2, [pc, #52]	; (40512c <pmc_switch_mainck_to_xtal+0x40>)
  4050f8:	401a      	ands	r2, r3
  4050fa:	4b0d      	ldr	r3, [pc, #52]	; (405130 <pmc_switch_mainck_to_xtal+0x44>)
  4050fc:	4313      	orrs	r3, r2
  4050fe:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  405100:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  405102:	4602      	mov	r2, r0
  405104:	6e93      	ldr	r3, [r2, #104]	; 0x68
  405106:	f013 0f01 	tst.w	r3, #1
  40510a:	d0fb      	beq.n	405104 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40510c:	4a06      	ldr	r2, [pc, #24]	; (405128 <pmc_switch_mainck_to_xtal+0x3c>)
  40510e:	6a11      	ldr	r1, [r2, #32]
  405110:	4b08      	ldr	r3, [pc, #32]	; (405134 <pmc_switch_mainck_to_xtal+0x48>)
  405112:	430b      	orrs	r3, r1
  405114:	6213      	str	r3, [r2, #32]
  405116:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  405118:	4903      	ldr	r1, [pc, #12]	; (405128 <pmc_switch_mainck_to_xtal+0x3c>)
  40511a:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40511c:	4a06      	ldr	r2, [pc, #24]	; (405138 <pmc_switch_mainck_to_xtal+0x4c>)
  40511e:	401a      	ands	r2, r3
  405120:	4b06      	ldr	r3, [pc, #24]	; (40513c <pmc_switch_mainck_to_xtal+0x50>)
  405122:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  405124:	620b      	str	r3, [r1, #32]
  405126:	4770      	bx	lr
  405128:	400e0600 	.word	0x400e0600
  40512c:	ffc8fffc 	.word	0xffc8fffc
  405130:	00370001 	.word	0x00370001
  405134:	01370000 	.word	0x01370000
  405138:	fec8fffc 	.word	0xfec8fffc
  40513c:	01370002 	.word	0x01370002

00405140 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  405140:	4b02      	ldr	r3, [pc, #8]	; (40514c <pmc_osc_is_ready_mainck+0xc>)
  405142:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  405144:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  405148:	4770      	bx	lr
  40514a:	bf00      	nop
  40514c:	400e0600 	.word	0x400e0600

00405150 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  405150:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  405154:	4b01      	ldr	r3, [pc, #4]	; (40515c <pmc_disable_pllack+0xc>)
  405156:	629a      	str	r2, [r3, #40]	; 0x28
  405158:	4770      	bx	lr
  40515a:	bf00      	nop
  40515c:	400e0600 	.word	0x400e0600

00405160 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  405160:	4b02      	ldr	r3, [pc, #8]	; (40516c <pmc_is_locked_pllack+0xc>)
  405162:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  405164:	f000 0002 	and.w	r0, r0, #2
  405168:	4770      	bx	lr
  40516a:	bf00      	nop
  40516c:	400e0600 	.word	0x400e0600

00405170 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  405170:	283f      	cmp	r0, #63	; 0x3f
  405172:	d81e      	bhi.n	4051b2 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  405174:	281f      	cmp	r0, #31
  405176:	d80c      	bhi.n	405192 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  405178:	4b11      	ldr	r3, [pc, #68]	; (4051c0 <pmc_enable_periph_clk+0x50>)
  40517a:	699a      	ldr	r2, [r3, #24]
  40517c:	2301      	movs	r3, #1
  40517e:	4083      	lsls	r3, r0
  405180:	4393      	bics	r3, r2
  405182:	d018      	beq.n	4051b6 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  405184:	2301      	movs	r3, #1
  405186:	fa03 f000 	lsl.w	r0, r3, r0
  40518a:	4b0d      	ldr	r3, [pc, #52]	; (4051c0 <pmc_enable_periph_clk+0x50>)
  40518c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40518e:	2000      	movs	r0, #0
  405190:	4770      	bx	lr
		ul_id -= 32;
  405192:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  405194:	4b0a      	ldr	r3, [pc, #40]	; (4051c0 <pmc_enable_periph_clk+0x50>)
  405196:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40519a:	2301      	movs	r3, #1
  40519c:	4083      	lsls	r3, r0
  40519e:	4393      	bics	r3, r2
  4051a0:	d00b      	beq.n	4051ba <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4051a2:	2301      	movs	r3, #1
  4051a4:	fa03 f000 	lsl.w	r0, r3, r0
  4051a8:	4b05      	ldr	r3, [pc, #20]	; (4051c0 <pmc_enable_periph_clk+0x50>)
  4051aa:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  4051ae:	2000      	movs	r0, #0
  4051b0:	4770      	bx	lr
		return 1;
  4051b2:	2001      	movs	r0, #1
  4051b4:	4770      	bx	lr
	return 0;
  4051b6:	2000      	movs	r0, #0
  4051b8:	4770      	bx	lr
  4051ba:	2000      	movs	r0, #0
}
  4051bc:	4770      	bx	lr
  4051be:	bf00      	nop
  4051c0:	400e0600 	.word	0x400e0600

004051c4 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4051c4:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4051c6:	4b07      	ldr	r3, [pc, #28]	; (4051e4 <spi_enable_clock+0x20>)
  4051c8:	4298      	cmp	r0, r3
  4051ca:	d003      	beq.n	4051d4 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4051cc:	4b06      	ldr	r3, [pc, #24]	; (4051e8 <spi_enable_clock+0x24>)
  4051ce:	4298      	cmp	r0, r3
  4051d0:	d004      	beq.n	4051dc <spi_enable_clock+0x18>
  4051d2:	bd08      	pop	{r3, pc}
  4051d4:	2015      	movs	r0, #21
  4051d6:	4b05      	ldr	r3, [pc, #20]	; (4051ec <spi_enable_clock+0x28>)
  4051d8:	4798      	blx	r3
  4051da:	bd08      	pop	{r3, pc}
  4051dc:	202a      	movs	r0, #42	; 0x2a
  4051de:	4b03      	ldr	r3, [pc, #12]	; (4051ec <spi_enable_clock+0x28>)
  4051e0:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4051e2:	e7f6      	b.n	4051d2 <spi_enable_clock+0xe>
  4051e4:	40008000 	.word	0x40008000
  4051e8:	40058000 	.word	0x40058000
  4051ec:	00405171 	.word	0x00405171

004051f0 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4051f0:	6843      	ldr	r3, [r0, #4]
  4051f2:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4051f6:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4051f8:	6843      	ldr	r3, [r0, #4]
  4051fa:	0409      	lsls	r1, r1, #16
  4051fc:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  405200:	4319      	orrs	r1, r3
  405202:	6041      	str	r1, [r0, #4]
  405204:	4770      	bx	lr

00405206 <spi_read>:
 *
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_read(Spi *p_spi, uint16_t *us_data, uint8_t *p_pcs)
{
  405206:	b410      	push	{r4}
	uint32_t timeout = SPI_TIMEOUT;
	static uint32_t reg_value;

	while (!(p_spi->SPI_SR & SPI_SR_RDRF)) {
  405208:	f643 2399 	movw	r3, #15001	; 0x3a99
  40520c:	6904      	ldr	r4, [r0, #16]
  40520e:	f014 0f01 	tst.w	r4, #1
  405212:	d103      	bne.n	40521c <spi_read+0x16>
		if (!timeout--) {
  405214:	3b01      	subs	r3, #1
  405216:	d1f9      	bne.n	40520c <spi_read+0x6>
			return SPI_ERROR_TIMEOUT;
  405218:	2001      	movs	r0, #1
  40521a:	e009      	b.n	405230 <spi_read+0x2a>
		}
	}

	reg_value = p_spi->SPI_RDR;
  40521c:	6883      	ldr	r3, [r0, #8]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  40521e:	6840      	ldr	r0, [r0, #4]
	if (spi_get_peripheral_select_mode(p_spi)) {
  405220:	f010 0f02 	tst.w	r0, #2
  405224:	d002      	beq.n	40522c <spi_read+0x26>
		*p_pcs = (uint8_t) ((reg_value & SPI_RDR_PCS_Msk) >> SPI_RDR_PCS_Pos);
  405226:	f3c3 4003 	ubfx	r0, r3, #16, #4
  40522a:	7010      	strb	r0, [r2, #0]
	}
	*us_data = (uint16_t) (reg_value & SPI_RDR_RD_Msk);
  40522c:	800b      	strh	r3, [r1, #0]

	return SPI_OK;
  40522e:	2000      	movs	r0, #0
}
  405230:	f85d 4b04 	ldr.w	r4, [sp], #4
  405234:	4770      	bx	lr

00405236 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  405236:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  405238:	f643 2499 	movw	r4, #15001	; 0x3a99
  40523c:	6905      	ldr	r5, [r0, #16]
  40523e:	f015 0f02 	tst.w	r5, #2
  405242:	d103      	bne.n	40524c <spi_write+0x16>
		if (!timeout--) {
  405244:	3c01      	subs	r4, #1
  405246:	d1f9      	bne.n	40523c <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  405248:	2001      	movs	r0, #1
  40524a:	e00c      	b.n	405266 <spi_write+0x30>
  40524c:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  40524e:	f014 0f02 	tst.w	r4, #2
  405252:	d006      	beq.n	405262 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  405254:	0412      	lsls	r2, r2, #16
  405256:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  40525a:	4311      	orrs	r1, r2
		if (uc_last) {
  40525c:	b10b      	cbz	r3, 405262 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  40525e:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  405262:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  405264:	2000      	movs	r0, #0
}
  405266:	bc30      	pop	{r4, r5}
  405268:	4770      	bx	lr

0040526a <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  40526a:	b932      	cbnz	r2, 40527a <spi_set_clock_polarity+0x10>
  40526c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  405270:	6b03      	ldr	r3, [r0, #48]	; 0x30
  405272:	f023 0301 	bic.w	r3, r3, #1
  405276:	6303      	str	r3, [r0, #48]	; 0x30
  405278:	4770      	bx	lr
  40527a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  40527e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  405280:	f043 0301 	orr.w	r3, r3, #1
  405284:	6303      	str	r3, [r0, #48]	; 0x30
  405286:	4770      	bx	lr

00405288 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  405288:	b932      	cbnz	r2, 405298 <spi_set_clock_phase+0x10>
  40528a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40528e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  405290:	f023 0302 	bic.w	r3, r3, #2
  405294:	6303      	str	r3, [r0, #48]	; 0x30
  405296:	4770      	bx	lr
  405298:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  40529c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40529e:	f043 0302 	orr.w	r3, r3, #2
  4052a2:	6303      	str	r3, [r0, #48]	; 0x30
  4052a4:	4770      	bx	lr

004052a6 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4052a6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4052aa:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4052ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4052b0:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4052b2:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4052b4:	431a      	orrs	r2, r3
  4052b6:	630a      	str	r2, [r1, #48]	; 0x30
  4052b8:	4770      	bx	lr

004052ba <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4052ba:	1e43      	subs	r3, r0, #1
  4052bc:	4419      	add	r1, r3
  4052be:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4052c2:	1e43      	subs	r3, r0, #1
  4052c4:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4052c6:	bf94      	ite	ls
  4052c8:	b200      	sxthls	r0, r0
		return -1;
  4052ca:	f04f 30ff 	movhi.w	r0, #4294967295
}
  4052ce:	4770      	bx	lr

004052d0 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  4052d0:	b17a      	cbz	r2, 4052f2 <spi_set_baudrate_div+0x22>
{
  4052d2:	b410      	push	{r4}
  4052d4:	4614      	mov	r4, r2
  4052d6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4052da:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4052dc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4052e0:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4052e2:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4052e4:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4052e8:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4052ea:	2000      	movs	r0, #0
}
  4052ec:	f85d 4b04 	ldr.w	r4, [sp], #4
  4052f0:	4770      	bx	lr
        return -1;
  4052f2:	f04f 30ff 	mov.w	r0, #4294967295
  4052f6:	4770      	bx	lr

004052f8 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  4052f8:	b410      	push	{r4}
  4052fa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  4052fe:	6b08      	ldr	r0, [r1, #48]	; 0x30
  405300:	b280      	uxth	r0, r0
  405302:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  405304:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  405306:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  40530a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40530e:	630b      	str	r3, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  405310:	f85d 4b04 	ldr.w	r4, [sp], #4
  405314:	4770      	bx	lr

00405316 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  405316:	6943      	ldr	r3, [r0, #20]
  405318:	f013 0f02 	tst.w	r3, #2
  40531c:	d002      	beq.n	405324 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  40531e:	61c1      	str	r1, [r0, #28]
	return 0;
  405320:	2000      	movs	r0, #0
  405322:	4770      	bx	lr
		return 1;
  405324:	2001      	movs	r0, #1
}
  405326:	4770      	bx	lr

00405328 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  405328:	6943      	ldr	r3, [r0, #20]
  40532a:	f013 0f01 	tst.w	r3, #1
  40532e:	d003      	beq.n	405338 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  405330:	6983      	ldr	r3, [r0, #24]
  405332:	700b      	strb	r3, [r1, #0]
	return 0;
  405334:	2000      	movs	r0, #0
  405336:	4770      	bx	lr
		return 1;
  405338:	2001      	movs	r0, #1
}
  40533a:	4770      	bx	lr

0040533c <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  40533c:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  40533e:	010b      	lsls	r3, r1, #4
  405340:	4293      	cmp	r3, r2
  405342:	d914      	bls.n	40536e <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  405344:	00c9      	lsls	r1, r1, #3
  405346:	084b      	lsrs	r3, r1, #1
  405348:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  40534c:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  405350:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  405352:	1e5c      	subs	r4, r3, #1
  405354:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  405358:	428c      	cmp	r4, r1
  40535a:	d901      	bls.n	405360 <usart_set_async_baudrate+0x24>
		return 1;
  40535c:	2001      	movs	r0, #1
  40535e:	e017      	b.n	405390 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  405360:	6841      	ldr	r1, [r0, #4]
  405362:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  405366:	6041      	str	r1, [r0, #4]
  405368:	e00c      	b.n	405384 <usart_set_async_baudrate+0x48>
		return 1;
  40536a:	2001      	movs	r0, #1
  40536c:	e010      	b.n	405390 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40536e:	0859      	lsrs	r1, r3, #1
  405370:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  405374:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  405378:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40537a:	1e5c      	subs	r4, r3, #1
  40537c:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  405380:	428c      	cmp	r4, r1
  405382:	d8f2      	bhi.n	40536a <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  405384:	0412      	lsls	r2, r2, #16
  405386:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  40538a:	431a      	orrs	r2, r3
  40538c:	6202      	str	r2, [r0, #32]

	return 0;
  40538e:	2000      	movs	r0, #0
}
  405390:	f85d 4b04 	ldr.w	r4, [sp], #4
  405394:	4770      	bx	lr
	...

00405398 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  405398:	4b08      	ldr	r3, [pc, #32]	; (4053bc <usart_reset+0x24>)
  40539a:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  40539e:	2300      	movs	r3, #0
  4053a0:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  4053a2:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4053a4:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4053a6:	2388      	movs	r3, #136	; 0x88
  4053a8:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4053aa:	2324      	movs	r3, #36	; 0x24
  4053ac:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  4053ae:	f44f 7380 	mov.w	r3, #256	; 0x100
  4053b2:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  4053b4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4053b8:	6003      	str	r3, [r0, #0]
  4053ba:	4770      	bx	lr
  4053bc:	55534100 	.word	0x55534100

004053c0 <usart_init_rs232>:
{
  4053c0:	b570      	push	{r4, r5, r6, lr}
  4053c2:	4605      	mov	r5, r0
  4053c4:	460c      	mov	r4, r1
  4053c6:	4616      	mov	r6, r2
	usart_reset(p_usart);
  4053c8:	4b0f      	ldr	r3, [pc, #60]	; (405408 <usart_init_rs232+0x48>)
  4053ca:	4798      	blx	r3
	ul_reg_val = 0;
  4053cc:	2200      	movs	r2, #0
  4053ce:	4b0f      	ldr	r3, [pc, #60]	; (40540c <usart_init_rs232+0x4c>)
  4053d0:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4053d2:	b1a4      	cbz	r4, 4053fe <usart_init_rs232+0x3e>
  4053d4:	4632      	mov	r2, r6
  4053d6:	6821      	ldr	r1, [r4, #0]
  4053d8:	4628      	mov	r0, r5
  4053da:	4b0d      	ldr	r3, [pc, #52]	; (405410 <usart_init_rs232+0x50>)
  4053dc:	4798      	blx	r3
  4053de:	4602      	mov	r2, r0
  4053e0:	b978      	cbnz	r0, 405402 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4053e2:	6863      	ldr	r3, [r4, #4]
  4053e4:	68a1      	ldr	r1, [r4, #8]
  4053e6:	430b      	orrs	r3, r1
  4053e8:	6921      	ldr	r1, [r4, #16]
  4053ea:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4053ec:	68e1      	ldr	r1, [r4, #12]
  4053ee:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4053f0:	4906      	ldr	r1, [pc, #24]	; (40540c <usart_init_rs232+0x4c>)
  4053f2:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4053f4:	6869      	ldr	r1, [r5, #4]
  4053f6:	430b      	orrs	r3, r1
  4053f8:	606b      	str	r3, [r5, #4]
}
  4053fa:	4610      	mov	r0, r2
  4053fc:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  4053fe:	2201      	movs	r2, #1
  405400:	e7fb      	b.n	4053fa <usart_init_rs232+0x3a>
  405402:	2201      	movs	r2, #1
  405404:	e7f9      	b.n	4053fa <usart_init_rs232+0x3a>
  405406:	bf00      	nop
  405408:	00405399 	.word	0x00405399
  40540c:	2040c3d0 	.word	0x2040c3d0
  405410:	0040533d 	.word	0x0040533d

00405414 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  405414:	2340      	movs	r3, #64	; 0x40
  405416:	6003      	str	r3, [r0, #0]
  405418:	4770      	bx	lr

0040541a <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  40541a:	2310      	movs	r3, #16
  40541c:	6003      	str	r3, [r0, #0]
  40541e:	4770      	bx	lr

00405420 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  405420:	6943      	ldr	r3, [r0, #20]
  405422:	f013 0f02 	tst.w	r3, #2
  405426:	d004      	beq.n	405432 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  405428:	f3c1 0108 	ubfx	r1, r1, #0, #9
  40542c:	61c1      	str	r1, [r0, #28]
	return 0;
  40542e:	2000      	movs	r0, #0
  405430:	4770      	bx	lr
		return 1;
  405432:	2001      	movs	r0, #1
}
  405434:	4770      	bx	lr

00405436 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  405436:	6943      	ldr	r3, [r0, #20]
  405438:	f013 0f01 	tst.w	r3, #1
  40543c:	d005      	beq.n	40544a <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40543e:	6983      	ldr	r3, [r0, #24]
  405440:	f3c3 0308 	ubfx	r3, r3, #0, #9
  405444:	600b      	str	r3, [r1, #0]
	return 0;
  405446:	2000      	movs	r0, #0
  405448:	4770      	bx	lr
		return 1;
  40544a:	2001      	movs	r0, #1
}
  40544c:	4770      	bx	lr

0040544e <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40544e:	e7fe      	b.n	40544e <Dummy_Handler>

00405450 <Reset_Handler>:
{
  405450:	b500      	push	{lr}
  405452:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  405454:	4b25      	ldr	r3, [pc, #148]	; (4054ec <Reset_Handler+0x9c>)
  405456:	4a26      	ldr	r2, [pc, #152]	; (4054f0 <Reset_Handler+0xa0>)
  405458:	429a      	cmp	r2, r3
  40545a:	d010      	beq.n	40547e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  40545c:	4b25      	ldr	r3, [pc, #148]	; (4054f4 <Reset_Handler+0xa4>)
  40545e:	4a23      	ldr	r2, [pc, #140]	; (4054ec <Reset_Handler+0x9c>)
  405460:	429a      	cmp	r2, r3
  405462:	d20c      	bcs.n	40547e <Reset_Handler+0x2e>
  405464:	3b01      	subs	r3, #1
  405466:	1a9b      	subs	r3, r3, r2
  405468:	f023 0303 	bic.w	r3, r3, #3
  40546c:	3304      	adds	r3, #4
  40546e:	4413      	add	r3, r2
  405470:	491f      	ldr	r1, [pc, #124]	; (4054f0 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  405472:	f851 0b04 	ldr.w	r0, [r1], #4
  405476:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  40547a:	429a      	cmp	r2, r3
  40547c:	d1f9      	bne.n	405472 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  40547e:	4b1e      	ldr	r3, [pc, #120]	; (4054f8 <Reset_Handler+0xa8>)
  405480:	4a1e      	ldr	r2, [pc, #120]	; (4054fc <Reset_Handler+0xac>)
  405482:	429a      	cmp	r2, r3
  405484:	d20a      	bcs.n	40549c <Reset_Handler+0x4c>
  405486:	3b01      	subs	r3, #1
  405488:	1a9b      	subs	r3, r3, r2
  40548a:	f023 0303 	bic.w	r3, r3, #3
  40548e:	3304      	adds	r3, #4
  405490:	4413      	add	r3, r2
                *pDest++ = 0;
  405492:	2100      	movs	r1, #0
  405494:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  405498:	4293      	cmp	r3, r2
  40549a:	d1fb      	bne.n	405494 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40549c:	4a18      	ldr	r2, [pc, #96]	; (405500 <Reset_Handler+0xb0>)
  40549e:	4b19      	ldr	r3, [pc, #100]	; (405504 <Reset_Handler+0xb4>)
  4054a0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4054a4:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4054a6:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4054aa:	fab3 f383 	clz	r3, r3
  4054ae:	095b      	lsrs	r3, r3, #5
  4054b0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4054b2:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4054b4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4054b8:	2200      	movs	r2, #0
  4054ba:	4b13      	ldr	r3, [pc, #76]	; (405508 <Reset_Handler+0xb8>)
  4054bc:	701a      	strb	r2, [r3, #0]
	return flags;
  4054be:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4054c0:	4a12      	ldr	r2, [pc, #72]	; (40550c <Reset_Handler+0xbc>)
  4054c2:	6813      	ldr	r3, [r2, #0]
  4054c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4054c8:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4054ca:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4054ce:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  4054d2:	b129      	cbz	r1, 4054e0 <Reset_Handler+0x90>
		cpu_irq_enable();
  4054d4:	2201      	movs	r2, #1
  4054d6:	4b0c      	ldr	r3, [pc, #48]	; (405508 <Reset_Handler+0xb8>)
  4054d8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4054da:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4054de:	b662      	cpsie	i
        __libc_init_array();
  4054e0:	4b0b      	ldr	r3, [pc, #44]	; (405510 <Reset_Handler+0xc0>)
  4054e2:	4798      	blx	r3
        main();
  4054e4:	4b0b      	ldr	r3, [pc, #44]	; (405514 <Reset_Handler+0xc4>)
  4054e6:	4798      	blx	r3
  4054e8:	e7fe      	b.n	4054e8 <Reset_Handler+0x98>
  4054ea:	bf00      	nop
  4054ec:	20400000 	.word	0x20400000
  4054f0:	0040d814 	.word	0x0040d814
  4054f4:	204009d0 	.word	0x204009d0
  4054f8:	2040cc34 	.word	0x2040cc34
  4054fc:	204009d0 	.word	0x204009d0
  405500:	e000ed00 	.word	0xe000ed00
  405504:	00400000 	.word	0x00400000
  405508:	20400018 	.word	0x20400018
  40550c:	e000ed88 	.word	0xe000ed88
  405510:	00406111 	.word	0x00406111
  405514:	00405ff9 	.word	0x00405ff9

00405518 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  405518:	4b3b      	ldr	r3, [pc, #236]	; (405608 <SystemCoreClockUpdate+0xf0>)
  40551a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40551c:	f003 0303 	and.w	r3, r3, #3
  405520:	2b01      	cmp	r3, #1
  405522:	d01d      	beq.n	405560 <SystemCoreClockUpdate+0x48>
  405524:	b183      	cbz	r3, 405548 <SystemCoreClockUpdate+0x30>
  405526:	2b02      	cmp	r3, #2
  405528:	d036      	beq.n	405598 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40552a:	4b37      	ldr	r3, [pc, #220]	; (405608 <SystemCoreClockUpdate+0xf0>)
  40552c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40552e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  405532:	2b70      	cmp	r3, #112	; 0x70
  405534:	d05f      	beq.n	4055f6 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  405536:	4b34      	ldr	r3, [pc, #208]	; (405608 <SystemCoreClockUpdate+0xf0>)
  405538:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40553a:	4934      	ldr	r1, [pc, #208]	; (40560c <SystemCoreClockUpdate+0xf4>)
  40553c:	f3c2 1202 	ubfx	r2, r2, #4, #3
  405540:	680b      	ldr	r3, [r1, #0]
  405542:	40d3      	lsrs	r3, r2
  405544:	600b      	str	r3, [r1, #0]
  405546:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  405548:	4b31      	ldr	r3, [pc, #196]	; (405610 <SystemCoreClockUpdate+0xf8>)
  40554a:	695b      	ldr	r3, [r3, #20]
  40554c:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  405550:	bf14      	ite	ne
  405552:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  405556:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40555a:	4b2c      	ldr	r3, [pc, #176]	; (40560c <SystemCoreClockUpdate+0xf4>)
  40555c:	601a      	str	r2, [r3, #0]
  40555e:	e7e4      	b.n	40552a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  405560:	4b29      	ldr	r3, [pc, #164]	; (405608 <SystemCoreClockUpdate+0xf0>)
  405562:	6a1b      	ldr	r3, [r3, #32]
  405564:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  405568:	d003      	beq.n	405572 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40556a:	4a2a      	ldr	r2, [pc, #168]	; (405614 <SystemCoreClockUpdate+0xfc>)
  40556c:	4b27      	ldr	r3, [pc, #156]	; (40560c <SystemCoreClockUpdate+0xf4>)
  40556e:	601a      	str	r2, [r3, #0]
  405570:	e7db      	b.n	40552a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  405572:	4a29      	ldr	r2, [pc, #164]	; (405618 <SystemCoreClockUpdate+0x100>)
  405574:	4b25      	ldr	r3, [pc, #148]	; (40560c <SystemCoreClockUpdate+0xf4>)
  405576:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  405578:	4b23      	ldr	r3, [pc, #140]	; (405608 <SystemCoreClockUpdate+0xf0>)
  40557a:	6a1b      	ldr	r3, [r3, #32]
  40557c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  405580:	2b10      	cmp	r3, #16
  405582:	d005      	beq.n	405590 <SystemCoreClockUpdate+0x78>
  405584:	2b20      	cmp	r3, #32
  405586:	d1d0      	bne.n	40552a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  405588:	4a22      	ldr	r2, [pc, #136]	; (405614 <SystemCoreClockUpdate+0xfc>)
  40558a:	4b20      	ldr	r3, [pc, #128]	; (40560c <SystemCoreClockUpdate+0xf4>)
  40558c:	601a      	str	r2, [r3, #0]
          break;
  40558e:	e7cc      	b.n	40552a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  405590:	4a22      	ldr	r2, [pc, #136]	; (40561c <SystemCoreClockUpdate+0x104>)
  405592:	4b1e      	ldr	r3, [pc, #120]	; (40560c <SystemCoreClockUpdate+0xf4>)
  405594:	601a      	str	r2, [r3, #0]
          break;
  405596:	e7c8      	b.n	40552a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  405598:	4b1b      	ldr	r3, [pc, #108]	; (405608 <SystemCoreClockUpdate+0xf0>)
  40559a:	6a1b      	ldr	r3, [r3, #32]
  40559c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4055a0:	d016      	beq.n	4055d0 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4055a2:	4a1c      	ldr	r2, [pc, #112]	; (405614 <SystemCoreClockUpdate+0xfc>)
  4055a4:	4b19      	ldr	r3, [pc, #100]	; (40560c <SystemCoreClockUpdate+0xf4>)
  4055a6:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4055a8:	4b17      	ldr	r3, [pc, #92]	; (405608 <SystemCoreClockUpdate+0xf0>)
  4055aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4055ac:	f003 0303 	and.w	r3, r3, #3
  4055b0:	2b02      	cmp	r3, #2
  4055b2:	d1ba      	bne.n	40552a <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4055b4:	4a14      	ldr	r2, [pc, #80]	; (405608 <SystemCoreClockUpdate+0xf0>)
  4055b6:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4055b8:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4055ba:	4814      	ldr	r0, [pc, #80]	; (40560c <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4055bc:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4055c0:	6803      	ldr	r3, [r0, #0]
  4055c2:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4055c6:	b2d2      	uxtb	r2, r2
  4055c8:	fbb3 f3f2 	udiv	r3, r3, r2
  4055cc:	6003      	str	r3, [r0, #0]
  4055ce:	e7ac      	b.n	40552a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4055d0:	4a11      	ldr	r2, [pc, #68]	; (405618 <SystemCoreClockUpdate+0x100>)
  4055d2:	4b0e      	ldr	r3, [pc, #56]	; (40560c <SystemCoreClockUpdate+0xf4>)
  4055d4:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4055d6:	4b0c      	ldr	r3, [pc, #48]	; (405608 <SystemCoreClockUpdate+0xf0>)
  4055d8:	6a1b      	ldr	r3, [r3, #32]
  4055da:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4055de:	2b10      	cmp	r3, #16
  4055e0:	d005      	beq.n	4055ee <SystemCoreClockUpdate+0xd6>
  4055e2:	2b20      	cmp	r3, #32
  4055e4:	d1e0      	bne.n	4055a8 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4055e6:	4a0b      	ldr	r2, [pc, #44]	; (405614 <SystemCoreClockUpdate+0xfc>)
  4055e8:	4b08      	ldr	r3, [pc, #32]	; (40560c <SystemCoreClockUpdate+0xf4>)
  4055ea:	601a      	str	r2, [r3, #0]
          break;
  4055ec:	e7dc      	b.n	4055a8 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4055ee:	4a0b      	ldr	r2, [pc, #44]	; (40561c <SystemCoreClockUpdate+0x104>)
  4055f0:	4b06      	ldr	r3, [pc, #24]	; (40560c <SystemCoreClockUpdate+0xf4>)
  4055f2:	601a      	str	r2, [r3, #0]
          break;
  4055f4:	e7d8      	b.n	4055a8 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4055f6:	4a05      	ldr	r2, [pc, #20]	; (40560c <SystemCoreClockUpdate+0xf4>)
  4055f8:	6813      	ldr	r3, [r2, #0]
  4055fa:	4909      	ldr	r1, [pc, #36]	; (405620 <SystemCoreClockUpdate+0x108>)
  4055fc:	fba1 1303 	umull	r1, r3, r1, r3
  405600:	085b      	lsrs	r3, r3, #1
  405602:	6013      	str	r3, [r2, #0]
  405604:	4770      	bx	lr
  405606:	bf00      	nop
  405608:	400e0600 	.word	0x400e0600
  40560c:	2040001c 	.word	0x2040001c
  405610:	400e1810 	.word	0x400e1810
  405614:	00b71b00 	.word	0x00b71b00
  405618:	003d0900 	.word	0x003d0900
  40561c:	007a1200 	.word	0x007a1200
  405620:	aaaaaaab 	.word	0xaaaaaaab

00405624 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  405624:	4b12      	ldr	r3, [pc, #72]	; (405670 <system_init_flash+0x4c>)
  405626:	4298      	cmp	r0, r3
  405628:	d911      	bls.n	40564e <system_init_flash+0x2a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40562a:	4b12      	ldr	r3, [pc, #72]	; (405674 <system_init_flash+0x50>)
  40562c:	4298      	cmp	r0, r3
  40562e:	d913      	bls.n	405658 <system_init_flash+0x34>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  405630:	4b11      	ldr	r3, [pc, #68]	; (405678 <system_init_flash+0x54>)
  405632:	4298      	cmp	r0, r3
  405634:	d914      	bls.n	405660 <system_init_flash+0x3c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  405636:	4b11      	ldr	r3, [pc, #68]	; (40567c <system_init_flash+0x58>)
  405638:	4298      	cmp	r0, r3
  40563a:	d915      	bls.n	405668 <system_init_flash+0x44>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40563c:	4b10      	ldr	r3, [pc, #64]	; (405680 <system_init_flash+0x5c>)
  40563e:	4298      	cmp	r0, r3
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  405640:	bf94      	ite	ls
  405642:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  405646:	4a0f      	ldrhi	r2, [pc, #60]	; (405684 <system_init_flash+0x60>)
  405648:	4b0f      	ldr	r3, [pc, #60]	; (405688 <system_init_flash+0x64>)
  40564a:	601a      	str	r2, [r3, #0]
  40564c:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40564e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  405652:	4b0d      	ldr	r3, [pc, #52]	; (405688 <system_init_flash+0x64>)
  405654:	601a      	str	r2, [r3, #0]
  405656:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  405658:	4a0c      	ldr	r2, [pc, #48]	; (40568c <system_init_flash+0x68>)
  40565a:	4b0b      	ldr	r3, [pc, #44]	; (405688 <system_init_flash+0x64>)
  40565c:	601a      	str	r2, [r3, #0]
  40565e:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  405660:	4a0b      	ldr	r2, [pc, #44]	; (405690 <system_init_flash+0x6c>)
  405662:	4b09      	ldr	r3, [pc, #36]	; (405688 <system_init_flash+0x64>)
  405664:	601a      	str	r2, [r3, #0]
  405666:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  405668:	4a0a      	ldr	r2, [pc, #40]	; (405694 <system_init_flash+0x70>)
  40566a:	4b07      	ldr	r3, [pc, #28]	; (405688 <system_init_flash+0x64>)
  40566c:	601a      	str	r2, [r3, #0]
  40566e:	4770      	bx	lr
  405670:	01312cff 	.word	0x01312cff
  405674:	026259ff 	.word	0x026259ff
  405678:	039386ff 	.word	0x039386ff
  40567c:	04c4b3ff 	.word	0x04c4b3ff
  405680:	05f5e0ff 	.word	0x05f5e0ff
  405684:	04000500 	.word	0x04000500
  405688:	400e0c00 	.word	0x400e0c00
  40568c:	04000100 	.word	0x04000100
  405690:	04000200 	.word	0x04000200
  405694:	04000300 	.word	0x04000300

00405698 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  405698:	4b0a      	ldr	r3, [pc, #40]	; (4056c4 <_sbrk+0x2c>)
  40569a:	681b      	ldr	r3, [r3, #0]
  40569c:	b153      	cbz	r3, 4056b4 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40569e:	4b09      	ldr	r3, [pc, #36]	; (4056c4 <_sbrk+0x2c>)
  4056a0:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4056a2:	181a      	adds	r2, r3, r0
  4056a4:	4908      	ldr	r1, [pc, #32]	; (4056c8 <_sbrk+0x30>)
  4056a6:	4291      	cmp	r1, r2
  4056a8:	db08      	blt.n	4056bc <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4056aa:	4610      	mov	r0, r2
  4056ac:	4a05      	ldr	r2, [pc, #20]	; (4056c4 <_sbrk+0x2c>)
  4056ae:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4056b0:	4618      	mov	r0, r3
  4056b2:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4056b4:	4a05      	ldr	r2, [pc, #20]	; (4056cc <_sbrk+0x34>)
  4056b6:	4b03      	ldr	r3, [pc, #12]	; (4056c4 <_sbrk+0x2c>)
  4056b8:	601a      	str	r2, [r3, #0]
  4056ba:	e7f0      	b.n	40569e <_sbrk+0x6>
		return (caddr_t) -1;	
  4056bc:	f04f 30ff 	mov.w	r0, #4294967295
}
  4056c0:	4770      	bx	lr
  4056c2:	bf00      	nop
  4056c4:	2040c3d4 	.word	0x2040c3d4
  4056c8:	2045fffc 	.word	0x2045fffc
  4056cc:	2040ee38 	.word	0x2040ee38

004056d0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4056d0:	f04f 30ff 	mov.w	r0, #4294967295
  4056d4:	4770      	bx	lr

004056d6 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4056d6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4056da:	604b      	str	r3, [r1, #4]

	return 0;
}
  4056dc:	2000      	movs	r0, #0
  4056de:	4770      	bx	lr

004056e0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4056e0:	2001      	movs	r0, #1
  4056e2:	4770      	bx	lr

004056e4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4056e4:	2000      	movs	r0, #0
  4056e6:	4770      	bx	lr

004056e8 <resolve_cb>:
 * \param[in] hostIp Server IP.
 *
 * \return None.
 */
static void resolve_cb(uint8_t *hostName, uint32_t hostIp)
{
  4056e8:	b510      	push	{r4, lr}
  4056ea:	b082      	sub	sp, #8
	gu32HostIp = hostIp;
  4056ec:	4b07      	ldr	r3, [pc, #28]	; (40570c <resolve_cb+0x24>)
  4056ee:	6019      	str	r1, [r3, #0]
	gbHostIpByName = true;
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", hostName,
			(int)IPV4_BYTE(hostIp, 0), (int)IPV4_BYTE(hostIp, 1),
			(int)IPV4_BYTE(hostIp, 2), (int)IPV4_BYTE(hostIp, 3));
  4056f0:	0e0b      	lsrs	r3, r1, #24
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", hostName,
  4056f2:	9301      	str	r3, [sp, #4]
  4056f4:	f3c1 4307 	ubfx	r3, r1, #16, #8
  4056f8:	9300      	str	r3, [sp, #0]
  4056fa:	f3c1 2307 	ubfx	r3, r1, #8, #8
  4056fe:	b2ca      	uxtb	r2, r1
  405700:	4601      	mov	r1, r0
  405702:	4803      	ldr	r0, [pc, #12]	; (405710 <resolve_cb+0x28>)
  405704:	4c03      	ldr	r4, [pc, #12]	; (405714 <resolve_cb+0x2c>)
  405706:	47a0      	blx	r4
}
  405708:	b002      	add	sp, #8
  40570a:	bd10      	pop	{r4, pc}
  40570c:	2040c95c 	.word	0x2040c95c
  405710:	0040d274 	.word	0x0040d274
  405714:	00406161 	.word	0x00406161

00405718 <but_callback2>:
void but_callback2(void){
  405718:	b508      	push	{r3, lr}
	xSemaphoreGiveFromISR(xSemaphoreBut, 0);
  40571a:	2100      	movs	r1, #0
  40571c:	4b02      	ldr	r3, [pc, #8]	; (405728 <but_callback2+0x10>)
  40571e:	6818      	ldr	r0, [r3, #0]
  405720:	4b02      	ldr	r3, [pc, #8]	; (40572c <but_callback2+0x14>)
  405722:	4798      	blx	r3
  405724:	bd08      	pop	{r3, pc}
  405726:	bf00      	nop
  405728:	2040cb2c 	.word	0x2040cb2c
  40572c:	00400db5 	.word	0x00400db5

00405730 <task_afec>:
		printf(szList);
		vTaskDelay(1000);
	}
}

static void task_afec(void){
  405730:	b5f0      	push	{r4, r5, r6, r7, lr}
  405732:	b08b      	sub	sp, #44	; 0x2c
	afec_enable(AFEC0);
  405734:	4c1a      	ldr	r4, [pc, #104]	; (4057a0 <task_afec+0x70>)
  405736:	4620      	mov	r0, r4
  405738:	4b1a      	ldr	r3, [pc, #104]	; (4057a4 <task_afec+0x74>)
  40573a:	4798      	blx	r3
	afec_get_config_defaults(&afec_cfg);
  40573c:	a804      	add	r0, sp, #16
  40573e:	4b1a      	ldr	r3, [pc, #104]	; (4057a8 <task_afec+0x78>)
  405740:	4798      	blx	r3
	afec_init(AFEC0, &afec_cfg);
  405742:	a904      	add	r1, sp, #16
  405744:	4620      	mov	r0, r4
  405746:	4b19      	ldr	r3, [pc, #100]	; (4057ac <task_afec+0x7c>)
  405748:	4798      	blx	r3
	reg = afec->AFEC_MR;
  40574a:	6863      	ldr	r3, [r4, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  40574c:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
	afec->AFEC_MR = reg;
  405750:	6063      	str	r3, [r4, #4]
	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_0,	AFEC_Temp_callback, 5);
  405752:	2305      	movs	r3, #5
  405754:	4a16      	ldr	r2, [pc, #88]	; (4057b0 <task_afec+0x80>)
  405756:	2100      	movs	r1, #0
  405758:	4620      	mov	r0, r4
  40575a:	4d16      	ldr	r5, [pc, #88]	; (4057b4 <task_afec+0x84>)
  40575c:	47a8      	blx	r5
	afec_ch_get_config_defaults(&afec_ch_cfg);
  40575e:	a801      	add	r0, sp, #4
  405760:	4b15      	ldr	r3, [pc, #84]	; (4057b8 <task_afec+0x88>)
  405762:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  405764:	2500      	movs	r5, #0
  405766:	f88d 5005 	strb.w	r5, [sp, #5]
	afec_ch_set_config(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, &afec_ch_cfg);
  40576a:	aa01      	add	r2, sp, #4
  40576c:	4629      	mov	r1, r5
  40576e:	4620      	mov	r0, r4
  405770:	4b12      	ldr	r3, [pc, #72]	; (4057bc <task_afec+0x8c>)
  405772:	4798      	blx	r3
	afec->AFEC_CSELR = afec_ch;
  405774:	6665      	str	r5, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  405776:	f44f 7300 	mov.w	r3, #512	; 0x200
  40577a:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  40577c:	a802      	add	r0, sp, #8
  40577e:	4b10      	ldr	r3, [pc, #64]	; (4057c0 <task_afec+0x90>)
  405780:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  405782:	a902      	add	r1, sp, #8
  405784:	4620      	mov	r0, r4
  405786:	4b0f      	ldr	r3, [pc, #60]	; (4057c4 <task_afec+0x94>)
  405788:	4798      	blx	r3
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  40578a:	2301      	movs	r3, #1
  40578c:	6163      	str	r3, [r4, #20]
	afec->AFEC_CR = AFEC_CR_START;
  40578e:	4627      	mov	r7, r4
  405790:	2602      	movs	r6, #2
	config_ADC_TEMP_RES();
	const TickType_t xDelay = 1000 / portTICK_PERIOD_MS;
	for(;;){
		afec_start_software_conversion(AFEC0);
		vTaskDelay(xDelay);
  405792:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
  405796:	4c0c      	ldr	r4, [pc, #48]	; (4057c8 <task_afec+0x98>)
  405798:	603e      	str	r6, [r7, #0]
  40579a:	4628      	mov	r0, r5
  40579c:	47a0      	blx	r4
  40579e:	e7fb      	b.n	405798 <task_afec+0x68>
  4057a0:	4003c000 	.word	0x4003c000
  4057a4:	00400449 	.word	0x00400449
  4057a8:	00400279 	.word	0x00400279
  4057ac:	004002c9 	.word	0x004002c9
  4057b0:	004057cd 	.word	0x004057cd
  4057b4:	004003c9 	.word	0x004003c9
  4057b8:	004002a9 	.word	0x004002a9
  4057bc:	00400235 	.word	0x00400235
  4057c0:	004002b3 	.word	0x004002b3
  4057c4:	00400265 	.word	0x00400265
  4057c8:	00401585 	.word	0x00401585

004057cc <AFEC_Temp_callback>:
{
  4057cc:	b510      	push	{r4, lr}
	afec->AFEC_CSELR = afec_ch;
  4057ce:	4b06      	ldr	r3, [pc, #24]	; (4057e8 <AFEC_Temp_callback+0x1c>)
  4057d0:	2200      	movs	r2, #0
  4057d2:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  4057d4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	g_ul_value = afec_channel_get_value(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  4057d6:	4905      	ldr	r1, [pc, #20]	; (4057ec <AFEC_Temp_callback+0x20>)
  4057d8:	600b      	str	r3, [r1, #0]
	xQueueSendFromISR( xQueueAfec, &g_ul_value, 0);
  4057da:	4613      	mov	r3, r2
  4057dc:	4804      	ldr	r0, [pc, #16]	; (4057f0 <AFEC_Temp_callback+0x24>)
  4057de:	6800      	ldr	r0, [r0, #0]
  4057e0:	4c04      	ldr	r4, [pc, #16]	; (4057f4 <AFEC_Temp_callback+0x28>)
  4057e2:	47a0      	blx	r4
  4057e4:	bd10      	pop	{r4, pc}
  4057e6:	bf00      	nop
  4057e8:	4003c000 	.word	0x4003c000
  4057ec:	2040c3dc 	.word	0x2040c3dc
  4057f0:	2040cba4 	.word	0x2040cba4
  4057f4:	00400d25 	.word	0x00400d25

004057f8 <socket_cb>:
	if (sock == tcp_client_socket) {
  4057f8:	4b82      	ldr	r3, [pc, #520]	; (405a04 <socket_cb+0x20c>)
  4057fa:	f993 3000 	ldrsb.w	r3, [r3]
  4057fe:	4283      	cmp	r3, r0
  405800:	d000      	beq.n	405804 <socket_cb+0xc>
  405802:	4770      	bx	lr
{
  405804:	b5f0      	push	{r4, r5, r6, r7, lr}
  405806:	b083      	sub	sp, #12
  405808:	4614      	mov	r4, r2
		switch (u8Msg) {
  40580a:	2905      	cmp	r1, #5
  40580c:	d004      	beq.n	405818 <socket_cb+0x20>
  40580e:	2906      	cmp	r1, #6
  405810:	f000 80d1 	beq.w	4059b6 <socket_cb+0x1be>
}
  405814:	b003      	add	sp, #12
  405816:	bdf0      	pop	{r4, r5, r6, r7, pc}
			printf("socket_msg_connect\n"); 
  405818:	487b      	ldr	r0, [pc, #492]	; (405a08 <socket_cb+0x210>)
  40581a:	4b7c      	ldr	r3, [pc, #496]	; (405a0c <socket_cb+0x214>)
  40581c:	4798      	blx	r3
			if (gbTcpConnection) {
  40581e:	4b7c      	ldr	r3, [pc, #496]	; (405a10 <socket_cb+0x218>)
  405820:	781b      	ldrb	r3, [r3, #0]
  405822:	2b00      	cmp	r3, #0
  405824:	d0f6      	beq.n	405814 <socket_cb+0x1c>
				memset(gau8ReceivedBuffer, 0, sizeof(gau8ReceivedBuffer));
  405826:	f44f 62af 	mov.w	r2, #1400	; 0x578
  40582a:	2100      	movs	r1, #0
  40582c:	4879      	ldr	r0, [pc, #484]	; (405a14 <socket_cb+0x21c>)
  40582e:	4b7a      	ldr	r3, [pc, #488]	; (405a18 <socket_cb+0x220>)
  405830:	4798      	blx	r3
				if (pstrConnect && pstrConnect->s8Error >= SOCK_ERR_NO_ERROR) {
  405832:	2c00      	cmp	r4, #0
  405834:	f000 80b1 	beq.w	40599a <socket_cb+0x1a2>
  405838:	f994 3001 	ldrsb.w	r3, [r4, #1]
  40583c:	2b00      	cmp	r3, #0
  40583e:	f2c0 80ac 	blt.w	40599a <socket_cb+0x1a2>
					if (xQueueReceive(xQueueAfec, &(afec), ( TickType_t )  100 / portTICK_PERIOD_MS)) {
  405842:	2300      	movs	r3, #0
  405844:	2264      	movs	r2, #100	; 0x64
  405846:	4975      	ldr	r1, [pc, #468]	; (405a1c <socket_cb+0x224>)
  405848:	4875      	ldr	r0, [pc, #468]	; (405a20 <socket_cb+0x228>)
  40584a:	6800      	ldr	r0, [r0, #0]
  40584c:	4c75      	ldr	r4, [pc, #468]	; (405a24 <socket_cb+0x22c>)
  40584e:	47a0      	blx	r4
  405850:	2800      	cmp	r0, #0
  405852:	d136      	bne.n	4058c2 <socket_cb+0xca>
					if (xSemaphoreTake(xSemaphoreRTC, (TickType_t) 100 / portTICK_PERIOD_MS)) {
  405854:	2300      	movs	r3, #0
  405856:	2264      	movs	r2, #100	; 0x64
  405858:	4619      	mov	r1, r3
  40585a:	4873      	ldr	r0, [pc, #460]	; (405a28 <socket_cb+0x230>)
  40585c:	6800      	ldr	r0, [r0, #0]
  40585e:	4c71      	ldr	r4, [pc, #452]	; (405a24 <socket_cb+0x22c>)
  405860:	47a0      	blx	r4
  405862:	2800      	cmp	r0, #0
  405864:	d154      	bne.n	405910 <socket_cb+0x118>
					if (xSemaphoreTake(xSemaphoreBut, (TickType_t) 100 / portTICK_PERIOD_MS)) {
  405866:	2300      	movs	r3, #0
  405868:	2264      	movs	r2, #100	; 0x64
  40586a:	4619      	mov	r1, r3
  40586c:	486f      	ldr	r0, [pc, #444]	; (405a2c <socket_cb+0x234>)
  40586e:	6800      	ldr	r0, [r0, #0]
  405870:	4c6c      	ldr	r4, [pc, #432]	; (405a24 <socket_cb+0x22c>)
  405872:	47a0      	blx	r4
  405874:	2800      	cmp	r0, #0
  405876:	d071      	beq.n	40595c <socket_cb+0x164>
						sprintf((char *)gau8ReceivedBuffer, "%s", "GET /BUT?id=digital HTTP/1.1\r\n Accept: */*\r\n\r\n");
  405878:	4e66      	ldr	r6, [pc, #408]	; (405a14 <socket_cb+0x21c>)
  40587a:	4634      	mov	r4, r6
  40587c:	4d6c      	ldr	r5, [pc, #432]	; (405a30 <socket_cb+0x238>)
  40587e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  405880:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  405882:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  405884:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  405886:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
  40588a:	c407      	stmia	r4!, {r0, r1, r2}
  40588c:	f824 3b02 	strh.w	r3, [r4], #2
  405890:	0c1b      	lsrs	r3, r3, #16
  405892:	7023      	strb	r3, [r4, #0]
						send(tcp_client_socket, gau8ReceivedBuffer, strlen((char *)gau8ReceivedBuffer), 0);
  405894:	4630      	mov	r0, r6
  405896:	4b67      	ldr	r3, [pc, #412]	; (405a34 <socket_cb+0x23c>)
  405898:	4798      	blx	r3
  40589a:	4c5a      	ldr	r4, [pc, #360]	; (405a04 <socket_cb+0x20c>)
  40589c:	2300      	movs	r3, #0
  40589e:	b282      	uxth	r2, r0
  4058a0:	4631      	mov	r1, r6
  4058a2:	f994 0000 	ldrsb.w	r0, [r4]
  4058a6:	4d64      	ldr	r5, [pc, #400]	; (405a38 <socket_cb+0x240>)
  4058a8:	47a8      	blx	r5
						recv(tcp_client_socket, &gau8ReceivedBuffer[0], MAIN_WIFI_M2M_BUFFER_SIZE, 0);
  4058aa:	2300      	movs	r3, #0
  4058ac:	f44f 62af 	mov.w	r2, #1400	; 0x578
  4058b0:	4631      	mov	r1, r6
  4058b2:	f994 0000 	ldrsb.w	r0, [r4]
  4058b6:	4c61      	ldr	r4, [pc, #388]	; (405a3c <socket_cb+0x244>)
  4058b8:	47a0      	blx	r4
					printf("send \n");
  4058ba:	4861      	ldr	r0, [pc, #388]	; (405a40 <socket_cb+0x248>)
  4058bc:	4b53      	ldr	r3, [pc, #332]	; (405a0c <socket_cb+0x214>)
  4058be:	4798      	blx	r3
  4058c0:	e7a8      	b.n	405814 <socket_cb+0x1c>
						afec = convert_adc_to_temp(afec);
  4058c2:	4956      	ldr	r1, [pc, #344]	; (405a1c <socket_cb+0x224>)
  4058c4:	680a      	ldr	r2, [r1, #0]
	ul_temp = ADC_value * 100 / MAX_DIGITAL;
  4058c6:	2364      	movs	r3, #100	; 0x64
  4058c8:	fb03 f302 	mul.w	r3, r3, r2
  4058cc:	4a5d      	ldr	r2, [pc, #372]	; (405a44 <socket_cb+0x24c>)
  4058ce:	fb82 0203 	smull	r0, r2, r2, r3
  4058d2:	441a      	add	r2, r3
  4058d4:	17db      	asrs	r3, r3, #31
  4058d6:	ebc3 23e2 	rsb	r3, r3, r2, asr #11
						afec = convert_adc_to_temp(afec);
  4058da:	600b      	str	r3, [r1, #0]
						sprintf(b3,"GET /AFEC?value=%d&id=analog HTTP/1.1\r\n Accept: */*\r\n\r\n",afec);
  4058dc:	680a      	ldr	r2, [r1, #0]
  4058de:	4c5a      	ldr	r4, [pc, #360]	; (405a48 <socket_cb+0x250>)
  4058e0:	495a      	ldr	r1, [pc, #360]	; (405a4c <socket_cb+0x254>)
  4058e2:	4620      	mov	r0, r4
  4058e4:	4b5a      	ldr	r3, [pc, #360]	; (405a50 <socket_cb+0x258>)
  4058e6:	4798      	blx	r3
						send(tcp_client_socket, b3,strlen((char *)b3), 0);
  4058e8:	4620      	mov	r0, r4
  4058ea:	4b52      	ldr	r3, [pc, #328]	; (405a34 <socket_cb+0x23c>)
  4058ec:	4798      	blx	r3
  4058ee:	4d45      	ldr	r5, [pc, #276]	; (405a04 <socket_cb+0x20c>)
  4058f0:	2300      	movs	r3, #0
  4058f2:	b282      	uxth	r2, r0
  4058f4:	4621      	mov	r1, r4
  4058f6:	f995 0000 	ldrsb.w	r0, [r5]
  4058fa:	4c4f      	ldr	r4, [pc, #316]	; (405a38 <socket_cb+0x240>)
  4058fc:	47a0      	blx	r4
						recv(tcp_client_socket, &gau8ReceivedBuffer[0], MAIN_WIFI_M2M_BUFFER_SIZE, 0);
  4058fe:	2300      	movs	r3, #0
  405900:	f44f 62af 	mov.w	r2, #1400	; 0x578
  405904:	4943      	ldr	r1, [pc, #268]	; (405a14 <socket_cb+0x21c>)
  405906:	f995 0000 	ldrsb.w	r0, [r5]
  40590a:	4c4c      	ldr	r4, [pc, #304]	; (405a3c <socket_cb+0x244>)
  40590c:	47a0      	blx	r4
  40590e:	e7a1      	b.n	405854 <socket_cb+0x5c>
						rtc_get_time(RTC, &hour, &minute, &second);
  405910:	4c50      	ldr	r4, [pc, #320]	; (405a54 <socket_cb+0x25c>)
  405912:	4d51      	ldr	r5, [pc, #324]	; (405a58 <socket_cb+0x260>)
  405914:	4e51      	ldr	r6, [pc, #324]	; (405a5c <socket_cb+0x264>)
  405916:	4623      	mov	r3, r4
  405918:	462a      	mov	r2, r5
  40591a:	4631      	mov	r1, r6
  40591c:	4850      	ldr	r0, [pc, #320]	; (405a60 <socket_cb+0x268>)
  40591e:	4f51      	ldr	r7, [pc, #324]	; (405a64 <socket_cb+0x26c>)
  405920:	47b8      	blx	r7
						sprintf(b4,"GET /RTC?hour=%d&minute=%d&second=%d&id=time HTTP/1.1\r\n Accept: */*\r\n\r\n", hour, minute, second);
  405922:	6832      	ldr	r2, [r6, #0]
  405924:	682b      	ldr	r3, [r5, #0]
  405926:	6821      	ldr	r1, [r4, #0]
  405928:	4c4f      	ldr	r4, [pc, #316]	; (405a68 <socket_cb+0x270>)
  40592a:	9100      	str	r1, [sp, #0]
  40592c:	494f      	ldr	r1, [pc, #316]	; (405a6c <socket_cb+0x274>)
  40592e:	4620      	mov	r0, r4
  405930:	4d47      	ldr	r5, [pc, #284]	; (405a50 <socket_cb+0x258>)
  405932:	47a8      	blx	r5
						send(tcp_client_socket, b4, strlen((char *)b4), 0);
  405934:	4620      	mov	r0, r4
  405936:	4b3f      	ldr	r3, [pc, #252]	; (405a34 <socket_cb+0x23c>)
  405938:	4798      	blx	r3
  40593a:	4d32      	ldr	r5, [pc, #200]	; (405a04 <socket_cb+0x20c>)
  40593c:	2300      	movs	r3, #0
  40593e:	b282      	uxth	r2, r0
  405940:	4621      	mov	r1, r4
  405942:	f995 0000 	ldrsb.w	r0, [r5]
  405946:	4c3c      	ldr	r4, [pc, #240]	; (405a38 <socket_cb+0x240>)
  405948:	47a0      	blx	r4
						recv(tcp_client_socket, &gau8ReceivedBuffer[0], MAIN_WIFI_M2M_BUFFER_SIZE, 0);
  40594a:	2300      	movs	r3, #0
  40594c:	f44f 62af 	mov.w	r2, #1400	; 0x578
  405950:	4930      	ldr	r1, [pc, #192]	; (405a14 <socket_cb+0x21c>)
  405952:	f995 0000 	ldrsb.w	r0, [r5]
  405956:	4c39      	ldr	r4, [pc, #228]	; (405a3c <socket_cb+0x244>)
  405958:	47a0      	blx	r4
  40595a:	e784      	b.n	405866 <socket_cb+0x6e>
						sprintf((char *)gau8ReceivedBuffer, "%s", "GET /BUT?id=falso HTTP/1.1\r\n Accept: */*\r\n\r\n");
  40595c:	4e2d      	ldr	r6, [pc, #180]	; (405a14 <socket_cb+0x21c>)
  40595e:	4634      	mov	r4, r6
  405960:	4d43      	ldr	r5, [pc, #268]	; (405a70 <socket_cb+0x278>)
  405962:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  405964:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  405966:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  405968:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40596a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
  40596e:	c407      	stmia	r4!, {r0, r1, r2}
  405970:	7023      	strb	r3, [r4, #0]
						send(tcp_client_socket, gau8ReceivedBuffer, strlen((char *)gau8ReceivedBuffer), 0);
  405972:	4630      	mov	r0, r6
  405974:	4b2f      	ldr	r3, [pc, #188]	; (405a34 <socket_cb+0x23c>)
  405976:	4798      	blx	r3
  405978:	4c22      	ldr	r4, [pc, #136]	; (405a04 <socket_cb+0x20c>)
  40597a:	2300      	movs	r3, #0
  40597c:	b282      	uxth	r2, r0
  40597e:	4631      	mov	r1, r6
  405980:	f994 0000 	ldrsb.w	r0, [r4]
  405984:	4d2c      	ldr	r5, [pc, #176]	; (405a38 <socket_cb+0x240>)
  405986:	47a8      	blx	r5
						recv(tcp_client_socket, &gau8ReceivedBuffer[0], MAIN_WIFI_M2M_BUFFER_SIZE, 0);
  405988:	2300      	movs	r3, #0
  40598a:	f44f 62af 	mov.w	r2, #1400	; 0x578
  40598e:	4631      	mov	r1, r6
  405990:	f994 0000 	ldrsb.w	r0, [r4]
  405994:	4c29      	ldr	r4, [pc, #164]	; (405a3c <socket_cb+0x244>)
  405996:	47a0      	blx	r4
  405998:	e78f      	b.n	4058ba <socket_cb+0xc2>
					printf("socket_cb: connect error!\r\n");
  40599a:	4836      	ldr	r0, [pc, #216]	; (405a74 <socket_cb+0x27c>)
  40599c:	4b1b      	ldr	r3, [pc, #108]	; (405a0c <socket_cb+0x214>)
  40599e:	4798      	blx	r3
					gbTcpConnection = false;
  4059a0:	2200      	movs	r2, #0
  4059a2:	4b1b      	ldr	r3, [pc, #108]	; (405a10 <socket_cb+0x218>)
  4059a4:	701a      	strb	r2, [r3, #0]
					close(tcp_client_socket);
  4059a6:	4c17      	ldr	r4, [pc, #92]	; (405a04 <socket_cb+0x20c>)
  4059a8:	f994 0000 	ldrsb.w	r0, [r4]
  4059ac:	4b32      	ldr	r3, [pc, #200]	; (405a78 <socket_cb+0x280>)
  4059ae:	4798      	blx	r3
					tcp_client_socket = -1;
  4059b0:	23ff      	movs	r3, #255	; 0xff
  4059b2:	7023      	strb	r3, [r4, #0]
  4059b4:	e72e      	b.n	405814 <socket_cb+0x1c>
			if (pstrRecv && pstrRecv->s16BufferSize > 0) {
  4059b6:	b11a      	cbz	r2, 4059c0 <socket_cb+0x1c8>
  4059b8:	f9b2 3004 	ldrsh.w	r3, [r2, #4]
  4059bc:	2b00      	cmp	r3, #0
  4059be:	dc0a      	bgt.n	4059d6 <socket_cb+0x1de>
				printf("socket_cb: recv error!\r\n");
  4059c0:	482e      	ldr	r0, [pc, #184]	; (405a7c <socket_cb+0x284>)
  4059c2:	4b12      	ldr	r3, [pc, #72]	; (405a0c <socket_cb+0x214>)
  4059c4:	4798      	blx	r3
				close(tcp_client_socket);
  4059c6:	4c0f      	ldr	r4, [pc, #60]	; (405a04 <socket_cb+0x20c>)
  4059c8:	f994 0000 	ldrsb.w	r0, [r4]
  4059cc:	4b2a      	ldr	r3, [pc, #168]	; (405a78 <socket_cb+0x280>)
  4059ce:	4798      	blx	r3
				tcp_client_socket = -1;
  4059d0:	23ff      	movs	r3, #255	; 0xff
  4059d2:	7023      	strb	r3, [r4, #0]
}
  4059d4:	e71e      	b.n	405814 <socket_cb+0x1c>
				printf(pstrRecv->pu8Buffer);
  4059d6:	6810      	ldr	r0, [r2, #0]
  4059d8:	4d0c      	ldr	r5, [pc, #48]	; (405a0c <socket_cb+0x214>)
  4059da:	47a8      	blx	r5
				memset(gau8ReceivedBuffer, 0, sizeof(gau8ReceivedBuffer));
  4059dc:	4c0d      	ldr	r4, [pc, #52]	; (405a14 <socket_cb+0x21c>)
  4059de:	f44f 66af 	mov.w	r6, #1400	; 0x578
  4059e2:	4632      	mov	r2, r6
  4059e4:	2100      	movs	r1, #0
  4059e6:	4620      	mov	r0, r4
  4059e8:	4b0b      	ldr	r3, [pc, #44]	; (405a18 <socket_cb+0x220>)
  4059ea:	4798      	blx	r3
				recv(tcp_client_socket, &gau8ReceivedBuffer[0], MAIN_WIFI_M2M_BUFFER_SIZE, 0);
  4059ec:	2300      	movs	r3, #0
  4059ee:	4632      	mov	r2, r6
  4059f0:	4621      	mov	r1, r4
  4059f2:	4804      	ldr	r0, [pc, #16]	; (405a04 <socket_cb+0x20c>)
  4059f4:	f990 0000 	ldrsb.w	r0, [r0]
  4059f8:	4e10      	ldr	r6, [pc, #64]	; (405a3c <socket_cb+0x244>)
  4059fa:	47b0      	blx	r6
				printf(gau8ReceivedBuffer);
  4059fc:	4620      	mov	r0, r4
  4059fe:	47a8      	blx	r5
  405a00:	e708      	b.n	405814 <socket_cb+0x1c>
  405a02:	bf00      	nop
  405a04:	20400020 	.word	0x20400020
  405a08:	0040d2a4 	.word	0x0040d2a4
  405a0c:	00406161 	.word	0x00406161
  405a10:	2040c958 	.word	0x2040c958
  405a14:	2040c3e0 	.word	0x2040c3e0
  405a18:	004062bd 	.word	0x004062bd
  405a1c:	2040c3d8 	.word	0x2040c3d8
  405a20:	2040cba4 	.word	0x2040cba4
  405a24:	00400e35 	.word	0x00400e35
  405a28:	2040cba0 	.word	0x2040cba0
  405a2c:	2040cb2c 	.word	0x2040cb2c
  405a30:	0040d338 	.word	0x0040d338
  405a34:	00406581 	.word	0x00406581
  405a38:	00404675 	.word	0x00404675
  405a3c:	00404711 	.word	0x00404711
  405a40:	0040d398 	.word	0x0040d398
  405a44:	80080081 	.word	0x80080081
  405a48:	2040cba8 	.word	0x2040cba8
  405a4c:	0040d2b8 	.word	0x0040d2b8
  405a50:	004064f9 	.word	0x004064f9
  405a54:	2040cb30 	.word	0x2040cb30
  405a58:	2040cb98 	.word	0x2040cb98
  405a5c:	2040cb9c 	.word	0x2040cb9c
  405a60:	400e1860 	.word	0x400e1860
  405a64:	004004c7 	.word	0x004004c7
  405a68:	2040cb34 	.word	0x2040cb34
  405a6c:	0040d2f0 	.word	0x0040d2f0
  405a70:	0040d368 	.word	0x0040d368
  405a74:	0040d3a0 	.word	0x0040d3a0
  405a78:	004047b1 	.word	0x004047b1
  405a7c:	0040d3bc 	.word	0x0040d3bc

00405a80 <wifi_cb>:
{
  405a80:	b510      	push	{r4, lr}
  405a82:	b082      	sub	sp, #8
	switch (u8MsgType) {
  405a84:	282c      	cmp	r0, #44	; 0x2c
  405a86:	d003      	beq.n	405a90 <wifi_cb+0x10>
  405a88:	2832      	cmp	r0, #50	; 0x32
  405a8a:	d013      	beq.n	405ab4 <wifi_cb+0x34>
}
  405a8c:	b002      	add	sp, #8
  405a8e:	bd10      	pop	{r4, pc}
		if (pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
  405a90:	780b      	ldrb	r3, [r1, #0]
  405a92:	2b01      	cmp	r3, #1
  405a94:	d008      	beq.n	405aa8 <wifi_cb+0x28>
		} else if (pstrWifiState->u8CurrState == M2M_WIFI_DISCONNECTED) {
  405a96:	2b00      	cmp	r3, #0
  405a98:	d1f8      	bne.n	405a8c <wifi_cb+0xc>
			printf("wifi_cb: M2M_WIFI_DISCONNECTED\r\n");
  405a9a:	480d      	ldr	r0, [pc, #52]	; (405ad0 <wifi_cb+0x50>)
  405a9c:	4b0d      	ldr	r3, [pc, #52]	; (405ad4 <wifi_cb+0x54>)
  405a9e:	4798      	blx	r3
 			wifi_connected = 0;
  405aa0:	2200      	movs	r2, #0
  405aa2:	4b0d      	ldr	r3, [pc, #52]	; (405ad8 <wifi_cb+0x58>)
  405aa4:	701a      	strb	r2, [r3, #0]
  405aa6:	e7f1      	b.n	405a8c <wifi_cb+0xc>
			printf("wifi_cb: M2M_WIFI_CONNECTED\r\n");
  405aa8:	480c      	ldr	r0, [pc, #48]	; (405adc <wifi_cb+0x5c>)
  405aaa:	4b0a      	ldr	r3, [pc, #40]	; (405ad4 <wifi_cb+0x54>)
  405aac:	4798      	blx	r3
			m2m_wifi_request_dhcp_client();
  405aae:	4b0c      	ldr	r3, [pc, #48]	; (405ae0 <wifi_cb+0x60>)
  405ab0:	4798      	blx	r3
  405ab2:	e7eb      	b.n	405a8c <wifi_cb+0xc>
		printf("wifi_cb: IP address is %u.%u.%u.%u\r\n",
  405ab4:	788b      	ldrb	r3, [r1, #2]
  405ab6:	784a      	ldrb	r2, [r1, #1]
  405ab8:	7808      	ldrb	r0, [r1, #0]
  405aba:	78c9      	ldrb	r1, [r1, #3]
  405abc:	9100      	str	r1, [sp, #0]
  405abe:	4601      	mov	r1, r0
  405ac0:	4808      	ldr	r0, [pc, #32]	; (405ae4 <wifi_cb+0x64>)
  405ac2:	4c04      	ldr	r4, [pc, #16]	; (405ad4 <wifi_cb+0x54>)
  405ac4:	47a0      	blx	r4
		wifi_connected = M2M_WIFI_CONNECTED;
  405ac6:	2201      	movs	r2, #1
  405ac8:	4b03      	ldr	r3, [pc, #12]	; (405ad8 <wifi_cb+0x58>)
  405aca:	701a      	strb	r2, [r3, #0]
}
  405acc:	e7de      	b.n	405a8c <wifi_cb+0xc>
  405ace:	bf00      	nop
  405ad0:	0040d4f4 	.word	0x0040d4f4
  405ad4:	00406161 	.word	0x00406161
  405ad8:	2040c960 	.word	0x2040c960
  405adc:	0040d4d4 	.word	0x0040d4d4
  405ae0:	00403071 	.word	0x00403071
  405ae4:	0040d518 	.word	0x0040d518

00405ae8 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  405ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
  405aea:	b083      	sub	sp, #12
  405aec:	4605      	mov	r5, r0
  405aee:	460c      	mov	r4, r1
	uint32_t val = 0;
  405af0:	2300      	movs	r3, #0
  405af2:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  405af4:	4b2a      	ldr	r3, [pc, #168]	; (405ba0 <usart_serial_getchar+0xb8>)
  405af6:	4298      	cmp	r0, r3
  405af8:	d013      	beq.n	405b22 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  405afa:	4b2a      	ldr	r3, [pc, #168]	; (405ba4 <usart_serial_getchar+0xbc>)
  405afc:	4298      	cmp	r0, r3
  405afe:	d018      	beq.n	405b32 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  405b00:	4b29      	ldr	r3, [pc, #164]	; (405ba8 <usart_serial_getchar+0xc0>)
  405b02:	4298      	cmp	r0, r3
  405b04:	d01d      	beq.n	405b42 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  405b06:	4b29      	ldr	r3, [pc, #164]	; (405bac <usart_serial_getchar+0xc4>)
  405b08:	429d      	cmp	r5, r3
  405b0a:	d022      	beq.n	405b52 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  405b0c:	4b28      	ldr	r3, [pc, #160]	; (405bb0 <usart_serial_getchar+0xc8>)
  405b0e:	429d      	cmp	r5, r3
  405b10:	d027      	beq.n	405b62 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  405b12:	4b28      	ldr	r3, [pc, #160]	; (405bb4 <usart_serial_getchar+0xcc>)
  405b14:	429d      	cmp	r5, r3
  405b16:	d02e      	beq.n	405b76 <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  405b18:	4b27      	ldr	r3, [pc, #156]	; (405bb8 <usart_serial_getchar+0xd0>)
  405b1a:	429d      	cmp	r5, r3
  405b1c:	d035      	beq.n	405b8a <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  405b1e:	b003      	add	sp, #12
  405b20:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  405b22:	461f      	mov	r7, r3
  405b24:	4e25      	ldr	r6, [pc, #148]	; (405bbc <usart_serial_getchar+0xd4>)
  405b26:	4621      	mov	r1, r4
  405b28:	4638      	mov	r0, r7
  405b2a:	47b0      	blx	r6
  405b2c:	2800      	cmp	r0, #0
  405b2e:	d1fa      	bne.n	405b26 <usart_serial_getchar+0x3e>
  405b30:	e7e9      	b.n	405b06 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  405b32:	461f      	mov	r7, r3
  405b34:	4e21      	ldr	r6, [pc, #132]	; (405bbc <usart_serial_getchar+0xd4>)
  405b36:	4621      	mov	r1, r4
  405b38:	4638      	mov	r0, r7
  405b3a:	47b0      	blx	r6
  405b3c:	2800      	cmp	r0, #0
  405b3e:	d1fa      	bne.n	405b36 <usart_serial_getchar+0x4e>
  405b40:	e7e4      	b.n	405b0c <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  405b42:	461f      	mov	r7, r3
  405b44:	4e1d      	ldr	r6, [pc, #116]	; (405bbc <usart_serial_getchar+0xd4>)
  405b46:	4621      	mov	r1, r4
  405b48:	4638      	mov	r0, r7
  405b4a:	47b0      	blx	r6
  405b4c:	2800      	cmp	r0, #0
  405b4e:	d1fa      	bne.n	405b46 <usart_serial_getchar+0x5e>
  405b50:	e7df      	b.n	405b12 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  405b52:	461f      	mov	r7, r3
  405b54:	4e19      	ldr	r6, [pc, #100]	; (405bbc <usart_serial_getchar+0xd4>)
  405b56:	4621      	mov	r1, r4
  405b58:	4638      	mov	r0, r7
  405b5a:	47b0      	blx	r6
  405b5c:	2800      	cmp	r0, #0
  405b5e:	d1fa      	bne.n	405b56 <usart_serial_getchar+0x6e>
  405b60:	e7da      	b.n	405b18 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  405b62:	461e      	mov	r6, r3
  405b64:	4d16      	ldr	r5, [pc, #88]	; (405bc0 <usart_serial_getchar+0xd8>)
  405b66:	a901      	add	r1, sp, #4
  405b68:	4630      	mov	r0, r6
  405b6a:	47a8      	blx	r5
  405b6c:	2800      	cmp	r0, #0
  405b6e:	d1fa      	bne.n	405b66 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  405b70:	9b01      	ldr	r3, [sp, #4]
  405b72:	7023      	strb	r3, [r4, #0]
  405b74:	e7d3      	b.n	405b1e <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  405b76:	461e      	mov	r6, r3
  405b78:	4d11      	ldr	r5, [pc, #68]	; (405bc0 <usart_serial_getchar+0xd8>)
  405b7a:	a901      	add	r1, sp, #4
  405b7c:	4630      	mov	r0, r6
  405b7e:	47a8      	blx	r5
  405b80:	2800      	cmp	r0, #0
  405b82:	d1fa      	bne.n	405b7a <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  405b84:	9b01      	ldr	r3, [sp, #4]
  405b86:	7023      	strb	r3, [r4, #0]
  405b88:	e7c9      	b.n	405b1e <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  405b8a:	461e      	mov	r6, r3
  405b8c:	4d0c      	ldr	r5, [pc, #48]	; (405bc0 <usart_serial_getchar+0xd8>)
  405b8e:	a901      	add	r1, sp, #4
  405b90:	4630      	mov	r0, r6
  405b92:	47a8      	blx	r5
  405b94:	2800      	cmp	r0, #0
  405b96:	d1fa      	bne.n	405b8e <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  405b98:	9b01      	ldr	r3, [sp, #4]
  405b9a:	7023      	strb	r3, [r4, #0]
}
  405b9c:	e7bf      	b.n	405b1e <usart_serial_getchar+0x36>
  405b9e:	bf00      	nop
  405ba0:	400e0800 	.word	0x400e0800
  405ba4:	400e0a00 	.word	0x400e0a00
  405ba8:	400e1a00 	.word	0x400e1a00
  405bac:	400e1c00 	.word	0x400e1c00
  405bb0:	40024000 	.word	0x40024000
  405bb4:	40028000 	.word	0x40028000
  405bb8:	4002c000 	.word	0x4002c000
  405bbc:	00405329 	.word	0x00405329
  405bc0:	00405437 	.word	0x00405437

00405bc4 <usart_serial_putchar>:
{
  405bc4:	b570      	push	{r4, r5, r6, lr}
  405bc6:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  405bc8:	4b2a      	ldr	r3, [pc, #168]	; (405c74 <usart_serial_putchar+0xb0>)
  405bca:	4298      	cmp	r0, r3
  405bcc:	d013      	beq.n	405bf6 <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  405bce:	4b2a      	ldr	r3, [pc, #168]	; (405c78 <usart_serial_putchar+0xb4>)
  405bd0:	4298      	cmp	r0, r3
  405bd2:	d019      	beq.n	405c08 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  405bd4:	4b29      	ldr	r3, [pc, #164]	; (405c7c <usart_serial_putchar+0xb8>)
  405bd6:	4298      	cmp	r0, r3
  405bd8:	d01f      	beq.n	405c1a <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  405bda:	4b29      	ldr	r3, [pc, #164]	; (405c80 <usart_serial_putchar+0xbc>)
  405bdc:	4298      	cmp	r0, r3
  405bde:	d025      	beq.n	405c2c <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  405be0:	4b28      	ldr	r3, [pc, #160]	; (405c84 <usart_serial_putchar+0xc0>)
  405be2:	4298      	cmp	r0, r3
  405be4:	d02b      	beq.n	405c3e <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  405be6:	4b28      	ldr	r3, [pc, #160]	; (405c88 <usart_serial_putchar+0xc4>)
  405be8:	4298      	cmp	r0, r3
  405bea:	d031      	beq.n	405c50 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  405bec:	4b27      	ldr	r3, [pc, #156]	; (405c8c <usart_serial_putchar+0xc8>)
  405bee:	4298      	cmp	r0, r3
  405bf0:	d037      	beq.n	405c62 <usart_serial_putchar+0x9e>
	return 0;
  405bf2:	2000      	movs	r0, #0
}
  405bf4:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  405bf6:	461e      	mov	r6, r3
  405bf8:	4d25      	ldr	r5, [pc, #148]	; (405c90 <usart_serial_putchar+0xcc>)
  405bfa:	4621      	mov	r1, r4
  405bfc:	4630      	mov	r0, r6
  405bfe:	47a8      	blx	r5
  405c00:	2800      	cmp	r0, #0
  405c02:	d1fa      	bne.n	405bfa <usart_serial_putchar+0x36>
		return 1;
  405c04:	2001      	movs	r0, #1
  405c06:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  405c08:	461e      	mov	r6, r3
  405c0a:	4d21      	ldr	r5, [pc, #132]	; (405c90 <usart_serial_putchar+0xcc>)
  405c0c:	4621      	mov	r1, r4
  405c0e:	4630      	mov	r0, r6
  405c10:	47a8      	blx	r5
  405c12:	2800      	cmp	r0, #0
  405c14:	d1fa      	bne.n	405c0c <usart_serial_putchar+0x48>
		return 1;
  405c16:	2001      	movs	r0, #1
  405c18:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  405c1a:	461e      	mov	r6, r3
  405c1c:	4d1c      	ldr	r5, [pc, #112]	; (405c90 <usart_serial_putchar+0xcc>)
  405c1e:	4621      	mov	r1, r4
  405c20:	4630      	mov	r0, r6
  405c22:	47a8      	blx	r5
  405c24:	2800      	cmp	r0, #0
  405c26:	d1fa      	bne.n	405c1e <usart_serial_putchar+0x5a>
		return 1;
  405c28:	2001      	movs	r0, #1
  405c2a:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  405c2c:	461e      	mov	r6, r3
  405c2e:	4d18      	ldr	r5, [pc, #96]	; (405c90 <usart_serial_putchar+0xcc>)
  405c30:	4621      	mov	r1, r4
  405c32:	4630      	mov	r0, r6
  405c34:	47a8      	blx	r5
  405c36:	2800      	cmp	r0, #0
  405c38:	d1fa      	bne.n	405c30 <usart_serial_putchar+0x6c>
		return 1;
  405c3a:	2001      	movs	r0, #1
  405c3c:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  405c3e:	461e      	mov	r6, r3
  405c40:	4d14      	ldr	r5, [pc, #80]	; (405c94 <usart_serial_putchar+0xd0>)
  405c42:	4621      	mov	r1, r4
  405c44:	4630      	mov	r0, r6
  405c46:	47a8      	blx	r5
  405c48:	2800      	cmp	r0, #0
  405c4a:	d1fa      	bne.n	405c42 <usart_serial_putchar+0x7e>
		return 1;
  405c4c:	2001      	movs	r0, #1
  405c4e:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  405c50:	461e      	mov	r6, r3
  405c52:	4d10      	ldr	r5, [pc, #64]	; (405c94 <usart_serial_putchar+0xd0>)
  405c54:	4621      	mov	r1, r4
  405c56:	4630      	mov	r0, r6
  405c58:	47a8      	blx	r5
  405c5a:	2800      	cmp	r0, #0
  405c5c:	d1fa      	bne.n	405c54 <usart_serial_putchar+0x90>
		return 1;
  405c5e:	2001      	movs	r0, #1
  405c60:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  405c62:	461e      	mov	r6, r3
  405c64:	4d0b      	ldr	r5, [pc, #44]	; (405c94 <usart_serial_putchar+0xd0>)
  405c66:	4621      	mov	r1, r4
  405c68:	4630      	mov	r0, r6
  405c6a:	47a8      	blx	r5
  405c6c:	2800      	cmp	r0, #0
  405c6e:	d1fa      	bne.n	405c66 <usart_serial_putchar+0xa2>
		return 1;
  405c70:	2001      	movs	r0, #1
  405c72:	bd70      	pop	{r4, r5, r6, pc}
  405c74:	400e0800 	.word	0x400e0800
  405c78:	400e0a00 	.word	0x400e0a00
  405c7c:	400e1a00 	.word	0x400e1a00
  405c80:	400e1c00 	.word	0x400e1c00
  405c84:	40024000 	.word	0x40024000
  405c88:	40028000 	.word	0x40028000
  405c8c:	4002c000 	.word	0x4002c000
  405c90:	00405317 	.word	0x00405317
  405c94:	00405421 	.word	0x00405421

00405c98 <vApplicationStackOverflowHook>:
{
  405c98:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  405c9a:	460a      	mov	r2, r1
  405c9c:	4601      	mov	r1, r0
  405c9e:	4802      	ldr	r0, [pc, #8]	; (405ca8 <vApplicationStackOverflowHook+0x10>)
  405ca0:	4b02      	ldr	r3, [pc, #8]	; (405cac <vApplicationStackOverflowHook+0x14>)
  405ca2:	4798      	blx	r3
  405ca4:	e7fe      	b.n	405ca4 <vApplicationStackOverflowHook+0xc>
  405ca6:	bf00      	nop
  405ca8:	0040d4bc 	.word	0x0040d4bc
  405cac:	00406161 	.word	0x00406161

00405cb0 <vApplicationTickHook>:
{
  405cb0:	4770      	bx	lr

00405cb2 <vApplicationMallocFailedHook>:
{
  405cb2:	4770      	bx	lr

00405cb4 <io_init>:
{
  405cb4:	b530      	push	{r4, r5, lr}
  405cb6:	b083      	sub	sp, #12
	pmc_enable_periph_clk(BUT2_PIO_ID);
  405cb8:	200a      	movs	r0, #10
  405cba:	4b12      	ldr	r3, [pc, #72]	; (405d04 <io_init+0x50>)
  405cbc:	4798      	blx	r3
	pio_configure(BUT2_PIO, PIO_INPUT, BUT2_PIO_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  405cbe:	4c12      	ldr	r4, [pc, #72]	; (405d08 <io_init+0x54>)
  405cc0:	2309      	movs	r3, #9
  405cc2:	f44f 6200 	mov.w	r2, #2048	; 0x800
  405cc6:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  405cca:	4620      	mov	r0, r4
  405ccc:	4d0f      	ldr	r5, [pc, #60]	; (405d0c <io_init+0x58>)
  405cce:	47a8      	blx	r5
	pio_handler_set(BUT2_PIO, BUT2_PIO_ID, BUT2_PIO_IDX_MASK, PIO_IT_FALL_EDGE,	but_callback2);
  405cd0:	4b0f      	ldr	r3, [pc, #60]	; (405d10 <io_init+0x5c>)
  405cd2:	9300      	str	r3, [sp, #0]
  405cd4:	2350      	movs	r3, #80	; 0x50
  405cd6:	f44f 6200 	mov.w	r2, #2048	; 0x800
  405cda:	210a      	movs	r1, #10
  405cdc:	4620      	mov	r0, r4
  405cde:	4d0d      	ldr	r5, [pc, #52]	; (405d14 <io_init+0x60>)
  405ce0:	47a8      	blx	r5
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  405ce2:	4b0d      	ldr	r3, [pc, #52]	; (405d18 <io_init+0x64>)
  405ce4:	f44f 6280 	mov.w	r2, #1024	; 0x400
  405ce8:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  405cea:	22a0      	movs	r2, #160	; 0xa0
  405cec:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
	pio_enable_interrupt(BUT2_PIO, BUT2_PIO_IDX_MASK);
  405cf0:	f44f 6100 	mov.w	r1, #2048	; 0x800
  405cf4:	4620      	mov	r0, r4
  405cf6:	4b09      	ldr	r3, [pc, #36]	; (405d1c <io_init+0x68>)
  405cf8:	4798      	blx	r3
	pio_get_interrupt_status(BUT2_PIO);
  405cfa:	4620      	mov	r0, r4
  405cfc:	4b08      	ldr	r3, [pc, #32]	; (405d20 <io_init+0x6c>)
  405cfe:	4798      	blx	r3
}
  405d00:	b003      	add	sp, #12
  405d02:	bd30      	pop	{r4, r5, pc}
  405d04:	00405171 	.word	0x00405171
  405d08:	400e0e00 	.word	0x400e0e00
  405d0c:	00404ca5 	.word	0x00404ca5
  405d10:	00405719 	.word	0x00405719
  405d14:	00404ef9 	.word	0x00404ef9
  405d18:	e000e100 	.word	0xe000e100
  405d1c:	00404d67 	.word	0x00404d67
  405d20:	00404d6f 	.word	0x00404d6f

00405d24 <RTC_init>:
void RTC_init(void){
  405d24:	b530      	push	{r4, r5, lr}
  405d26:	b083      	sub	sp, #12
	pmc_enable_periph_clk(ID_RTC);
  405d28:	2002      	movs	r0, #2
  405d2a:	4b12      	ldr	r3, [pc, #72]	; (405d74 <RTC_init+0x50>)
  405d2c:	4798      	blx	r3
	rtc_set_hour_mode(RTC, 0);
  405d2e:	4c12      	ldr	r4, [pc, #72]	; (405d78 <RTC_init+0x54>)
  405d30:	2100      	movs	r1, #0
  405d32:	4620      	mov	r0, r4
  405d34:	4b11      	ldr	r3, [pc, #68]	; (405d7c <RTC_init+0x58>)
  405d36:	4798      	blx	r3
	rtc_set_date(RTC, 2019, 1, 1, 1);
  405d38:	2201      	movs	r2, #1
  405d3a:	9200      	str	r2, [sp, #0]
  405d3c:	4613      	mov	r3, r2
  405d3e:	f240 71e3 	movw	r1, #2019	; 0x7e3
  405d42:	4620      	mov	r0, r4
  405d44:	4d0e      	ldr	r5, [pc, #56]	; (405d80 <RTC_init+0x5c>)
  405d46:	47a8      	blx	r5
	rtc_set_time(RTC, HOUR, MINUTE, SECOND);
  405d48:	2300      	movs	r3, #0
  405d4a:	2225      	movs	r2, #37	; 0x25
  405d4c:	210d      	movs	r1, #13
  405d4e:	4620      	mov	r0, r4
  405d50:	4d0c      	ldr	r5, [pc, #48]	; (405d84 <RTC_init+0x60>)
  405d52:	47a8      	blx	r5
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  405d54:	4b0c      	ldr	r3, [pc, #48]	; (405d88 <RTC_init+0x64>)
  405d56:	2104      	movs	r1, #4
  405d58:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  405d5c:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  405d60:	22a0      	movs	r2, #160	; 0xa0
  405d62:	f883 2302 	strb.w	r2, [r3, #770]	; 0x302
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  405d66:	6019      	str	r1, [r3, #0]
	rtc_enable_interrupt(RTC,  RTC_IER_SECEN);
  405d68:	4620      	mov	r0, r4
  405d6a:	4b08      	ldr	r3, [pc, #32]	; (405d8c <RTC_init+0x68>)
  405d6c:	4798      	blx	r3
}
  405d6e:	b003      	add	sp, #12
  405d70:	bd30      	pop	{r4, r5, pc}
  405d72:	bf00      	nop
  405d74:	00405171 	.word	0x00405171
  405d78:	400e1860 	.word	0x400e1860
  405d7c:	004004ad 	.word	0x004004ad
  405d80:	004005b1 	.word	0x004005b1
  405d84:	00400521 	.word	0x00400521
  405d88:	e000e100 	.word	0xe000e100
  405d8c:	004004c3 	.word	0x004004c3

00405d90 <RTC_Handler>:
void RTC_Handler(void){
  405d90:	b538      	push	{r3, r4, r5, lr}
	uint32_t ul_status = rtc_get_status(RTC);
  405d92:	4814      	ldr	r0, [pc, #80]	; (405de4 <RTC_Handler+0x54>)
  405d94:	4b14      	ldr	r3, [pc, #80]	; (405de8 <RTC_Handler+0x58>)
  405d96:	4798      	blx	r3
  405d98:	4604      	mov	r4, r0
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
  405d9a:	f010 0f04 	tst.w	r0, #4
  405d9e:	d111      	bne.n	405dc4 <RTC_Handler+0x34>
	if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  405da0:	f014 0f02 	tst.w	r4, #2
  405da4:	d118      	bne.n	405dd8 <RTC_Handler+0x48>
	rtc_clear_status(RTC, RTC_SCCR_ACKCLR);
  405da6:	4d0f      	ldr	r5, [pc, #60]	; (405de4 <RTC_Handler+0x54>)
  405da8:	2101      	movs	r1, #1
  405daa:	4628      	mov	r0, r5
  405dac:	4c0f      	ldr	r4, [pc, #60]	; (405dec <RTC_Handler+0x5c>)
  405dae:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TIMCLR);
  405db0:	2108      	movs	r1, #8
  405db2:	4628      	mov	r0, r5
  405db4:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_CALCLR);
  405db6:	2110      	movs	r1, #16
  405db8:	4628      	mov	r0, r5
  405dba:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TDERRCLR);
  405dbc:	2120      	movs	r1, #32
  405dbe:	4628      	mov	r0, r5
  405dc0:	47a0      	blx	r4
  405dc2:	bd38      	pop	{r3, r4, r5, pc}
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  405dc4:	2104      	movs	r1, #4
  405dc6:	4807      	ldr	r0, [pc, #28]	; (405de4 <RTC_Handler+0x54>)
  405dc8:	4b08      	ldr	r3, [pc, #32]	; (405dec <RTC_Handler+0x5c>)
  405dca:	4798      	blx	r3
		xSemaphoreGiveFromISR(xSemaphoreRTC, 0);
  405dcc:	2100      	movs	r1, #0
  405dce:	4b08      	ldr	r3, [pc, #32]	; (405df0 <RTC_Handler+0x60>)
  405dd0:	6818      	ldr	r0, [r3, #0]
  405dd2:	4b08      	ldr	r3, [pc, #32]	; (405df4 <RTC_Handler+0x64>)
  405dd4:	4798      	blx	r3
  405dd6:	e7e3      	b.n	405da0 <RTC_Handler+0x10>
		rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  405dd8:	2102      	movs	r1, #2
  405dda:	4802      	ldr	r0, [pc, #8]	; (405de4 <RTC_Handler+0x54>)
  405ddc:	4b03      	ldr	r3, [pc, #12]	; (405dec <RTC_Handler+0x5c>)
  405dde:	4798      	blx	r3
  405de0:	e7e1      	b.n	405da6 <RTC_Handler+0x16>
  405de2:	bf00      	nop
  405de4:	400e1860 	.word	0x400e1860
  405de8:	00400669 	.word	0x00400669
  405dec:	0040066d 	.word	0x0040066d
  405df0:	2040cba0 	.word	0x2040cba0
  405df4:	00400db5 	.word	0x00400db5

00405df8 <inet_aton>:
{
  405df8:	b4f0      	push	{r4, r5, r6, r7}
  405dfa:	3801      	subs	r0, #1
  register u_long acc = 0, addr = 0;
  405dfc:	2400      	movs	r4, #0
  405dfe:	4622      	mov	r2, r4
  int dots = 0;
  405e00:	4625      	mov	r5, r4
	        acc = 0;
  405e02:	4626      	mov	r6, r4
  405e04:	e011      	b.n	405e2a <inet_aton+0x32>
	  switch (cc) {
  405e06:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
  405e0a:	2f09      	cmp	r7, #9
  405e0c:	d814      	bhi.n	405e38 <inet_aton+0x40>
	        acc = acc * 10 + (cc - '0');
  405e0e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  405e12:	eb07 0242 	add.w	r2, r7, r2, lsl #1
	        break;
  405e16:	e007      	b.n	405e28 <inet_aton+0x30>
	        if (++dots > 3) {
  405e18:	3501      	adds	r5, #1
  405e1a:	2d03      	cmp	r5, #3
  405e1c:	dc24      	bgt.n	405e68 <inet_aton+0x70>
	        if (acc > 255) {
  405e1e:	2aff      	cmp	r2, #255	; 0xff
  405e20:	d824      	bhi.n	405e6c <inet_aton+0x74>
	        addr = addr << 8 | acc;
  405e22:	ea42 2404 	orr.w	r4, r2, r4, lsl #8
	        acc = 0;
  405e26:	4632      	mov	r2, r6
  } while (*cp++) ;
  405e28:	b14b      	cbz	r3, 405e3e <inet_aton+0x46>
	  register char cc = *cp;
  405e2a:	f810 3f01 	ldrb.w	r3, [r0, #1]!
	  switch (cc) {
  405e2e:	2b2e      	cmp	r3, #46	; 0x2e
  405e30:	d0f2      	beq.n	405e18 <inet_aton+0x20>
  405e32:	d8e8      	bhi.n	405e06 <inet_aton+0xe>
  405e34:	2b00      	cmp	r3, #0
  405e36:	d0f2      	beq.n	405e1e <inet_aton+0x26>
	        return 0;
  405e38:	2000      	movs	r0, #0
}
  405e3a:	bcf0      	pop	{r4, r5, r6, r7}
  405e3c:	4770      	bx	lr
  if (dots < 3) {
  405e3e:	2d02      	cmp	r5, #2
  405e40:	dc03      	bgt.n	405e4a <inet_aton+0x52>
	  addr <<= 8 * (3 - dots) ;
  405e42:	f1c5 0303 	rsb	r3, r5, #3
  405e46:	00db      	lsls	r3, r3, #3
  405e48:	409c      	lsls	r4, r3
  if (ap) {
  405e4a:	b189      	cbz	r1, 405e70 <inet_aton+0x78>
	  ap->s_addr = _htonl(addr);
  405e4c:	0e23      	lsrs	r3, r4, #24
  405e4e:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
  405e52:	0222      	lsls	r2, r4, #8
  405e54:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
  405e58:	431a      	orrs	r2, r3
  405e5a:	0a23      	lsrs	r3, r4, #8
  405e5c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
  405e60:	4313      	orrs	r3, r2
  405e62:	600b      	str	r3, [r1, #0]
  return 1;    
  405e64:	2001      	movs	r0, #1
  405e66:	e7e8      	b.n	405e3a <inet_aton+0x42>
		    return 0;
  405e68:	2000      	movs	r0, #0
  405e6a:	e7e6      	b.n	405e3a <inet_aton+0x42>
		    return 0;
  405e6c:	2000      	movs	r0, #0
  405e6e:	e7e4      	b.n	405e3a <inet_aton+0x42>
  return 1;    
  405e70:	2001      	movs	r0, #1
  405e72:	e7e2      	b.n	405e3a <inet_aton+0x42>

00405e74 <task_wifi>:
	}
}

static void task_wifi(void *pvParameters) {
  405e74:	b570      	push	{r4, r5, r6, lr}
  405e76:	b08c      	sub	sp, #48	; 0x30
	xQueueAfec = xQueueCreate( 10, sizeof( uint32_t ) );
  405e78:	2200      	movs	r2, #0
  405e7a:	2104      	movs	r1, #4
  405e7c:	200a      	movs	r0, #10
  405e7e:	4c3d      	ldr	r4, [pc, #244]	; (405f74 <task_wifi+0x100>)
  405e80:	47a0      	blx	r4
  405e82:	4b3d      	ldr	r3, [pc, #244]	; (405f78 <task_wifi+0x104>)
  405e84:	6018      	str	r0, [r3, #0]
	xSemaphoreRTC = xSemaphoreCreateBinary();
  405e86:	2203      	movs	r2, #3
  405e88:	2100      	movs	r1, #0
  405e8a:	2001      	movs	r0, #1
  405e8c:	47a0      	blx	r4
  405e8e:	4b3b      	ldr	r3, [pc, #236]	; (405f7c <task_wifi+0x108>)
  405e90:	6018      	str	r0, [r3, #0]
	xSemaphoreBut = xSemaphoreCreateBinary();
  405e92:	2203      	movs	r2, #3
  405e94:	2100      	movs	r1, #0
  405e96:	2001      	movs	r0, #1
  405e98:	47a0      	blx	r4
  405e9a:	4b39      	ldr	r3, [pc, #228]	; (405f80 <task_wifi+0x10c>)
  405e9c:	6018      	str	r0, [r3, #0]
	tstrWifiInitParam param;
	int8_t ret;
	uint8_t mac_addr[6];
	uint8_t u8IsMacAddrValid;
	struct sockaddr_in addr_in;
	io_init();
  405e9e:	4b39      	ldr	r3, [pc, #228]	; (405f84 <task_wifi+0x110>)
  405ea0:	4798      	blx	r3
	/* Initialize the BSP. */
	nm_bsp_init();
  405ea2:	4b39      	ldr	r3, [pc, #228]	; (405f88 <task_wifi+0x114>)
  405ea4:	4798      	blx	r3
	RTC_init();
  405ea6:	4b39      	ldr	r3, [pc, #228]	; (405f8c <task_wifi+0x118>)
  405ea8:	4798      	blx	r3
	/* Initialize Wi-Fi parameters structure. */
	memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));
  405eaa:	2300      	movs	r3, #0
  405eac:	9307      	str	r3, [sp, #28]
  405eae:	9308      	str	r3, [sp, #32]
  405eb0:	9309      	str	r3, [sp, #36]	; 0x24
  405eb2:	930a      	str	r3, [sp, #40]	; 0x28
  405eb4:	930b      	str	r3, [sp, #44]	; 0x2c

	/* Initialize Wi-Fi driver with data and status callbacks. */
	param.pfAppWifiCb = wifi_cb;
  405eb6:	4b36      	ldr	r3, [pc, #216]	; (405f90 <task_wifi+0x11c>)
  405eb8:	9306      	str	r3, [sp, #24]
	ret = m2m_wifi_init(&param);
  405eba:	a806      	add	r0, sp, #24
  405ebc:	4b35      	ldr	r3, [pc, #212]	; (405f94 <task_wifi+0x120>)
  405ebe:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  405ec0:	b120      	cbz	r0, 405ecc <task_wifi+0x58>
  405ec2:	4601      	mov	r1, r0
		printf("main: m2m_wifi_init call error!(%d)\r\n", ret);
  405ec4:	4834      	ldr	r0, [pc, #208]	; (405f98 <task_wifi+0x124>)
  405ec6:	4b35      	ldr	r3, [pc, #212]	; (405f9c <task_wifi+0x128>)
  405ec8:	4798      	blx	r3
  405eca:	e7fe      	b.n	405eca <task_wifi+0x56>
		while (1) {
		}
	}
	
	/* Initialize socket module. */
	socketInit();
  405ecc:	4b34      	ldr	r3, [pc, #208]	; (405fa0 <task_wifi+0x12c>)
  405ece:	4798      	blx	r3

	/* Register socket callback function. */
	registerSocketCallback(socket_cb, resolve_cb);
  405ed0:	4934      	ldr	r1, [pc, #208]	; (405fa4 <task_wifi+0x130>)
  405ed2:	4835      	ldr	r0, [pc, #212]	; (405fa8 <task_wifi+0x134>)
  405ed4:	4b35      	ldr	r3, [pc, #212]	; (405fac <task_wifi+0x138>)
  405ed6:	4798      	blx	r3

	/* Connect to router. */
	printf("main: connecting to WiFi AP %s...\r\n", (char *)MAIN_WLAN_SSID);
  405ed8:	4d35      	ldr	r5, [pc, #212]	; (405fb0 <task_wifi+0x13c>)
  405eda:	4629      	mov	r1, r5
  405edc:	4835      	ldr	r0, [pc, #212]	; (405fb4 <task_wifi+0x140>)
  405ede:	4c2f      	ldr	r4, [pc, #188]	; (405f9c <task_wifi+0x128>)
  405ee0:	47a0      	blx	r4
	m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID), MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
  405ee2:	23ff      	movs	r3, #255	; 0xff
  405ee4:	9300      	str	r3, [sp, #0]
  405ee6:	4b34      	ldr	r3, [pc, #208]	; (405fb8 <task_wifi+0x144>)
  405ee8:	2202      	movs	r2, #2
  405eea:	210a      	movs	r1, #10
  405eec:	4628      	mov	r0, r5
  405eee:	4d33      	ldr	r5, [pc, #204]	; (405fbc <task_wifi+0x148>)
  405ef0:	47a8      	blx	r5

	addr_in.sin_family = AF_INET;
  405ef2:	2302      	movs	r3, #2
  405ef4:	f8ad 3008 	strh.w	r3, [sp, #8]
	addr_in.sin_port = _htons(MAIN_SERVER_PORT);
  405ef8:	f648 0313 	movw	r3, #34835	; 0x8813
  405efc:	f8ad 300a 	strh.w	r3, [sp, #10]
	inet_aton(MAIN_SERVER_NAME, &addr_in.sin_addr);
  405f00:	a903      	add	r1, sp, #12
  405f02:	482f      	ldr	r0, [pc, #188]	; (405fc0 <task_wifi+0x14c>)
  405f04:	4b2f      	ldr	r3, [pc, #188]	; (405fc4 <task_wifi+0x150>)
  405f06:	4798      	blx	r3
	printf("Inet aton : %d", addr_in.sin_addr);
  405f08:	9903      	ldr	r1, [sp, #12]
  405f0a:	482f      	ldr	r0, [pc, #188]	; (405fc8 <task_wifi+0x154>)
  405f0c:	47a0      	blx	r4
	
  while(1){
	  m2m_wifi_handle_events(NULL);
  405f0e:	4d2f      	ldr	r5, [pc, #188]	; (405fcc <task_wifi+0x158>)
	  
	  if (wifi_connected == M2M_WIFI_CONNECTED) {
  405f10:	4c2f      	ldr	r4, [pc, #188]	; (405fd0 <task_wifi+0x15c>)
		  /* Open client socket. */
		  if (tcp_client_socket < 0) {
  405f12:	4e30      	ldr	r6, [pc, #192]	; (405fd4 <task_wifi+0x160>)
  405f14:	e002      	b.n	405f1c <task_wifi+0xa8>
			  printf("socket init \n");
			  if ((tcp_client_socket = socket(AF_INET, SOCK_STREAM, 0)) < 0) {
				  printf("main: failed to create TCP client socket error!\r\n");
  405f16:	4830      	ldr	r0, [pc, #192]	; (405fd8 <task_wifi+0x164>)
  405f18:	4b20      	ldr	r3, [pc, #128]	; (405f9c <task_wifi+0x128>)
  405f1a:	4798      	blx	r3
	  m2m_wifi_handle_events(NULL);
  405f1c:	2000      	movs	r0, #0
  405f1e:	47a8      	blx	r5
	  if (wifi_connected == M2M_WIFI_CONNECTED) {
  405f20:	7823      	ldrb	r3, [r4, #0]
  405f22:	2b01      	cmp	r3, #1
  405f24:	d1fa      	bne.n	405f1c <task_wifi+0xa8>
		  if (tcp_client_socket < 0) {
  405f26:	f996 3000 	ldrsb.w	r3, [r6]
  405f2a:	2b00      	cmp	r3, #0
  405f2c:	daf6      	bge.n	405f1c <task_wifi+0xa8>
			  printf("socket init \n");
  405f2e:	482b      	ldr	r0, [pc, #172]	; (405fdc <task_wifi+0x168>)
  405f30:	4b1a      	ldr	r3, [pc, #104]	; (405f9c <task_wifi+0x128>)
  405f32:	4798      	blx	r3
			  if ((tcp_client_socket = socket(AF_INET, SOCK_STREAM, 0)) < 0) {
  405f34:	2200      	movs	r2, #0
  405f36:	2101      	movs	r1, #1
  405f38:	2002      	movs	r0, #2
  405f3a:	4b29      	ldr	r3, [pc, #164]	; (405fe0 <task_wifi+0x16c>)
  405f3c:	4798      	blx	r3
  405f3e:	7030      	strb	r0, [r6, #0]
  405f40:	2800      	cmp	r0, #0
  405f42:	dbe8      	blt.n	405f16 <task_wifi+0xa2>
				  continue;
			  }

			  /* Connect server */
			  printf("socket connecting\n");
  405f44:	4827      	ldr	r0, [pc, #156]	; (405fe4 <task_wifi+0x170>)
  405f46:	4b15      	ldr	r3, [pc, #84]	; (405f9c <task_wifi+0x128>)
  405f48:	4798      	blx	r3
			  
			  if (connect(tcp_client_socket, (struct sockaddr *)&addr_in, sizeof(struct sockaddr_in)) != SOCK_ERR_NO_ERROR) {
  405f4a:	2210      	movs	r2, #16
  405f4c:	a902      	add	r1, sp, #8
  405f4e:	f996 0000 	ldrsb.w	r0, [r6]
  405f52:	4b25      	ldr	r3, [pc, #148]	; (405fe8 <task_wifi+0x174>)
  405f54:	4798      	blx	r3
  405f56:	b918      	cbnz	r0, 405f60 <task_wifi+0xec>
				  close(tcp_client_socket);
				  tcp_client_socket = -1;
				  printf("error\n");
				  }else{
				  gbTcpConnection = true;
  405f58:	2201      	movs	r2, #1
  405f5a:	4b24      	ldr	r3, [pc, #144]	; (405fec <task_wifi+0x178>)
  405f5c:	701a      	strb	r2, [r3, #0]
  405f5e:	e7dd      	b.n	405f1c <task_wifi+0xa8>
				  close(tcp_client_socket);
  405f60:	f996 0000 	ldrsb.w	r0, [r6]
  405f64:	4b22      	ldr	r3, [pc, #136]	; (405ff0 <task_wifi+0x17c>)
  405f66:	4798      	blx	r3
				  tcp_client_socket = -1;
  405f68:	23ff      	movs	r3, #255	; 0xff
  405f6a:	7033      	strb	r3, [r6, #0]
				  printf("error\n");
  405f6c:	4821      	ldr	r0, [pc, #132]	; (405ff4 <task_wifi+0x180>)
  405f6e:	4b0b      	ldr	r3, [pc, #44]	; (405f9c <task_wifi+0x128>)
  405f70:	4798      	blx	r3
  405f72:	e7d3      	b.n	405f1c <task_wifi+0xa8>
  405f74:	00400b69 	.word	0x00400b69
  405f78:	2040cba4 	.word	0x2040cba4
  405f7c:	2040cba0 	.word	0x2040cba0
  405f80:	2040cb2c 	.word	0x2040cb2c
  405f84:	00405cb5 	.word	0x00405cb5
  405f88:	00401ebd 	.word	0x00401ebd
  405f8c:	00405d25 	.word	0x00405d25
  405f90:	00405a81 	.word	0x00405a81
  405f94:	00402cfd 	.word	0x00402cfd
  405f98:	0040d3d8 	.word	0x0040d3d8
  405f9c:	00406161 	.word	0x00406161
  405fa0:	004044ad 	.word	0x004044ad
  405fa4:	004056e9 	.word	0x004056e9
  405fa8:	004057f9 	.word	0x004057f9
  405fac:	004044f1 	.word	0x004044f1
  405fb0:	0040d400 	.word	0x0040d400
  405fb4:	0040d40c 	.word	0x0040d40c
  405fb8:	0040d430 	.word	0x0040d430
  405fbc:	00403055 	.word	0x00403055
  405fc0:	0040d43c 	.word	0x0040d43c
  405fc4:	00405df9 	.word	0x00405df9
  405fc8:	0040d44c 	.word	0x0040d44c
  405fcc:	00402df9 	.word	0x00402df9
  405fd0:	2040c960 	.word	0x2040c960
  405fd4:	20400020 	.word	0x20400020
  405fd8:	0040d46c 	.word	0x0040d46c
  405fdc:	0040d45c 	.word	0x0040d45c
  405fe0:	00404505 	.word	0x00404505
  405fe4:	0040d4a0 	.word	0x0040d4a0
  405fe8:	004045e5 	.word	0x004045e5
  405fec:	2040c958 	.word	0x2040c958
  405ff0:	004047b1 	.word	0x004047b1
  405ff4:	0040d4b4 	.word	0x0040d4b4

00405ff8 <main>:
 * Initialize system, UART console, network then start weather client.
 *
 * \return Program return value.
 */
int main(void)
{
  405ff8:	b580      	push	{r7, lr}
  405ffa:	b08a      	sub	sp, #40	; 0x28
	/* Initialize the board. */
	sysclk_init();
  405ffc:	4b2b      	ldr	r3, [pc, #172]	; (4060ac <main+0xb4>)
  405ffe:	4798      	blx	r3
	board_init();
  406000:	4b2b      	ldr	r3, [pc, #172]	; (4060b0 <main+0xb8>)
  406002:	4798      	blx	r3
  406004:	200e      	movs	r0, #14
  406006:	4f2b      	ldr	r7, [pc, #172]	; (4060b4 <main+0xbc>)
  406008:	47b8      	blx	r7
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  40600a:	4d2b      	ldr	r5, [pc, #172]	; (4060b8 <main+0xc0>)
  40600c:	4b2b      	ldr	r3, [pc, #172]	; (4060bc <main+0xc4>)
  40600e:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  406010:	4a2b      	ldr	r2, [pc, #172]	; (4060c0 <main+0xc8>)
  406012:	4b2c      	ldr	r3, [pc, #176]	; (4060c4 <main+0xcc>)
  406014:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  406016:	4a2c      	ldr	r2, [pc, #176]	; (4060c8 <main+0xd0>)
  406018:	4b2c      	ldr	r3, [pc, #176]	; (4060cc <main+0xd4>)
  40601a:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  40601c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  406020:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  406022:	23c0      	movs	r3, #192	; 0xc0
  406024:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  406026:	f44f 6600 	mov.w	r6, #2048	; 0x800
  40602a:	9606      	str	r6, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  40602c:	2400      	movs	r4, #0
  40602e:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  406030:	9408      	str	r4, [sp, #32]
  406032:	200e      	movs	r0, #14
  406034:	47b8      	blx	r7
		usart_init_rs232(p_usart, &usart_settings,
  406036:	4a26      	ldr	r2, [pc, #152]	; (4060d0 <main+0xd8>)
  406038:	a904      	add	r1, sp, #16
  40603a:	4628      	mov	r0, r5
  40603c:	4b25      	ldr	r3, [pc, #148]	; (4060d4 <main+0xdc>)
  40603e:	4798      	blx	r3
		usart_enable_tx(p_usart);
  406040:	4628      	mov	r0, r5
  406042:	4b25      	ldr	r3, [pc, #148]	; (4060d8 <main+0xe0>)
  406044:	4798      	blx	r3
		usart_enable_rx(p_usart);
  406046:	4628      	mov	r0, r5
  406048:	4b24      	ldr	r3, [pc, #144]	; (4060dc <main+0xe4>)
  40604a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  40604c:	4f24      	ldr	r7, [pc, #144]	; (4060e0 <main+0xe8>)
  40604e:	683b      	ldr	r3, [r7, #0]
  406050:	4621      	mov	r1, r4
  406052:	6898      	ldr	r0, [r3, #8]
  406054:	4d23      	ldr	r5, [pc, #140]	; (4060e4 <main+0xec>)
  406056:	47a8      	blx	r5
	setbuf(stdin, NULL);
  406058:	683b      	ldr	r3, [r7, #0]
  40605a:	4621      	mov	r1, r4
  40605c:	6858      	ldr	r0, [r3, #4]
  40605e:	47a8      	blx	r5

	/* Initialize the UART console. */
	configure_console();
	printf(STRING_HEADER);
  406060:	4821      	ldr	r0, [pc, #132]	; (4060e8 <main+0xf0>)
  406062:	4b22      	ldr	r3, [pc, #136]	; (4060ec <main+0xf4>)
  406064:	4798      	blx	r3
	
	
	if (xTaskCreate(task_wifi, "Wifi", TASK_WIFI_STACK_SIZE, NULL,TASK_WIFI_STACK_PRIORITY, NULL) != pdPASS) {
  406066:	9403      	str	r4, [sp, #12]
  406068:	9402      	str	r4, [sp, #8]
  40606a:	9401      	str	r4, [sp, #4]
  40606c:	9400      	str	r4, [sp, #0]
  40606e:	4623      	mov	r3, r4
  406070:	4632      	mov	r2, r6
  406072:	491f      	ldr	r1, [pc, #124]	; (4060f0 <main+0xf8>)
  406074:	481f      	ldr	r0, [pc, #124]	; (4060f4 <main+0xfc>)
  406076:	4c20      	ldr	r4, [pc, #128]	; (4060f8 <main+0x100>)
  406078:	47a0      	blx	r4
  40607a:	2801      	cmp	r0, #1
  40607c:	d002      	beq.n	406084 <main+0x8c>
		printf("Failed to create Wifi task\r\n");
  40607e:	481f      	ldr	r0, [pc, #124]	; (4060fc <main+0x104>)
  406080:	4b1a      	ldr	r3, [pc, #104]	; (4060ec <main+0xf4>)
  406082:	4798      	blx	r3
	}
	
	if (xTaskCreate(task_afec, "afec", TASK_LCD_STACK_SIZE, NULL, TASK_LCD_STACK_PRIORITY, NULL) != pdPASS) {
  406084:	2300      	movs	r3, #0
  406086:	9303      	str	r3, [sp, #12]
  406088:	9302      	str	r3, [sp, #8]
  40608a:	9301      	str	r3, [sp, #4]
  40608c:	9300      	str	r3, [sp, #0]
  40608e:	f44f 6200 	mov.w	r2, #2048	; 0x800
  406092:	491b      	ldr	r1, [pc, #108]	; (406100 <main+0x108>)
  406094:	481b      	ldr	r0, [pc, #108]	; (406104 <main+0x10c>)
  406096:	4c18      	ldr	r4, [pc, #96]	; (4060f8 <main+0x100>)
  406098:	47a0      	blx	r4
  40609a:	2801      	cmp	r0, #1
  40609c:	d002      	beq.n	4060a4 <main+0xac>
		printf("Failed to create test afec task\r\n");
  40609e:	481a      	ldr	r0, [pc, #104]	; (406108 <main+0x110>)
  4060a0:	4b12      	ldr	r3, [pc, #72]	; (4060ec <main+0xf4>)
  4060a2:	4798      	blx	r3
	}

	vTaskStartScheduler();
  4060a4:	4b19      	ldr	r3, [pc, #100]	; (40610c <main+0x114>)
  4060a6:	4798      	blx	r3
  4060a8:	e7fe      	b.n	4060a8 <main+0xb0>
  4060aa:	bf00      	nop
  4060ac:	00404915 	.word	0x00404915
  4060b0:	00404a11 	.word	0x00404a11
  4060b4:	00405171 	.word	0x00405171
  4060b8:	40028000 	.word	0x40028000
  4060bc:	2040cb28 	.word	0x2040cb28
  4060c0:	00405bc5 	.word	0x00405bc5
  4060c4:	2040cb24 	.word	0x2040cb24
  4060c8:	00405ae9 	.word	0x00405ae9
  4060cc:	2040cb20 	.word	0x2040cb20
  4060d0:	08f0d180 	.word	0x08f0d180
  4060d4:	004053c1 	.word	0x004053c1
  4060d8:	00405415 	.word	0x00405415
  4060dc:	0040541b 	.word	0x0040541b
  4060e0:	20400024 	.word	0x20400024
  4060e4:	00406359 	.word	0x00406359
  4060e8:	0040d1bc 	.word	0x0040d1bc
  4060ec:	00406161 	.word	0x00406161
  4060f0:	0040d220 	.word	0x0040d220
  4060f4:	00405e75 	.word	0x00405e75
  4060f8:	004010c1 	.word	0x004010c1
  4060fc:	0040d228 	.word	0x0040d228
  406100:	0040d248 	.word	0x0040d248
  406104:	00405731 	.word	0x00405731
  406108:	0040d250 	.word	0x0040d250
  40610c:	004012bd 	.word	0x004012bd

00406110 <__libc_init_array>:
  406110:	b570      	push	{r4, r5, r6, lr}
  406112:	4e0f      	ldr	r6, [pc, #60]	; (406150 <__libc_init_array+0x40>)
  406114:	4d0f      	ldr	r5, [pc, #60]	; (406154 <__libc_init_array+0x44>)
  406116:	1b76      	subs	r6, r6, r5
  406118:	10b6      	asrs	r6, r6, #2
  40611a:	bf18      	it	ne
  40611c:	2400      	movne	r4, #0
  40611e:	d005      	beq.n	40612c <__libc_init_array+0x1c>
  406120:	3401      	adds	r4, #1
  406122:	f855 3b04 	ldr.w	r3, [r5], #4
  406126:	4798      	blx	r3
  406128:	42a6      	cmp	r6, r4
  40612a:	d1f9      	bne.n	406120 <__libc_init_array+0x10>
  40612c:	4e0a      	ldr	r6, [pc, #40]	; (406158 <__libc_init_array+0x48>)
  40612e:	4d0b      	ldr	r5, [pc, #44]	; (40615c <__libc_init_array+0x4c>)
  406130:	1b76      	subs	r6, r6, r5
  406132:	f007 fb59 	bl	40d7e8 <_init>
  406136:	10b6      	asrs	r6, r6, #2
  406138:	bf18      	it	ne
  40613a:	2400      	movne	r4, #0
  40613c:	d006      	beq.n	40614c <__libc_init_array+0x3c>
  40613e:	3401      	adds	r4, #1
  406140:	f855 3b04 	ldr.w	r3, [r5], #4
  406144:	4798      	blx	r3
  406146:	42a6      	cmp	r6, r4
  406148:	d1f9      	bne.n	40613e <__libc_init_array+0x2e>
  40614a:	bd70      	pop	{r4, r5, r6, pc}
  40614c:	bd70      	pop	{r4, r5, r6, pc}
  40614e:	bf00      	nop
  406150:	0040d7f4 	.word	0x0040d7f4
  406154:	0040d7f4 	.word	0x0040d7f4
  406158:	0040d7fc 	.word	0x0040d7fc
  40615c:	0040d7f4 	.word	0x0040d7f4

00406160 <iprintf>:
  406160:	b40f      	push	{r0, r1, r2, r3}
  406162:	b500      	push	{lr}
  406164:	4907      	ldr	r1, [pc, #28]	; (406184 <iprintf+0x24>)
  406166:	b083      	sub	sp, #12
  406168:	ab04      	add	r3, sp, #16
  40616a:	6808      	ldr	r0, [r1, #0]
  40616c:	f853 2b04 	ldr.w	r2, [r3], #4
  406170:	6881      	ldr	r1, [r0, #8]
  406172:	9301      	str	r3, [sp, #4]
  406174:	f001 fce0 	bl	407b38 <_vfiprintf_r>
  406178:	b003      	add	sp, #12
  40617a:	f85d eb04 	ldr.w	lr, [sp], #4
  40617e:	b004      	add	sp, #16
  406180:	4770      	bx	lr
  406182:	bf00      	nop
  406184:	20400024 	.word	0x20400024

00406188 <memcpy>:
  406188:	4684      	mov	ip, r0
  40618a:	ea41 0300 	orr.w	r3, r1, r0
  40618e:	f013 0303 	ands.w	r3, r3, #3
  406192:	d16d      	bne.n	406270 <memcpy+0xe8>
  406194:	3a40      	subs	r2, #64	; 0x40
  406196:	d341      	bcc.n	40621c <memcpy+0x94>
  406198:	f851 3b04 	ldr.w	r3, [r1], #4
  40619c:	f840 3b04 	str.w	r3, [r0], #4
  4061a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4061a4:	f840 3b04 	str.w	r3, [r0], #4
  4061a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4061ac:	f840 3b04 	str.w	r3, [r0], #4
  4061b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4061b4:	f840 3b04 	str.w	r3, [r0], #4
  4061b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4061bc:	f840 3b04 	str.w	r3, [r0], #4
  4061c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4061c4:	f840 3b04 	str.w	r3, [r0], #4
  4061c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4061cc:	f840 3b04 	str.w	r3, [r0], #4
  4061d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4061d4:	f840 3b04 	str.w	r3, [r0], #4
  4061d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4061dc:	f840 3b04 	str.w	r3, [r0], #4
  4061e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4061e4:	f840 3b04 	str.w	r3, [r0], #4
  4061e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4061ec:	f840 3b04 	str.w	r3, [r0], #4
  4061f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4061f4:	f840 3b04 	str.w	r3, [r0], #4
  4061f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4061fc:	f840 3b04 	str.w	r3, [r0], #4
  406200:	f851 3b04 	ldr.w	r3, [r1], #4
  406204:	f840 3b04 	str.w	r3, [r0], #4
  406208:	f851 3b04 	ldr.w	r3, [r1], #4
  40620c:	f840 3b04 	str.w	r3, [r0], #4
  406210:	f851 3b04 	ldr.w	r3, [r1], #4
  406214:	f840 3b04 	str.w	r3, [r0], #4
  406218:	3a40      	subs	r2, #64	; 0x40
  40621a:	d2bd      	bcs.n	406198 <memcpy+0x10>
  40621c:	3230      	adds	r2, #48	; 0x30
  40621e:	d311      	bcc.n	406244 <memcpy+0xbc>
  406220:	f851 3b04 	ldr.w	r3, [r1], #4
  406224:	f840 3b04 	str.w	r3, [r0], #4
  406228:	f851 3b04 	ldr.w	r3, [r1], #4
  40622c:	f840 3b04 	str.w	r3, [r0], #4
  406230:	f851 3b04 	ldr.w	r3, [r1], #4
  406234:	f840 3b04 	str.w	r3, [r0], #4
  406238:	f851 3b04 	ldr.w	r3, [r1], #4
  40623c:	f840 3b04 	str.w	r3, [r0], #4
  406240:	3a10      	subs	r2, #16
  406242:	d2ed      	bcs.n	406220 <memcpy+0x98>
  406244:	320c      	adds	r2, #12
  406246:	d305      	bcc.n	406254 <memcpy+0xcc>
  406248:	f851 3b04 	ldr.w	r3, [r1], #4
  40624c:	f840 3b04 	str.w	r3, [r0], #4
  406250:	3a04      	subs	r2, #4
  406252:	d2f9      	bcs.n	406248 <memcpy+0xc0>
  406254:	3204      	adds	r2, #4
  406256:	d008      	beq.n	40626a <memcpy+0xe2>
  406258:	07d2      	lsls	r2, r2, #31
  40625a:	bf1c      	itt	ne
  40625c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406260:	f800 3b01 	strbne.w	r3, [r0], #1
  406264:	d301      	bcc.n	40626a <memcpy+0xe2>
  406266:	880b      	ldrh	r3, [r1, #0]
  406268:	8003      	strh	r3, [r0, #0]
  40626a:	4660      	mov	r0, ip
  40626c:	4770      	bx	lr
  40626e:	bf00      	nop
  406270:	2a08      	cmp	r2, #8
  406272:	d313      	bcc.n	40629c <memcpy+0x114>
  406274:	078b      	lsls	r3, r1, #30
  406276:	d08d      	beq.n	406194 <memcpy+0xc>
  406278:	f010 0303 	ands.w	r3, r0, #3
  40627c:	d08a      	beq.n	406194 <memcpy+0xc>
  40627e:	f1c3 0304 	rsb	r3, r3, #4
  406282:	1ad2      	subs	r2, r2, r3
  406284:	07db      	lsls	r3, r3, #31
  406286:	bf1c      	itt	ne
  406288:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40628c:	f800 3b01 	strbne.w	r3, [r0], #1
  406290:	d380      	bcc.n	406194 <memcpy+0xc>
  406292:	f831 3b02 	ldrh.w	r3, [r1], #2
  406296:	f820 3b02 	strh.w	r3, [r0], #2
  40629a:	e77b      	b.n	406194 <memcpy+0xc>
  40629c:	3a04      	subs	r2, #4
  40629e:	d3d9      	bcc.n	406254 <memcpy+0xcc>
  4062a0:	3a01      	subs	r2, #1
  4062a2:	f811 3b01 	ldrb.w	r3, [r1], #1
  4062a6:	f800 3b01 	strb.w	r3, [r0], #1
  4062aa:	d2f9      	bcs.n	4062a0 <memcpy+0x118>
  4062ac:	780b      	ldrb	r3, [r1, #0]
  4062ae:	7003      	strb	r3, [r0, #0]
  4062b0:	784b      	ldrb	r3, [r1, #1]
  4062b2:	7043      	strb	r3, [r0, #1]
  4062b4:	788b      	ldrb	r3, [r1, #2]
  4062b6:	7083      	strb	r3, [r0, #2]
  4062b8:	4660      	mov	r0, ip
  4062ba:	4770      	bx	lr

004062bc <memset>:
  4062bc:	b470      	push	{r4, r5, r6}
  4062be:	0786      	lsls	r6, r0, #30
  4062c0:	d046      	beq.n	406350 <memset+0x94>
  4062c2:	1e54      	subs	r4, r2, #1
  4062c4:	2a00      	cmp	r2, #0
  4062c6:	d041      	beq.n	40634c <memset+0x90>
  4062c8:	b2ca      	uxtb	r2, r1
  4062ca:	4603      	mov	r3, r0
  4062cc:	e002      	b.n	4062d4 <memset+0x18>
  4062ce:	f114 34ff 	adds.w	r4, r4, #4294967295
  4062d2:	d33b      	bcc.n	40634c <memset+0x90>
  4062d4:	f803 2b01 	strb.w	r2, [r3], #1
  4062d8:	079d      	lsls	r5, r3, #30
  4062da:	d1f8      	bne.n	4062ce <memset+0x12>
  4062dc:	2c03      	cmp	r4, #3
  4062de:	d92e      	bls.n	40633e <memset+0x82>
  4062e0:	b2cd      	uxtb	r5, r1
  4062e2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4062e6:	2c0f      	cmp	r4, #15
  4062e8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4062ec:	d919      	bls.n	406322 <memset+0x66>
  4062ee:	f103 0210 	add.w	r2, r3, #16
  4062f2:	4626      	mov	r6, r4
  4062f4:	3e10      	subs	r6, #16
  4062f6:	2e0f      	cmp	r6, #15
  4062f8:	f842 5c10 	str.w	r5, [r2, #-16]
  4062fc:	f842 5c0c 	str.w	r5, [r2, #-12]
  406300:	f842 5c08 	str.w	r5, [r2, #-8]
  406304:	f842 5c04 	str.w	r5, [r2, #-4]
  406308:	f102 0210 	add.w	r2, r2, #16
  40630c:	d8f2      	bhi.n	4062f4 <memset+0x38>
  40630e:	f1a4 0210 	sub.w	r2, r4, #16
  406312:	f022 020f 	bic.w	r2, r2, #15
  406316:	f004 040f 	and.w	r4, r4, #15
  40631a:	3210      	adds	r2, #16
  40631c:	2c03      	cmp	r4, #3
  40631e:	4413      	add	r3, r2
  406320:	d90d      	bls.n	40633e <memset+0x82>
  406322:	461e      	mov	r6, r3
  406324:	4622      	mov	r2, r4
  406326:	3a04      	subs	r2, #4
  406328:	2a03      	cmp	r2, #3
  40632a:	f846 5b04 	str.w	r5, [r6], #4
  40632e:	d8fa      	bhi.n	406326 <memset+0x6a>
  406330:	1f22      	subs	r2, r4, #4
  406332:	f022 0203 	bic.w	r2, r2, #3
  406336:	3204      	adds	r2, #4
  406338:	4413      	add	r3, r2
  40633a:	f004 0403 	and.w	r4, r4, #3
  40633e:	b12c      	cbz	r4, 40634c <memset+0x90>
  406340:	b2c9      	uxtb	r1, r1
  406342:	441c      	add	r4, r3
  406344:	f803 1b01 	strb.w	r1, [r3], #1
  406348:	429c      	cmp	r4, r3
  40634a:	d1fb      	bne.n	406344 <memset+0x88>
  40634c:	bc70      	pop	{r4, r5, r6}
  40634e:	4770      	bx	lr
  406350:	4614      	mov	r4, r2
  406352:	4603      	mov	r3, r0
  406354:	e7c2      	b.n	4062dc <memset+0x20>
  406356:	bf00      	nop

00406358 <setbuf>:
  406358:	2900      	cmp	r1, #0
  40635a:	bf0c      	ite	eq
  40635c:	2202      	moveq	r2, #2
  40635e:	2200      	movne	r2, #0
  406360:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406364:	f000 b800 	b.w	406368 <setvbuf>

00406368 <setvbuf>:
  406368:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40636c:	4c61      	ldr	r4, [pc, #388]	; (4064f4 <setvbuf+0x18c>)
  40636e:	6825      	ldr	r5, [r4, #0]
  406370:	b083      	sub	sp, #12
  406372:	4604      	mov	r4, r0
  406374:	460f      	mov	r7, r1
  406376:	4690      	mov	r8, r2
  406378:	461e      	mov	r6, r3
  40637a:	b115      	cbz	r5, 406382 <setvbuf+0x1a>
  40637c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40637e:	2b00      	cmp	r3, #0
  406380:	d064      	beq.n	40644c <setvbuf+0xe4>
  406382:	f1b8 0f02 	cmp.w	r8, #2
  406386:	d006      	beq.n	406396 <setvbuf+0x2e>
  406388:	f1b8 0f01 	cmp.w	r8, #1
  40638c:	f200 809f 	bhi.w	4064ce <setvbuf+0x166>
  406390:	2e00      	cmp	r6, #0
  406392:	f2c0 809c 	blt.w	4064ce <setvbuf+0x166>
  406396:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406398:	07d8      	lsls	r0, r3, #31
  40639a:	d534      	bpl.n	406406 <setvbuf+0x9e>
  40639c:	4621      	mov	r1, r4
  40639e:	4628      	mov	r0, r5
  4063a0:	f003 fb28 	bl	4099f4 <_fflush_r>
  4063a4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4063a6:	b141      	cbz	r1, 4063ba <setvbuf+0x52>
  4063a8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4063ac:	4299      	cmp	r1, r3
  4063ae:	d002      	beq.n	4063b6 <setvbuf+0x4e>
  4063b0:	4628      	mov	r0, r5
  4063b2:	f003 fc9d 	bl	409cf0 <_free_r>
  4063b6:	2300      	movs	r3, #0
  4063b8:	6323      	str	r3, [r4, #48]	; 0x30
  4063ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4063be:	2200      	movs	r2, #0
  4063c0:	61a2      	str	r2, [r4, #24]
  4063c2:	6062      	str	r2, [r4, #4]
  4063c4:	061a      	lsls	r2, r3, #24
  4063c6:	d43a      	bmi.n	40643e <setvbuf+0xd6>
  4063c8:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4063cc:	f023 0303 	bic.w	r3, r3, #3
  4063d0:	f1b8 0f02 	cmp.w	r8, #2
  4063d4:	81a3      	strh	r3, [r4, #12]
  4063d6:	d01d      	beq.n	406414 <setvbuf+0xac>
  4063d8:	ab01      	add	r3, sp, #4
  4063da:	466a      	mov	r2, sp
  4063dc:	4621      	mov	r1, r4
  4063de:	4628      	mov	r0, r5
  4063e0:	f003 ff32 	bl	40a248 <__swhatbuf_r>
  4063e4:	89a3      	ldrh	r3, [r4, #12]
  4063e6:	4318      	orrs	r0, r3
  4063e8:	81a0      	strh	r0, [r4, #12]
  4063ea:	2e00      	cmp	r6, #0
  4063ec:	d132      	bne.n	406454 <setvbuf+0xec>
  4063ee:	9e00      	ldr	r6, [sp, #0]
  4063f0:	4630      	mov	r0, r6
  4063f2:	f003 ffa1 	bl	40a338 <malloc>
  4063f6:	4607      	mov	r7, r0
  4063f8:	2800      	cmp	r0, #0
  4063fa:	d06b      	beq.n	4064d4 <setvbuf+0x16c>
  4063fc:	89a3      	ldrh	r3, [r4, #12]
  4063fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406402:	81a3      	strh	r3, [r4, #12]
  406404:	e028      	b.n	406458 <setvbuf+0xf0>
  406406:	89a3      	ldrh	r3, [r4, #12]
  406408:	0599      	lsls	r1, r3, #22
  40640a:	d4c7      	bmi.n	40639c <setvbuf+0x34>
  40640c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40640e:	f003 ff17 	bl	40a240 <__retarget_lock_acquire_recursive>
  406412:	e7c3      	b.n	40639c <setvbuf+0x34>
  406414:	2500      	movs	r5, #0
  406416:	6e61      	ldr	r1, [r4, #100]	; 0x64
  406418:	2600      	movs	r6, #0
  40641a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40641e:	f043 0302 	orr.w	r3, r3, #2
  406422:	2001      	movs	r0, #1
  406424:	60a6      	str	r6, [r4, #8]
  406426:	07ce      	lsls	r6, r1, #31
  406428:	81a3      	strh	r3, [r4, #12]
  40642a:	6022      	str	r2, [r4, #0]
  40642c:	6122      	str	r2, [r4, #16]
  40642e:	6160      	str	r0, [r4, #20]
  406430:	d401      	bmi.n	406436 <setvbuf+0xce>
  406432:	0598      	lsls	r0, r3, #22
  406434:	d53e      	bpl.n	4064b4 <setvbuf+0x14c>
  406436:	4628      	mov	r0, r5
  406438:	b003      	add	sp, #12
  40643a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40643e:	6921      	ldr	r1, [r4, #16]
  406440:	4628      	mov	r0, r5
  406442:	f003 fc55 	bl	409cf0 <_free_r>
  406446:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40644a:	e7bd      	b.n	4063c8 <setvbuf+0x60>
  40644c:	4628      	mov	r0, r5
  40644e:	f003 fb29 	bl	409aa4 <__sinit>
  406452:	e796      	b.n	406382 <setvbuf+0x1a>
  406454:	2f00      	cmp	r7, #0
  406456:	d0cb      	beq.n	4063f0 <setvbuf+0x88>
  406458:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40645a:	2b00      	cmp	r3, #0
  40645c:	d033      	beq.n	4064c6 <setvbuf+0x15e>
  40645e:	9b00      	ldr	r3, [sp, #0]
  406460:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406464:	6027      	str	r7, [r4, #0]
  406466:	429e      	cmp	r6, r3
  406468:	bf1c      	itt	ne
  40646a:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  40646e:	81a2      	strhne	r2, [r4, #12]
  406470:	f1b8 0f01 	cmp.w	r8, #1
  406474:	bf04      	itt	eq
  406476:	f042 0201 	orreq.w	r2, r2, #1
  40647a:	81a2      	strheq	r2, [r4, #12]
  40647c:	b292      	uxth	r2, r2
  40647e:	f012 0308 	ands.w	r3, r2, #8
  406482:	6127      	str	r7, [r4, #16]
  406484:	6166      	str	r6, [r4, #20]
  406486:	d00e      	beq.n	4064a6 <setvbuf+0x13e>
  406488:	07d1      	lsls	r1, r2, #31
  40648a:	d51a      	bpl.n	4064c2 <setvbuf+0x15a>
  40648c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40648e:	4276      	negs	r6, r6
  406490:	2300      	movs	r3, #0
  406492:	f015 0501 	ands.w	r5, r5, #1
  406496:	61a6      	str	r6, [r4, #24]
  406498:	60a3      	str	r3, [r4, #8]
  40649a:	d009      	beq.n	4064b0 <setvbuf+0x148>
  40649c:	2500      	movs	r5, #0
  40649e:	4628      	mov	r0, r5
  4064a0:	b003      	add	sp, #12
  4064a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4064a6:	60a3      	str	r3, [r4, #8]
  4064a8:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4064aa:	f015 0501 	ands.w	r5, r5, #1
  4064ae:	d1f5      	bne.n	40649c <setvbuf+0x134>
  4064b0:	0593      	lsls	r3, r2, #22
  4064b2:	d4c0      	bmi.n	406436 <setvbuf+0xce>
  4064b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4064b6:	f003 fec5 	bl	40a244 <__retarget_lock_release_recursive>
  4064ba:	4628      	mov	r0, r5
  4064bc:	b003      	add	sp, #12
  4064be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4064c2:	60a6      	str	r6, [r4, #8]
  4064c4:	e7f0      	b.n	4064a8 <setvbuf+0x140>
  4064c6:	4628      	mov	r0, r5
  4064c8:	f003 faec 	bl	409aa4 <__sinit>
  4064cc:	e7c7      	b.n	40645e <setvbuf+0xf6>
  4064ce:	f04f 35ff 	mov.w	r5, #4294967295
  4064d2:	e7b0      	b.n	406436 <setvbuf+0xce>
  4064d4:	f8dd 9000 	ldr.w	r9, [sp]
  4064d8:	45b1      	cmp	r9, r6
  4064da:	d004      	beq.n	4064e6 <setvbuf+0x17e>
  4064dc:	4648      	mov	r0, r9
  4064de:	f003 ff2b 	bl	40a338 <malloc>
  4064e2:	4607      	mov	r7, r0
  4064e4:	b920      	cbnz	r0, 4064f0 <setvbuf+0x188>
  4064e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4064ea:	f04f 35ff 	mov.w	r5, #4294967295
  4064ee:	e792      	b.n	406416 <setvbuf+0xae>
  4064f0:	464e      	mov	r6, r9
  4064f2:	e783      	b.n	4063fc <setvbuf+0x94>
  4064f4:	20400024 	.word	0x20400024

004064f8 <sprintf>:
  4064f8:	b40e      	push	{r1, r2, r3}
  4064fa:	b5f0      	push	{r4, r5, r6, r7, lr}
  4064fc:	b09c      	sub	sp, #112	; 0x70
  4064fe:	ab21      	add	r3, sp, #132	; 0x84
  406500:	490f      	ldr	r1, [pc, #60]	; (406540 <sprintf+0x48>)
  406502:	f853 2b04 	ldr.w	r2, [r3], #4
  406506:	9301      	str	r3, [sp, #4]
  406508:	4605      	mov	r5, r0
  40650a:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40650e:	6808      	ldr	r0, [r1, #0]
  406510:	9502      	str	r5, [sp, #8]
  406512:	f44f 7702 	mov.w	r7, #520	; 0x208
  406516:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40651a:	a902      	add	r1, sp, #8
  40651c:	9506      	str	r5, [sp, #24]
  40651e:	f8ad 7014 	strh.w	r7, [sp, #20]
  406522:	9404      	str	r4, [sp, #16]
  406524:	9407      	str	r4, [sp, #28]
  406526:	f8ad 6016 	strh.w	r6, [sp, #22]
  40652a:	f000 f897 	bl	40665c <_svfprintf_r>
  40652e:	9b02      	ldr	r3, [sp, #8]
  406530:	2200      	movs	r2, #0
  406532:	701a      	strb	r2, [r3, #0]
  406534:	b01c      	add	sp, #112	; 0x70
  406536:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40653a:	b003      	add	sp, #12
  40653c:	4770      	bx	lr
  40653e:	bf00      	nop
  406540:	20400024 	.word	0x20400024
	...

00406580 <strlen>:
  406580:	f890 f000 	pld	[r0]
  406584:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  406588:	f020 0107 	bic.w	r1, r0, #7
  40658c:	f06f 0c00 	mvn.w	ip, #0
  406590:	f010 0407 	ands.w	r4, r0, #7
  406594:	f891 f020 	pld	[r1, #32]
  406598:	f040 8049 	bne.w	40662e <strlen+0xae>
  40659c:	f04f 0400 	mov.w	r4, #0
  4065a0:	f06f 0007 	mvn.w	r0, #7
  4065a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4065a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4065ac:	f100 0008 	add.w	r0, r0, #8
  4065b0:	fa82 f24c 	uadd8	r2, r2, ip
  4065b4:	faa4 f28c 	sel	r2, r4, ip
  4065b8:	fa83 f34c 	uadd8	r3, r3, ip
  4065bc:	faa2 f38c 	sel	r3, r2, ip
  4065c0:	bb4b      	cbnz	r3, 406616 <strlen+0x96>
  4065c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4065c6:	fa82 f24c 	uadd8	r2, r2, ip
  4065ca:	f100 0008 	add.w	r0, r0, #8
  4065ce:	faa4 f28c 	sel	r2, r4, ip
  4065d2:	fa83 f34c 	uadd8	r3, r3, ip
  4065d6:	faa2 f38c 	sel	r3, r2, ip
  4065da:	b9e3      	cbnz	r3, 406616 <strlen+0x96>
  4065dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4065e0:	fa82 f24c 	uadd8	r2, r2, ip
  4065e4:	f100 0008 	add.w	r0, r0, #8
  4065e8:	faa4 f28c 	sel	r2, r4, ip
  4065ec:	fa83 f34c 	uadd8	r3, r3, ip
  4065f0:	faa2 f38c 	sel	r3, r2, ip
  4065f4:	b97b      	cbnz	r3, 406616 <strlen+0x96>
  4065f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4065fa:	f101 0120 	add.w	r1, r1, #32
  4065fe:	fa82 f24c 	uadd8	r2, r2, ip
  406602:	f100 0008 	add.w	r0, r0, #8
  406606:	faa4 f28c 	sel	r2, r4, ip
  40660a:	fa83 f34c 	uadd8	r3, r3, ip
  40660e:	faa2 f38c 	sel	r3, r2, ip
  406612:	2b00      	cmp	r3, #0
  406614:	d0c6      	beq.n	4065a4 <strlen+0x24>
  406616:	2a00      	cmp	r2, #0
  406618:	bf04      	itt	eq
  40661a:	3004      	addeq	r0, #4
  40661c:	461a      	moveq	r2, r3
  40661e:	ba12      	rev	r2, r2
  406620:	fab2 f282 	clz	r2, r2
  406624:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  406628:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40662c:	4770      	bx	lr
  40662e:	e9d1 2300 	ldrd	r2, r3, [r1]
  406632:	f004 0503 	and.w	r5, r4, #3
  406636:	f1c4 0000 	rsb	r0, r4, #0
  40663a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40663e:	f014 0f04 	tst.w	r4, #4
  406642:	f891 f040 	pld	[r1, #64]	; 0x40
  406646:	fa0c f505 	lsl.w	r5, ip, r5
  40664a:	ea62 0205 	orn	r2, r2, r5
  40664e:	bf1c      	itt	ne
  406650:	ea63 0305 	ornne	r3, r3, r5
  406654:	4662      	movne	r2, ip
  406656:	f04f 0400 	mov.w	r4, #0
  40665a:	e7a9      	b.n	4065b0 <strlen+0x30>

0040665c <_svfprintf_r>:
  40665c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406660:	b0c3      	sub	sp, #268	; 0x10c
  406662:	460c      	mov	r4, r1
  406664:	910b      	str	r1, [sp, #44]	; 0x2c
  406666:	4692      	mov	sl, r2
  406668:	930f      	str	r3, [sp, #60]	; 0x3c
  40666a:	900c      	str	r0, [sp, #48]	; 0x30
  40666c:	f003 fdd6 	bl	40a21c <_localeconv_r>
  406670:	6803      	ldr	r3, [r0, #0]
  406672:	931a      	str	r3, [sp, #104]	; 0x68
  406674:	4618      	mov	r0, r3
  406676:	f7ff ff83 	bl	406580 <strlen>
  40667a:	89a3      	ldrh	r3, [r4, #12]
  40667c:	9019      	str	r0, [sp, #100]	; 0x64
  40667e:	0619      	lsls	r1, r3, #24
  406680:	d503      	bpl.n	40668a <_svfprintf_r+0x2e>
  406682:	6923      	ldr	r3, [r4, #16]
  406684:	2b00      	cmp	r3, #0
  406686:	f001 8003 	beq.w	407690 <_svfprintf_r+0x1034>
  40668a:	2300      	movs	r3, #0
  40668c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  406690:	9313      	str	r3, [sp, #76]	; 0x4c
  406692:	9315      	str	r3, [sp, #84]	; 0x54
  406694:	9314      	str	r3, [sp, #80]	; 0x50
  406696:	9327      	str	r3, [sp, #156]	; 0x9c
  406698:	9326      	str	r3, [sp, #152]	; 0x98
  40669a:	9318      	str	r3, [sp, #96]	; 0x60
  40669c:	931b      	str	r3, [sp, #108]	; 0x6c
  40669e:	9309      	str	r3, [sp, #36]	; 0x24
  4066a0:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4066a4:	46c8      	mov	r8, r9
  4066a6:	9316      	str	r3, [sp, #88]	; 0x58
  4066a8:	9317      	str	r3, [sp, #92]	; 0x5c
  4066aa:	f89a 3000 	ldrb.w	r3, [sl]
  4066ae:	4654      	mov	r4, sl
  4066b0:	b1e3      	cbz	r3, 4066ec <_svfprintf_r+0x90>
  4066b2:	2b25      	cmp	r3, #37	; 0x25
  4066b4:	d102      	bne.n	4066bc <_svfprintf_r+0x60>
  4066b6:	e019      	b.n	4066ec <_svfprintf_r+0x90>
  4066b8:	2b25      	cmp	r3, #37	; 0x25
  4066ba:	d003      	beq.n	4066c4 <_svfprintf_r+0x68>
  4066bc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4066c0:	2b00      	cmp	r3, #0
  4066c2:	d1f9      	bne.n	4066b8 <_svfprintf_r+0x5c>
  4066c4:	eba4 050a 	sub.w	r5, r4, sl
  4066c8:	b185      	cbz	r5, 4066ec <_svfprintf_r+0x90>
  4066ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4066cc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4066ce:	f8c8 a000 	str.w	sl, [r8]
  4066d2:	3301      	adds	r3, #1
  4066d4:	442a      	add	r2, r5
  4066d6:	2b07      	cmp	r3, #7
  4066d8:	f8c8 5004 	str.w	r5, [r8, #4]
  4066dc:	9227      	str	r2, [sp, #156]	; 0x9c
  4066de:	9326      	str	r3, [sp, #152]	; 0x98
  4066e0:	dc7f      	bgt.n	4067e2 <_svfprintf_r+0x186>
  4066e2:	f108 0808 	add.w	r8, r8, #8
  4066e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4066e8:	442b      	add	r3, r5
  4066ea:	9309      	str	r3, [sp, #36]	; 0x24
  4066ec:	7823      	ldrb	r3, [r4, #0]
  4066ee:	2b00      	cmp	r3, #0
  4066f0:	d07f      	beq.n	4067f2 <_svfprintf_r+0x196>
  4066f2:	2300      	movs	r3, #0
  4066f4:	461a      	mov	r2, r3
  4066f6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4066fa:	4619      	mov	r1, r3
  4066fc:	930d      	str	r3, [sp, #52]	; 0x34
  4066fe:	469b      	mov	fp, r3
  406700:	f04f 30ff 	mov.w	r0, #4294967295
  406704:	7863      	ldrb	r3, [r4, #1]
  406706:	900a      	str	r0, [sp, #40]	; 0x28
  406708:	f104 0a01 	add.w	sl, r4, #1
  40670c:	f10a 0a01 	add.w	sl, sl, #1
  406710:	f1a3 0020 	sub.w	r0, r3, #32
  406714:	2858      	cmp	r0, #88	; 0x58
  406716:	f200 83c1 	bhi.w	406e9c <_svfprintf_r+0x840>
  40671a:	e8df f010 	tbh	[pc, r0, lsl #1]
  40671e:	0238      	.short	0x0238
  406720:	03bf03bf 	.word	0x03bf03bf
  406724:	03bf0240 	.word	0x03bf0240
  406728:	03bf03bf 	.word	0x03bf03bf
  40672c:	03bf03bf 	.word	0x03bf03bf
  406730:	024503bf 	.word	0x024503bf
  406734:	03bf0203 	.word	0x03bf0203
  406738:	026b005d 	.word	0x026b005d
  40673c:	028603bf 	.word	0x028603bf
  406740:	039d039d 	.word	0x039d039d
  406744:	039d039d 	.word	0x039d039d
  406748:	039d039d 	.word	0x039d039d
  40674c:	039d039d 	.word	0x039d039d
  406750:	03bf039d 	.word	0x03bf039d
  406754:	03bf03bf 	.word	0x03bf03bf
  406758:	03bf03bf 	.word	0x03bf03bf
  40675c:	03bf03bf 	.word	0x03bf03bf
  406760:	03bf03bf 	.word	0x03bf03bf
  406764:	033703bf 	.word	0x033703bf
  406768:	03bf0357 	.word	0x03bf0357
  40676c:	03bf0357 	.word	0x03bf0357
  406770:	03bf03bf 	.word	0x03bf03bf
  406774:	039803bf 	.word	0x039803bf
  406778:	03bf03bf 	.word	0x03bf03bf
  40677c:	03bf03ad 	.word	0x03bf03ad
  406780:	03bf03bf 	.word	0x03bf03bf
  406784:	03bf03bf 	.word	0x03bf03bf
  406788:	03bf0259 	.word	0x03bf0259
  40678c:	031e03bf 	.word	0x031e03bf
  406790:	03bf03bf 	.word	0x03bf03bf
  406794:	03bf03bf 	.word	0x03bf03bf
  406798:	03bf03bf 	.word	0x03bf03bf
  40679c:	03bf03bf 	.word	0x03bf03bf
  4067a0:	03bf03bf 	.word	0x03bf03bf
  4067a4:	02db02c6 	.word	0x02db02c6
  4067a8:	03570357 	.word	0x03570357
  4067ac:	028b0357 	.word	0x028b0357
  4067b0:	03bf02db 	.word	0x03bf02db
  4067b4:	029003bf 	.word	0x029003bf
  4067b8:	029d03bf 	.word	0x029d03bf
  4067bc:	02b401cc 	.word	0x02b401cc
  4067c0:	03bf0208 	.word	0x03bf0208
  4067c4:	03bf01e1 	.word	0x03bf01e1
  4067c8:	03bf007e 	.word	0x03bf007e
  4067cc:	020d03bf 	.word	0x020d03bf
  4067d0:	980d      	ldr	r0, [sp, #52]	; 0x34
  4067d2:	930f      	str	r3, [sp, #60]	; 0x3c
  4067d4:	4240      	negs	r0, r0
  4067d6:	900d      	str	r0, [sp, #52]	; 0x34
  4067d8:	f04b 0b04 	orr.w	fp, fp, #4
  4067dc:	f89a 3000 	ldrb.w	r3, [sl]
  4067e0:	e794      	b.n	40670c <_svfprintf_r+0xb0>
  4067e2:	aa25      	add	r2, sp, #148	; 0x94
  4067e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4067e6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4067e8:	f004 fe30 	bl	40b44c <__ssprint_r>
  4067ec:	b940      	cbnz	r0, 406800 <_svfprintf_r+0x1a4>
  4067ee:	46c8      	mov	r8, r9
  4067f0:	e779      	b.n	4066e6 <_svfprintf_r+0x8a>
  4067f2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4067f4:	b123      	cbz	r3, 406800 <_svfprintf_r+0x1a4>
  4067f6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4067f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4067fa:	aa25      	add	r2, sp, #148	; 0x94
  4067fc:	f004 fe26 	bl	40b44c <__ssprint_r>
  406800:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406802:	899b      	ldrh	r3, [r3, #12]
  406804:	f013 0f40 	tst.w	r3, #64	; 0x40
  406808:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40680a:	bf18      	it	ne
  40680c:	f04f 33ff 	movne.w	r3, #4294967295
  406810:	9309      	str	r3, [sp, #36]	; 0x24
  406812:	9809      	ldr	r0, [sp, #36]	; 0x24
  406814:	b043      	add	sp, #268	; 0x10c
  406816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40681a:	f01b 0f20 	tst.w	fp, #32
  40681e:	9311      	str	r3, [sp, #68]	; 0x44
  406820:	f040 81dd 	bne.w	406bde <_svfprintf_r+0x582>
  406824:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406826:	f01b 0f10 	tst.w	fp, #16
  40682a:	4613      	mov	r3, r2
  40682c:	f040 856e 	bne.w	40730c <_svfprintf_r+0xcb0>
  406830:	f01b 0f40 	tst.w	fp, #64	; 0x40
  406834:	f000 856a 	beq.w	40730c <_svfprintf_r+0xcb0>
  406838:	8814      	ldrh	r4, [r2, #0]
  40683a:	3204      	adds	r2, #4
  40683c:	2500      	movs	r5, #0
  40683e:	2301      	movs	r3, #1
  406840:	920f      	str	r2, [sp, #60]	; 0x3c
  406842:	2700      	movs	r7, #0
  406844:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  406848:	990a      	ldr	r1, [sp, #40]	; 0x28
  40684a:	1c4a      	adds	r2, r1, #1
  40684c:	f000 8265 	beq.w	406d1a <_svfprintf_r+0x6be>
  406850:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  406854:	9207      	str	r2, [sp, #28]
  406856:	ea54 0205 	orrs.w	r2, r4, r5
  40685a:	f040 8264 	bne.w	406d26 <_svfprintf_r+0x6ca>
  40685e:	2900      	cmp	r1, #0
  406860:	f040 843c 	bne.w	4070dc <_svfprintf_r+0xa80>
  406864:	2b00      	cmp	r3, #0
  406866:	f040 84d7 	bne.w	407218 <_svfprintf_r+0xbbc>
  40686a:	f01b 0301 	ands.w	r3, fp, #1
  40686e:	930e      	str	r3, [sp, #56]	; 0x38
  406870:	f000 8604 	beq.w	40747c <_svfprintf_r+0xe20>
  406874:	ae42      	add	r6, sp, #264	; 0x108
  406876:	2330      	movs	r3, #48	; 0x30
  406878:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40687c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40687e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  406880:	4293      	cmp	r3, r2
  406882:	bfb8      	it	lt
  406884:	4613      	movlt	r3, r2
  406886:	9308      	str	r3, [sp, #32]
  406888:	2300      	movs	r3, #0
  40688a:	9312      	str	r3, [sp, #72]	; 0x48
  40688c:	b117      	cbz	r7, 406894 <_svfprintf_r+0x238>
  40688e:	9b08      	ldr	r3, [sp, #32]
  406890:	3301      	adds	r3, #1
  406892:	9308      	str	r3, [sp, #32]
  406894:	9b07      	ldr	r3, [sp, #28]
  406896:	f013 0302 	ands.w	r3, r3, #2
  40689a:	9310      	str	r3, [sp, #64]	; 0x40
  40689c:	d002      	beq.n	4068a4 <_svfprintf_r+0x248>
  40689e:	9b08      	ldr	r3, [sp, #32]
  4068a0:	3302      	adds	r3, #2
  4068a2:	9308      	str	r3, [sp, #32]
  4068a4:	9b07      	ldr	r3, [sp, #28]
  4068a6:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4068aa:	f040 830e 	bne.w	406eca <_svfprintf_r+0x86e>
  4068ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4068b0:	9a08      	ldr	r2, [sp, #32]
  4068b2:	eba3 0b02 	sub.w	fp, r3, r2
  4068b6:	f1bb 0f00 	cmp.w	fp, #0
  4068ba:	f340 8306 	ble.w	406eca <_svfprintf_r+0x86e>
  4068be:	f1bb 0f10 	cmp.w	fp, #16
  4068c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4068c4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4068c6:	dd29      	ble.n	40691c <_svfprintf_r+0x2c0>
  4068c8:	4643      	mov	r3, r8
  4068ca:	4621      	mov	r1, r4
  4068cc:	46a8      	mov	r8, r5
  4068ce:	2710      	movs	r7, #16
  4068d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4068d2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4068d4:	e006      	b.n	4068e4 <_svfprintf_r+0x288>
  4068d6:	f1ab 0b10 	sub.w	fp, fp, #16
  4068da:	f1bb 0f10 	cmp.w	fp, #16
  4068de:	f103 0308 	add.w	r3, r3, #8
  4068e2:	dd18      	ble.n	406916 <_svfprintf_r+0x2ba>
  4068e4:	3201      	adds	r2, #1
  4068e6:	48b7      	ldr	r0, [pc, #732]	; (406bc4 <_svfprintf_r+0x568>)
  4068e8:	9226      	str	r2, [sp, #152]	; 0x98
  4068ea:	3110      	adds	r1, #16
  4068ec:	2a07      	cmp	r2, #7
  4068ee:	9127      	str	r1, [sp, #156]	; 0x9c
  4068f0:	e883 0081 	stmia.w	r3, {r0, r7}
  4068f4:	ddef      	ble.n	4068d6 <_svfprintf_r+0x27a>
  4068f6:	aa25      	add	r2, sp, #148	; 0x94
  4068f8:	4629      	mov	r1, r5
  4068fa:	4620      	mov	r0, r4
  4068fc:	f004 fda6 	bl	40b44c <__ssprint_r>
  406900:	2800      	cmp	r0, #0
  406902:	f47f af7d 	bne.w	406800 <_svfprintf_r+0x1a4>
  406906:	f1ab 0b10 	sub.w	fp, fp, #16
  40690a:	f1bb 0f10 	cmp.w	fp, #16
  40690e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  406910:	9a26      	ldr	r2, [sp, #152]	; 0x98
  406912:	464b      	mov	r3, r9
  406914:	dce6      	bgt.n	4068e4 <_svfprintf_r+0x288>
  406916:	4645      	mov	r5, r8
  406918:	460c      	mov	r4, r1
  40691a:	4698      	mov	r8, r3
  40691c:	3201      	adds	r2, #1
  40691e:	4ba9      	ldr	r3, [pc, #676]	; (406bc4 <_svfprintf_r+0x568>)
  406920:	9226      	str	r2, [sp, #152]	; 0x98
  406922:	445c      	add	r4, fp
  406924:	2a07      	cmp	r2, #7
  406926:	9427      	str	r4, [sp, #156]	; 0x9c
  406928:	e888 0808 	stmia.w	r8, {r3, fp}
  40692c:	f300 8498 	bgt.w	407260 <_svfprintf_r+0xc04>
  406930:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  406934:	f108 0808 	add.w	r8, r8, #8
  406938:	b177      	cbz	r7, 406958 <_svfprintf_r+0x2fc>
  40693a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40693c:	3301      	adds	r3, #1
  40693e:	3401      	adds	r4, #1
  406940:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  406944:	2201      	movs	r2, #1
  406946:	2b07      	cmp	r3, #7
  406948:	9427      	str	r4, [sp, #156]	; 0x9c
  40694a:	9326      	str	r3, [sp, #152]	; 0x98
  40694c:	e888 0006 	stmia.w	r8, {r1, r2}
  406950:	f300 83db 	bgt.w	40710a <_svfprintf_r+0xaae>
  406954:	f108 0808 	add.w	r8, r8, #8
  406958:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40695a:	b16b      	cbz	r3, 406978 <_svfprintf_r+0x31c>
  40695c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40695e:	3301      	adds	r3, #1
  406960:	3402      	adds	r4, #2
  406962:	a91e      	add	r1, sp, #120	; 0x78
  406964:	2202      	movs	r2, #2
  406966:	2b07      	cmp	r3, #7
  406968:	9427      	str	r4, [sp, #156]	; 0x9c
  40696a:	9326      	str	r3, [sp, #152]	; 0x98
  40696c:	e888 0006 	stmia.w	r8, {r1, r2}
  406970:	f300 83d6 	bgt.w	407120 <_svfprintf_r+0xac4>
  406974:	f108 0808 	add.w	r8, r8, #8
  406978:	2d80      	cmp	r5, #128	; 0x80
  40697a:	f000 8315 	beq.w	406fa8 <_svfprintf_r+0x94c>
  40697e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406980:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  406982:	1a9f      	subs	r7, r3, r2
  406984:	2f00      	cmp	r7, #0
  406986:	dd36      	ble.n	4069f6 <_svfprintf_r+0x39a>
  406988:	2f10      	cmp	r7, #16
  40698a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40698c:	4d8e      	ldr	r5, [pc, #568]	; (406bc8 <_svfprintf_r+0x56c>)
  40698e:	dd27      	ble.n	4069e0 <_svfprintf_r+0x384>
  406990:	4642      	mov	r2, r8
  406992:	4621      	mov	r1, r4
  406994:	46b0      	mov	r8, r6
  406996:	f04f 0b10 	mov.w	fp, #16
  40699a:	462e      	mov	r6, r5
  40699c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40699e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4069a0:	e004      	b.n	4069ac <_svfprintf_r+0x350>
  4069a2:	3f10      	subs	r7, #16
  4069a4:	2f10      	cmp	r7, #16
  4069a6:	f102 0208 	add.w	r2, r2, #8
  4069aa:	dd15      	ble.n	4069d8 <_svfprintf_r+0x37c>
  4069ac:	3301      	adds	r3, #1
  4069ae:	3110      	adds	r1, #16
  4069b0:	2b07      	cmp	r3, #7
  4069b2:	9127      	str	r1, [sp, #156]	; 0x9c
  4069b4:	9326      	str	r3, [sp, #152]	; 0x98
  4069b6:	e882 0840 	stmia.w	r2, {r6, fp}
  4069ba:	ddf2      	ble.n	4069a2 <_svfprintf_r+0x346>
  4069bc:	aa25      	add	r2, sp, #148	; 0x94
  4069be:	4629      	mov	r1, r5
  4069c0:	4620      	mov	r0, r4
  4069c2:	f004 fd43 	bl	40b44c <__ssprint_r>
  4069c6:	2800      	cmp	r0, #0
  4069c8:	f47f af1a 	bne.w	406800 <_svfprintf_r+0x1a4>
  4069cc:	3f10      	subs	r7, #16
  4069ce:	2f10      	cmp	r7, #16
  4069d0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4069d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4069d4:	464a      	mov	r2, r9
  4069d6:	dce9      	bgt.n	4069ac <_svfprintf_r+0x350>
  4069d8:	4635      	mov	r5, r6
  4069da:	460c      	mov	r4, r1
  4069dc:	4646      	mov	r6, r8
  4069de:	4690      	mov	r8, r2
  4069e0:	3301      	adds	r3, #1
  4069e2:	443c      	add	r4, r7
  4069e4:	2b07      	cmp	r3, #7
  4069e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4069e8:	9326      	str	r3, [sp, #152]	; 0x98
  4069ea:	e888 00a0 	stmia.w	r8, {r5, r7}
  4069ee:	f300 8381 	bgt.w	4070f4 <_svfprintf_r+0xa98>
  4069f2:	f108 0808 	add.w	r8, r8, #8
  4069f6:	9b07      	ldr	r3, [sp, #28]
  4069f8:	05df      	lsls	r7, r3, #23
  4069fa:	f100 8268 	bmi.w	406ece <_svfprintf_r+0x872>
  4069fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406a00:	990e      	ldr	r1, [sp, #56]	; 0x38
  406a02:	f8c8 6000 	str.w	r6, [r8]
  406a06:	3301      	adds	r3, #1
  406a08:	440c      	add	r4, r1
  406a0a:	2b07      	cmp	r3, #7
  406a0c:	9427      	str	r4, [sp, #156]	; 0x9c
  406a0e:	f8c8 1004 	str.w	r1, [r8, #4]
  406a12:	9326      	str	r3, [sp, #152]	; 0x98
  406a14:	f300 834d 	bgt.w	4070b2 <_svfprintf_r+0xa56>
  406a18:	f108 0808 	add.w	r8, r8, #8
  406a1c:	9b07      	ldr	r3, [sp, #28]
  406a1e:	075b      	lsls	r3, r3, #29
  406a20:	d53a      	bpl.n	406a98 <_svfprintf_r+0x43c>
  406a22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406a24:	9a08      	ldr	r2, [sp, #32]
  406a26:	1a9d      	subs	r5, r3, r2
  406a28:	2d00      	cmp	r5, #0
  406a2a:	dd35      	ble.n	406a98 <_svfprintf_r+0x43c>
  406a2c:	2d10      	cmp	r5, #16
  406a2e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406a30:	dd20      	ble.n	406a74 <_svfprintf_r+0x418>
  406a32:	2610      	movs	r6, #16
  406a34:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406a36:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  406a3a:	e004      	b.n	406a46 <_svfprintf_r+0x3ea>
  406a3c:	3d10      	subs	r5, #16
  406a3e:	2d10      	cmp	r5, #16
  406a40:	f108 0808 	add.w	r8, r8, #8
  406a44:	dd16      	ble.n	406a74 <_svfprintf_r+0x418>
  406a46:	3301      	adds	r3, #1
  406a48:	4a5e      	ldr	r2, [pc, #376]	; (406bc4 <_svfprintf_r+0x568>)
  406a4a:	9326      	str	r3, [sp, #152]	; 0x98
  406a4c:	3410      	adds	r4, #16
  406a4e:	2b07      	cmp	r3, #7
  406a50:	9427      	str	r4, [sp, #156]	; 0x9c
  406a52:	e888 0044 	stmia.w	r8, {r2, r6}
  406a56:	ddf1      	ble.n	406a3c <_svfprintf_r+0x3e0>
  406a58:	aa25      	add	r2, sp, #148	; 0x94
  406a5a:	4659      	mov	r1, fp
  406a5c:	4638      	mov	r0, r7
  406a5e:	f004 fcf5 	bl	40b44c <__ssprint_r>
  406a62:	2800      	cmp	r0, #0
  406a64:	f47f aecc 	bne.w	406800 <_svfprintf_r+0x1a4>
  406a68:	3d10      	subs	r5, #16
  406a6a:	2d10      	cmp	r5, #16
  406a6c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406a6e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406a70:	46c8      	mov	r8, r9
  406a72:	dce8      	bgt.n	406a46 <_svfprintf_r+0x3ea>
  406a74:	3301      	adds	r3, #1
  406a76:	4a53      	ldr	r2, [pc, #332]	; (406bc4 <_svfprintf_r+0x568>)
  406a78:	9326      	str	r3, [sp, #152]	; 0x98
  406a7a:	442c      	add	r4, r5
  406a7c:	2b07      	cmp	r3, #7
  406a7e:	9427      	str	r4, [sp, #156]	; 0x9c
  406a80:	e888 0024 	stmia.w	r8, {r2, r5}
  406a84:	dd08      	ble.n	406a98 <_svfprintf_r+0x43c>
  406a86:	aa25      	add	r2, sp, #148	; 0x94
  406a88:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406a8a:	980c      	ldr	r0, [sp, #48]	; 0x30
  406a8c:	f004 fcde 	bl	40b44c <__ssprint_r>
  406a90:	2800      	cmp	r0, #0
  406a92:	f47f aeb5 	bne.w	406800 <_svfprintf_r+0x1a4>
  406a96:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406a98:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406a9a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  406a9c:	9908      	ldr	r1, [sp, #32]
  406a9e:	428a      	cmp	r2, r1
  406aa0:	bfac      	ite	ge
  406aa2:	189b      	addge	r3, r3, r2
  406aa4:	185b      	addlt	r3, r3, r1
  406aa6:	9309      	str	r3, [sp, #36]	; 0x24
  406aa8:	2c00      	cmp	r4, #0
  406aaa:	f040 830d 	bne.w	4070c8 <_svfprintf_r+0xa6c>
  406aae:	2300      	movs	r3, #0
  406ab0:	9326      	str	r3, [sp, #152]	; 0x98
  406ab2:	46c8      	mov	r8, r9
  406ab4:	e5f9      	b.n	4066aa <_svfprintf_r+0x4e>
  406ab6:	9311      	str	r3, [sp, #68]	; 0x44
  406ab8:	f01b 0320 	ands.w	r3, fp, #32
  406abc:	f040 81e3 	bne.w	406e86 <_svfprintf_r+0x82a>
  406ac0:	f01b 0210 	ands.w	r2, fp, #16
  406ac4:	f040 842e 	bne.w	407324 <_svfprintf_r+0xcc8>
  406ac8:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  406acc:	f000 842a 	beq.w	407324 <_svfprintf_r+0xcc8>
  406ad0:	990f      	ldr	r1, [sp, #60]	; 0x3c
  406ad2:	4613      	mov	r3, r2
  406ad4:	460a      	mov	r2, r1
  406ad6:	3204      	adds	r2, #4
  406ad8:	880c      	ldrh	r4, [r1, #0]
  406ada:	920f      	str	r2, [sp, #60]	; 0x3c
  406adc:	2500      	movs	r5, #0
  406ade:	e6b0      	b.n	406842 <_svfprintf_r+0x1e6>
  406ae0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406ae2:	9311      	str	r3, [sp, #68]	; 0x44
  406ae4:	6816      	ldr	r6, [r2, #0]
  406ae6:	2400      	movs	r4, #0
  406ae8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  406aec:	1d15      	adds	r5, r2, #4
  406aee:	2e00      	cmp	r6, #0
  406af0:	f000 86a7 	beq.w	407842 <_svfprintf_r+0x11e6>
  406af4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406af6:	1c53      	adds	r3, r2, #1
  406af8:	f000 8609 	beq.w	40770e <_svfprintf_r+0x10b2>
  406afc:	4621      	mov	r1, r4
  406afe:	4630      	mov	r0, r6
  406b00:	f003 feee 	bl	40a8e0 <memchr>
  406b04:	2800      	cmp	r0, #0
  406b06:	f000 86e1 	beq.w	4078cc <_svfprintf_r+0x1270>
  406b0a:	1b83      	subs	r3, r0, r6
  406b0c:	930e      	str	r3, [sp, #56]	; 0x38
  406b0e:	940a      	str	r4, [sp, #40]	; 0x28
  406b10:	950f      	str	r5, [sp, #60]	; 0x3c
  406b12:	f8cd b01c 	str.w	fp, [sp, #28]
  406b16:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  406b1a:	9308      	str	r3, [sp, #32]
  406b1c:	9412      	str	r4, [sp, #72]	; 0x48
  406b1e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  406b22:	e6b3      	b.n	40688c <_svfprintf_r+0x230>
  406b24:	f89a 3000 	ldrb.w	r3, [sl]
  406b28:	2201      	movs	r2, #1
  406b2a:	212b      	movs	r1, #43	; 0x2b
  406b2c:	e5ee      	b.n	40670c <_svfprintf_r+0xb0>
  406b2e:	f04b 0b20 	orr.w	fp, fp, #32
  406b32:	f89a 3000 	ldrb.w	r3, [sl]
  406b36:	e5e9      	b.n	40670c <_svfprintf_r+0xb0>
  406b38:	9311      	str	r3, [sp, #68]	; 0x44
  406b3a:	2a00      	cmp	r2, #0
  406b3c:	f040 8795 	bne.w	407a6a <_svfprintf_r+0x140e>
  406b40:	4b22      	ldr	r3, [pc, #136]	; (406bcc <_svfprintf_r+0x570>)
  406b42:	9318      	str	r3, [sp, #96]	; 0x60
  406b44:	f01b 0f20 	tst.w	fp, #32
  406b48:	f040 8111 	bne.w	406d6e <_svfprintf_r+0x712>
  406b4c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406b4e:	f01b 0f10 	tst.w	fp, #16
  406b52:	4613      	mov	r3, r2
  406b54:	f040 83e1 	bne.w	40731a <_svfprintf_r+0xcbe>
  406b58:	f01b 0f40 	tst.w	fp, #64	; 0x40
  406b5c:	f000 83dd 	beq.w	40731a <_svfprintf_r+0xcbe>
  406b60:	3304      	adds	r3, #4
  406b62:	8814      	ldrh	r4, [r2, #0]
  406b64:	930f      	str	r3, [sp, #60]	; 0x3c
  406b66:	2500      	movs	r5, #0
  406b68:	f01b 0f01 	tst.w	fp, #1
  406b6c:	f000 810c 	beq.w	406d88 <_svfprintf_r+0x72c>
  406b70:	ea54 0305 	orrs.w	r3, r4, r5
  406b74:	f000 8108 	beq.w	406d88 <_svfprintf_r+0x72c>
  406b78:	2330      	movs	r3, #48	; 0x30
  406b7a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  406b7e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  406b82:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  406b86:	f04b 0b02 	orr.w	fp, fp, #2
  406b8a:	2302      	movs	r3, #2
  406b8c:	e659      	b.n	406842 <_svfprintf_r+0x1e6>
  406b8e:	f89a 3000 	ldrb.w	r3, [sl]
  406b92:	2900      	cmp	r1, #0
  406b94:	f47f adba 	bne.w	40670c <_svfprintf_r+0xb0>
  406b98:	2201      	movs	r2, #1
  406b9a:	2120      	movs	r1, #32
  406b9c:	e5b6      	b.n	40670c <_svfprintf_r+0xb0>
  406b9e:	f04b 0b01 	orr.w	fp, fp, #1
  406ba2:	f89a 3000 	ldrb.w	r3, [sl]
  406ba6:	e5b1      	b.n	40670c <_svfprintf_r+0xb0>
  406ba8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  406baa:	6823      	ldr	r3, [r4, #0]
  406bac:	930d      	str	r3, [sp, #52]	; 0x34
  406bae:	4618      	mov	r0, r3
  406bb0:	2800      	cmp	r0, #0
  406bb2:	4623      	mov	r3, r4
  406bb4:	f103 0304 	add.w	r3, r3, #4
  406bb8:	f6ff ae0a 	blt.w	4067d0 <_svfprintf_r+0x174>
  406bbc:	930f      	str	r3, [sp, #60]	; 0x3c
  406bbe:	f89a 3000 	ldrb.w	r3, [sl]
  406bc2:	e5a3      	b.n	40670c <_svfprintf_r+0xb0>
  406bc4:	0040d588 	.word	0x0040d588
  406bc8:	0040d598 	.word	0x0040d598
  406bcc:	0040d568 	.word	0x0040d568
  406bd0:	f04b 0b10 	orr.w	fp, fp, #16
  406bd4:	f01b 0f20 	tst.w	fp, #32
  406bd8:	9311      	str	r3, [sp, #68]	; 0x44
  406bda:	f43f ae23 	beq.w	406824 <_svfprintf_r+0x1c8>
  406bde:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  406be0:	3507      	adds	r5, #7
  406be2:	f025 0307 	bic.w	r3, r5, #7
  406be6:	f103 0208 	add.w	r2, r3, #8
  406bea:	e9d3 4500 	ldrd	r4, r5, [r3]
  406bee:	920f      	str	r2, [sp, #60]	; 0x3c
  406bf0:	2301      	movs	r3, #1
  406bf2:	e626      	b.n	406842 <_svfprintf_r+0x1e6>
  406bf4:	f89a 3000 	ldrb.w	r3, [sl]
  406bf8:	2b2a      	cmp	r3, #42	; 0x2a
  406bfa:	f10a 0401 	add.w	r4, sl, #1
  406bfe:	f000 8727 	beq.w	407a50 <_svfprintf_r+0x13f4>
  406c02:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  406c06:	2809      	cmp	r0, #9
  406c08:	46a2      	mov	sl, r4
  406c0a:	f200 86ad 	bhi.w	407968 <_svfprintf_r+0x130c>
  406c0e:	2300      	movs	r3, #0
  406c10:	461c      	mov	r4, r3
  406c12:	f81a 3b01 	ldrb.w	r3, [sl], #1
  406c16:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  406c1a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  406c1e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  406c22:	2809      	cmp	r0, #9
  406c24:	d9f5      	bls.n	406c12 <_svfprintf_r+0x5b6>
  406c26:	940a      	str	r4, [sp, #40]	; 0x28
  406c28:	e572      	b.n	406710 <_svfprintf_r+0xb4>
  406c2a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  406c2e:	f89a 3000 	ldrb.w	r3, [sl]
  406c32:	e56b      	b.n	40670c <_svfprintf_r+0xb0>
  406c34:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  406c38:	f89a 3000 	ldrb.w	r3, [sl]
  406c3c:	e566      	b.n	40670c <_svfprintf_r+0xb0>
  406c3e:	f89a 3000 	ldrb.w	r3, [sl]
  406c42:	2b6c      	cmp	r3, #108	; 0x6c
  406c44:	bf03      	ittte	eq
  406c46:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  406c4a:	f04b 0b20 	orreq.w	fp, fp, #32
  406c4e:	f10a 0a01 	addeq.w	sl, sl, #1
  406c52:	f04b 0b10 	orrne.w	fp, fp, #16
  406c56:	e559      	b.n	40670c <_svfprintf_r+0xb0>
  406c58:	2a00      	cmp	r2, #0
  406c5a:	f040 8711 	bne.w	407a80 <_svfprintf_r+0x1424>
  406c5e:	f01b 0f20 	tst.w	fp, #32
  406c62:	f040 84f9 	bne.w	407658 <_svfprintf_r+0xffc>
  406c66:	f01b 0f10 	tst.w	fp, #16
  406c6a:	f040 84ac 	bne.w	4075c6 <_svfprintf_r+0xf6a>
  406c6e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  406c72:	f000 84a8 	beq.w	4075c6 <_svfprintf_r+0xf6a>
  406c76:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406c78:	6813      	ldr	r3, [r2, #0]
  406c7a:	3204      	adds	r2, #4
  406c7c:	920f      	str	r2, [sp, #60]	; 0x3c
  406c7e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  406c82:	801a      	strh	r2, [r3, #0]
  406c84:	e511      	b.n	4066aa <_svfprintf_r+0x4e>
  406c86:	990f      	ldr	r1, [sp, #60]	; 0x3c
  406c88:	4bb3      	ldr	r3, [pc, #716]	; (406f58 <_svfprintf_r+0x8fc>)
  406c8a:	680c      	ldr	r4, [r1, #0]
  406c8c:	9318      	str	r3, [sp, #96]	; 0x60
  406c8e:	2230      	movs	r2, #48	; 0x30
  406c90:	2378      	movs	r3, #120	; 0x78
  406c92:	3104      	adds	r1, #4
  406c94:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  406c98:	9311      	str	r3, [sp, #68]	; 0x44
  406c9a:	f04b 0b02 	orr.w	fp, fp, #2
  406c9e:	910f      	str	r1, [sp, #60]	; 0x3c
  406ca0:	2500      	movs	r5, #0
  406ca2:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  406ca6:	2302      	movs	r3, #2
  406ca8:	e5cb      	b.n	406842 <_svfprintf_r+0x1e6>
  406caa:	990f      	ldr	r1, [sp, #60]	; 0x3c
  406cac:	9311      	str	r3, [sp, #68]	; 0x44
  406cae:	680a      	ldr	r2, [r1, #0]
  406cb0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  406cb4:	2300      	movs	r3, #0
  406cb6:	460a      	mov	r2, r1
  406cb8:	461f      	mov	r7, r3
  406cba:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  406cbe:	3204      	adds	r2, #4
  406cc0:	2301      	movs	r3, #1
  406cc2:	9308      	str	r3, [sp, #32]
  406cc4:	f8cd b01c 	str.w	fp, [sp, #28]
  406cc8:	970a      	str	r7, [sp, #40]	; 0x28
  406cca:	9712      	str	r7, [sp, #72]	; 0x48
  406ccc:	920f      	str	r2, [sp, #60]	; 0x3c
  406cce:	930e      	str	r3, [sp, #56]	; 0x38
  406cd0:	ae28      	add	r6, sp, #160	; 0xa0
  406cd2:	e5df      	b.n	406894 <_svfprintf_r+0x238>
  406cd4:	9311      	str	r3, [sp, #68]	; 0x44
  406cd6:	2a00      	cmp	r2, #0
  406cd8:	f040 86ea 	bne.w	407ab0 <_svfprintf_r+0x1454>
  406cdc:	f01b 0f20 	tst.w	fp, #32
  406ce0:	d15d      	bne.n	406d9e <_svfprintf_r+0x742>
  406ce2:	f01b 0f10 	tst.w	fp, #16
  406ce6:	f040 8308 	bne.w	4072fa <_svfprintf_r+0xc9e>
  406cea:	f01b 0f40 	tst.w	fp, #64	; 0x40
  406cee:	f000 8304 	beq.w	4072fa <_svfprintf_r+0xc9e>
  406cf2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  406cf4:	f9b1 4000 	ldrsh.w	r4, [r1]
  406cf8:	3104      	adds	r1, #4
  406cfa:	17e5      	asrs	r5, r4, #31
  406cfc:	4622      	mov	r2, r4
  406cfe:	462b      	mov	r3, r5
  406d00:	910f      	str	r1, [sp, #60]	; 0x3c
  406d02:	2a00      	cmp	r2, #0
  406d04:	f173 0300 	sbcs.w	r3, r3, #0
  406d08:	db58      	blt.n	406dbc <_svfprintf_r+0x760>
  406d0a:	990a      	ldr	r1, [sp, #40]	; 0x28
  406d0c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  406d10:	1c4a      	adds	r2, r1, #1
  406d12:	f04f 0301 	mov.w	r3, #1
  406d16:	f47f ad9b 	bne.w	406850 <_svfprintf_r+0x1f4>
  406d1a:	ea54 0205 	orrs.w	r2, r4, r5
  406d1e:	f000 81df 	beq.w	4070e0 <_svfprintf_r+0xa84>
  406d22:	f8cd b01c 	str.w	fp, [sp, #28]
  406d26:	2b01      	cmp	r3, #1
  406d28:	f000 827b 	beq.w	407222 <_svfprintf_r+0xbc6>
  406d2c:	2b02      	cmp	r3, #2
  406d2e:	f040 8206 	bne.w	40713e <_svfprintf_r+0xae2>
  406d32:	9818      	ldr	r0, [sp, #96]	; 0x60
  406d34:	464e      	mov	r6, r9
  406d36:	0923      	lsrs	r3, r4, #4
  406d38:	f004 010f 	and.w	r1, r4, #15
  406d3c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  406d40:	092a      	lsrs	r2, r5, #4
  406d42:	461c      	mov	r4, r3
  406d44:	4615      	mov	r5, r2
  406d46:	5c43      	ldrb	r3, [r0, r1]
  406d48:	f806 3d01 	strb.w	r3, [r6, #-1]!
  406d4c:	ea54 0305 	orrs.w	r3, r4, r5
  406d50:	d1f1      	bne.n	406d36 <_svfprintf_r+0x6da>
  406d52:	eba9 0306 	sub.w	r3, r9, r6
  406d56:	930e      	str	r3, [sp, #56]	; 0x38
  406d58:	e590      	b.n	40687c <_svfprintf_r+0x220>
  406d5a:	9311      	str	r3, [sp, #68]	; 0x44
  406d5c:	2a00      	cmp	r2, #0
  406d5e:	f040 86a3 	bne.w	407aa8 <_svfprintf_r+0x144c>
  406d62:	4b7e      	ldr	r3, [pc, #504]	; (406f5c <_svfprintf_r+0x900>)
  406d64:	9318      	str	r3, [sp, #96]	; 0x60
  406d66:	f01b 0f20 	tst.w	fp, #32
  406d6a:	f43f aeef 	beq.w	406b4c <_svfprintf_r+0x4f0>
  406d6e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  406d70:	3507      	adds	r5, #7
  406d72:	f025 0307 	bic.w	r3, r5, #7
  406d76:	f103 0208 	add.w	r2, r3, #8
  406d7a:	f01b 0f01 	tst.w	fp, #1
  406d7e:	920f      	str	r2, [sp, #60]	; 0x3c
  406d80:	e9d3 4500 	ldrd	r4, r5, [r3]
  406d84:	f47f aef4 	bne.w	406b70 <_svfprintf_r+0x514>
  406d88:	2302      	movs	r3, #2
  406d8a:	e55a      	b.n	406842 <_svfprintf_r+0x1e6>
  406d8c:	9311      	str	r3, [sp, #68]	; 0x44
  406d8e:	2a00      	cmp	r2, #0
  406d90:	f040 8686 	bne.w	407aa0 <_svfprintf_r+0x1444>
  406d94:	f04b 0b10 	orr.w	fp, fp, #16
  406d98:	f01b 0f20 	tst.w	fp, #32
  406d9c:	d0a1      	beq.n	406ce2 <_svfprintf_r+0x686>
  406d9e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  406da0:	3507      	adds	r5, #7
  406da2:	f025 0507 	bic.w	r5, r5, #7
  406da6:	e9d5 2300 	ldrd	r2, r3, [r5]
  406daa:	2a00      	cmp	r2, #0
  406dac:	f105 0108 	add.w	r1, r5, #8
  406db0:	461d      	mov	r5, r3
  406db2:	f173 0300 	sbcs.w	r3, r3, #0
  406db6:	910f      	str	r1, [sp, #60]	; 0x3c
  406db8:	4614      	mov	r4, r2
  406dba:	daa6      	bge.n	406d0a <_svfprintf_r+0x6ae>
  406dbc:	272d      	movs	r7, #45	; 0x2d
  406dbe:	4264      	negs	r4, r4
  406dc0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  406dc4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  406dc8:	2301      	movs	r3, #1
  406dca:	e53d      	b.n	406848 <_svfprintf_r+0x1ec>
  406dcc:	9311      	str	r3, [sp, #68]	; 0x44
  406dce:	2a00      	cmp	r2, #0
  406dd0:	f040 8662 	bne.w	407a98 <_svfprintf_r+0x143c>
  406dd4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  406dd6:	3507      	adds	r5, #7
  406dd8:	f025 0307 	bic.w	r3, r5, #7
  406ddc:	f103 0208 	add.w	r2, r3, #8
  406de0:	920f      	str	r2, [sp, #60]	; 0x3c
  406de2:	681a      	ldr	r2, [r3, #0]
  406de4:	9215      	str	r2, [sp, #84]	; 0x54
  406de6:	685b      	ldr	r3, [r3, #4]
  406de8:	9314      	str	r3, [sp, #80]	; 0x50
  406dea:	9b14      	ldr	r3, [sp, #80]	; 0x50
  406dec:	9d15      	ldr	r5, [sp, #84]	; 0x54
  406dee:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  406df2:	4628      	mov	r0, r5
  406df4:	4621      	mov	r1, r4
  406df6:	f04f 32ff 	mov.w	r2, #4294967295
  406dfa:	4b59      	ldr	r3, [pc, #356]	; (406f60 <_svfprintf_r+0x904>)
  406dfc:	f005 f9f4 	bl	40c1e8 <__aeabi_dcmpun>
  406e00:	2800      	cmp	r0, #0
  406e02:	f040 834a 	bne.w	40749a <_svfprintf_r+0xe3e>
  406e06:	4628      	mov	r0, r5
  406e08:	4621      	mov	r1, r4
  406e0a:	f04f 32ff 	mov.w	r2, #4294967295
  406e0e:	4b54      	ldr	r3, [pc, #336]	; (406f60 <_svfprintf_r+0x904>)
  406e10:	f005 f9cc 	bl	40c1ac <__aeabi_dcmple>
  406e14:	2800      	cmp	r0, #0
  406e16:	f040 8340 	bne.w	40749a <_svfprintf_r+0xe3e>
  406e1a:	a815      	add	r0, sp, #84	; 0x54
  406e1c:	c80d      	ldmia	r0, {r0, r2, r3}
  406e1e:	9914      	ldr	r1, [sp, #80]	; 0x50
  406e20:	f005 f9ba 	bl	40c198 <__aeabi_dcmplt>
  406e24:	2800      	cmp	r0, #0
  406e26:	f040 8530 	bne.w	40788a <_svfprintf_r+0x122e>
  406e2a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  406e2e:	4e4d      	ldr	r6, [pc, #308]	; (406f64 <_svfprintf_r+0x908>)
  406e30:	4b4d      	ldr	r3, [pc, #308]	; (406f68 <_svfprintf_r+0x90c>)
  406e32:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  406e36:	9007      	str	r0, [sp, #28]
  406e38:	9811      	ldr	r0, [sp, #68]	; 0x44
  406e3a:	2203      	movs	r2, #3
  406e3c:	2100      	movs	r1, #0
  406e3e:	9208      	str	r2, [sp, #32]
  406e40:	910a      	str	r1, [sp, #40]	; 0x28
  406e42:	2847      	cmp	r0, #71	; 0x47
  406e44:	bfd8      	it	le
  406e46:	461e      	movle	r6, r3
  406e48:	920e      	str	r2, [sp, #56]	; 0x38
  406e4a:	9112      	str	r1, [sp, #72]	; 0x48
  406e4c:	e51e      	b.n	40688c <_svfprintf_r+0x230>
  406e4e:	f04b 0b08 	orr.w	fp, fp, #8
  406e52:	f89a 3000 	ldrb.w	r3, [sl]
  406e56:	e459      	b.n	40670c <_svfprintf_r+0xb0>
  406e58:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  406e5c:	2300      	movs	r3, #0
  406e5e:	461c      	mov	r4, r3
  406e60:	f81a 3b01 	ldrb.w	r3, [sl], #1
  406e64:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  406e68:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  406e6c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  406e70:	2809      	cmp	r0, #9
  406e72:	d9f5      	bls.n	406e60 <_svfprintf_r+0x804>
  406e74:	940d      	str	r4, [sp, #52]	; 0x34
  406e76:	e44b      	b.n	406710 <_svfprintf_r+0xb4>
  406e78:	f04b 0b10 	orr.w	fp, fp, #16
  406e7c:	9311      	str	r3, [sp, #68]	; 0x44
  406e7e:	f01b 0320 	ands.w	r3, fp, #32
  406e82:	f43f ae1d 	beq.w	406ac0 <_svfprintf_r+0x464>
  406e86:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  406e88:	3507      	adds	r5, #7
  406e8a:	f025 0307 	bic.w	r3, r5, #7
  406e8e:	f103 0208 	add.w	r2, r3, #8
  406e92:	e9d3 4500 	ldrd	r4, r5, [r3]
  406e96:	920f      	str	r2, [sp, #60]	; 0x3c
  406e98:	2300      	movs	r3, #0
  406e9a:	e4d2      	b.n	406842 <_svfprintf_r+0x1e6>
  406e9c:	9311      	str	r3, [sp, #68]	; 0x44
  406e9e:	2a00      	cmp	r2, #0
  406ea0:	f040 85e7 	bne.w	407a72 <_svfprintf_r+0x1416>
  406ea4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406ea6:	2a00      	cmp	r2, #0
  406ea8:	f43f aca3 	beq.w	4067f2 <_svfprintf_r+0x196>
  406eac:	2300      	movs	r3, #0
  406eae:	2101      	movs	r1, #1
  406eb0:	461f      	mov	r7, r3
  406eb2:	9108      	str	r1, [sp, #32]
  406eb4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  406eb8:	f8cd b01c 	str.w	fp, [sp, #28]
  406ebc:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  406ec0:	930a      	str	r3, [sp, #40]	; 0x28
  406ec2:	9312      	str	r3, [sp, #72]	; 0x48
  406ec4:	910e      	str	r1, [sp, #56]	; 0x38
  406ec6:	ae28      	add	r6, sp, #160	; 0xa0
  406ec8:	e4e4      	b.n	406894 <_svfprintf_r+0x238>
  406eca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406ecc:	e534      	b.n	406938 <_svfprintf_r+0x2dc>
  406ece:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406ed0:	2b65      	cmp	r3, #101	; 0x65
  406ed2:	f340 80a7 	ble.w	407024 <_svfprintf_r+0x9c8>
  406ed6:	a815      	add	r0, sp, #84	; 0x54
  406ed8:	c80d      	ldmia	r0, {r0, r2, r3}
  406eda:	9914      	ldr	r1, [sp, #80]	; 0x50
  406edc:	f005 f952 	bl	40c184 <__aeabi_dcmpeq>
  406ee0:	2800      	cmp	r0, #0
  406ee2:	f000 8150 	beq.w	407186 <_svfprintf_r+0xb2a>
  406ee6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406ee8:	4a20      	ldr	r2, [pc, #128]	; (406f6c <_svfprintf_r+0x910>)
  406eea:	f8c8 2000 	str.w	r2, [r8]
  406eee:	3301      	adds	r3, #1
  406ef0:	3401      	adds	r4, #1
  406ef2:	2201      	movs	r2, #1
  406ef4:	2b07      	cmp	r3, #7
  406ef6:	9427      	str	r4, [sp, #156]	; 0x9c
  406ef8:	9326      	str	r3, [sp, #152]	; 0x98
  406efa:	f8c8 2004 	str.w	r2, [r8, #4]
  406efe:	f300 836a 	bgt.w	4075d6 <_svfprintf_r+0xf7a>
  406f02:	f108 0808 	add.w	r8, r8, #8
  406f06:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  406f08:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  406f0a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406f0c:	4293      	cmp	r3, r2
  406f0e:	db03      	blt.n	406f18 <_svfprintf_r+0x8bc>
  406f10:	9b07      	ldr	r3, [sp, #28]
  406f12:	07dd      	lsls	r5, r3, #31
  406f14:	f57f ad82 	bpl.w	406a1c <_svfprintf_r+0x3c0>
  406f18:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406f1a:	9919      	ldr	r1, [sp, #100]	; 0x64
  406f1c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  406f1e:	f8c8 2000 	str.w	r2, [r8]
  406f22:	3301      	adds	r3, #1
  406f24:	440c      	add	r4, r1
  406f26:	2b07      	cmp	r3, #7
  406f28:	f8c8 1004 	str.w	r1, [r8, #4]
  406f2c:	9427      	str	r4, [sp, #156]	; 0x9c
  406f2e:	9326      	str	r3, [sp, #152]	; 0x98
  406f30:	f300 839e 	bgt.w	407670 <_svfprintf_r+0x1014>
  406f34:	f108 0808 	add.w	r8, r8, #8
  406f38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  406f3a:	1e5e      	subs	r6, r3, #1
  406f3c:	2e00      	cmp	r6, #0
  406f3e:	f77f ad6d 	ble.w	406a1c <_svfprintf_r+0x3c0>
  406f42:	2e10      	cmp	r6, #16
  406f44:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406f46:	4d0a      	ldr	r5, [pc, #40]	; (406f70 <_svfprintf_r+0x914>)
  406f48:	f340 81f5 	ble.w	407336 <_svfprintf_r+0xcda>
  406f4c:	4622      	mov	r2, r4
  406f4e:	2710      	movs	r7, #16
  406f50:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  406f54:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  406f56:	e013      	b.n	406f80 <_svfprintf_r+0x924>
  406f58:	0040d568 	.word	0x0040d568
  406f5c:	0040d554 	.word	0x0040d554
  406f60:	7fefffff 	.word	0x7fefffff
  406f64:	0040d548 	.word	0x0040d548
  406f68:	0040d544 	.word	0x0040d544
  406f6c:	0040d584 	.word	0x0040d584
  406f70:	0040d598 	.word	0x0040d598
  406f74:	f108 0808 	add.w	r8, r8, #8
  406f78:	3e10      	subs	r6, #16
  406f7a:	2e10      	cmp	r6, #16
  406f7c:	f340 81da 	ble.w	407334 <_svfprintf_r+0xcd8>
  406f80:	3301      	adds	r3, #1
  406f82:	3210      	adds	r2, #16
  406f84:	2b07      	cmp	r3, #7
  406f86:	9227      	str	r2, [sp, #156]	; 0x9c
  406f88:	9326      	str	r3, [sp, #152]	; 0x98
  406f8a:	e888 00a0 	stmia.w	r8, {r5, r7}
  406f8e:	ddf1      	ble.n	406f74 <_svfprintf_r+0x918>
  406f90:	aa25      	add	r2, sp, #148	; 0x94
  406f92:	4621      	mov	r1, r4
  406f94:	4658      	mov	r0, fp
  406f96:	f004 fa59 	bl	40b44c <__ssprint_r>
  406f9a:	2800      	cmp	r0, #0
  406f9c:	f47f ac30 	bne.w	406800 <_svfprintf_r+0x1a4>
  406fa0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  406fa2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406fa4:	46c8      	mov	r8, r9
  406fa6:	e7e7      	b.n	406f78 <_svfprintf_r+0x91c>
  406fa8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406faa:	9a08      	ldr	r2, [sp, #32]
  406fac:	1a9f      	subs	r7, r3, r2
  406fae:	2f00      	cmp	r7, #0
  406fb0:	f77f ace5 	ble.w	40697e <_svfprintf_r+0x322>
  406fb4:	2f10      	cmp	r7, #16
  406fb6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406fb8:	4db6      	ldr	r5, [pc, #728]	; (407294 <_svfprintf_r+0xc38>)
  406fba:	dd27      	ble.n	40700c <_svfprintf_r+0x9b0>
  406fbc:	4642      	mov	r2, r8
  406fbe:	4621      	mov	r1, r4
  406fc0:	46b0      	mov	r8, r6
  406fc2:	f04f 0b10 	mov.w	fp, #16
  406fc6:	462e      	mov	r6, r5
  406fc8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  406fca:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  406fcc:	e004      	b.n	406fd8 <_svfprintf_r+0x97c>
  406fce:	3f10      	subs	r7, #16
  406fd0:	2f10      	cmp	r7, #16
  406fd2:	f102 0208 	add.w	r2, r2, #8
  406fd6:	dd15      	ble.n	407004 <_svfprintf_r+0x9a8>
  406fd8:	3301      	adds	r3, #1
  406fda:	3110      	adds	r1, #16
  406fdc:	2b07      	cmp	r3, #7
  406fde:	9127      	str	r1, [sp, #156]	; 0x9c
  406fe0:	9326      	str	r3, [sp, #152]	; 0x98
  406fe2:	e882 0840 	stmia.w	r2, {r6, fp}
  406fe6:	ddf2      	ble.n	406fce <_svfprintf_r+0x972>
  406fe8:	aa25      	add	r2, sp, #148	; 0x94
  406fea:	4629      	mov	r1, r5
  406fec:	4620      	mov	r0, r4
  406fee:	f004 fa2d 	bl	40b44c <__ssprint_r>
  406ff2:	2800      	cmp	r0, #0
  406ff4:	f47f ac04 	bne.w	406800 <_svfprintf_r+0x1a4>
  406ff8:	3f10      	subs	r7, #16
  406ffa:	2f10      	cmp	r7, #16
  406ffc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  406ffe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  407000:	464a      	mov	r2, r9
  407002:	dce9      	bgt.n	406fd8 <_svfprintf_r+0x97c>
  407004:	4635      	mov	r5, r6
  407006:	460c      	mov	r4, r1
  407008:	4646      	mov	r6, r8
  40700a:	4690      	mov	r8, r2
  40700c:	3301      	adds	r3, #1
  40700e:	443c      	add	r4, r7
  407010:	2b07      	cmp	r3, #7
  407012:	9427      	str	r4, [sp, #156]	; 0x9c
  407014:	9326      	str	r3, [sp, #152]	; 0x98
  407016:	e888 00a0 	stmia.w	r8, {r5, r7}
  40701a:	f300 8232 	bgt.w	407482 <_svfprintf_r+0xe26>
  40701e:	f108 0808 	add.w	r8, r8, #8
  407022:	e4ac      	b.n	40697e <_svfprintf_r+0x322>
  407024:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  407026:	9f26      	ldr	r7, [sp, #152]	; 0x98
  407028:	2b01      	cmp	r3, #1
  40702a:	f340 81fe 	ble.w	40742a <_svfprintf_r+0xdce>
  40702e:	3701      	adds	r7, #1
  407030:	3401      	adds	r4, #1
  407032:	2301      	movs	r3, #1
  407034:	2f07      	cmp	r7, #7
  407036:	9427      	str	r4, [sp, #156]	; 0x9c
  407038:	9726      	str	r7, [sp, #152]	; 0x98
  40703a:	f8c8 6000 	str.w	r6, [r8]
  40703e:	f8c8 3004 	str.w	r3, [r8, #4]
  407042:	f300 8203 	bgt.w	40744c <_svfprintf_r+0xdf0>
  407046:	f108 0808 	add.w	r8, r8, #8
  40704a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40704c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40704e:	f8c8 3000 	str.w	r3, [r8]
  407052:	3701      	adds	r7, #1
  407054:	4414      	add	r4, r2
  407056:	2f07      	cmp	r7, #7
  407058:	9427      	str	r4, [sp, #156]	; 0x9c
  40705a:	9726      	str	r7, [sp, #152]	; 0x98
  40705c:	f8c8 2004 	str.w	r2, [r8, #4]
  407060:	f300 8200 	bgt.w	407464 <_svfprintf_r+0xe08>
  407064:	f108 0808 	add.w	r8, r8, #8
  407068:	a815      	add	r0, sp, #84	; 0x54
  40706a:	c80d      	ldmia	r0, {r0, r2, r3}
  40706c:	9914      	ldr	r1, [sp, #80]	; 0x50
  40706e:	f005 f889 	bl	40c184 <__aeabi_dcmpeq>
  407072:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  407074:	2800      	cmp	r0, #0
  407076:	f040 8101 	bne.w	40727c <_svfprintf_r+0xc20>
  40707a:	3b01      	subs	r3, #1
  40707c:	3701      	adds	r7, #1
  40707e:	3601      	adds	r6, #1
  407080:	441c      	add	r4, r3
  407082:	2f07      	cmp	r7, #7
  407084:	9726      	str	r7, [sp, #152]	; 0x98
  407086:	9427      	str	r4, [sp, #156]	; 0x9c
  407088:	f8c8 6000 	str.w	r6, [r8]
  40708c:	f8c8 3004 	str.w	r3, [r8, #4]
  407090:	f300 8127 	bgt.w	4072e2 <_svfprintf_r+0xc86>
  407094:	f108 0808 	add.w	r8, r8, #8
  407098:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40709a:	f8c8 2004 	str.w	r2, [r8, #4]
  40709e:	3701      	adds	r7, #1
  4070a0:	4414      	add	r4, r2
  4070a2:	ab21      	add	r3, sp, #132	; 0x84
  4070a4:	2f07      	cmp	r7, #7
  4070a6:	9427      	str	r4, [sp, #156]	; 0x9c
  4070a8:	9726      	str	r7, [sp, #152]	; 0x98
  4070aa:	f8c8 3000 	str.w	r3, [r8]
  4070ae:	f77f acb3 	ble.w	406a18 <_svfprintf_r+0x3bc>
  4070b2:	aa25      	add	r2, sp, #148	; 0x94
  4070b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4070b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4070b8:	f004 f9c8 	bl	40b44c <__ssprint_r>
  4070bc:	2800      	cmp	r0, #0
  4070be:	f47f ab9f 	bne.w	406800 <_svfprintf_r+0x1a4>
  4070c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4070c4:	46c8      	mov	r8, r9
  4070c6:	e4a9      	b.n	406a1c <_svfprintf_r+0x3c0>
  4070c8:	aa25      	add	r2, sp, #148	; 0x94
  4070ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4070cc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4070ce:	f004 f9bd 	bl	40b44c <__ssprint_r>
  4070d2:	2800      	cmp	r0, #0
  4070d4:	f43f aceb 	beq.w	406aae <_svfprintf_r+0x452>
  4070d8:	f7ff bb92 	b.w	406800 <_svfprintf_r+0x1a4>
  4070dc:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4070e0:	2b01      	cmp	r3, #1
  4070e2:	f000 8134 	beq.w	40734e <_svfprintf_r+0xcf2>
  4070e6:	2b02      	cmp	r3, #2
  4070e8:	d125      	bne.n	407136 <_svfprintf_r+0xada>
  4070ea:	f8cd b01c 	str.w	fp, [sp, #28]
  4070ee:	2400      	movs	r4, #0
  4070f0:	2500      	movs	r5, #0
  4070f2:	e61e      	b.n	406d32 <_svfprintf_r+0x6d6>
  4070f4:	aa25      	add	r2, sp, #148	; 0x94
  4070f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4070f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4070fa:	f004 f9a7 	bl	40b44c <__ssprint_r>
  4070fe:	2800      	cmp	r0, #0
  407100:	f47f ab7e 	bne.w	406800 <_svfprintf_r+0x1a4>
  407104:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  407106:	46c8      	mov	r8, r9
  407108:	e475      	b.n	4069f6 <_svfprintf_r+0x39a>
  40710a:	aa25      	add	r2, sp, #148	; 0x94
  40710c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40710e:	980c      	ldr	r0, [sp, #48]	; 0x30
  407110:	f004 f99c 	bl	40b44c <__ssprint_r>
  407114:	2800      	cmp	r0, #0
  407116:	f47f ab73 	bne.w	406800 <_svfprintf_r+0x1a4>
  40711a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40711c:	46c8      	mov	r8, r9
  40711e:	e41b      	b.n	406958 <_svfprintf_r+0x2fc>
  407120:	aa25      	add	r2, sp, #148	; 0x94
  407122:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407124:	980c      	ldr	r0, [sp, #48]	; 0x30
  407126:	f004 f991 	bl	40b44c <__ssprint_r>
  40712a:	2800      	cmp	r0, #0
  40712c:	f47f ab68 	bne.w	406800 <_svfprintf_r+0x1a4>
  407130:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  407132:	46c8      	mov	r8, r9
  407134:	e420      	b.n	406978 <_svfprintf_r+0x31c>
  407136:	f8cd b01c 	str.w	fp, [sp, #28]
  40713a:	2400      	movs	r4, #0
  40713c:	2500      	movs	r5, #0
  40713e:	4649      	mov	r1, r9
  407140:	e000      	b.n	407144 <_svfprintf_r+0xae8>
  407142:	4631      	mov	r1, r6
  407144:	08e2      	lsrs	r2, r4, #3
  407146:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40714a:	08e8      	lsrs	r0, r5, #3
  40714c:	f004 0307 	and.w	r3, r4, #7
  407150:	4605      	mov	r5, r0
  407152:	4614      	mov	r4, r2
  407154:	3330      	adds	r3, #48	; 0x30
  407156:	ea54 0205 	orrs.w	r2, r4, r5
  40715a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40715e:	f101 36ff 	add.w	r6, r1, #4294967295
  407162:	d1ee      	bne.n	407142 <_svfprintf_r+0xae6>
  407164:	9a07      	ldr	r2, [sp, #28]
  407166:	07d2      	lsls	r2, r2, #31
  407168:	f57f adf3 	bpl.w	406d52 <_svfprintf_r+0x6f6>
  40716c:	2b30      	cmp	r3, #48	; 0x30
  40716e:	f43f adf0 	beq.w	406d52 <_svfprintf_r+0x6f6>
  407172:	3902      	subs	r1, #2
  407174:	2330      	movs	r3, #48	; 0x30
  407176:	f806 3c01 	strb.w	r3, [r6, #-1]
  40717a:	eba9 0301 	sub.w	r3, r9, r1
  40717e:	930e      	str	r3, [sp, #56]	; 0x38
  407180:	460e      	mov	r6, r1
  407182:	f7ff bb7b 	b.w	40687c <_svfprintf_r+0x220>
  407186:	991f      	ldr	r1, [sp, #124]	; 0x7c
  407188:	2900      	cmp	r1, #0
  40718a:	f340 822e 	ble.w	4075ea <_svfprintf_r+0xf8e>
  40718e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407190:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  407192:	4293      	cmp	r3, r2
  407194:	bfa8      	it	ge
  407196:	4613      	movge	r3, r2
  407198:	2b00      	cmp	r3, #0
  40719a:	461f      	mov	r7, r3
  40719c:	dd0d      	ble.n	4071ba <_svfprintf_r+0xb5e>
  40719e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4071a0:	f8c8 6000 	str.w	r6, [r8]
  4071a4:	3301      	adds	r3, #1
  4071a6:	443c      	add	r4, r7
  4071a8:	2b07      	cmp	r3, #7
  4071aa:	9427      	str	r4, [sp, #156]	; 0x9c
  4071ac:	f8c8 7004 	str.w	r7, [r8, #4]
  4071b0:	9326      	str	r3, [sp, #152]	; 0x98
  4071b2:	f300 831f 	bgt.w	4077f4 <_svfprintf_r+0x1198>
  4071b6:	f108 0808 	add.w	r8, r8, #8
  4071ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4071bc:	2f00      	cmp	r7, #0
  4071be:	bfa8      	it	ge
  4071c0:	1bdb      	subge	r3, r3, r7
  4071c2:	2b00      	cmp	r3, #0
  4071c4:	461f      	mov	r7, r3
  4071c6:	f340 80d6 	ble.w	407376 <_svfprintf_r+0xd1a>
  4071ca:	2f10      	cmp	r7, #16
  4071cc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4071ce:	4d31      	ldr	r5, [pc, #196]	; (407294 <_svfprintf_r+0xc38>)
  4071d0:	f340 81ed 	ble.w	4075ae <_svfprintf_r+0xf52>
  4071d4:	4642      	mov	r2, r8
  4071d6:	4621      	mov	r1, r4
  4071d8:	46b0      	mov	r8, r6
  4071da:	f04f 0b10 	mov.w	fp, #16
  4071de:	462e      	mov	r6, r5
  4071e0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4071e2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4071e4:	e004      	b.n	4071f0 <_svfprintf_r+0xb94>
  4071e6:	3208      	adds	r2, #8
  4071e8:	3f10      	subs	r7, #16
  4071ea:	2f10      	cmp	r7, #16
  4071ec:	f340 81db 	ble.w	4075a6 <_svfprintf_r+0xf4a>
  4071f0:	3301      	adds	r3, #1
  4071f2:	3110      	adds	r1, #16
  4071f4:	2b07      	cmp	r3, #7
  4071f6:	9127      	str	r1, [sp, #156]	; 0x9c
  4071f8:	9326      	str	r3, [sp, #152]	; 0x98
  4071fa:	e882 0840 	stmia.w	r2, {r6, fp}
  4071fe:	ddf2      	ble.n	4071e6 <_svfprintf_r+0xb8a>
  407200:	aa25      	add	r2, sp, #148	; 0x94
  407202:	4629      	mov	r1, r5
  407204:	4620      	mov	r0, r4
  407206:	f004 f921 	bl	40b44c <__ssprint_r>
  40720a:	2800      	cmp	r0, #0
  40720c:	f47f aaf8 	bne.w	406800 <_svfprintf_r+0x1a4>
  407210:	9927      	ldr	r1, [sp, #156]	; 0x9c
  407212:	9b26      	ldr	r3, [sp, #152]	; 0x98
  407214:	464a      	mov	r2, r9
  407216:	e7e7      	b.n	4071e8 <_svfprintf_r+0xb8c>
  407218:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40721a:	930e      	str	r3, [sp, #56]	; 0x38
  40721c:	464e      	mov	r6, r9
  40721e:	f7ff bb2d 	b.w	40687c <_svfprintf_r+0x220>
  407222:	2d00      	cmp	r5, #0
  407224:	bf08      	it	eq
  407226:	2c0a      	cmpeq	r4, #10
  407228:	f0c0 808f 	bcc.w	40734a <_svfprintf_r+0xcee>
  40722c:	464e      	mov	r6, r9
  40722e:	4620      	mov	r0, r4
  407230:	4629      	mov	r1, r5
  407232:	220a      	movs	r2, #10
  407234:	2300      	movs	r3, #0
  407236:	f005 f815 	bl	40c264 <__aeabi_uldivmod>
  40723a:	3230      	adds	r2, #48	; 0x30
  40723c:	f806 2d01 	strb.w	r2, [r6, #-1]!
  407240:	4620      	mov	r0, r4
  407242:	4629      	mov	r1, r5
  407244:	2300      	movs	r3, #0
  407246:	220a      	movs	r2, #10
  407248:	f005 f80c 	bl	40c264 <__aeabi_uldivmod>
  40724c:	4604      	mov	r4, r0
  40724e:	460d      	mov	r5, r1
  407250:	ea54 0305 	orrs.w	r3, r4, r5
  407254:	d1eb      	bne.n	40722e <_svfprintf_r+0xbd2>
  407256:	eba9 0306 	sub.w	r3, r9, r6
  40725a:	930e      	str	r3, [sp, #56]	; 0x38
  40725c:	f7ff bb0e 	b.w	40687c <_svfprintf_r+0x220>
  407260:	aa25      	add	r2, sp, #148	; 0x94
  407262:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407264:	980c      	ldr	r0, [sp, #48]	; 0x30
  407266:	f004 f8f1 	bl	40b44c <__ssprint_r>
  40726a:	2800      	cmp	r0, #0
  40726c:	f47f aac8 	bne.w	406800 <_svfprintf_r+0x1a4>
  407270:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  407274:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  407276:	46c8      	mov	r8, r9
  407278:	f7ff bb5e 	b.w	406938 <_svfprintf_r+0x2dc>
  40727c:	1e5e      	subs	r6, r3, #1
  40727e:	2e00      	cmp	r6, #0
  407280:	f77f af0a 	ble.w	407098 <_svfprintf_r+0xa3c>
  407284:	2e10      	cmp	r6, #16
  407286:	4d03      	ldr	r5, [pc, #12]	; (407294 <_svfprintf_r+0xc38>)
  407288:	dd22      	ble.n	4072d0 <_svfprintf_r+0xc74>
  40728a:	4622      	mov	r2, r4
  40728c:	f04f 0b10 	mov.w	fp, #16
  407290:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  407292:	e006      	b.n	4072a2 <_svfprintf_r+0xc46>
  407294:	0040d598 	.word	0x0040d598
  407298:	3e10      	subs	r6, #16
  40729a:	2e10      	cmp	r6, #16
  40729c:	f108 0808 	add.w	r8, r8, #8
  4072a0:	dd15      	ble.n	4072ce <_svfprintf_r+0xc72>
  4072a2:	3701      	adds	r7, #1
  4072a4:	3210      	adds	r2, #16
  4072a6:	2f07      	cmp	r7, #7
  4072a8:	9227      	str	r2, [sp, #156]	; 0x9c
  4072aa:	9726      	str	r7, [sp, #152]	; 0x98
  4072ac:	e888 0820 	stmia.w	r8, {r5, fp}
  4072b0:	ddf2      	ble.n	407298 <_svfprintf_r+0xc3c>
  4072b2:	aa25      	add	r2, sp, #148	; 0x94
  4072b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4072b6:	4620      	mov	r0, r4
  4072b8:	f004 f8c8 	bl	40b44c <__ssprint_r>
  4072bc:	2800      	cmp	r0, #0
  4072be:	f47f aa9f 	bne.w	406800 <_svfprintf_r+0x1a4>
  4072c2:	3e10      	subs	r6, #16
  4072c4:	2e10      	cmp	r6, #16
  4072c6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4072c8:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4072ca:	46c8      	mov	r8, r9
  4072cc:	dce9      	bgt.n	4072a2 <_svfprintf_r+0xc46>
  4072ce:	4614      	mov	r4, r2
  4072d0:	3701      	adds	r7, #1
  4072d2:	4434      	add	r4, r6
  4072d4:	2f07      	cmp	r7, #7
  4072d6:	9427      	str	r4, [sp, #156]	; 0x9c
  4072d8:	9726      	str	r7, [sp, #152]	; 0x98
  4072da:	e888 0060 	stmia.w	r8, {r5, r6}
  4072de:	f77f aed9 	ble.w	407094 <_svfprintf_r+0xa38>
  4072e2:	aa25      	add	r2, sp, #148	; 0x94
  4072e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4072e6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4072e8:	f004 f8b0 	bl	40b44c <__ssprint_r>
  4072ec:	2800      	cmp	r0, #0
  4072ee:	f47f aa87 	bne.w	406800 <_svfprintf_r+0x1a4>
  4072f2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4072f4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4072f6:	46c8      	mov	r8, r9
  4072f8:	e6ce      	b.n	407098 <_svfprintf_r+0xa3c>
  4072fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4072fc:	6814      	ldr	r4, [r2, #0]
  4072fe:	4613      	mov	r3, r2
  407300:	3304      	adds	r3, #4
  407302:	17e5      	asrs	r5, r4, #31
  407304:	930f      	str	r3, [sp, #60]	; 0x3c
  407306:	4622      	mov	r2, r4
  407308:	462b      	mov	r3, r5
  40730a:	e4fa      	b.n	406d02 <_svfprintf_r+0x6a6>
  40730c:	3204      	adds	r2, #4
  40730e:	681c      	ldr	r4, [r3, #0]
  407310:	920f      	str	r2, [sp, #60]	; 0x3c
  407312:	2301      	movs	r3, #1
  407314:	2500      	movs	r5, #0
  407316:	f7ff ba94 	b.w	406842 <_svfprintf_r+0x1e6>
  40731a:	681c      	ldr	r4, [r3, #0]
  40731c:	3304      	adds	r3, #4
  40731e:	930f      	str	r3, [sp, #60]	; 0x3c
  407320:	2500      	movs	r5, #0
  407322:	e421      	b.n	406b68 <_svfprintf_r+0x50c>
  407324:	990f      	ldr	r1, [sp, #60]	; 0x3c
  407326:	460a      	mov	r2, r1
  407328:	3204      	adds	r2, #4
  40732a:	680c      	ldr	r4, [r1, #0]
  40732c:	920f      	str	r2, [sp, #60]	; 0x3c
  40732e:	2500      	movs	r5, #0
  407330:	f7ff ba87 	b.w	406842 <_svfprintf_r+0x1e6>
  407334:	4614      	mov	r4, r2
  407336:	3301      	adds	r3, #1
  407338:	4434      	add	r4, r6
  40733a:	2b07      	cmp	r3, #7
  40733c:	9427      	str	r4, [sp, #156]	; 0x9c
  40733e:	9326      	str	r3, [sp, #152]	; 0x98
  407340:	e888 0060 	stmia.w	r8, {r5, r6}
  407344:	f77f ab68 	ble.w	406a18 <_svfprintf_r+0x3bc>
  407348:	e6b3      	b.n	4070b2 <_svfprintf_r+0xa56>
  40734a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40734e:	f8cd b01c 	str.w	fp, [sp, #28]
  407352:	ae42      	add	r6, sp, #264	; 0x108
  407354:	3430      	adds	r4, #48	; 0x30
  407356:	2301      	movs	r3, #1
  407358:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40735c:	930e      	str	r3, [sp, #56]	; 0x38
  40735e:	f7ff ba8d 	b.w	40687c <_svfprintf_r+0x220>
  407362:	aa25      	add	r2, sp, #148	; 0x94
  407364:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407366:	980c      	ldr	r0, [sp, #48]	; 0x30
  407368:	f004 f870 	bl	40b44c <__ssprint_r>
  40736c:	2800      	cmp	r0, #0
  40736e:	f47f aa47 	bne.w	406800 <_svfprintf_r+0x1a4>
  407372:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  407374:	46c8      	mov	r8, r9
  407376:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  407378:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40737a:	429a      	cmp	r2, r3
  40737c:	db44      	blt.n	407408 <_svfprintf_r+0xdac>
  40737e:	9b07      	ldr	r3, [sp, #28]
  407380:	07d9      	lsls	r1, r3, #31
  407382:	d441      	bmi.n	407408 <_svfprintf_r+0xdac>
  407384:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  407386:	9812      	ldr	r0, [sp, #72]	; 0x48
  407388:	1a9a      	subs	r2, r3, r2
  40738a:	1a1d      	subs	r5, r3, r0
  40738c:	4295      	cmp	r5, r2
  40738e:	bfa8      	it	ge
  407390:	4615      	movge	r5, r2
  407392:	2d00      	cmp	r5, #0
  407394:	dd0e      	ble.n	4073b4 <_svfprintf_r+0xd58>
  407396:	9926      	ldr	r1, [sp, #152]	; 0x98
  407398:	f8c8 5004 	str.w	r5, [r8, #4]
  40739c:	3101      	adds	r1, #1
  40739e:	4406      	add	r6, r0
  4073a0:	442c      	add	r4, r5
  4073a2:	2907      	cmp	r1, #7
  4073a4:	f8c8 6000 	str.w	r6, [r8]
  4073a8:	9427      	str	r4, [sp, #156]	; 0x9c
  4073aa:	9126      	str	r1, [sp, #152]	; 0x98
  4073ac:	f300 823b 	bgt.w	407826 <_svfprintf_r+0x11ca>
  4073b0:	f108 0808 	add.w	r8, r8, #8
  4073b4:	2d00      	cmp	r5, #0
  4073b6:	bfac      	ite	ge
  4073b8:	1b56      	subge	r6, r2, r5
  4073ba:	4616      	movlt	r6, r2
  4073bc:	2e00      	cmp	r6, #0
  4073be:	f77f ab2d 	ble.w	406a1c <_svfprintf_r+0x3c0>
  4073c2:	2e10      	cmp	r6, #16
  4073c4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4073c6:	4db0      	ldr	r5, [pc, #704]	; (407688 <_svfprintf_r+0x102c>)
  4073c8:	ddb5      	ble.n	407336 <_svfprintf_r+0xcda>
  4073ca:	4622      	mov	r2, r4
  4073cc:	2710      	movs	r7, #16
  4073ce:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4073d2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4073d4:	e004      	b.n	4073e0 <_svfprintf_r+0xd84>
  4073d6:	f108 0808 	add.w	r8, r8, #8
  4073da:	3e10      	subs	r6, #16
  4073dc:	2e10      	cmp	r6, #16
  4073de:	dda9      	ble.n	407334 <_svfprintf_r+0xcd8>
  4073e0:	3301      	adds	r3, #1
  4073e2:	3210      	adds	r2, #16
  4073e4:	2b07      	cmp	r3, #7
  4073e6:	9227      	str	r2, [sp, #156]	; 0x9c
  4073e8:	9326      	str	r3, [sp, #152]	; 0x98
  4073ea:	e888 00a0 	stmia.w	r8, {r5, r7}
  4073ee:	ddf2      	ble.n	4073d6 <_svfprintf_r+0xd7a>
  4073f0:	aa25      	add	r2, sp, #148	; 0x94
  4073f2:	4621      	mov	r1, r4
  4073f4:	4658      	mov	r0, fp
  4073f6:	f004 f829 	bl	40b44c <__ssprint_r>
  4073fa:	2800      	cmp	r0, #0
  4073fc:	f47f aa00 	bne.w	406800 <_svfprintf_r+0x1a4>
  407400:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  407402:	9b26      	ldr	r3, [sp, #152]	; 0x98
  407404:	46c8      	mov	r8, r9
  407406:	e7e8      	b.n	4073da <_svfprintf_r+0xd7e>
  407408:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40740a:	9819      	ldr	r0, [sp, #100]	; 0x64
  40740c:	991a      	ldr	r1, [sp, #104]	; 0x68
  40740e:	f8c8 1000 	str.w	r1, [r8]
  407412:	3301      	adds	r3, #1
  407414:	4404      	add	r4, r0
  407416:	2b07      	cmp	r3, #7
  407418:	9427      	str	r4, [sp, #156]	; 0x9c
  40741a:	f8c8 0004 	str.w	r0, [r8, #4]
  40741e:	9326      	str	r3, [sp, #152]	; 0x98
  407420:	f300 81f5 	bgt.w	40780e <_svfprintf_r+0x11b2>
  407424:	f108 0808 	add.w	r8, r8, #8
  407428:	e7ac      	b.n	407384 <_svfprintf_r+0xd28>
  40742a:	9b07      	ldr	r3, [sp, #28]
  40742c:	07da      	lsls	r2, r3, #31
  40742e:	f53f adfe 	bmi.w	40702e <_svfprintf_r+0x9d2>
  407432:	3701      	adds	r7, #1
  407434:	3401      	adds	r4, #1
  407436:	2301      	movs	r3, #1
  407438:	2f07      	cmp	r7, #7
  40743a:	9427      	str	r4, [sp, #156]	; 0x9c
  40743c:	9726      	str	r7, [sp, #152]	; 0x98
  40743e:	f8c8 6000 	str.w	r6, [r8]
  407442:	f8c8 3004 	str.w	r3, [r8, #4]
  407446:	f77f ae25 	ble.w	407094 <_svfprintf_r+0xa38>
  40744a:	e74a      	b.n	4072e2 <_svfprintf_r+0xc86>
  40744c:	aa25      	add	r2, sp, #148	; 0x94
  40744e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407450:	980c      	ldr	r0, [sp, #48]	; 0x30
  407452:	f003 fffb 	bl	40b44c <__ssprint_r>
  407456:	2800      	cmp	r0, #0
  407458:	f47f a9d2 	bne.w	406800 <_svfprintf_r+0x1a4>
  40745c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40745e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  407460:	46c8      	mov	r8, r9
  407462:	e5f2      	b.n	40704a <_svfprintf_r+0x9ee>
  407464:	aa25      	add	r2, sp, #148	; 0x94
  407466:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407468:	980c      	ldr	r0, [sp, #48]	; 0x30
  40746a:	f003 ffef 	bl	40b44c <__ssprint_r>
  40746e:	2800      	cmp	r0, #0
  407470:	f47f a9c6 	bne.w	406800 <_svfprintf_r+0x1a4>
  407474:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  407476:	9f26      	ldr	r7, [sp, #152]	; 0x98
  407478:	46c8      	mov	r8, r9
  40747a:	e5f5      	b.n	407068 <_svfprintf_r+0xa0c>
  40747c:	464e      	mov	r6, r9
  40747e:	f7ff b9fd 	b.w	40687c <_svfprintf_r+0x220>
  407482:	aa25      	add	r2, sp, #148	; 0x94
  407484:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407486:	980c      	ldr	r0, [sp, #48]	; 0x30
  407488:	f003 ffe0 	bl	40b44c <__ssprint_r>
  40748c:	2800      	cmp	r0, #0
  40748e:	f47f a9b7 	bne.w	406800 <_svfprintf_r+0x1a4>
  407492:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  407494:	46c8      	mov	r8, r9
  407496:	f7ff ba72 	b.w	40697e <_svfprintf_r+0x322>
  40749a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40749c:	4622      	mov	r2, r4
  40749e:	4620      	mov	r0, r4
  4074a0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4074a2:	4623      	mov	r3, r4
  4074a4:	4621      	mov	r1, r4
  4074a6:	f004 fe9f 	bl	40c1e8 <__aeabi_dcmpun>
  4074aa:	2800      	cmp	r0, #0
  4074ac:	f040 8286 	bne.w	4079bc <_svfprintf_r+0x1360>
  4074b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4074b2:	3301      	adds	r3, #1
  4074b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4074b6:	f023 0320 	bic.w	r3, r3, #32
  4074ba:	930e      	str	r3, [sp, #56]	; 0x38
  4074bc:	f000 81e2 	beq.w	407884 <_svfprintf_r+0x1228>
  4074c0:	2b47      	cmp	r3, #71	; 0x47
  4074c2:	f000 811e 	beq.w	407702 <_svfprintf_r+0x10a6>
  4074c6:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4074ca:	9307      	str	r3, [sp, #28]
  4074cc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4074ce:	1e1f      	subs	r7, r3, #0
  4074d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4074d2:	9308      	str	r3, [sp, #32]
  4074d4:	bfbb      	ittet	lt
  4074d6:	463b      	movlt	r3, r7
  4074d8:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  4074dc:	2300      	movge	r3, #0
  4074de:	232d      	movlt	r3, #45	; 0x2d
  4074e0:	9310      	str	r3, [sp, #64]	; 0x40
  4074e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4074e4:	2b66      	cmp	r3, #102	; 0x66
  4074e6:	f000 81bb 	beq.w	407860 <_svfprintf_r+0x1204>
  4074ea:	2b46      	cmp	r3, #70	; 0x46
  4074ec:	f000 80df 	beq.w	4076ae <_svfprintf_r+0x1052>
  4074f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4074f2:	9a08      	ldr	r2, [sp, #32]
  4074f4:	2b45      	cmp	r3, #69	; 0x45
  4074f6:	bf0c      	ite	eq
  4074f8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  4074fa:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4074fc:	a823      	add	r0, sp, #140	; 0x8c
  4074fe:	a920      	add	r1, sp, #128	; 0x80
  407500:	bf08      	it	eq
  407502:	1c5d      	addeq	r5, r3, #1
  407504:	9004      	str	r0, [sp, #16]
  407506:	9103      	str	r1, [sp, #12]
  407508:	a81f      	add	r0, sp, #124	; 0x7c
  40750a:	2102      	movs	r1, #2
  40750c:	463b      	mov	r3, r7
  40750e:	9002      	str	r0, [sp, #8]
  407510:	9501      	str	r5, [sp, #4]
  407512:	9100      	str	r1, [sp, #0]
  407514:	980c      	ldr	r0, [sp, #48]	; 0x30
  407516:	f001 faa3 	bl	408a60 <_dtoa_r>
  40751a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40751c:	2b67      	cmp	r3, #103	; 0x67
  40751e:	4606      	mov	r6, r0
  407520:	f040 81e0 	bne.w	4078e4 <_svfprintf_r+0x1288>
  407524:	f01b 0f01 	tst.w	fp, #1
  407528:	f000 8246 	beq.w	4079b8 <_svfprintf_r+0x135c>
  40752c:	1974      	adds	r4, r6, r5
  40752e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  407530:	9808      	ldr	r0, [sp, #32]
  407532:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  407534:	4639      	mov	r1, r7
  407536:	f004 fe25 	bl	40c184 <__aeabi_dcmpeq>
  40753a:	2800      	cmp	r0, #0
  40753c:	f040 8165 	bne.w	40780a <_svfprintf_r+0x11ae>
  407540:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  407542:	42a3      	cmp	r3, r4
  407544:	d206      	bcs.n	407554 <_svfprintf_r+0xef8>
  407546:	2130      	movs	r1, #48	; 0x30
  407548:	1c5a      	adds	r2, r3, #1
  40754a:	9223      	str	r2, [sp, #140]	; 0x8c
  40754c:	7019      	strb	r1, [r3, #0]
  40754e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  407550:	429c      	cmp	r4, r3
  407552:	d8f9      	bhi.n	407548 <_svfprintf_r+0xeec>
  407554:	1b9b      	subs	r3, r3, r6
  407556:	9313      	str	r3, [sp, #76]	; 0x4c
  407558:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40755a:	2b47      	cmp	r3, #71	; 0x47
  40755c:	f000 80e9 	beq.w	407732 <_svfprintf_r+0x10d6>
  407560:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407562:	2b65      	cmp	r3, #101	; 0x65
  407564:	f340 81cd 	ble.w	407902 <_svfprintf_r+0x12a6>
  407568:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40756a:	2b66      	cmp	r3, #102	; 0x66
  40756c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40756e:	9312      	str	r3, [sp, #72]	; 0x48
  407570:	f000 819e 	beq.w	4078b0 <_svfprintf_r+0x1254>
  407574:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  407576:	9a12      	ldr	r2, [sp, #72]	; 0x48
  407578:	4619      	mov	r1, r3
  40757a:	4291      	cmp	r1, r2
  40757c:	f300 818a 	bgt.w	407894 <_svfprintf_r+0x1238>
  407580:	f01b 0f01 	tst.w	fp, #1
  407584:	f040 8213 	bne.w	4079ae <_svfprintf_r+0x1352>
  407588:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40758c:	9308      	str	r3, [sp, #32]
  40758e:	2367      	movs	r3, #103	; 0x67
  407590:	920e      	str	r2, [sp, #56]	; 0x38
  407592:	9311      	str	r3, [sp, #68]	; 0x44
  407594:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407596:	2b00      	cmp	r3, #0
  407598:	f040 80c4 	bne.w	407724 <_svfprintf_r+0x10c8>
  40759c:	930a      	str	r3, [sp, #40]	; 0x28
  40759e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4075a2:	f7ff b973 	b.w	40688c <_svfprintf_r+0x230>
  4075a6:	4635      	mov	r5, r6
  4075a8:	460c      	mov	r4, r1
  4075aa:	4646      	mov	r6, r8
  4075ac:	4690      	mov	r8, r2
  4075ae:	3301      	adds	r3, #1
  4075b0:	443c      	add	r4, r7
  4075b2:	2b07      	cmp	r3, #7
  4075b4:	9427      	str	r4, [sp, #156]	; 0x9c
  4075b6:	9326      	str	r3, [sp, #152]	; 0x98
  4075b8:	e888 00a0 	stmia.w	r8, {r5, r7}
  4075bc:	f73f aed1 	bgt.w	407362 <_svfprintf_r+0xd06>
  4075c0:	f108 0808 	add.w	r8, r8, #8
  4075c4:	e6d7      	b.n	407376 <_svfprintf_r+0xd1a>
  4075c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4075c8:	6813      	ldr	r3, [r2, #0]
  4075ca:	3204      	adds	r2, #4
  4075cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4075ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4075d0:	601a      	str	r2, [r3, #0]
  4075d2:	f7ff b86a 	b.w	4066aa <_svfprintf_r+0x4e>
  4075d6:	aa25      	add	r2, sp, #148	; 0x94
  4075d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4075da:	980c      	ldr	r0, [sp, #48]	; 0x30
  4075dc:	f003 ff36 	bl	40b44c <__ssprint_r>
  4075e0:	2800      	cmp	r0, #0
  4075e2:	f47f a90d 	bne.w	406800 <_svfprintf_r+0x1a4>
  4075e6:	46c8      	mov	r8, r9
  4075e8:	e48d      	b.n	406f06 <_svfprintf_r+0x8aa>
  4075ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4075ec:	4a27      	ldr	r2, [pc, #156]	; (40768c <_svfprintf_r+0x1030>)
  4075ee:	f8c8 2000 	str.w	r2, [r8]
  4075f2:	3301      	adds	r3, #1
  4075f4:	3401      	adds	r4, #1
  4075f6:	2201      	movs	r2, #1
  4075f8:	2b07      	cmp	r3, #7
  4075fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4075fc:	9326      	str	r3, [sp, #152]	; 0x98
  4075fe:	f8c8 2004 	str.w	r2, [r8, #4]
  407602:	dc72      	bgt.n	4076ea <_svfprintf_r+0x108e>
  407604:	f108 0808 	add.w	r8, r8, #8
  407608:	b929      	cbnz	r1, 407616 <_svfprintf_r+0xfba>
  40760a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40760c:	b91b      	cbnz	r3, 407616 <_svfprintf_r+0xfba>
  40760e:	9b07      	ldr	r3, [sp, #28]
  407610:	07d8      	lsls	r0, r3, #31
  407612:	f57f aa03 	bpl.w	406a1c <_svfprintf_r+0x3c0>
  407616:	9b26      	ldr	r3, [sp, #152]	; 0x98
  407618:	9819      	ldr	r0, [sp, #100]	; 0x64
  40761a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40761c:	f8c8 2000 	str.w	r2, [r8]
  407620:	3301      	adds	r3, #1
  407622:	4602      	mov	r2, r0
  407624:	4422      	add	r2, r4
  407626:	2b07      	cmp	r3, #7
  407628:	9227      	str	r2, [sp, #156]	; 0x9c
  40762a:	f8c8 0004 	str.w	r0, [r8, #4]
  40762e:	9326      	str	r3, [sp, #152]	; 0x98
  407630:	f300 818d 	bgt.w	40794e <_svfprintf_r+0x12f2>
  407634:	f108 0808 	add.w	r8, r8, #8
  407638:	2900      	cmp	r1, #0
  40763a:	f2c0 8165 	blt.w	407908 <_svfprintf_r+0x12ac>
  40763e:	9913      	ldr	r1, [sp, #76]	; 0x4c
  407640:	f8c8 6000 	str.w	r6, [r8]
  407644:	3301      	adds	r3, #1
  407646:	188c      	adds	r4, r1, r2
  407648:	2b07      	cmp	r3, #7
  40764a:	9427      	str	r4, [sp, #156]	; 0x9c
  40764c:	9326      	str	r3, [sp, #152]	; 0x98
  40764e:	f8c8 1004 	str.w	r1, [r8, #4]
  407652:	f77f a9e1 	ble.w	406a18 <_svfprintf_r+0x3bc>
  407656:	e52c      	b.n	4070b2 <_svfprintf_r+0xa56>
  407658:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40765a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40765c:	6813      	ldr	r3, [r2, #0]
  40765e:	17cd      	asrs	r5, r1, #31
  407660:	4608      	mov	r0, r1
  407662:	3204      	adds	r2, #4
  407664:	4629      	mov	r1, r5
  407666:	920f      	str	r2, [sp, #60]	; 0x3c
  407668:	e9c3 0100 	strd	r0, r1, [r3]
  40766c:	f7ff b81d 	b.w	4066aa <_svfprintf_r+0x4e>
  407670:	aa25      	add	r2, sp, #148	; 0x94
  407672:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407674:	980c      	ldr	r0, [sp, #48]	; 0x30
  407676:	f003 fee9 	bl	40b44c <__ssprint_r>
  40767a:	2800      	cmp	r0, #0
  40767c:	f47f a8c0 	bne.w	406800 <_svfprintf_r+0x1a4>
  407680:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  407682:	46c8      	mov	r8, r9
  407684:	e458      	b.n	406f38 <_svfprintf_r+0x8dc>
  407686:	bf00      	nop
  407688:	0040d598 	.word	0x0040d598
  40768c:	0040d584 	.word	0x0040d584
  407690:	2140      	movs	r1, #64	; 0x40
  407692:	980c      	ldr	r0, [sp, #48]	; 0x30
  407694:	f002 fe58 	bl	40a348 <_malloc_r>
  407698:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40769a:	6010      	str	r0, [r2, #0]
  40769c:	6110      	str	r0, [r2, #16]
  40769e:	2800      	cmp	r0, #0
  4076a0:	f000 81f2 	beq.w	407a88 <_svfprintf_r+0x142c>
  4076a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4076a6:	2340      	movs	r3, #64	; 0x40
  4076a8:	6153      	str	r3, [r2, #20]
  4076aa:	f7fe bfee 	b.w	40668a <_svfprintf_r+0x2e>
  4076ae:	a823      	add	r0, sp, #140	; 0x8c
  4076b0:	a920      	add	r1, sp, #128	; 0x80
  4076b2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4076b4:	9004      	str	r0, [sp, #16]
  4076b6:	9103      	str	r1, [sp, #12]
  4076b8:	a81f      	add	r0, sp, #124	; 0x7c
  4076ba:	2103      	movs	r1, #3
  4076bc:	9002      	str	r0, [sp, #8]
  4076be:	9a08      	ldr	r2, [sp, #32]
  4076c0:	9401      	str	r4, [sp, #4]
  4076c2:	463b      	mov	r3, r7
  4076c4:	9100      	str	r1, [sp, #0]
  4076c6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4076c8:	f001 f9ca 	bl	408a60 <_dtoa_r>
  4076cc:	4625      	mov	r5, r4
  4076ce:	4606      	mov	r6, r0
  4076d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4076d2:	2b46      	cmp	r3, #70	; 0x46
  4076d4:	eb06 0405 	add.w	r4, r6, r5
  4076d8:	f47f af29 	bne.w	40752e <_svfprintf_r+0xed2>
  4076dc:	7833      	ldrb	r3, [r6, #0]
  4076de:	2b30      	cmp	r3, #48	; 0x30
  4076e0:	f000 8178 	beq.w	4079d4 <_svfprintf_r+0x1378>
  4076e4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4076e6:	442c      	add	r4, r5
  4076e8:	e721      	b.n	40752e <_svfprintf_r+0xed2>
  4076ea:	aa25      	add	r2, sp, #148	; 0x94
  4076ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4076ee:	980c      	ldr	r0, [sp, #48]	; 0x30
  4076f0:	f003 feac 	bl	40b44c <__ssprint_r>
  4076f4:	2800      	cmp	r0, #0
  4076f6:	f47f a883 	bne.w	406800 <_svfprintf_r+0x1a4>
  4076fa:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4076fc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4076fe:	46c8      	mov	r8, r9
  407700:	e782      	b.n	407608 <_svfprintf_r+0xfac>
  407702:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407704:	2b00      	cmp	r3, #0
  407706:	bf08      	it	eq
  407708:	2301      	moveq	r3, #1
  40770a:	930a      	str	r3, [sp, #40]	; 0x28
  40770c:	e6db      	b.n	4074c6 <_svfprintf_r+0xe6a>
  40770e:	4630      	mov	r0, r6
  407710:	940a      	str	r4, [sp, #40]	; 0x28
  407712:	f7fe ff35 	bl	406580 <strlen>
  407716:	950f      	str	r5, [sp, #60]	; 0x3c
  407718:	900e      	str	r0, [sp, #56]	; 0x38
  40771a:	f8cd b01c 	str.w	fp, [sp, #28]
  40771e:	4603      	mov	r3, r0
  407720:	f7ff b9f9 	b.w	406b16 <_svfprintf_r+0x4ba>
  407724:	272d      	movs	r7, #45	; 0x2d
  407726:	2300      	movs	r3, #0
  407728:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40772c:	930a      	str	r3, [sp, #40]	; 0x28
  40772e:	f7ff b8ae 	b.w	40688e <_svfprintf_r+0x232>
  407732:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  407734:	9312      	str	r3, [sp, #72]	; 0x48
  407736:	461a      	mov	r2, r3
  407738:	3303      	adds	r3, #3
  40773a:	db04      	blt.n	407746 <_svfprintf_r+0x10ea>
  40773c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40773e:	4619      	mov	r1, r3
  407740:	4291      	cmp	r1, r2
  407742:	f6bf af17 	bge.w	407574 <_svfprintf_r+0xf18>
  407746:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407748:	3b02      	subs	r3, #2
  40774a:	9311      	str	r3, [sp, #68]	; 0x44
  40774c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  407750:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  407754:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407756:	3b01      	subs	r3, #1
  407758:	2b00      	cmp	r3, #0
  40775a:	931f      	str	r3, [sp, #124]	; 0x7c
  40775c:	bfbd      	ittte	lt
  40775e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  407760:	f1c3 0301 	rsblt	r3, r3, #1
  407764:	222d      	movlt	r2, #45	; 0x2d
  407766:	222b      	movge	r2, #43	; 0x2b
  407768:	2b09      	cmp	r3, #9
  40776a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40776e:	f340 8116 	ble.w	40799e <_svfprintf_r+0x1342>
  407772:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  407776:	4620      	mov	r0, r4
  407778:	4dab      	ldr	r5, [pc, #684]	; (407a28 <_svfprintf_r+0x13cc>)
  40777a:	e000      	b.n	40777e <_svfprintf_r+0x1122>
  40777c:	4610      	mov	r0, r2
  40777e:	fb85 1203 	smull	r1, r2, r5, r3
  407782:	17d9      	asrs	r1, r3, #31
  407784:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  407788:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40778c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  407790:	3230      	adds	r2, #48	; 0x30
  407792:	2909      	cmp	r1, #9
  407794:	f800 2c01 	strb.w	r2, [r0, #-1]
  407798:	460b      	mov	r3, r1
  40779a:	f100 32ff 	add.w	r2, r0, #4294967295
  40779e:	dced      	bgt.n	40777c <_svfprintf_r+0x1120>
  4077a0:	3330      	adds	r3, #48	; 0x30
  4077a2:	3802      	subs	r0, #2
  4077a4:	b2d9      	uxtb	r1, r3
  4077a6:	4284      	cmp	r4, r0
  4077a8:	f802 1c01 	strb.w	r1, [r2, #-1]
  4077ac:	f240 8165 	bls.w	407a7a <_svfprintf_r+0x141e>
  4077b0:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4077b4:	4613      	mov	r3, r2
  4077b6:	e001      	b.n	4077bc <_svfprintf_r+0x1160>
  4077b8:	f813 1b01 	ldrb.w	r1, [r3], #1
  4077bc:	f800 1b01 	strb.w	r1, [r0], #1
  4077c0:	42a3      	cmp	r3, r4
  4077c2:	d1f9      	bne.n	4077b8 <_svfprintf_r+0x115c>
  4077c4:	3301      	adds	r3, #1
  4077c6:	1a9b      	subs	r3, r3, r2
  4077c8:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4077cc:	4413      	add	r3, r2
  4077ce:	aa21      	add	r2, sp, #132	; 0x84
  4077d0:	1a9b      	subs	r3, r3, r2
  4077d2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4077d4:	931b      	str	r3, [sp, #108]	; 0x6c
  4077d6:	2a01      	cmp	r2, #1
  4077d8:	4413      	add	r3, r2
  4077da:	930e      	str	r3, [sp, #56]	; 0x38
  4077dc:	f340 8119 	ble.w	407a12 <_svfprintf_r+0x13b6>
  4077e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4077e2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4077e4:	4413      	add	r3, r2
  4077e6:	930e      	str	r3, [sp, #56]	; 0x38
  4077e8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4077ec:	9308      	str	r3, [sp, #32]
  4077ee:	2300      	movs	r3, #0
  4077f0:	9312      	str	r3, [sp, #72]	; 0x48
  4077f2:	e6cf      	b.n	407594 <_svfprintf_r+0xf38>
  4077f4:	aa25      	add	r2, sp, #148	; 0x94
  4077f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4077f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4077fa:	f003 fe27 	bl	40b44c <__ssprint_r>
  4077fe:	2800      	cmp	r0, #0
  407800:	f47e affe 	bne.w	406800 <_svfprintf_r+0x1a4>
  407804:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  407806:	46c8      	mov	r8, r9
  407808:	e4d7      	b.n	4071ba <_svfprintf_r+0xb5e>
  40780a:	4623      	mov	r3, r4
  40780c:	e6a2      	b.n	407554 <_svfprintf_r+0xef8>
  40780e:	aa25      	add	r2, sp, #148	; 0x94
  407810:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407812:	980c      	ldr	r0, [sp, #48]	; 0x30
  407814:	f003 fe1a 	bl	40b44c <__ssprint_r>
  407818:	2800      	cmp	r0, #0
  40781a:	f47e aff1 	bne.w	406800 <_svfprintf_r+0x1a4>
  40781e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  407820:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  407822:	46c8      	mov	r8, r9
  407824:	e5ae      	b.n	407384 <_svfprintf_r+0xd28>
  407826:	aa25      	add	r2, sp, #148	; 0x94
  407828:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40782a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40782c:	f003 fe0e 	bl	40b44c <__ssprint_r>
  407830:	2800      	cmp	r0, #0
  407832:	f47e afe5 	bne.w	406800 <_svfprintf_r+0x1a4>
  407836:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  407838:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40783a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40783c:	1a9a      	subs	r2, r3, r2
  40783e:	46c8      	mov	r8, r9
  407840:	e5b8      	b.n	4073b4 <_svfprintf_r+0xd58>
  407842:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407844:	9612      	str	r6, [sp, #72]	; 0x48
  407846:	2b06      	cmp	r3, #6
  407848:	bf28      	it	cs
  40784a:	2306      	movcs	r3, #6
  40784c:	960a      	str	r6, [sp, #40]	; 0x28
  40784e:	4637      	mov	r7, r6
  407850:	9308      	str	r3, [sp, #32]
  407852:	950f      	str	r5, [sp, #60]	; 0x3c
  407854:	f8cd b01c 	str.w	fp, [sp, #28]
  407858:	930e      	str	r3, [sp, #56]	; 0x38
  40785a:	4e74      	ldr	r6, [pc, #464]	; (407a2c <_svfprintf_r+0x13d0>)
  40785c:	f7ff b816 	b.w	40688c <_svfprintf_r+0x230>
  407860:	a823      	add	r0, sp, #140	; 0x8c
  407862:	a920      	add	r1, sp, #128	; 0x80
  407864:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  407866:	9004      	str	r0, [sp, #16]
  407868:	9103      	str	r1, [sp, #12]
  40786a:	a81f      	add	r0, sp, #124	; 0x7c
  40786c:	2103      	movs	r1, #3
  40786e:	9002      	str	r0, [sp, #8]
  407870:	9a08      	ldr	r2, [sp, #32]
  407872:	9501      	str	r5, [sp, #4]
  407874:	463b      	mov	r3, r7
  407876:	9100      	str	r1, [sp, #0]
  407878:	980c      	ldr	r0, [sp, #48]	; 0x30
  40787a:	f001 f8f1 	bl	408a60 <_dtoa_r>
  40787e:	4606      	mov	r6, r0
  407880:	1944      	adds	r4, r0, r5
  407882:	e72b      	b.n	4076dc <_svfprintf_r+0x1080>
  407884:	2306      	movs	r3, #6
  407886:	930a      	str	r3, [sp, #40]	; 0x28
  407888:	e61d      	b.n	4074c6 <_svfprintf_r+0xe6a>
  40788a:	272d      	movs	r7, #45	; 0x2d
  40788c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  407890:	f7ff bacd 	b.w	406e2e <_svfprintf_r+0x7d2>
  407894:	9a19      	ldr	r2, [sp, #100]	; 0x64
  407896:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  407898:	4413      	add	r3, r2
  40789a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40789c:	930e      	str	r3, [sp, #56]	; 0x38
  40789e:	2a00      	cmp	r2, #0
  4078a0:	f340 80b0 	ble.w	407a04 <_svfprintf_r+0x13a8>
  4078a4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4078a8:	9308      	str	r3, [sp, #32]
  4078aa:	2367      	movs	r3, #103	; 0x67
  4078ac:	9311      	str	r3, [sp, #68]	; 0x44
  4078ae:	e671      	b.n	407594 <_svfprintf_r+0xf38>
  4078b0:	2b00      	cmp	r3, #0
  4078b2:	f340 80c3 	ble.w	407a3c <_svfprintf_r+0x13e0>
  4078b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4078b8:	2a00      	cmp	r2, #0
  4078ba:	f040 8099 	bne.w	4079f0 <_svfprintf_r+0x1394>
  4078be:	f01b 0f01 	tst.w	fp, #1
  4078c2:	f040 8095 	bne.w	4079f0 <_svfprintf_r+0x1394>
  4078c6:	9308      	str	r3, [sp, #32]
  4078c8:	930e      	str	r3, [sp, #56]	; 0x38
  4078ca:	e663      	b.n	407594 <_svfprintf_r+0xf38>
  4078cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4078ce:	9308      	str	r3, [sp, #32]
  4078d0:	930e      	str	r3, [sp, #56]	; 0x38
  4078d2:	900a      	str	r0, [sp, #40]	; 0x28
  4078d4:	950f      	str	r5, [sp, #60]	; 0x3c
  4078d6:	f8cd b01c 	str.w	fp, [sp, #28]
  4078da:	9012      	str	r0, [sp, #72]	; 0x48
  4078dc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4078e0:	f7fe bfd4 	b.w	40688c <_svfprintf_r+0x230>
  4078e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4078e6:	2b47      	cmp	r3, #71	; 0x47
  4078e8:	f47f ae20 	bne.w	40752c <_svfprintf_r+0xed0>
  4078ec:	f01b 0f01 	tst.w	fp, #1
  4078f0:	f47f aeee 	bne.w	4076d0 <_svfprintf_r+0x1074>
  4078f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4078f6:	1b9b      	subs	r3, r3, r6
  4078f8:	9313      	str	r3, [sp, #76]	; 0x4c
  4078fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4078fc:	2b47      	cmp	r3, #71	; 0x47
  4078fe:	f43f af18 	beq.w	407732 <_svfprintf_r+0x10d6>
  407902:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  407904:	9312      	str	r3, [sp, #72]	; 0x48
  407906:	e721      	b.n	40774c <_svfprintf_r+0x10f0>
  407908:	424f      	negs	r7, r1
  40790a:	3110      	adds	r1, #16
  40790c:	4d48      	ldr	r5, [pc, #288]	; (407a30 <_svfprintf_r+0x13d4>)
  40790e:	da2f      	bge.n	407970 <_svfprintf_r+0x1314>
  407910:	2410      	movs	r4, #16
  407912:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  407916:	e004      	b.n	407922 <_svfprintf_r+0x12c6>
  407918:	f108 0808 	add.w	r8, r8, #8
  40791c:	3f10      	subs	r7, #16
  40791e:	2f10      	cmp	r7, #16
  407920:	dd26      	ble.n	407970 <_svfprintf_r+0x1314>
  407922:	3301      	adds	r3, #1
  407924:	3210      	adds	r2, #16
  407926:	2b07      	cmp	r3, #7
  407928:	9227      	str	r2, [sp, #156]	; 0x9c
  40792a:	9326      	str	r3, [sp, #152]	; 0x98
  40792c:	f8c8 5000 	str.w	r5, [r8]
  407930:	f8c8 4004 	str.w	r4, [r8, #4]
  407934:	ddf0      	ble.n	407918 <_svfprintf_r+0x12bc>
  407936:	aa25      	add	r2, sp, #148	; 0x94
  407938:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40793a:	4658      	mov	r0, fp
  40793c:	f003 fd86 	bl	40b44c <__ssprint_r>
  407940:	2800      	cmp	r0, #0
  407942:	f47e af5d 	bne.w	406800 <_svfprintf_r+0x1a4>
  407946:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  407948:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40794a:	46c8      	mov	r8, r9
  40794c:	e7e6      	b.n	40791c <_svfprintf_r+0x12c0>
  40794e:	aa25      	add	r2, sp, #148	; 0x94
  407950:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407952:	980c      	ldr	r0, [sp, #48]	; 0x30
  407954:	f003 fd7a 	bl	40b44c <__ssprint_r>
  407958:	2800      	cmp	r0, #0
  40795a:	f47e af51 	bne.w	406800 <_svfprintf_r+0x1a4>
  40795e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  407960:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  407962:	9b26      	ldr	r3, [sp, #152]	; 0x98
  407964:	46c8      	mov	r8, r9
  407966:	e667      	b.n	407638 <_svfprintf_r+0xfdc>
  407968:	2000      	movs	r0, #0
  40796a:	900a      	str	r0, [sp, #40]	; 0x28
  40796c:	f7fe bed0 	b.w	406710 <_svfprintf_r+0xb4>
  407970:	3301      	adds	r3, #1
  407972:	443a      	add	r2, r7
  407974:	2b07      	cmp	r3, #7
  407976:	e888 00a0 	stmia.w	r8, {r5, r7}
  40797a:	9227      	str	r2, [sp, #156]	; 0x9c
  40797c:	9326      	str	r3, [sp, #152]	; 0x98
  40797e:	f108 0808 	add.w	r8, r8, #8
  407982:	f77f ae5c 	ble.w	40763e <_svfprintf_r+0xfe2>
  407986:	aa25      	add	r2, sp, #148	; 0x94
  407988:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40798a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40798c:	f003 fd5e 	bl	40b44c <__ssprint_r>
  407990:	2800      	cmp	r0, #0
  407992:	f47e af35 	bne.w	406800 <_svfprintf_r+0x1a4>
  407996:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  407998:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40799a:	46c8      	mov	r8, r9
  40799c:	e64f      	b.n	40763e <_svfprintf_r+0xfe2>
  40799e:	3330      	adds	r3, #48	; 0x30
  4079a0:	2230      	movs	r2, #48	; 0x30
  4079a2:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4079a6:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4079aa:	ab22      	add	r3, sp, #136	; 0x88
  4079ac:	e70f      	b.n	4077ce <_svfprintf_r+0x1172>
  4079ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4079b0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4079b2:	4413      	add	r3, r2
  4079b4:	930e      	str	r3, [sp, #56]	; 0x38
  4079b6:	e775      	b.n	4078a4 <_svfprintf_r+0x1248>
  4079b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4079ba:	e5cb      	b.n	407554 <_svfprintf_r+0xef8>
  4079bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4079be:	4e1d      	ldr	r6, [pc, #116]	; (407a34 <_svfprintf_r+0x13d8>)
  4079c0:	2b00      	cmp	r3, #0
  4079c2:	bfb6      	itet	lt
  4079c4:	272d      	movlt	r7, #45	; 0x2d
  4079c6:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4079ca:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  4079ce:	4b1a      	ldr	r3, [pc, #104]	; (407a38 <_svfprintf_r+0x13dc>)
  4079d0:	f7ff ba2f 	b.w	406e32 <_svfprintf_r+0x7d6>
  4079d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4079d6:	9808      	ldr	r0, [sp, #32]
  4079d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4079da:	4639      	mov	r1, r7
  4079dc:	f004 fbd2 	bl	40c184 <__aeabi_dcmpeq>
  4079e0:	2800      	cmp	r0, #0
  4079e2:	f47f ae7f 	bne.w	4076e4 <_svfprintf_r+0x1088>
  4079e6:	f1c5 0501 	rsb	r5, r5, #1
  4079ea:	951f      	str	r5, [sp, #124]	; 0x7c
  4079ec:	442c      	add	r4, r5
  4079ee:	e59e      	b.n	40752e <_svfprintf_r+0xed2>
  4079f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4079f2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4079f4:	4413      	add	r3, r2
  4079f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4079f8:	441a      	add	r2, r3
  4079fa:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4079fe:	920e      	str	r2, [sp, #56]	; 0x38
  407a00:	9308      	str	r3, [sp, #32]
  407a02:	e5c7      	b.n	407594 <_svfprintf_r+0xf38>
  407a04:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407a06:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  407a08:	f1c3 0301 	rsb	r3, r3, #1
  407a0c:	441a      	add	r2, r3
  407a0e:	4613      	mov	r3, r2
  407a10:	e7d0      	b.n	4079b4 <_svfprintf_r+0x1358>
  407a12:	f01b 0301 	ands.w	r3, fp, #1
  407a16:	9312      	str	r3, [sp, #72]	; 0x48
  407a18:	f47f aee2 	bne.w	4077e0 <_svfprintf_r+0x1184>
  407a1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  407a1e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  407a22:	9308      	str	r3, [sp, #32]
  407a24:	e5b6      	b.n	407594 <_svfprintf_r+0xf38>
  407a26:	bf00      	nop
  407a28:	66666667 	.word	0x66666667
  407a2c:	0040d57c 	.word	0x0040d57c
  407a30:	0040d598 	.word	0x0040d598
  407a34:	0040d550 	.word	0x0040d550
  407a38:	0040d54c 	.word	0x0040d54c
  407a3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407a3e:	b913      	cbnz	r3, 407a46 <_svfprintf_r+0x13ea>
  407a40:	f01b 0f01 	tst.w	fp, #1
  407a44:	d002      	beq.n	407a4c <_svfprintf_r+0x13f0>
  407a46:	9b19      	ldr	r3, [sp, #100]	; 0x64
  407a48:	3301      	adds	r3, #1
  407a4a:	e7d4      	b.n	4079f6 <_svfprintf_r+0x139a>
  407a4c:	2301      	movs	r3, #1
  407a4e:	e73a      	b.n	4078c6 <_svfprintf_r+0x126a>
  407a50:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  407a52:	f89a 3001 	ldrb.w	r3, [sl, #1]
  407a56:	6828      	ldr	r0, [r5, #0]
  407a58:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  407a5c:	900a      	str	r0, [sp, #40]	; 0x28
  407a5e:	4628      	mov	r0, r5
  407a60:	3004      	adds	r0, #4
  407a62:	46a2      	mov	sl, r4
  407a64:	900f      	str	r0, [sp, #60]	; 0x3c
  407a66:	f7fe be51 	b.w	40670c <_svfprintf_r+0xb0>
  407a6a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  407a6e:	f7ff b867 	b.w	406b40 <_svfprintf_r+0x4e4>
  407a72:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  407a76:	f7ff ba15 	b.w	406ea4 <_svfprintf_r+0x848>
  407a7a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  407a7e:	e6a6      	b.n	4077ce <_svfprintf_r+0x1172>
  407a80:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  407a84:	f7ff b8eb 	b.w	406c5e <_svfprintf_r+0x602>
  407a88:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407a8a:	230c      	movs	r3, #12
  407a8c:	6013      	str	r3, [r2, #0]
  407a8e:	f04f 33ff 	mov.w	r3, #4294967295
  407a92:	9309      	str	r3, [sp, #36]	; 0x24
  407a94:	f7fe bebd 	b.w	406812 <_svfprintf_r+0x1b6>
  407a98:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  407a9c:	f7ff b99a 	b.w	406dd4 <_svfprintf_r+0x778>
  407aa0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  407aa4:	f7ff b976 	b.w	406d94 <_svfprintf_r+0x738>
  407aa8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  407aac:	f7ff b959 	b.w	406d62 <_svfprintf_r+0x706>
  407ab0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  407ab4:	f7ff b912 	b.w	406cdc <_svfprintf_r+0x680>

00407ab8 <__sprint_r.part.0>:
  407ab8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407abc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  407abe:	049c      	lsls	r4, r3, #18
  407ac0:	4693      	mov	fp, r2
  407ac2:	d52f      	bpl.n	407b24 <__sprint_r.part.0+0x6c>
  407ac4:	6893      	ldr	r3, [r2, #8]
  407ac6:	6812      	ldr	r2, [r2, #0]
  407ac8:	b353      	cbz	r3, 407b20 <__sprint_r.part.0+0x68>
  407aca:	460e      	mov	r6, r1
  407acc:	4607      	mov	r7, r0
  407ace:	f102 0908 	add.w	r9, r2, #8
  407ad2:	e919 0420 	ldmdb	r9, {r5, sl}
  407ad6:	ea5f 089a 	movs.w	r8, sl, lsr #2
  407ada:	d017      	beq.n	407b0c <__sprint_r.part.0+0x54>
  407adc:	3d04      	subs	r5, #4
  407ade:	2400      	movs	r4, #0
  407ae0:	e001      	b.n	407ae6 <__sprint_r.part.0+0x2e>
  407ae2:	45a0      	cmp	r8, r4
  407ae4:	d010      	beq.n	407b08 <__sprint_r.part.0+0x50>
  407ae6:	4632      	mov	r2, r6
  407ae8:	f855 1f04 	ldr.w	r1, [r5, #4]!
  407aec:	4638      	mov	r0, r7
  407aee:	f002 f87b 	bl	409be8 <_fputwc_r>
  407af2:	1c43      	adds	r3, r0, #1
  407af4:	f104 0401 	add.w	r4, r4, #1
  407af8:	d1f3      	bne.n	407ae2 <__sprint_r.part.0+0x2a>
  407afa:	2300      	movs	r3, #0
  407afc:	f8cb 3008 	str.w	r3, [fp, #8]
  407b00:	f8cb 3004 	str.w	r3, [fp, #4]
  407b04:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407b08:	f8db 3008 	ldr.w	r3, [fp, #8]
  407b0c:	f02a 0a03 	bic.w	sl, sl, #3
  407b10:	eba3 030a 	sub.w	r3, r3, sl
  407b14:	f8cb 3008 	str.w	r3, [fp, #8]
  407b18:	f109 0908 	add.w	r9, r9, #8
  407b1c:	2b00      	cmp	r3, #0
  407b1e:	d1d8      	bne.n	407ad2 <__sprint_r.part.0+0x1a>
  407b20:	2000      	movs	r0, #0
  407b22:	e7ea      	b.n	407afa <__sprint_r.part.0+0x42>
  407b24:	f002 f9ca 	bl	409ebc <__sfvwrite_r>
  407b28:	2300      	movs	r3, #0
  407b2a:	f8cb 3008 	str.w	r3, [fp, #8]
  407b2e:	f8cb 3004 	str.w	r3, [fp, #4]
  407b32:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407b36:	bf00      	nop

00407b38 <_vfiprintf_r>:
  407b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407b3c:	b0ad      	sub	sp, #180	; 0xb4
  407b3e:	461d      	mov	r5, r3
  407b40:	468b      	mov	fp, r1
  407b42:	4690      	mov	r8, r2
  407b44:	9307      	str	r3, [sp, #28]
  407b46:	9006      	str	r0, [sp, #24]
  407b48:	b118      	cbz	r0, 407b52 <_vfiprintf_r+0x1a>
  407b4a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407b4c:	2b00      	cmp	r3, #0
  407b4e:	f000 80f3 	beq.w	407d38 <_vfiprintf_r+0x200>
  407b52:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  407b56:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  407b5a:	07df      	lsls	r7, r3, #31
  407b5c:	b281      	uxth	r1, r0
  407b5e:	d402      	bmi.n	407b66 <_vfiprintf_r+0x2e>
  407b60:	058e      	lsls	r6, r1, #22
  407b62:	f140 80fc 	bpl.w	407d5e <_vfiprintf_r+0x226>
  407b66:	048c      	lsls	r4, r1, #18
  407b68:	d40a      	bmi.n	407b80 <_vfiprintf_r+0x48>
  407b6a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  407b6e:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  407b72:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  407b76:	f8ab 100c 	strh.w	r1, [fp, #12]
  407b7a:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  407b7e:	b289      	uxth	r1, r1
  407b80:	0708      	lsls	r0, r1, #28
  407b82:	f140 80b3 	bpl.w	407cec <_vfiprintf_r+0x1b4>
  407b86:	f8db 3010 	ldr.w	r3, [fp, #16]
  407b8a:	2b00      	cmp	r3, #0
  407b8c:	f000 80ae 	beq.w	407cec <_vfiprintf_r+0x1b4>
  407b90:	f001 031a 	and.w	r3, r1, #26
  407b94:	2b0a      	cmp	r3, #10
  407b96:	f000 80b5 	beq.w	407d04 <_vfiprintf_r+0x1cc>
  407b9a:	2300      	movs	r3, #0
  407b9c:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  407ba0:	930b      	str	r3, [sp, #44]	; 0x2c
  407ba2:	9311      	str	r3, [sp, #68]	; 0x44
  407ba4:	9310      	str	r3, [sp, #64]	; 0x40
  407ba6:	9303      	str	r3, [sp, #12]
  407ba8:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  407bac:	46ca      	mov	sl, r9
  407bae:	f8cd b010 	str.w	fp, [sp, #16]
  407bb2:	f898 3000 	ldrb.w	r3, [r8]
  407bb6:	4644      	mov	r4, r8
  407bb8:	b1fb      	cbz	r3, 407bfa <_vfiprintf_r+0xc2>
  407bba:	2b25      	cmp	r3, #37	; 0x25
  407bbc:	d102      	bne.n	407bc4 <_vfiprintf_r+0x8c>
  407bbe:	e01c      	b.n	407bfa <_vfiprintf_r+0xc2>
  407bc0:	2b25      	cmp	r3, #37	; 0x25
  407bc2:	d003      	beq.n	407bcc <_vfiprintf_r+0x94>
  407bc4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  407bc8:	2b00      	cmp	r3, #0
  407bca:	d1f9      	bne.n	407bc0 <_vfiprintf_r+0x88>
  407bcc:	eba4 0508 	sub.w	r5, r4, r8
  407bd0:	b19d      	cbz	r5, 407bfa <_vfiprintf_r+0xc2>
  407bd2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407bd4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407bd6:	f8ca 8000 	str.w	r8, [sl]
  407bda:	3301      	adds	r3, #1
  407bdc:	442a      	add	r2, r5
  407bde:	2b07      	cmp	r3, #7
  407be0:	f8ca 5004 	str.w	r5, [sl, #4]
  407be4:	9211      	str	r2, [sp, #68]	; 0x44
  407be6:	9310      	str	r3, [sp, #64]	; 0x40
  407be8:	dd7a      	ble.n	407ce0 <_vfiprintf_r+0x1a8>
  407bea:	2a00      	cmp	r2, #0
  407bec:	f040 84b0 	bne.w	408550 <_vfiprintf_r+0xa18>
  407bf0:	9b03      	ldr	r3, [sp, #12]
  407bf2:	9210      	str	r2, [sp, #64]	; 0x40
  407bf4:	442b      	add	r3, r5
  407bf6:	46ca      	mov	sl, r9
  407bf8:	9303      	str	r3, [sp, #12]
  407bfa:	7823      	ldrb	r3, [r4, #0]
  407bfc:	2b00      	cmp	r3, #0
  407bfe:	f000 83e0 	beq.w	4083c2 <_vfiprintf_r+0x88a>
  407c02:	2000      	movs	r0, #0
  407c04:	f04f 0300 	mov.w	r3, #0
  407c08:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  407c0c:	f104 0801 	add.w	r8, r4, #1
  407c10:	7862      	ldrb	r2, [r4, #1]
  407c12:	4605      	mov	r5, r0
  407c14:	4606      	mov	r6, r0
  407c16:	4603      	mov	r3, r0
  407c18:	f04f 34ff 	mov.w	r4, #4294967295
  407c1c:	f108 0801 	add.w	r8, r8, #1
  407c20:	f1a2 0120 	sub.w	r1, r2, #32
  407c24:	2958      	cmp	r1, #88	; 0x58
  407c26:	f200 82de 	bhi.w	4081e6 <_vfiprintf_r+0x6ae>
  407c2a:	e8df f011 	tbh	[pc, r1, lsl #1]
  407c2e:	0221      	.short	0x0221
  407c30:	02dc02dc 	.word	0x02dc02dc
  407c34:	02dc0229 	.word	0x02dc0229
  407c38:	02dc02dc 	.word	0x02dc02dc
  407c3c:	02dc02dc 	.word	0x02dc02dc
  407c40:	028902dc 	.word	0x028902dc
  407c44:	02dc0295 	.word	0x02dc0295
  407c48:	02bd00a2 	.word	0x02bd00a2
  407c4c:	019f02dc 	.word	0x019f02dc
  407c50:	01a401a4 	.word	0x01a401a4
  407c54:	01a401a4 	.word	0x01a401a4
  407c58:	01a401a4 	.word	0x01a401a4
  407c5c:	01a401a4 	.word	0x01a401a4
  407c60:	02dc01a4 	.word	0x02dc01a4
  407c64:	02dc02dc 	.word	0x02dc02dc
  407c68:	02dc02dc 	.word	0x02dc02dc
  407c6c:	02dc02dc 	.word	0x02dc02dc
  407c70:	02dc02dc 	.word	0x02dc02dc
  407c74:	01b202dc 	.word	0x01b202dc
  407c78:	02dc02dc 	.word	0x02dc02dc
  407c7c:	02dc02dc 	.word	0x02dc02dc
  407c80:	02dc02dc 	.word	0x02dc02dc
  407c84:	02dc02dc 	.word	0x02dc02dc
  407c88:	02dc02dc 	.word	0x02dc02dc
  407c8c:	02dc0197 	.word	0x02dc0197
  407c90:	02dc02dc 	.word	0x02dc02dc
  407c94:	02dc02dc 	.word	0x02dc02dc
  407c98:	02dc019b 	.word	0x02dc019b
  407c9c:	025302dc 	.word	0x025302dc
  407ca0:	02dc02dc 	.word	0x02dc02dc
  407ca4:	02dc02dc 	.word	0x02dc02dc
  407ca8:	02dc02dc 	.word	0x02dc02dc
  407cac:	02dc02dc 	.word	0x02dc02dc
  407cb0:	02dc02dc 	.word	0x02dc02dc
  407cb4:	021b025a 	.word	0x021b025a
  407cb8:	02dc02dc 	.word	0x02dc02dc
  407cbc:	026e02dc 	.word	0x026e02dc
  407cc0:	02dc021b 	.word	0x02dc021b
  407cc4:	027302dc 	.word	0x027302dc
  407cc8:	01f502dc 	.word	0x01f502dc
  407ccc:	02090182 	.word	0x02090182
  407cd0:	02dc02d7 	.word	0x02dc02d7
  407cd4:	02dc029a 	.word	0x02dc029a
  407cd8:	02dc00a7 	.word	0x02dc00a7
  407cdc:	022e02dc 	.word	0x022e02dc
  407ce0:	f10a 0a08 	add.w	sl, sl, #8
  407ce4:	9b03      	ldr	r3, [sp, #12]
  407ce6:	442b      	add	r3, r5
  407ce8:	9303      	str	r3, [sp, #12]
  407cea:	e786      	b.n	407bfa <_vfiprintf_r+0xc2>
  407cec:	4659      	mov	r1, fp
  407cee:	9806      	ldr	r0, [sp, #24]
  407cf0:	f000 fdac 	bl	40884c <__swsetup_r>
  407cf4:	bb18      	cbnz	r0, 407d3e <_vfiprintf_r+0x206>
  407cf6:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  407cfa:	f001 031a 	and.w	r3, r1, #26
  407cfe:	2b0a      	cmp	r3, #10
  407d00:	f47f af4b 	bne.w	407b9a <_vfiprintf_r+0x62>
  407d04:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  407d08:	2b00      	cmp	r3, #0
  407d0a:	f6ff af46 	blt.w	407b9a <_vfiprintf_r+0x62>
  407d0e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  407d12:	07db      	lsls	r3, r3, #31
  407d14:	d405      	bmi.n	407d22 <_vfiprintf_r+0x1ea>
  407d16:	058f      	lsls	r7, r1, #22
  407d18:	d403      	bmi.n	407d22 <_vfiprintf_r+0x1ea>
  407d1a:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  407d1e:	f002 fa91 	bl	40a244 <__retarget_lock_release_recursive>
  407d22:	462b      	mov	r3, r5
  407d24:	4642      	mov	r2, r8
  407d26:	4659      	mov	r1, fp
  407d28:	9806      	ldr	r0, [sp, #24]
  407d2a:	f000 fd4d 	bl	4087c8 <__sbprintf>
  407d2e:	9003      	str	r0, [sp, #12]
  407d30:	9803      	ldr	r0, [sp, #12]
  407d32:	b02d      	add	sp, #180	; 0xb4
  407d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407d38:	f001 feb4 	bl	409aa4 <__sinit>
  407d3c:	e709      	b.n	407b52 <_vfiprintf_r+0x1a>
  407d3e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  407d42:	07d9      	lsls	r1, r3, #31
  407d44:	d404      	bmi.n	407d50 <_vfiprintf_r+0x218>
  407d46:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  407d4a:	059a      	lsls	r2, r3, #22
  407d4c:	f140 84aa 	bpl.w	4086a4 <_vfiprintf_r+0xb6c>
  407d50:	f04f 33ff 	mov.w	r3, #4294967295
  407d54:	9303      	str	r3, [sp, #12]
  407d56:	9803      	ldr	r0, [sp, #12]
  407d58:	b02d      	add	sp, #180	; 0xb4
  407d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407d5e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  407d62:	f002 fa6d 	bl	40a240 <__retarget_lock_acquire_recursive>
  407d66:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  407d6a:	b281      	uxth	r1, r0
  407d6c:	e6fb      	b.n	407b66 <_vfiprintf_r+0x2e>
  407d6e:	4276      	negs	r6, r6
  407d70:	9207      	str	r2, [sp, #28]
  407d72:	f043 0304 	orr.w	r3, r3, #4
  407d76:	f898 2000 	ldrb.w	r2, [r8]
  407d7a:	e74f      	b.n	407c1c <_vfiprintf_r+0xe4>
  407d7c:	9608      	str	r6, [sp, #32]
  407d7e:	069e      	lsls	r6, r3, #26
  407d80:	f100 8450 	bmi.w	408624 <_vfiprintf_r+0xaec>
  407d84:	9907      	ldr	r1, [sp, #28]
  407d86:	06dd      	lsls	r5, r3, #27
  407d88:	460a      	mov	r2, r1
  407d8a:	f100 83ef 	bmi.w	40856c <_vfiprintf_r+0xa34>
  407d8e:	0658      	lsls	r0, r3, #25
  407d90:	f140 83ec 	bpl.w	40856c <_vfiprintf_r+0xa34>
  407d94:	880e      	ldrh	r6, [r1, #0]
  407d96:	3104      	adds	r1, #4
  407d98:	2700      	movs	r7, #0
  407d9a:	2201      	movs	r2, #1
  407d9c:	9107      	str	r1, [sp, #28]
  407d9e:	f04f 0100 	mov.w	r1, #0
  407da2:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  407da6:	2500      	movs	r5, #0
  407da8:	1c61      	adds	r1, r4, #1
  407daa:	f000 8116 	beq.w	407fda <_vfiprintf_r+0x4a2>
  407dae:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  407db2:	9102      	str	r1, [sp, #8]
  407db4:	ea56 0107 	orrs.w	r1, r6, r7
  407db8:	f040 8114 	bne.w	407fe4 <_vfiprintf_r+0x4ac>
  407dbc:	2c00      	cmp	r4, #0
  407dbe:	f040 835c 	bne.w	40847a <_vfiprintf_r+0x942>
  407dc2:	2a00      	cmp	r2, #0
  407dc4:	f040 83b7 	bne.w	408536 <_vfiprintf_r+0x9fe>
  407dc8:	f013 0301 	ands.w	r3, r3, #1
  407dcc:	9305      	str	r3, [sp, #20]
  407dce:	f000 8457 	beq.w	408680 <_vfiprintf_r+0xb48>
  407dd2:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  407dd6:	2330      	movs	r3, #48	; 0x30
  407dd8:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  407ddc:	9b05      	ldr	r3, [sp, #20]
  407dde:	42a3      	cmp	r3, r4
  407de0:	bfb8      	it	lt
  407de2:	4623      	movlt	r3, r4
  407de4:	9301      	str	r3, [sp, #4]
  407de6:	b10d      	cbz	r5, 407dec <_vfiprintf_r+0x2b4>
  407de8:	3301      	adds	r3, #1
  407dea:	9301      	str	r3, [sp, #4]
  407dec:	9b02      	ldr	r3, [sp, #8]
  407dee:	f013 0302 	ands.w	r3, r3, #2
  407df2:	9309      	str	r3, [sp, #36]	; 0x24
  407df4:	d002      	beq.n	407dfc <_vfiprintf_r+0x2c4>
  407df6:	9b01      	ldr	r3, [sp, #4]
  407df8:	3302      	adds	r3, #2
  407dfa:	9301      	str	r3, [sp, #4]
  407dfc:	9b02      	ldr	r3, [sp, #8]
  407dfe:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  407e02:	930a      	str	r3, [sp, #40]	; 0x28
  407e04:	f040 8217 	bne.w	408236 <_vfiprintf_r+0x6fe>
  407e08:	9b08      	ldr	r3, [sp, #32]
  407e0a:	9a01      	ldr	r2, [sp, #4]
  407e0c:	1a9d      	subs	r5, r3, r2
  407e0e:	2d00      	cmp	r5, #0
  407e10:	f340 8211 	ble.w	408236 <_vfiprintf_r+0x6fe>
  407e14:	2d10      	cmp	r5, #16
  407e16:	f340 8490 	ble.w	40873a <_vfiprintf_r+0xc02>
  407e1a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407e1c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407e1e:	4ec4      	ldr	r6, [pc, #784]	; (408130 <_vfiprintf_r+0x5f8>)
  407e20:	46d6      	mov	lr, sl
  407e22:	2710      	movs	r7, #16
  407e24:	46a2      	mov	sl, r4
  407e26:	4619      	mov	r1, r3
  407e28:	9c06      	ldr	r4, [sp, #24]
  407e2a:	e007      	b.n	407e3c <_vfiprintf_r+0x304>
  407e2c:	f101 0c02 	add.w	ip, r1, #2
  407e30:	f10e 0e08 	add.w	lr, lr, #8
  407e34:	4601      	mov	r1, r0
  407e36:	3d10      	subs	r5, #16
  407e38:	2d10      	cmp	r5, #16
  407e3a:	dd11      	ble.n	407e60 <_vfiprintf_r+0x328>
  407e3c:	1c48      	adds	r0, r1, #1
  407e3e:	3210      	adds	r2, #16
  407e40:	2807      	cmp	r0, #7
  407e42:	9211      	str	r2, [sp, #68]	; 0x44
  407e44:	e88e 00c0 	stmia.w	lr, {r6, r7}
  407e48:	9010      	str	r0, [sp, #64]	; 0x40
  407e4a:	ddef      	ble.n	407e2c <_vfiprintf_r+0x2f4>
  407e4c:	2a00      	cmp	r2, #0
  407e4e:	f040 81e4 	bne.w	40821a <_vfiprintf_r+0x6e2>
  407e52:	3d10      	subs	r5, #16
  407e54:	2d10      	cmp	r5, #16
  407e56:	4611      	mov	r1, r2
  407e58:	f04f 0c01 	mov.w	ip, #1
  407e5c:	46ce      	mov	lr, r9
  407e5e:	dced      	bgt.n	407e3c <_vfiprintf_r+0x304>
  407e60:	4654      	mov	r4, sl
  407e62:	4661      	mov	r1, ip
  407e64:	46f2      	mov	sl, lr
  407e66:	442a      	add	r2, r5
  407e68:	2907      	cmp	r1, #7
  407e6a:	9211      	str	r2, [sp, #68]	; 0x44
  407e6c:	f8ca 6000 	str.w	r6, [sl]
  407e70:	f8ca 5004 	str.w	r5, [sl, #4]
  407e74:	9110      	str	r1, [sp, #64]	; 0x40
  407e76:	f300 82ec 	bgt.w	408452 <_vfiprintf_r+0x91a>
  407e7a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  407e7e:	f10a 0a08 	add.w	sl, sl, #8
  407e82:	1c48      	adds	r0, r1, #1
  407e84:	2d00      	cmp	r5, #0
  407e86:	f040 81de 	bne.w	408246 <_vfiprintf_r+0x70e>
  407e8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407e8c:	2b00      	cmp	r3, #0
  407e8e:	f000 81f8 	beq.w	408282 <_vfiprintf_r+0x74a>
  407e92:	3202      	adds	r2, #2
  407e94:	a90e      	add	r1, sp, #56	; 0x38
  407e96:	2302      	movs	r3, #2
  407e98:	2807      	cmp	r0, #7
  407e9a:	9211      	str	r2, [sp, #68]	; 0x44
  407e9c:	9010      	str	r0, [sp, #64]	; 0x40
  407e9e:	e88a 000a 	stmia.w	sl, {r1, r3}
  407ea2:	f340 81ea 	ble.w	40827a <_vfiprintf_r+0x742>
  407ea6:	2a00      	cmp	r2, #0
  407ea8:	f040 838c 	bne.w	4085c4 <_vfiprintf_r+0xa8c>
  407eac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407eae:	2b80      	cmp	r3, #128	; 0x80
  407eb0:	f04f 0001 	mov.w	r0, #1
  407eb4:	4611      	mov	r1, r2
  407eb6:	46ca      	mov	sl, r9
  407eb8:	f040 81e7 	bne.w	40828a <_vfiprintf_r+0x752>
  407ebc:	9b08      	ldr	r3, [sp, #32]
  407ebe:	9d01      	ldr	r5, [sp, #4]
  407ec0:	1b5e      	subs	r6, r3, r5
  407ec2:	2e00      	cmp	r6, #0
  407ec4:	f340 81e1 	ble.w	40828a <_vfiprintf_r+0x752>
  407ec8:	2e10      	cmp	r6, #16
  407eca:	4d9a      	ldr	r5, [pc, #616]	; (408134 <_vfiprintf_r+0x5fc>)
  407ecc:	f340 8450 	ble.w	408770 <_vfiprintf_r+0xc38>
  407ed0:	46d4      	mov	ip, sl
  407ed2:	2710      	movs	r7, #16
  407ed4:	46a2      	mov	sl, r4
  407ed6:	9c06      	ldr	r4, [sp, #24]
  407ed8:	e007      	b.n	407eea <_vfiprintf_r+0x3b2>
  407eda:	f101 0e02 	add.w	lr, r1, #2
  407ede:	f10c 0c08 	add.w	ip, ip, #8
  407ee2:	4601      	mov	r1, r0
  407ee4:	3e10      	subs	r6, #16
  407ee6:	2e10      	cmp	r6, #16
  407ee8:	dd11      	ble.n	407f0e <_vfiprintf_r+0x3d6>
  407eea:	1c48      	adds	r0, r1, #1
  407eec:	3210      	adds	r2, #16
  407eee:	2807      	cmp	r0, #7
  407ef0:	9211      	str	r2, [sp, #68]	; 0x44
  407ef2:	e88c 00a0 	stmia.w	ip, {r5, r7}
  407ef6:	9010      	str	r0, [sp, #64]	; 0x40
  407ef8:	ddef      	ble.n	407eda <_vfiprintf_r+0x3a2>
  407efa:	2a00      	cmp	r2, #0
  407efc:	f040 829d 	bne.w	40843a <_vfiprintf_r+0x902>
  407f00:	3e10      	subs	r6, #16
  407f02:	2e10      	cmp	r6, #16
  407f04:	f04f 0e01 	mov.w	lr, #1
  407f08:	4611      	mov	r1, r2
  407f0a:	46cc      	mov	ip, r9
  407f0c:	dced      	bgt.n	407eea <_vfiprintf_r+0x3b2>
  407f0e:	4654      	mov	r4, sl
  407f10:	46e2      	mov	sl, ip
  407f12:	4432      	add	r2, r6
  407f14:	f1be 0f07 	cmp.w	lr, #7
  407f18:	9211      	str	r2, [sp, #68]	; 0x44
  407f1a:	e88a 0060 	stmia.w	sl, {r5, r6}
  407f1e:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  407f22:	f300 8369 	bgt.w	4085f8 <_vfiprintf_r+0xac0>
  407f26:	f10a 0a08 	add.w	sl, sl, #8
  407f2a:	f10e 0001 	add.w	r0, lr, #1
  407f2e:	4671      	mov	r1, lr
  407f30:	e1ab      	b.n	40828a <_vfiprintf_r+0x752>
  407f32:	9608      	str	r6, [sp, #32]
  407f34:	f013 0220 	ands.w	r2, r3, #32
  407f38:	f040 838c 	bne.w	408654 <_vfiprintf_r+0xb1c>
  407f3c:	f013 0110 	ands.w	r1, r3, #16
  407f40:	f040 831a 	bne.w	408578 <_vfiprintf_r+0xa40>
  407f44:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  407f48:	f000 8316 	beq.w	408578 <_vfiprintf_r+0xa40>
  407f4c:	9807      	ldr	r0, [sp, #28]
  407f4e:	460a      	mov	r2, r1
  407f50:	4601      	mov	r1, r0
  407f52:	3104      	adds	r1, #4
  407f54:	8806      	ldrh	r6, [r0, #0]
  407f56:	9107      	str	r1, [sp, #28]
  407f58:	2700      	movs	r7, #0
  407f5a:	e720      	b.n	407d9e <_vfiprintf_r+0x266>
  407f5c:	9608      	str	r6, [sp, #32]
  407f5e:	f043 0310 	orr.w	r3, r3, #16
  407f62:	e7e7      	b.n	407f34 <_vfiprintf_r+0x3fc>
  407f64:	9608      	str	r6, [sp, #32]
  407f66:	f043 0310 	orr.w	r3, r3, #16
  407f6a:	e708      	b.n	407d7e <_vfiprintf_r+0x246>
  407f6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  407f70:	f898 2000 	ldrb.w	r2, [r8]
  407f74:	e652      	b.n	407c1c <_vfiprintf_r+0xe4>
  407f76:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  407f7a:	2600      	movs	r6, #0
  407f7c:	f818 2b01 	ldrb.w	r2, [r8], #1
  407f80:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  407f84:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  407f88:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  407f8c:	2909      	cmp	r1, #9
  407f8e:	d9f5      	bls.n	407f7c <_vfiprintf_r+0x444>
  407f90:	e646      	b.n	407c20 <_vfiprintf_r+0xe8>
  407f92:	9608      	str	r6, [sp, #32]
  407f94:	2800      	cmp	r0, #0
  407f96:	f040 8408 	bne.w	4087aa <_vfiprintf_r+0xc72>
  407f9a:	f043 0310 	orr.w	r3, r3, #16
  407f9e:	069e      	lsls	r6, r3, #26
  407fa0:	f100 834c 	bmi.w	40863c <_vfiprintf_r+0xb04>
  407fa4:	06dd      	lsls	r5, r3, #27
  407fa6:	f100 82f3 	bmi.w	408590 <_vfiprintf_r+0xa58>
  407faa:	0658      	lsls	r0, r3, #25
  407fac:	f140 82f0 	bpl.w	408590 <_vfiprintf_r+0xa58>
  407fb0:	9d07      	ldr	r5, [sp, #28]
  407fb2:	f9b5 6000 	ldrsh.w	r6, [r5]
  407fb6:	462a      	mov	r2, r5
  407fb8:	17f7      	asrs	r7, r6, #31
  407fba:	3204      	adds	r2, #4
  407fbc:	4630      	mov	r0, r6
  407fbe:	4639      	mov	r1, r7
  407fc0:	9207      	str	r2, [sp, #28]
  407fc2:	2800      	cmp	r0, #0
  407fc4:	f171 0200 	sbcs.w	r2, r1, #0
  407fc8:	f2c0 835d 	blt.w	408686 <_vfiprintf_r+0xb4e>
  407fcc:	1c61      	adds	r1, r4, #1
  407fce:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  407fd2:	f04f 0201 	mov.w	r2, #1
  407fd6:	f47f aeea 	bne.w	407dae <_vfiprintf_r+0x276>
  407fda:	ea56 0107 	orrs.w	r1, r6, r7
  407fde:	f000 824d 	beq.w	40847c <_vfiprintf_r+0x944>
  407fe2:	9302      	str	r3, [sp, #8]
  407fe4:	2a01      	cmp	r2, #1
  407fe6:	f000 828c 	beq.w	408502 <_vfiprintf_r+0x9ca>
  407fea:	2a02      	cmp	r2, #2
  407fec:	f040 825c 	bne.w	4084a8 <_vfiprintf_r+0x970>
  407ff0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  407ff2:	46cb      	mov	fp, r9
  407ff4:	0933      	lsrs	r3, r6, #4
  407ff6:	f006 010f 	and.w	r1, r6, #15
  407ffa:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  407ffe:	093a      	lsrs	r2, r7, #4
  408000:	461e      	mov	r6, r3
  408002:	4617      	mov	r7, r2
  408004:	5c43      	ldrb	r3, [r0, r1]
  408006:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  40800a:	ea56 0307 	orrs.w	r3, r6, r7
  40800e:	d1f1      	bne.n	407ff4 <_vfiprintf_r+0x4bc>
  408010:	eba9 030b 	sub.w	r3, r9, fp
  408014:	9305      	str	r3, [sp, #20]
  408016:	e6e1      	b.n	407ddc <_vfiprintf_r+0x2a4>
  408018:	2800      	cmp	r0, #0
  40801a:	f040 83c0 	bne.w	40879e <_vfiprintf_r+0xc66>
  40801e:	0699      	lsls	r1, r3, #26
  408020:	f100 8367 	bmi.w	4086f2 <_vfiprintf_r+0xbba>
  408024:	06da      	lsls	r2, r3, #27
  408026:	f100 80f1 	bmi.w	40820c <_vfiprintf_r+0x6d4>
  40802a:	065b      	lsls	r3, r3, #25
  40802c:	f140 80ee 	bpl.w	40820c <_vfiprintf_r+0x6d4>
  408030:	9a07      	ldr	r2, [sp, #28]
  408032:	6813      	ldr	r3, [r2, #0]
  408034:	3204      	adds	r2, #4
  408036:	9207      	str	r2, [sp, #28]
  408038:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  40803c:	801a      	strh	r2, [r3, #0]
  40803e:	e5b8      	b.n	407bb2 <_vfiprintf_r+0x7a>
  408040:	9807      	ldr	r0, [sp, #28]
  408042:	4a3d      	ldr	r2, [pc, #244]	; (408138 <_vfiprintf_r+0x600>)
  408044:	9608      	str	r6, [sp, #32]
  408046:	920b      	str	r2, [sp, #44]	; 0x2c
  408048:	6806      	ldr	r6, [r0, #0]
  40804a:	2278      	movs	r2, #120	; 0x78
  40804c:	2130      	movs	r1, #48	; 0x30
  40804e:	3004      	adds	r0, #4
  408050:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  408054:	f043 0302 	orr.w	r3, r3, #2
  408058:	9007      	str	r0, [sp, #28]
  40805a:	2700      	movs	r7, #0
  40805c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  408060:	2202      	movs	r2, #2
  408062:	e69c      	b.n	407d9e <_vfiprintf_r+0x266>
  408064:	9608      	str	r6, [sp, #32]
  408066:	2800      	cmp	r0, #0
  408068:	d099      	beq.n	407f9e <_vfiprintf_r+0x466>
  40806a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40806e:	e796      	b.n	407f9e <_vfiprintf_r+0x466>
  408070:	f898 2000 	ldrb.w	r2, [r8]
  408074:	2d00      	cmp	r5, #0
  408076:	f47f add1 	bne.w	407c1c <_vfiprintf_r+0xe4>
  40807a:	2001      	movs	r0, #1
  40807c:	2520      	movs	r5, #32
  40807e:	e5cd      	b.n	407c1c <_vfiprintf_r+0xe4>
  408080:	f043 0301 	orr.w	r3, r3, #1
  408084:	f898 2000 	ldrb.w	r2, [r8]
  408088:	e5c8      	b.n	407c1c <_vfiprintf_r+0xe4>
  40808a:	9608      	str	r6, [sp, #32]
  40808c:	2800      	cmp	r0, #0
  40808e:	f040 8393 	bne.w	4087b8 <_vfiprintf_r+0xc80>
  408092:	4929      	ldr	r1, [pc, #164]	; (408138 <_vfiprintf_r+0x600>)
  408094:	910b      	str	r1, [sp, #44]	; 0x2c
  408096:	069f      	lsls	r7, r3, #26
  408098:	f100 82e8 	bmi.w	40866c <_vfiprintf_r+0xb34>
  40809c:	9807      	ldr	r0, [sp, #28]
  40809e:	06de      	lsls	r6, r3, #27
  4080a0:	4601      	mov	r1, r0
  4080a2:	f100 8270 	bmi.w	408586 <_vfiprintf_r+0xa4e>
  4080a6:	065d      	lsls	r5, r3, #25
  4080a8:	f140 826d 	bpl.w	408586 <_vfiprintf_r+0xa4e>
  4080ac:	3104      	adds	r1, #4
  4080ae:	8806      	ldrh	r6, [r0, #0]
  4080b0:	9107      	str	r1, [sp, #28]
  4080b2:	2700      	movs	r7, #0
  4080b4:	07d8      	lsls	r0, r3, #31
  4080b6:	f140 8222 	bpl.w	4084fe <_vfiprintf_r+0x9c6>
  4080ba:	ea56 0107 	orrs.w	r1, r6, r7
  4080be:	f000 821e 	beq.w	4084fe <_vfiprintf_r+0x9c6>
  4080c2:	2130      	movs	r1, #48	; 0x30
  4080c4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4080c8:	f043 0302 	orr.w	r3, r3, #2
  4080cc:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4080d0:	2202      	movs	r2, #2
  4080d2:	e664      	b.n	407d9e <_vfiprintf_r+0x266>
  4080d4:	9608      	str	r6, [sp, #32]
  4080d6:	2800      	cmp	r0, #0
  4080d8:	f040 836b 	bne.w	4087b2 <_vfiprintf_r+0xc7a>
  4080dc:	4917      	ldr	r1, [pc, #92]	; (40813c <_vfiprintf_r+0x604>)
  4080de:	910b      	str	r1, [sp, #44]	; 0x2c
  4080e0:	e7d9      	b.n	408096 <_vfiprintf_r+0x55e>
  4080e2:	9907      	ldr	r1, [sp, #28]
  4080e4:	9608      	str	r6, [sp, #32]
  4080e6:	680a      	ldr	r2, [r1, #0]
  4080e8:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4080ec:	f04f 0000 	mov.w	r0, #0
  4080f0:	460a      	mov	r2, r1
  4080f2:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  4080f6:	3204      	adds	r2, #4
  4080f8:	2001      	movs	r0, #1
  4080fa:	9001      	str	r0, [sp, #4]
  4080fc:	9207      	str	r2, [sp, #28]
  4080fe:	9005      	str	r0, [sp, #20]
  408100:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  408104:	9302      	str	r3, [sp, #8]
  408106:	2400      	movs	r4, #0
  408108:	e670      	b.n	407dec <_vfiprintf_r+0x2b4>
  40810a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40810e:	f898 2000 	ldrb.w	r2, [r8]
  408112:	e583      	b.n	407c1c <_vfiprintf_r+0xe4>
  408114:	f898 2000 	ldrb.w	r2, [r8]
  408118:	2a6c      	cmp	r2, #108	; 0x6c
  40811a:	bf03      	ittte	eq
  40811c:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  408120:	f043 0320 	orreq.w	r3, r3, #32
  408124:	f108 0801 	addeq.w	r8, r8, #1
  408128:	f043 0310 	orrne.w	r3, r3, #16
  40812c:	e576      	b.n	407c1c <_vfiprintf_r+0xe4>
  40812e:	bf00      	nop
  408130:	0040d5a8 	.word	0x0040d5a8
  408134:	0040d5b8 	.word	0x0040d5b8
  408138:	0040d568 	.word	0x0040d568
  40813c:	0040d554 	.word	0x0040d554
  408140:	9907      	ldr	r1, [sp, #28]
  408142:	680e      	ldr	r6, [r1, #0]
  408144:	460a      	mov	r2, r1
  408146:	2e00      	cmp	r6, #0
  408148:	f102 0204 	add.w	r2, r2, #4
  40814c:	f6ff ae0f 	blt.w	407d6e <_vfiprintf_r+0x236>
  408150:	9207      	str	r2, [sp, #28]
  408152:	f898 2000 	ldrb.w	r2, [r8]
  408156:	e561      	b.n	407c1c <_vfiprintf_r+0xe4>
  408158:	f898 2000 	ldrb.w	r2, [r8]
  40815c:	2001      	movs	r0, #1
  40815e:	252b      	movs	r5, #43	; 0x2b
  408160:	e55c      	b.n	407c1c <_vfiprintf_r+0xe4>
  408162:	9907      	ldr	r1, [sp, #28]
  408164:	9608      	str	r6, [sp, #32]
  408166:	f8d1 b000 	ldr.w	fp, [r1]
  40816a:	f04f 0200 	mov.w	r2, #0
  40816e:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  408172:	1d0e      	adds	r6, r1, #4
  408174:	f1bb 0f00 	cmp.w	fp, #0
  408178:	f000 82e5 	beq.w	408746 <_vfiprintf_r+0xc0e>
  40817c:	1c67      	adds	r7, r4, #1
  40817e:	f000 82c4 	beq.w	40870a <_vfiprintf_r+0xbd2>
  408182:	4622      	mov	r2, r4
  408184:	2100      	movs	r1, #0
  408186:	4658      	mov	r0, fp
  408188:	9301      	str	r3, [sp, #4]
  40818a:	f002 fba9 	bl	40a8e0 <memchr>
  40818e:	9b01      	ldr	r3, [sp, #4]
  408190:	2800      	cmp	r0, #0
  408192:	f000 82e5 	beq.w	408760 <_vfiprintf_r+0xc28>
  408196:	eba0 020b 	sub.w	r2, r0, fp
  40819a:	9205      	str	r2, [sp, #20]
  40819c:	9607      	str	r6, [sp, #28]
  40819e:	9302      	str	r3, [sp, #8]
  4081a0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4081a4:	2400      	movs	r4, #0
  4081a6:	e619      	b.n	407ddc <_vfiprintf_r+0x2a4>
  4081a8:	f898 2000 	ldrb.w	r2, [r8]
  4081ac:	2a2a      	cmp	r2, #42	; 0x2a
  4081ae:	f108 0701 	add.w	r7, r8, #1
  4081b2:	f000 82e9 	beq.w	408788 <_vfiprintf_r+0xc50>
  4081b6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4081ba:	2909      	cmp	r1, #9
  4081bc:	46b8      	mov	r8, r7
  4081be:	f04f 0400 	mov.w	r4, #0
  4081c2:	f63f ad2d 	bhi.w	407c20 <_vfiprintf_r+0xe8>
  4081c6:	f818 2b01 	ldrb.w	r2, [r8], #1
  4081ca:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4081ce:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  4081d2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4081d6:	2909      	cmp	r1, #9
  4081d8:	d9f5      	bls.n	4081c6 <_vfiprintf_r+0x68e>
  4081da:	e521      	b.n	407c20 <_vfiprintf_r+0xe8>
  4081dc:	f043 0320 	orr.w	r3, r3, #32
  4081e0:	f898 2000 	ldrb.w	r2, [r8]
  4081e4:	e51a      	b.n	407c1c <_vfiprintf_r+0xe4>
  4081e6:	9608      	str	r6, [sp, #32]
  4081e8:	2800      	cmp	r0, #0
  4081ea:	f040 82db 	bne.w	4087a4 <_vfiprintf_r+0xc6c>
  4081ee:	2a00      	cmp	r2, #0
  4081f0:	f000 80e7 	beq.w	4083c2 <_vfiprintf_r+0x88a>
  4081f4:	2101      	movs	r1, #1
  4081f6:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4081fa:	f04f 0200 	mov.w	r2, #0
  4081fe:	9101      	str	r1, [sp, #4]
  408200:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  408204:	9105      	str	r1, [sp, #20]
  408206:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40820a:	e77b      	b.n	408104 <_vfiprintf_r+0x5cc>
  40820c:	9a07      	ldr	r2, [sp, #28]
  40820e:	6813      	ldr	r3, [r2, #0]
  408210:	3204      	adds	r2, #4
  408212:	9207      	str	r2, [sp, #28]
  408214:	9a03      	ldr	r2, [sp, #12]
  408216:	601a      	str	r2, [r3, #0]
  408218:	e4cb      	b.n	407bb2 <_vfiprintf_r+0x7a>
  40821a:	aa0f      	add	r2, sp, #60	; 0x3c
  40821c:	9904      	ldr	r1, [sp, #16]
  40821e:	4620      	mov	r0, r4
  408220:	f7ff fc4a 	bl	407ab8 <__sprint_r.part.0>
  408224:	2800      	cmp	r0, #0
  408226:	f040 8139 	bne.w	40849c <_vfiprintf_r+0x964>
  40822a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40822c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40822e:	f101 0c01 	add.w	ip, r1, #1
  408232:	46ce      	mov	lr, r9
  408234:	e5ff      	b.n	407e36 <_vfiprintf_r+0x2fe>
  408236:	9910      	ldr	r1, [sp, #64]	; 0x40
  408238:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40823a:	1c48      	adds	r0, r1, #1
  40823c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  408240:	2d00      	cmp	r5, #0
  408242:	f43f ae22 	beq.w	407e8a <_vfiprintf_r+0x352>
  408246:	3201      	adds	r2, #1
  408248:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  40824c:	2101      	movs	r1, #1
  40824e:	2807      	cmp	r0, #7
  408250:	9211      	str	r2, [sp, #68]	; 0x44
  408252:	9010      	str	r0, [sp, #64]	; 0x40
  408254:	f8ca 5000 	str.w	r5, [sl]
  408258:	f8ca 1004 	str.w	r1, [sl, #4]
  40825c:	f340 8108 	ble.w	408470 <_vfiprintf_r+0x938>
  408260:	2a00      	cmp	r2, #0
  408262:	f040 81bc 	bne.w	4085de <_vfiprintf_r+0xaa6>
  408266:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408268:	2b00      	cmp	r3, #0
  40826a:	f43f ae1f 	beq.w	407eac <_vfiprintf_r+0x374>
  40826e:	ab0e      	add	r3, sp, #56	; 0x38
  408270:	2202      	movs	r2, #2
  408272:	4608      	mov	r0, r1
  408274:	931c      	str	r3, [sp, #112]	; 0x70
  408276:	921d      	str	r2, [sp, #116]	; 0x74
  408278:	46ca      	mov	sl, r9
  40827a:	4601      	mov	r1, r0
  40827c:	f10a 0a08 	add.w	sl, sl, #8
  408280:	3001      	adds	r0, #1
  408282:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408284:	2b80      	cmp	r3, #128	; 0x80
  408286:	f43f ae19 	beq.w	407ebc <_vfiprintf_r+0x384>
  40828a:	9b05      	ldr	r3, [sp, #20]
  40828c:	1ae4      	subs	r4, r4, r3
  40828e:	2c00      	cmp	r4, #0
  408290:	dd2e      	ble.n	4082f0 <_vfiprintf_r+0x7b8>
  408292:	2c10      	cmp	r4, #16
  408294:	4db3      	ldr	r5, [pc, #716]	; (408564 <_vfiprintf_r+0xa2c>)
  408296:	dd1e      	ble.n	4082d6 <_vfiprintf_r+0x79e>
  408298:	46d6      	mov	lr, sl
  40829a:	2610      	movs	r6, #16
  40829c:	9f06      	ldr	r7, [sp, #24]
  40829e:	f8dd a010 	ldr.w	sl, [sp, #16]
  4082a2:	e006      	b.n	4082b2 <_vfiprintf_r+0x77a>
  4082a4:	1c88      	adds	r0, r1, #2
  4082a6:	f10e 0e08 	add.w	lr, lr, #8
  4082aa:	4619      	mov	r1, r3
  4082ac:	3c10      	subs	r4, #16
  4082ae:	2c10      	cmp	r4, #16
  4082b0:	dd10      	ble.n	4082d4 <_vfiprintf_r+0x79c>
  4082b2:	1c4b      	adds	r3, r1, #1
  4082b4:	3210      	adds	r2, #16
  4082b6:	2b07      	cmp	r3, #7
  4082b8:	9211      	str	r2, [sp, #68]	; 0x44
  4082ba:	e88e 0060 	stmia.w	lr, {r5, r6}
  4082be:	9310      	str	r3, [sp, #64]	; 0x40
  4082c0:	ddf0      	ble.n	4082a4 <_vfiprintf_r+0x76c>
  4082c2:	2a00      	cmp	r2, #0
  4082c4:	d165      	bne.n	408392 <_vfiprintf_r+0x85a>
  4082c6:	3c10      	subs	r4, #16
  4082c8:	2c10      	cmp	r4, #16
  4082ca:	f04f 0001 	mov.w	r0, #1
  4082ce:	4611      	mov	r1, r2
  4082d0:	46ce      	mov	lr, r9
  4082d2:	dcee      	bgt.n	4082b2 <_vfiprintf_r+0x77a>
  4082d4:	46f2      	mov	sl, lr
  4082d6:	4422      	add	r2, r4
  4082d8:	2807      	cmp	r0, #7
  4082da:	9211      	str	r2, [sp, #68]	; 0x44
  4082dc:	f8ca 5000 	str.w	r5, [sl]
  4082e0:	f8ca 4004 	str.w	r4, [sl, #4]
  4082e4:	9010      	str	r0, [sp, #64]	; 0x40
  4082e6:	f300 8085 	bgt.w	4083f4 <_vfiprintf_r+0x8bc>
  4082ea:	f10a 0a08 	add.w	sl, sl, #8
  4082ee:	3001      	adds	r0, #1
  4082f0:	9905      	ldr	r1, [sp, #20]
  4082f2:	f8ca b000 	str.w	fp, [sl]
  4082f6:	440a      	add	r2, r1
  4082f8:	2807      	cmp	r0, #7
  4082fa:	9211      	str	r2, [sp, #68]	; 0x44
  4082fc:	f8ca 1004 	str.w	r1, [sl, #4]
  408300:	9010      	str	r0, [sp, #64]	; 0x40
  408302:	f340 8082 	ble.w	40840a <_vfiprintf_r+0x8d2>
  408306:	2a00      	cmp	r2, #0
  408308:	f040 8118 	bne.w	40853c <_vfiprintf_r+0xa04>
  40830c:	9b02      	ldr	r3, [sp, #8]
  40830e:	9210      	str	r2, [sp, #64]	; 0x40
  408310:	0758      	lsls	r0, r3, #29
  408312:	d535      	bpl.n	408380 <_vfiprintf_r+0x848>
  408314:	9b08      	ldr	r3, [sp, #32]
  408316:	9901      	ldr	r1, [sp, #4]
  408318:	1a5c      	subs	r4, r3, r1
  40831a:	2c00      	cmp	r4, #0
  40831c:	f340 80e7 	ble.w	4084ee <_vfiprintf_r+0x9b6>
  408320:	46ca      	mov	sl, r9
  408322:	2c10      	cmp	r4, #16
  408324:	f340 8218 	ble.w	408758 <_vfiprintf_r+0xc20>
  408328:	9910      	ldr	r1, [sp, #64]	; 0x40
  40832a:	4e8f      	ldr	r6, [pc, #572]	; (408568 <_vfiprintf_r+0xa30>)
  40832c:	9f06      	ldr	r7, [sp, #24]
  40832e:	f8dd b010 	ldr.w	fp, [sp, #16]
  408332:	2510      	movs	r5, #16
  408334:	e006      	b.n	408344 <_vfiprintf_r+0x80c>
  408336:	1c88      	adds	r0, r1, #2
  408338:	f10a 0a08 	add.w	sl, sl, #8
  40833c:	4619      	mov	r1, r3
  40833e:	3c10      	subs	r4, #16
  408340:	2c10      	cmp	r4, #16
  408342:	dd11      	ble.n	408368 <_vfiprintf_r+0x830>
  408344:	1c4b      	adds	r3, r1, #1
  408346:	3210      	adds	r2, #16
  408348:	2b07      	cmp	r3, #7
  40834a:	9211      	str	r2, [sp, #68]	; 0x44
  40834c:	f8ca 6000 	str.w	r6, [sl]
  408350:	f8ca 5004 	str.w	r5, [sl, #4]
  408354:	9310      	str	r3, [sp, #64]	; 0x40
  408356:	ddee      	ble.n	408336 <_vfiprintf_r+0x7fe>
  408358:	bb42      	cbnz	r2, 4083ac <_vfiprintf_r+0x874>
  40835a:	3c10      	subs	r4, #16
  40835c:	2c10      	cmp	r4, #16
  40835e:	f04f 0001 	mov.w	r0, #1
  408362:	4611      	mov	r1, r2
  408364:	46ca      	mov	sl, r9
  408366:	dced      	bgt.n	408344 <_vfiprintf_r+0x80c>
  408368:	4422      	add	r2, r4
  40836a:	2807      	cmp	r0, #7
  40836c:	9211      	str	r2, [sp, #68]	; 0x44
  40836e:	f8ca 6000 	str.w	r6, [sl]
  408372:	f8ca 4004 	str.w	r4, [sl, #4]
  408376:	9010      	str	r0, [sp, #64]	; 0x40
  408378:	dd51      	ble.n	40841e <_vfiprintf_r+0x8e6>
  40837a:	2a00      	cmp	r2, #0
  40837c:	f040 819b 	bne.w	4086b6 <_vfiprintf_r+0xb7e>
  408380:	9b03      	ldr	r3, [sp, #12]
  408382:	9a08      	ldr	r2, [sp, #32]
  408384:	9901      	ldr	r1, [sp, #4]
  408386:	428a      	cmp	r2, r1
  408388:	bfac      	ite	ge
  40838a:	189b      	addge	r3, r3, r2
  40838c:	185b      	addlt	r3, r3, r1
  40838e:	9303      	str	r3, [sp, #12]
  408390:	e04e      	b.n	408430 <_vfiprintf_r+0x8f8>
  408392:	aa0f      	add	r2, sp, #60	; 0x3c
  408394:	4651      	mov	r1, sl
  408396:	4638      	mov	r0, r7
  408398:	f7ff fb8e 	bl	407ab8 <__sprint_r.part.0>
  40839c:	2800      	cmp	r0, #0
  40839e:	f040 813f 	bne.w	408620 <_vfiprintf_r+0xae8>
  4083a2:	9910      	ldr	r1, [sp, #64]	; 0x40
  4083a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4083a6:	1c48      	adds	r0, r1, #1
  4083a8:	46ce      	mov	lr, r9
  4083aa:	e77f      	b.n	4082ac <_vfiprintf_r+0x774>
  4083ac:	aa0f      	add	r2, sp, #60	; 0x3c
  4083ae:	4659      	mov	r1, fp
  4083b0:	4638      	mov	r0, r7
  4083b2:	f7ff fb81 	bl	407ab8 <__sprint_r.part.0>
  4083b6:	b960      	cbnz	r0, 4083d2 <_vfiprintf_r+0x89a>
  4083b8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4083ba:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4083bc:	1c48      	adds	r0, r1, #1
  4083be:	46ca      	mov	sl, r9
  4083c0:	e7bd      	b.n	40833e <_vfiprintf_r+0x806>
  4083c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4083c4:	f8dd b010 	ldr.w	fp, [sp, #16]
  4083c8:	2b00      	cmp	r3, #0
  4083ca:	f040 81d4 	bne.w	408776 <_vfiprintf_r+0xc3e>
  4083ce:	2300      	movs	r3, #0
  4083d0:	9310      	str	r3, [sp, #64]	; 0x40
  4083d2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4083d6:	f013 0f01 	tst.w	r3, #1
  4083da:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4083de:	d102      	bne.n	4083e6 <_vfiprintf_r+0x8ae>
  4083e0:	059a      	lsls	r2, r3, #22
  4083e2:	f140 80de 	bpl.w	4085a2 <_vfiprintf_r+0xa6a>
  4083e6:	065b      	lsls	r3, r3, #25
  4083e8:	f53f acb2 	bmi.w	407d50 <_vfiprintf_r+0x218>
  4083ec:	9803      	ldr	r0, [sp, #12]
  4083ee:	b02d      	add	sp, #180	; 0xb4
  4083f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4083f4:	2a00      	cmp	r2, #0
  4083f6:	f040 8106 	bne.w	408606 <_vfiprintf_r+0xace>
  4083fa:	9a05      	ldr	r2, [sp, #20]
  4083fc:	921d      	str	r2, [sp, #116]	; 0x74
  4083fe:	2301      	movs	r3, #1
  408400:	9211      	str	r2, [sp, #68]	; 0x44
  408402:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  408406:	9310      	str	r3, [sp, #64]	; 0x40
  408408:	46ca      	mov	sl, r9
  40840a:	f10a 0a08 	add.w	sl, sl, #8
  40840e:	9b02      	ldr	r3, [sp, #8]
  408410:	0759      	lsls	r1, r3, #29
  408412:	d504      	bpl.n	40841e <_vfiprintf_r+0x8e6>
  408414:	9b08      	ldr	r3, [sp, #32]
  408416:	9901      	ldr	r1, [sp, #4]
  408418:	1a5c      	subs	r4, r3, r1
  40841a:	2c00      	cmp	r4, #0
  40841c:	dc81      	bgt.n	408322 <_vfiprintf_r+0x7ea>
  40841e:	9b03      	ldr	r3, [sp, #12]
  408420:	9908      	ldr	r1, [sp, #32]
  408422:	9801      	ldr	r0, [sp, #4]
  408424:	4281      	cmp	r1, r0
  408426:	bfac      	ite	ge
  408428:	185b      	addge	r3, r3, r1
  40842a:	181b      	addlt	r3, r3, r0
  40842c:	9303      	str	r3, [sp, #12]
  40842e:	bb72      	cbnz	r2, 40848e <_vfiprintf_r+0x956>
  408430:	2300      	movs	r3, #0
  408432:	9310      	str	r3, [sp, #64]	; 0x40
  408434:	46ca      	mov	sl, r9
  408436:	f7ff bbbc 	b.w	407bb2 <_vfiprintf_r+0x7a>
  40843a:	aa0f      	add	r2, sp, #60	; 0x3c
  40843c:	9904      	ldr	r1, [sp, #16]
  40843e:	4620      	mov	r0, r4
  408440:	f7ff fb3a 	bl	407ab8 <__sprint_r.part.0>
  408444:	bb50      	cbnz	r0, 40849c <_vfiprintf_r+0x964>
  408446:	9910      	ldr	r1, [sp, #64]	; 0x40
  408448:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40844a:	f101 0e01 	add.w	lr, r1, #1
  40844e:	46cc      	mov	ip, r9
  408450:	e548      	b.n	407ee4 <_vfiprintf_r+0x3ac>
  408452:	2a00      	cmp	r2, #0
  408454:	f040 8140 	bne.w	4086d8 <_vfiprintf_r+0xba0>
  408458:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  40845c:	2900      	cmp	r1, #0
  40845e:	f000 811b 	beq.w	408698 <_vfiprintf_r+0xb60>
  408462:	2201      	movs	r2, #1
  408464:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  408468:	4610      	mov	r0, r2
  40846a:	921d      	str	r2, [sp, #116]	; 0x74
  40846c:	911c      	str	r1, [sp, #112]	; 0x70
  40846e:	46ca      	mov	sl, r9
  408470:	4601      	mov	r1, r0
  408472:	f10a 0a08 	add.w	sl, sl, #8
  408476:	3001      	adds	r0, #1
  408478:	e507      	b.n	407e8a <_vfiprintf_r+0x352>
  40847a:	9b02      	ldr	r3, [sp, #8]
  40847c:	2a01      	cmp	r2, #1
  40847e:	f000 8098 	beq.w	4085b2 <_vfiprintf_r+0xa7a>
  408482:	2a02      	cmp	r2, #2
  408484:	d10d      	bne.n	4084a2 <_vfiprintf_r+0x96a>
  408486:	9302      	str	r3, [sp, #8]
  408488:	2600      	movs	r6, #0
  40848a:	2700      	movs	r7, #0
  40848c:	e5b0      	b.n	407ff0 <_vfiprintf_r+0x4b8>
  40848e:	aa0f      	add	r2, sp, #60	; 0x3c
  408490:	9904      	ldr	r1, [sp, #16]
  408492:	9806      	ldr	r0, [sp, #24]
  408494:	f7ff fb10 	bl	407ab8 <__sprint_r.part.0>
  408498:	2800      	cmp	r0, #0
  40849a:	d0c9      	beq.n	408430 <_vfiprintf_r+0x8f8>
  40849c:	f8dd b010 	ldr.w	fp, [sp, #16]
  4084a0:	e797      	b.n	4083d2 <_vfiprintf_r+0x89a>
  4084a2:	9302      	str	r3, [sp, #8]
  4084a4:	2600      	movs	r6, #0
  4084a6:	2700      	movs	r7, #0
  4084a8:	4649      	mov	r1, r9
  4084aa:	e000      	b.n	4084ae <_vfiprintf_r+0x976>
  4084ac:	4659      	mov	r1, fp
  4084ae:	08f2      	lsrs	r2, r6, #3
  4084b0:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  4084b4:	08f8      	lsrs	r0, r7, #3
  4084b6:	f006 0307 	and.w	r3, r6, #7
  4084ba:	4607      	mov	r7, r0
  4084bc:	4616      	mov	r6, r2
  4084be:	3330      	adds	r3, #48	; 0x30
  4084c0:	ea56 0207 	orrs.w	r2, r6, r7
  4084c4:	f801 3c01 	strb.w	r3, [r1, #-1]
  4084c8:	f101 3bff 	add.w	fp, r1, #4294967295
  4084cc:	d1ee      	bne.n	4084ac <_vfiprintf_r+0x974>
  4084ce:	9a02      	ldr	r2, [sp, #8]
  4084d0:	07d6      	lsls	r6, r2, #31
  4084d2:	f57f ad9d 	bpl.w	408010 <_vfiprintf_r+0x4d8>
  4084d6:	2b30      	cmp	r3, #48	; 0x30
  4084d8:	f43f ad9a 	beq.w	408010 <_vfiprintf_r+0x4d8>
  4084dc:	3902      	subs	r1, #2
  4084de:	2330      	movs	r3, #48	; 0x30
  4084e0:	f80b 3c01 	strb.w	r3, [fp, #-1]
  4084e4:	eba9 0301 	sub.w	r3, r9, r1
  4084e8:	9305      	str	r3, [sp, #20]
  4084ea:	468b      	mov	fp, r1
  4084ec:	e476      	b.n	407ddc <_vfiprintf_r+0x2a4>
  4084ee:	9b03      	ldr	r3, [sp, #12]
  4084f0:	9a08      	ldr	r2, [sp, #32]
  4084f2:	428a      	cmp	r2, r1
  4084f4:	bfac      	ite	ge
  4084f6:	189b      	addge	r3, r3, r2
  4084f8:	185b      	addlt	r3, r3, r1
  4084fa:	9303      	str	r3, [sp, #12]
  4084fc:	e798      	b.n	408430 <_vfiprintf_r+0x8f8>
  4084fe:	2202      	movs	r2, #2
  408500:	e44d      	b.n	407d9e <_vfiprintf_r+0x266>
  408502:	2f00      	cmp	r7, #0
  408504:	bf08      	it	eq
  408506:	2e0a      	cmpeq	r6, #10
  408508:	d352      	bcc.n	4085b0 <_vfiprintf_r+0xa78>
  40850a:	46cb      	mov	fp, r9
  40850c:	4630      	mov	r0, r6
  40850e:	4639      	mov	r1, r7
  408510:	220a      	movs	r2, #10
  408512:	2300      	movs	r3, #0
  408514:	f003 fea6 	bl	40c264 <__aeabi_uldivmod>
  408518:	3230      	adds	r2, #48	; 0x30
  40851a:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  40851e:	4630      	mov	r0, r6
  408520:	4639      	mov	r1, r7
  408522:	2300      	movs	r3, #0
  408524:	220a      	movs	r2, #10
  408526:	f003 fe9d 	bl	40c264 <__aeabi_uldivmod>
  40852a:	4606      	mov	r6, r0
  40852c:	460f      	mov	r7, r1
  40852e:	ea56 0307 	orrs.w	r3, r6, r7
  408532:	d1eb      	bne.n	40850c <_vfiprintf_r+0x9d4>
  408534:	e56c      	b.n	408010 <_vfiprintf_r+0x4d8>
  408536:	9405      	str	r4, [sp, #20]
  408538:	46cb      	mov	fp, r9
  40853a:	e44f      	b.n	407ddc <_vfiprintf_r+0x2a4>
  40853c:	aa0f      	add	r2, sp, #60	; 0x3c
  40853e:	9904      	ldr	r1, [sp, #16]
  408540:	9806      	ldr	r0, [sp, #24]
  408542:	f7ff fab9 	bl	407ab8 <__sprint_r.part.0>
  408546:	2800      	cmp	r0, #0
  408548:	d1a8      	bne.n	40849c <_vfiprintf_r+0x964>
  40854a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40854c:	46ca      	mov	sl, r9
  40854e:	e75e      	b.n	40840e <_vfiprintf_r+0x8d6>
  408550:	aa0f      	add	r2, sp, #60	; 0x3c
  408552:	9904      	ldr	r1, [sp, #16]
  408554:	9806      	ldr	r0, [sp, #24]
  408556:	f7ff faaf 	bl	407ab8 <__sprint_r.part.0>
  40855a:	2800      	cmp	r0, #0
  40855c:	d19e      	bne.n	40849c <_vfiprintf_r+0x964>
  40855e:	46ca      	mov	sl, r9
  408560:	f7ff bbc0 	b.w	407ce4 <_vfiprintf_r+0x1ac>
  408564:	0040d5b8 	.word	0x0040d5b8
  408568:	0040d5a8 	.word	0x0040d5a8
  40856c:	3104      	adds	r1, #4
  40856e:	6816      	ldr	r6, [r2, #0]
  408570:	9107      	str	r1, [sp, #28]
  408572:	2201      	movs	r2, #1
  408574:	2700      	movs	r7, #0
  408576:	e412      	b.n	407d9e <_vfiprintf_r+0x266>
  408578:	9807      	ldr	r0, [sp, #28]
  40857a:	4601      	mov	r1, r0
  40857c:	3104      	adds	r1, #4
  40857e:	6806      	ldr	r6, [r0, #0]
  408580:	9107      	str	r1, [sp, #28]
  408582:	2700      	movs	r7, #0
  408584:	e40b      	b.n	407d9e <_vfiprintf_r+0x266>
  408586:	680e      	ldr	r6, [r1, #0]
  408588:	3104      	adds	r1, #4
  40858a:	9107      	str	r1, [sp, #28]
  40858c:	2700      	movs	r7, #0
  40858e:	e591      	b.n	4080b4 <_vfiprintf_r+0x57c>
  408590:	9907      	ldr	r1, [sp, #28]
  408592:	680e      	ldr	r6, [r1, #0]
  408594:	460a      	mov	r2, r1
  408596:	17f7      	asrs	r7, r6, #31
  408598:	3204      	adds	r2, #4
  40859a:	9207      	str	r2, [sp, #28]
  40859c:	4630      	mov	r0, r6
  40859e:	4639      	mov	r1, r7
  4085a0:	e50f      	b.n	407fc2 <_vfiprintf_r+0x48a>
  4085a2:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4085a6:	f001 fe4d 	bl	40a244 <__retarget_lock_release_recursive>
  4085aa:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4085ae:	e71a      	b.n	4083e6 <_vfiprintf_r+0x8ae>
  4085b0:	9b02      	ldr	r3, [sp, #8]
  4085b2:	9302      	str	r3, [sp, #8]
  4085b4:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4085b8:	3630      	adds	r6, #48	; 0x30
  4085ba:	2301      	movs	r3, #1
  4085bc:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  4085c0:	9305      	str	r3, [sp, #20]
  4085c2:	e40b      	b.n	407ddc <_vfiprintf_r+0x2a4>
  4085c4:	aa0f      	add	r2, sp, #60	; 0x3c
  4085c6:	9904      	ldr	r1, [sp, #16]
  4085c8:	9806      	ldr	r0, [sp, #24]
  4085ca:	f7ff fa75 	bl	407ab8 <__sprint_r.part.0>
  4085ce:	2800      	cmp	r0, #0
  4085d0:	f47f af64 	bne.w	40849c <_vfiprintf_r+0x964>
  4085d4:	9910      	ldr	r1, [sp, #64]	; 0x40
  4085d6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4085d8:	1c48      	adds	r0, r1, #1
  4085da:	46ca      	mov	sl, r9
  4085dc:	e651      	b.n	408282 <_vfiprintf_r+0x74a>
  4085de:	aa0f      	add	r2, sp, #60	; 0x3c
  4085e0:	9904      	ldr	r1, [sp, #16]
  4085e2:	9806      	ldr	r0, [sp, #24]
  4085e4:	f7ff fa68 	bl	407ab8 <__sprint_r.part.0>
  4085e8:	2800      	cmp	r0, #0
  4085ea:	f47f af57 	bne.w	40849c <_vfiprintf_r+0x964>
  4085ee:	9910      	ldr	r1, [sp, #64]	; 0x40
  4085f0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4085f2:	1c48      	adds	r0, r1, #1
  4085f4:	46ca      	mov	sl, r9
  4085f6:	e448      	b.n	407e8a <_vfiprintf_r+0x352>
  4085f8:	2a00      	cmp	r2, #0
  4085fa:	f040 8091 	bne.w	408720 <_vfiprintf_r+0xbe8>
  4085fe:	2001      	movs	r0, #1
  408600:	4611      	mov	r1, r2
  408602:	46ca      	mov	sl, r9
  408604:	e641      	b.n	40828a <_vfiprintf_r+0x752>
  408606:	aa0f      	add	r2, sp, #60	; 0x3c
  408608:	9904      	ldr	r1, [sp, #16]
  40860a:	9806      	ldr	r0, [sp, #24]
  40860c:	f7ff fa54 	bl	407ab8 <__sprint_r.part.0>
  408610:	2800      	cmp	r0, #0
  408612:	f47f af43 	bne.w	40849c <_vfiprintf_r+0x964>
  408616:	9810      	ldr	r0, [sp, #64]	; 0x40
  408618:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40861a:	3001      	adds	r0, #1
  40861c:	46ca      	mov	sl, r9
  40861e:	e667      	b.n	4082f0 <_vfiprintf_r+0x7b8>
  408620:	46d3      	mov	fp, sl
  408622:	e6d6      	b.n	4083d2 <_vfiprintf_r+0x89a>
  408624:	9e07      	ldr	r6, [sp, #28]
  408626:	3607      	adds	r6, #7
  408628:	f026 0207 	bic.w	r2, r6, #7
  40862c:	f102 0108 	add.w	r1, r2, #8
  408630:	e9d2 6700 	ldrd	r6, r7, [r2]
  408634:	9107      	str	r1, [sp, #28]
  408636:	2201      	movs	r2, #1
  408638:	f7ff bbb1 	b.w	407d9e <_vfiprintf_r+0x266>
  40863c:	9e07      	ldr	r6, [sp, #28]
  40863e:	3607      	adds	r6, #7
  408640:	f026 0607 	bic.w	r6, r6, #7
  408644:	e9d6 0100 	ldrd	r0, r1, [r6]
  408648:	f106 0208 	add.w	r2, r6, #8
  40864c:	9207      	str	r2, [sp, #28]
  40864e:	4606      	mov	r6, r0
  408650:	460f      	mov	r7, r1
  408652:	e4b6      	b.n	407fc2 <_vfiprintf_r+0x48a>
  408654:	9e07      	ldr	r6, [sp, #28]
  408656:	3607      	adds	r6, #7
  408658:	f026 0207 	bic.w	r2, r6, #7
  40865c:	f102 0108 	add.w	r1, r2, #8
  408660:	e9d2 6700 	ldrd	r6, r7, [r2]
  408664:	9107      	str	r1, [sp, #28]
  408666:	2200      	movs	r2, #0
  408668:	f7ff bb99 	b.w	407d9e <_vfiprintf_r+0x266>
  40866c:	9e07      	ldr	r6, [sp, #28]
  40866e:	3607      	adds	r6, #7
  408670:	f026 0107 	bic.w	r1, r6, #7
  408674:	f101 0008 	add.w	r0, r1, #8
  408678:	9007      	str	r0, [sp, #28]
  40867a:	e9d1 6700 	ldrd	r6, r7, [r1]
  40867e:	e519      	b.n	4080b4 <_vfiprintf_r+0x57c>
  408680:	46cb      	mov	fp, r9
  408682:	f7ff bbab 	b.w	407ddc <_vfiprintf_r+0x2a4>
  408686:	252d      	movs	r5, #45	; 0x2d
  408688:	4276      	negs	r6, r6
  40868a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  40868e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  408692:	2201      	movs	r2, #1
  408694:	f7ff bb88 	b.w	407da8 <_vfiprintf_r+0x270>
  408698:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40869a:	b9b3      	cbnz	r3, 4086ca <_vfiprintf_r+0xb92>
  40869c:	4611      	mov	r1, r2
  40869e:	2001      	movs	r0, #1
  4086a0:	46ca      	mov	sl, r9
  4086a2:	e5f2      	b.n	40828a <_vfiprintf_r+0x752>
  4086a4:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4086a8:	f001 fdcc 	bl	40a244 <__retarget_lock_release_recursive>
  4086ac:	f04f 33ff 	mov.w	r3, #4294967295
  4086b0:	9303      	str	r3, [sp, #12]
  4086b2:	f7ff bb50 	b.w	407d56 <_vfiprintf_r+0x21e>
  4086b6:	aa0f      	add	r2, sp, #60	; 0x3c
  4086b8:	9904      	ldr	r1, [sp, #16]
  4086ba:	9806      	ldr	r0, [sp, #24]
  4086bc:	f7ff f9fc 	bl	407ab8 <__sprint_r.part.0>
  4086c0:	2800      	cmp	r0, #0
  4086c2:	f47f aeeb 	bne.w	40849c <_vfiprintf_r+0x964>
  4086c6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4086c8:	e6a9      	b.n	40841e <_vfiprintf_r+0x8e6>
  4086ca:	ab0e      	add	r3, sp, #56	; 0x38
  4086cc:	2202      	movs	r2, #2
  4086ce:	931c      	str	r3, [sp, #112]	; 0x70
  4086d0:	921d      	str	r2, [sp, #116]	; 0x74
  4086d2:	2001      	movs	r0, #1
  4086d4:	46ca      	mov	sl, r9
  4086d6:	e5d0      	b.n	40827a <_vfiprintf_r+0x742>
  4086d8:	aa0f      	add	r2, sp, #60	; 0x3c
  4086da:	9904      	ldr	r1, [sp, #16]
  4086dc:	9806      	ldr	r0, [sp, #24]
  4086de:	f7ff f9eb 	bl	407ab8 <__sprint_r.part.0>
  4086e2:	2800      	cmp	r0, #0
  4086e4:	f47f aeda 	bne.w	40849c <_vfiprintf_r+0x964>
  4086e8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4086ea:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4086ec:	1c48      	adds	r0, r1, #1
  4086ee:	46ca      	mov	sl, r9
  4086f0:	e5a4      	b.n	40823c <_vfiprintf_r+0x704>
  4086f2:	9a07      	ldr	r2, [sp, #28]
  4086f4:	9903      	ldr	r1, [sp, #12]
  4086f6:	6813      	ldr	r3, [r2, #0]
  4086f8:	17cd      	asrs	r5, r1, #31
  4086fa:	4608      	mov	r0, r1
  4086fc:	3204      	adds	r2, #4
  4086fe:	4629      	mov	r1, r5
  408700:	9207      	str	r2, [sp, #28]
  408702:	e9c3 0100 	strd	r0, r1, [r3]
  408706:	f7ff ba54 	b.w	407bb2 <_vfiprintf_r+0x7a>
  40870a:	4658      	mov	r0, fp
  40870c:	9607      	str	r6, [sp, #28]
  40870e:	9302      	str	r3, [sp, #8]
  408710:	f7fd ff36 	bl	406580 <strlen>
  408714:	2400      	movs	r4, #0
  408716:	9005      	str	r0, [sp, #20]
  408718:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40871c:	f7ff bb5e 	b.w	407ddc <_vfiprintf_r+0x2a4>
  408720:	aa0f      	add	r2, sp, #60	; 0x3c
  408722:	9904      	ldr	r1, [sp, #16]
  408724:	9806      	ldr	r0, [sp, #24]
  408726:	f7ff f9c7 	bl	407ab8 <__sprint_r.part.0>
  40872a:	2800      	cmp	r0, #0
  40872c:	f47f aeb6 	bne.w	40849c <_vfiprintf_r+0x964>
  408730:	9910      	ldr	r1, [sp, #64]	; 0x40
  408732:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408734:	1c48      	adds	r0, r1, #1
  408736:	46ca      	mov	sl, r9
  408738:	e5a7      	b.n	40828a <_vfiprintf_r+0x752>
  40873a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40873c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40873e:	4e20      	ldr	r6, [pc, #128]	; (4087c0 <_vfiprintf_r+0xc88>)
  408740:	3101      	adds	r1, #1
  408742:	f7ff bb90 	b.w	407e66 <_vfiprintf_r+0x32e>
  408746:	2c06      	cmp	r4, #6
  408748:	bf28      	it	cs
  40874a:	2406      	movcs	r4, #6
  40874c:	9405      	str	r4, [sp, #20]
  40874e:	9607      	str	r6, [sp, #28]
  408750:	9401      	str	r4, [sp, #4]
  408752:	f8df b070 	ldr.w	fp, [pc, #112]	; 4087c4 <_vfiprintf_r+0xc8c>
  408756:	e4d5      	b.n	408104 <_vfiprintf_r+0x5cc>
  408758:	9810      	ldr	r0, [sp, #64]	; 0x40
  40875a:	4e19      	ldr	r6, [pc, #100]	; (4087c0 <_vfiprintf_r+0xc88>)
  40875c:	3001      	adds	r0, #1
  40875e:	e603      	b.n	408368 <_vfiprintf_r+0x830>
  408760:	9405      	str	r4, [sp, #20]
  408762:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  408766:	9607      	str	r6, [sp, #28]
  408768:	9302      	str	r3, [sp, #8]
  40876a:	4604      	mov	r4, r0
  40876c:	f7ff bb36 	b.w	407ddc <_vfiprintf_r+0x2a4>
  408770:	4686      	mov	lr, r0
  408772:	f7ff bbce 	b.w	407f12 <_vfiprintf_r+0x3da>
  408776:	9806      	ldr	r0, [sp, #24]
  408778:	aa0f      	add	r2, sp, #60	; 0x3c
  40877a:	4659      	mov	r1, fp
  40877c:	f7ff f99c 	bl	407ab8 <__sprint_r.part.0>
  408780:	2800      	cmp	r0, #0
  408782:	f43f ae24 	beq.w	4083ce <_vfiprintf_r+0x896>
  408786:	e624      	b.n	4083d2 <_vfiprintf_r+0x89a>
  408788:	9907      	ldr	r1, [sp, #28]
  40878a:	f898 2001 	ldrb.w	r2, [r8, #1]
  40878e:	680c      	ldr	r4, [r1, #0]
  408790:	3104      	adds	r1, #4
  408792:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  408796:	46b8      	mov	r8, r7
  408798:	9107      	str	r1, [sp, #28]
  40879a:	f7ff ba3f 	b.w	407c1c <_vfiprintf_r+0xe4>
  40879e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4087a2:	e43c      	b.n	40801e <_vfiprintf_r+0x4e6>
  4087a4:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4087a8:	e521      	b.n	4081ee <_vfiprintf_r+0x6b6>
  4087aa:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4087ae:	f7ff bbf4 	b.w	407f9a <_vfiprintf_r+0x462>
  4087b2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4087b6:	e491      	b.n	4080dc <_vfiprintf_r+0x5a4>
  4087b8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4087bc:	e469      	b.n	408092 <_vfiprintf_r+0x55a>
  4087be:	bf00      	nop
  4087c0:	0040d5a8 	.word	0x0040d5a8
  4087c4:	0040d57c 	.word	0x0040d57c

004087c8 <__sbprintf>:
  4087c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4087cc:	460c      	mov	r4, r1
  4087ce:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  4087d2:	8989      	ldrh	r1, [r1, #12]
  4087d4:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4087d6:	89e5      	ldrh	r5, [r4, #14]
  4087d8:	9619      	str	r6, [sp, #100]	; 0x64
  4087da:	f021 0102 	bic.w	r1, r1, #2
  4087de:	4606      	mov	r6, r0
  4087e0:	69e0      	ldr	r0, [r4, #28]
  4087e2:	f8ad 100c 	strh.w	r1, [sp, #12]
  4087e6:	4617      	mov	r7, r2
  4087e8:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4087ec:	6a62      	ldr	r2, [r4, #36]	; 0x24
  4087ee:	f8ad 500e 	strh.w	r5, [sp, #14]
  4087f2:	4698      	mov	r8, r3
  4087f4:	ad1a      	add	r5, sp, #104	; 0x68
  4087f6:	2300      	movs	r3, #0
  4087f8:	9007      	str	r0, [sp, #28]
  4087fa:	a816      	add	r0, sp, #88	; 0x58
  4087fc:	9209      	str	r2, [sp, #36]	; 0x24
  4087fe:	9306      	str	r3, [sp, #24]
  408800:	9500      	str	r5, [sp, #0]
  408802:	9504      	str	r5, [sp, #16]
  408804:	9102      	str	r1, [sp, #8]
  408806:	9105      	str	r1, [sp, #20]
  408808:	f001 fd16 	bl	40a238 <__retarget_lock_init_recursive>
  40880c:	4643      	mov	r3, r8
  40880e:	463a      	mov	r2, r7
  408810:	4669      	mov	r1, sp
  408812:	4630      	mov	r0, r6
  408814:	f7ff f990 	bl	407b38 <_vfiprintf_r>
  408818:	1e05      	subs	r5, r0, #0
  40881a:	db07      	blt.n	40882c <__sbprintf+0x64>
  40881c:	4630      	mov	r0, r6
  40881e:	4669      	mov	r1, sp
  408820:	f001 f8e8 	bl	4099f4 <_fflush_r>
  408824:	2800      	cmp	r0, #0
  408826:	bf18      	it	ne
  408828:	f04f 35ff 	movne.w	r5, #4294967295
  40882c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  408830:	065b      	lsls	r3, r3, #25
  408832:	d503      	bpl.n	40883c <__sbprintf+0x74>
  408834:	89a3      	ldrh	r3, [r4, #12]
  408836:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40883a:	81a3      	strh	r3, [r4, #12]
  40883c:	9816      	ldr	r0, [sp, #88]	; 0x58
  40883e:	f001 fcfd 	bl	40a23c <__retarget_lock_close_recursive>
  408842:	4628      	mov	r0, r5
  408844:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  408848:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040884c <__swsetup_r>:
  40884c:	b538      	push	{r3, r4, r5, lr}
  40884e:	4b30      	ldr	r3, [pc, #192]	; (408910 <__swsetup_r+0xc4>)
  408850:	681b      	ldr	r3, [r3, #0]
  408852:	4605      	mov	r5, r0
  408854:	460c      	mov	r4, r1
  408856:	b113      	cbz	r3, 40885e <__swsetup_r+0x12>
  408858:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40885a:	2a00      	cmp	r2, #0
  40885c:	d038      	beq.n	4088d0 <__swsetup_r+0x84>
  40885e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  408862:	b293      	uxth	r3, r2
  408864:	0718      	lsls	r0, r3, #28
  408866:	d50c      	bpl.n	408882 <__swsetup_r+0x36>
  408868:	6920      	ldr	r0, [r4, #16]
  40886a:	b1a8      	cbz	r0, 408898 <__swsetup_r+0x4c>
  40886c:	f013 0201 	ands.w	r2, r3, #1
  408870:	d01e      	beq.n	4088b0 <__swsetup_r+0x64>
  408872:	6963      	ldr	r3, [r4, #20]
  408874:	2200      	movs	r2, #0
  408876:	425b      	negs	r3, r3
  408878:	61a3      	str	r3, [r4, #24]
  40887a:	60a2      	str	r2, [r4, #8]
  40887c:	b1f0      	cbz	r0, 4088bc <__swsetup_r+0x70>
  40887e:	2000      	movs	r0, #0
  408880:	bd38      	pop	{r3, r4, r5, pc}
  408882:	06d9      	lsls	r1, r3, #27
  408884:	d53c      	bpl.n	408900 <__swsetup_r+0xb4>
  408886:	0758      	lsls	r0, r3, #29
  408888:	d426      	bmi.n	4088d8 <__swsetup_r+0x8c>
  40888a:	6920      	ldr	r0, [r4, #16]
  40888c:	f042 0308 	orr.w	r3, r2, #8
  408890:	81a3      	strh	r3, [r4, #12]
  408892:	b29b      	uxth	r3, r3
  408894:	2800      	cmp	r0, #0
  408896:	d1e9      	bne.n	40886c <__swsetup_r+0x20>
  408898:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40889c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4088a0:	d0e4      	beq.n	40886c <__swsetup_r+0x20>
  4088a2:	4628      	mov	r0, r5
  4088a4:	4621      	mov	r1, r4
  4088a6:	f001 fcfd 	bl	40a2a4 <__smakebuf_r>
  4088aa:	89a3      	ldrh	r3, [r4, #12]
  4088ac:	6920      	ldr	r0, [r4, #16]
  4088ae:	e7dd      	b.n	40886c <__swsetup_r+0x20>
  4088b0:	0799      	lsls	r1, r3, #30
  4088b2:	bf58      	it	pl
  4088b4:	6962      	ldrpl	r2, [r4, #20]
  4088b6:	60a2      	str	r2, [r4, #8]
  4088b8:	2800      	cmp	r0, #0
  4088ba:	d1e0      	bne.n	40887e <__swsetup_r+0x32>
  4088bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4088c0:	061a      	lsls	r2, r3, #24
  4088c2:	d5dd      	bpl.n	408880 <__swsetup_r+0x34>
  4088c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4088c8:	81a3      	strh	r3, [r4, #12]
  4088ca:	f04f 30ff 	mov.w	r0, #4294967295
  4088ce:	bd38      	pop	{r3, r4, r5, pc}
  4088d0:	4618      	mov	r0, r3
  4088d2:	f001 f8e7 	bl	409aa4 <__sinit>
  4088d6:	e7c2      	b.n	40885e <__swsetup_r+0x12>
  4088d8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4088da:	b151      	cbz	r1, 4088f2 <__swsetup_r+0xa6>
  4088dc:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4088e0:	4299      	cmp	r1, r3
  4088e2:	d004      	beq.n	4088ee <__swsetup_r+0xa2>
  4088e4:	4628      	mov	r0, r5
  4088e6:	f001 fa03 	bl	409cf0 <_free_r>
  4088ea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4088ee:	2300      	movs	r3, #0
  4088f0:	6323      	str	r3, [r4, #48]	; 0x30
  4088f2:	2300      	movs	r3, #0
  4088f4:	6920      	ldr	r0, [r4, #16]
  4088f6:	6063      	str	r3, [r4, #4]
  4088f8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4088fc:	6020      	str	r0, [r4, #0]
  4088fe:	e7c5      	b.n	40888c <__swsetup_r+0x40>
  408900:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  408904:	2309      	movs	r3, #9
  408906:	602b      	str	r3, [r5, #0]
  408908:	f04f 30ff 	mov.w	r0, #4294967295
  40890c:	81a2      	strh	r2, [r4, #12]
  40890e:	bd38      	pop	{r3, r4, r5, pc}
  408910:	20400024 	.word	0x20400024

00408914 <register_fini>:
  408914:	4b02      	ldr	r3, [pc, #8]	; (408920 <register_fini+0xc>)
  408916:	b113      	cbz	r3, 40891e <register_fini+0xa>
  408918:	4802      	ldr	r0, [pc, #8]	; (408924 <register_fini+0x10>)
  40891a:	f000 b805 	b.w	408928 <atexit>
  40891e:	4770      	bx	lr
  408920:	00000000 	.word	0x00000000
  408924:	00409b15 	.word	0x00409b15

00408928 <atexit>:
  408928:	2300      	movs	r3, #0
  40892a:	4601      	mov	r1, r0
  40892c:	461a      	mov	r2, r3
  40892e:	4618      	mov	r0, r3
  408930:	f002 beb0 	b.w	40b694 <__register_exitproc>

00408934 <quorem>:
  408934:	6902      	ldr	r2, [r0, #16]
  408936:	690b      	ldr	r3, [r1, #16]
  408938:	4293      	cmp	r3, r2
  40893a:	f300 808d 	bgt.w	408a58 <quorem+0x124>
  40893e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408942:	f103 38ff 	add.w	r8, r3, #4294967295
  408946:	f101 0714 	add.w	r7, r1, #20
  40894a:	f100 0b14 	add.w	fp, r0, #20
  40894e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  408952:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  408956:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40895a:	b083      	sub	sp, #12
  40895c:	3201      	adds	r2, #1
  40895e:	fbb3 f9f2 	udiv	r9, r3, r2
  408962:	eb0b 0304 	add.w	r3, fp, r4
  408966:	9400      	str	r4, [sp, #0]
  408968:	eb07 0a04 	add.w	sl, r7, r4
  40896c:	9301      	str	r3, [sp, #4]
  40896e:	f1b9 0f00 	cmp.w	r9, #0
  408972:	d039      	beq.n	4089e8 <quorem+0xb4>
  408974:	2500      	movs	r5, #0
  408976:	462e      	mov	r6, r5
  408978:	46bc      	mov	ip, r7
  40897a:	46de      	mov	lr, fp
  40897c:	f85c 4b04 	ldr.w	r4, [ip], #4
  408980:	f8de 3000 	ldr.w	r3, [lr]
  408984:	b2a2      	uxth	r2, r4
  408986:	fb09 5502 	mla	r5, r9, r2, r5
  40898a:	0c22      	lsrs	r2, r4, #16
  40898c:	0c2c      	lsrs	r4, r5, #16
  40898e:	fb09 4202 	mla	r2, r9, r2, r4
  408992:	b2ad      	uxth	r5, r5
  408994:	1b75      	subs	r5, r6, r5
  408996:	b296      	uxth	r6, r2
  408998:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  40899c:	fa15 f383 	uxtah	r3, r5, r3
  4089a0:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4089a4:	b29b      	uxth	r3, r3
  4089a6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4089aa:	45e2      	cmp	sl, ip
  4089ac:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4089b0:	f84e 3b04 	str.w	r3, [lr], #4
  4089b4:	ea4f 4626 	mov.w	r6, r6, asr #16
  4089b8:	d2e0      	bcs.n	40897c <quorem+0x48>
  4089ba:	9b00      	ldr	r3, [sp, #0]
  4089bc:	f85b 3003 	ldr.w	r3, [fp, r3]
  4089c0:	b993      	cbnz	r3, 4089e8 <quorem+0xb4>
  4089c2:	9c01      	ldr	r4, [sp, #4]
  4089c4:	1f23      	subs	r3, r4, #4
  4089c6:	459b      	cmp	fp, r3
  4089c8:	d20c      	bcs.n	4089e4 <quorem+0xb0>
  4089ca:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4089ce:	b94b      	cbnz	r3, 4089e4 <quorem+0xb0>
  4089d0:	f1a4 0308 	sub.w	r3, r4, #8
  4089d4:	e002      	b.n	4089dc <quorem+0xa8>
  4089d6:	681a      	ldr	r2, [r3, #0]
  4089d8:	3b04      	subs	r3, #4
  4089da:	b91a      	cbnz	r2, 4089e4 <quorem+0xb0>
  4089dc:	459b      	cmp	fp, r3
  4089de:	f108 38ff 	add.w	r8, r8, #4294967295
  4089e2:	d3f8      	bcc.n	4089d6 <quorem+0xa2>
  4089e4:	f8c0 8010 	str.w	r8, [r0, #16]
  4089e8:	4604      	mov	r4, r0
  4089ea:	f002 fa37 	bl	40ae5c <__mcmp>
  4089ee:	2800      	cmp	r0, #0
  4089f0:	db2e      	blt.n	408a50 <quorem+0x11c>
  4089f2:	f109 0901 	add.w	r9, r9, #1
  4089f6:	465d      	mov	r5, fp
  4089f8:	2300      	movs	r3, #0
  4089fa:	f857 1b04 	ldr.w	r1, [r7], #4
  4089fe:	6828      	ldr	r0, [r5, #0]
  408a00:	b28a      	uxth	r2, r1
  408a02:	1a9a      	subs	r2, r3, r2
  408a04:	0c0b      	lsrs	r3, r1, #16
  408a06:	fa12 f280 	uxtah	r2, r2, r0
  408a0a:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  408a0e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  408a12:	b292      	uxth	r2, r2
  408a14:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  408a18:	45ba      	cmp	sl, r7
  408a1a:	f845 2b04 	str.w	r2, [r5], #4
  408a1e:	ea4f 4323 	mov.w	r3, r3, asr #16
  408a22:	d2ea      	bcs.n	4089fa <quorem+0xc6>
  408a24:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  408a28:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  408a2c:	b982      	cbnz	r2, 408a50 <quorem+0x11c>
  408a2e:	1f1a      	subs	r2, r3, #4
  408a30:	4593      	cmp	fp, r2
  408a32:	d20b      	bcs.n	408a4c <quorem+0x118>
  408a34:	f853 2c04 	ldr.w	r2, [r3, #-4]
  408a38:	b942      	cbnz	r2, 408a4c <quorem+0x118>
  408a3a:	3b08      	subs	r3, #8
  408a3c:	e002      	b.n	408a44 <quorem+0x110>
  408a3e:	681a      	ldr	r2, [r3, #0]
  408a40:	3b04      	subs	r3, #4
  408a42:	b91a      	cbnz	r2, 408a4c <quorem+0x118>
  408a44:	459b      	cmp	fp, r3
  408a46:	f108 38ff 	add.w	r8, r8, #4294967295
  408a4a:	d3f8      	bcc.n	408a3e <quorem+0x10a>
  408a4c:	f8c4 8010 	str.w	r8, [r4, #16]
  408a50:	4648      	mov	r0, r9
  408a52:	b003      	add	sp, #12
  408a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408a58:	2000      	movs	r0, #0
  408a5a:	4770      	bx	lr
  408a5c:	0000      	movs	r0, r0
	...

00408a60 <_dtoa_r>:
  408a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408a64:	6c01      	ldr	r1, [r0, #64]	; 0x40
  408a66:	b09b      	sub	sp, #108	; 0x6c
  408a68:	4604      	mov	r4, r0
  408a6a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  408a6c:	4692      	mov	sl, r2
  408a6e:	469b      	mov	fp, r3
  408a70:	b141      	cbz	r1, 408a84 <_dtoa_r+0x24>
  408a72:	6c42      	ldr	r2, [r0, #68]	; 0x44
  408a74:	604a      	str	r2, [r1, #4]
  408a76:	2301      	movs	r3, #1
  408a78:	4093      	lsls	r3, r2
  408a7a:	608b      	str	r3, [r1, #8]
  408a7c:	f002 f816 	bl	40aaac <_Bfree>
  408a80:	2300      	movs	r3, #0
  408a82:	6423      	str	r3, [r4, #64]	; 0x40
  408a84:	f1bb 0f00 	cmp.w	fp, #0
  408a88:	465d      	mov	r5, fp
  408a8a:	db35      	blt.n	408af8 <_dtoa_r+0x98>
  408a8c:	2300      	movs	r3, #0
  408a8e:	6033      	str	r3, [r6, #0]
  408a90:	4b9d      	ldr	r3, [pc, #628]	; (408d08 <_dtoa_r+0x2a8>)
  408a92:	43ab      	bics	r3, r5
  408a94:	d015      	beq.n	408ac2 <_dtoa_r+0x62>
  408a96:	4650      	mov	r0, sl
  408a98:	4659      	mov	r1, fp
  408a9a:	2200      	movs	r2, #0
  408a9c:	2300      	movs	r3, #0
  408a9e:	f003 fb71 	bl	40c184 <__aeabi_dcmpeq>
  408aa2:	4680      	mov	r8, r0
  408aa4:	2800      	cmp	r0, #0
  408aa6:	d02d      	beq.n	408b04 <_dtoa_r+0xa4>
  408aa8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  408aaa:	2301      	movs	r3, #1
  408aac:	6013      	str	r3, [r2, #0]
  408aae:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  408ab0:	2b00      	cmp	r3, #0
  408ab2:	f000 80bd 	beq.w	408c30 <_dtoa_r+0x1d0>
  408ab6:	4895      	ldr	r0, [pc, #596]	; (408d0c <_dtoa_r+0x2ac>)
  408ab8:	6018      	str	r0, [r3, #0]
  408aba:	3801      	subs	r0, #1
  408abc:	b01b      	add	sp, #108	; 0x6c
  408abe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408ac2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  408ac4:	f242 730f 	movw	r3, #9999	; 0x270f
  408ac8:	6013      	str	r3, [r2, #0]
  408aca:	f1ba 0f00 	cmp.w	sl, #0
  408ace:	d10d      	bne.n	408aec <_dtoa_r+0x8c>
  408ad0:	f3c5 0513 	ubfx	r5, r5, #0, #20
  408ad4:	b955      	cbnz	r5, 408aec <_dtoa_r+0x8c>
  408ad6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  408ad8:	488d      	ldr	r0, [pc, #564]	; (408d10 <_dtoa_r+0x2b0>)
  408ada:	2b00      	cmp	r3, #0
  408adc:	d0ee      	beq.n	408abc <_dtoa_r+0x5c>
  408ade:	f100 0308 	add.w	r3, r0, #8
  408ae2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  408ae4:	6013      	str	r3, [r2, #0]
  408ae6:	b01b      	add	sp, #108	; 0x6c
  408ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408aec:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  408aee:	4889      	ldr	r0, [pc, #548]	; (408d14 <_dtoa_r+0x2b4>)
  408af0:	2b00      	cmp	r3, #0
  408af2:	d0e3      	beq.n	408abc <_dtoa_r+0x5c>
  408af4:	1cc3      	adds	r3, r0, #3
  408af6:	e7f4      	b.n	408ae2 <_dtoa_r+0x82>
  408af8:	2301      	movs	r3, #1
  408afa:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  408afe:	6033      	str	r3, [r6, #0]
  408b00:	46ab      	mov	fp, r5
  408b02:	e7c5      	b.n	408a90 <_dtoa_r+0x30>
  408b04:	aa18      	add	r2, sp, #96	; 0x60
  408b06:	ab19      	add	r3, sp, #100	; 0x64
  408b08:	9201      	str	r2, [sp, #4]
  408b0a:	9300      	str	r3, [sp, #0]
  408b0c:	4652      	mov	r2, sl
  408b0e:	465b      	mov	r3, fp
  408b10:	4620      	mov	r0, r4
  408b12:	f002 fa43 	bl	40af9c <__d2b>
  408b16:	0d2b      	lsrs	r3, r5, #20
  408b18:	4681      	mov	r9, r0
  408b1a:	d071      	beq.n	408c00 <_dtoa_r+0x1a0>
  408b1c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  408b20:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  408b24:	9f18      	ldr	r7, [sp, #96]	; 0x60
  408b26:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  408b2a:	4650      	mov	r0, sl
  408b2c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  408b30:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  408b34:	2200      	movs	r2, #0
  408b36:	4b78      	ldr	r3, [pc, #480]	; (408d18 <_dtoa_r+0x2b8>)
  408b38:	f002 ff08 	bl	40b94c <__aeabi_dsub>
  408b3c:	a36c      	add	r3, pc, #432	; (adr r3, 408cf0 <_dtoa_r+0x290>)
  408b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
  408b42:	f003 f8b7 	bl	40bcb4 <__aeabi_dmul>
  408b46:	a36c      	add	r3, pc, #432	; (adr r3, 408cf8 <_dtoa_r+0x298>)
  408b48:	e9d3 2300 	ldrd	r2, r3, [r3]
  408b4c:	f002 ff00 	bl	40b950 <__adddf3>
  408b50:	e9cd 0102 	strd	r0, r1, [sp, #8]
  408b54:	4630      	mov	r0, r6
  408b56:	f003 f847 	bl	40bbe8 <__aeabi_i2d>
  408b5a:	a369      	add	r3, pc, #420	; (adr r3, 408d00 <_dtoa_r+0x2a0>)
  408b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
  408b60:	f003 f8a8 	bl	40bcb4 <__aeabi_dmul>
  408b64:	4602      	mov	r2, r0
  408b66:	460b      	mov	r3, r1
  408b68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408b6c:	f002 fef0 	bl	40b950 <__adddf3>
  408b70:	e9cd 0104 	strd	r0, r1, [sp, #16]
  408b74:	f003 fb4e 	bl	40c214 <__aeabi_d2iz>
  408b78:	2200      	movs	r2, #0
  408b7a:	9002      	str	r0, [sp, #8]
  408b7c:	2300      	movs	r3, #0
  408b7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  408b82:	f003 fb09 	bl	40c198 <__aeabi_dcmplt>
  408b86:	2800      	cmp	r0, #0
  408b88:	f040 8173 	bne.w	408e72 <_dtoa_r+0x412>
  408b8c:	9d02      	ldr	r5, [sp, #8]
  408b8e:	2d16      	cmp	r5, #22
  408b90:	f200 815d 	bhi.w	408e4e <_dtoa_r+0x3ee>
  408b94:	4b61      	ldr	r3, [pc, #388]	; (408d1c <_dtoa_r+0x2bc>)
  408b96:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  408b9a:	e9d3 0100 	ldrd	r0, r1, [r3]
  408b9e:	4652      	mov	r2, sl
  408ba0:	465b      	mov	r3, fp
  408ba2:	f003 fb17 	bl	40c1d4 <__aeabi_dcmpgt>
  408ba6:	2800      	cmp	r0, #0
  408ba8:	f000 81c5 	beq.w	408f36 <_dtoa_r+0x4d6>
  408bac:	1e6b      	subs	r3, r5, #1
  408bae:	9302      	str	r3, [sp, #8]
  408bb0:	2300      	movs	r3, #0
  408bb2:	930e      	str	r3, [sp, #56]	; 0x38
  408bb4:	1bbf      	subs	r7, r7, r6
  408bb6:	1e7b      	subs	r3, r7, #1
  408bb8:	9306      	str	r3, [sp, #24]
  408bba:	f100 8154 	bmi.w	408e66 <_dtoa_r+0x406>
  408bbe:	2300      	movs	r3, #0
  408bc0:	9308      	str	r3, [sp, #32]
  408bc2:	9b02      	ldr	r3, [sp, #8]
  408bc4:	2b00      	cmp	r3, #0
  408bc6:	f2c0 8145 	blt.w	408e54 <_dtoa_r+0x3f4>
  408bca:	9a06      	ldr	r2, [sp, #24]
  408bcc:	930d      	str	r3, [sp, #52]	; 0x34
  408bce:	4611      	mov	r1, r2
  408bd0:	4419      	add	r1, r3
  408bd2:	2300      	movs	r3, #0
  408bd4:	9106      	str	r1, [sp, #24]
  408bd6:	930c      	str	r3, [sp, #48]	; 0x30
  408bd8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408bda:	2b09      	cmp	r3, #9
  408bdc:	d82a      	bhi.n	408c34 <_dtoa_r+0x1d4>
  408bde:	2b05      	cmp	r3, #5
  408be0:	f340 865b 	ble.w	40989a <_dtoa_r+0xe3a>
  408be4:	3b04      	subs	r3, #4
  408be6:	9324      	str	r3, [sp, #144]	; 0x90
  408be8:	2500      	movs	r5, #0
  408bea:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408bec:	3b02      	subs	r3, #2
  408bee:	2b03      	cmp	r3, #3
  408bf0:	f200 8642 	bhi.w	409878 <_dtoa_r+0xe18>
  408bf4:	e8df f013 	tbh	[pc, r3, lsl #1]
  408bf8:	02c903d4 	.word	0x02c903d4
  408bfc:	046103df 	.word	0x046103df
  408c00:	9f18      	ldr	r7, [sp, #96]	; 0x60
  408c02:	9e19      	ldr	r6, [sp, #100]	; 0x64
  408c04:	443e      	add	r6, r7
  408c06:	f206 4332 	addw	r3, r6, #1074	; 0x432
  408c0a:	2b20      	cmp	r3, #32
  408c0c:	f340 818e 	ble.w	408f2c <_dtoa_r+0x4cc>
  408c10:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  408c14:	f206 4012 	addw	r0, r6, #1042	; 0x412
  408c18:	409d      	lsls	r5, r3
  408c1a:	fa2a f000 	lsr.w	r0, sl, r0
  408c1e:	4328      	orrs	r0, r5
  408c20:	f002 ffd2 	bl	40bbc8 <__aeabi_ui2d>
  408c24:	2301      	movs	r3, #1
  408c26:	3e01      	subs	r6, #1
  408c28:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  408c2c:	9314      	str	r3, [sp, #80]	; 0x50
  408c2e:	e781      	b.n	408b34 <_dtoa_r+0xd4>
  408c30:	483b      	ldr	r0, [pc, #236]	; (408d20 <_dtoa_r+0x2c0>)
  408c32:	e743      	b.n	408abc <_dtoa_r+0x5c>
  408c34:	2100      	movs	r1, #0
  408c36:	6461      	str	r1, [r4, #68]	; 0x44
  408c38:	4620      	mov	r0, r4
  408c3a:	9125      	str	r1, [sp, #148]	; 0x94
  408c3c:	f001 ff10 	bl	40aa60 <_Balloc>
  408c40:	f04f 33ff 	mov.w	r3, #4294967295
  408c44:	930a      	str	r3, [sp, #40]	; 0x28
  408c46:	9a25      	ldr	r2, [sp, #148]	; 0x94
  408c48:	930f      	str	r3, [sp, #60]	; 0x3c
  408c4a:	2301      	movs	r3, #1
  408c4c:	9004      	str	r0, [sp, #16]
  408c4e:	6420      	str	r0, [r4, #64]	; 0x40
  408c50:	9224      	str	r2, [sp, #144]	; 0x90
  408c52:	930b      	str	r3, [sp, #44]	; 0x2c
  408c54:	9b19      	ldr	r3, [sp, #100]	; 0x64
  408c56:	2b00      	cmp	r3, #0
  408c58:	f2c0 80d9 	blt.w	408e0e <_dtoa_r+0x3ae>
  408c5c:	9a02      	ldr	r2, [sp, #8]
  408c5e:	2a0e      	cmp	r2, #14
  408c60:	f300 80d5 	bgt.w	408e0e <_dtoa_r+0x3ae>
  408c64:	4b2d      	ldr	r3, [pc, #180]	; (408d1c <_dtoa_r+0x2bc>)
  408c66:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  408c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
  408c6e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  408c72:	9b25      	ldr	r3, [sp, #148]	; 0x94
  408c74:	2b00      	cmp	r3, #0
  408c76:	f2c0 83ba 	blt.w	4093ee <_dtoa_r+0x98e>
  408c7a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  408c7e:	4650      	mov	r0, sl
  408c80:	462a      	mov	r2, r5
  408c82:	4633      	mov	r3, r6
  408c84:	4659      	mov	r1, fp
  408c86:	f003 f93f 	bl	40bf08 <__aeabi_ddiv>
  408c8a:	f003 fac3 	bl	40c214 <__aeabi_d2iz>
  408c8e:	4680      	mov	r8, r0
  408c90:	f002 ffaa 	bl	40bbe8 <__aeabi_i2d>
  408c94:	462a      	mov	r2, r5
  408c96:	4633      	mov	r3, r6
  408c98:	f003 f80c 	bl	40bcb4 <__aeabi_dmul>
  408c9c:	460b      	mov	r3, r1
  408c9e:	4602      	mov	r2, r0
  408ca0:	4659      	mov	r1, fp
  408ca2:	4650      	mov	r0, sl
  408ca4:	f002 fe52 	bl	40b94c <__aeabi_dsub>
  408ca8:	9d04      	ldr	r5, [sp, #16]
  408caa:	f108 0330 	add.w	r3, r8, #48	; 0x30
  408cae:	702b      	strb	r3, [r5, #0]
  408cb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408cb2:	2b01      	cmp	r3, #1
  408cb4:	4606      	mov	r6, r0
  408cb6:	460f      	mov	r7, r1
  408cb8:	f105 0501 	add.w	r5, r5, #1
  408cbc:	d068      	beq.n	408d90 <_dtoa_r+0x330>
  408cbe:	2200      	movs	r2, #0
  408cc0:	4b18      	ldr	r3, [pc, #96]	; (408d24 <_dtoa_r+0x2c4>)
  408cc2:	f002 fff7 	bl	40bcb4 <__aeabi_dmul>
  408cc6:	2200      	movs	r2, #0
  408cc8:	2300      	movs	r3, #0
  408cca:	4606      	mov	r6, r0
  408ccc:	460f      	mov	r7, r1
  408cce:	f003 fa59 	bl	40c184 <__aeabi_dcmpeq>
  408cd2:	2800      	cmp	r0, #0
  408cd4:	f040 8088 	bne.w	408de8 <_dtoa_r+0x388>
  408cd8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  408cdc:	f04f 0a00 	mov.w	sl, #0
  408ce0:	f8df b040 	ldr.w	fp, [pc, #64]	; 408d24 <_dtoa_r+0x2c4>
  408ce4:	940c      	str	r4, [sp, #48]	; 0x30
  408ce6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  408cea:	e028      	b.n	408d3e <_dtoa_r+0x2de>
  408cec:	f3af 8000 	nop.w
  408cf0:	636f4361 	.word	0x636f4361
  408cf4:	3fd287a7 	.word	0x3fd287a7
  408cf8:	8b60c8b3 	.word	0x8b60c8b3
  408cfc:	3fc68a28 	.word	0x3fc68a28
  408d00:	509f79fb 	.word	0x509f79fb
  408d04:	3fd34413 	.word	0x3fd34413
  408d08:	7ff00000 	.word	0x7ff00000
  408d0c:	0040d585 	.word	0x0040d585
  408d10:	0040d5c8 	.word	0x0040d5c8
  408d14:	0040d5d4 	.word	0x0040d5d4
  408d18:	3ff80000 	.word	0x3ff80000
  408d1c:	0040d610 	.word	0x0040d610
  408d20:	0040d584 	.word	0x0040d584
  408d24:	40240000 	.word	0x40240000
  408d28:	f002 ffc4 	bl	40bcb4 <__aeabi_dmul>
  408d2c:	2200      	movs	r2, #0
  408d2e:	2300      	movs	r3, #0
  408d30:	4606      	mov	r6, r0
  408d32:	460f      	mov	r7, r1
  408d34:	f003 fa26 	bl	40c184 <__aeabi_dcmpeq>
  408d38:	2800      	cmp	r0, #0
  408d3a:	f040 83c1 	bne.w	4094c0 <_dtoa_r+0xa60>
  408d3e:	4642      	mov	r2, r8
  408d40:	464b      	mov	r3, r9
  408d42:	4630      	mov	r0, r6
  408d44:	4639      	mov	r1, r7
  408d46:	f003 f8df 	bl	40bf08 <__aeabi_ddiv>
  408d4a:	f003 fa63 	bl	40c214 <__aeabi_d2iz>
  408d4e:	4604      	mov	r4, r0
  408d50:	f002 ff4a 	bl	40bbe8 <__aeabi_i2d>
  408d54:	4642      	mov	r2, r8
  408d56:	464b      	mov	r3, r9
  408d58:	f002 ffac 	bl	40bcb4 <__aeabi_dmul>
  408d5c:	4602      	mov	r2, r0
  408d5e:	460b      	mov	r3, r1
  408d60:	4630      	mov	r0, r6
  408d62:	4639      	mov	r1, r7
  408d64:	f002 fdf2 	bl	40b94c <__aeabi_dsub>
  408d68:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  408d6c:	9e04      	ldr	r6, [sp, #16]
  408d6e:	f805 eb01 	strb.w	lr, [r5], #1
  408d72:	eba5 0e06 	sub.w	lr, r5, r6
  408d76:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  408d78:	45b6      	cmp	lr, r6
  408d7a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  408d7e:	4652      	mov	r2, sl
  408d80:	465b      	mov	r3, fp
  408d82:	d1d1      	bne.n	408d28 <_dtoa_r+0x2c8>
  408d84:	46a0      	mov	r8, r4
  408d86:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  408d8a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  408d8c:	4606      	mov	r6, r0
  408d8e:	460f      	mov	r7, r1
  408d90:	4632      	mov	r2, r6
  408d92:	463b      	mov	r3, r7
  408d94:	4630      	mov	r0, r6
  408d96:	4639      	mov	r1, r7
  408d98:	f002 fdda 	bl	40b950 <__adddf3>
  408d9c:	4606      	mov	r6, r0
  408d9e:	460f      	mov	r7, r1
  408da0:	4602      	mov	r2, r0
  408da2:	460b      	mov	r3, r1
  408da4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  408da8:	f003 f9f6 	bl	40c198 <__aeabi_dcmplt>
  408dac:	b948      	cbnz	r0, 408dc2 <_dtoa_r+0x362>
  408dae:	4632      	mov	r2, r6
  408db0:	463b      	mov	r3, r7
  408db2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  408db6:	f003 f9e5 	bl	40c184 <__aeabi_dcmpeq>
  408dba:	b1a8      	cbz	r0, 408de8 <_dtoa_r+0x388>
  408dbc:	f018 0f01 	tst.w	r8, #1
  408dc0:	d012      	beq.n	408de8 <_dtoa_r+0x388>
  408dc2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  408dc6:	9a04      	ldr	r2, [sp, #16]
  408dc8:	1e6b      	subs	r3, r5, #1
  408dca:	e004      	b.n	408dd6 <_dtoa_r+0x376>
  408dcc:	429a      	cmp	r2, r3
  408dce:	f000 8401 	beq.w	4095d4 <_dtoa_r+0xb74>
  408dd2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  408dd6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  408dda:	f103 0501 	add.w	r5, r3, #1
  408dde:	d0f5      	beq.n	408dcc <_dtoa_r+0x36c>
  408de0:	f108 0801 	add.w	r8, r8, #1
  408de4:	f883 8000 	strb.w	r8, [r3]
  408de8:	4649      	mov	r1, r9
  408dea:	4620      	mov	r0, r4
  408dec:	f001 fe5e 	bl	40aaac <_Bfree>
  408df0:	2200      	movs	r2, #0
  408df2:	9b02      	ldr	r3, [sp, #8]
  408df4:	702a      	strb	r2, [r5, #0]
  408df6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  408df8:	3301      	adds	r3, #1
  408dfa:	6013      	str	r3, [r2, #0]
  408dfc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  408dfe:	2b00      	cmp	r3, #0
  408e00:	f000 839e 	beq.w	409540 <_dtoa_r+0xae0>
  408e04:	9804      	ldr	r0, [sp, #16]
  408e06:	601d      	str	r5, [r3, #0]
  408e08:	b01b      	add	sp, #108	; 0x6c
  408e0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408e0e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  408e10:	2a00      	cmp	r2, #0
  408e12:	d03e      	beq.n	408e92 <_dtoa_r+0x432>
  408e14:	9a24      	ldr	r2, [sp, #144]	; 0x90
  408e16:	2a01      	cmp	r2, #1
  408e18:	f340 8311 	ble.w	40943e <_dtoa_r+0x9de>
  408e1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408e1e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  408e20:	1e5f      	subs	r7, r3, #1
  408e22:	42ba      	cmp	r2, r7
  408e24:	f2c0 838f 	blt.w	409546 <_dtoa_r+0xae6>
  408e28:	1bd7      	subs	r7, r2, r7
  408e2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408e2c:	2b00      	cmp	r3, #0
  408e2e:	f2c0 848b 	blt.w	409748 <_dtoa_r+0xce8>
  408e32:	9d08      	ldr	r5, [sp, #32]
  408e34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408e36:	9a08      	ldr	r2, [sp, #32]
  408e38:	441a      	add	r2, r3
  408e3a:	9208      	str	r2, [sp, #32]
  408e3c:	9a06      	ldr	r2, [sp, #24]
  408e3e:	2101      	movs	r1, #1
  408e40:	441a      	add	r2, r3
  408e42:	4620      	mov	r0, r4
  408e44:	9206      	str	r2, [sp, #24]
  408e46:	f001 fecb 	bl	40abe0 <__i2b>
  408e4a:	4606      	mov	r6, r0
  408e4c:	e024      	b.n	408e98 <_dtoa_r+0x438>
  408e4e:	2301      	movs	r3, #1
  408e50:	930e      	str	r3, [sp, #56]	; 0x38
  408e52:	e6af      	b.n	408bb4 <_dtoa_r+0x154>
  408e54:	9a08      	ldr	r2, [sp, #32]
  408e56:	9b02      	ldr	r3, [sp, #8]
  408e58:	1ad2      	subs	r2, r2, r3
  408e5a:	425b      	negs	r3, r3
  408e5c:	930c      	str	r3, [sp, #48]	; 0x30
  408e5e:	2300      	movs	r3, #0
  408e60:	9208      	str	r2, [sp, #32]
  408e62:	930d      	str	r3, [sp, #52]	; 0x34
  408e64:	e6b8      	b.n	408bd8 <_dtoa_r+0x178>
  408e66:	f1c7 0301 	rsb	r3, r7, #1
  408e6a:	9308      	str	r3, [sp, #32]
  408e6c:	2300      	movs	r3, #0
  408e6e:	9306      	str	r3, [sp, #24]
  408e70:	e6a7      	b.n	408bc2 <_dtoa_r+0x162>
  408e72:	9d02      	ldr	r5, [sp, #8]
  408e74:	4628      	mov	r0, r5
  408e76:	f002 feb7 	bl	40bbe8 <__aeabi_i2d>
  408e7a:	4602      	mov	r2, r0
  408e7c:	460b      	mov	r3, r1
  408e7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  408e82:	f003 f97f 	bl	40c184 <__aeabi_dcmpeq>
  408e86:	2800      	cmp	r0, #0
  408e88:	f47f ae80 	bne.w	408b8c <_dtoa_r+0x12c>
  408e8c:	1e6b      	subs	r3, r5, #1
  408e8e:	9302      	str	r3, [sp, #8]
  408e90:	e67c      	b.n	408b8c <_dtoa_r+0x12c>
  408e92:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  408e94:	9d08      	ldr	r5, [sp, #32]
  408e96:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  408e98:	2d00      	cmp	r5, #0
  408e9a:	dd0c      	ble.n	408eb6 <_dtoa_r+0x456>
  408e9c:	9906      	ldr	r1, [sp, #24]
  408e9e:	2900      	cmp	r1, #0
  408ea0:	460b      	mov	r3, r1
  408ea2:	dd08      	ble.n	408eb6 <_dtoa_r+0x456>
  408ea4:	42a9      	cmp	r1, r5
  408ea6:	9a08      	ldr	r2, [sp, #32]
  408ea8:	bfa8      	it	ge
  408eaa:	462b      	movge	r3, r5
  408eac:	1ad2      	subs	r2, r2, r3
  408eae:	1aed      	subs	r5, r5, r3
  408eb0:	1acb      	subs	r3, r1, r3
  408eb2:	9208      	str	r2, [sp, #32]
  408eb4:	9306      	str	r3, [sp, #24]
  408eb6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408eb8:	b1d3      	cbz	r3, 408ef0 <_dtoa_r+0x490>
  408eba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  408ebc:	2b00      	cmp	r3, #0
  408ebe:	f000 82b7 	beq.w	409430 <_dtoa_r+0x9d0>
  408ec2:	2f00      	cmp	r7, #0
  408ec4:	dd10      	ble.n	408ee8 <_dtoa_r+0x488>
  408ec6:	4631      	mov	r1, r6
  408ec8:	463a      	mov	r2, r7
  408eca:	4620      	mov	r0, r4
  408ecc:	f001 ff24 	bl	40ad18 <__pow5mult>
  408ed0:	464a      	mov	r2, r9
  408ed2:	4601      	mov	r1, r0
  408ed4:	4606      	mov	r6, r0
  408ed6:	4620      	mov	r0, r4
  408ed8:	f001 fe8c 	bl	40abf4 <__multiply>
  408edc:	4649      	mov	r1, r9
  408ede:	4680      	mov	r8, r0
  408ee0:	4620      	mov	r0, r4
  408ee2:	f001 fde3 	bl	40aaac <_Bfree>
  408ee6:	46c1      	mov	r9, r8
  408ee8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408eea:	1bda      	subs	r2, r3, r7
  408eec:	f040 82a1 	bne.w	409432 <_dtoa_r+0x9d2>
  408ef0:	2101      	movs	r1, #1
  408ef2:	4620      	mov	r0, r4
  408ef4:	f001 fe74 	bl	40abe0 <__i2b>
  408ef8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  408efa:	2b00      	cmp	r3, #0
  408efc:	4680      	mov	r8, r0
  408efe:	dd1c      	ble.n	408f3a <_dtoa_r+0x4da>
  408f00:	4601      	mov	r1, r0
  408f02:	461a      	mov	r2, r3
  408f04:	4620      	mov	r0, r4
  408f06:	f001 ff07 	bl	40ad18 <__pow5mult>
  408f0a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408f0c:	2b01      	cmp	r3, #1
  408f0e:	4680      	mov	r8, r0
  408f10:	f340 8254 	ble.w	4093bc <_dtoa_r+0x95c>
  408f14:	2300      	movs	r3, #0
  408f16:	930c      	str	r3, [sp, #48]	; 0x30
  408f18:	f8d8 3010 	ldr.w	r3, [r8, #16]
  408f1c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  408f20:	6918      	ldr	r0, [r3, #16]
  408f22:	f001 fe0d 	bl	40ab40 <__hi0bits>
  408f26:	f1c0 0020 	rsb	r0, r0, #32
  408f2a:	e010      	b.n	408f4e <_dtoa_r+0x4ee>
  408f2c:	f1c3 0520 	rsb	r5, r3, #32
  408f30:	fa0a f005 	lsl.w	r0, sl, r5
  408f34:	e674      	b.n	408c20 <_dtoa_r+0x1c0>
  408f36:	900e      	str	r0, [sp, #56]	; 0x38
  408f38:	e63c      	b.n	408bb4 <_dtoa_r+0x154>
  408f3a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408f3c:	2b01      	cmp	r3, #1
  408f3e:	f340 8287 	ble.w	409450 <_dtoa_r+0x9f0>
  408f42:	2300      	movs	r3, #0
  408f44:	930c      	str	r3, [sp, #48]	; 0x30
  408f46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  408f48:	2001      	movs	r0, #1
  408f4a:	2b00      	cmp	r3, #0
  408f4c:	d1e4      	bne.n	408f18 <_dtoa_r+0x4b8>
  408f4e:	9a06      	ldr	r2, [sp, #24]
  408f50:	4410      	add	r0, r2
  408f52:	f010 001f 	ands.w	r0, r0, #31
  408f56:	f000 80a1 	beq.w	40909c <_dtoa_r+0x63c>
  408f5a:	f1c0 0320 	rsb	r3, r0, #32
  408f5e:	2b04      	cmp	r3, #4
  408f60:	f340 849e 	ble.w	4098a0 <_dtoa_r+0xe40>
  408f64:	9b08      	ldr	r3, [sp, #32]
  408f66:	f1c0 001c 	rsb	r0, r0, #28
  408f6a:	4403      	add	r3, r0
  408f6c:	9308      	str	r3, [sp, #32]
  408f6e:	4613      	mov	r3, r2
  408f70:	4403      	add	r3, r0
  408f72:	4405      	add	r5, r0
  408f74:	9306      	str	r3, [sp, #24]
  408f76:	9b08      	ldr	r3, [sp, #32]
  408f78:	2b00      	cmp	r3, #0
  408f7a:	dd05      	ble.n	408f88 <_dtoa_r+0x528>
  408f7c:	4649      	mov	r1, r9
  408f7e:	461a      	mov	r2, r3
  408f80:	4620      	mov	r0, r4
  408f82:	f001 ff19 	bl	40adb8 <__lshift>
  408f86:	4681      	mov	r9, r0
  408f88:	9b06      	ldr	r3, [sp, #24]
  408f8a:	2b00      	cmp	r3, #0
  408f8c:	dd05      	ble.n	408f9a <_dtoa_r+0x53a>
  408f8e:	4641      	mov	r1, r8
  408f90:	461a      	mov	r2, r3
  408f92:	4620      	mov	r0, r4
  408f94:	f001 ff10 	bl	40adb8 <__lshift>
  408f98:	4680      	mov	r8, r0
  408f9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  408f9c:	2b00      	cmp	r3, #0
  408f9e:	f040 8086 	bne.w	4090ae <_dtoa_r+0x64e>
  408fa2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408fa4:	2b00      	cmp	r3, #0
  408fa6:	f340 8266 	ble.w	409476 <_dtoa_r+0xa16>
  408faa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  408fac:	2b00      	cmp	r3, #0
  408fae:	f000 8098 	beq.w	4090e2 <_dtoa_r+0x682>
  408fb2:	2d00      	cmp	r5, #0
  408fb4:	dd05      	ble.n	408fc2 <_dtoa_r+0x562>
  408fb6:	4631      	mov	r1, r6
  408fb8:	462a      	mov	r2, r5
  408fba:	4620      	mov	r0, r4
  408fbc:	f001 fefc 	bl	40adb8 <__lshift>
  408fc0:	4606      	mov	r6, r0
  408fc2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408fc4:	2b00      	cmp	r3, #0
  408fc6:	f040 8337 	bne.w	409638 <_dtoa_r+0xbd8>
  408fca:	9606      	str	r6, [sp, #24]
  408fcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408fce:	9a04      	ldr	r2, [sp, #16]
  408fd0:	f8dd b018 	ldr.w	fp, [sp, #24]
  408fd4:	3b01      	subs	r3, #1
  408fd6:	18d3      	adds	r3, r2, r3
  408fd8:	930b      	str	r3, [sp, #44]	; 0x2c
  408fda:	f00a 0301 	and.w	r3, sl, #1
  408fde:	930c      	str	r3, [sp, #48]	; 0x30
  408fe0:	4617      	mov	r7, r2
  408fe2:	46c2      	mov	sl, r8
  408fe4:	4651      	mov	r1, sl
  408fe6:	4648      	mov	r0, r9
  408fe8:	f7ff fca4 	bl	408934 <quorem>
  408fec:	4631      	mov	r1, r6
  408fee:	4605      	mov	r5, r0
  408ff0:	4648      	mov	r0, r9
  408ff2:	f001 ff33 	bl	40ae5c <__mcmp>
  408ff6:	465a      	mov	r2, fp
  408ff8:	900a      	str	r0, [sp, #40]	; 0x28
  408ffa:	4651      	mov	r1, sl
  408ffc:	4620      	mov	r0, r4
  408ffe:	f001 ff49 	bl	40ae94 <__mdiff>
  409002:	68c2      	ldr	r2, [r0, #12]
  409004:	4680      	mov	r8, r0
  409006:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40900a:	2a00      	cmp	r2, #0
  40900c:	f040 822b 	bne.w	409466 <_dtoa_r+0xa06>
  409010:	4601      	mov	r1, r0
  409012:	4648      	mov	r0, r9
  409014:	9308      	str	r3, [sp, #32]
  409016:	f001 ff21 	bl	40ae5c <__mcmp>
  40901a:	4641      	mov	r1, r8
  40901c:	9006      	str	r0, [sp, #24]
  40901e:	4620      	mov	r0, r4
  409020:	f001 fd44 	bl	40aaac <_Bfree>
  409024:	9a06      	ldr	r2, [sp, #24]
  409026:	9b08      	ldr	r3, [sp, #32]
  409028:	b932      	cbnz	r2, 409038 <_dtoa_r+0x5d8>
  40902a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40902c:	b921      	cbnz	r1, 409038 <_dtoa_r+0x5d8>
  40902e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  409030:	2a00      	cmp	r2, #0
  409032:	f000 83ef 	beq.w	409814 <_dtoa_r+0xdb4>
  409036:	9a24      	ldr	r2, [sp, #144]	; 0x90
  409038:	990a      	ldr	r1, [sp, #40]	; 0x28
  40903a:	2900      	cmp	r1, #0
  40903c:	f2c0 829f 	blt.w	40957e <_dtoa_r+0xb1e>
  409040:	d105      	bne.n	40904e <_dtoa_r+0x5ee>
  409042:	9924      	ldr	r1, [sp, #144]	; 0x90
  409044:	b919      	cbnz	r1, 40904e <_dtoa_r+0x5ee>
  409046:	990c      	ldr	r1, [sp, #48]	; 0x30
  409048:	2900      	cmp	r1, #0
  40904a:	f000 8298 	beq.w	40957e <_dtoa_r+0xb1e>
  40904e:	2a00      	cmp	r2, #0
  409050:	f300 8306 	bgt.w	409660 <_dtoa_r+0xc00>
  409054:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  409056:	703b      	strb	r3, [r7, #0]
  409058:	f107 0801 	add.w	r8, r7, #1
  40905c:	4297      	cmp	r7, r2
  40905e:	4645      	mov	r5, r8
  409060:	f000 830c 	beq.w	40967c <_dtoa_r+0xc1c>
  409064:	4649      	mov	r1, r9
  409066:	2300      	movs	r3, #0
  409068:	220a      	movs	r2, #10
  40906a:	4620      	mov	r0, r4
  40906c:	f001 fd28 	bl	40aac0 <__multadd>
  409070:	455e      	cmp	r6, fp
  409072:	4681      	mov	r9, r0
  409074:	4631      	mov	r1, r6
  409076:	f04f 0300 	mov.w	r3, #0
  40907a:	f04f 020a 	mov.w	r2, #10
  40907e:	4620      	mov	r0, r4
  409080:	f000 81eb 	beq.w	40945a <_dtoa_r+0x9fa>
  409084:	f001 fd1c 	bl	40aac0 <__multadd>
  409088:	4659      	mov	r1, fp
  40908a:	4606      	mov	r6, r0
  40908c:	2300      	movs	r3, #0
  40908e:	220a      	movs	r2, #10
  409090:	4620      	mov	r0, r4
  409092:	f001 fd15 	bl	40aac0 <__multadd>
  409096:	4647      	mov	r7, r8
  409098:	4683      	mov	fp, r0
  40909a:	e7a3      	b.n	408fe4 <_dtoa_r+0x584>
  40909c:	201c      	movs	r0, #28
  40909e:	9b08      	ldr	r3, [sp, #32]
  4090a0:	4403      	add	r3, r0
  4090a2:	9308      	str	r3, [sp, #32]
  4090a4:	9b06      	ldr	r3, [sp, #24]
  4090a6:	4403      	add	r3, r0
  4090a8:	4405      	add	r5, r0
  4090aa:	9306      	str	r3, [sp, #24]
  4090ac:	e763      	b.n	408f76 <_dtoa_r+0x516>
  4090ae:	4641      	mov	r1, r8
  4090b0:	4648      	mov	r0, r9
  4090b2:	f001 fed3 	bl	40ae5c <__mcmp>
  4090b6:	2800      	cmp	r0, #0
  4090b8:	f6bf af73 	bge.w	408fa2 <_dtoa_r+0x542>
  4090bc:	9f02      	ldr	r7, [sp, #8]
  4090be:	4649      	mov	r1, r9
  4090c0:	2300      	movs	r3, #0
  4090c2:	220a      	movs	r2, #10
  4090c4:	4620      	mov	r0, r4
  4090c6:	3f01      	subs	r7, #1
  4090c8:	9702      	str	r7, [sp, #8]
  4090ca:	f001 fcf9 	bl	40aac0 <__multadd>
  4090ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4090d0:	4681      	mov	r9, r0
  4090d2:	2b00      	cmp	r3, #0
  4090d4:	f040 83b6 	bne.w	409844 <_dtoa_r+0xde4>
  4090d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4090da:	2b00      	cmp	r3, #0
  4090dc:	f340 83bf 	ble.w	40985e <_dtoa_r+0xdfe>
  4090e0:	930a      	str	r3, [sp, #40]	; 0x28
  4090e2:	f8dd b010 	ldr.w	fp, [sp, #16]
  4090e6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4090e8:	465d      	mov	r5, fp
  4090ea:	e002      	b.n	4090f2 <_dtoa_r+0x692>
  4090ec:	f001 fce8 	bl	40aac0 <__multadd>
  4090f0:	4681      	mov	r9, r0
  4090f2:	4641      	mov	r1, r8
  4090f4:	4648      	mov	r0, r9
  4090f6:	f7ff fc1d 	bl	408934 <quorem>
  4090fa:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4090fe:	f805 ab01 	strb.w	sl, [r5], #1
  409102:	eba5 030b 	sub.w	r3, r5, fp
  409106:	42bb      	cmp	r3, r7
  409108:	f04f 020a 	mov.w	r2, #10
  40910c:	f04f 0300 	mov.w	r3, #0
  409110:	4649      	mov	r1, r9
  409112:	4620      	mov	r0, r4
  409114:	dbea      	blt.n	4090ec <_dtoa_r+0x68c>
  409116:	9b04      	ldr	r3, [sp, #16]
  409118:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40911a:	2a01      	cmp	r2, #1
  40911c:	bfac      	ite	ge
  40911e:	189b      	addge	r3, r3, r2
  409120:	3301      	addlt	r3, #1
  409122:	461d      	mov	r5, r3
  409124:	f04f 0b00 	mov.w	fp, #0
  409128:	4649      	mov	r1, r9
  40912a:	2201      	movs	r2, #1
  40912c:	4620      	mov	r0, r4
  40912e:	f001 fe43 	bl	40adb8 <__lshift>
  409132:	4641      	mov	r1, r8
  409134:	4681      	mov	r9, r0
  409136:	f001 fe91 	bl	40ae5c <__mcmp>
  40913a:	2800      	cmp	r0, #0
  40913c:	f340 823d 	ble.w	4095ba <_dtoa_r+0xb5a>
  409140:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  409144:	9904      	ldr	r1, [sp, #16]
  409146:	1e6b      	subs	r3, r5, #1
  409148:	e004      	b.n	409154 <_dtoa_r+0x6f4>
  40914a:	428b      	cmp	r3, r1
  40914c:	f000 81ae 	beq.w	4094ac <_dtoa_r+0xa4c>
  409150:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  409154:	2a39      	cmp	r2, #57	; 0x39
  409156:	f103 0501 	add.w	r5, r3, #1
  40915a:	d0f6      	beq.n	40914a <_dtoa_r+0x6ea>
  40915c:	3201      	adds	r2, #1
  40915e:	701a      	strb	r2, [r3, #0]
  409160:	4641      	mov	r1, r8
  409162:	4620      	mov	r0, r4
  409164:	f001 fca2 	bl	40aaac <_Bfree>
  409168:	2e00      	cmp	r6, #0
  40916a:	f43f ae3d 	beq.w	408de8 <_dtoa_r+0x388>
  40916e:	f1bb 0f00 	cmp.w	fp, #0
  409172:	d005      	beq.n	409180 <_dtoa_r+0x720>
  409174:	45b3      	cmp	fp, r6
  409176:	d003      	beq.n	409180 <_dtoa_r+0x720>
  409178:	4659      	mov	r1, fp
  40917a:	4620      	mov	r0, r4
  40917c:	f001 fc96 	bl	40aaac <_Bfree>
  409180:	4631      	mov	r1, r6
  409182:	4620      	mov	r0, r4
  409184:	f001 fc92 	bl	40aaac <_Bfree>
  409188:	e62e      	b.n	408de8 <_dtoa_r+0x388>
  40918a:	2300      	movs	r3, #0
  40918c:	930b      	str	r3, [sp, #44]	; 0x2c
  40918e:	9b02      	ldr	r3, [sp, #8]
  409190:	9a25      	ldr	r2, [sp, #148]	; 0x94
  409192:	4413      	add	r3, r2
  409194:	930f      	str	r3, [sp, #60]	; 0x3c
  409196:	3301      	adds	r3, #1
  409198:	2b01      	cmp	r3, #1
  40919a:	461f      	mov	r7, r3
  40919c:	461e      	mov	r6, r3
  40919e:	930a      	str	r3, [sp, #40]	; 0x28
  4091a0:	bfb8      	it	lt
  4091a2:	2701      	movlt	r7, #1
  4091a4:	2100      	movs	r1, #0
  4091a6:	2f17      	cmp	r7, #23
  4091a8:	6461      	str	r1, [r4, #68]	; 0x44
  4091aa:	d90a      	bls.n	4091c2 <_dtoa_r+0x762>
  4091ac:	2201      	movs	r2, #1
  4091ae:	2304      	movs	r3, #4
  4091b0:	005b      	lsls	r3, r3, #1
  4091b2:	f103 0014 	add.w	r0, r3, #20
  4091b6:	4287      	cmp	r7, r0
  4091b8:	4611      	mov	r1, r2
  4091ba:	f102 0201 	add.w	r2, r2, #1
  4091be:	d2f7      	bcs.n	4091b0 <_dtoa_r+0x750>
  4091c0:	6461      	str	r1, [r4, #68]	; 0x44
  4091c2:	4620      	mov	r0, r4
  4091c4:	f001 fc4c 	bl	40aa60 <_Balloc>
  4091c8:	2e0e      	cmp	r6, #14
  4091ca:	9004      	str	r0, [sp, #16]
  4091cc:	6420      	str	r0, [r4, #64]	; 0x40
  4091ce:	f63f ad41 	bhi.w	408c54 <_dtoa_r+0x1f4>
  4091d2:	2d00      	cmp	r5, #0
  4091d4:	f43f ad3e 	beq.w	408c54 <_dtoa_r+0x1f4>
  4091d8:	9902      	ldr	r1, [sp, #8]
  4091da:	2900      	cmp	r1, #0
  4091dc:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  4091e0:	f340 8202 	ble.w	4095e8 <_dtoa_r+0xb88>
  4091e4:	4bb8      	ldr	r3, [pc, #736]	; (4094c8 <_dtoa_r+0xa68>)
  4091e6:	f001 020f 	and.w	r2, r1, #15
  4091ea:	110d      	asrs	r5, r1, #4
  4091ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4091f0:	06e9      	lsls	r1, r5, #27
  4091f2:	e9d3 6700 	ldrd	r6, r7, [r3]
  4091f6:	f140 81ae 	bpl.w	409556 <_dtoa_r+0xaf6>
  4091fa:	4bb4      	ldr	r3, [pc, #720]	; (4094cc <_dtoa_r+0xa6c>)
  4091fc:	4650      	mov	r0, sl
  4091fe:	4659      	mov	r1, fp
  409200:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  409204:	f002 fe80 	bl	40bf08 <__aeabi_ddiv>
  409208:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40920c:	f005 050f 	and.w	r5, r5, #15
  409210:	f04f 0a03 	mov.w	sl, #3
  409214:	b18d      	cbz	r5, 40923a <_dtoa_r+0x7da>
  409216:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 4094cc <_dtoa_r+0xa6c>
  40921a:	07ea      	lsls	r2, r5, #31
  40921c:	d509      	bpl.n	409232 <_dtoa_r+0x7d2>
  40921e:	4630      	mov	r0, r6
  409220:	4639      	mov	r1, r7
  409222:	e9d8 2300 	ldrd	r2, r3, [r8]
  409226:	f002 fd45 	bl	40bcb4 <__aeabi_dmul>
  40922a:	f10a 0a01 	add.w	sl, sl, #1
  40922e:	4606      	mov	r6, r0
  409230:	460f      	mov	r7, r1
  409232:	106d      	asrs	r5, r5, #1
  409234:	f108 0808 	add.w	r8, r8, #8
  409238:	d1ef      	bne.n	40921a <_dtoa_r+0x7ba>
  40923a:	463b      	mov	r3, r7
  40923c:	4632      	mov	r2, r6
  40923e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  409242:	f002 fe61 	bl	40bf08 <__aeabi_ddiv>
  409246:	4607      	mov	r7, r0
  409248:	4688      	mov	r8, r1
  40924a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40924c:	b143      	cbz	r3, 409260 <_dtoa_r+0x800>
  40924e:	2200      	movs	r2, #0
  409250:	4b9f      	ldr	r3, [pc, #636]	; (4094d0 <_dtoa_r+0xa70>)
  409252:	4638      	mov	r0, r7
  409254:	4641      	mov	r1, r8
  409256:	f002 ff9f 	bl	40c198 <__aeabi_dcmplt>
  40925a:	2800      	cmp	r0, #0
  40925c:	f040 8286 	bne.w	40976c <_dtoa_r+0xd0c>
  409260:	4650      	mov	r0, sl
  409262:	f002 fcc1 	bl	40bbe8 <__aeabi_i2d>
  409266:	463a      	mov	r2, r7
  409268:	4643      	mov	r3, r8
  40926a:	f002 fd23 	bl	40bcb4 <__aeabi_dmul>
  40926e:	4b99      	ldr	r3, [pc, #612]	; (4094d4 <_dtoa_r+0xa74>)
  409270:	2200      	movs	r2, #0
  409272:	f002 fb6d 	bl	40b950 <__adddf3>
  409276:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409278:	4605      	mov	r5, r0
  40927a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40927e:	2b00      	cmp	r3, #0
  409280:	f000 813e 	beq.w	409500 <_dtoa_r+0xaa0>
  409284:	9b02      	ldr	r3, [sp, #8]
  409286:	9315      	str	r3, [sp, #84]	; 0x54
  409288:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40928a:	9312      	str	r3, [sp, #72]	; 0x48
  40928c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40928e:	2b00      	cmp	r3, #0
  409290:	f000 81fa 	beq.w	409688 <_dtoa_r+0xc28>
  409294:	9a12      	ldr	r2, [sp, #72]	; 0x48
  409296:	4b8c      	ldr	r3, [pc, #560]	; (4094c8 <_dtoa_r+0xa68>)
  409298:	498f      	ldr	r1, [pc, #572]	; (4094d8 <_dtoa_r+0xa78>)
  40929a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40929e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4092a2:	2000      	movs	r0, #0
  4092a4:	f002 fe30 	bl	40bf08 <__aeabi_ddiv>
  4092a8:	462a      	mov	r2, r5
  4092aa:	4633      	mov	r3, r6
  4092ac:	f002 fb4e 	bl	40b94c <__aeabi_dsub>
  4092b0:	4682      	mov	sl, r0
  4092b2:	468b      	mov	fp, r1
  4092b4:	4638      	mov	r0, r7
  4092b6:	4641      	mov	r1, r8
  4092b8:	f002 ffac 	bl	40c214 <__aeabi_d2iz>
  4092bc:	4605      	mov	r5, r0
  4092be:	f002 fc93 	bl	40bbe8 <__aeabi_i2d>
  4092c2:	4602      	mov	r2, r0
  4092c4:	460b      	mov	r3, r1
  4092c6:	4638      	mov	r0, r7
  4092c8:	4641      	mov	r1, r8
  4092ca:	f002 fb3f 	bl	40b94c <__aeabi_dsub>
  4092ce:	3530      	adds	r5, #48	; 0x30
  4092d0:	fa5f f885 	uxtb.w	r8, r5
  4092d4:	9d04      	ldr	r5, [sp, #16]
  4092d6:	4606      	mov	r6, r0
  4092d8:	460f      	mov	r7, r1
  4092da:	f885 8000 	strb.w	r8, [r5]
  4092de:	4602      	mov	r2, r0
  4092e0:	460b      	mov	r3, r1
  4092e2:	4650      	mov	r0, sl
  4092e4:	4659      	mov	r1, fp
  4092e6:	3501      	adds	r5, #1
  4092e8:	f002 ff74 	bl	40c1d4 <__aeabi_dcmpgt>
  4092ec:	2800      	cmp	r0, #0
  4092ee:	d154      	bne.n	40939a <_dtoa_r+0x93a>
  4092f0:	4632      	mov	r2, r6
  4092f2:	463b      	mov	r3, r7
  4092f4:	2000      	movs	r0, #0
  4092f6:	4976      	ldr	r1, [pc, #472]	; (4094d0 <_dtoa_r+0xa70>)
  4092f8:	f002 fb28 	bl	40b94c <__aeabi_dsub>
  4092fc:	4602      	mov	r2, r0
  4092fe:	460b      	mov	r3, r1
  409300:	4650      	mov	r0, sl
  409302:	4659      	mov	r1, fp
  409304:	f002 ff66 	bl	40c1d4 <__aeabi_dcmpgt>
  409308:	2800      	cmp	r0, #0
  40930a:	f040 8270 	bne.w	4097ee <_dtoa_r+0xd8e>
  40930e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  409310:	2a01      	cmp	r2, #1
  409312:	f000 8111 	beq.w	409538 <_dtoa_r+0xad8>
  409316:	9b12      	ldr	r3, [sp, #72]	; 0x48
  409318:	9a04      	ldr	r2, [sp, #16]
  40931a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40931e:	4413      	add	r3, r2
  409320:	4699      	mov	r9, r3
  409322:	e00d      	b.n	409340 <_dtoa_r+0x8e0>
  409324:	2000      	movs	r0, #0
  409326:	496a      	ldr	r1, [pc, #424]	; (4094d0 <_dtoa_r+0xa70>)
  409328:	f002 fb10 	bl	40b94c <__aeabi_dsub>
  40932c:	4652      	mov	r2, sl
  40932e:	465b      	mov	r3, fp
  409330:	f002 ff32 	bl	40c198 <__aeabi_dcmplt>
  409334:	2800      	cmp	r0, #0
  409336:	f040 8258 	bne.w	4097ea <_dtoa_r+0xd8a>
  40933a:	454d      	cmp	r5, r9
  40933c:	f000 80fa 	beq.w	409534 <_dtoa_r+0xad4>
  409340:	4650      	mov	r0, sl
  409342:	4659      	mov	r1, fp
  409344:	2200      	movs	r2, #0
  409346:	4b65      	ldr	r3, [pc, #404]	; (4094dc <_dtoa_r+0xa7c>)
  409348:	f002 fcb4 	bl	40bcb4 <__aeabi_dmul>
  40934c:	2200      	movs	r2, #0
  40934e:	4b63      	ldr	r3, [pc, #396]	; (4094dc <_dtoa_r+0xa7c>)
  409350:	4682      	mov	sl, r0
  409352:	468b      	mov	fp, r1
  409354:	4630      	mov	r0, r6
  409356:	4639      	mov	r1, r7
  409358:	f002 fcac 	bl	40bcb4 <__aeabi_dmul>
  40935c:	460f      	mov	r7, r1
  40935e:	4606      	mov	r6, r0
  409360:	f002 ff58 	bl	40c214 <__aeabi_d2iz>
  409364:	4680      	mov	r8, r0
  409366:	f002 fc3f 	bl	40bbe8 <__aeabi_i2d>
  40936a:	4602      	mov	r2, r0
  40936c:	460b      	mov	r3, r1
  40936e:	4630      	mov	r0, r6
  409370:	4639      	mov	r1, r7
  409372:	f002 faeb 	bl	40b94c <__aeabi_dsub>
  409376:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40937a:	fa5f f888 	uxtb.w	r8, r8
  40937e:	4652      	mov	r2, sl
  409380:	465b      	mov	r3, fp
  409382:	f805 8b01 	strb.w	r8, [r5], #1
  409386:	4606      	mov	r6, r0
  409388:	460f      	mov	r7, r1
  40938a:	f002 ff05 	bl	40c198 <__aeabi_dcmplt>
  40938e:	4632      	mov	r2, r6
  409390:	463b      	mov	r3, r7
  409392:	2800      	cmp	r0, #0
  409394:	d0c6      	beq.n	409324 <_dtoa_r+0x8c4>
  409396:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40939a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40939c:	9302      	str	r3, [sp, #8]
  40939e:	e523      	b.n	408de8 <_dtoa_r+0x388>
  4093a0:	2300      	movs	r3, #0
  4093a2:	930b      	str	r3, [sp, #44]	; 0x2c
  4093a4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4093a6:	2b00      	cmp	r3, #0
  4093a8:	f340 80dc 	ble.w	409564 <_dtoa_r+0xb04>
  4093ac:	461f      	mov	r7, r3
  4093ae:	461e      	mov	r6, r3
  4093b0:	930f      	str	r3, [sp, #60]	; 0x3c
  4093b2:	930a      	str	r3, [sp, #40]	; 0x28
  4093b4:	e6f6      	b.n	4091a4 <_dtoa_r+0x744>
  4093b6:	2301      	movs	r3, #1
  4093b8:	930b      	str	r3, [sp, #44]	; 0x2c
  4093ba:	e7f3      	b.n	4093a4 <_dtoa_r+0x944>
  4093bc:	f1ba 0f00 	cmp.w	sl, #0
  4093c0:	f47f ada8 	bne.w	408f14 <_dtoa_r+0x4b4>
  4093c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4093c8:	2b00      	cmp	r3, #0
  4093ca:	f47f adba 	bne.w	408f42 <_dtoa_r+0x4e2>
  4093ce:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4093d2:	0d3f      	lsrs	r7, r7, #20
  4093d4:	053f      	lsls	r7, r7, #20
  4093d6:	2f00      	cmp	r7, #0
  4093d8:	f000 820d 	beq.w	4097f6 <_dtoa_r+0xd96>
  4093dc:	9b08      	ldr	r3, [sp, #32]
  4093de:	3301      	adds	r3, #1
  4093e0:	9308      	str	r3, [sp, #32]
  4093e2:	9b06      	ldr	r3, [sp, #24]
  4093e4:	3301      	adds	r3, #1
  4093e6:	9306      	str	r3, [sp, #24]
  4093e8:	2301      	movs	r3, #1
  4093ea:	930c      	str	r3, [sp, #48]	; 0x30
  4093ec:	e5ab      	b.n	408f46 <_dtoa_r+0x4e6>
  4093ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4093f0:	2b00      	cmp	r3, #0
  4093f2:	f73f ac42 	bgt.w	408c7a <_dtoa_r+0x21a>
  4093f6:	f040 8221 	bne.w	40983c <_dtoa_r+0xddc>
  4093fa:	2200      	movs	r2, #0
  4093fc:	4b38      	ldr	r3, [pc, #224]	; (4094e0 <_dtoa_r+0xa80>)
  4093fe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  409402:	f002 fc57 	bl	40bcb4 <__aeabi_dmul>
  409406:	4652      	mov	r2, sl
  409408:	465b      	mov	r3, fp
  40940a:	f002 fed9 	bl	40c1c0 <__aeabi_dcmpge>
  40940e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  409412:	4646      	mov	r6, r8
  409414:	2800      	cmp	r0, #0
  409416:	d041      	beq.n	40949c <_dtoa_r+0xa3c>
  409418:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40941a:	9d04      	ldr	r5, [sp, #16]
  40941c:	43db      	mvns	r3, r3
  40941e:	9302      	str	r3, [sp, #8]
  409420:	4641      	mov	r1, r8
  409422:	4620      	mov	r0, r4
  409424:	f001 fb42 	bl	40aaac <_Bfree>
  409428:	2e00      	cmp	r6, #0
  40942a:	f43f acdd 	beq.w	408de8 <_dtoa_r+0x388>
  40942e:	e6a7      	b.n	409180 <_dtoa_r+0x720>
  409430:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  409432:	4649      	mov	r1, r9
  409434:	4620      	mov	r0, r4
  409436:	f001 fc6f 	bl	40ad18 <__pow5mult>
  40943a:	4681      	mov	r9, r0
  40943c:	e558      	b.n	408ef0 <_dtoa_r+0x490>
  40943e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  409440:	2a00      	cmp	r2, #0
  409442:	f000 8187 	beq.w	409754 <_dtoa_r+0xcf4>
  409446:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40944a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40944c:	9d08      	ldr	r5, [sp, #32]
  40944e:	e4f2      	b.n	408e36 <_dtoa_r+0x3d6>
  409450:	f1ba 0f00 	cmp.w	sl, #0
  409454:	f47f ad75 	bne.w	408f42 <_dtoa_r+0x4e2>
  409458:	e7b4      	b.n	4093c4 <_dtoa_r+0x964>
  40945a:	f001 fb31 	bl	40aac0 <__multadd>
  40945e:	4647      	mov	r7, r8
  409460:	4606      	mov	r6, r0
  409462:	4683      	mov	fp, r0
  409464:	e5be      	b.n	408fe4 <_dtoa_r+0x584>
  409466:	4601      	mov	r1, r0
  409468:	4620      	mov	r0, r4
  40946a:	9306      	str	r3, [sp, #24]
  40946c:	f001 fb1e 	bl	40aaac <_Bfree>
  409470:	2201      	movs	r2, #1
  409472:	9b06      	ldr	r3, [sp, #24]
  409474:	e5e0      	b.n	409038 <_dtoa_r+0x5d8>
  409476:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409478:	2b02      	cmp	r3, #2
  40947a:	f77f ad96 	ble.w	408faa <_dtoa_r+0x54a>
  40947e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409480:	2b00      	cmp	r3, #0
  409482:	d1c9      	bne.n	409418 <_dtoa_r+0x9b8>
  409484:	4641      	mov	r1, r8
  409486:	2205      	movs	r2, #5
  409488:	4620      	mov	r0, r4
  40948a:	f001 fb19 	bl	40aac0 <__multadd>
  40948e:	4601      	mov	r1, r0
  409490:	4680      	mov	r8, r0
  409492:	4648      	mov	r0, r9
  409494:	f001 fce2 	bl	40ae5c <__mcmp>
  409498:	2800      	cmp	r0, #0
  40949a:	ddbd      	ble.n	409418 <_dtoa_r+0x9b8>
  40949c:	9a02      	ldr	r2, [sp, #8]
  40949e:	9904      	ldr	r1, [sp, #16]
  4094a0:	2331      	movs	r3, #49	; 0x31
  4094a2:	3201      	adds	r2, #1
  4094a4:	9202      	str	r2, [sp, #8]
  4094a6:	700b      	strb	r3, [r1, #0]
  4094a8:	1c4d      	adds	r5, r1, #1
  4094aa:	e7b9      	b.n	409420 <_dtoa_r+0x9c0>
  4094ac:	9a02      	ldr	r2, [sp, #8]
  4094ae:	3201      	adds	r2, #1
  4094b0:	9202      	str	r2, [sp, #8]
  4094b2:	9a04      	ldr	r2, [sp, #16]
  4094b4:	2331      	movs	r3, #49	; 0x31
  4094b6:	7013      	strb	r3, [r2, #0]
  4094b8:	e652      	b.n	409160 <_dtoa_r+0x700>
  4094ba:	2301      	movs	r3, #1
  4094bc:	930b      	str	r3, [sp, #44]	; 0x2c
  4094be:	e666      	b.n	40918e <_dtoa_r+0x72e>
  4094c0:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4094c4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4094c6:	e48f      	b.n	408de8 <_dtoa_r+0x388>
  4094c8:	0040d610 	.word	0x0040d610
  4094cc:	0040d5e8 	.word	0x0040d5e8
  4094d0:	3ff00000 	.word	0x3ff00000
  4094d4:	401c0000 	.word	0x401c0000
  4094d8:	3fe00000 	.word	0x3fe00000
  4094dc:	40240000 	.word	0x40240000
  4094e0:	40140000 	.word	0x40140000
  4094e4:	4650      	mov	r0, sl
  4094e6:	f002 fb7f 	bl	40bbe8 <__aeabi_i2d>
  4094ea:	463a      	mov	r2, r7
  4094ec:	4643      	mov	r3, r8
  4094ee:	f002 fbe1 	bl	40bcb4 <__aeabi_dmul>
  4094f2:	2200      	movs	r2, #0
  4094f4:	4bc1      	ldr	r3, [pc, #772]	; (4097fc <_dtoa_r+0xd9c>)
  4094f6:	f002 fa2b 	bl	40b950 <__adddf3>
  4094fa:	4605      	mov	r5, r0
  4094fc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  409500:	4641      	mov	r1, r8
  409502:	2200      	movs	r2, #0
  409504:	4bbe      	ldr	r3, [pc, #760]	; (409800 <_dtoa_r+0xda0>)
  409506:	4638      	mov	r0, r7
  409508:	f002 fa20 	bl	40b94c <__aeabi_dsub>
  40950c:	462a      	mov	r2, r5
  40950e:	4633      	mov	r3, r6
  409510:	4682      	mov	sl, r0
  409512:	468b      	mov	fp, r1
  409514:	f002 fe5e 	bl	40c1d4 <__aeabi_dcmpgt>
  409518:	4680      	mov	r8, r0
  40951a:	2800      	cmp	r0, #0
  40951c:	f040 8110 	bne.w	409740 <_dtoa_r+0xce0>
  409520:	462a      	mov	r2, r5
  409522:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  409526:	4650      	mov	r0, sl
  409528:	4659      	mov	r1, fp
  40952a:	f002 fe35 	bl	40c198 <__aeabi_dcmplt>
  40952e:	b118      	cbz	r0, 409538 <_dtoa_r+0xad8>
  409530:	4646      	mov	r6, r8
  409532:	e771      	b.n	409418 <_dtoa_r+0x9b8>
  409534:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  409538:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  40953c:	f7ff bb8a 	b.w	408c54 <_dtoa_r+0x1f4>
  409540:	9804      	ldr	r0, [sp, #16]
  409542:	f7ff babb 	b.w	408abc <_dtoa_r+0x5c>
  409546:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  409548:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40954a:	970c      	str	r7, [sp, #48]	; 0x30
  40954c:	1afb      	subs	r3, r7, r3
  40954e:	441a      	add	r2, r3
  409550:	920d      	str	r2, [sp, #52]	; 0x34
  409552:	2700      	movs	r7, #0
  409554:	e469      	b.n	408e2a <_dtoa_r+0x3ca>
  409556:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40955a:	f04f 0a02 	mov.w	sl, #2
  40955e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  409562:	e657      	b.n	409214 <_dtoa_r+0x7b4>
  409564:	2100      	movs	r1, #0
  409566:	2301      	movs	r3, #1
  409568:	6461      	str	r1, [r4, #68]	; 0x44
  40956a:	4620      	mov	r0, r4
  40956c:	9325      	str	r3, [sp, #148]	; 0x94
  40956e:	f001 fa77 	bl	40aa60 <_Balloc>
  409572:	9b25      	ldr	r3, [sp, #148]	; 0x94
  409574:	9004      	str	r0, [sp, #16]
  409576:	6420      	str	r0, [r4, #64]	; 0x40
  409578:	930a      	str	r3, [sp, #40]	; 0x28
  40957a:	930f      	str	r3, [sp, #60]	; 0x3c
  40957c:	e629      	b.n	4091d2 <_dtoa_r+0x772>
  40957e:	2a00      	cmp	r2, #0
  409580:	46d0      	mov	r8, sl
  409582:	f8cd b018 	str.w	fp, [sp, #24]
  409586:	469a      	mov	sl, r3
  409588:	dd11      	ble.n	4095ae <_dtoa_r+0xb4e>
  40958a:	4649      	mov	r1, r9
  40958c:	2201      	movs	r2, #1
  40958e:	4620      	mov	r0, r4
  409590:	f001 fc12 	bl	40adb8 <__lshift>
  409594:	4641      	mov	r1, r8
  409596:	4681      	mov	r9, r0
  409598:	f001 fc60 	bl	40ae5c <__mcmp>
  40959c:	2800      	cmp	r0, #0
  40959e:	f340 8146 	ble.w	40982e <_dtoa_r+0xdce>
  4095a2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4095a6:	f000 8106 	beq.w	4097b6 <_dtoa_r+0xd56>
  4095aa:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4095ae:	46b3      	mov	fp, r6
  4095b0:	f887 a000 	strb.w	sl, [r7]
  4095b4:	1c7d      	adds	r5, r7, #1
  4095b6:	9e06      	ldr	r6, [sp, #24]
  4095b8:	e5d2      	b.n	409160 <_dtoa_r+0x700>
  4095ba:	d104      	bne.n	4095c6 <_dtoa_r+0xb66>
  4095bc:	f01a 0f01 	tst.w	sl, #1
  4095c0:	d001      	beq.n	4095c6 <_dtoa_r+0xb66>
  4095c2:	e5bd      	b.n	409140 <_dtoa_r+0x6e0>
  4095c4:	4615      	mov	r5, r2
  4095c6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4095ca:	2b30      	cmp	r3, #48	; 0x30
  4095cc:	f105 32ff 	add.w	r2, r5, #4294967295
  4095d0:	d0f8      	beq.n	4095c4 <_dtoa_r+0xb64>
  4095d2:	e5c5      	b.n	409160 <_dtoa_r+0x700>
  4095d4:	9904      	ldr	r1, [sp, #16]
  4095d6:	2230      	movs	r2, #48	; 0x30
  4095d8:	700a      	strb	r2, [r1, #0]
  4095da:	9a02      	ldr	r2, [sp, #8]
  4095dc:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4095e0:	3201      	adds	r2, #1
  4095e2:	9202      	str	r2, [sp, #8]
  4095e4:	f7ff bbfc 	b.w	408de0 <_dtoa_r+0x380>
  4095e8:	f000 80bb 	beq.w	409762 <_dtoa_r+0xd02>
  4095ec:	9b02      	ldr	r3, [sp, #8]
  4095ee:	425d      	negs	r5, r3
  4095f0:	4b84      	ldr	r3, [pc, #528]	; (409804 <_dtoa_r+0xda4>)
  4095f2:	f005 020f 	and.w	r2, r5, #15
  4095f6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4095fa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4095fe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  409602:	f002 fb57 	bl	40bcb4 <__aeabi_dmul>
  409606:	112d      	asrs	r5, r5, #4
  409608:	4607      	mov	r7, r0
  40960a:	4688      	mov	r8, r1
  40960c:	f000 812c 	beq.w	409868 <_dtoa_r+0xe08>
  409610:	4e7d      	ldr	r6, [pc, #500]	; (409808 <_dtoa_r+0xda8>)
  409612:	f04f 0a02 	mov.w	sl, #2
  409616:	07eb      	lsls	r3, r5, #31
  409618:	d509      	bpl.n	40962e <_dtoa_r+0xbce>
  40961a:	4638      	mov	r0, r7
  40961c:	4641      	mov	r1, r8
  40961e:	e9d6 2300 	ldrd	r2, r3, [r6]
  409622:	f002 fb47 	bl	40bcb4 <__aeabi_dmul>
  409626:	f10a 0a01 	add.w	sl, sl, #1
  40962a:	4607      	mov	r7, r0
  40962c:	4688      	mov	r8, r1
  40962e:	106d      	asrs	r5, r5, #1
  409630:	f106 0608 	add.w	r6, r6, #8
  409634:	d1ef      	bne.n	409616 <_dtoa_r+0xbb6>
  409636:	e608      	b.n	40924a <_dtoa_r+0x7ea>
  409638:	6871      	ldr	r1, [r6, #4]
  40963a:	4620      	mov	r0, r4
  40963c:	f001 fa10 	bl	40aa60 <_Balloc>
  409640:	6933      	ldr	r3, [r6, #16]
  409642:	3302      	adds	r3, #2
  409644:	009a      	lsls	r2, r3, #2
  409646:	4605      	mov	r5, r0
  409648:	f106 010c 	add.w	r1, r6, #12
  40964c:	300c      	adds	r0, #12
  40964e:	f7fc fd9b 	bl	406188 <memcpy>
  409652:	4629      	mov	r1, r5
  409654:	2201      	movs	r2, #1
  409656:	4620      	mov	r0, r4
  409658:	f001 fbae 	bl	40adb8 <__lshift>
  40965c:	9006      	str	r0, [sp, #24]
  40965e:	e4b5      	b.n	408fcc <_dtoa_r+0x56c>
  409660:	2b39      	cmp	r3, #57	; 0x39
  409662:	f8cd b018 	str.w	fp, [sp, #24]
  409666:	46d0      	mov	r8, sl
  409668:	f000 80a5 	beq.w	4097b6 <_dtoa_r+0xd56>
  40966c:	f103 0a01 	add.w	sl, r3, #1
  409670:	46b3      	mov	fp, r6
  409672:	f887 a000 	strb.w	sl, [r7]
  409676:	1c7d      	adds	r5, r7, #1
  409678:	9e06      	ldr	r6, [sp, #24]
  40967a:	e571      	b.n	409160 <_dtoa_r+0x700>
  40967c:	465a      	mov	r2, fp
  40967e:	46d0      	mov	r8, sl
  409680:	46b3      	mov	fp, r6
  409682:	469a      	mov	sl, r3
  409684:	4616      	mov	r6, r2
  409686:	e54f      	b.n	409128 <_dtoa_r+0x6c8>
  409688:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40968a:	495e      	ldr	r1, [pc, #376]	; (409804 <_dtoa_r+0xda4>)
  40968c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  409690:	462a      	mov	r2, r5
  409692:	4633      	mov	r3, r6
  409694:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  409698:	f002 fb0c 	bl	40bcb4 <__aeabi_dmul>
  40969c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4096a0:	4638      	mov	r0, r7
  4096a2:	4641      	mov	r1, r8
  4096a4:	f002 fdb6 	bl	40c214 <__aeabi_d2iz>
  4096a8:	4605      	mov	r5, r0
  4096aa:	f002 fa9d 	bl	40bbe8 <__aeabi_i2d>
  4096ae:	460b      	mov	r3, r1
  4096b0:	4602      	mov	r2, r0
  4096b2:	4641      	mov	r1, r8
  4096b4:	4638      	mov	r0, r7
  4096b6:	f002 f949 	bl	40b94c <__aeabi_dsub>
  4096ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4096bc:	460f      	mov	r7, r1
  4096be:	9904      	ldr	r1, [sp, #16]
  4096c0:	3530      	adds	r5, #48	; 0x30
  4096c2:	2b01      	cmp	r3, #1
  4096c4:	700d      	strb	r5, [r1, #0]
  4096c6:	4606      	mov	r6, r0
  4096c8:	f101 0501 	add.w	r5, r1, #1
  4096cc:	d026      	beq.n	40971c <_dtoa_r+0xcbc>
  4096ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4096d0:	9a04      	ldr	r2, [sp, #16]
  4096d2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 409810 <_dtoa_r+0xdb0>
  4096d6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4096da:	4413      	add	r3, r2
  4096dc:	f04f 0a00 	mov.w	sl, #0
  4096e0:	4699      	mov	r9, r3
  4096e2:	4652      	mov	r2, sl
  4096e4:	465b      	mov	r3, fp
  4096e6:	4630      	mov	r0, r6
  4096e8:	4639      	mov	r1, r7
  4096ea:	f002 fae3 	bl	40bcb4 <__aeabi_dmul>
  4096ee:	460f      	mov	r7, r1
  4096f0:	4606      	mov	r6, r0
  4096f2:	f002 fd8f 	bl	40c214 <__aeabi_d2iz>
  4096f6:	4680      	mov	r8, r0
  4096f8:	f002 fa76 	bl	40bbe8 <__aeabi_i2d>
  4096fc:	f108 0830 	add.w	r8, r8, #48	; 0x30
  409700:	4602      	mov	r2, r0
  409702:	460b      	mov	r3, r1
  409704:	4630      	mov	r0, r6
  409706:	4639      	mov	r1, r7
  409708:	f002 f920 	bl	40b94c <__aeabi_dsub>
  40970c:	f805 8b01 	strb.w	r8, [r5], #1
  409710:	454d      	cmp	r5, r9
  409712:	4606      	mov	r6, r0
  409714:	460f      	mov	r7, r1
  409716:	d1e4      	bne.n	4096e2 <_dtoa_r+0xc82>
  409718:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40971c:	4b3b      	ldr	r3, [pc, #236]	; (40980c <_dtoa_r+0xdac>)
  40971e:	2200      	movs	r2, #0
  409720:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  409724:	f002 f914 	bl	40b950 <__adddf3>
  409728:	4632      	mov	r2, r6
  40972a:	463b      	mov	r3, r7
  40972c:	f002 fd34 	bl	40c198 <__aeabi_dcmplt>
  409730:	2800      	cmp	r0, #0
  409732:	d046      	beq.n	4097c2 <_dtoa_r+0xd62>
  409734:	9b15      	ldr	r3, [sp, #84]	; 0x54
  409736:	9302      	str	r3, [sp, #8]
  409738:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40973c:	f7ff bb43 	b.w	408dc6 <_dtoa_r+0x366>
  409740:	f04f 0800 	mov.w	r8, #0
  409744:	4646      	mov	r6, r8
  409746:	e6a9      	b.n	40949c <_dtoa_r+0xa3c>
  409748:	9b08      	ldr	r3, [sp, #32]
  40974a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40974c:	1a9d      	subs	r5, r3, r2
  40974e:	2300      	movs	r3, #0
  409750:	f7ff bb71 	b.w	408e36 <_dtoa_r+0x3d6>
  409754:	9b18      	ldr	r3, [sp, #96]	; 0x60
  409756:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  409758:	9d08      	ldr	r5, [sp, #32]
  40975a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40975e:	f7ff bb6a 	b.w	408e36 <_dtoa_r+0x3d6>
  409762:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  409766:	f04f 0a02 	mov.w	sl, #2
  40976a:	e56e      	b.n	40924a <_dtoa_r+0x7ea>
  40976c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40976e:	2b00      	cmp	r3, #0
  409770:	f43f aeb8 	beq.w	4094e4 <_dtoa_r+0xa84>
  409774:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409776:	2b00      	cmp	r3, #0
  409778:	f77f aede 	ble.w	409538 <_dtoa_r+0xad8>
  40977c:	2200      	movs	r2, #0
  40977e:	4b24      	ldr	r3, [pc, #144]	; (409810 <_dtoa_r+0xdb0>)
  409780:	4638      	mov	r0, r7
  409782:	4641      	mov	r1, r8
  409784:	f002 fa96 	bl	40bcb4 <__aeabi_dmul>
  409788:	4607      	mov	r7, r0
  40978a:	4688      	mov	r8, r1
  40978c:	f10a 0001 	add.w	r0, sl, #1
  409790:	f002 fa2a 	bl	40bbe8 <__aeabi_i2d>
  409794:	463a      	mov	r2, r7
  409796:	4643      	mov	r3, r8
  409798:	f002 fa8c 	bl	40bcb4 <__aeabi_dmul>
  40979c:	2200      	movs	r2, #0
  40979e:	4b17      	ldr	r3, [pc, #92]	; (4097fc <_dtoa_r+0xd9c>)
  4097a0:	f002 f8d6 	bl	40b950 <__adddf3>
  4097a4:	9a02      	ldr	r2, [sp, #8]
  4097a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4097a8:	9312      	str	r3, [sp, #72]	; 0x48
  4097aa:	3a01      	subs	r2, #1
  4097ac:	4605      	mov	r5, r0
  4097ae:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4097b2:	9215      	str	r2, [sp, #84]	; 0x54
  4097b4:	e56a      	b.n	40928c <_dtoa_r+0x82c>
  4097b6:	2239      	movs	r2, #57	; 0x39
  4097b8:	46b3      	mov	fp, r6
  4097ba:	703a      	strb	r2, [r7, #0]
  4097bc:	9e06      	ldr	r6, [sp, #24]
  4097be:	1c7d      	adds	r5, r7, #1
  4097c0:	e4c0      	b.n	409144 <_dtoa_r+0x6e4>
  4097c2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4097c6:	2000      	movs	r0, #0
  4097c8:	4910      	ldr	r1, [pc, #64]	; (40980c <_dtoa_r+0xdac>)
  4097ca:	f002 f8bf 	bl	40b94c <__aeabi_dsub>
  4097ce:	4632      	mov	r2, r6
  4097d0:	463b      	mov	r3, r7
  4097d2:	f002 fcff 	bl	40c1d4 <__aeabi_dcmpgt>
  4097d6:	b908      	cbnz	r0, 4097dc <_dtoa_r+0xd7c>
  4097d8:	e6ae      	b.n	409538 <_dtoa_r+0xad8>
  4097da:	4615      	mov	r5, r2
  4097dc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4097e0:	2b30      	cmp	r3, #48	; 0x30
  4097e2:	f105 32ff 	add.w	r2, r5, #4294967295
  4097e6:	d0f8      	beq.n	4097da <_dtoa_r+0xd7a>
  4097e8:	e5d7      	b.n	40939a <_dtoa_r+0x93a>
  4097ea:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4097ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4097f0:	9302      	str	r3, [sp, #8]
  4097f2:	f7ff bae8 	b.w	408dc6 <_dtoa_r+0x366>
  4097f6:	970c      	str	r7, [sp, #48]	; 0x30
  4097f8:	f7ff bba5 	b.w	408f46 <_dtoa_r+0x4e6>
  4097fc:	401c0000 	.word	0x401c0000
  409800:	40140000 	.word	0x40140000
  409804:	0040d610 	.word	0x0040d610
  409808:	0040d5e8 	.word	0x0040d5e8
  40980c:	3fe00000 	.word	0x3fe00000
  409810:	40240000 	.word	0x40240000
  409814:	2b39      	cmp	r3, #57	; 0x39
  409816:	f8cd b018 	str.w	fp, [sp, #24]
  40981a:	46d0      	mov	r8, sl
  40981c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  409820:	469a      	mov	sl, r3
  409822:	d0c8      	beq.n	4097b6 <_dtoa_r+0xd56>
  409824:	f1bb 0f00 	cmp.w	fp, #0
  409828:	f73f aebf 	bgt.w	4095aa <_dtoa_r+0xb4a>
  40982c:	e6bf      	b.n	4095ae <_dtoa_r+0xb4e>
  40982e:	f47f aebe 	bne.w	4095ae <_dtoa_r+0xb4e>
  409832:	f01a 0f01 	tst.w	sl, #1
  409836:	f43f aeba 	beq.w	4095ae <_dtoa_r+0xb4e>
  40983a:	e6b2      	b.n	4095a2 <_dtoa_r+0xb42>
  40983c:	f04f 0800 	mov.w	r8, #0
  409840:	4646      	mov	r6, r8
  409842:	e5e9      	b.n	409418 <_dtoa_r+0x9b8>
  409844:	4631      	mov	r1, r6
  409846:	2300      	movs	r3, #0
  409848:	220a      	movs	r2, #10
  40984a:	4620      	mov	r0, r4
  40984c:	f001 f938 	bl	40aac0 <__multadd>
  409850:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409852:	2b00      	cmp	r3, #0
  409854:	4606      	mov	r6, r0
  409856:	dd0a      	ble.n	40986e <_dtoa_r+0xe0e>
  409858:	930a      	str	r3, [sp, #40]	; 0x28
  40985a:	f7ff bbaa 	b.w	408fb2 <_dtoa_r+0x552>
  40985e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409860:	2b02      	cmp	r3, #2
  409862:	dc23      	bgt.n	4098ac <_dtoa_r+0xe4c>
  409864:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409866:	e43b      	b.n	4090e0 <_dtoa_r+0x680>
  409868:	f04f 0a02 	mov.w	sl, #2
  40986c:	e4ed      	b.n	40924a <_dtoa_r+0x7ea>
  40986e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409870:	2b02      	cmp	r3, #2
  409872:	dc1b      	bgt.n	4098ac <_dtoa_r+0xe4c>
  409874:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409876:	e7ef      	b.n	409858 <_dtoa_r+0xdf8>
  409878:	2500      	movs	r5, #0
  40987a:	6465      	str	r5, [r4, #68]	; 0x44
  40987c:	4629      	mov	r1, r5
  40987e:	4620      	mov	r0, r4
  409880:	f001 f8ee 	bl	40aa60 <_Balloc>
  409884:	f04f 33ff 	mov.w	r3, #4294967295
  409888:	930a      	str	r3, [sp, #40]	; 0x28
  40988a:	930f      	str	r3, [sp, #60]	; 0x3c
  40988c:	2301      	movs	r3, #1
  40988e:	9004      	str	r0, [sp, #16]
  409890:	9525      	str	r5, [sp, #148]	; 0x94
  409892:	6420      	str	r0, [r4, #64]	; 0x40
  409894:	930b      	str	r3, [sp, #44]	; 0x2c
  409896:	f7ff b9dd 	b.w	408c54 <_dtoa_r+0x1f4>
  40989a:	2501      	movs	r5, #1
  40989c:	f7ff b9a5 	b.w	408bea <_dtoa_r+0x18a>
  4098a0:	f43f ab69 	beq.w	408f76 <_dtoa_r+0x516>
  4098a4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4098a8:	f7ff bbf9 	b.w	40909e <_dtoa_r+0x63e>
  4098ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4098ae:	930a      	str	r3, [sp, #40]	; 0x28
  4098b0:	e5e5      	b.n	40947e <_dtoa_r+0xa1e>
  4098b2:	bf00      	nop

004098b4 <__sflush_r>:
  4098b4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4098b8:	b29a      	uxth	r2, r3
  4098ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4098be:	460d      	mov	r5, r1
  4098c0:	0711      	lsls	r1, r2, #28
  4098c2:	4680      	mov	r8, r0
  4098c4:	d43a      	bmi.n	40993c <__sflush_r+0x88>
  4098c6:	686a      	ldr	r2, [r5, #4]
  4098c8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4098cc:	2a00      	cmp	r2, #0
  4098ce:	81ab      	strh	r3, [r5, #12]
  4098d0:	dd6f      	ble.n	4099b2 <__sflush_r+0xfe>
  4098d2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4098d4:	2c00      	cmp	r4, #0
  4098d6:	d049      	beq.n	40996c <__sflush_r+0xb8>
  4098d8:	2200      	movs	r2, #0
  4098da:	b29b      	uxth	r3, r3
  4098dc:	f8d8 6000 	ldr.w	r6, [r8]
  4098e0:	f8c8 2000 	str.w	r2, [r8]
  4098e4:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4098e8:	d067      	beq.n	4099ba <__sflush_r+0x106>
  4098ea:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4098ec:	075f      	lsls	r7, r3, #29
  4098ee:	d505      	bpl.n	4098fc <__sflush_r+0x48>
  4098f0:	6869      	ldr	r1, [r5, #4]
  4098f2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4098f4:	1a52      	subs	r2, r2, r1
  4098f6:	b10b      	cbz	r3, 4098fc <__sflush_r+0x48>
  4098f8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4098fa:	1ad2      	subs	r2, r2, r3
  4098fc:	2300      	movs	r3, #0
  4098fe:	69e9      	ldr	r1, [r5, #28]
  409900:	4640      	mov	r0, r8
  409902:	47a0      	blx	r4
  409904:	1c44      	adds	r4, r0, #1
  409906:	d03c      	beq.n	409982 <__sflush_r+0xce>
  409908:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40990c:	692a      	ldr	r2, [r5, #16]
  40990e:	602a      	str	r2, [r5, #0]
  409910:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  409914:	2200      	movs	r2, #0
  409916:	81ab      	strh	r3, [r5, #12]
  409918:	04db      	lsls	r3, r3, #19
  40991a:	606a      	str	r2, [r5, #4]
  40991c:	d447      	bmi.n	4099ae <__sflush_r+0xfa>
  40991e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  409920:	f8c8 6000 	str.w	r6, [r8]
  409924:	b311      	cbz	r1, 40996c <__sflush_r+0xb8>
  409926:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40992a:	4299      	cmp	r1, r3
  40992c:	d002      	beq.n	409934 <__sflush_r+0x80>
  40992e:	4640      	mov	r0, r8
  409930:	f000 f9de 	bl	409cf0 <_free_r>
  409934:	2000      	movs	r0, #0
  409936:	6328      	str	r0, [r5, #48]	; 0x30
  409938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40993c:	692e      	ldr	r6, [r5, #16]
  40993e:	b1ae      	cbz	r6, 40996c <__sflush_r+0xb8>
  409940:	682c      	ldr	r4, [r5, #0]
  409942:	602e      	str	r6, [r5, #0]
  409944:	0791      	lsls	r1, r2, #30
  409946:	bf0c      	ite	eq
  409948:	696b      	ldreq	r3, [r5, #20]
  40994a:	2300      	movne	r3, #0
  40994c:	1ba4      	subs	r4, r4, r6
  40994e:	60ab      	str	r3, [r5, #8]
  409950:	e00a      	b.n	409968 <__sflush_r+0xb4>
  409952:	4623      	mov	r3, r4
  409954:	4632      	mov	r2, r6
  409956:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  409958:	69e9      	ldr	r1, [r5, #28]
  40995a:	4640      	mov	r0, r8
  40995c:	47b8      	blx	r7
  40995e:	2800      	cmp	r0, #0
  409960:	eba4 0400 	sub.w	r4, r4, r0
  409964:	4406      	add	r6, r0
  409966:	dd04      	ble.n	409972 <__sflush_r+0xbe>
  409968:	2c00      	cmp	r4, #0
  40996a:	dcf2      	bgt.n	409952 <__sflush_r+0x9e>
  40996c:	2000      	movs	r0, #0
  40996e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409972:	89ab      	ldrh	r3, [r5, #12]
  409974:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  409978:	81ab      	strh	r3, [r5, #12]
  40997a:	f04f 30ff 	mov.w	r0, #4294967295
  40997e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409982:	f8d8 4000 	ldr.w	r4, [r8]
  409986:	2c1d      	cmp	r4, #29
  409988:	d8f3      	bhi.n	409972 <__sflush_r+0xbe>
  40998a:	4b19      	ldr	r3, [pc, #100]	; (4099f0 <__sflush_r+0x13c>)
  40998c:	40e3      	lsrs	r3, r4
  40998e:	43db      	mvns	r3, r3
  409990:	f013 0301 	ands.w	r3, r3, #1
  409994:	d1ed      	bne.n	409972 <__sflush_r+0xbe>
  409996:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40999a:	606b      	str	r3, [r5, #4]
  40999c:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4099a0:	6929      	ldr	r1, [r5, #16]
  4099a2:	81ab      	strh	r3, [r5, #12]
  4099a4:	04da      	lsls	r2, r3, #19
  4099a6:	6029      	str	r1, [r5, #0]
  4099a8:	d5b9      	bpl.n	40991e <__sflush_r+0x6a>
  4099aa:	2c00      	cmp	r4, #0
  4099ac:	d1b7      	bne.n	40991e <__sflush_r+0x6a>
  4099ae:	6528      	str	r0, [r5, #80]	; 0x50
  4099b0:	e7b5      	b.n	40991e <__sflush_r+0x6a>
  4099b2:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4099b4:	2a00      	cmp	r2, #0
  4099b6:	dc8c      	bgt.n	4098d2 <__sflush_r+0x1e>
  4099b8:	e7d8      	b.n	40996c <__sflush_r+0xb8>
  4099ba:	2301      	movs	r3, #1
  4099bc:	69e9      	ldr	r1, [r5, #28]
  4099be:	4640      	mov	r0, r8
  4099c0:	47a0      	blx	r4
  4099c2:	1c43      	adds	r3, r0, #1
  4099c4:	4602      	mov	r2, r0
  4099c6:	d002      	beq.n	4099ce <__sflush_r+0x11a>
  4099c8:	89ab      	ldrh	r3, [r5, #12]
  4099ca:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4099cc:	e78e      	b.n	4098ec <__sflush_r+0x38>
  4099ce:	f8d8 3000 	ldr.w	r3, [r8]
  4099d2:	2b00      	cmp	r3, #0
  4099d4:	d0f8      	beq.n	4099c8 <__sflush_r+0x114>
  4099d6:	2b1d      	cmp	r3, #29
  4099d8:	d001      	beq.n	4099de <__sflush_r+0x12a>
  4099da:	2b16      	cmp	r3, #22
  4099dc:	d102      	bne.n	4099e4 <__sflush_r+0x130>
  4099de:	f8c8 6000 	str.w	r6, [r8]
  4099e2:	e7c3      	b.n	40996c <__sflush_r+0xb8>
  4099e4:	89ab      	ldrh	r3, [r5, #12]
  4099e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4099ea:	81ab      	strh	r3, [r5, #12]
  4099ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4099f0:	20400001 	.word	0x20400001

004099f4 <_fflush_r>:
  4099f4:	b538      	push	{r3, r4, r5, lr}
  4099f6:	460d      	mov	r5, r1
  4099f8:	4604      	mov	r4, r0
  4099fa:	b108      	cbz	r0, 409a00 <_fflush_r+0xc>
  4099fc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4099fe:	b1bb      	cbz	r3, 409a30 <_fflush_r+0x3c>
  409a00:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  409a04:	b188      	cbz	r0, 409a2a <_fflush_r+0x36>
  409a06:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  409a08:	07db      	lsls	r3, r3, #31
  409a0a:	d401      	bmi.n	409a10 <_fflush_r+0x1c>
  409a0c:	0581      	lsls	r1, r0, #22
  409a0e:	d517      	bpl.n	409a40 <_fflush_r+0x4c>
  409a10:	4620      	mov	r0, r4
  409a12:	4629      	mov	r1, r5
  409a14:	f7ff ff4e 	bl	4098b4 <__sflush_r>
  409a18:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  409a1a:	07da      	lsls	r2, r3, #31
  409a1c:	4604      	mov	r4, r0
  409a1e:	d402      	bmi.n	409a26 <_fflush_r+0x32>
  409a20:	89ab      	ldrh	r3, [r5, #12]
  409a22:	059b      	lsls	r3, r3, #22
  409a24:	d507      	bpl.n	409a36 <_fflush_r+0x42>
  409a26:	4620      	mov	r0, r4
  409a28:	bd38      	pop	{r3, r4, r5, pc}
  409a2a:	4604      	mov	r4, r0
  409a2c:	4620      	mov	r0, r4
  409a2e:	bd38      	pop	{r3, r4, r5, pc}
  409a30:	f000 f838 	bl	409aa4 <__sinit>
  409a34:	e7e4      	b.n	409a00 <_fflush_r+0xc>
  409a36:	6da8      	ldr	r0, [r5, #88]	; 0x58
  409a38:	f000 fc04 	bl	40a244 <__retarget_lock_release_recursive>
  409a3c:	4620      	mov	r0, r4
  409a3e:	bd38      	pop	{r3, r4, r5, pc}
  409a40:	6da8      	ldr	r0, [r5, #88]	; 0x58
  409a42:	f000 fbfd 	bl	40a240 <__retarget_lock_acquire_recursive>
  409a46:	e7e3      	b.n	409a10 <_fflush_r+0x1c>

00409a48 <_cleanup_r>:
  409a48:	4901      	ldr	r1, [pc, #4]	; (409a50 <_cleanup_r+0x8>)
  409a4a:	f000 bbaf 	b.w	40a1ac <_fwalk_reent>
  409a4e:	bf00      	nop
  409a50:	0040b7dd 	.word	0x0040b7dd

00409a54 <std.isra.0>:
  409a54:	b510      	push	{r4, lr}
  409a56:	2300      	movs	r3, #0
  409a58:	4604      	mov	r4, r0
  409a5a:	8181      	strh	r1, [r0, #12]
  409a5c:	81c2      	strh	r2, [r0, #14]
  409a5e:	6003      	str	r3, [r0, #0]
  409a60:	6043      	str	r3, [r0, #4]
  409a62:	6083      	str	r3, [r0, #8]
  409a64:	6643      	str	r3, [r0, #100]	; 0x64
  409a66:	6103      	str	r3, [r0, #16]
  409a68:	6143      	str	r3, [r0, #20]
  409a6a:	6183      	str	r3, [r0, #24]
  409a6c:	4619      	mov	r1, r3
  409a6e:	2208      	movs	r2, #8
  409a70:	305c      	adds	r0, #92	; 0x5c
  409a72:	f7fc fc23 	bl	4062bc <memset>
  409a76:	4807      	ldr	r0, [pc, #28]	; (409a94 <std.isra.0+0x40>)
  409a78:	4907      	ldr	r1, [pc, #28]	; (409a98 <std.isra.0+0x44>)
  409a7a:	4a08      	ldr	r2, [pc, #32]	; (409a9c <std.isra.0+0x48>)
  409a7c:	4b08      	ldr	r3, [pc, #32]	; (409aa0 <std.isra.0+0x4c>)
  409a7e:	6220      	str	r0, [r4, #32]
  409a80:	61e4      	str	r4, [r4, #28]
  409a82:	6261      	str	r1, [r4, #36]	; 0x24
  409a84:	62a2      	str	r2, [r4, #40]	; 0x28
  409a86:	62e3      	str	r3, [r4, #44]	; 0x2c
  409a88:	f104 0058 	add.w	r0, r4, #88	; 0x58
  409a8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  409a90:	f000 bbd2 	b.w	40a238 <__retarget_lock_init_recursive>
  409a94:	0040b3c5 	.word	0x0040b3c5
  409a98:	0040b3e9 	.word	0x0040b3e9
  409a9c:	0040b425 	.word	0x0040b425
  409aa0:	0040b445 	.word	0x0040b445

00409aa4 <__sinit>:
  409aa4:	b510      	push	{r4, lr}
  409aa6:	4604      	mov	r4, r0
  409aa8:	4812      	ldr	r0, [pc, #72]	; (409af4 <__sinit+0x50>)
  409aaa:	f000 fbc9 	bl	40a240 <__retarget_lock_acquire_recursive>
  409aae:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  409ab0:	b9d2      	cbnz	r2, 409ae8 <__sinit+0x44>
  409ab2:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  409ab6:	4810      	ldr	r0, [pc, #64]	; (409af8 <__sinit+0x54>)
  409ab8:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  409abc:	2103      	movs	r1, #3
  409abe:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  409ac2:	63e0      	str	r0, [r4, #60]	; 0x3c
  409ac4:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  409ac8:	6860      	ldr	r0, [r4, #4]
  409aca:	2104      	movs	r1, #4
  409acc:	f7ff ffc2 	bl	409a54 <std.isra.0>
  409ad0:	2201      	movs	r2, #1
  409ad2:	2109      	movs	r1, #9
  409ad4:	68a0      	ldr	r0, [r4, #8]
  409ad6:	f7ff ffbd 	bl	409a54 <std.isra.0>
  409ada:	2202      	movs	r2, #2
  409adc:	2112      	movs	r1, #18
  409ade:	68e0      	ldr	r0, [r4, #12]
  409ae0:	f7ff ffb8 	bl	409a54 <std.isra.0>
  409ae4:	2301      	movs	r3, #1
  409ae6:	63a3      	str	r3, [r4, #56]	; 0x38
  409ae8:	4802      	ldr	r0, [pc, #8]	; (409af4 <__sinit+0x50>)
  409aea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  409aee:	f000 bba9 	b.w	40a244 <__retarget_lock_release_recursive>
  409af2:	bf00      	nop
  409af4:	2040cc18 	.word	0x2040cc18
  409af8:	00409a49 	.word	0x00409a49

00409afc <__sfp_lock_acquire>:
  409afc:	4801      	ldr	r0, [pc, #4]	; (409b04 <__sfp_lock_acquire+0x8>)
  409afe:	f000 bb9f 	b.w	40a240 <__retarget_lock_acquire_recursive>
  409b02:	bf00      	nop
  409b04:	2040cc2c 	.word	0x2040cc2c

00409b08 <__sfp_lock_release>:
  409b08:	4801      	ldr	r0, [pc, #4]	; (409b10 <__sfp_lock_release+0x8>)
  409b0a:	f000 bb9b 	b.w	40a244 <__retarget_lock_release_recursive>
  409b0e:	bf00      	nop
  409b10:	2040cc2c 	.word	0x2040cc2c

00409b14 <__libc_fini_array>:
  409b14:	b538      	push	{r3, r4, r5, lr}
  409b16:	4c0a      	ldr	r4, [pc, #40]	; (409b40 <__libc_fini_array+0x2c>)
  409b18:	4d0a      	ldr	r5, [pc, #40]	; (409b44 <__libc_fini_array+0x30>)
  409b1a:	1b64      	subs	r4, r4, r5
  409b1c:	10a4      	asrs	r4, r4, #2
  409b1e:	d00a      	beq.n	409b36 <__libc_fini_array+0x22>
  409b20:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  409b24:	3b01      	subs	r3, #1
  409b26:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  409b2a:	3c01      	subs	r4, #1
  409b2c:	f855 3904 	ldr.w	r3, [r5], #-4
  409b30:	4798      	blx	r3
  409b32:	2c00      	cmp	r4, #0
  409b34:	d1f9      	bne.n	409b2a <__libc_fini_array+0x16>
  409b36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  409b3a:	f003 be5f 	b.w	40d7fc <_fini>
  409b3e:	bf00      	nop
  409b40:	0040d80c 	.word	0x0040d80c
  409b44:	0040d808 	.word	0x0040d808

00409b48 <__fputwc>:
  409b48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  409b4c:	b082      	sub	sp, #8
  409b4e:	4680      	mov	r8, r0
  409b50:	4689      	mov	r9, r1
  409b52:	4614      	mov	r4, r2
  409b54:	f000 fb54 	bl	40a200 <__locale_mb_cur_max>
  409b58:	2801      	cmp	r0, #1
  409b5a:	d036      	beq.n	409bca <__fputwc+0x82>
  409b5c:	464a      	mov	r2, r9
  409b5e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  409b62:	a901      	add	r1, sp, #4
  409b64:	4640      	mov	r0, r8
  409b66:	f001 fd47 	bl	40b5f8 <_wcrtomb_r>
  409b6a:	1c42      	adds	r2, r0, #1
  409b6c:	4606      	mov	r6, r0
  409b6e:	d025      	beq.n	409bbc <__fputwc+0x74>
  409b70:	b3a8      	cbz	r0, 409bde <__fputwc+0x96>
  409b72:	f89d e004 	ldrb.w	lr, [sp, #4]
  409b76:	2500      	movs	r5, #0
  409b78:	f10d 0a04 	add.w	sl, sp, #4
  409b7c:	e009      	b.n	409b92 <__fputwc+0x4a>
  409b7e:	6823      	ldr	r3, [r4, #0]
  409b80:	1c5a      	adds	r2, r3, #1
  409b82:	6022      	str	r2, [r4, #0]
  409b84:	f883 e000 	strb.w	lr, [r3]
  409b88:	3501      	adds	r5, #1
  409b8a:	42b5      	cmp	r5, r6
  409b8c:	d227      	bcs.n	409bde <__fputwc+0x96>
  409b8e:	f815 e00a 	ldrb.w	lr, [r5, sl]
  409b92:	68a3      	ldr	r3, [r4, #8]
  409b94:	3b01      	subs	r3, #1
  409b96:	2b00      	cmp	r3, #0
  409b98:	60a3      	str	r3, [r4, #8]
  409b9a:	daf0      	bge.n	409b7e <__fputwc+0x36>
  409b9c:	69a7      	ldr	r7, [r4, #24]
  409b9e:	42bb      	cmp	r3, r7
  409ba0:	4671      	mov	r1, lr
  409ba2:	4622      	mov	r2, r4
  409ba4:	4640      	mov	r0, r8
  409ba6:	db02      	blt.n	409bae <__fputwc+0x66>
  409ba8:	f1be 0f0a 	cmp.w	lr, #10
  409bac:	d1e7      	bne.n	409b7e <__fputwc+0x36>
  409bae:	f001 fccb 	bl	40b548 <__swbuf_r>
  409bb2:	1c43      	adds	r3, r0, #1
  409bb4:	d1e8      	bne.n	409b88 <__fputwc+0x40>
  409bb6:	b002      	add	sp, #8
  409bb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409bbc:	89a3      	ldrh	r3, [r4, #12]
  409bbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  409bc2:	81a3      	strh	r3, [r4, #12]
  409bc4:	b002      	add	sp, #8
  409bc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409bca:	f109 33ff 	add.w	r3, r9, #4294967295
  409bce:	2bfe      	cmp	r3, #254	; 0xfe
  409bd0:	d8c4      	bhi.n	409b5c <__fputwc+0x14>
  409bd2:	fa5f fe89 	uxtb.w	lr, r9
  409bd6:	4606      	mov	r6, r0
  409bd8:	f88d e004 	strb.w	lr, [sp, #4]
  409bdc:	e7cb      	b.n	409b76 <__fputwc+0x2e>
  409bde:	4648      	mov	r0, r9
  409be0:	b002      	add	sp, #8
  409be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409be6:	bf00      	nop

00409be8 <_fputwc_r>:
  409be8:	b530      	push	{r4, r5, lr}
  409bea:	6e53      	ldr	r3, [r2, #100]	; 0x64
  409bec:	f013 0f01 	tst.w	r3, #1
  409bf0:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  409bf4:	4614      	mov	r4, r2
  409bf6:	b083      	sub	sp, #12
  409bf8:	4605      	mov	r5, r0
  409bfa:	b29a      	uxth	r2, r3
  409bfc:	d101      	bne.n	409c02 <_fputwc_r+0x1a>
  409bfe:	0590      	lsls	r0, r2, #22
  409c00:	d51c      	bpl.n	409c3c <_fputwc_r+0x54>
  409c02:	0490      	lsls	r0, r2, #18
  409c04:	d406      	bmi.n	409c14 <_fputwc_r+0x2c>
  409c06:	6e62      	ldr	r2, [r4, #100]	; 0x64
  409c08:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  409c0c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  409c10:	81a3      	strh	r3, [r4, #12]
  409c12:	6662      	str	r2, [r4, #100]	; 0x64
  409c14:	4628      	mov	r0, r5
  409c16:	4622      	mov	r2, r4
  409c18:	f7ff ff96 	bl	409b48 <__fputwc>
  409c1c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  409c1e:	07da      	lsls	r2, r3, #31
  409c20:	4605      	mov	r5, r0
  409c22:	d402      	bmi.n	409c2a <_fputwc_r+0x42>
  409c24:	89a3      	ldrh	r3, [r4, #12]
  409c26:	059b      	lsls	r3, r3, #22
  409c28:	d502      	bpl.n	409c30 <_fputwc_r+0x48>
  409c2a:	4628      	mov	r0, r5
  409c2c:	b003      	add	sp, #12
  409c2e:	bd30      	pop	{r4, r5, pc}
  409c30:	6da0      	ldr	r0, [r4, #88]	; 0x58
  409c32:	f000 fb07 	bl	40a244 <__retarget_lock_release_recursive>
  409c36:	4628      	mov	r0, r5
  409c38:	b003      	add	sp, #12
  409c3a:	bd30      	pop	{r4, r5, pc}
  409c3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  409c3e:	9101      	str	r1, [sp, #4]
  409c40:	f000 fafe 	bl	40a240 <__retarget_lock_acquire_recursive>
  409c44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409c48:	9901      	ldr	r1, [sp, #4]
  409c4a:	b29a      	uxth	r2, r3
  409c4c:	e7d9      	b.n	409c02 <_fputwc_r+0x1a>
  409c4e:	bf00      	nop

00409c50 <_malloc_trim_r>:
  409c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409c52:	4f24      	ldr	r7, [pc, #144]	; (409ce4 <_malloc_trim_r+0x94>)
  409c54:	460c      	mov	r4, r1
  409c56:	4606      	mov	r6, r0
  409c58:	f000 fef6 	bl	40aa48 <__malloc_lock>
  409c5c:	68bb      	ldr	r3, [r7, #8]
  409c5e:	685d      	ldr	r5, [r3, #4]
  409c60:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  409c64:	310f      	adds	r1, #15
  409c66:	f025 0503 	bic.w	r5, r5, #3
  409c6a:	4429      	add	r1, r5
  409c6c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  409c70:	f021 010f 	bic.w	r1, r1, #15
  409c74:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  409c78:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  409c7c:	db07      	blt.n	409c8e <_malloc_trim_r+0x3e>
  409c7e:	2100      	movs	r1, #0
  409c80:	4630      	mov	r0, r6
  409c82:	f001 fb8d 	bl	40b3a0 <_sbrk_r>
  409c86:	68bb      	ldr	r3, [r7, #8]
  409c88:	442b      	add	r3, r5
  409c8a:	4298      	cmp	r0, r3
  409c8c:	d004      	beq.n	409c98 <_malloc_trim_r+0x48>
  409c8e:	4630      	mov	r0, r6
  409c90:	f000 fee0 	bl	40aa54 <__malloc_unlock>
  409c94:	2000      	movs	r0, #0
  409c96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  409c98:	4261      	negs	r1, r4
  409c9a:	4630      	mov	r0, r6
  409c9c:	f001 fb80 	bl	40b3a0 <_sbrk_r>
  409ca0:	3001      	adds	r0, #1
  409ca2:	d00d      	beq.n	409cc0 <_malloc_trim_r+0x70>
  409ca4:	4b10      	ldr	r3, [pc, #64]	; (409ce8 <_malloc_trim_r+0x98>)
  409ca6:	68ba      	ldr	r2, [r7, #8]
  409ca8:	6819      	ldr	r1, [r3, #0]
  409caa:	1b2d      	subs	r5, r5, r4
  409cac:	f045 0501 	orr.w	r5, r5, #1
  409cb0:	4630      	mov	r0, r6
  409cb2:	1b09      	subs	r1, r1, r4
  409cb4:	6055      	str	r5, [r2, #4]
  409cb6:	6019      	str	r1, [r3, #0]
  409cb8:	f000 fecc 	bl	40aa54 <__malloc_unlock>
  409cbc:	2001      	movs	r0, #1
  409cbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  409cc0:	2100      	movs	r1, #0
  409cc2:	4630      	mov	r0, r6
  409cc4:	f001 fb6c 	bl	40b3a0 <_sbrk_r>
  409cc8:	68ba      	ldr	r2, [r7, #8]
  409cca:	1a83      	subs	r3, r0, r2
  409ccc:	2b0f      	cmp	r3, #15
  409cce:	ddde      	ble.n	409c8e <_malloc_trim_r+0x3e>
  409cd0:	4c06      	ldr	r4, [pc, #24]	; (409cec <_malloc_trim_r+0x9c>)
  409cd2:	4905      	ldr	r1, [pc, #20]	; (409ce8 <_malloc_trim_r+0x98>)
  409cd4:	6824      	ldr	r4, [r4, #0]
  409cd6:	f043 0301 	orr.w	r3, r3, #1
  409cda:	1b00      	subs	r0, r0, r4
  409cdc:	6053      	str	r3, [r2, #4]
  409cde:	6008      	str	r0, [r1, #0]
  409ce0:	e7d5      	b.n	409c8e <_malloc_trim_r+0x3e>
  409ce2:	bf00      	nop
  409ce4:	204005c0 	.word	0x204005c0
  409ce8:	2040c964 	.word	0x2040c964
  409cec:	204009c8 	.word	0x204009c8

00409cf0 <_free_r>:
  409cf0:	2900      	cmp	r1, #0
  409cf2:	d044      	beq.n	409d7e <_free_r+0x8e>
  409cf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409cf8:	460d      	mov	r5, r1
  409cfa:	4680      	mov	r8, r0
  409cfc:	f000 fea4 	bl	40aa48 <__malloc_lock>
  409d00:	f855 7c04 	ldr.w	r7, [r5, #-4]
  409d04:	4969      	ldr	r1, [pc, #420]	; (409eac <_free_r+0x1bc>)
  409d06:	f027 0301 	bic.w	r3, r7, #1
  409d0a:	f1a5 0408 	sub.w	r4, r5, #8
  409d0e:	18e2      	adds	r2, r4, r3
  409d10:	688e      	ldr	r6, [r1, #8]
  409d12:	6850      	ldr	r0, [r2, #4]
  409d14:	42b2      	cmp	r2, r6
  409d16:	f020 0003 	bic.w	r0, r0, #3
  409d1a:	d05e      	beq.n	409dda <_free_r+0xea>
  409d1c:	07fe      	lsls	r6, r7, #31
  409d1e:	6050      	str	r0, [r2, #4]
  409d20:	d40b      	bmi.n	409d3a <_free_r+0x4a>
  409d22:	f855 7c08 	ldr.w	r7, [r5, #-8]
  409d26:	1be4      	subs	r4, r4, r7
  409d28:	f101 0e08 	add.w	lr, r1, #8
  409d2c:	68a5      	ldr	r5, [r4, #8]
  409d2e:	4575      	cmp	r5, lr
  409d30:	443b      	add	r3, r7
  409d32:	d06d      	beq.n	409e10 <_free_r+0x120>
  409d34:	68e7      	ldr	r7, [r4, #12]
  409d36:	60ef      	str	r7, [r5, #12]
  409d38:	60bd      	str	r5, [r7, #8]
  409d3a:	1815      	adds	r5, r2, r0
  409d3c:	686d      	ldr	r5, [r5, #4]
  409d3e:	07ed      	lsls	r5, r5, #31
  409d40:	d53e      	bpl.n	409dc0 <_free_r+0xd0>
  409d42:	f043 0201 	orr.w	r2, r3, #1
  409d46:	6062      	str	r2, [r4, #4]
  409d48:	50e3      	str	r3, [r4, r3]
  409d4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  409d4e:	d217      	bcs.n	409d80 <_free_r+0x90>
  409d50:	08db      	lsrs	r3, r3, #3
  409d52:	1c58      	adds	r0, r3, #1
  409d54:	109a      	asrs	r2, r3, #2
  409d56:	684d      	ldr	r5, [r1, #4]
  409d58:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  409d5c:	60a7      	str	r7, [r4, #8]
  409d5e:	2301      	movs	r3, #1
  409d60:	4093      	lsls	r3, r2
  409d62:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  409d66:	432b      	orrs	r3, r5
  409d68:	3a08      	subs	r2, #8
  409d6a:	60e2      	str	r2, [r4, #12]
  409d6c:	604b      	str	r3, [r1, #4]
  409d6e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  409d72:	60fc      	str	r4, [r7, #12]
  409d74:	4640      	mov	r0, r8
  409d76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  409d7a:	f000 be6b 	b.w	40aa54 <__malloc_unlock>
  409d7e:	4770      	bx	lr
  409d80:	0a5a      	lsrs	r2, r3, #9
  409d82:	2a04      	cmp	r2, #4
  409d84:	d852      	bhi.n	409e2c <_free_r+0x13c>
  409d86:	099a      	lsrs	r2, r3, #6
  409d88:	f102 0739 	add.w	r7, r2, #57	; 0x39
  409d8c:	00ff      	lsls	r7, r7, #3
  409d8e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  409d92:	19c8      	adds	r0, r1, r7
  409d94:	59ca      	ldr	r2, [r1, r7]
  409d96:	3808      	subs	r0, #8
  409d98:	4290      	cmp	r0, r2
  409d9a:	d04f      	beq.n	409e3c <_free_r+0x14c>
  409d9c:	6851      	ldr	r1, [r2, #4]
  409d9e:	f021 0103 	bic.w	r1, r1, #3
  409da2:	428b      	cmp	r3, r1
  409da4:	d232      	bcs.n	409e0c <_free_r+0x11c>
  409da6:	6892      	ldr	r2, [r2, #8]
  409da8:	4290      	cmp	r0, r2
  409daa:	d1f7      	bne.n	409d9c <_free_r+0xac>
  409dac:	68c3      	ldr	r3, [r0, #12]
  409dae:	60a0      	str	r0, [r4, #8]
  409db0:	60e3      	str	r3, [r4, #12]
  409db2:	609c      	str	r4, [r3, #8]
  409db4:	60c4      	str	r4, [r0, #12]
  409db6:	4640      	mov	r0, r8
  409db8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  409dbc:	f000 be4a 	b.w	40aa54 <__malloc_unlock>
  409dc0:	6895      	ldr	r5, [r2, #8]
  409dc2:	4f3b      	ldr	r7, [pc, #236]	; (409eb0 <_free_r+0x1c0>)
  409dc4:	42bd      	cmp	r5, r7
  409dc6:	4403      	add	r3, r0
  409dc8:	d040      	beq.n	409e4c <_free_r+0x15c>
  409dca:	68d0      	ldr	r0, [r2, #12]
  409dcc:	60e8      	str	r0, [r5, #12]
  409dce:	f043 0201 	orr.w	r2, r3, #1
  409dd2:	6085      	str	r5, [r0, #8]
  409dd4:	6062      	str	r2, [r4, #4]
  409dd6:	50e3      	str	r3, [r4, r3]
  409dd8:	e7b7      	b.n	409d4a <_free_r+0x5a>
  409dda:	07ff      	lsls	r7, r7, #31
  409ddc:	4403      	add	r3, r0
  409dde:	d407      	bmi.n	409df0 <_free_r+0x100>
  409de0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  409de4:	1aa4      	subs	r4, r4, r2
  409de6:	4413      	add	r3, r2
  409de8:	68a0      	ldr	r0, [r4, #8]
  409dea:	68e2      	ldr	r2, [r4, #12]
  409dec:	60c2      	str	r2, [r0, #12]
  409dee:	6090      	str	r0, [r2, #8]
  409df0:	4a30      	ldr	r2, [pc, #192]	; (409eb4 <_free_r+0x1c4>)
  409df2:	6812      	ldr	r2, [r2, #0]
  409df4:	f043 0001 	orr.w	r0, r3, #1
  409df8:	4293      	cmp	r3, r2
  409dfa:	6060      	str	r0, [r4, #4]
  409dfc:	608c      	str	r4, [r1, #8]
  409dfe:	d3b9      	bcc.n	409d74 <_free_r+0x84>
  409e00:	4b2d      	ldr	r3, [pc, #180]	; (409eb8 <_free_r+0x1c8>)
  409e02:	4640      	mov	r0, r8
  409e04:	6819      	ldr	r1, [r3, #0]
  409e06:	f7ff ff23 	bl	409c50 <_malloc_trim_r>
  409e0a:	e7b3      	b.n	409d74 <_free_r+0x84>
  409e0c:	4610      	mov	r0, r2
  409e0e:	e7cd      	b.n	409dac <_free_r+0xbc>
  409e10:	1811      	adds	r1, r2, r0
  409e12:	6849      	ldr	r1, [r1, #4]
  409e14:	07c9      	lsls	r1, r1, #31
  409e16:	d444      	bmi.n	409ea2 <_free_r+0x1b2>
  409e18:	6891      	ldr	r1, [r2, #8]
  409e1a:	68d2      	ldr	r2, [r2, #12]
  409e1c:	60ca      	str	r2, [r1, #12]
  409e1e:	4403      	add	r3, r0
  409e20:	f043 0001 	orr.w	r0, r3, #1
  409e24:	6091      	str	r1, [r2, #8]
  409e26:	6060      	str	r0, [r4, #4]
  409e28:	50e3      	str	r3, [r4, r3]
  409e2a:	e7a3      	b.n	409d74 <_free_r+0x84>
  409e2c:	2a14      	cmp	r2, #20
  409e2e:	d816      	bhi.n	409e5e <_free_r+0x16e>
  409e30:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  409e34:	00ff      	lsls	r7, r7, #3
  409e36:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  409e3a:	e7aa      	b.n	409d92 <_free_r+0xa2>
  409e3c:	10aa      	asrs	r2, r5, #2
  409e3e:	2301      	movs	r3, #1
  409e40:	684d      	ldr	r5, [r1, #4]
  409e42:	4093      	lsls	r3, r2
  409e44:	432b      	orrs	r3, r5
  409e46:	604b      	str	r3, [r1, #4]
  409e48:	4603      	mov	r3, r0
  409e4a:	e7b0      	b.n	409dae <_free_r+0xbe>
  409e4c:	f043 0201 	orr.w	r2, r3, #1
  409e50:	614c      	str	r4, [r1, #20]
  409e52:	610c      	str	r4, [r1, #16]
  409e54:	60e5      	str	r5, [r4, #12]
  409e56:	60a5      	str	r5, [r4, #8]
  409e58:	6062      	str	r2, [r4, #4]
  409e5a:	50e3      	str	r3, [r4, r3]
  409e5c:	e78a      	b.n	409d74 <_free_r+0x84>
  409e5e:	2a54      	cmp	r2, #84	; 0x54
  409e60:	d806      	bhi.n	409e70 <_free_r+0x180>
  409e62:	0b1a      	lsrs	r2, r3, #12
  409e64:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  409e68:	00ff      	lsls	r7, r7, #3
  409e6a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  409e6e:	e790      	b.n	409d92 <_free_r+0xa2>
  409e70:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  409e74:	d806      	bhi.n	409e84 <_free_r+0x194>
  409e76:	0bda      	lsrs	r2, r3, #15
  409e78:	f102 0778 	add.w	r7, r2, #120	; 0x78
  409e7c:	00ff      	lsls	r7, r7, #3
  409e7e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  409e82:	e786      	b.n	409d92 <_free_r+0xa2>
  409e84:	f240 5054 	movw	r0, #1364	; 0x554
  409e88:	4282      	cmp	r2, r0
  409e8a:	d806      	bhi.n	409e9a <_free_r+0x1aa>
  409e8c:	0c9a      	lsrs	r2, r3, #18
  409e8e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  409e92:	00ff      	lsls	r7, r7, #3
  409e94:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  409e98:	e77b      	b.n	409d92 <_free_r+0xa2>
  409e9a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  409e9e:	257e      	movs	r5, #126	; 0x7e
  409ea0:	e777      	b.n	409d92 <_free_r+0xa2>
  409ea2:	f043 0101 	orr.w	r1, r3, #1
  409ea6:	6061      	str	r1, [r4, #4]
  409ea8:	6013      	str	r3, [r2, #0]
  409eaa:	e763      	b.n	409d74 <_free_r+0x84>
  409eac:	204005c0 	.word	0x204005c0
  409eb0:	204005c8 	.word	0x204005c8
  409eb4:	204009cc 	.word	0x204009cc
  409eb8:	2040c994 	.word	0x2040c994

00409ebc <__sfvwrite_r>:
  409ebc:	6893      	ldr	r3, [r2, #8]
  409ebe:	2b00      	cmp	r3, #0
  409ec0:	d073      	beq.n	409faa <__sfvwrite_r+0xee>
  409ec2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409ec6:	898b      	ldrh	r3, [r1, #12]
  409ec8:	b083      	sub	sp, #12
  409eca:	460c      	mov	r4, r1
  409ecc:	0719      	lsls	r1, r3, #28
  409ece:	9000      	str	r0, [sp, #0]
  409ed0:	4616      	mov	r6, r2
  409ed2:	d526      	bpl.n	409f22 <__sfvwrite_r+0x66>
  409ed4:	6922      	ldr	r2, [r4, #16]
  409ed6:	b322      	cbz	r2, 409f22 <__sfvwrite_r+0x66>
  409ed8:	f013 0002 	ands.w	r0, r3, #2
  409edc:	6835      	ldr	r5, [r6, #0]
  409ede:	d02c      	beq.n	409f3a <__sfvwrite_r+0x7e>
  409ee0:	f04f 0900 	mov.w	r9, #0
  409ee4:	4fb0      	ldr	r7, [pc, #704]	; (40a1a8 <__sfvwrite_r+0x2ec>)
  409ee6:	46c8      	mov	r8, r9
  409ee8:	46b2      	mov	sl, r6
  409eea:	45b8      	cmp	r8, r7
  409eec:	4643      	mov	r3, r8
  409eee:	464a      	mov	r2, r9
  409ef0:	bf28      	it	cs
  409ef2:	463b      	movcs	r3, r7
  409ef4:	9800      	ldr	r0, [sp, #0]
  409ef6:	f1b8 0f00 	cmp.w	r8, #0
  409efa:	d050      	beq.n	409f9e <__sfvwrite_r+0xe2>
  409efc:	69e1      	ldr	r1, [r4, #28]
  409efe:	6a66      	ldr	r6, [r4, #36]	; 0x24
  409f00:	47b0      	blx	r6
  409f02:	2800      	cmp	r0, #0
  409f04:	dd58      	ble.n	409fb8 <__sfvwrite_r+0xfc>
  409f06:	f8da 3008 	ldr.w	r3, [sl, #8]
  409f0a:	1a1b      	subs	r3, r3, r0
  409f0c:	4481      	add	r9, r0
  409f0e:	eba8 0800 	sub.w	r8, r8, r0
  409f12:	f8ca 3008 	str.w	r3, [sl, #8]
  409f16:	2b00      	cmp	r3, #0
  409f18:	d1e7      	bne.n	409eea <__sfvwrite_r+0x2e>
  409f1a:	2000      	movs	r0, #0
  409f1c:	b003      	add	sp, #12
  409f1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409f22:	4621      	mov	r1, r4
  409f24:	9800      	ldr	r0, [sp, #0]
  409f26:	f7fe fc91 	bl	40884c <__swsetup_r>
  409f2a:	2800      	cmp	r0, #0
  409f2c:	f040 8133 	bne.w	40a196 <__sfvwrite_r+0x2da>
  409f30:	89a3      	ldrh	r3, [r4, #12]
  409f32:	6835      	ldr	r5, [r6, #0]
  409f34:	f013 0002 	ands.w	r0, r3, #2
  409f38:	d1d2      	bne.n	409ee0 <__sfvwrite_r+0x24>
  409f3a:	f013 0901 	ands.w	r9, r3, #1
  409f3e:	d145      	bne.n	409fcc <__sfvwrite_r+0x110>
  409f40:	464f      	mov	r7, r9
  409f42:	9601      	str	r6, [sp, #4]
  409f44:	b337      	cbz	r7, 409f94 <__sfvwrite_r+0xd8>
  409f46:	059a      	lsls	r2, r3, #22
  409f48:	f8d4 8008 	ldr.w	r8, [r4, #8]
  409f4c:	f140 8083 	bpl.w	40a056 <__sfvwrite_r+0x19a>
  409f50:	4547      	cmp	r7, r8
  409f52:	46c3      	mov	fp, r8
  409f54:	f0c0 80ab 	bcc.w	40a0ae <__sfvwrite_r+0x1f2>
  409f58:	f413 6f90 	tst.w	r3, #1152	; 0x480
  409f5c:	f040 80ac 	bne.w	40a0b8 <__sfvwrite_r+0x1fc>
  409f60:	6820      	ldr	r0, [r4, #0]
  409f62:	46ba      	mov	sl, r7
  409f64:	465a      	mov	r2, fp
  409f66:	4649      	mov	r1, r9
  409f68:	f000 fd0a 	bl	40a980 <memmove>
  409f6c:	68a2      	ldr	r2, [r4, #8]
  409f6e:	6823      	ldr	r3, [r4, #0]
  409f70:	eba2 0208 	sub.w	r2, r2, r8
  409f74:	445b      	add	r3, fp
  409f76:	60a2      	str	r2, [r4, #8]
  409f78:	6023      	str	r3, [r4, #0]
  409f7a:	9a01      	ldr	r2, [sp, #4]
  409f7c:	6893      	ldr	r3, [r2, #8]
  409f7e:	eba3 030a 	sub.w	r3, r3, sl
  409f82:	44d1      	add	r9, sl
  409f84:	eba7 070a 	sub.w	r7, r7, sl
  409f88:	6093      	str	r3, [r2, #8]
  409f8a:	2b00      	cmp	r3, #0
  409f8c:	d0c5      	beq.n	409f1a <__sfvwrite_r+0x5e>
  409f8e:	89a3      	ldrh	r3, [r4, #12]
  409f90:	2f00      	cmp	r7, #0
  409f92:	d1d8      	bne.n	409f46 <__sfvwrite_r+0x8a>
  409f94:	f8d5 9000 	ldr.w	r9, [r5]
  409f98:	686f      	ldr	r7, [r5, #4]
  409f9a:	3508      	adds	r5, #8
  409f9c:	e7d2      	b.n	409f44 <__sfvwrite_r+0x88>
  409f9e:	f8d5 9000 	ldr.w	r9, [r5]
  409fa2:	f8d5 8004 	ldr.w	r8, [r5, #4]
  409fa6:	3508      	adds	r5, #8
  409fa8:	e79f      	b.n	409eea <__sfvwrite_r+0x2e>
  409faa:	2000      	movs	r0, #0
  409fac:	4770      	bx	lr
  409fae:	4621      	mov	r1, r4
  409fb0:	9800      	ldr	r0, [sp, #0]
  409fb2:	f7ff fd1f 	bl	4099f4 <_fflush_r>
  409fb6:	b370      	cbz	r0, 40a016 <__sfvwrite_r+0x15a>
  409fb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409fbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  409fc0:	f04f 30ff 	mov.w	r0, #4294967295
  409fc4:	81a3      	strh	r3, [r4, #12]
  409fc6:	b003      	add	sp, #12
  409fc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409fcc:	4681      	mov	r9, r0
  409fce:	4633      	mov	r3, r6
  409fd0:	464e      	mov	r6, r9
  409fd2:	46a8      	mov	r8, r5
  409fd4:	469a      	mov	sl, r3
  409fd6:	464d      	mov	r5, r9
  409fd8:	b34e      	cbz	r6, 40a02e <__sfvwrite_r+0x172>
  409fda:	b380      	cbz	r0, 40a03e <__sfvwrite_r+0x182>
  409fdc:	6820      	ldr	r0, [r4, #0]
  409fde:	6923      	ldr	r3, [r4, #16]
  409fe0:	6962      	ldr	r2, [r4, #20]
  409fe2:	45b1      	cmp	r9, r6
  409fe4:	46cb      	mov	fp, r9
  409fe6:	bf28      	it	cs
  409fe8:	46b3      	movcs	fp, r6
  409fea:	4298      	cmp	r0, r3
  409fec:	465f      	mov	r7, fp
  409fee:	d904      	bls.n	409ffa <__sfvwrite_r+0x13e>
  409ff0:	68a3      	ldr	r3, [r4, #8]
  409ff2:	4413      	add	r3, r2
  409ff4:	459b      	cmp	fp, r3
  409ff6:	f300 80a6 	bgt.w	40a146 <__sfvwrite_r+0x28a>
  409ffa:	4593      	cmp	fp, r2
  409ffc:	db4b      	blt.n	40a096 <__sfvwrite_r+0x1da>
  409ffe:	4613      	mov	r3, r2
  40a000:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40a002:	69e1      	ldr	r1, [r4, #28]
  40a004:	9800      	ldr	r0, [sp, #0]
  40a006:	462a      	mov	r2, r5
  40a008:	47b8      	blx	r7
  40a00a:	1e07      	subs	r7, r0, #0
  40a00c:	ddd4      	ble.n	409fb8 <__sfvwrite_r+0xfc>
  40a00e:	ebb9 0907 	subs.w	r9, r9, r7
  40a012:	d0cc      	beq.n	409fae <__sfvwrite_r+0xf2>
  40a014:	2001      	movs	r0, #1
  40a016:	f8da 3008 	ldr.w	r3, [sl, #8]
  40a01a:	1bdb      	subs	r3, r3, r7
  40a01c:	443d      	add	r5, r7
  40a01e:	1bf6      	subs	r6, r6, r7
  40a020:	f8ca 3008 	str.w	r3, [sl, #8]
  40a024:	2b00      	cmp	r3, #0
  40a026:	f43f af78 	beq.w	409f1a <__sfvwrite_r+0x5e>
  40a02a:	2e00      	cmp	r6, #0
  40a02c:	d1d5      	bne.n	409fda <__sfvwrite_r+0x11e>
  40a02e:	f108 0308 	add.w	r3, r8, #8
  40a032:	e913 0060 	ldmdb	r3, {r5, r6}
  40a036:	4698      	mov	r8, r3
  40a038:	3308      	adds	r3, #8
  40a03a:	2e00      	cmp	r6, #0
  40a03c:	d0f9      	beq.n	40a032 <__sfvwrite_r+0x176>
  40a03e:	4632      	mov	r2, r6
  40a040:	210a      	movs	r1, #10
  40a042:	4628      	mov	r0, r5
  40a044:	f000 fc4c 	bl	40a8e0 <memchr>
  40a048:	2800      	cmp	r0, #0
  40a04a:	f000 80a1 	beq.w	40a190 <__sfvwrite_r+0x2d4>
  40a04e:	3001      	adds	r0, #1
  40a050:	eba0 0905 	sub.w	r9, r0, r5
  40a054:	e7c2      	b.n	409fdc <__sfvwrite_r+0x120>
  40a056:	6820      	ldr	r0, [r4, #0]
  40a058:	6923      	ldr	r3, [r4, #16]
  40a05a:	4298      	cmp	r0, r3
  40a05c:	d802      	bhi.n	40a064 <__sfvwrite_r+0x1a8>
  40a05e:	6963      	ldr	r3, [r4, #20]
  40a060:	429f      	cmp	r7, r3
  40a062:	d25d      	bcs.n	40a120 <__sfvwrite_r+0x264>
  40a064:	45b8      	cmp	r8, r7
  40a066:	bf28      	it	cs
  40a068:	46b8      	movcs	r8, r7
  40a06a:	4642      	mov	r2, r8
  40a06c:	4649      	mov	r1, r9
  40a06e:	f000 fc87 	bl	40a980 <memmove>
  40a072:	68a3      	ldr	r3, [r4, #8]
  40a074:	6822      	ldr	r2, [r4, #0]
  40a076:	eba3 0308 	sub.w	r3, r3, r8
  40a07a:	4442      	add	r2, r8
  40a07c:	60a3      	str	r3, [r4, #8]
  40a07e:	6022      	str	r2, [r4, #0]
  40a080:	b10b      	cbz	r3, 40a086 <__sfvwrite_r+0x1ca>
  40a082:	46c2      	mov	sl, r8
  40a084:	e779      	b.n	409f7a <__sfvwrite_r+0xbe>
  40a086:	4621      	mov	r1, r4
  40a088:	9800      	ldr	r0, [sp, #0]
  40a08a:	f7ff fcb3 	bl	4099f4 <_fflush_r>
  40a08e:	2800      	cmp	r0, #0
  40a090:	d192      	bne.n	409fb8 <__sfvwrite_r+0xfc>
  40a092:	46c2      	mov	sl, r8
  40a094:	e771      	b.n	409f7a <__sfvwrite_r+0xbe>
  40a096:	465a      	mov	r2, fp
  40a098:	4629      	mov	r1, r5
  40a09a:	f000 fc71 	bl	40a980 <memmove>
  40a09e:	68a2      	ldr	r2, [r4, #8]
  40a0a0:	6823      	ldr	r3, [r4, #0]
  40a0a2:	eba2 020b 	sub.w	r2, r2, fp
  40a0a6:	445b      	add	r3, fp
  40a0a8:	60a2      	str	r2, [r4, #8]
  40a0aa:	6023      	str	r3, [r4, #0]
  40a0ac:	e7af      	b.n	40a00e <__sfvwrite_r+0x152>
  40a0ae:	6820      	ldr	r0, [r4, #0]
  40a0b0:	46b8      	mov	r8, r7
  40a0b2:	46ba      	mov	sl, r7
  40a0b4:	46bb      	mov	fp, r7
  40a0b6:	e755      	b.n	409f64 <__sfvwrite_r+0xa8>
  40a0b8:	6962      	ldr	r2, [r4, #20]
  40a0ba:	6820      	ldr	r0, [r4, #0]
  40a0bc:	6921      	ldr	r1, [r4, #16]
  40a0be:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  40a0c2:	eba0 0a01 	sub.w	sl, r0, r1
  40a0c6:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40a0ca:	f10a 0001 	add.w	r0, sl, #1
  40a0ce:	ea4f 0868 	mov.w	r8, r8, asr #1
  40a0d2:	4438      	add	r0, r7
  40a0d4:	4540      	cmp	r0, r8
  40a0d6:	4642      	mov	r2, r8
  40a0d8:	bf84      	itt	hi
  40a0da:	4680      	movhi	r8, r0
  40a0dc:	4642      	movhi	r2, r8
  40a0de:	055b      	lsls	r3, r3, #21
  40a0e0:	d544      	bpl.n	40a16c <__sfvwrite_r+0x2b0>
  40a0e2:	4611      	mov	r1, r2
  40a0e4:	9800      	ldr	r0, [sp, #0]
  40a0e6:	f000 f92f 	bl	40a348 <_malloc_r>
  40a0ea:	4683      	mov	fp, r0
  40a0ec:	2800      	cmp	r0, #0
  40a0ee:	d055      	beq.n	40a19c <__sfvwrite_r+0x2e0>
  40a0f0:	4652      	mov	r2, sl
  40a0f2:	6921      	ldr	r1, [r4, #16]
  40a0f4:	f7fc f848 	bl	406188 <memcpy>
  40a0f8:	89a3      	ldrh	r3, [r4, #12]
  40a0fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40a0fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40a102:	81a3      	strh	r3, [r4, #12]
  40a104:	eb0b 000a 	add.w	r0, fp, sl
  40a108:	eba8 030a 	sub.w	r3, r8, sl
  40a10c:	f8c4 b010 	str.w	fp, [r4, #16]
  40a110:	f8c4 8014 	str.w	r8, [r4, #20]
  40a114:	6020      	str	r0, [r4, #0]
  40a116:	60a3      	str	r3, [r4, #8]
  40a118:	46b8      	mov	r8, r7
  40a11a:	46ba      	mov	sl, r7
  40a11c:	46bb      	mov	fp, r7
  40a11e:	e721      	b.n	409f64 <__sfvwrite_r+0xa8>
  40a120:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  40a124:	42b9      	cmp	r1, r7
  40a126:	bf28      	it	cs
  40a128:	4639      	movcs	r1, r7
  40a12a:	464a      	mov	r2, r9
  40a12c:	fb91 f1f3 	sdiv	r1, r1, r3
  40a130:	9800      	ldr	r0, [sp, #0]
  40a132:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40a134:	fb03 f301 	mul.w	r3, r3, r1
  40a138:	69e1      	ldr	r1, [r4, #28]
  40a13a:	47b0      	blx	r6
  40a13c:	f1b0 0a00 	subs.w	sl, r0, #0
  40a140:	f73f af1b 	bgt.w	409f7a <__sfvwrite_r+0xbe>
  40a144:	e738      	b.n	409fb8 <__sfvwrite_r+0xfc>
  40a146:	461a      	mov	r2, r3
  40a148:	4629      	mov	r1, r5
  40a14a:	9301      	str	r3, [sp, #4]
  40a14c:	f000 fc18 	bl	40a980 <memmove>
  40a150:	6822      	ldr	r2, [r4, #0]
  40a152:	9b01      	ldr	r3, [sp, #4]
  40a154:	9800      	ldr	r0, [sp, #0]
  40a156:	441a      	add	r2, r3
  40a158:	6022      	str	r2, [r4, #0]
  40a15a:	4621      	mov	r1, r4
  40a15c:	f7ff fc4a 	bl	4099f4 <_fflush_r>
  40a160:	9b01      	ldr	r3, [sp, #4]
  40a162:	2800      	cmp	r0, #0
  40a164:	f47f af28 	bne.w	409fb8 <__sfvwrite_r+0xfc>
  40a168:	461f      	mov	r7, r3
  40a16a:	e750      	b.n	40a00e <__sfvwrite_r+0x152>
  40a16c:	9800      	ldr	r0, [sp, #0]
  40a16e:	f000 ff71 	bl	40b054 <_realloc_r>
  40a172:	4683      	mov	fp, r0
  40a174:	2800      	cmp	r0, #0
  40a176:	d1c5      	bne.n	40a104 <__sfvwrite_r+0x248>
  40a178:	9d00      	ldr	r5, [sp, #0]
  40a17a:	6921      	ldr	r1, [r4, #16]
  40a17c:	4628      	mov	r0, r5
  40a17e:	f7ff fdb7 	bl	409cf0 <_free_r>
  40a182:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a186:	220c      	movs	r2, #12
  40a188:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40a18c:	602a      	str	r2, [r5, #0]
  40a18e:	e715      	b.n	409fbc <__sfvwrite_r+0x100>
  40a190:	f106 0901 	add.w	r9, r6, #1
  40a194:	e722      	b.n	409fdc <__sfvwrite_r+0x120>
  40a196:	f04f 30ff 	mov.w	r0, #4294967295
  40a19a:	e6bf      	b.n	409f1c <__sfvwrite_r+0x60>
  40a19c:	9a00      	ldr	r2, [sp, #0]
  40a19e:	230c      	movs	r3, #12
  40a1a0:	6013      	str	r3, [r2, #0]
  40a1a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a1a6:	e709      	b.n	409fbc <__sfvwrite_r+0x100>
  40a1a8:	7ffffc00 	.word	0x7ffffc00

0040a1ac <_fwalk_reent>:
  40a1ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40a1b0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40a1b4:	d01f      	beq.n	40a1f6 <_fwalk_reent+0x4a>
  40a1b6:	4688      	mov	r8, r1
  40a1b8:	4606      	mov	r6, r0
  40a1ba:	f04f 0900 	mov.w	r9, #0
  40a1be:	687d      	ldr	r5, [r7, #4]
  40a1c0:	68bc      	ldr	r4, [r7, #8]
  40a1c2:	3d01      	subs	r5, #1
  40a1c4:	d411      	bmi.n	40a1ea <_fwalk_reent+0x3e>
  40a1c6:	89a3      	ldrh	r3, [r4, #12]
  40a1c8:	2b01      	cmp	r3, #1
  40a1ca:	f105 35ff 	add.w	r5, r5, #4294967295
  40a1ce:	d908      	bls.n	40a1e2 <_fwalk_reent+0x36>
  40a1d0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40a1d4:	3301      	adds	r3, #1
  40a1d6:	4621      	mov	r1, r4
  40a1d8:	4630      	mov	r0, r6
  40a1da:	d002      	beq.n	40a1e2 <_fwalk_reent+0x36>
  40a1dc:	47c0      	blx	r8
  40a1de:	ea49 0900 	orr.w	r9, r9, r0
  40a1e2:	1c6b      	adds	r3, r5, #1
  40a1e4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40a1e8:	d1ed      	bne.n	40a1c6 <_fwalk_reent+0x1a>
  40a1ea:	683f      	ldr	r7, [r7, #0]
  40a1ec:	2f00      	cmp	r7, #0
  40a1ee:	d1e6      	bne.n	40a1be <_fwalk_reent+0x12>
  40a1f0:	4648      	mov	r0, r9
  40a1f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40a1f6:	46b9      	mov	r9, r7
  40a1f8:	4648      	mov	r0, r9
  40a1fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40a1fe:	bf00      	nop

0040a200 <__locale_mb_cur_max>:
  40a200:	4b04      	ldr	r3, [pc, #16]	; (40a214 <__locale_mb_cur_max+0x14>)
  40a202:	4a05      	ldr	r2, [pc, #20]	; (40a218 <__locale_mb_cur_max+0x18>)
  40a204:	681b      	ldr	r3, [r3, #0]
  40a206:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  40a208:	2b00      	cmp	r3, #0
  40a20a:	bf08      	it	eq
  40a20c:	4613      	moveq	r3, r2
  40a20e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  40a212:	4770      	bx	lr
  40a214:	20400024 	.word	0x20400024
  40a218:	20400454 	.word	0x20400454

0040a21c <_localeconv_r>:
  40a21c:	4a04      	ldr	r2, [pc, #16]	; (40a230 <_localeconv_r+0x14>)
  40a21e:	4b05      	ldr	r3, [pc, #20]	; (40a234 <_localeconv_r+0x18>)
  40a220:	6812      	ldr	r2, [r2, #0]
  40a222:	6b50      	ldr	r0, [r2, #52]	; 0x34
  40a224:	2800      	cmp	r0, #0
  40a226:	bf08      	it	eq
  40a228:	4618      	moveq	r0, r3
  40a22a:	30f0      	adds	r0, #240	; 0xf0
  40a22c:	4770      	bx	lr
  40a22e:	bf00      	nop
  40a230:	20400024 	.word	0x20400024
  40a234:	20400454 	.word	0x20400454

0040a238 <__retarget_lock_init_recursive>:
  40a238:	4770      	bx	lr
  40a23a:	bf00      	nop

0040a23c <__retarget_lock_close_recursive>:
  40a23c:	4770      	bx	lr
  40a23e:	bf00      	nop

0040a240 <__retarget_lock_acquire_recursive>:
  40a240:	4770      	bx	lr
  40a242:	bf00      	nop

0040a244 <__retarget_lock_release_recursive>:
  40a244:	4770      	bx	lr
  40a246:	bf00      	nop

0040a248 <__swhatbuf_r>:
  40a248:	b570      	push	{r4, r5, r6, lr}
  40a24a:	460c      	mov	r4, r1
  40a24c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40a250:	2900      	cmp	r1, #0
  40a252:	b090      	sub	sp, #64	; 0x40
  40a254:	4615      	mov	r5, r2
  40a256:	461e      	mov	r6, r3
  40a258:	db14      	blt.n	40a284 <__swhatbuf_r+0x3c>
  40a25a:	aa01      	add	r2, sp, #4
  40a25c:	f001 fb20 	bl	40b8a0 <_fstat_r>
  40a260:	2800      	cmp	r0, #0
  40a262:	db0f      	blt.n	40a284 <__swhatbuf_r+0x3c>
  40a264:	9a02      	ldr	r2, [sp, #8]
  40a266:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40a26a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40a26e:	fab2 f282 	clz	r2, r2
  40a272:	0952      	lsrs	r2, r2, #5
  40a274:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40a278:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40a27c:	6032      	str	r2, [r6, #0]
  40a27e:	602b      	str	r3, [r5, #0]
  40a280:	b010      	add	sp, #64	; 0x40
  40a282:	bd70      	pop	{r4, r5, r6, pc}
  40a284:	89a2      	ldrh	r2, [r4, #12]
  40a286:	2300      	movs	r3, #0
  40a288:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  40a28c:	6033      	str	r3, [r6, #0]
  40a28e:	d004      	beq.n	40a29a <__swhatbuf_r+0x52>
  40a290:	2240      	movs	r2, #64	; 0x40
  40a292:	4618      	mov	r0, r3
  40a294:	602a      	str	r2, [r5, #0]
  40a296:	b010      	add	sp, #64	; 0x40
  40a298:	bd70      	pop	{r4, r5, r6, pc}
  40a29a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40a29e:	602b      	str	r3, [r5, #0]
  40a2a0:	b010      	add	sp, #64	; 0x40
  40a2a2:	bd70      	pop	{r4, r5, r6, pc}

0040a2a4 <__smakebuf_r>:
  40a2a4:	898a      	ldrh	r2, [r1, #12]
  40a2a6:	0792      	lsls	r2, r2, #30
  40a2a8:	460b      	mov	r3, r1
  40a2aa:	d506      	bpl.n	40a2ba <__smakebuf_r+0x16>
  40a2ac:	f101 0243 	add.w	r2, r1, #67	; 0x43
  40a2b0:	2101      	movs	r1, #1
  40a2b2:	601a      	str	r2, [r3, #0]
  40a2b4:	611a      	str	r2, [r3, #16]
  40a2b6:	6159      	str	r1, [r3, #20]
  40a2b8:	4770      	bx	lr
  40a2ba:	b5f0      	push	{r4, r5, r6, r7, lr}
  40a2bc:	b083      	sub	sp, #12
  40a2be:	ab01      	add	r3, sp, #4
  40a2c0:	466a      	mov	r2, sp
  40a2c2:	460c      	mov	r4, r1
  40a2c4:	4606      	mov	r6, r0
  40a2c6:	f7ff ffbf 	bl	40a248 <__swhatbuf_r>
  40a2ca:	9900      	ldr	r1, [sp, #0]
  40a2cc:	4605      	mov	r5, r0
  40a2ce:	4630      	mov	r0, r6
  40a2d0:	f000 f83a 	bl	40a348 <_malloc_r>
  40a2d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a2d8:	b1d8      	cbz	r0, 40a312 <__smakebuf_r+0x6e>
  40a2da:	9a01      	ldr	r2, [sp, #4]
  40a2dc:	4f15      	ldr	r7, [pc, #84]	; (40a334 <__smakebuf_r+0x90>)
  40a2de:	9900      	ldr	r1, [sp, #0]
  40a2e0:	63f7      	str	r7, [r6, #60]	; 0x3c
  40a2e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40a2e6:	81a3      	strh	r3, [r4, #12]
  40a2e8:	6020      	str	r0, [r4, #0]
  40a2ea:	6120      	str	r0, [r4, #16]
  40a2ec:	6161      	str	r1, [r4, #20]
  40a2ee:	b91a      	cbnz	r2, 40a2f8 <__smakebuf_r+0x54>
  40a2f0:	432b      	orrs	r3, r5
  40a2f2:	81a3      	strh	r3, [r4, #12]
  40a2f4:	b003      	add	sp, #12
  40a2f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40a2f8:	4630      	mov	r0, r6
  40a2fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40a2fe:	f001 fae3 	bl	40b8c8 <_isatty_r>
  40a302:	b1a0      	cbz	r0, 40a32e <__smakebuf_r+0x8a>
  40a304:	89a3      	ldrh	r3, [r4, #12]
  40a306:	f023 0303 	bic.w	r3, r3, #3
  40a30a:	f043 0301 	orr.w	r3, r3, #1
  40a30e:	b21b      	sxth	r3, r3
  40a310:	e7ee      	b.n	40a2f0 <__smakebuf_r+0x4c>
  40a312:	059a      	lsls	r2, r3, #22
  40a314:	d4ee      	bmi.n	40a2f4 <__smakebuf_r+0x50>
  40a316:	f023 0303 	bic.w	r3, r3, #3
  40a31a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40a31e:	f043 0302 	orr.w	r3, r3, #2
  40a322:	2101      	movs	r1, #1
  40a324:	81a3      	strh	r3, [r4, #12]
  40a326:	6022      	str	r2, [r4, #0]
  40a328:	6122      	str	r2, [r4, #16]
  40a32a:	6161      	str	r1, [r4, #20]
  40a32c:	e7e2      	b.n	40a2f4 <__smakebuf_r+0x50>
  40a32e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a332:	e7dd      	b.n	40a2f0 <__smakebuf_r+0x4c>
  40a334:	00409a49 	.word	0x00409a49

0040a338 <malloc>:
  40a338:	4b02      	ldr	r3, [pc, #8]	; (40a344 <malloc+0xc>)
  40a33a:	4601      	mov	r1, r0
  40a33c:	6818      	ldr	r0, [r3, #0]
  40a33e:	f000 b803 	b.w	40a348 <_malloc_r>
  40a342:	bf00      	nop
  40a344:	20400024 	.word	0x20400024

0040a348 <_malloc_r>:
  40a348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a34c:	f101 060b 	add.w	r6, r1, #11
  40a350:	2e16      	cmp	r6, #22
  40a352:	b083      	sub	sp, #12
  40a354:	4605      	mov	r5, r0
  40a356:	f240 809e 	bls.w	40a496 <_malloc_r+0x14e>
  40a35a:	f036 0607 	bics.w	r6, r6, #7
  40a35e:	f100 80bd 	bmi.w	40a4dc <_malloc_r+0x194>
  40a362:	42b1      	cmp	r1, r6
  40a364:	f200 80ba 	bhi.w	40a4dc <_malloc_r+0x194>
  40a368:	f000 fb6e 	bl	40aa48 <__malloc_lock>
  40a36c:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  40a370:	f0c0 8293 	bcc.w	40a89a <_malloc_r+0x552>
  40a374:	0a73      	lsrs	r3, r6, #9
  40a376:	f000 80b8 	beq.w	40a4ea <_malloc_r+0x1a2>
  40a37a:	2b04      	cmp	r3, #4
  40a37c:	f200 8179 	bhi.w	40a672 <_malloc_r+0x32a>
  40a380:	09b3      	lsrs	r3, r6, #6
  40a382:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40a386:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40a38a:	00c3      	lsls	r3, r0, #3
  40a38c:	4fbf      	ldr	r7, [pc, #764]	; (40a68c <_malloc_r+0x344>)
  40a38e:	443b      	add	r3, r7
  40a390:	f1a3 0108 	sub.w	r1, r3, #8
  40a394:	685c      	ldr	r4, [r3, #4]
  40a396:	42a1      	cmp	r1, r4
  40a398:	d106      	bne.n	40a3a8 <_malloc_r+0x60>
  40a39a:	e00c      	b.n	40a3b6 <_malloc_r+0x6e>
  40a39c:	2a00      	cmp	r2, #0
  40a39e:	f280 80aa 	bge.w	40a4f6 <_malloc_r+0x1ae>
  40a3a2:	68e4      	ldr	r4, [r4, #12]
  40a3a4:	42a1      	cmp	r1, r4
  40a3a6:	d006      	beq.n	40a3b6 <_malloc_r+0x6e>
  40a3a8:	6863      	ldr	r3, [r4, #4]
  40a3aa:	f023 0303 	bic.w	r3, r3, #3
  40a3ae:	1b9a      	subs	r2, r3, r6
  40a3b0:	2a0f      	cmp	r2, #15
  40a3b2:	ddf3      	ble.n	40a39c <_malloc_r+0x54>
  40a3b4:	4670      	mov	r0, lr
  40a3b6:	693c      	ldr	r4, [r7, #16]
  40a3b8:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 40a6a0 <_malloc_r+0x358>
  40a3bc:	4574      	cmp	r4, lr
  40a3be:	f000 81ab 	beq.w	40a718 <_malloc_r+0x3d0>
  40a3c2:	6863      	ldr	r3, [r4, #4]
  40a3c4:	f023 0303 	bic.w	r3, r3, #3
  40a3c8:	1b9a      	subs	r2, r3, r6
  40a3ca:	2a0f      	cmp	r2, #15
  40a3cc:	f300 8190 	bgt.w	40a6f0 <_malloc_r+0x3a8>
  40a3d0:	2a00      	cmp	r2, #0
  40a3d2:	f8c7 e014 	str.w	lr, [r7, #20]
  40a3d6:	f8c7 e010 	str.w	lr, [r7, #16]
  40a3da:	f280 809d 	bge.w	40a518 <_malloc_r+0x1d0>
  40a3de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40a3e2:	f080 8161 	bcs.w	40a6a8 <_malloc_r+0x360>
  40a3e6:	08db      	lsrs	r3, r3, #3
  40a3e8:	f103 0c01 	add.w	ip, r3, #1
  40a3ec:	1099      	asrs	r1, r3, #2
  40a3ee:	687a      	ldr	r2, [r7, #4]
  40a3f0:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  40a3f4:	f8c4 8008 	str.w	r8, [r4, #8]
  40a3f8:	2301      	movs	r3, #1
  40a3fa:	408b      	lsls	r3, r1
  40a3fc:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40a400:	4313      	orrs	r3, r2
  40a402:	3908      	subs	r1, #8
  40a404:	60e1      	str	r1, [r4, #12]
  40a406:	607b      	str	r3, [r7, #4]
  40a408:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  40a40c:	f8c8 400c 	str.w	r4, [r8, #12]
  40a410:	1082      	asrs	r2, r0, #2
  40a412:	2401      	movs	r4, #1
  40a414:	4094      	lsls	r4, r2
  40a416:	429c      	cmp	r4, r3
  40a418:	f200 808b 	bhi.w	40a532 <_malloc_r+0x1ea>
  40a41c:	421c      	tst	r4, r3
  40a41e:	d106      	bne.n	40a42e <_malloc_r+0xe6>
  40a420:	f020 0003 	bic.w	r0, r0, #3
  40a424:	0064      	lsls	r4, r4, #1
  40a426:	421c      	tst	r4, r3
  40a428:	f100 0004 	add.w	r0, r0, #4
  40a42c:	d0fa      	beq.n	40a424 <_malloc_r+0xdc>
  40a42e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40a432:	46cc      	mov	ip, r9
  40a434:	4680      	mov	r8, r0
  40a436:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40a43a:	459c      	cmp	ip, r3
  40a43c:	d107      	bne.n	40a44e <_malloc_r+0x106>
  40a43e:	e16d      	b.n	40a71c <_malloc_r+0x3d4>
  40a440:	2a00      	cmp	r2, #0
  40a442:	f280 817b 	bge.w	40a73c <_malloc_r+0x3f4>
  40a446:	68db      	ldr	r3, [r3, #12]
  40a448:	459c      	cmp	ip, r3
  40a44a:	f000 8167 	beq.w	40a71c <_malloc_r+0x3d4>
  40a44e:	6859      	ldr	r1, [r3, #4]
  40a450:	f021 0103 	bic.w	r1, r1, #3
  40a454:	1b8a      	subs	r2, r1, r6
  40a456:	2a0f      	cmp	r2, #15
  40a458:	ddf2      	ble.n	40a440 <_malloc_r+0xf8>
  40a45a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40a45e:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40a462:	9300      	str	r3, [sp, #0]
  40a464:	199c      	adds	r4, r3, r6
  40a466:	4628      	mov	r0, r5
  40a468:	f046 0601 	orr.w	r6, r6, #1
  40a46c:	f042 0501 	orr.w	r5, r2, #1
  40a470:	605e      	str	r6, [r3, #4]
  40a472:	f8c8 c00c 	str.w	ip, [r8, #12]
  40a476:	f8cc 8008 	str.w	r8, [ip, #8]
  40a47a:	617c      	str	r4, [r7, #20]
  40a47c:	613c      	str	r4, [r7, #16]
  40a47e:	f8c4 e00c 	str.w	lr, [r4, #12]
  40a482:	f8c4 e008 	str.w	lr, [r4, #8]
  40a486:	6065      	str	r5, [r4, #4]
  40a488:	505a      	str	r2, [r3, r1]
  40a48a:	f000 fae3 	bl	40aa54 <__malloc_unlock>
  40a48e:	9b00      	ldr	r3, [sp, #0]
  40a490:	f103 0408 	add.w	r4, r3, #8
  40a494:	e01e      	b.n	40a4d4 <_malloc_r+0x18c>
  40a496:	2910      	cmp	r1, #16
  40a498:	d820      	bhi.n	40a4dc <_malloc_r+0x194>
  40a49a:	f000 fad5 	bl	40aa48 <__malloc_lock>
  40a49e:	2610      	movs	r6, #16
  40a4a0:	2318      	movs	r3, #24
  40a4a2:	2002      	movs	r0, #2
  40a4a4:	4f79      	ldr	r7, [pc, #484]	; (40a68c <_malloc_r+0x344>)
  40a4a6:	443b      	add	r3, r7
  40a4a8:	f1a3 0208 	sub.w	r2, r3, #8
  40a4ac:	685c      	ldr	r4, [r3, #4]
  40a4ae:	4294      	cmp	r4, r2
  40a4b0:	f000 813d 	beq.w	40a72e <_malloc_r+0x3e6>
  40a4b4:	6863      	ldr	r3, [r4, #4]
  40a4b6:	68e1      	ldr	r1, [r4, #12]
  40a4b8:	68a6      	ldr	r6, [r4, #8]
  40a4ba:	f023 0303 	bic.w	r3, r3, #3
  40a4be:	4423      	add	r3, r4
  40a4c0:	4628      	mov	r0, r5
  40a4c2:	685a      	ldr	r2, [r3, #4]
  40a4c4:	60f1      	str	r1, [r6, #12]
  40a4c6:	f042 0201 	orr.w	r2, r2, #1
  40a4ca:	608e      	str	r6, [r1, #8]
  40a4cc:	605a      	str	r2, [r3, #4]
  40a4ce:	f000 fac1 	bl	40aa54 <__malloc_unlock>
  40a4d2:	3408      	adds	r4, #8
  40a4d4:	4620      	mov	r0, r4
  40a4d6:	b003      	add	sp, #12
  40a4d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a4dc:	2400      	movs	r4, #0
  40a4de:	230c      	movs	r3, #12
  40a4e0:	4620      	mov	r0, r4
  40a4e2:	602b      	str	r3, [r5, #0]
  40a4e4:	b003      	add	sp, #12
  40a4e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a4ea:	2040      	movs	r0, #64	; 0x40
  40a4ec:	f44f 7300 	mov.w	r3, #512	; 0x200
  40a4f0:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  40a4f4:	e74a      	b.n	40a38c <_malloc_r+0x44>
  40a4f6:	4423      	add	r3, r4
  40a4f8:	68e1      	ldr	r1, [r4, #12]
  40a4fa:	685a      	ldr	r2, [r3, #4]
  40a4fc:	68a6      	ldr	r6, [r4, #8]
  40a4fe:	f042 0201 	orr.w	r2, r2, #1
  40a502:	60f1      	str	r1, [r6, #12]
  40a504:	4628      	mov	r0, r5
  40a506:	608e      	str	r6, [r1, #8]
  40a508:	605a      	str	r2, [r3, #4]
  40a50a:	f000 faa3 	bl	40aa54 <__malloc_unlock>
  40a50e:	3408      	adds	r4, #8
  40a510:	4620      	mov	r0, r4
  40a512:	b003      	add	sp, #12
  40a514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a518:	4423      	add	r3, r4
  40a51a:	4628      	mov	r0, r5
  40a51c:	685a      	ldr	r2, [r3, #4]
  40a51e:	f042 0201 	orr.w	r2, r2, #1
  40a522:	605a      	str	r2, [r3, #4]
  40a524:	f000 fa96 	bl	40aa54 <__malloc_unlock>
  40a528:	3408      	adds	r4, #8
  40a52a:	4620      	mov	r0, r4
  40a52c:	b003      	add	sp, #12
  40a52e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a532:	68bc      	ldr	r4, [r7, #8]
  40a534:	6863      	ldr	r3, [r4, #4]
  40a536:	f023 0803 	bic.w	r8, r3, #3
  40a53a:	45b0      	cmp	r8, r6
  40a53c:	d304      	bcc.n	40a548 <_malloc_r+0x200>
  40a53e:	eba8 0306 	sub.w	r3, r8, r6
  40a542:	2b0f      	cmp	r3, #15
  40a544:	f300 8085 	bgt.w	40a652 <_malloc_r+0x30a>
  40a548:	f8df 9158 	ldr.w	r9, [pc, #344]	; 40a6a4 <_malloc_r+0x35c>
  40a54c:	4b50      	ldr	r3, [pc, #320]	; (40a690 <_malloc_r+0x348>)
  40a54e:	f8d9 2000 	ldr.w	r2, [r9]
  40a552:	681b      	ldr	r3, [r3, #0]
  40a554:	3201      	adds	r2, #1
  40a556:	4433      	add	r3, r6
  40a558:	eb04 0a08 	add.w	sl, r4, r8
  40a55c:	f000 8155 	beq.w	40a80a <_malloc_r+0x4c2>
  40a560:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  40a564:	330f      	adds	r3, #15
  40a566:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40a56a:	f02b 0b0f 	bic.w	fp, fp, #15
  40a56e:	4659      	mov	r1, fp
  40a570:	4628      	mov	r0, r5
  40a572:	f000 ff15 	bl	40b3a0 <_sbrk_r>
  40a576:	1c41      	adds	r1, r0, #1
  40a578:	4602      	mov	r2, r0
  40a57a:	f000 80fc 	beq.w	40a776 <_malloc_r+0x42e>
  40a57e:	4582      	cmp	sl, r0
  40a580:	f200 80f7 	bhi.w	40a772 <_malloc_r+0x42a>
  40a584:	4b43      	ldr	r3, [pc, #268]	; (40a694 <_malloc_r+0x34c>)
  40a586:	6819      	ldr	r1, [r3, #0]
  40a588:	4459      	add	r1, fp
  40a58a:	6019      	str	r1, [r3, #0]
  40a58c:	f000 814d 	beq.w	40a82a <_malloc_r+0x4e2>
  40a590:	f8d9 0000 	ldr.w	r0, [r9]
  40a594:	3001      	adds	r0, #1
  40a596:	bf1b      	ittet	ne
  40a598:	eba2 0a0a 	subne.w	sl, r2, sl
  40a59c:	4451      	addne	r1, sl
  40a59e:	f8c9 2000 	streq.w	r2, [r9]
  40a5a2:	6019      	strne	r1, [r3, #0]
  40a5a4:	f012 0107 	ands.w	r1, r2, #7
  40a5a8:	f000 8115 	beq.w	40a7d6 <_malloc_r+0x48e>
  40a5ac:	f1c1 0008 	rsb	r0, r1, #8
  40a5b0:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40a5b4:	4402      	add	r2, r0
  40a5b6:	3108      	adds	r1, #8
  40a5b8:	eb02 090b 	add.w	r9, r2, fp
  40a5bc:	f3c9 090b 	ubfx	r9, r9, #0, #12
  40a5c0:	eba1 0909 	sub.w	r9, r1, r9
  40a5c4:	4649      	mov	r1, r9
  40a5c6:	4628      	mov	r0, r5
  40a5c8:	9301      	str	r3, [sp, #4]
  40a5ca:	9200      	str	r2, [sp, #0]
  40a5cc:	f000 fee8 	bl	40b3a0 <_sbrk_r>
  40a5d0:	1c43      	adds	r3, r0, #1
  40a5d2:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40a5d6:	f000 8143 	beq.w	40a860 <_malloc_r+0x518>
  40a5da:	1a80      	subs	r0, r0, r2
  40a5dc:	4448      	add	r0, r9
  40a5de:	f040 0001 	orr.w	r0, r0, #1
  40a5e2:	6819      	ldr	r1, [r3, #0]
  40a5e4:	60ba      	str	r2, [r7, #8]
  40a5e6:	4449      	add	r1, r9
  40a5e8:	42bc      	cmp	r4, r7
  40a5ea:	6050      	str	r0, [r2, #4]
  40a5ec:	6019      	str	r1, [r3, #0]
  40a5ee:	d017      	beq.n	40a620 <_malloc_r+0x2d8>
  40a5f0:	f1b8 0f0f 	cmp.w	r8, #15
  40a5f4:	f240 80fb 	bls.w	40a7ee <_malloc_r+0x4a6>
  40a5f8:	6860      	ldr	r0, [r4, #4]
  40a5fa:	f1a8 020c 	sub.w	r2, r8, #12
  40a5fe:	f022 0207 	bic.w	r2, r2, #7
  40a602:	eb04 0e02 	add.w	lr, r4, r2
  40a606:	f000 0001 	and.w	r0, r0, #1
  40a60a:	f04f 0c05 	mov.w	ip, #5
  40a60e:	4310      	orrs	r0, r2
  40a610:	2a0f      	cmp	r2, #15
  40a612:	6060      	str	r0, [r4, #4]
  40a614:	f8ce c004 	str.w	ip, [lr, #4]
  40a618:	f8ce c008 	str.w	ip, [lr, #8]
  40a61c:	f200 8117 	bhi.w	40a84e <_malloc_r+0x506>
  40a620:	4b1d      	ldr	r3, [pc, #116]	; (40a698 <_malloc_r+0x350>)
  40a622:	68bc      	ldr	r4, [r7, #8]
  40a624:	681a      	ldr	r2, [r3, #0]
  40a626:	4291      	cmp	r1, r2
  40a628:	bf88      	it	hi
  40a62a:	6019      	strhi	r1, [r3, #0]
  40a62c:	4b1b      	ldr	r3, [pc, #108]	; (40a69c <_malloc_r+0x354>)
  40a62e:	681a      	ldr	r2, [r3, #0]
  40a630:	4291      	cmp	r1, r2
  40a632:	6862      	ldr	r2, [r4, #4]
  40a634:	bf88      	it	hi
  40a636:	6019      	strhi	r1, [r3, #0]
  40a638:	f022 0203 	bic.w	r2, r2, #3
  40a63c:	4296      	cmp	r6, r2
  40a63e:	eba2 0306 	sub.w	r3, r2, r6
  40a642:	d801      	bhi.n	40a648 <_malloc_r+0x300>
  40a644:	2b0f      	cmp	r3, #15
  40a646:	dc04      	bgt.n	40a652 <_malloc_r+0x30a>
  40a648:	4628      	mov	r0, r5
  40a64a:	f000 fa03 	bl	40aa54 <__malloc_unlock>
  40a64e:	2400      	movs	r4, #0
  40a650:	e740      	b.n	40a4d4 <_malloc_r+0x18c>
  40a652:	19a2      	adds	r2, r4, r6
  40a654:	f043 0301 	orr.w	r3, r3, #1
  40a658:	f046 0601 	orr.w	r6, r6, #1
  40a65c:	6066      	str	r6, [r4, #4]
  40a65e:	4628      	mov	r0, r5
  40a660:	60ba      	str	r2, [r7, #8]
  40a662:	6053      	str	r3, [r2, #4]
  40a664:	f000 f9f6 	bl	40aa54 <__malloc_unlock>
  40a668:	3408      	adds	r4, #8
  40a66a:	4620      	mov	r0, r4
  40a66c:	b003      	add	sp, #12
  40a66e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a672:	2b14      	cmp	r3, #20
  40a674:	d971      	bls.n	40a75a <_malloc_r+0x412>
  40a676:	2b54      	cmp	r3, #84	; 0x54
  40a678:	f200 80a3 	bhi.w	40a7c2 <_malloc_r+0x47a>
  40a67c:	0b33      	lsrs	r3, r6, #12
  40a67e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40a682:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40a686:	00c3      	lsls	r3, r0, #3
  40a688:	e680      	b.n	40a38c <_malloc_r+0x44>
  40a68a:	bf00      	nop
  40a68c:	204005c0 	.word	0x204005c0
  40a690:	2040c994 	.word	0x2040c994
  40a694:	2040c964 	.word	0x2040c964
  40a698:	2040c98c 	.word	0x2040c98c
  40a69c:	2040c990 	.word	0x2040c990
  40a6a0:	204005c8 	.word	0x204005c8
  40a6a4:	204009c8 	.word	0x204009c8
  40a6a8:	0a5a      	lsrs	r2, r3, #9
  40a6aa:	2a04      	cmp	r2, #4
  40a6ac:	d95b      	bls.n	40a766 <_malloc_r+0x41e>
  40a6ae:	2a14      	cmp	r2, #20
  40a6b0:	f200 80ae 	bhi.w	40a810 <_malloc_r+0x4c8>
  40a6b4:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40a6b8:	00c9      	lsls	r1, r1, #3
  40a6ba:	325b      	adds	r2, #91	; 0x5b
  40a6bc:	eb07 0c01 	add.w	ip, r7, r1
  40a6c0:	5879      	ldr	r1, [r7, r1]
  40a6c2:	f1ac 0c08 	sub.w	ip, ip, #8
  40a6c6:	458c      	cmp	ip, r1
  40a6c8:	f000 8088 	beq.w	40a7dc <_malloc_r+0x494>
  40a6cc:	684a      	ldr	r2, [r1, #4]
  40a6ce:	f022 0203 	bic.w	r2, r2, #3
  40a6d2:	4293      	cmp	r3, r2
  40a6d4:	d273      	bcs.n	40a7be <_malloc_r+0x476>
  40a6d6:	6889      	ldr	r1, [r1, #8]
  40a6d8:	458c      	cmp	ip, r1
  40a6da:	d1f7      	bne.n	40a6cc <_malloc_r+0x384>
  40a6dc:	f8dc 200c 	ldr.w	r2, [ip, #12]
  40a6e0:	687b      	ldr	r3, [r7, #4]
  40a6e2:	60e2      	str	r2, [r4, #12]
  40a6e4:	f8c4 c008 	str.w	ip, [r4, #8]
  40a6e8:	6094      	str	r4, [r2, #8]
  40a6ea:	f8cc 400c 	str.w	r4, [ip, #12]
  40a6ee:	e68f      	b.n	40a410 <_malloc_r+0xc8>
  40a6f0:	19a1      	adds	r1, r4, r6
  40a6f2:	f046 0c01 	orr.w	ip, r6, #1
  40a6f6:	f042 0601 	orr.w	r6, r2, #1
  40a6fa:	f8c4 c004 	str.w	ip, [r4, #4]
  40a6fe:	4628      	mov	r0, r5
  40a700:	6179      	str	r1, [r7, #20]
  40a702:	6139      	str	r1, [r7, #16]
  40a704:	f8c1 e00c 	str.w	lr, [r1, #12]
  40a708:	f8c1 e008 	str.w	lr, [r1, #8]
  40a70c:	604e      	str	r6, [r1, #4]
  40a70e:	50e2      	str	r2, [r4, r3]
  40a710:	f000 f9a0 	bl	40aa54 <__malloc_unlock>
  40a714:	3408      	adds	r4, #8
  40a716:	e6dd      	b.n	40a4d4 <_malloc_r+0x18c>
  40a718:	687b      	ldr	r3, [r7, #4]
  40a71a:	e679      	b.n	40a410 <_malloc_r+0xc8>
  40a71c:	f108 0801 	add.w	r8, r8, #1
  40a720:	f018 0f03 	tst.w	r8, #3
  40a724:	f10c 0c08 	add.w	ip, ip, #8
  40a728:	f47f ae85 	bne.w	40a436 <_malloc_r+0xee>
  40a72c:	e02d      	b.n	40a78a <_malloc_r+0x442>
  40a72e:	68dc      	ldr	r4, [r3, #12]
  40a730:	42a3      	cmp	r3, r4
  40a732:	bf08      	it	eq
  40a734:	3002      	addeq	r0, #2
  40a736:	f43f ae3e 	beq.w	40a3b6 <_malloc_r+0x6e>
  40a73a:	e6bb      	b.n	40a4b4 <_malloc_r+0x16c>
  40a73c:	4419      	add	r1, r3
  40a73e:	461c      	mov	r4, r3
  40a740:	684a      	ldr	r2, [r1, #4]
  40a742:	68db      	ldr	r3, [r3, #12]
  40a744:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40a748:	f042 0201 	orr.w	r2, r2, #1
  40a74c:	604a      	str	r2, [r1, #4]
  40a74e:	4628      	mov	r0, r5
  40a750:	60f3      	str	r3, [r6, #12]
  40a752:	609e      	str	r6, [r3, #8]
  40a754:	f000 f97e 	bl	40aa54 <__malloc_unlock>
  40a758:	e6bc      	b.n	40a4d4 <_malloc_r+0x18c>
  40a75a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40a75e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40a762:	00c3      	lsls	r3, r0, #3
  40a764:	e612      	b.n	40a38c <_malloc_r+0x44>
  40a766:	099a      	lsrs	r2, r3, #6
  40a768:	f102 0139 	add.w	r1, r2, #57	; 0x39
  40a76c:	00c9      	lsls	r1, r1, #3
  40a76e:	3238      	adds	r2, #56	; 0x38
  40a770:	e7a4      	b.n	40a6bc <_malloc_r+0x374>
  40a772:	42bc      	cmp	r4, r7
  40a774:	d054      	beq.n	40a820 <_malloc_r+0x4d8>
  40a776:	68bc      	ldr	r4, [r7, #8]
  40a778:	6862      	ldr	r2, [r4, #4]
  40a77a:	f022 0203 	bic.w	r2, r2, #3
  40a77e:	e75d      	b.n	40a63c <_malloc_r+0x2f4>
  40a780:	f859 3908 	ldr.w	r3, [r9], #-8
  40a784:	4599      	cmp	r9, r3
  40a786:	f040 8086 	bne.w	40a896 <_malloc_r+0x54e>
  40a78a:	f010 0f03 	tst.w	r0, #3
  40a78e:	f100 30ff 	add.w	r0, r0, #4294967295
  40a792:	d1f5      	bne.n	40a780 <_malloc_r+0x438>
  40a794:	687b      	ldr	r3, [r7, #4]
  40a796:	ea23 0304 	bic.w	r3, r3, r4
  40a79a:	607b      	str	r3, [r7, #4]
  40a79c:	0064      	lsls	r4, r4, #1
  40a79e:	429c      	cmp	r4, r3
  40a7a0:	f63f aec7 	bhi.w	40a532 <_malloc_r+0x1ea>
  40a7a4:	2c00      	cmp	r4, #0
  40a7a6:	f43f aec4 	beq.w	40a532 <_malloc_r+0x1ea>
  40a7aa:	421c      	tst	r4, r3
  40a7ac:	4640      	mov	r0, r8
  40a7ae:	f47f ae3e 	bne.w	40a42e <_malloc_r+0xe6>
  40a7b2:	0064      	lsls	r4, r4, #1
  40a7b4:	421c      	tst	r4, r3
  40a7b6:	f100 0004 	add.w	r0, r0, #4
  40a7ba:	d0fa      	beq.n	40a7b2 <_malloc_r+0x46a>
  40a7bc:	e637      	b.n	40a42e <_malloc_r+0xe6>
  40a7be:	468c      	mov	ip, r1
  40a7c0:	e78c      	b.n	40a6dc <_malloc_r+0x394>
  40a7c2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40a7c6:	d815      	bhi.n	40a7f4 <_malloc_r+0x4ac>
  40a7c8:	0bf3      	lsrs	r3, r6, #15
  40a7ca:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40a7ce:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40a7d2:	00c3      	lsls	r3, r0, #3
  40a7d4:	e5da      	b.n	40a38c <_malloc_r+0x44>
  40a7d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40a7da:	e6ed      	b.n	40a5b8 <_malloc_r+0x270>
  40a7dc:	687b      	ldr	r3, [r7, #4]
  40a7de:	1092      	asrs	r2, r2, #2
  40a7e0:	2101      	movs	r1, #1
  40a7e2:	fa01 f202 	lsl.w	r2, r1, r2
  40a7e6:	4313      	orrs	r3, r2
  40a7e8:	607b      	str	r3, [r7, #4]
  40a7ea:	4662      	mov	r2, ip
  40a7ec:	e779      	b.n	40a6e2 <_malloc_r+0x39a>
  40a7ee:	2301      	movs	r3, #1
  40a7f0:	6053      	str	r3, [r2, #4]
  40a7f2:	e729      	b.n	40a648 <_malloc_r+0x300>
  40a7f4:	f240 5254 	movw	r2, #1364	; 0x554
  40a7f8:	4293      	cmp	r3, r2
  40a7fa:	d822      	bhi.n	40a842 <_malloc_r+0x4fa>
  40a7fc:	0cb3      	lsrs	r3, r6, #18
  40a7fe:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40a802:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40a806:	00c3      	lsls	r3, r0, #3
  40a808:	e5c0      	b.n	40a38c <_malloc_r+0x44>
  40a80a:	f103 0b10 	add.w	fp, r3, #16
  40a80e:	e6ae      	b.n	40a56e <_malloc_r+0x226>
  40a810:	2a54      	cmp	r2, #84	; 0x54
  40a812:	d829      	bhi.n	40a868 <_malloc_r+0x520>
  40a814:	0b1a      	lsrs	r2, r3, #12
  40a816:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40a81a:	00c9      	lsls	r1, r1, #3
  40a81c:	326e      	adds	r2, #110	; 0x6e
  40a81e:	e74d      	b.n	40a6bc <_malloc_r+0x374>
  40a820:	4b20      	ldr	r3, [pc, #128]	; (40a8a4 <_malloc_r+0x55c>)
  40a822:	6819      	ldr	r1, [r3, #0]
  40a824:	4459      	add	r1, fp
  40a826:	6019      	str	r1, [r3, #0]
  40a828:	e6b2      	b.n	40a590 <_malloc_r+0x248>
  40a82a:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40a82e:	2800      	cmp	r0, #0
  40a830:	f47f aeae 	bne.w	40a590 <_malloc_r+0x248>
  40a834:	eb08 030b 	add.w	r3, r8, fp
  40a838:	68ba      	ldr	r2, [r7, #8]
  40a83a:	f043 0301 	orr.w	r3, r3, #1
  40a83e:	6053      	str	r3, [r2, #4]
  40a840:	e6ee      	b.n	40a620 <_malloc_r+0x2d8>
  40a842:	207f      	movs	r0, #127	; 0x7f
  40a844:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40a848:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  40a84c:	e59e      	b.n	40a38c <_malloc_r+0x44>
  40a84e:	f104 0108 	add.w	r1, r4, #8
  40a852:	4628      	mov	r0, r5
  40a854:	9300      	str	r3, [sp, #0]
  40a856:	f7ff fa4b 	bl	409cf0 <_free_r>
  40a85a:	9b00      	ldr	r3, [sp, #0]
  40a85c:	6819      	ldr	r1, [r3, #0]
  40a85e:	e6df      	b.n	40a620 <_malloc_r+0x2d8>
  40a860:	2001      	movs	r0, #1
  40a862:	f04f 0900 	mov.w	r9, #0
  40a866:	e6bc      	b.n	40a5e2 <_malloc_r+0x29a>
  40a868:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40a86c:	d805      	bhi.n	40a87a <_malloc_r+0x532>
  40a86e:	0bda      	lsrs	r2, r3, #15
  40a870:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40a874:	00c9      	lsls	r1, r1, #3
  40a876:	3277      	adds	r2, #119	; 0x77
  40a878:	e720      	b.n	40a6bc <_malloc_r+0x374>
  40a87a:	f240 5154 	movw	r1, #1364	; 0x554
  40a87e:	428a      	cmp	r2, r1
  40a880:	d805      	bhi.n	40a88e <_malloc_r+0x546>
  40a882:	0c9a      	lsrs	r2, r3, #18
  40a884:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40a888:	00c9      	lsls	r1, r1, #3
  40a88a:	327c      	adds	r2, #124	; 0x7c
  40a88c:	e716      	b.n	40a6bc <_malloc_r+0x374>
  40a88e:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40a892:	227e      	movs	r2, #126	; 0x7e
  40a894:	e712      	b.n	40a6bc <_malloc_r+0x374>
  40a896:	687b      	ldr	r3, [r7, #4]
  40a898:	e780      	b.n	40a79c <_malloc_r+0x454>
  40a89a:	08f0      	lsrs	r0, r6, #3
  40a89c:	f106 0308 	add.w	r3, r6, #8
  40a8a0:	e600      	b.n	40a4a4 <_malloc_r+0x15c>
  40a8a2:	bf00      	nop
  40a8a4:	2040c964 	.word	0x2040c964

0040a8a8 <__ascii_mbtowc>:
  40a8a8:	b082      	sub	sp, #8
  40a8aa:	b149      	cbz	r1, 40a8c0 <__ascii_mbtowc+0x18>
  40a8ac:	b15a      	cbz	r2, 40a8c6 <__ascii_mbtowc+0x1e>
  40a8ae:	b16b      	cbz	r3, 40a8cc <__ascii_mbtowc+0x24>
  40a8b0:	7813      	ldrb	r3, [r2, #0]
  40a8b2:	600b      	str	r3, [r1, #0]
  40a8b4:	7812      	ldrb	r2, [r2, #0]
  40a8b6:	1c10      	adds	r0, r2, #0
  40a8b8:	bf18      	it	ne
  40a8ba:	2001      	movne	r0, #1
  40a8bc:	b002      	add	sp, #8
  40a8be:	4770      	bx	lr
  40a8c0:	a901      	add	r1, sp, #4
  40a8c2:	2a00      	cmp	r2, #0
  40a8c4:	d1f3      	bne.n	40a8ae <__ascii_mbtowc+0x6>
  40a8c6:	4610      	mov	r0, r2
  40a8c8:	b002      	add	sp, #8
  40a8ca:	4770      	bx	lr
  40a8cc:	f06f 0001 	mvn.w	r0, #1
  40a8d0:	e7f4      	b.n	40a8bc <__ascii_mbtowc+0x14>
  40a8d2:	bf00      	nop
	...

0040a8e0 <memchr>:
  40a8e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40a8e4:	2a10      	cmp	r2, #16
  40a8e6:	db2b      	blt.n	40a940 <memchr+0x60>
  40a8e8:	f010 0f07 	tst.w	r0, #7
  40a8ec:	d008      	beq.n	40a900 <memchr+0x20>
  40a8ee:	f810 3b01 	ldrb.w	r3, [r0], #1
  40a8f2:	3a01      	subs	r2, #1
  40a8f4:	428b      	cmp	r3, r1
  40a8f6:	d02d      	beq.n	40a954 <memchr+0x74>
  40a8f8:	f010 0f07 	tst.w	r0, #7
  40a8fc:	b342      	cbz	r2, 40a950 <memchr+0x70>
  40a8fe:	d1f6      	bne.n	40a8ee <memchr+0xe>
  40a900:	b4f0      	push	{r4, r5, r6, r7}
  40a902:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  40a906:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40a90a:	f022 0407 	bic.w	r4, r2, #7
  40a90e:	f07f 0700 	mvns.w	r7, #0
  40a912:	2300      	movs	r3, #0
  40a914:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  40a918:	3c08      	subs	r4, #8
  40a91a:	ea85 0501 	eor.w	r5, r5, r1
  40a91e:	ea86 0601 	eor.w	r6, r6, r1
  40a922:	fa85 f547 	uadd8	r5, r5, r7
  40a926:	faa3 f587 	sel	r5, r3, r7
  40a92a:	fa86 f647 	uadd8	r6, r6, r7
  40a92e:	faa5 f687 	sel	r6, r5, r7
  40a932:	b98e      	cbnz	r6, 40a958 <memchr+0x78>
  40a934:	d1ee      	bne.n	40a914 <memchr+0x34>
  40a936:	bcf0      	pop	{r4, r5, r6, r7}
  40a938:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40a93c:	f002 0207 	and.w	r2, r2, #7
  40a940:	b132      	cbz	r2, 40a950 <memchr+0x70>
  40a942:	f810 3b01 	ldrb.w	r3, [r0], #1
  40a946:	3a01      	subs	r2, #1
  40a948:	ea83 0301 	eor.w	r3, r3, r1
  40a94c:	b113      	cbz	r3, 40a954 <memchr+0x74>
  40a94e:	d1f8      	bne.n	40a942 <memchr+0x62>
  40a950:	2000      	movs	r0, #0
  40a952:	4770      	bx	lr
  40a954:	3801      	subs	r0, #1
  40a956:	4770      	bx	lr
  40a958:	2d00      	cmp	r5, #0
  40a95a:	bf06      	itte	eq
  40a95c:	4635      	moveq	r5, r6
  40a95e:	3803      	subeq	r0, #3
  40a960:	3807      	subne	r0, #7
  40a962:	f015 0f01 	tst.w	r5, #1
  40a966:	d107      	bne.n	40a978 <memchr+0x98>
  40a968:	3001      	adds	r0, #1
  40a96a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40a96e:	bf02      	ittt	eq
  40a970:	3001      	addeq	r0, #1
  40a972:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  40a976:	3001      	addeq	r0, #1
  40a978:	bcf0      	pop	{r4, r5, r6, r7}
  40a97a:	3801      	subs	r0, #1
  40a97c:	4770      	bx	lr
  40a97e:	bf00      	nop

0040a980 <memmove>:
  40a980:	4288      	cmp	r0, r1
  40a982:	b5f0      	push	{r4, r5, r6, r7, lr}
  40a984:	d90d      	bls.n	40a9a2 <memmove+0x22>
  40a986:	188b      	adds	r3, r1, r2
  40a988:	4298      	cmp	r0, r3
  40a98a:	d20a      	bcs.n	40a9a2 <memmove+0x22>
  40a98c:	1884      	adds	r4, r0, r2
  40a98e:	2a00      	cmp	r2, #0
  40a990:	d051      	beq.n	40aa36 <memmove+0xb6>
  40a992:	4622      	mov	r2, r4
  40a994:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40a998:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40a99c:	4299      	cmp	r1, r3
  40a99e:	d1f9      	bne.n	40a994 <memmove+0x14>
  40a9a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40a9a2:	2a0f      	cmp	r2, #15
  40a9a4:	d948      	bls.n	40aa38 <memmove+0xb8>
  40a9a6:	ea41 0300 	orr.w	r3, r1, r0
  40a9aa:	079b      	lsls	r3, r3, #30
  40a9ac:	d146      	bne.n	40aa3c <memmove+0xbc>
  40a9ae:	f100 0410 	add.w	r4, r0, #16
  40a9b2:	f101 0310 	add.w	r3, r1, #16
  40a9b6:	4615      	mov	r5, r2
  40a9b8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40a9bc:	f844 6c10 	str.w	r6, [r4, #-16]
  40a9c0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  40a9c4:	f844 6c0c 	str.w	r6, [r4, #-12]
  40a9c8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40a9cc:	f844 6c08 	str.w	r6, [r4, #-8]
  40a9d0:	3d10      	subs	r5, #16
  40a9d2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40a9d6:	f844 6c04 	str.w	r6, [r4, #-4]
  40a9da:	2d0f      	cmp	r5, #15
  40a9dc:	f103 0310 	add.w	r3, r3, #16
  40a9e0:	f104 0410 	add.w	r4, r4, #16
  40a9e4:	d8e8      	bhi.n	40a9b8 <memmove+0x38>
  40a9e6:	f1a2 0310 	sub.w	r3, r2, #16
  40a9ea:	f023 030f 	bic.w	r3, r3, #15
  40a9ee:	f002 0e0f 	and.w	lr, r2, #15
  40a9f2:	3310      	adds	r3, #16
  40a9f4:	f1be 0f03 	cmp.w	lr, #3
  40a9f8:	4419      	add	r1, r3
  40a9fa:	4403      	add	r3, r0
  40a9fc:	d921      	bls.n	40aa42 <memmove+0xc2>
  40a9fe:	1f1e      	subs	r6, r3, #4
  40aa00:	460d      	mov	r5, r1
  40aa02:	4674      	mov	r4, lr
  40aa04:	3c04      	subs	r4, #4
  40aa06:	f855 7b04 	ldr.w	r7, [r5], #4
  40aa0a:	f846 7f04 	str.w	r7, [r6, #4]!
  40aa0e:	2c03      	cmp	r4, #3
  40aa10:	d8f8      	bhi.n	40aa04 <memmove+0x84>
  40aa12:	f1ae 0404 	sub.w	r4, lr, #4
  40aa16:	f024 0403 	bic.w	r4, r4, #3
  40aa1a:	3404      	adds	r4, #4
  40aa1c:	4421      	add	r1, r4
  40aa1e:	4423      	add	r3, r4
  40aa20:	f002 0203 	and.w	r2, r2, #3
  40aa24:	b162      	cbz	r2, 40aa40 <memmove+0xc0>
  40aa26:	3b01      	subs	r3, #1
  40aa28:	440a      	add	r2, r1
  40aa2a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40aa2e:	f803 4f01 	strb.w	r4, [r3, #1]!
  40aa32:	428a      	cmp	r2, r1
  40aa34:	d1f9      	bne.n	40aa2a <memmove+0xaa>
  40aa36:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40aa38:	4603      	mov	r3, r0
  40aa3a:	e7f3      	b.n	40aa24 <memmove+0xa4>
  40aa3c:	4603      	mov	r3, r0
  40aa3e:	e7f2      	b.n	40aa26 <memmove+0xa6>
  40aa40:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40aa42:	4672      	mov	r2, lr
  40aa44:	e7ee      	b.n	40aa24 <memmove+0xa4>
  40aa46:	bf00      	nop

0040aa48 <__malloc_lock>:
  40aa48:	4801      	ldr	r0, [pc, #4]	; (40aa50 <__malloc_lock+0x8>)
  40aa4a:	f7ff bbf9 	b.w	40a240 <__retarget_lock_acquire_recursive>
  40aa4e:	bf00      	nop
  40aa50:	2040cc1c 	.word	0x2040cc1c

0040aa54 <__malloc_unlock>:
  40aa54:	4801      	ldr	r0, [pc, #4]	; (40aa5c <__malloc_unlock+0x8>)
  40aa56:	f7ff bbf5 	b.w	40a244 <__retarget_lock_release_recursive>
  40aa5a:	bf00      	nop
  40aa5c:	2040cc1c 	.word	0x2040cc1c

0040aa60 <_Balloc>:
  40aa60:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40aa62:	b570      	push	{r4, r5, r6, lr}
  40aa64:	4605      	mov	r5, r0
  40aa66:	460c      	mov	r4, r1
  40aa68:	b14b      	cbz	r3, 40aa7e <_Balloc+0x1e>
  40aa6a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40aa6e:	b180      	cbz	r0, 40aa92 <_Balloc+0x32>
  40aa70:	6802      	ldr	r2, [r0, #0]
  40aa72:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40aa76:	2300      	movs	r3, #0
  40aa78:	6103      	str	r3, [r0, #16]
  40aa7a:	60c3      	str	r3, [r0, #12]
  40aa7c:	bd70      	pop	{r4, r5, r6, pc}
  40aa7e:	2221      	movs	r2, #33	; 0x21
  40aa80:	2104      	movs	r1, #4
  40aa82:	f000 fe69 	bl	40b758 <_calloc_r>
  40aa86:	64e8      	str	r0, [r5, #76]	; 0x4c
  40aa88:	4603      	mov	r3, r0
  40aa8a:	2800      	cmp	r0, #0
  40aa8c:	d1ed      	bne.n	40aa6a <_Balloc+0xa>
  40aa8e:	2000      	movs	r0, #0
  40aa90:	bd70      	pop	{r4, r5, r6, pc}
  40aa92:	2101      	movs	r1, #1
  40aa94:	fa01 f604 	lsl.w	r6, r1, r4
  40aa98:	1d72      	adds	r2, r6, #5
  40aa9a:	4628      	mov	r0, r5
  40aa9c:	0092      	lsls	r2, r2, #2
  40aa9e:	f000 fe5b 	bl	40b758 <_calloc_r>
  40aaa2:	2800      	cmp	r0, #0
  40aaa4:	d0f3      	beq.n	40aa8e <_Balloc+0x2e>
  40aaa6:	6044      	str	r4, [r0, #4]
  40aaa8:	6086      	str	r6, [r0, #8]
  40aaaa:	e7e4      	b.n	40aa76 <_Balloc+0x16>

0040aaac <_Bfree>:
  40aaac:	b131      	cbz	r1, 40aabc <_Bfree+0x10>
  40aaae:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40aab0:	684a      	ldr	r2, [r1, #4]
  40aab2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40aab6:	6008      	str	r0, [r1, #0]
  40aab8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40aabc:	4770      	bx	lr
  40aabe:	bf00      	nop

0040aac0 <__multadd>:
  40aac0:	b5f0      	push	{r4, r5, r6, r7, lr}
  40aac2:	690c      	ldr	r4, [r1, #16]
  40aac4:	b083      	sub	sp, #12
  40aac6:	460d      	mov	r5, r1
  40aac8:	4606      	mov	r6, r0
  40aaca:	f101 0e14 	add.w	lr, r1, #20
  40aace:	2700      	movs	r7, #0
  40aad0:	f8de 0000 	ldr.w	r0, [lr]
  40aad4:	b281      	uxth	r1, r0
  40aad6:	fb02 3301 	mla	r3, r2, r1, r3
  40aada:	0c01      	lsrs	r1, r0, #16
  40aadc:	0c18      	lsrs	r0, r3, #16
  40aade:	fb02 0101 	mla	r1, r2, r1, r0
  40aae2:	b29b      	uxth	r3, r3
  40aae4:	3701      	adds	r7, #1
  40aae6:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  40aaea:	42bc      	cmp	r4, r7
  40aaec:	f84e 3b04 	str.w	r3, [lr], #4
  40aaf0:	ea4f 4311 	mov.w	r3, r1, lsr #16
  40aaf4:	dcec      	bgt.n	40aad0 <__multadd+0x10>
  40aaf6:	b13b      	cbz	r3, 40ab08 <__multadd+0x48>
  40aaf8:	68aa      	ldr	r2, [r5, #8]
  40aafa:	4294      	cmp	r4, r2
  40aafc:	da07      	bge.n	40ab0e <__multadd+0x4e>
  40aafe:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40ab02:	3401      	adds	r4, #1
  40ab04:	6153      	str	r3, [r2, #20]
  40ab06:	612c      	str	r4, [r5, #16]
  40ab08:	4628      	mov	r0, r5
  40ab0a:	b003      	add	sp, #12
  40ab0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40ab0e:	6869      	ldr	r1, [r5, #4]
  40ab10:	9301      	str	r3, [sp, #4]
  40ab12:	3101      	adds	r1, #1
  40ab14:	4630      	mov	r0, r6
  40ab16:	f7ff ffa3 	bl	40aa60 <_Balloc>
  40ab1a:	692a      	ldr	r2, [r5, #16]
  40ab1c:	3202      	adds	r2, #2
  40ab1e:	f105 010c 	add.w	r1, r5, #12
  40ab22:	4607      	mov	r7, r0
  40ab24:	0092      	lsls	r2, r2, #2
  40ab26:	300c      	adds	r0, #12
  40ab28:	f7fb fb2e 	bl	406188 <memcpy>
  40ab2c:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40ab2e:	6869      	ldr	r1, [r5, #4]
  40ab30:	9b01      	ldr	r3, [sp, #4]
  40ab32:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40ab36:	6028      	str	r0, [r5, #0]
  40ab38:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  40ab3c:	463d      	mov	r5, r7
  40ab3e:	e7de      	b.n	40aafe <__multadd+0x3e>

0040ab40 <__hi0bits>:
  40ab40:	0c02      	lsrs	r2, r0, #16
  40ab42:	0412      	lsls	r2, r2, #16
  40ab44:	4603      	mov	r3, r0
  40ab46:	b9b2      	cbnz	r2, 40ab76 <__hi0bits+0x36>
  40ab48:	0403      	lsls	r3, r0, #16
  40ab4a:	2010      	movs	r0, #16
  40ab4c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40ab50:	bf04      	itt	eq
  40ab52:	021b      	lsleq	r3, r3, #8
  40ab54:	3008      	addeq	r0, #8
  40ab56:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  40ab5a:	bf04      	itt	eq
  40ab5c:	011b      	lsleq	r3, r3, #4
  40ab5e:	3004      	addeq	r0, #4
  40ab60:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  40ab64:	bf04      	itt	eq
  40ab66:	009b      	lsleq	r3, r3, #2
  40ab68:	3002      	addeq	r0, #2
  40ab6a:	2b00      	cmp	r3, #0
  40ab6c:	db02      	blt.n	40ab74 <__hi0bits+0x34>
  40ab6e:	005b      	lsls	r3, r3, #1
  40ab70:	d403      	bmi.n	40ab7a <__hi0bits+0x3a>
  40ab72:	2020      	movs	r0, #32
  40ab74:	4770      	bx	lr
  40ab76:	2000      	movs	r0, #0
  40ab78:	e7e8      	b.n	40ab4c <__hi0bits+0xc>
  40ab7a:	3001      	adds	r0, #1
  40ab7c:	4770      	bx	lr
  40ab7e:	bf00      	nop

0040ab80 <__lo0bits>:
  40ab80:	6803      	ldr	r3, [r0, #0]
  40ab82:	f013 0207 	ands.w	r2, r3, #7
  40ab86:	4601      	mov	r1, r0
  40ab88:	d007      	beq.n	40ab9a <__lo0bits+0x1a>
  40ab8a:	07da      	lsls	r2, r3, #31
  40ab8c:	d421      	bmi.n	40abd2 <__lo0bits+0x52>
  40ab8e:	0798      	lsls	r0, r3, #30
  40ab90:	d421      	bmi.n	40abd6 <__lo0bits+0x56>
  40ab92:	089b      	lsrs	r3, r3, #2
  40ab94:	600b      	str	r3, [r1, #0]
  40ab96:	2002      	movs	r0, #2
  40ab98:	4770      	bx	lr
  40ab9a:	b298      	uxth	r0, r3
  40ab9c:	b198      	cbz	r0, 40abc6 <__lo0bits+0x46>
  40ab9e:	4610      	mov	r0, r2
  40aba0:	f013 0fff 	tst.w	r3, #255	; 0xff
  40aba4:	bf04      	itt	eq
  40aba6:	0a1b      	lsreq	r3, r3, #8
  40aba8:	3008      	addeq	r0, #8
  40abaa:	071a      	lsls	r2, r3, #28
  40abac:	bf04      	itt	eq
  40abae:	091b      	lsreq	r3, r3, #4
  40abb0:	3004      	addeq	r0, #4
  40abb2:	079a      	lsls	r2, r3, #30
  40abb4:	bf04      	itt	eq
  40abb6:	089b      	lsreq	r3, r3, #2
  40abb8:	3002      	addeq	r0, #2
  40abba:	07da      	lsls	r2, r3, #31
  40abbc:	d407      	bmi.n	40abce <__lo0bits+0x4e>
  40abbe:	085b      	lsrs	r3, r3, #1
  40abc0:	d104      	bne.n	40abcc <__lo0bits+0x4c>
  40abc2:	2020      	movs	r0, #32
  40abc4:	4770      	bx	lr
  40abc6:	0c1b      	lsrs	r3, r3, #16
  40abc8:	2010      	movs	r0, #16
  40abca:	e7e9      	b.n	40aba0 <__lo0bits+0x20>
  40abcc:	3001      	adds	r0, #1
  40abce:	600b      	str	r3, [r1, #0]
  40abd0:	4770      	bx	lr
  40abd2:	2000      	movs	r0, #0
  40abd4:	4770      	bx	lr
  40abd6:	085b      	lsrs	r3, r3, #1
  40abd8:	600b      	str	r3, [r1, #0]
  40abda:	2001      	movs	r0, #1
  40abdc:	4770      	bx	lr
  40abde:	bf00      	nop

0040abe0 <__i2b>:
  40abe0:	b510      	push	{r4, lr}
  40abe2:	460c      	mov	r4, r1
  40abe4:	2101      	movs	r1, #1
  40abe6:	f7ff ff3b 	bl	40aa60 <_Balloc>
  40abea:	2201      	movs	r2, #1
  40abec:	6144      	str	r4, [r0, #20]
  40abee:	6102      	str	r2, [r0, #16]
  40abf0:	bd10      	pop	{r4, pc}
  40abf2:	bf00      	nop

0040abf4 <__multiply>:
  40abf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40abf8:	690c      	ldr	r4, [r1, #16]
  40abfa:	6915      	ldr	r5, [r2, #16]
  40abfc:	42ac      	cmp	r4, r5
  40abfe:	b083      	sub	sp, #12
  40ac00:	468b      	mov	fp, r1
  40ac02:	4616      	mov	r6, r2
  40ac04:	da04      	bge.n	40ac10 <__multiply+0x1c>
  40ac06:	4622      	mov	r2, r4
  40ac08:	46b3      	mov	fp, r6
  40ac0a:	462c      	mov	r4, r5
  40ac0c:	460e      	mov	r6, r1
  40ac0e:	4615      	mov	r5, r2
  40ac10:	f8db 3008 	ldr.w	r3, [fp, #8]
  40ac14:	f8db 1004 	ldr.w	r1, [fp, #4]
  40ac18:	eb04 0805 	add.w	r8, r4, r5
  40ac1c:	4598      	cmp	r8, r3
  40ac1e:	bfc8      	it	gt
  40ac20:	3101      	addgt	r1, #1
  40ac22:	f7ff ff1d 	bl	40aa60 <_Balloc>
  40ac26:	f100 0914 	add.w	r9, r0, #20
  40ac2a:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40ac2e:	45d1      	cmp	r9, sl
  40ac30:	9000      	str	r0, [sp, #0]
  40ac32:	d205      	bcs.n	40ac40 <__multiply+0x4c>
  40ac34:	464b      	mov	r3, r9
  40ac36:	2100      	movs	r1, #0
  40ac38:	f843 1b04 	str.w	r1, [r3], #4
  40ac3c:	459a      	cmp	sl, r3
  40ac3e:	d8fb      	bhi.n	40ac38 <__multiply+0x44>
  40ac40:	f106 0c14 	add.w	ip, r6, #20
  40ac44:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  40ac48:	f10b 0b14 	add.w	fp, fp, #20
  40ac4c:	459c      	cmp	ip, r3
  40ac4e:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40ac52:	d24c      	bcs.n	40acee <__multiply+0xfa>
  40ac54:	f8cd a004 	str.w	sl, [sp, #4]
  40ac58:	469a      	mov	sl, r3
  40ac5a:	f8dc 5000 	ldr.w	r5, [ip]
  40ac5e:	b2af      	uxth	r7, r5
  40ac60:	b1ef      	cbz	r7, 40ac9e <__multiply+0xaa>
  40ac62:	2100      	movs	r1, #0
  40ac64:	464d      	mov	r5, r9
  40ac66:	465e      	mov	r6, fp
  40ac68:	460c      	mov	r4, r1
  40ac6a:	f856 2b04 	ldr.w	r2, [r6], #4
  40ac6e:	6828      	ldr	r0, [r5, #0]
  40ac70:	b293      	uxth	r3, r2
  40ac72:	b281      	uxth	r1, r0
  40ac74:	fb07 1303 	mla	r3, r7, r3, r1
  40ac78:	0c12      	lsrs	r2, r2, #16
  40ac7a:	0c01      	lsrs	r1, r0, #16
  40ac7c:	4423      	add	r3, r4
  40ac7e:	fb07 1102 	mla	r1, r7, r2, r1
  40ac82:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40ac86:	b29b      	uxth	r3, r3
  40ac88:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  40ac8c:	45b6      	cmp	lr, r6
  40ac8e:	f845 3b04 	str.w	r3, [r5], #4
  40ac92:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40ac96:	d8e8      	bhi.n	40ac6a <__multiply+0x76>
  40ac98:	602c      	str	r4, [r5, #0]
  40ac9a:	f8dc 5000 	ldr.w	r5, [ip]
  40ac9e:	0c2d      	lsrs	r5, r5, #16
  40aca0:	d01d      	beq.n	40acde <__multiply+0xea>
  40aca2:	f8d9 3000 	ldr.w	r3, [r9]
  40aca6:	4648      	mov	r0, r9
  40aca8:	461c      	mov	r4, r3
  40acaa:	4659      	mov	r1, fp
  40acac:	2200      	movs	r2, #0
  40acae:	880e      	ldrh	r6, [r1, #0]
  40acb0:	0c24      	lsrs	r4, r4, #16
  40acb2:	fb05 4406 	mla	r4, r5, r6, r4
  40acb6:	4422      	add	r2, r4
  40acb8:	b29b      	uxth	r3, r3
  40acba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40acbe:	f840 3b04 	str.w	r3, [r0], #4
  40acc2:	f851 3b04 	ldr.w	r3, [r1], #4
  40acc6:	6804      	ldr	r4, [r0, #0]
  40acc8:	0c1b      	lsrs	r3, r3, #16
  40acca:	b2a6      	uxth	r6, r4
  40accc:	fb05 6303 	mla	r3, r5, r3, r6
  40acd0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  40acd4:	458e      	cmp	lr, r1
  40acd6:	ea4f 4213 	mov.w	r2, r3, lsr #16
  40acda:	d8e8      	bhi.n	40acae <__multiply+0xba>
  40acdc:	6003      	str	r3, [r0, #0]
  40acde:	f10c 0c04 	add.w	ip, ip, #4
  40ace2:	45e2      	cmp	sl, ip
  40ace4:	f109 0904 	add.w	r9, r9, #4
  40ace8:	d8b7      	bhi.n	40ac5a <__multiply+0x66>
  40acea:	f8dd a004 	ldr.w	sl, [sp, #4]
  40acee:	f1b8 0f00 	cmp.w	r8, #0
  40acf2:	dd0b      	ble.n	40ad0c <__multiply+0x118>
  40acf4:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  40acf8:	f1aa 0a04 	sub.w	sl, sl, #4
  40acfc:	b11b      	cbz	r3, 40ad06 <__multiply+0x112>
  40acfe:	e005      	b.n	40ad0c <__multiply+0x118>
  40ad00:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  40ad04:	b913      	cbnz	r3, 40ad0c <__multiply+0x118>
  40ad06:	f1b8 0801 	subs.w	r8, r8, #1
  40ad0a:	d1f9      	bne.n	40ad00 <__multiply+0x10c>
  40ad0c:	9800      	ldr	r0, [sp, #0]
  40ad0e:	f8c0 8010 	str.w	r8, [r0, #16]
  40ad12:	b003      	add	sp, #12
  40ad14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040ad18 <__pow5mult>:
  40ad18:	f012 0303 	ands.w	r3, r2, #3
  40ad1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40ad20:	4614      	mov	r4, r2
  40ad22:	4607      	mov	r7, r0
  40ad24:	d12e      	bne.n	40ad84 <__pow5mult+0x6c>
  40ad26:	460d      	mov	r5, r1
  40ad28:	10a4      	asrs	r4, r4, #2
  40ad2a:	d01c      	beq.n	40ad66 <__pow5mult+0x4e>
  40ad2c:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40ad2e:	b396      	cbz	r6, 40ad96 <__pow5mult+0x7e>
  40ad30:	07e3      	lsls	r3, r4, #31
  40ad32:	f04f 0800 	mov.w	r8, #0
  40ad36:	d406      	bmi.n	40ad46 <__pow5mult+0x2e>
  40ad38:	1064      	asrs	r4, r4, #1
  40ad3a:	d014      	beq.n	40ad66 <__pow5mult+0x4e>
  40ad3c:	6830      	ldr	r0, [r6, #0]
  40ad3e:	b1a8      	cbz	r0, 40ad6c <__pow5mult+0x54>
  40ad40:	4606      	mov	r6, r0
  40ad42:	07e3      	lsls	r3, r4, #31
  40ad44:	d5f8      	bpl.n	40ad38 <__pow5mult+0x20>
  40ad46:	4632      	mov	r2, r6
  40ad48:	4629      	mov	r1, r5
  40ad4a:	4638      	mov	r0, r7
  40ad4c:	f7ff ff52 	bl	40abf4 <__multiply>
  40ad50:	b1b5      	cbz	r5, 40ad80 <__pow5mult+0x68>
  40ad52:	686a      	ldr	r2, [r5, #4]
  40ad54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40ad56:	1064      	asrs	r4, r4, #1
  40ad58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40ad5c:	6029      	str	r1, [r5, #0]
  40ad5e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40ad62:	4605      	mov	r5, r0
  40ad64:	d1ea      	bne.n	40ad3c <__pow5mult+0x24>
  40ad66:	4628      	mov	r0, r5
  40ad68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40ad6c:	4632      	mov	r2, r6
  40ad6e:	4631      	mov	r1, r6
  40ad70:	4638      	mov	r0, r7
  40ad72:	f7ff ff3f 	bl	40abf4 <__multiply>
  40ad76:	6030      	str	r0, [r6, #0]
  40ad78:	f8c0 8000 	str.w	r8, [r0]
  40ad7c:	4606      	mov	r6, r0
  40ad7e:	e7e0      	b.n	40ad42 <__pow5mult+0x2a>
  40ad80:	4605      	mov	r5, r0
  40ad82:	e7d9      	b.n	40ad38 <__pow5mult+0x20>
  40ad84:	1e5a      	subs	r2, r3, #1
  40ad86:	4d0b      	ldr	r5, [pc, #44]	; (40adb4 <__pow5mult+0x9c>)
  40ad88:	2300      	movs	r3, #0
  40ad8a:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40ad8e:	f7ff fe97 	bl	40aac0 <__multadd>
  40ad92:	4605      	mov	r5, r0
  40ad94:	e7c8      	b.n	40ad28 <__pow5mult+0x10>
  40ad96:	2101      	movs	r1, #1
  40ad98:	4638      	mov	r0, r7
  40ad9a:	f7ff fe61 	bl	40aa60 <_Balloc>
  40ad9e:	f240 2171 	movw	r1, #625	; 0x271
  40ada2:	2201      	movs	r2, #1
  40ada4:	2300      	movs	r3, #0
  40ada6:	6141      	str	r1, [r0, #20]
  40ada8:	6102      	str	r2, [r0, #16]
  40adaa:	4606      	mov	r6, r0
  40adac:	64b8      	str	r0, [r7, #72]	; 0x48
  40adae:	6003      	str	r3, [r0, #0]
  40adb0:	e7be      	b.n	40ad30 <__pow5mult+0x18>
  40adb2:	bf00      	nop
  40adb4:	0040d6d8 	.word	0x0040d6d8

0040adb8 <__lshift>:
  40adb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40adbc:	4691      	mov	r9, r2
  40adbe:	690a      	ldr	r2, [r1, #16]
  40adc0:	688b      	ldr	r3, [r1, #8]
  40adc2:	ea4f 1469 	mov.w	r4, r9, asr #5
  40adc6:	eb04 0802 	add.w	r8, r4, r2
  40adca:	f108 0501 	add.w	r5, r8, #1
  40adce:	429d      	cmp	r5, r3
  40add0:	460e      	mov	r6, r1
  40add2:	4607      	mov	r7, r0
  40add4:	6849      	ldr	r1, [r1, #4]
  40add6:	dd04      	ble.n	40ade2 <__lshift+0x2a>
  40add8:	005b      	lsls	r3, r3, #1
  40adda:	429d      	cmp	r5, r3
  40addc:	f101 0101 	add.w	r1, r1, #1
  40ade0:	dcfa      	bgt.n	40add8 <__lshift+0x20>
  40ade2:	4638      	mov	r0, r7
  40ade4:	f7ff fe3c 	bl	40aa60 <_Balloc>
  40ade8:	2c00      	cmp	r4, #0
  40adea:	f100 0314 	add.w	r3, r0, #20
  40adee:	dd06      	ble.n	40adfe <__lshift+0x46>
  40adf0:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  40adf4:	2100      	movs	r1, #0
  40adf6:	f843 1b04 	str.w	r1, [r3], #4
  40adfa:	429a      	cmp	r2, r3
  40adfc:	d1fb      	bne.n	40adf6 <__lshift+0x3e>
  40adfe:	6934      	ldr	r4, [r6, #16]
  40ae00:	f106 0114 	add.w	r1, r6, #20
  40ae04:	f019 091f 	ands.w	r9, r9, #31
  40ae08:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  40ae0c:	d01d      	beq.n	40ae4a <__lshift+0x92>
  40ae0e:	f1c9 0c20 	rsb	ip, r9, #32
  40ae12:	2200      	movs	r2, #0
  40ae14:	680c      	ldr	r4, [r1, #0]
  40ae16:	fa04 f409 	lsl.w	r4, r4, r9
  40ae1a:	4314      	orrs	r4, r2
  40ae1c:	f843 4b04 	str.w	r4, [r3], #4
  40ae20:	f851 2b04 	ldr.w	r2, [r1], #4
  40ae24:	458e      	cmp	lr, r1
  40ae26:	fa22 f20c 	lsr.w	r2, r2, ip
  40ae2a:	d8f3      	bhi.n	40ae14 <__lshift+0x5c>
  40ae2c:	601a      	str	r2, [r3, #0]
  40ae2e:	b10a      	cbz	r2, 40ae34 <__lshift+0x7c>
  40ae30:	f108 0502 	add.w	r5, r8, #2
  40ae34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40ae36:	6872      	ldr	r2, [r6, #4]
  40ae38:	3d01      	subs	r5, #1
  40ae3a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40ae3e:	6105      	str	r5, [r0, #16]
  40ae40:	6031      	str	r1, [r6, #0]
  40ae42:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40ae46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40ae4a:	3b04      	subs	r3, #4
  40ae4c:	f851 2b04 	ldr.w	r2, [r1], #4
  40ae50:	f843 2f04 	str.w	r2, [r3, #4]!
  40ae54:	458e      	cmp	lr, r1
  40ae56:	d8f9      	bhi.n	40ae4c <__lshift+0x94>
  40ae58:	e7ec      	b.n	40ae34 <__lshift+0x7c>
  40ae5a:	bf00      	nop

0040ae5c <__mcmp>:
  40ae5c:	b430      	push	{r4, r5}
  40ae5e:	690b      	ldr	r3, [r1, #16]
  40ae60:	4605      	mov	r5, r0
  40ae62:	6900      	ldr	r0, [r0, #16]
  40ae64:	1ac0      	subs	r0, r0, r3
  40ae66:	d10f      	bne.n	40ae88 <__mcmp+0x2c>
  40ae68:	009b      	lsls	r3, r3, #2
  40ae6a:	3514      	adds	r5, #20
  40ae6c:	3114      	adds	r1, #20
  40ae6e:	4419      	add	r1, r3
  40ae70:	442b      	add	r3, r5
  40ae72:	e001      	b.n	40ae78 <__mcmp+0x1c>
  40ae74:	429d      	cmp	r5, r3
  40ae76:	d207      	bcs.n	40ae88 <__mcmp+0x2c>
  40ae78:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40ae7c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40ae80:	4294      	cmp	r4, r2
  40ae82:	d0f7      	beq.n	40ae74 <__mcmp+0x18>
  40ae84:	d302      	bcc.n	40ae8c <__mcmp+0x30>
  40ae86:	2001      	movs	r0, #1
  40ae88:	bc30      	pop	{r4, r5}
  40ae8a:	4770      	bx	lr
  40ae8c:	f04f 30ff 	mov.w	r0, #4294967295
  40ae90:	e7fa      	b.n	40ae88 <__mcmp+0x2c>
  40ae92:	bf00      	nop

0040ae94 <__mdiff>:
  40ae94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40ae98:	690f      	ldr	r7, [r1, #16]
  40ae9a:	460e      	mov	r6, r1
  40ae9c:	6911      	ldr	r1, [r2, #16]
  40ae9e:	1a7f      	subs	r7, r7, r1
  40aea0:	2f00      	cmp	r7, #0
  40aea2:	4690      	mov	r8, r2
  40aea4:	d117      	bne.n	40aed6 <__mdiff+0x42>
  40aea6:	0089      	lsls	r1, r1, #2
  40aea8:	f106 0514 	add.w	r5, r6, #20
  40aeac:	f102 0e14 	add.w	lr, r2, #20
  40aeb0:	186b      	adds	r3, r5, r1
  40aeb2:	4471      	add	r1, lr
  40aeb4:	e001      	b.n	40aeba <__mdiff+0x26>
  40aeb6:	429d      	cmp	r5, r3
  40aeb8:	d25c      	bcs.n	40af74 <__mdiff+0xe0>
  40aeba:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40aebe:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40aec2:	42a2      	cmp	r2, r4
  40aec4:	d0f7      	beq.n	40aeb6 <__mdiff+0x22>
  40aec6:	d25e      	bcs.n	40af86 <__mdiff+0xf2>
  40aec8:	4633      	mov	r3, r6
  40aeca:	462c      	mov	r4, r5
  40aecc:	4646      	mov	r6, r8
  40aece:	4675      	mov	r5, lr
  40aed0:	4698      	mov	r8, r3
  40aed2:	2701      	movs	r7, #1
  40aed4:	e005      	b.n	40aee2 <__mdiff+0x4e>
  40aed6:	db58      	blt.n	40af8a <__mdiff+0xf6>
  40aed8:	f106 0514 	add.w	r5, r6, #20
  40aedc:	f108 0414 	add.w	r4, r8, #20
  40aee0:	2700      	movs	r7, #0
  40aee2:	6871      	ldr	r1, [r6, #4]
  40aee4:	f7ff fdbc 	bl	40aa60 <_Balloc>
  40aee8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40aeec:	6936      	ldr	r6, [r6, #16]
  40aeee:	60c7      	str	r7, [r0, #12]
  40aef0:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  40aef4:	46a6      	mov	lr, r4
  40aef6:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40aefa:	f100 0414 	add.w	r4, r0, #20
  40aefe:	2300      	movs	r3, #0
  40af00:	f85e 1b04 	ldr.w	r1, [lr], #4
  40af04:	f855 8b04 	ldr.w	r8, [r5], #4
  40af08:	b28a      	uxth	r2, r1
  40af0a:	fa13 f388 	uxtah	r3, r3, r8
  40af0e:	0c09      	lsrs	r1, r1, #16
  40af10:	1a9a      	subs	r2, r3, r2
  40af12:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40af16:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40af1a:	b292      	uxth	r2, r2
  40af1c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40af20:	45f4      	cmp	ip, lr
  40af22:	f844 2b04 	str.w	r2, [r4], #4
  40af26:	ea4f 4323 	mov.w	r3, r3, asr #16
  40af2a:	d8e9      	bhi.n	40af00 <__mdiff+0x6c>
  40af2c:	42af      	cmp	r7, r5
  40af2e:	d917      	bls.n	40af60 <__mdiff+0xcc>
  40af30:	46a4      	mov	ip, r4
  40af32:	46ae      	mov	lr, r5
  40af34:	f85e 2b04 	ldr.w	r2, [lr], #4
  40af38:	fa13 f382 	uxtah	r3, r3, r2
  40af3c:	1419      	asrs	r1, r3, #16
  40af3e:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40af42:	b29b      	uxth	r3, r3
  40af44:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  40af48:	4577      	cmp	r7, lr
  40af4a:	f84c 2b04 	str.w	r2, [ip], #4
  40af4e:	ea4f 4321 	mov.w	r3, r1, asr #16
  40af52:	d8ef      	bhi.n	40af34 <__mdiff+0xa0>
  40af54:	43ed      	mvns	r5, r5
  40af56:	442f      	add	r7, r5
  40af58:	f027 0703 	bic.w	r7, r7, #3
  40af5c:	3704      	adds	r7, #4
  40af5e:	443c      	add	r4, r7
  40af60:	3c04      	subs	r4, #4
  40af62:	b922      	cbnz	r2, 40af6e <__mdiff+0xda>
  40af64:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40af68:	3e01      	subs	r6, #1
  40af6a:	2b00      	cmp	r3, #0
  40af6c:	d0fa      	beq.n	40af64 <__mdiff+0xd0>
  40af6e:	6106      	str	r6, [r0, #16]
  40af70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40af74:	2100      	movs	r1, #0
  40af76:	f7ff fd73 	bl	40aa60 <_Balloc>
  40af7a:	2201      	movs	r2, #1
  40af7c:	2300      	movs	r3, #0
  40af7e:	6102      	str	r2, [r0, #16]
  40af80:	6143      	str	r3, [r0, #20]
  40af82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40af86:	4674      	mov	r4, lr
  40af88:	e7ab      	b.n	40aee2 <__mdiff+0x4e>
  40af8a:	4633      	mov	r3, r6
  40af8c:	f106 0414 	add.w	r4, r6, #20
  40af90:	f102 0514 	add.w	r5, r2, #20
  40af94:	4616      	mov	r6, r2
  40af96:	2701      	movs	r7, #1
  40af98:	4698      	mov	r8, r3
  40af9a:	e7a2      	b.n	40aee2 <__mdiff+0x4e>

0040af9c <__d2b>:
  40af9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40afa0:	b082      	sub	sp, #8
  40afa2:	2101      	movs	r1, #1
  40afa4:	461c      	mov	r4, r3
  40afa6:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40afaa:	4615      	mov	r5, r2
  40afac:	9e08      	ldr	r6, [sp, #32]
  40afae:	f7ff fd57 	bl	40aa60 <_Balloc>
  40afb2:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40afb6:	4680      	mov	r8, r0
  40afb8:	b10f      	cbz	r7, 40afbe <__d2b+0x22>
  40afba:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40afbe:	9401      	str	r4, [sp, #4]
  40afc0:	b31d      	cbz	r5, 40b00a <__d2b+0x6e>
  40afc2:	a802      	add	r0, sp, #8
  40afc4:	f840 5d08 	str.w	r5, [r0, #-8]!
  40afc8:	f7ff fdda 	bl	40ab80 <__lo0bits>
  40afcc:	2800      	cmp	r0, #0
  40afce:	d134      	bne.n	40b03a <__d2b+0x9e>
  40afd0:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40afd4:	f8c8 2014 	str.w	r2, [r8, #20]
  40afd8:	2b00      	cmp	r3, #0
  40afda:	bf0c      	ite	eq
  40afdc:	2101      	moveq	r1, #1
  40afde:	2102      	movne	r1, #2
  40afe0:	f8c8 3018 	str.w	r3, [r8, #24]
  40afe4:	f8c8 1010 	str.w	r1, [r8, #16]
  40afe8:	b9df      	cbnz	r7, 40b022 <__d2b+0x86>
  40afea:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40afee:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40aff2:	6030      	str	r0, [r6, #0]
  40aff4:	6918      	ldr	r0, [r3, #16]
  40aff6:	f7ff fda3 	bl	40ab40 <__hi0bits>
  40affa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40affc:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40b000:	6018      	str	r0, [r3, #0]
  40b002:	4640      	mov	r0, r8
  40b004:	b002      	add	sp, #8
  40b006:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b00a:	a801      	add	r0, sp, #4
  40b00c:	f7ff fdb8 	bl	40ab80 <__lo0bits>
  40b010:	9b01      	ldr	r3, [sp, #4]
  40b012:	f8c8 3014 	str.w	r3, [r8, #20]
  40b016:	2101      	movs	r1, #1
  40b018:	3020      	adds	r0, #32
  40b01a:	f8c8 1010 	str.w	r1, [r8, #16]
  40b01e:	2f00      	cmp	r7, #0
  40b020:	d0e3      	beq.n	40afea <__d2b+0x4e>
  40b022:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40b024:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  40b028:	4407      	add	r7, r0
  40b02a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40b02e:	6037      	str	r7, [r6, #0]
  40b030:	6018      	str	r0, [r3, #0]
  40b032:	4640      	mov	r0, r8
  40b034:	b002      	add	sp, #8
  40b036:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b03a:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40b03e:	f1c0 0220 	rsb	r2, r0, #32
  40b042:	fa03 f202 	lsl.w	r2, r3, r2
  40b046:	430a      	orrs	r2, r1
  40b048:	40c3      	lsrs	r3, r0
  40b04a:	9301      	str	r3, [sp, #4]
  40b04c:	f8c8 2014 	str.w	r2, [r8, #20]
  40b050:	e7c2      	b.n	40afd8 <__d2b+0x3c>
  40b052:	bf00      	nop

0040b054 <_realloc_r>:
  40b054:	2900      	cmp	r1, #0
  40b056:	f000 8095 	beq.w	40b184 <_realloc_r+0x130>
  40b05a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40b05e:	460d      	mov	r5, r1
  40b060:	4616      	mov	r6, r2
  40b062:	b083      	sub	sp, #12
  40b064:	4680      	mov	r8, r0
  40b066:	f106 070b 	add.w	r7, r6, #11
  40b06a:	f7ff fced 	bl	40aa48 <__malloc_lock>
  40b06e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40b072:	2f16      	cmp	r7, #22
  40b074:	f02e 0403 	bic.w	r4, lr, #3
  40b078:	f1a5 0908 	sub.w	r9, r5, #8
  40b07c:	d83c      	bhi.n	40b0f8 <_realloc_r+0xa4>
  40b07e:	2210      	movs	r2, #16
  40b080:	4617      	mov	r7, r2
  40b082:	42be      	cmp	r6, r7
  40b084:	d83d      	bhi.n	40b102 <_realloc_r+0xae>
  40b086:	4294      	cmp	r4, r2
  40b088:	da43      	bge.n	40b112 <_realloc_r+0xbe>
  40b08a:	4bc4      	ldr	r3, [pc, #784]	; (40b39c <_realloc_r+0x348>)
  40b08c:	6899      	ldr	r1, [r3, #8]
  40b08e:	eb09 0004 	add.w	r0, r9, r4
  40b092:	4288      	cmp	r0, r1
  40b094:	f000 80b4 	beq.w	40b200 <_realloc_r+0x1ac>
  40b098:	6843      	ldr	r3, [r0, #4]
  40b09a:	f023 0101 	bic.w	r1, r3, #1
  40b09e:	4401      	add	r1, r0
  40b0a0:	6849      	ldr	r1, [r1, #4]
  40b0a2:	07c9      	lsls	r1, r1, #31
  40b0a4:	d54c      	bpl.n	40b140 <_realloc_r+0xec>
  40b0a6:	f01e 0f01 	tst.w	lr, #1
  40b0aa:	f000 809b 	beq.w	40b1e4 <_realloc_r+0x190>
  40b0ae:	4631      	mov	r1, r6
  40b0b0:	4640      	mov	r0, r8
  40b0b2:	f7ff f949 	bl	40a348 <_malloc_r>
  40b0b6:	4606      	mov	r6, r0
  40b0b8:	2800      	cmp	r0, #0
  40b0ba:	d03a      	beq.n	40b132 <_realloc_r+0xde>
  40b0bc:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40b0c0:	f023 0301 	bic.w	r3, r3, #1
  40b0c4:	444b      	add	r3, r9
  40b0c6:	f1a0 0208 	sub.w	r2, r0, #8
  40b0ca:	429a      	cmp	r2, r3
  40b0cc:	f000 8121 	beq.w	40b312 <_realloc_r+0x2be>
  40b0d0:	1f22      	subs	r2, r4, #4
  40b0d2:	2a24      	cmp	r2, #36	; 0x24
  40b0d4:	f200 8107 	bhi.w	40b2e6 <_realloc_r+0x292>
  40b0d8:	2a13      	cmp	r2, #19
  40b0da:	f200 80db 	bhi.w	40b294 <_realloc_r+0x240>
  40b0de:	4603      	mov	r3, r0
  40b0e0:	462a      	mov	r2, r5
  40b0e2:	6811      	ldr	r1, [r2, #0]
  40b0e4:	6019      	str	r1, [r3, #0]
  40b0e6:	6851      	ldr	r1, [r2, #4]
  40b0e8:	6059      	str	r1, [r3, #4]
  40b0ea:	6892      	ldr	r2, [r2, #8]
  40b0ec:	609a      	str	r2, [r3, #8]
  40b0ee:	4629      	mov	r1, r5
  40b0f0:	4640      	mov	r0, r8
  40b0f2:	f7fe fdfd 	bl	409cf0 <_free_r>
  40b0f6:	e01c      	b.n	40b132 <_realloc_r+0xde>
  40b0f8:	f027 0707 	bic.w	r7, r7, #7
  40b0fc:	2f00      	cmp	r7, #0
  40b0fe:	463a      	mov	r2, r7
  40b100:	dabf      	bge.n	40b082 <_realloc_r+0x2e>
  40b102:	2600      	movs	r6, #0
  40b104:	230c      	movs	r3, #12
  40b106:	4630      	mov	r0, r6
  40b108:	f8c8 3000 	str.w	r3, [r8]
  40b10c:	b003      	add	sp, #12
  40b10e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b112:	462e      	mov	r6, r5
  40b114:	1be3      	subs	r3, r4, r7
  40b116:	2b0f      	cmp	r3, #15
  40b118:	d81e      	bhi.n	40b158 <_realloc_r+0x104>
  40b11a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40b11e:	f003 0301 	and.w	r3, r3, #1
  40b122:	4323      	orrs	r3, r4
  40b124:	444c      	add	r4, r9
  40b126:	f8c9 3004 	str.w	r3, [r9, #4]
  40b12a:	6863      	ldr	r3, [r4, #4]
  40b12c:	f043 0301 	orr.w	r3, r3, #1
  40b130:	6063      	str	r3, [r4, #4]
  40b132:	4640      	mov	r0, r8
  40b134:	f7ff fc8e 	bl	40aa54 <__malloc_unlock>
  40b138:	4630      	mov	r0, r6
  40b13a:	b003      	add	sp, #12
  40b13c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b140:	f023 0303 	bic.w	r3, r3, #3
  40b144:	18e1      	adds	r1, r4, r3
  40b146:	4291      	cmp	r1, r2
  40b148:	db1f      	blt.n	40b18a <_realloc_r+0x136>
  40b14a:	68c3      	ldr	r3, [r0, #12]
  40b14c:	6882      	ldr	r2, [r0, #8]
  40b14e:	462e      	mov	r6, r5
  40b150:	60d3      	str	r3, [r2, #12]
  40b152:	460c      	mov	r4, r1
  40b154:	609a      	str	r2, [r3, #8]
  40b156:	e7dd      	b.n	40b114 <_realloc_r+0xc0>
  40b158:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40b15c:	eb09 0107 	add.w	r1, r9, r7
  40b160:	f002 0201 	and.w	r2, r2, #1
  40b164:	444c      	add	r4, r9
  40b166:	f043 0301 	orr.w	r3, r3, #1
  40b16a:	4317      	orrs	r7, r2
  40b16c:	f8c9 7004 	str.w	r7, [r9, #4]
  40b170:	604b      	str	r3, [r1, #4]
  40b172:	6863      	ldr	r3, [r4, #4]
  40b174:	f043 0301 	orr.w	r3, r3, #1
  40b178:	3108      	adds	r1, #8
  40b17a:	6063      	str	r3, [r4, #4]
  40b17c:	4640      	mov	r0, r8
  40b17e:	f7fe fdb7 	bl	409cf0 <_free_r>
  40b182:	e7d6      	b.n	40b132 <_realloc_r+0xde>
  40b184:	4611      	mov	r1, r2
  40b186:	f7ff b8df 	b.w	40a348 <_malloc_r>
  40b18a:	f01e 0f01 	tst.w	lr, #1
  40b18e:	d18e      	bne.n	40b0ae <_realloc_r+0x5a>
  40b190:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40b194:	eba9 0a01 	sub.w	sl, r9, r1
  40b198:	f8da 1004 	ldr.w	r1, [sl, #4]
  40b19c:	f021 0103 	bic.w	r1, r1, #3
  40b1a0:	440b      	add	r3, r1
  40b1a2:	4423      	add	r3, r4
  40b1a4:	4293      	cmp	r3, r2
  40b1a6:	db25      	blt.n	40b1f4 <_realloc_r+0x1a0>
  40b1a8:	68c2      	ldr	r2, [r0, #12]
  40b1aa:	6881      	ldr	r1, [r0, #8]
  40b1ac:	4656      	mov	r6, sl
  40b1ae:	60ca      	str	r2, [r1, #12]
  40b1b0:	6091      	str	r1, [r2, #8]
  40b1b2:	f8da 100c 	ldr.w	r1, [sl, #12]
  40b1b6:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40b1ba:	1f22      	subs	r2, r4, #4
  40b1bc:	2a24      	cmp	r2, #36	; 0x24
  40b1be:	60c1      	str	r1, [r0, #12]
  40b1c0:	6088      	str	r0, [r1, #8]
  40b1c2:	f200 8094 	bhi.w	40b2ee <_realloc_r+0x29a>
  40b1c6:	2a13      	cmp	r2, #19
  40b1c8:	d96f      	bls.n	40b2aa <_realloc_r+0x256>
  40b1ca:	6829      	ldr	r1, [r5, #0]
  40b1cc:	f8ca 1008 	str.w	r1, [sl, #8]
  40b1d0:	6869      	ldr	r1, [r5, #4]
  40b1d2:	f8ca 100c 	str.w	r1, [sl, #12]
  40b1d6:	2a1b      	cmp	r2, #27
  40b1d8:	f200 80a2 	bhi.w	40b320 <_realloc_r+0x2cc>
  40b1dc:	3508      	adds	r5, #8
  40b1de:	f10a 0210 	add.w	r2, sl, #16
  40b1e2:	e063      	b.n	40b2ac <_realloc_r+0x258>
  40b1e4:	f855 3c08 	ldr.w	r3, [r5, #-8]
  40b1e8:	eba9 0a03 	sub.w	sl, r9, r3
  40b1ec:	f8da 1004 	ldr.w	r1, [sl, #4]
  40b1f0:	f021 0103 	bic.w	r1, r1, #3
  40b1f4:	1863      	adds	r3, r4, r1
  40b1f6:	4293      	cmp	r3, r2
  40b1f8:	f6ff af59 	blt.w	40b0ae <_realloc_r+0x5a>
  40b1fc:	4656      	mov	r6, sl
  40b1fe:	e7d8      	b.n	40b1b2 <_realloc_r+0x15e>
  40b200:	6841      	ldr	r1, [r0, #4]
  40b202:	f021 0b03 	bic.w	fp, r1, #3
  40b206:	44a3      	add	fp, r4
  40b208:	f107 0010 	add.w	r0, r7, #16
  40b20c:	4583      	cmp	fp, r0
  40b20e:	da56      	bge.n	40b2be <_realloc_r+0x26a>
  40b210:	f01e 0f01 	tst.w	lr, #1
  40b214:	f47f af4b 	bne.w	40b0ae <_realloc_r+0x5a>
  40b218:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40b21c:	eba9 0a01 	sub.w	sl, r9, r1
  40b220:	f8da 1004 	ldr.w	r1, [sl, #4]
  40b224:	f021 0103 	bic.w	r1, r1, #3
  40b228:	448b      	add	fp, r1
  40b22a:	4558      	cmp	r0, fp
  40b22c:	dce2      	bgt.n	40b1f4 <_realloc_r+0x1a0>
  40b22e:	4656      	mov	r6, sl
  40b230:	f8da 100c 	ldr.w	r1, [sl, #12]
  40b234:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40b238:	1f22      	subs	r2, r4, #4
  40b23a:	2a24      	cmp	r2, #36	; 0x24
  40b23c:	60c1      	str	r1, [r0, #12]
  40b23e:	6088      	str	r0, [r1, #8]
  40b240:	f200 808f 	bhi.w	40b362 <_realloc_r+0x30e>
  40b244:	2a13      	cmp	r2, #19
  40b246:	f240 808a 	bls.w	40b35e <_realloc_r+0x30a>
  40b24a:	6829      	ldr	r1, [r5, #0]
  40b24c:	f8ca 1008 	str.w	r1, [sl, #8]
  40b250:	6869      	ldr	r1, [r5, #4]
  40b252:	f8ca 100c 	str.w	r1, [sl, #12]
  40b256:	2a1b      	cmp	r2, #27
  40b258:	f200 808a 	bhi.w	40b370 <_realloc_r+0x31c>
  40b25c:	3508      	adds	r5, #8
  40b25e:	f10a 0210 	add.w	r2, sl, #16
  40b262:	6829      	ldr	r1, [r5, #0]
  40b264:	6011      	str	r1, [r2, #0]
  40b266:	6869      	ldr	r1, [r5, #4]
  40b268:	6051      	str	r1, [r2, #4]
  40b26a:	68a9      	ldr	r1, [r5, #8]
  40b26c:	6091      	str	r1, [r2, #8]
  40b26e:	eb0a 0107 	add.w	r1, sl, r7
  40b272:	ebab 0207 	sub.w	r2, fp, r7
  40b276:	f042 0201 	orr.w	r2, r2, #1
  40b27a:	6099      	str	r1, [r3, #8]
  40b27c:	604a      	str	r2, [r1, #4]
  40b27e:	f8da 3004 	ldr.w	r3, [sl, #4]
  40b282:	f003 0301 	and.w	r3, r3, #1
  40b286:	431f      	orrs	r7, r3
  40b288:	4640      	mov	r0, r8
  40b28a:	f8ca 7004 	str.w	r7, [sl, #4]
  40b28e:	f7ff fbe1 	bl	40aa54 <__malloc_unlock>
  40b292:	e751      	b.n	40b138 <_realloc_r+0xe4>
  40b294:	682b      	ldr	r3, [r5, #0]
  40b296:	6003      	str	r3, [r0, #0]
  40b298:	686b      	ldr	r3, [r5, #4]
  40b29a:	6043      	str	r3, [r0, #4]
  40b29c:	2a1b      	cmp	r2, #27
  40b29e:	d82d      	bhi.n	40b2fc <_realloc_r+0x2a8>
  40b2a0:	f100 0308 	add.w	r3, r0, #8
  40b2a4:	f105 0208 	add.w	r2, r5, #8
  40b2a8:	e71b      	b.n	40b0e2 <_realloc_r+0x8e>
  40b2aa:	4632      	mov	r2, r6
  40b2ac:	6829      	ldr	r1, [r5, #0]
  40b2ae:	6011      	str	r1, [r2, #0]
  40b2b0:	6869      	ldr	r1, [r5, #4]
  40b2b2:	6051      	str	r1, [r2, #4]
  40b2b4:	68a9      	ldr	r1, [r5, #8]
  40b2b6:	6091      	str	r1, [r2, #8]
  40b2b8:	461c      	mov	r4, r3
  40b2ba:	46d1      	mov	r9, sl
  40b2bc:	e72a      	b.n	40b114 <_realloc_r+0xc0>
  40b2be:	eb09 0107 	add.w	r1, r9, r7
  40b2c2:	ebab 0b07 	sub.w	fp, fp, r7
  40b2c6:	f04b 0201 	orr.w	r2, fp, #1
  40b2ca:	6099      	str	r1, [r3, #8]
  40b2cc:	604a      	str	r2, [r1, #4]
  40b2ce:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40b2d2:	f003 0301 	and.w	r3, r3, #1
  40b2d6:	431f      	orrs	r7, r3
  40b2d8:	4640      	mov	r0, r8
  40b2da:	f845 7c04 	str.w	r7, [r5, #-4]
  40b2de:	f7ff fbb9 	bl	40aa54 <__malloc_unlock>
  40b2e2:	462e      	mov	r6, r5
  40b2e4:	e728      	b.n	40b138 <_realloc_r+0xe4>
  40b2e6:	4629      	mov	r1, r5
  40b2e8:	f7ff fb4a 	bl	40a980 <memmove>
  40b2ec:	e6ff      	b.n	40b0ee <_realloc_r+0x9a>
  40b2ee:	4629      	mov	r1, r5
  40b2f0:	4630      	mov	r0, r6
  40b2f2:	461c      	mov	r4, r3
  40b2f4:	46d1      	mov	r9, sl
  40b2f6:	f7ff fb43 	bl	40a980 <memmove>
  40b2fa:	e70b      	b.n	40b114 <_realloc_r+0xc0>
  40b2fc:	68ab      	ldr	r3, [r5, #8]
  40b2fe:	6083      	str	r3, [r0, #8]
  40b300:	68eb      	ldr	r3, [r5, #12]
  40b302:	60c3      	str	r3, [r0, #12]
  40b304:	2a24      	cmp	r2, #36	; 0x24
  40b306:	d017      	beq.n	40b338 <_realloc_r+0x2e4>
  40b308:	f100 0310 	add.w	r3, r0, #16
  40b30c:	f105 0210 	add.w	r2, r5, #16
  40b310:	e6e7      	b.n	40b0e2 <_realloc_r+0x8e>
  40b312:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40b316:	f023 0303 	bic.w	r3, r3, #3
  40b31a:	441c      	add	r4, r3
  40b31c:	462e      	mov	r6, r5
  40b31e:	e6f9      	b.n	40b114 <_realloc_r+0xc0>
  40b320:	68a9      	ldr	r1, [r5, #8]
  40b322:	f8ca 1010 	str.w	r1, [sl, #16]
  40b326:	68e9      	ldr	r1, [r5, #12]
  40b328:	f8ca 1014 	str.w	r1, [sl, #20]
  40b32c:	2a24      	cmp	r2, #36	; 0x24
  40b32e:	d00c      	beq.n	40b34a <_realloc_r+0x2f6>
  40b330:	3510      	adds	r5, #16
  40b332:	f10a 0218 	add.w	r2, sl, #24
  40b336:	e7b9      	b.n	40b2ac <_realloc_r+0x258>
  40b338:	692b      	ldr	r3, [r5, #16]
  40b33a:	6103      	str	r3, [r0, #16]
  40b33c:	696b      	ldr	r3, [r5, #20]
  40b33e:	6143      	str	r3, [r0, #20]
  40b340:	f105 0218 	add.w	r2, r5, #24
  40b344:	f100 0318 	add.w	r3, r0, #24
  40b348:	e6cb      	b.n	40b0e2 <_realloc_r+0x8e>
  40b34a:	692a      	ldr	r2, [r5, #16]
  40b34c:	f8ca 2018 	str.w	r2, [sl, #24]
  40b350:	696a      	ldr	r2, [r5, #20]
  40b352:	f8ca 201c 	str.w	r2, [sl, #28]
  40b356:	3518      	adds	r5, #24
  40b358:	f10a 0220 	add.w	r2, sl, #32
  40b35c:	e7a6      	b.n	40b2ac <_realloc_r+0x258>
  40b35e:	4632      	mov	r2, r6
  40b360:	e77f      	b.n	40b262 <_realloc_r+0x20e>
  40b362:	4629      	mov	r1, r5
  40b364:	4630      	mov	r0, r6
  40b366:	9301      	str	r3, [sp, #4]
  40b368:	f7ff fb0a 	bl	40a980 <memmove>
  40b36c:	9b01      	ldr	r3, [sp, #4]
  40b36e:	e77e      	b.n	40b26e <_realloc_r+0x21a>
  40b370:	68a9      	ldr	r1, [r5, #8]
  40b372:	f8ca 1010 	str.w	r1, [sl, #16]
  40b376:	68e9      	ldr	r1, [r5, #12]
  40b378:	f8ca 1014 	str.w	r1, [sl, #20]
  40b37c:	2a24      	cmp	r2, #36	; 0x24
  40b37e:	d003      	beq.n	40b388 <_realloc_r+0x334>
  40b380:	3510      	adds	r5, #16
  40b382:	f10a 0218 	add.w	r2, sl, #24
  40b386:	e76c      	b.n	40b262 <_realloc_r+0x20e>
  40b388:	692a      	ldr	r2, [r5, #16]
  40b38a:	f8ca 2018 	str.w	r2, [sl, #24]
  40b38e:	696a      	ldr	r2, [r5, #20]
  40b390:	f8ca 201c 	str.w	r2, [sl, #28]
  40b394:	3518      	adds	r5, #24
  40b396:	f10a 0220 	add.w	r2, sl, #32
  40b39a:	e762      	b.n	40b262 <_realloc_r+0x20e>
  40b39c:	204005c0 	.word	0x204005c0

0040b3a0 <_sbrk_r>:
  40b3a0:	b538      	push	{r3, r4, r5, lr}
  40b3a2:	4c07      	ldr	r4, [pc, #28]	; (40b3c0 <_sbrk_r+0x20>)
  40b3a4:	2300      	movs	r3, #0
  40b3a6:	4605      	mov	r5, r0
  40b3a8:	4608      	mov	r0, r1
  40b3aa:	6023      	str	r3, [r4, #0]
  40b3ac:	f7fa f974 	bl	405698 <_sbrk>
  40b3b0:	1c43      	adds	r3, r0, #1
  40b3b2:	d000      	beq.n	40b3b6 <_sbrk_r+0x16>
  40b3b4:	bd38      	pop	{r3, r4, r5, pc}
  40b3b6:	6823      	ldr	r3, [r4, #0]
  40b3b8:	2b00      	cmp	r3, #0
  40b3ba:	d0fb      	beq.n	40b3b4 <_sbrk_r+0x14>
  40b3bc:	602b      	str	r3, [r5, #0]
  40b3be:	bd38      	pop	{r3, r4, r5, pc}
  40b3c0:	2040cc30 	.word	0x2040cc30

0040b3c4 <__sread>:
  40b3c4:	b510      	push	{r4, lr}
  40b3c6:	460c      	mov	r4, r1
  40b3c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40b3cc:	f000 faa4 	bl	40b918 <_read_r>
  40b3d0:	2800      	cmp	r0, #0
  40b3d2:	db03      	blt.n	40b3dc <__sread+0x18>
  40b3d4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40b3d6:	4403      	add	r3, r0
  40b3d8:	6523      	str	r3, [r4, #80]	; 0x50
  40b3da:	bd10      	pop	{r4, pc}
  40b3dc:	89a3      	ldrh	r3, [r4, #12]
  40b3de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40b3e2:	81a3      	strh	r3, [r4, #12]
  40b3e4:	bd10      	pop	{r4, pc}
  40b3e6:	bf00      	nop

0040b3e8 <__swrite>:
  40b3e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b3ec:	4616      	mov	r6, r2
  40b3ee:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40b3f2:	461f      	mov	r7, r3
  40b3f4:	05d3      	lsls	r3, r2, #23
  40b3f6:	460c      	mov	r4, r1
  40b3f8:	4605      	mov	r5, r0
  40b3fa:	d507      	bpl.n	40b40c <__swrite+0x24>
  40b3fc:	2200      	movs	r2, #0
  40b3fe:	2302      	movs	r3, #2
  40b400:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40b404:	f000 fa72 	bl	40b8ec <_lseek_r>
  40b408:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40b40c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40b410:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40b414:	81a2      	strh	r2, [r4, #12]
  40b416:	463b      	mov	r3, r7
  40b418:	4632      	mov	r2, r6
  40b41a:	4628      	mov	r0, r5
  40b41c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40b420:	f000 b922 	b.w	40b668 <_write_r>

0040b424 <__sseek>:
  40b424:	b510      	push	{r4, lr}
  40b426:	460c      	mov	r4, r1
  40b428:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40b42c:	f000 fa5e 	bl	40b8ec <_lseek_r>
  40b430:	89a3      	ldrh	r3, [r4, #12]
  40b432:	1c42      	adds	r2, r0, #1
  40b434:	bf0e      	itee	eq
  40b436:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40b43a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40b43e:	6520      	strne	r0, [r4, #80]	; 0x50
  40b440:	81a3      	strh	r3, [r4, #12]
  40b442:	bd10      	pop	{r4, pc}

0040b444 <__sclose>:
  40b444:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40b448:	f000 b9b6 	b.w	40b7b8 <_close_r>

0040b44c <__ssprint_r>:
  40b44c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40b450:	6893      	ldr	r3, [r2, #8]
  40b452:	b083      	sub	sp, #12
  40b454:	4690      	mov	r8, r2
  40b456:	2b00      	cmp	r3, #0
  40b458:	d070      	beq.n	40b53c <__ssprint_r+0xf0>
  40b45a:	4682      	mov	sl, r0
  40b45c:	460c      	mov	r4, r1
  40b45e:	6817      	ldr	r7, [r2, #0]
  40b460:	688d      	ldr	r5, [r1, #8]
  40b462:	6808      	ldr	r0, [r1, #0]
  40b464:	e042      	b.n	40b4ec <__ssprint_r+0xa0>
  40b466:	89a3      	ldrh	r3, [r4, #12]
  40b468:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40b46c:	d02e      	beq.n	40b4cc <__ssprint_r+0x80>
  40b46e:	6965      	ldr	r5, [r4, #20]
  40b470:	6921      	ldr	r1, [r4, #16]
  40b472:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  40b476:	eba0 0b01 	sub.w	fp, r0, r1
  40b47a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40b47e:	f10b 0001 	add.w	r0, fp, #1
  40b482:	106d      	asrs	r5, r5, #1
  40b484:	4430      	add	r0, r6
  40b486:	42a8      	cmp	r0, r5
  40b488:	462a      	mov	r2, r5
  40b48a:	bf84      	itt	hi
  40b48c:	4605      	movhi	r5, r0
  40b48e:	462a      	movhi	r2, r5
  40b490:	055b      	lsls	r3, r3, #21
  40b492:	d538      	bpl.n	40b506 <__ssprint_r+0xba>
  40b494:	4611      	mov	r1, r2
  40b496:	4650      	mov	r0, sl
  40b498:	f7fe ff56 	bl	40a348 <_malloc_r>
  40b49c:	2800      	cmp	r0, #0
  40b49e:	d03c      	beq.n	40b51a <__ssprint_r+0xce>
  40b4a0:	465a      	mov	r2, fp
  40b4a2:	6921      	ldr	r1, [r4, #16]
  40b4a4:	9001      	str	r0, [sp, #4]
  40b4a6:	f7fa fe6f 	bl	406188 <memcpy>
  40b4aa:	89a2      	ldrh	r2, [r4, #12]
  40b4ac:	9b01      	ldr	r3, [sp, #4]
  40b4ae:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40b4b2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40b4b6:	81a2      	strh	r2, [r4, #12]
  40b4b8:	eba5 020b 	sub.w	r2, r5, fp
  40b4bc:	eb03 000b 	add.w	r0, r3, fp
  40b4c0:	6165      	str	r5, [r4, #20]
  40b4c2:	6123      	str	r3, [r4, #16]
  40b4c4:	6020      	str	r0, [r4, #0]
  40b4c6:	60a2      	str	r2, [r4, #8]
  40b4c8:	4635      	mov	r5, r6
  40b4ca:	46b3      	mov	fp, r6
  40b4cc:	465a      	mov	r2, fp
  40b4ce:	4649      	mov	r1, r9
  40b4d0:	f7ff fa56 	bl	40a980 <memmove>
  40b4d4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  40b4d8:	68a2      	ldr	r2, [r4, #8]
  40b4da:	6820      	ldr	r0, [r4, #0]
  40b4dc:	1b55      	subs	r5, r2, r5
  40b4de:	4458      	add	r0, fp
  40b4e0:	1b9e      	subs	r6, r3, r6
  40b4e2:	60a5      	str	r5, [r4, #8]
  40b4e4:	6020      	str	r0, [r4, #0]
  40b4e6:	f8c8 6008 	str.w	r6, [r8, #8]
  40b4ea:	b33e      	cbz	r6, 40b53c <__ssprint_r+0xf0>
  40b4ec:	687e      	ldr	r6, [r7, #4]
  40b4ee:	463b      	mov	r3, r7
  40b4f0:	3708      	adds	r7, #8
  40b4f2:	2e00      	cmp	r6, #0
  40b4f4:	d0fa      	beq.n	40b4ec <__ssprint_r+0xa0>
  40b4f6:	42ae      	cmp	r6, r5
  40b4f8:	f8d3 9000 	ldr.w	r9, [r3]
  40b4fc:	46ab      	mov	fp, r5
  40b4fe:	d2b2      	bcs.n	40b466 <__ssprint_r+0x1a>
  40b500:	4635      	mov	r5, r6
  40b502:	46b3      	mov	fp, r6
  40b504:	e7e2      	b.n	40b4cc <__ssprint_r+0x80>
  40b506:	4650      	mov	r0, sl
  40b508:	f7ff fda4 	bl	40b054 <_realloc_r>
  40b50c:	4603      	mov	r3, r0
  40b50e:	2800      	cmp	r0, #0
  40b510:	d1d2      	bne.n	40b4b8 <__ssprint_r+0x6c>
  40b512:	6921      	ldr	r1, [r4, #16]
  40b514:	4650      	mov	r0, sl
  40b516:	f7fe fbeb 	bl	409cf0 <_free_r>
  40b51a:	230c      	movs	r3, #12
  40b51c:	f8ca 3000 	str.w	r3, [sl]
  40b520:	89a3      	ldrh	r3, [r4, #12]
  40b522:	2200      	movs	r2, #0
  40b524:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40b528:	f04f 30ff 	mov.w	r0, #4294967295
  40b52c:	81a3      	strh	r3, [r4, #12]
  40b52e:	f8c8 2008 	str.w	r2, [r8, #8]
  40b532:	f8c8 2004 	str.w	r2, [r8, #4]
  40b536:	b003      	add	sp, #12
  40b538:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b53c:	2000      	movs	r0, #0
  40b53e:	f8c8 0004 	str.w	r0, [r8, #4]
  40b542:	b003      	add	sp, #12
  40b544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040b548 <__swbuf_r>:
  40b548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40b54a:	460d      	mov	r5, r1
  40b54c:	4614      	mov	r4, r2
  40b54e:	4606      	mov	r6, r0
  40b550:	b110      	cbz	r0, 40b558 <__swbuf_r+0x10>
  40b552:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40b554:	2b00      	cmp	r3, #0
  40b556:	d04b      	beq.n	40b5f0 <__swbuf_r+0xa8>
  40b558:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40b55c:	69a3      	ldr	r3, [r4, #24]
  40b55e:	60a3      	str	r3, [r4, #8]
  40b560:	b291      	uxth	r1, r2
  40b562:	0708      	lsls	r0, r1, #28
  40b564:	d539      	bpl.n	40b5da <__swbuf_r+0x92>
  40b566:	6923      	ldr	r3, [r4, #16]
  40b568:	2b00      	cmp	r3, #0
  40b56a:	d036      	beq.n	40b5da <__swbuf_r+0x92>
  40b56c:	b2ed      	uxtb	r5, r5
  40b56e:	0489      	lsls	r1, r1, #18
  40b570:	462f      	mov	r7, r5
  40b572:	d515      	bpl.n	40b5a0 <__swbuf_r+0x58>
  40b574:	6822      	ldr	r2, [r4, #0]
  40b576:	6961      	ldr	r1, [r4, #20]
  40b578:	1ad3      	subs	r3, r2, r3
  40b57a:	428b      	cmp	r3, r1
  40b57c:	da1c      	bge.n	40b5b8 <__swbuf_r+0x70>
  40b57e:	3301      	adds	r3, #1
  40b580:	68a1      	ldr	r1, [r4, #8]
  40b582:	1c50      	adds	r0, r2, #1
  40b584:	3901      	subs	r1, #1
  40b586:	60a1      	str	r1, [r4, #8]
  40b588:	6020      	str	r0, [r4, #0]
  40b58a:	7015      	strb	r5, [r2, #0]
  40b58c:	6962      	ldr	r2, [r4, #20]
  40b58e:	429a      	cmp	r2, r3
  40b590:	d01a      	beq.n	40b5c8 <__swbuf_r+0x80>
  40b592:	89a3      	ldrh	r3, [r4, #12]
  40b594:	07db      	lsls	r3, r3, #31
  40b596:	d501      	bpl.n	40b59c <__swbuf_r+0x54>
  40b598:	2d0a      	cmp	r5, #10
  40b59a:	d015      	beq.n	40b5c8 <__swbuf_r+0x80>
  40b59c:	4638      	mov	r0, r7
  40b59e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40b5a0:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40b5a2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40b5a6:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40b5aa:	81a2      	strh	r2, [r4, #12]
  40b5ac:	6822      	ldr	r2, [r4, #0]
  40b5ae:	6661      	str	r1, [r4, #100]	; 0x64
  40b5b0:	6961      	ldr	r1, [r4, #20]
  40b5b2:	1ad3      	subs	r3, r2, r3
  40b5b4:	428b      	cmp	r3, r1
  40b5b6:	dbe2      	blt.n	40b57e <__swbuf_r+0x36>
  40b5b8:	4621      	mov	r1, r4
  40b5ba:	4630      	mov	r0, r6
  40b5bc:	f7fe fa1a 	bl	4099f4 <_fflush_r>
  40b5c0:	b940      	cbnz	r0, 40b5d4 <__swbuf_r+0x8c>
  40b5c2:	6822      	ldr	r2, [r4, #0]
  40b5c4:	2301      	movs	r3, #1
  40b5c6:	e7db      	b.n	40b580 <__swbuf_r+0x38>
  40b5c8:	4621      	mov	r1, r4
  40b5ca:	4630      	mov	r0, r6
  40b5cc:	f7fe fa12 	bl	4099f4 <_fflush_r>
  40b5d0:	2800      	cmp	r0, #0
  40b5d2:	d0e3      	beq.n	40b59c <__swbuf_r+0x54>
  40b5d4:	f04f 37ff 	mov.w	r7, #4294967295
  40b5d8:	e7e0      	b.n	40b59c <__swbuf_r+0x54>
  40b5da:	4621      	mov	r1, r4
  40b5dc:	4630      	mov	r0, r6
  40b5de:	f7fd f935 	bl	40884c <__swsetup_r>
  40b5e2:	2800      	cmp	r0, #0
  40b5e4:	d1f6      	bne.n	40b5d4 <__swbuf_r+0x8c>
  40b5e6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40b5ea:	6923      	ldr	r3, [r4, #16]
  40b5ec:	b291      	uxth	r1, r2
  40b5ee:	e7bd      	b.n	40b56c <__swbuf_r+0x24>
  40b5f0:	f7fe fa58 	bl	409aa4 <__sinit>
  40b5f4:	e7b0      	b.n	40b558 <__swbuf_r+0x10>
  40b5f6:	bf00      	nop

0040b5f8 <_wcrtomb_r>:
  40b5f8:	b5f0      	push	{r4, r5, r6, r7, lr}
  40b5fa:	4606      	mov	r6, r0
  40b5fc:	b085      	sub	sp, #20
  40b5fe:	461f      	mov	r7, r3
  40b600:	b189      	cbz	r1, 40b626 <_wcrtomb_r+0x2e>
  40b602:	4c10      	ldr	r4, [pc, #64]	; (40b644 <_wcrtomb_r+0x4c>)
  40b604:	4d10      	ldr	r5, [pc, #64]	; (40b648 <_wcrtomb_r+0x50>)
  40b606:	6824      	ldr	r4, [r4, #0]
  40b608:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40b60a:	2c00      	cmp	r4, #0
  40b60c:	bf08      	it	eq
  40b60e:	462c      	moveq	r4, r5
  40b610:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  40b614:	47a0      	blx	r4
  40b616:	1c43      	adds	r3, r0, #1
  40b618:	d103      	bne.n	40b622 <_wcrtomb_r+0x2a>
  40b61a:	2200      	movs	r2, #0
  40b61c:	238a      	movs	r3, #138	; 0x8a
  40b61e:	603a      	str	r2, [r7, #0]
  40b620:	6033      	str	r3, [r6, #0]
  40b622:	b005      	add	sp, #20
  40b624:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40b626:	460c      	mov	r4, r1
  40b628:	4906      	ldr	r1, [pc, #24]	; (40b644 <_wcrtomb_r+0x4c>)
  40b62a:	4a07      	ldr	r2, [pc, #28]	; (40b648 <_wcrtomb_r+0x50>)
  40b62c:	6809      	ldr	r1, [r1, #0]
  40b62e:	6b49      	ldr	r1, [r1, #52]	; 0x34
  40b630:	2900      	cmp	r1, #0
  40b632:	bf08      	it	eq
  40b634:	4611      	moveq	r1, r2
  40b636:	4622      	mov	r2, r4
  40b638:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  40b63c:	a901      	add	r1, sp, #4
  40b63e:	47a0      	blx	r4
  40b640:	e7e9      	b.n	40b616 <_wcrtomb_r+0x1e>
  40b642:	bf00      	nop
  40b644:	20400024 	.word	0x20400024
  40b648:	20400454 	.word	0x20400454

0040b64c <__ascii_wctomb>:
  40b64c:	b121      	cbz	r1, 40b658 <__ascii_wctomb+0xc>
  40b64e:	2aff      	cmp	r2, #255	; 0xff
  40b650:	d804      	bhi.n	40b65c <__ascii_wctomb+0x10>
  40b652:	700a      	strb	r2, [r1, #0]
  40b654:	2001      	movs	r0, #1
  40b656:	4770      	bx	lr
  40b658:	4608      	mov	r0, r1
  40b65a:	4770      	bx	lr
  40b65c:	238a      	movs	r3, #138	; 0x8a
  40b65e:	6003      	str	r3, [r0, #0]
  40b660:	f04f 30ff 	mov.w	r0, #4294967295
  40b664:	4770      	bx	lr
  40b666:	bf00      	nop

0040b668 <_write_r>:
  40b668:	b570      	push	{r4, r5, r6, lr}
  40b66a:	460d      	mov	r5, r1
  40b66c:	4c08      	ldr	r4, [pc, #32]	; (40b690 <_write_r+0x28>)
  40b66e:	4611      	mov	r1, r2
  40b670:	4606      	mov	r6, r0
  40b672:	461a      	mov	r2, r3
  40b674:	4628      	mov	r0, r5
  40b676:	2300      	movs	r3, #0
  40b678:	6023      	str	r3, [r4, #0]
  40b67a:	f7f9 f9a1 	bl	4049c0 <_write>
  40b67e:	1c43      	adds	r3, r0, #1
  40b680:	d000      	beq.n	40b684 <_write_r+0x1c>
  40b682:	bd70      	pop	{r4, r5, r6, pc}
  40b684:	6823      	ldr	r3, [r4, #0]
  40b686:	2b00      	cmp	r3, #0
  40b688:	d0fb      	beq.n	40b682 <_write_r+0x1a>
  40b68a:	6033      	str	r3, [r6, #0]
  40b68c:	bd70      	pop	{r4, r5, r6, pc}
  40b68e:	bf00      	nop
  40b690:	2040cc30 	.word	0x2040cc30

0040b694 <__register_exitproc>:
  40b694:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40b698:	4d2c      	ldr	r5, [pc, #176]	; (40b74c <__register_exitproc+0xb8>)
  40b69a:	4606      	mov	r6, r0
  40b69c:	6828      	ldr	r0, [r5, #0]
  40b69e:	4698      	mov	r8, r3
  40b6a0:	460f      	mov	r7, r1
  40b6a2:	4691      	mov	r9, r2
  40b6a4:	f7fe fdcc 	bl	40a240 <__retarget_lock_acquire_recursive>
  40b6a8:	4b29      	ldr	r3, [pc, #164]	; (40b750 <__register_exitproc+0xbc>)
  40b6aa:	681c      	ldr	r4, [r3, #0]
  40b6ac:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  40b6b0:	2b00      	cmp	r3, #0
  40b6b2:	d03e      	beq.n	40b732 <__register_exitproc+0x9e>
  40b6b4:	685a      	ldr	r2, [r3, #4]
  40b6b6:	2a1f      	cmp	r2, #31
  40b6b8:	dc1c      	bgt.n	40b6f4 <__register_exitproc+0x60>
  40b6ba:	f102 0e01 	add.w	lr, r2, #1
  40b6be:	b176      	cbz	r6, 40b6de <__register_exitproc+0x4a>
  40b6c0:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  40b6c4:	2401      	movs	r4, #1
  40b6c6:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40b6ca:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40b6ce:	4094      	lsls	r4, r2
  40b6d0:	4320      	orrs	r0, r4
  40b6d2:	2e02      	cmp	r6, #2
  40b6d4:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40b6d8:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40b6dc:	d023      	beq.n	40b726 <__register_exitproc+0x92>
  40b6de:	3202      	adds	r2, #2
  40b6e0:	f8c3 e004 	str.w	lr, [r3, #4]
  40b6e4:	6828      	ldr	r0, [r5, #0]
  40b6e6:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40b6ea:	f7fe fdab 	bl	40a244 <__retarget_lock_release_recursive>
  40b6ee:	2000      	movs	r0, #0
  40b6f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40b6f4:	4b17      	ldr	r3, [pc, #92]	; (40b754 <__register_exitproc+0xc0>)
  40b6f6:	b30b      	cbz	r3, 40b73c <__register_exitproc+0xa8>
  40b6f8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40b6fc:	f7fe fe1c 	bl	40a338 <malloc>
  40b700:	4603      	mov	r3, r0
  40b702:	b1d8      	cbz	r0, 40b73c <__register_exitproc+0xa8>
  40b704:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40b708:	6002      	str	r2, [r0, #0]
  40b70a:	2100      	movs	r1, #0
  40b70c:	6041      	str	r1, [r0, #4]
  40b70e:	460a      	mov	r2, r1
  40b710:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40b714:	f04f 0e01 	mov.w	lr, #1
  40b718:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  40b71c:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40b720:	2e00      	cmp	r6, #0
  40b722:	d0dc      	beq.n	40b6de <__register_exitproc+0x4a>
  40b724:	e7cc      	b.n	40b6c0 <__register_exitproc+0x2c>
  40b726:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40b72a:	430c      	orrs	r4, r1
  40b72c:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40b730:	e7d5      	b.n	40b6de <__register_exitproc+0x4a>
  40b732:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40b736:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40b73a:	e7bb      	b.n	40b6b4 <__register_exitproc+0x20>
  40b73c:	6828      	ldr	r0, [r5, #0]
  40b73e:	f7fe fd81 	bl	40a244 <__retarget_lock_release_recursive>
  40b742:	f04f 30ff 	mov.w	r0, #4294967295
  40b746:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40b74a:	bf00      	nop
  40b74c:	20400450 	.word	0x20400450
  40b750:	0040d540 	.word	0x0040d540
  40b754:	0040a339 	.word	0x0040a339

0040b758 <_calloc_r>:
  40b758:	b510      	push	{r4, lr}
  40b75a:	fb02 f101 	mul.w	r1, r2, r1
  40b75e:	f7fe fdf3 	bl	40a348 <_malloc_r>
  40b762:	4604      	mov	r4, r0
  40b764:	b1d8      	cbz	r0, 40b79e <_calloc_r+0x46>
  40b766:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40b76a:	f022 0203 	bic.w	r2, r2, #3
  40b76e:	3a04      	subs	r2, #4
  40b770:	2a24      	cmp	r2, #36	; 0x24
  40b772:	d818      	bhi.n	40b7a6 <_calloc_r+0x4e>
  40b774:	2a13      	cmp	r2, #19
  40b776:	d914      	bls.n	40b7a2 <_calloc_r+0x4a>
  40b778:	2300      	movs	r3, #0
  40b77a:	2a1b      	cmp	r2, #27
  40b77c:	6003      	str	r3, [r0, #0]
  40b77e:	6043      	str	r3, [r0, #4]
  40b780:	d916      	bls.n	40b7b0 <_calloc_r+0x58>
  40b782:	2a24      	cmp	r2, #36	; 0x24
  40b784:	6083      	str	r3, [r0, #8]
  40b786:	60c3      	str	r3, [r0, #12]
  40b788:	bf11      	iteee	ne
  40b78a:	f100 0210 	addne.w	r2, r0, #16
  40b78e:	6103      	streq	r3, [r0, #16]
  40b790:	6143      	streq	r3, [r0, #20]
  40b792:	f100 0218 	addeq.w	r2, r0, #24
  40b796:	2300      	movs	r3, #0
  40b798:	6013      	str	r3, [r2, #0]
  40b79a:	6053      	str	r3, [r2, #4]
  40b79c:	6093      	str	r3, [r2, #8]
  40b79e:	4620      	mov	r0, r4
  40b7a0:	bd10      	pop	{r4, pc}
  40b7a2:	4602      	mov	r2, r0
  40b7a4:	e7f7      	b.n	40b796 <_calloc_r+0x3e>
  40b7a6:	2100      	movs	r1, #0
  40b7a8:	f7fa fd88 	bl	4062bc <memset>
  40b7ac:	4620      	mov	r0, r4
  40b7ae:	bd10      	pop	{r4, pc}
  40b7b0:	f100 0208 	add.w	r2, r0, #8
  40b7b4:	e7ef      	b.n	40b796 <_calloc_r+0x3e>
  40b7b6:	bf00      	nop

0040b7b8 <_close_r>:
  40b7b8:	b538      	push	{r3, r4, r5, lr}
  40b7ba:	4c07      	ldr	r4, [pc, #28]	; (40b7d8 <_close_r+0x20>)
  40b7bc:	2300      	movs	r3, #0
  40b7be:	4605      	mov	r5, r0
  40b7c0:	4608      	mov	r0, r1
  40b7c2:	6023      	str	r3, [r4, #0]
  40b7c4:	f7f9 ff84 	bl	4056d0 <_close>
  40b7c8:	1c43      	adds	r3, r0, #1
  40b7ca:	d000      	beq.n	40b7ce <_close_r+0x16>
  40b7cc:	bd38      	pop	{r3, r4, r5, pc}
  40b7ce:	6823      	ldr	r3, [r4, #0]
  40b7d0:	2b00      	cmp	r3, #0
  40b7d2:	d0fb      	beq.n	40b7cc <_close_r+0x14>
  40b7d4:	602b      	str	r3, [r5, #0]
  40b7d6:	bd38      	pop	{r3, r4, r5, pc}
  40b7d8:	2040cc30 	.word	0x2040cc30

0040b7dc <_fclose_r>:
  40b7dc:	b570      	push	{r4, r5, r6, lr}
  40b7de:	b159      	cbz	r1, 40b7f8 <_fclose_r+0x1c>
  40b7e0:	4605      	mov	r5, r0
  40b7e2:	460c      	mov	r4, r1
  40b7e4:	b110      	cbz	r0, 40b7ec <_fclose_r+0x10>
  40b7e6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40b7e8:	2b00      	cmp	r3, #0
  40b7ea:	d03c      	beq.n	40b866 <_fclose_r+0x8a>
  40b7ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40b7ee:	07d8      	lsls	r0, r3, #31
  40b7f0:	d505      	bpl.n	40b7fe <_fclose_r+0x22>
  40b7f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40b7f6:	b92b      	cbnz	r3, 40b804 <_fclose_r+0x28>
  40b7f8:	2600      	movs	r6, #0
  40b7fa:	4630      	mov	r0, r6
  40b7fc:	bd70      	pop	{r4, r5, r6, pc}
  40b7fe:	89a3      	ldrh	r3, [r4, #12]
  40b800:	0599      	lsls	r1, r3, #22
  40b802:	d53c      	bpl.n	40b87e <_fclose_r+0xa2>
  40b804:	4621      	mov	r1, r4
  40b806:	4628      	mov	r0, r5
  40b808:	f7fe f854 	bl	4098b4 <__sflush_r>
  40b80c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40b80e:	4606      	mov	r6, r0
  40b810:	b133      	cbz	r3, 40b820 <_fclose_r+0x44>
  40b812:	69e1      	ldr	r1, [r4, #28]
  40b814:	4628      	mov	r0, r5
  40b816:	4798      	blx	r3
  40b818:	2800      	cmp	r0, #0
  40b81a:	bfb8      	it	lt
  40b81c:	f04f 36ff 	movlt.w	r6, #4294967295
  40b820:	89a3      	ldrh	r3, [r4, #12]
  40b822:	061a      	lsls	r2, r3, #24
  40b824:	d422      	bmi.n	40b86c <_fclose_r+0x90>
  40b826:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40b828:	b141      	cbz	r1, 40b83c <_fclose_r+0x60>
  40b82a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40b82e:	4299      	cmp	r1, r3
  40b830:	d002      	beq.n	40b838 <_fclose_r+0x5c>
  40b832:	4628      	mov	r0, r5
  40b834:	f7fe fa5c 	bl	409cf0 <_free_r>
  40b838:	2300      	movs	r3, #0
  40b83a:	6323      	str	r3, [r4, #48]	; 0x30
  40b83c:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40b83e:	b121      	cbz	r1, 40b84a <_fclose_r+0x6e>
  40b840:	4628      	mov	r0, r5
  40b842:	f7fe fa55 	bl	409cf0 <_free_r>
  40b846:	2300      	movs	r3, #0
  40b848:	6463      	str	r3, [r4, #68]	; 0x44
  40b84a:	f7fe f957 	bl	409afc <__sfp_lock_acquire>
  40b84e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40b850:	2200      	movs	r2, #0
  40b852:	07db      	lsls	r3, r3, #31
  40b854:	81a2      	strh	r2, [r4, #12]
  40b856:	d50e      	bpl.n	40b876 <_fclose_r+0x9a>
  40b858:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40b85a:	f7fe fcef 	bl	40a23c <__retarget_lock_close_recursive>
  40b85e:	f7fe f953 	bl	409b08 <__sfp_lock_release>
  40b862:	4630      	mov	r0, r6
  40b864:	bd70      	pop	{r4, r5, r6, pc}
  40b866:	f7fe f91d 	bl	409aa4 <__sinit>
  40b86a:	e7bf      	b.n	40b7ec <_fclose_r+0x10>
  40b86c:	6921      	ldr	r1, [r4, #16]
  40b86e:	4628      	mov	r0, r5
  40b870:	f7fe fa3e 	bl	409cf0 <_free_r>
  40b874:	e7d7      	b.n	40b826 <_fclose_r+0x4a>
  40b876:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40b878:	f7fe fce4 	bl	40a244 <__retarget_lock_release_recursive>
  40b87c:	e7ec      	b.n	40b858 <_fclose_r+0x7c>
  40b87e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40b880:	f7fe fcde 	bl	40a240 <__retarget_lock_acquire_recursive>
  40b884:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40b888:	2b00      	cmp	r3, #0
  40b88a:	d1bb      	bne.n	40b804 <_fclose_r+0x28>
  40b88c:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40b88e:	f016 0601 	ands.w	r6, r6, #1
  40b892:	d1b1      	bne.n	40b7f8 <_fclose_r+0x1c>
  40b894:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40b896:	f7fe fcd5 	bl	40a244 <__retarget_lock_release_recursive>
  40b89a:	4630      	mov	r0, r6
  40b89c:	bd70      	pop	{r4, r5, r6, pc}
  40b89e:	bf00      	nop

0040b8a0 <_fstat_r>:
  40b8a0:	b538      	push	{r3, r4, r5, lr}
  40b8a2:	460b      	mov	r3, r1
  40b8a4:	4c07      	ldr	r4, [pc, #28]	; (40b8c4 <_fstat_r+0x24>)
  40b8a6:	4605      	mov	r5, r0
  40b8a8:	4611      	mov	r1, r2
  40b8aa:	4618      	mov	r0, r3
  40b8ac:	2300      	movs	r3, #0
  40b8ae:	6023      	str	r3, [r4, #0]
  40b8b0:	f7f9 ff11 	bl	4056d6 <_fstat>
  40b8b4:	1c43      	adds	r3, r0, #1
  40b8b6:	d000      	beq.n	40b8ba <_fstat_r+0x1a>
  40b8b8:	bd38      	pop	{r3, r4, r5, pc}
  40b8ba:	6823      	ldr	r3, [r4, #0]
  40b8bc:	2b00      	cmp	r3, #0
  40b8be:	d0fb      	beq.n	40b8b8 <_fstat_r+0x18>
  40b8c0:	602b      	str	r3, [r5, #0]
  40b8c2:	bd38      	pop	{r3, r4, r5, pc}
  40b8c4:	2040cc30 	.word	0x2040cc30

0040b8c8 <_isatty_r>:
  40b8c8:	b538      	push	{r3, r4, r5, lr}
  40b8ca:	4c07      	ldr	r4, [pc, #28]	; (40b8e8 <_isatty_r+0x20>)
  40b8cc:	2300      	movs	r3, #0
  40b8ce:	4605      	mov	r5, r0
  40b8d0:	4608      	mov	r0, r1
  40b8d2:	6023      	str	r3, [r4, #0]
  40b8d4:	f7f9 ff04 	bl	4056e0 <_isatty>
  40b8d8:	1c43      	adds	r3, r0, #1
  40b8da:	d000      	beq.n	40b8de <_isatty_r+0x16>
  40b8dc:	bd38      	pop	{r3, r4, r5, pc}
  40b8de:	6823      	ldr	r3, [r4, #0]
  40b8e0:	2b00      	cmp	r3, #0
  40b8e2:	d0fb      	beq.n	40b8dc <_isatty_r+0x14>
  40b8e4:	602b      	str	r3, [r5, #0]
  40b8e6:	bd38      	pop	{r3, r4, r5, pc}
  40b8e8:	2040cc30 	.word	0x2040cc30

0040b8ec <_lseek_r>:
  40b8ec:	b570      	push	{r4, r5, r6, lr}
  40b8ee:	460d      	mov	r5, r1
  40b8f0:	4c08      	ldr	r4, [pc, #32]	; (40b914 <_lseek_r+0x28>)
  40b8f2:	4611      	mov	r1, r2
  40b8f4:	4606      	mov	r6, r0
  40b8f6:	461a      	mov	r2, r3
  40b8f8:	4628      	mov	r0, r5
  40b8fa:	2300      	movs	r3, #0
  40b8fc:	6023      	str	r3, [r4, #0]
  40b8fe:	f7f9 fef1 	bl	4056e4 <_lseek>
  40b902:	1c43      	adds	r3, r0, #1
  40b904:	d000      	beq.n	40b908 <_lseek_r+0x1c>
  40b906:	bd70      	pop	{r4, r5, r6, pc}
  40b908:	6823      	ldr	r3, [r4, #0]
  40b90a:	2b00      	cmp	r3, #0
  40b90c:	d0fb      	beq.n	40b906 <_lseek_r+0x1a>
  40b90e:	6033      	str	r3, [r6, #0]
  40b910:	bd70      	pop	{r4, r5, r6, pc}
  40b912:	bf00      	nop
  40b914:	2040cc30 	.word	0x2040cc30

0040b918 <_read_r>:
  40b918:	b570      	push	{r4, r5, r6, lr}
  40b91a:	460d      	mov	r5, r1
  40b91c:	4c08      	ldr	r4, [pc, #32]	; (40b940 <_read_r+0x28>)
  40b91e:	4611      	mov	r1, r2
  40b920:	4606      	mov	r6, r0
  40b922:	461a      	mov	r2, r3
  40b924:	4628      	mov	r0, r5
  40b926:	2300      	movs	r3, #0
  40b928:	6023      	str	r3, [r4, #0]
  40b92a:	f7f9 f82b 	bl	404984 <_read>
  40b92e:	1c43      	adds	r3, r0, #1
  40b930:	d000      	beq.n	40b934 <_read_r+0x1c>
  40b932:	bd70      	pop	{r4, r5, r6, pc}
  40b934:	6823      	ldr	r3, [r4, #0]
  40b936:	2b00      	cmp	r3, #0
  40b938:	d0fb      	beq.n	40b932 <_read_r+0x1a>
  40b93a:	6033      	str	r3, [r6, #0]
  40b93c:	bd70      	pop	{r4, r5, r6, pc}
  40b93e:	bf00      	nop
  40b940:	2040cc30 	.word	0x2040cc30

0040b944 <__aeabi_drsub>:
  40b944:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40b948:	e002      	b.n	40b950 <__adddf3>
  40b94a:	bf00      	nop

0040b94c <__aeabi_dsub>:
  40b94c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040b950 <__adddf3>:
  40b950:	b530      	push	{r4, r5, lr}
  40b952:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40b956:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40b95a:	ea94 0f05 	teq	r4, r5
  40b95e:	bf08      	it	eq
  40b960:	ea90 0f02 	teqeq	r0, r2
  40b964:	bf1f      	itttt	ne
  40b966:	ea54 0c00 	orrsne.w	ip, r4, r0
  40b96a:	ea55 0c02 	orrsne.w	ip, r5, r2
  40b96e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40b972:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40b976:	f000 80e2 	beq.w	40bb3e <__adddf3+0x1ee>
  40b97a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40b97e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40b982:	bfb8      	it	lt
  40b984:	426d      	neglt	r5, r5
  40b986:	dd0c      	ble.n	40b9a2 <__adddf3+0x52>
  40b988:	442c      	add	r4, r5
  40b98a:	ea80 0202 	eor.w	r2, r0, r2
  40b98e:	ea81 0303 	eor.w	r3, r1, r3
  40b992:	ea82 0000 	eor.w	r0, r2, r0
  40b996:	ea83 0101 	eor.w	r1, r3, r1
  40b99a:	ea80 0202 	eor.w	r2, r0, r2
  40b99e:	ea81 0303 	eor.w	r3, r1, r3
  40b9a2:	2d36      	cmp	r5, #54	; 0x36
  40b9a4:	bf88      	it	hi
  40b9a6:	bd30      	pophi	{r4, r5, pc}
  40b9a8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40b9ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40b9b0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40b9b4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40b9b8:	d002      	beq.n	40b9c0 <__adddf3+0x70>
  40b9ba:	4240      	negs	r0, r0
  40b9bc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40b9c0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40b9c4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40b9c8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40b9cc:	d002      	beq.n	40b9d4 <__adddf3+0x84>
  40b9ce:	4252      	negs	r2, r2
  40b9d0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40b9d4:	ea94 0f05 	teq	r4, r5
  40b9d8:	f000 80a7 	beq.w	40bb2a <__adddf3+0x1da>
  40b9dc:	f1a4 0401 	sub.w	r4, r4, #1
  40b9e0:	f1d5 0e20 	rsbs	lr, r5, #32
  40b9e4:	db0d      	blt.n	40ba02 <__adddf3+0xb2>
  40b9e6:	fa02 fc0e 	lsl.w	ip, r2, lr
  40b9ea:	fa22 f205 	lsr.w	r2, r2, r5
  40b9ee:	1880      	adds	r0, r0, r2
  40b9f0:	f141 0100 	adc.w	r1, r1, #0
  40b9f4:	fa03 f20e 	lsl.w	r2, r3, lr
  40b9f8:	1880      	adds	r0, r0, r2
  40b9fa:	fa43 f305 	asr.w	r3, r3, r5
  40b9fe:	4159      	adcs	r1, r3
  40ba00:	e00e      	b.n	40ba20 <__adddf3+0xd0>
  40ba02:	f1a5 0520 	sub.w	r5, r5, #32
  40ba06:	f10e 0e20 	add.w	lr, lr, #32
  40ba0a:	2a01      	cmp	r2, #1
  40ba0c:	fa03 fc0e 	lsl.w	ip, r3, lr
  40ba10:	bf28      	it	cs
  40ba12:	f04c 0c02 	orrcs.w	ip, ip, #2
  40ba16:	fa43 f305 	asr.w	r3, r3, r5
  40ba1a:	18c0      	adds	r0, r0, r3
  40ba1c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40ba20:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40ba24:	d507      	bpl.n	40ba36 <__adddf3+0xe6>
  40ba26:	f04f 0e00 	mov.w	lr, #0
  40ba2a:	f1dc 0c00 	rsbs	ip, ip, #0
  40ba2e:	eb7e 0000 	sbcs.w	r0, lr, r0
  40ba32:	eb6e 0101 	sbc.w	r1, lr, r1
  40ba36:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40ba3a:	d31b      	bcc.n	40ba74 <__adddf3+0x124>
  40ba3c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40ba40:	d30c      	bcc.n	40ba5c <__adddf3+0x10c>
  40ba42:	0849      	lsrs	r1, r1, #1
  40ba44:	ea5f 0030 	movs.w	r0, r0, rrx
  40ba48:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40ba4c:	f104 0401 	add.w	r4, r4, #1
  40ba50:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40ba54:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40ba58:	f080 809a 	bcs.w	40bb90 <__adddf3+0x240>
  40ba5c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40ba60:	bf08      	it	eq
  40ba62:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40ba66:	f150 0000 	adcs.w	r0, r0, #0
  40ba6a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40ba6e:	ea41 0105 	orr.w	r1, r1, r5
  40ba72:	bd30      	pop	{r4, r5, pc}
  40ba74:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40ba78:	4140      	adcs	r0, r0
  40ba7a:	eb41 0101 	adc.w	r1, r1, r1
  40ba7e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40ba82:	f1a4 0401 	sub.w	r4, r4, #1
  40ba86:	d1e9      	bne.n	40ba5c <__adddf3+0x10c>
  40ba88:	f091 0f00 	teq	r1, #0
  40ba8c:	bf04      	itt	eq
  40ba8e:	4601      	moveq	r1, r0
  40ba90:	2000      	moveq	r0, #0
  40ba92:	fab1 f381 	clz	r3, r1
  40ba96:	bf08      	it	eq
  40ba98:	3320      	addeq	r3, #32
  40ba9a:	f1a3 030b 	sub.w	r3, r3, #11
  40ba9e:	f1b3 0220 	subs.w	r2, r3, #32
  40baa2:	da0c      	bge.n	40babe <__adddf3+0x16e>
  40baa4:	320c      	adds	r2, #12
  40baa6:	dd08      	ble.n	40baba <__adddf3+0x16a>
  40baa8:	f102 0c14 	add.w	ip, r2, #20
  40baac:	f1c2 020c 	rsb	r2, r2, #12
  40bab0:	fa01 f00c 	lsl.w	r0, r1, ip
  40bab4:	fa21 f102 	lsr.w	r1, r1, r2
  40bab8:	e00c      	b.n	40bad4 <__adddf3+0x184>
  40baba:	f102 0214 	add.w	r2, r2, #20
  40babe:	bfd8      	it	le
  40bac0:	f1c2 0c20 	rsble	ip, r2, #32
  40bac4:	fa01 f102 	lsl.w	r1, r1, r2
  40bac8:	fa20 fc0c 	lsr.w	ip, r0, ip
  40bacc:	bfdc      	itt	le
  40bace:	ea41 010c 	orrle.w	r1, r1, ip
  40bad2:	4090      	lslle	r0, r2
  40bad4:	1ae4      	subs	r4, r4, r3
  40bad6:	bfa2      	ittt	ge
  40bad8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40badc:	4329      	orrge	r1, r5
  40bade:	bd30      	popge	{r4, r5, pc}
  40bae0:	ea6f 0404 	mvn.w	r4, r4
  40bae4:	3c1f      	subs	r4, #31
  40bae6:	da1c      	bge.n	40bb22 <__adddf3+0x1d2>
  40bae8:	340c      	adds	r4, #12
  40baea:	dc0e      	bgt.n	40bb0a <__adddf3+0x1ba>
  40baec:	f104 0414 	add.w	r4, r4, #20
  40baf0:	f1c4 0220 	rsb	r2, r4, #32
  40baf4:	fa20 f004 	lsr.w	r0, r0, r4
  40baf8:	fa01 f302 	lsl.w	r3, r1, r2
  40bafc:	ea40 0003 	orr.w	r0, r0, r3
  40bb00:	fa21 f304 	lsr.w	r3, r1, r4
  40bb04:	ea45 0103 	orr.w	r1, r5, r3
  40bb08:	bd30      	pop	{r4, r5, pc}
  40bb0a:	f1c4 040c 	rsb	r4, r4, #12
  40bb0e:	f1c4 0220 	rsb	r2, r4, #32
  40bb12:	fa20 f002 	lsr.w	r0, r0, r2
  40bb16:	fa01 f304 	lsl.w	r3, r1, r4
  40bb1a:	ea40 0003 	orr.w	r0, r0, r3
  40bb1e:	4629      	mov	r1, r5
  40bb20:	bd30      	pop	{r4, r5, pc}
  40bb22:	fa21 f004 	lsr.w	r0, r1, r4
  40bb26:	4629      	mov	r1, r5
  40bb28:	bd30      	pop	{r4, r5, pc}
  40bb2a:	f094 0f00 	teq	r4, #0
  40bb2e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40bb32:	bf06      	itte	eq
  40bb34:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40bb38:	3401      	addeq	r4, #1
  40bb3a:	3d01      	subne	r5, #1
  40bb3c:	e74e      	b.n	40b9dc <__adddf3+0x8c>
  40bb3e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40bb42:	bf18      	it	ne
  40bb44:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40bb48:	d029      	beq.n	40bb9e <__adddf3+0x24e>
  40bb4a:	ea94 0f05 	teq	r4, r5
  40bb4e:	bf08      	it	eq
  40bb50:	ea90 0f02 	teqeq	r0, r2
  40bb54:	d005      	beq.n	40bb62 <__adddf3+0x212>
  40bb56:	ea54 0c00 	orrs.w	ip, r4, r0
  40bb5a:	bf04      	itt	eq
  40bb5c:	4619      	moveq	r1, r3
  40bb5e:	4610      	moveq	r0, r2
  40bb60:	bd30      	pop	{r4, r5, pc}
  40bb62:	ea91 0f03 	teq	r1, r3
  40bb66:	bf1e      	ittt	ne
  40bb68:	2100      	movne	r1, #0
  40bb6a:	2000      	movne	r0, #0
  40bb6c:	bd30      	popne	{r4, r5, pc}
  40bb6e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40bb72:	d105      	bne.n	40bb80 <__adddf3+0x230>
  40bb74:	0040      	lsls	r0, r0, #1
  40bb76:	4149      	adcs	r1, r1
  40bb78:	bf28      	it	cs
  40bb7a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40bb7e:	bd30      	pop	{r4, r5, pc}
  40bb80:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40bb84:	bf3c      	itt	cc
  40bb86:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40bb8a:	bd30      	popcc	{r4, r5, pc}
  40bb8c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40bb90:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40bb94:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40bb98:	f04f 0000 	mov.w	r0, #0
  40bb9c:	bd30      	pop	{r4, r5, pc}
  40bb9e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40bba2:	bf1a      	itte	ne
  40bba4:	4619      	movne	r1, r3
  40bba6:	4610      	movne	r0, r2
  40bba8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40bbac:	bf1c      	itt	ne
  40bbae:	460b      	movne	r3, r1
  40bbb0:	4602      	movne	r2, r0
  40bbb2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40bbb6:	bf06      	itte	eq
  40bbb8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40bbbc:	ea91 0f03 	teqeq	r1, r3
  40bbc0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40bbc4:	bd30      	pop	{r4, r5, pc}
  40bbc6:	bf00      	nop

0040bbc8 <__aeabi_ui2d>:
  40bbc8:	f090 0f00 	teq	r0, #0
  40bbcc:	bf04      	itt	eq
  40bbce:	2100      	moveq	r1, #0
  40bbd0:	4770      	bxeq	lr
  40bbd2:	b530      	push	{r4, r5, lr}
  40bbd4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40bbd8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40bbdc:	f04f 0500 	mov.w	r5, #0
  40bbe0:	f04f 0100 	mov.w	r1, #0
  40bbe4:	e750      	b.n	40ba88 <__adddf3+0x138>
  40bbe6:	bf00      	nop

0040bbe8 <__aeabi_i2d>:
  40bbe8:	f090 0f00 	teq	r0, #0
  40bbec:	bf04      	itt	eq
  40bbee:	2100      	moveq	r1, #0
  40bbf0:	4770      	bxeq	lr
  40bbf2:	b530      	push	{r4, r5, lr}
  40bbf4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40bbf8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40bbfc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40bc00:	bf48      	it	mi
  40bc02:	4240      	negmi	r0, r0
  40bc04:	f04f 0100 	mov.w	r1, #0
  40bc08:	e73e      	b.n	40ba88 <__adddf3+0x138>
  40bc0a:	bf00      	nop

0040bc0c <__aeabi_f2d>:
  40bc0c:	0042      	lsls	r2, r0, #1
  40bc0e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40bc12:	ea4f 0131 	mov.w	r1, r1, rrx
  40bc16:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40bc1a:	bf1f      	itttt	ne
  40bc1c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40bc20:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40bc24:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40bc28:	4770      	bxne	lr
  40bc2a:	f092 0f00 	teq	r2, #0
  40bc2e:	bf14      	ite	ne
  40bc30:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40bc34:	4770      	bxeq	lr
  40bc36:	b530      	push	{r4, r5, lr}
  40bc38:	f44f 7460 	mov.w	r4, #896	; 0x380
  40bc3c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40bc40:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40bc44:	e720      	b.n	40ba88 <__adddf3+0x138>
  40bc46:	bf00      	nop

0040bc48 <__aeabi_ul2d>:
  40bc48:	ea50 0201 	orrs.w	r2, r0, r1
  40bc4c:	bf08      	it	eq
  40bc4e:	4770      	bxeq	lr
  40bc50:	b530      	push	{r4, r5, lr}
  40bc52:	f04f 0500 	mov.w	r5, #0
  40bc56:	e00a      	b.n	40bc6e <__aeabi_l2d+0x16>

0040bc58 <__aeabi_l2d>:
  40bc58:	ea50 0201 	orrs.w	r2, r0, r1
  40bc5c:	bf08      	it	eq
  40bc5e:	4770      	bxeq	lr
  40bc60:	b530      	push	{r4, r5, lr}
  40bc62:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40bc66:	d502      	bpl.n	40bc6e <__aeabi_l2d+0x16>
  40bc68:	4240      	negs	r0, r0
  40bc6a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40bc6e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40bc72:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40bc76:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40bc7a:	f43f aedc 	beq.w	40ba36 <__adddf3+0xe6>
  40bc7e:	f04f 0203 	mov.w	r2, #3
  40bc82:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40bc86:	bf18      	it	ne
  40bc88:	3203      	addne	r2, #3
  40bc8a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40bc8e:	bf18      	it	ne
  40bc90:	3203      	addne	r2, #3
  40bc92:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40bc96:	f1c2 0320 	rsb	r3, r2, #32
  40bc9a:	fa00 fc03 	lsl.w	ip, r0, r3
  40bc9e:	fa20 f002 	lsr.w	r0, r0, r2
  40bca2:	fa01 fe03 	lsl.w	lr, r1, r3
  40bca6:	ea40 000e 	orr.w	r0, r0, lr
  40bcaa:	fa21 f102 	lsr.w	r1, r1, r2
  40bcae:	4414      	add	r4, r2
  40bcb0:	e6c1      	b.n	40ba36 <__adddf3+0xe6>
  40bcb2:	bf00      	nop

0040bcb4 <__aeabi_dmul>:
  40bcb4:	b570      	push	{r4, r5, r6, lr}
  40bcb6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40bcba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40bcbe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40bcc2:	bf1d      	ittte	ne
  40bcc4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40bcc8:	ea94 0f0c 	teqne	r4, ip
  40bccc:	ea95 0f0c 	teqne	r5, ip
  40bcd0:	f000 f8de 	bleq	40be90 <__aeabi_dmul+0x1dc>
  40bcd4:	442c      	add	r4, r5
  40bcd6:	ea81 0603 	eor.w	r6, r1, r3
  40bcda:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40bcde:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40bce2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40bce6:	bf18      	it	ne
  40bce8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40bcec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40bcf0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40bcf4:	d038      	beq.n	40bd68 <__aeabi_dmul+0xb4>
  40bcf6:	fba0 ce02 	umull	ip, lr, r0, r2
  40bcfa:	f04f 0500 	mov.w	r5, #0
  40bcfe:	fbe1 e502 	umlal	lr, r5, r1, r2
  40bd02:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40bd06:	fbe0 e503 	umlal	lr, r5, r0, r3
  40bd0a:	f04f 0600 	mov.w	r6, #0
  40bd0e:	fbe1 5603 	umlal	r5, r6, r1, r3
  40bd12:	f09c 0f00 	teq	ip, #0
  40bd16:	bf18      	it	ne
  40bd18:	f04e 0e01 	orrne.w	lr, lr, #1
  40bd1c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40bd20:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40bd24:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40bd28:	d204      	bcs.n	40bd34 <__aeabi_dmul+0x80>
  40bd2a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40bd2e:	416d      	adcs	r5, r5
  40bd30:	eb46 0606 	adc.w	r6, r6, r6
  40bd34:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40bd38:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40bd3c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40bd40:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40bd44:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40bd48:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40bd4c:	bf88      	it	hi
  40bd4e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40bd52:	d81e      	bhi.n	40bd92 <__aeabi_dmul+0xde>
  40bd54:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40bd58:	bf08      	it	eq
  40bd5a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40bd5e:	f150 0000 	adcs.w	r0, r0, #0
  40bd62:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40bd66:	bd70      	pop	{r4, r5, r6, pc}
  40bd68:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40bd6c:	ea46 0101 	orr.w	r1, r6, r1
  40bd70:	ea40 0002 	orr.w	r0, r0, r2
  40bd74:	ea81 0103 	eor.w	r1, r1, r3
  40bd78:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40bd7c:	bfc2      	ittt	gt
  40bd7e:	ebd4 050c 	rsbsgt	r5, r4, ip
  40bd82:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40bd86:	bd70      	popgt	{r4, r5, r6, pc}
  40bd88:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40bd8c:	f04f 0e00 	mov.w	lr, #0
  40bd90:	3c01      	subs	r4, #1
  40bd92:	f300 80ab 	bgt.w	40beec <__aeabi_dmul+0x238>
  40bd96:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40bd9a:	bfde      	ittt	le
  40bd9c:	2000      	movle	r0, #0
  40bd9e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40bda2:	bd70      	pople	{r4, r5, r6, pc}
  40bda4:	f1c4 0400 	rsb	r4, r4, #0
  40bda8:	3c20      	subs	r4, #32
  40bdaa:	da35      	bge.n	40be18 <__aeabi_dmul+0x164>
  40bdac:	340c      	adds	r4, #12
  40bdae:	dc1b      	bgt.n	40bde8 <__aeabi_dmul+0x134>
  40bdb0:	f104 0414 	add.w	r4, r4, #20
  40bdb4:	f1c4 0520 	rsb	r5, r4, #32
  40bdb8:	fa00 f305 	lsl.w	r3, r0, r5
  40bdbc:	fa20 f004 	lsr.w	r0, r0, r4
  40bdc0:	fa01 f205 	lsl.w	r2, r1, r5
  40bdc4:	ea40 0002 	orr.w	r0, r0, r2
  40bdc8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40bdcc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40bdd0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40bdd4:	fa21 f604 	lsr.w	r6, r1, r4
  40bdd8:	eb42 0106 	adc.w	r1, r2, r6
  40bddc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40bde0:	bf08      	it	eq
  40bde2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40bde6:	bd70      	pop	{r4, r5, r6, pc}
  40bde8:	f1c4 040c 	rsb	r4, r4, #12
  40bdec:	f1c4 0520 	rsb	r5, r4, #32
  40bdf0:	fa00 f304 	lsl.w	r3, r0, r4
  40bdf4:	fa20 f005 	lsr.w	r0, r0, r5
  40bdf8:	fa01 f204 	lsl.w	r2, r1, r4
  40bdfc:	ea40 0002 	orr.w	r0, r0, r2
  40be00:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40be04:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40be08:	f141 0100 	adc.w	r1, r1, #0
  40be0c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40be10:	bf08      	it	eq
  40be12:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40be16:	bd70      	pop	{r4, r5, r6, pc}
  40be18:	f1c4 0520 	rsb	r5, r4, #32
  40be1c:	fa00 f205 	lsl.w	r2, r0, r5
  40be20:	ea4e 0e02 	orr.w	lr, lr, r2
  40be24:	fa20 f304 	lsr.w	r3, r0, r4
  40be28:	fa01 f205 	lsl.w	r2, r1, r5
  40be2c:	ea43 0302 	orr.w	r3, r3, r2
  40be30:	fa21 f004 	lsr.w	r0, r1, r4
  40be34:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40be38:	fa21 f204 	lsr.w	r2, r1, r4
  40be3c:	ea20 0002 	bic.w	r0, r0, r2
  40be40:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40be44:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40be48:	bf08      	it	eq
  40be4a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40be4e:	bd70      	pop	{r4, r5, r6, pc}
  40be50:	f094 0f00 	teq	r4, #0
  40be54:	d10f      	bne.n	40be76 <__aeabi_dmul+0x1c2>
  40be56:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40be5a:	0040      	lsls	r0, r0, #1
  40be5c:	eb41 0101 	adc.w	r1, r1, r1
  40be60:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40be64:	bf08      	it	eq
  40be66:	3c01      	subeq	r4, #1
  40be68:	d0f7      	beq.n	40be5a <__aeabi_dmul+0x1a6>
  40be6a:	ea41 0106 	orr.w	r1, r1, r6
  40be6e:	f095 0f00 	teq	r5, #0
  40be72:	bf18      	it	ne
  40be74:	4770      	bxne	lr
  40be76:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40be7a:	0052      	lsls	r2, r2, #1
  40be7c:	eb43 0303 	adc.w	r3, r3, r3
  40be80:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40be84:	bf08      	it	eq
  40be86:	3d01      	subeq	r5, #1
  40be88:	d0f7      	beq.n	40be7a <__aeabi_dmul+0x1c6>
  40be8a:	ea43 0306 	orr.w	r3, r3, r6
  40be8e:	4770      	bx	lr
  40be90:	ea94 0f0c 	teq	r4, ip
  40be94:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40be98:	bf18      	it	ne
  40be9a:	ea95 0f0c 	teqne	r5, ip
  40be9e:	d00c      	beq.n	40beba <__aeabi_dmul+0x206>
  40bea0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40bea4:	bf18      	it	ne
  40bea6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40beaa:	d1d1      	bne.n	40be50 <__aeabi_dmul+0x19c>
  40beac:	ea81 0103 	eor.w	r1, r1, r3
  40beb0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40beb4:	f04f 0000 	mov.w	r0, #0
  40beb8:	bd70      	pop	{r4, r5, r6, pc}
  40beba:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40bebe:	bf06      	itte	eq
  40bec0:	4610      	moveq	r0, r2
  40bec2:	4619      	moveq	r1, r3
  40bec4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40bec8:	d019      	beq.n	40befe <__aeabi_dmul+0x24a>
  40beca:	ea94 0f0c 	teq	r4, ip
  40bece:	d102      	bne.n	40bed6 <__aeabi_dmul+0x222>
  40bed0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40bed4:	d113      	bne.n	40befe <__aeabi_dmul+0x24a>
  40bed6:	ea95 0f0c 	teq	r5, ip
  40beda:	d105      	bne.n	40bee8 <__aeabi_dmul+0x234>
  40bedc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40bee0:	bf1c      	itt	ne
  40bee2:	4610      	movne	r0, r2
  40bee4:	4619      	movne	r1, r3
  40bee6:	d10a      	bne.n	40befe <__aeabi_dmul+0x24a>
  40bee8:	ea81 0103 	eor.w	r1, r1, r3
  40beec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40bef0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40bef4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40bef8:	f04f 0000 	mov.w	r0, #0
  40befc:	bd70      	pop	{r4, r5, r6, pc}
  40befe:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40bf02:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40bf06:	bd70      	pop	{r4, r5, r6, pc}

0040bf08 <__aeabi_ddiv>:
  40bf08:	b570      	push	{r4, r5, r6, lr}
  40bf0a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40bf0e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40bf12:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40bf16:	bf1d      	ittte	ne
  40bf18:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40bf1c:	ea94 0f0c 	teqne	r4, ip
  40bf20:	ea95 0f0c 	teqne	r5, ip
  40bf24:	f000 f8a7 	bleq	40c076 <__aeabi_ddiv+0x16e>
  40bf28:	eba4 0405 	sub.w	r4, r4, r5
  40bf2c:	ea81 0e03 	eor.w	lr, r1, r3
  40bf30:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40bf34:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40bf38:	f000 8088 	beq.w	40c04c <__aeabi_ddiv+0x144>
  40bf3c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40bf40:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40bf44:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40bf48:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40bf4c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40bf50:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40bf54:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40bf58:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40bf5c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40bf60:	429d      	cmp	r5, r3
  40bf62:	bf08      	it	eq
  40bf64:	4296      	cmpeq	r6, r2
  40bf66:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40bf6a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40bf6e:	d202      	bcs.n	40bf76 <__aeabi_ddiv+0x6e>
  40bf70:	085b      	lsrs	r3, r3, #1
  40bf72:	ea4f 0232 	mov.w	r2, r2, rrx
  40bf76:	1ab6      	subs	r6, r6, r2
  40bf78:	eb65 0503 	sbc.w	r5, r5, r3
  40bf7c:	085b      	lsrs	r3, r3, #1
  40bf7e:	ea4f 0232 	mov.w	r2, r2, rrx
  40bf82:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40bf86:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40bf8a:	ebb6 0e02 	subs.w	lr, r6, r2
  40bf8e:	eb75 0e03 	sbcs.w	lr, r5, r3
  40bf92:	bf22      	ittt	cs
  40bf94:	1ab6      	subcs	r6, r6, r2
  40bf96:	4675      	movcs	r5, lr
  40bf98:	ea40 000c 	orrcs.w	r0, r0, ip
  40bf9c:	085b      	lsrs	r3, r3, #1
  40bf9e:	ea4f 0232 	mov.w	r2, r2, rrx
  40bfa2:	ebb6 0e02 	subs.w	lr, r6, r2
  40bfa6:	eb75 0e03 	sbcs.w	lr, r5, r3
  40bfaa:	bf22      	ittt	cs
  40bfac:	1ab6      	subcs	r6, r6, r2
  40bfae:	4675      	movcs	r5, lr
  40bfb0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40bfb4:	085b      	lsrs	r3, r3, #1
  40bfb6:	ea4f 0232 	mov.w	r2, r2, rrx
  40bfba:	ebb6 0e02 	subs.w	lr, r6, r2
  40bfbe:	eb75 0e03 	sbcs.w	lr, r5, r3
  40bfc2:	bf22      	ittt	cs
  40bfc4:	1ab6      	subcs	r6, r6, r2
  40bfc6:	4675      	movcs	r5, lr
  40bfc8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40bfcc:	085b      	lsrs	r3, r3, #1
  40bfce:	ea4f 0232 	mov.w	r2, r2, rrx
  40bfd2:	ebb6 0e02 	subs.w	lr, r6, r2
  40bfd6:	eb75 0e03 	sbcs.w	lr, r5, r3
  40bfda:	bf22      	ittt	cs
  40bfdc:	1ab6      	subcs	r6, r6, r2
  40bfde:	4675      	movcs	r5, lr
  40bfe0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40bfe4:	ea55 0e06 	orrs.w	lr, r5, r6
  40bfe8:	d018      	beq.n	40c01c <__aeabi_ddiv+0x114>
  40bfea:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40bfee:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40bff2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40bff6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40bffa:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40bffe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40c002:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40c006:	d1c0      	bne.n	40bf8a <__aeabi_ddiv+0x82>
  40c008:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40c00c:	d10b      	bne.n	40c026 <__aeabi_ddiv+0x11e>
  40c00e:	ea41 0100 	orr.w	r1, r1, r0
  40c012:	f04f 0000 	mov.w	r0, #0
  40c016:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40c01a:	e7b6      	b.n	40bf8a <__aeabi_ddiv+0x82>
  40c01c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40c020:	bf04      	itt	eq
  40c022:	4301      	orreq	r1, r0
  40c024:	2000      	moveq	r0, #0
  40c026:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40c02a:	bf88      	it	hi
  40c02c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40c030:	f63f aeaf 	bhi.w	40bd92 <__aeabi_dmul+0xde>
  40c034:	ebb5 0c03 	subs.w	ip, r5, r3
  40c038:	bf04      	itt	eq
  40c03a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40c03e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40c042:	f150 0000 	adcs.w	r0, r0, #0
  40c046:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40c04a:	bd70      	pop	{r4, r5, r6, pc}
  40c04c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40c050:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40c054:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40c058:	bfc2      	ittt	gt
  40c05a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40c05e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40c062:	bd70      	popgt	{r4, r5, r6, pc}
  40c064:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40c068:	f04f 0e00 	mov.w	lr, #0
  40c06c:	3c01      	subs	r4, #1
  40c06e:	e690      	b.n	40bd92 <__aeabi_dmul+0xde>
  40c070:	ea45 0e06 	orr.w	lr, r5, r6
  40c074:	e68d      	b.n	40bd92 <__aeabi_dmul+0xde>
  40c076:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40c07a:	ea94 0f0c 	teq	r4, ip
  40c07e:	bf08      	it	eq
  40c080:	ea95 0f0c 	teqeq	r5, ip
  40c084:	f43f af3b 	beq.w	40befe <__aeabi_dmul+0x24a>
  40c088:	ea94 0f0c 	teq	r4, ip
  40c08c:	d10a      	bne.n	40c0a4 <__aeabi_ddiv+0x19c>
  40c08e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40c092:	f47f af34 	bne.w	40befe <__aeabi_dmul+0x24a>
  40c096:	ea95 0f0c 	teq	r5, ip
  40c09a:	f47f af25 	bne.w	40bee8 <__aeabi_dmul+0x234>
  40c09e:	4610      	mov	r0, r2
  40c0a0:	4619      	mov	r1, r3
  40c0a2:	e72c      	b.n	40befe <__aeabi_dmul+0x24a>
  40c0a4:	ea95 0f0c 	teq	r5, ip
  40c0a8:	d106      	bne.n	40c0b8 <__aeabi_ddiv+0x1b0>
  40c0aa:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40c0ae:	f43f aefd 	beq.w	40beac <__aeabi_dmul+0x1f8>
  40c0b2:	4610      	mov	r0, r2
  40c0b4:	4619      	mov	r1, r3
  40c0b6:	e722      	b.n	40befe <__aeabi_dmul+0x24a>
  40c0b8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40c0bc:	bf18      	it	ne
  40c0be:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40c0c2:	f47f aec5 	bne.w	40be50 <__aeabi_dmul+0x19c>
  40c0c6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40c0ca:	f47f af0d 	bne.w	40bee8 <__aeabi_dmul+0x234>
  40c0ce:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40c0d2:	f47f aeeb 	bne.w	40beac <__aeabi_dmul+0x1f8>
  40c0d6:	e712      	b.n	40befe <__aeabi_dmul+0x24a>

0040c0d8 <__gedf2>:
  40c0d8:	f04f 3cff 	mov.w	ip, #4294967295
  40c0dc:	e006      	b.n	40c0ec <__cmpdf2+0x4>
  40c0de:	bf00      	nop

0040c0e0 <__ledf2>:
  40c0e0:	f04f 0c01 	mov.w	ip, #1
  40c0e4:	e002      	b.n	40c0ec <__cmpdf2+0x4>
  40c0e6:	bf00      	nop

0040c0e8 <__cmpdf2>:
  40c0e8:	f04f 0c01 	mov.w	ip, #1
  40c0ec:	f84d cd04 	str.w	ip, [sp, #-4]!
  40c0f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40c0f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40c0f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40c0fc:	bf18      	it	ne
  40c0fe:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40c102:	d01b      	beq.n	40c13c <__cmpdf2+0x54>
  40c104:	b001      	add	sp, #4
  40c106:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40c10a:	bf0c      	ite	eq
  40c10c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40c110:	ea91 0f03 	teqne	r1, r3
  40c114:	bf02      	ittt	eq
  40c116:	ea90 0f02 	teqeq	r0, r2
  40c11a:	2000      	moveq	r0, #0
  40c11c:	4770      	bxeq	lr
  40c11e:	f110 0f00 	cmn.w	r0, #0
  40c122:	ea91 0f03 	teq	r1, r3
  40c126:	bf58      	it	pl
  40c128:	4299      	cmppl	r1, r3
  40c12a:	bf08      	it	eq
  40c12c:	4290      	cmpeq	r0, r2
  40c12e:	bf2c      	ite	cs
  40c130:	17d8      	asrcs	r0, r3, #31
  40c132:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40c136:	f040 0001 	orr.w	r0, r0, #1
  40c13a:	4770      	bx	lr
  40c13c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40c140:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40c144:	d102      	bne.n	40c14c <__cmpdf2+0x64>
  40c146:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40c14a:	d107      	bne.n	40c15c <__cmpdf2+0x74>
  40c14c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40c150:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40c154:	d1d6      	bne.n	40c104 <__cmpdf2+0x1c>
  40c156:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40c15a:	d0d3      	beq.n	40c104 <__cmpdf2+0x1c>
  40c15c:	f85d 0b04 	ldr.w	r0, [sp], #4
  40c160:	4770      	bx	lr
  40c162:	bf00      	nop

0040c164 <__aeabi_cdrcmple>:
  40c164:	4684      	mov	ip, r0
  40c166:	4610      	mov	r0, r2
  40c168:	4662      	mov	r2, ip
  40c16a:	468c      	mov	ip, r1
  40c16c:	4619      	mov	r1, r3
  40c16e:	4663      	mov	r3, ip
  40c170:	e000      	b.n	40c174 <__aeabi_cdcmpeq>
  40c172:	bf00      	nop

0040c174 <__aeabi_cdcmpeq>:
  40c174:	b501      	push	{r0, lr}
  40c176:	f7ff ffb7 	bl	40c0e8 <__cmpdf2>
  40c17a:	2800      	cmp	r0, #0
  40c17c:	bf48      	it	mi
  40c17e:	f110 0f00 	cmnmi.w	r0, #0
  40c182:	bd01      	pop	{r0, pc}

0040c184 <__aeabi_dcmpeq>:
  40c184:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c188:	f7ff fff4 	bl	40c174 <__aeabi_cdcmpeq>
  40c18c:	bf0c      	ite	eq
  40c18e:	2001      	moveq	r0, #1
  40c190:	2000      	movne	r0, #0
  40c192:	f85d fb08 	ldr.w	pc, [sp], #8
  40c196:	bf00      	nop

0040c198 <__aeabi_dcmplt>:
  40c198:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c19c:	f7ff ffea 	bl	40c174 <__aeabi_cdcmpeq>
  40c1a0:	bf34      	ite	cc
  40c1a2:	2001      	movcc	r0, #1
  40c1a4:	2000      	movcs	r0, #0
  40c1a6:	f85d fb08 	ldr.w	pc, [sp], #8
  40c1aa:	bf00      	nop

0040c1ac <__aeabi_dcmple>:
  40c1ac:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c1b0:	f7ff ffe0 	bl	40c174 <__aeabi_cdcmpeq>
  40c1b4:	bf94      	ite	ls
  40c1b6:	2001      	movls	r0, #1
  40c1b8:	2000      	movhi	r0, #0
  40c1ba:	f85d fb08 	ldr.w	pc, [sp], #8
  40c1be:	bf00      	nop

0040c1c0 <__aeabi_dcmpge>:
  40c1c0:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c1c4:	f7ff ffce 	bl	40c164 <__aeabi_cdrcmple>
  40c1c8:	bf94      	ite	ls
  40c1ca:	2001      	movls	r0, #1
  40c1cc:	2000      	movhi	r0, #0
  40c1ce:	f85d fb08 	ldr.w	pc, [sp], #8
  40c1d2:	bf00      	nop

0040c1d4 <__aeabi_dcmpgt>:
  40c1d4:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c1d8:	f7ff ffc4 	bl	40c164 <__aeabi_cdrcmple>
  40c1dc:	bf34      	ite	cc
  40c1de:	2001      	movcc	r0, #1
  40c1e0:	2000      	movcs	r0, #0
  40c1e2:	f85d fb08 	ldr.w	pc, [sp], #8
  40c1e6:	bf00      	nop

0040c1e8 <__aeabi_dcmpun>:
  40c1e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40c1ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40c1f0:	d102      	bne.n	40c1f8 <__aeabi_dcmpun+0x10>
  40c1f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40c1f6:	d10a      	bne.n	40c20e <__aeabi_dcmpun+0x26>
  40c1f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40c1fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40c200:	d102      	bne.n	40c208 <__aeabi_dcmpun+0x20>
  40c202:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40c206:	d102      	bne.n	40c20e <__aeabi_dcmpun+0x26>
  40c208:	f04f 0000 	mov.w	r0, #0
  40c20c:	4770      	bx	lr
  40c20e:	f04f 0001 	mov.w	r0, #1
  40c212:	4770      	bx	lr

0040c214 <__aeabi_d2iz>:
  40c214:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40c218:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40c21c:	d215      	bcs.n	40c24a <__aeabi_d2iz+0x36>
  40c21e:	d511      	bpl.n	40c244 <__aeabi_d2iz+0x30>
  40c220:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40c224:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40c228:	d912      	bls.n	40c250 <__aeabi_d2iz+0x3c>
  40c22a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40c22e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40c232:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40c236:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40c23a:	fa23 f002 	lsr.w	r0, r3, r2
  40c23e:	bf18      	it	ne
  40c240:	4240      	negne	r0, r0
  40c242:	4770      	bx	lr
  40c244:	f04f 0000 	mov.w	r0, #0
  40c248:	4770      	bx	lr
  40c24a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40c24e:	d105      	bne.n	40c25c <__aeabi_d2iz+0x48>
  40c250:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40c254:	bf08      	it	eq
  40c256:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40c25a:	4770      	bx	lr
  40c25c:	f04f 0000 	mov.w	r0, #0
  40c260:	4770      	bx	lr
  40c262:	bf00      	nop

0040c264 <__aeabi_uldivmod>:
  40c264:	b953      	cbnz	r3, 40c27c <__aeabi_uldivmod+0x18>
  40c266:	b94a      	cbnz	r2, 40c27c <__aeabi_uldivmod+0x18>
  40c268:	2900      	cmp	r1, #0
  40c26a:	bf08      	it	eq
  40c26c:	2800      	cmpeq	r0, #0
  40c26e:	bf1c      	itt	ne
  40c270:	f04f 31ff 	movne.w	r1, #4294967295
  40c274:	f04f 30ff 	movne.w	r0, #4294967295
  40c278:	f000 b97a 	b.w	40c570 <__aeabi_idiv0>
  40c27c:	f1ad 0c08 	sub.w	ip, sp, #8
  40c280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40c284:	f000 f806 	bl	40c294 <__udivmoddi4>
  40c288:	f8dd e004 	ldr.w	lr, [sp, #4]
  40c28c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40c290:	b004      	add	sp, #16
  40c292:	4770      	bx	lr

0040c294 <__udivmoddi4>:
  40c294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40c298:	468c      	mov	ip, r1
  40c29a:	460d      	mov	r5, r1
  40c29c:	4604      	mov	r4, r0
  40c29e:	9e08      	ldr	r6, [sp, #32]
  40c2a0:	2b00      	cmp	r3, #0
  40c2a2:	d151      	bne.n	40c348 <__udivmoddi4+0xb4>
  40c2a4:	428a      	cmp	r2, r1
  40c2a6:	4617      	mov	r7, r2
  40c2a8:	d96d      	bls.n	40c386 <__udivmoddi4+0xf2>
  40c2aa:	fab2 fe82 	clz	lr, r2
  40c2ae:	f1be 0f00 	cmp.w	lr, #0
  40c2b2:	d00b      	beq.n	40c2cc <__udivmoddi4+0x38>
  40c2b4:	f1ce 0c20 	rsb	ip, lr, #32
  40c2b8:	fa01 f50e 	lsl.w	r5, r1, lr
  40c2bc:	fa20 fc0c 	lsr.w	ip, r0, ip
  40c2c0:	fa02 f70e 	lsl.w	r7, r2, lr
  40c2c4:	ea4c 0c05 	orr.w	ip, ip, r5
  40c2c8:	fa00 f40e 	lsl.w	r4, r0, lr
  40c2cc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40c2d0:	0c25      	lsrs	r5, r4, #16
  40c2d2:	fbbc f8fa 	udiv	r8, ip, sl
  40c2d6:	fa1f f987 	uxth.w	r9, r7
  40c2da:	fb0a cc18 	mls	ip, sl, r8, ip
  40c2de:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40c2e2:	fb08 f309 	mul.w	r3, r8, r9
  40c2e6:	42ab      	cmp	r3, r5
  40c2e8:	d90a      	bls.n	40c300 <__udivmoddi4+0x6c>
  40c2ea:	19ed      	adds	r5, r5, r7
  40c2ec:	f108 32ff 	add.w	r2, r8, #4294967295
  40c2f0:	f080 8123 	bcs.w	40c53a <__udivmoddi4+0x2a6>
  40c2f4:	42ab      	cmp	r3, r5
  40c2f6:	f240 8120 	bls.w	40c53a <__udivmoddi4+0x2a6>
  40c2fa:	f1a8 0802 	sub.w	r8, r8, #2
  40c2fe:	443d      	add	r5, r7
  40c300:	1aed      	subs	r5, r5, r3
  40c302:	b2a4      	uxth	r4, r4
  40c304:	fbb5 f0fa 	udiv	r0, r5, sl
  40c308:	fb0a 5510 	mls	r5, sl, r0, r5
  40c30c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40c310:	fb00 f909 	mul.w	r9, r0, r9
  40c314:	45a1      	cmp	r9, r4
  40c316:	d909      	bls.n	40c32c <__udivmoddi4+0x98>
  40c318:	19e4      	adds	r4, r4, r7
  40c31a:	f100 33ff 	add.w	r3, r0, #4294967295
  40c31e:	f080 810a 	bcs.w	40c536 <__udivmoddi4+0x2a2>
  40c322:	45a1      	cmp	r9, r4
  40c324:	f240 8107 	bls.w	40c536 <__udivmoddi4+0x2a2>
  40c328:	3802      	subs	r0, #2
  40c32a:	443c      	add	r4, r7
  40c32c:	eba4 0409 	sub.w	r4, r4, r9
  40c330:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40c334:	2100      	movs	r1, #0
  40c336:	2e00      	cmp	r6, #0
  40c338:	d061      	beq.n	40c3fe <__udivmoddi4+0x16a>
  40c33a:	fa24 f40e 	lsr.w	r4, r4, lr
  40c33e:	2300      	movs	r3, #0
  40c340:	6034      	str	r4, [r6, #0]
  40c342:	6073      	str	r3, [r6, #4]
  40c344:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40c348:	428b      	cmp	r3, r1
  40c34a:	d907      	bls.n	40c35c <__udivmoddi4+0xc8>
  40c34c:	2e00      	cmp	r6, #0
  40c34e:	d054      	beq.n	40c3fa <__udivmoddi4+0x166>
  40c350:	2100      	movs	r1, #0
  40c352:	e886 0021 	stmia.w	r6, {r0, r5}
  40c356:	4608      	mov	r0, r1
  40c358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40c35c:	fab3 f183 	clz	r1, r3
  40c360:	2900      	cmp	r1, #0
  40c362:	f040 808e 	bne.w	40c482 <__udivmoddi4+0x1ee>
  40c366:	42ab      	cmp	r3, r5
  40c368:	d302      	bcc.n	40c370 <__udivmoddi4+0xdc>
  40c36a:	4282      	cmp	r2, r0
  40c36c:	f200 80fa 	bhi.w	40c564 <__udivmoddi4+0x2d0>
  40c370:	1a84      	subs	r4, r0, r2
  40c372:	eb65 0503 	sbc.w	r5, r5, r3
  40c376:	2001      	movs	r0, #1
  40c378:	46ac      	mov	ip, r5
  40c37a:	2e00      	cmp	r6, #0
  40c37c:	d03f      	beq.n	40c3fe <__udivmoddi4+0x16a>
  40c37e:	e886 1010 	stmia.w	r6, {r4, ip}
  40c382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40c386:	b912      	cbnz	r2, 40c38e <__udivmoddi4+0xfa>
  40c388:	2701      	movs	r7, #1
  40c38a:	fbb7 f7f2 	udiv	r7, r7, r2
  40c38e:	fab7 fe87 	clz	lr, r7
  40c392:	f1be 0f00 	cmp.w	lr, #0
  40c396:	d134      	bne.n	40c402 <__udivmoddi4+0x16e>
  40c398:	1beb      	subs	r3, r5, r7
  40c39a:	0c3a      	lsrs	r2, r7, #16
  40c39c:	fa1f fc87 	uxth.w	ip, r7
  40c3a0:	2101      	movs	r1, #1
  40c3a2:	fbb3 f8f2 	udiv	r8, r3, r2
  40c3a6:	0c25      	lsrs	r5, r4, #16
  40c3a8:	fb02 3318 	mls	r3, r2, r8, r3
  40c3ac:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40c3b0:	fb0c f308 	mul.w	r3, ip, r8
  40c3b4:	42ab      	cmp	r3, r5
  40c3b6:	d907      	bls.n	40c3c8 <__udivmoddi4+0x134>
  40c3b8:	19ed      	adds	r5, r5, r7
  40c3ba:	f108 30ff 	add.w	r0, r8, #4294967295
  40c3be:	d202      	bcs.n	40c3c6 <__udivmoddi4+0x132>
  40c3c0:	42ab      	cmp	r3, r5
  40c3c2:	f200 80d1 	bhi.w	40c568 <__udivmoddi4+0x2d4>
  40c3c6:	4680      	mov	r8, r0
  40c3c8:	1aed      	subs	r5, r5, r3
  40c3ca:	b2a3      	uxth	r3, r4
  40c3cc:	fbb5 f0f2 	udiv	r0, r5, r2
  40c3d0:	fb02 5510 	mls	r5, r2, r0, r5
  40c3d4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40c3d8:	fb0c fc00 	mul.w	ip, ip, r0
  40c3dc:	45a4      	cmp	ip, r4
  40c3de:	d907      	bls.n	40c3f0 <__udivmoddi4+0x15c>
  40c3e0:	19e4      	adds	r4, r4, r7
  40c3e2:	f100 33ff 	add.w	r3, r0, #4294967295
  40c3e6:	d202      	bcs.n	40c3ee <__udivmoddi4+0x15a>
  40c3e8:	45a4      	cmp	ip, r4
  40c3ea:	f200 80b8 	bhi.w	40c55e <__udivmoddi4+0x2ca>
  40c3ee:	4618      	mov	r0, r3
  40c3f0:	eba4 040c 	sub.w	r4, r4, ip
  40c3f4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40c3f8:	e79d      	b.n	40c336 <__udivmoddi4+0xa2>
  40c3fa:	4631      	mov	r1, r6
  40c3fc:	4630      	mov	r0, r6
  40c3fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40c402:	f1ce 0420 	rsb	r4, lr, #32
  40c406:	fa05 f30e 	lsl.w	r3, r5, lr
  40c40a:	fa07 f70e 	lsl.w	r7, r7, lr
  40c40e:	fa20 f804 	lsr.w	r8, r0, r4
  40c412:	0c3a      	lsrs	r2, r7, #16
  40c414:	fa25 f404 	lsr.w	r4, r5, r4
  40c418:	ea48 0803 	orr.w	r8, r8, r3
  40c41c:	fbb4 f1f2 	udiv	r1, r4, r2
  40c420:	ea4f 4518 	mov.w	r5, r8, lsr #16
  40c424:	fb02 4411 	mls	r4, r2, r1, r4
  40c428:	fa1f fc87 	uxth.w	ip, r7
  40c42c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40c430:	fb01 f30c 	mul.w	r3, r1, ip
  40c434:	42ab      	cmp	r3, r5
  40c436:	fa00 f40e 	lsl.w	r4, r0, lr
  40c43a:	d909      	bls.n	40c450 <__udivmoddi4+0x1bc>
  40c43c:	19ed      	adds	r5, r5, r7
  40c43e:	f101 30ff 	add.w	r0, r1, #4294967295
  40c442:	f080 808a 	bcs.w	40c55a <__udivmoddi4+0x2c6>
  40c446:	42ab      	cmp	r3, r5
  40c448:	f240 8087 	bls.w	40c55a <__udivmoddi4+0x2c6>
  40c44c:	3902      	subs	r1, #2
  40c44e:	443d      	add	r5, r7
  40c450:	1aeb      	subs	r3, r5, r3
  40c452:	fa1f f588 	uxth.w	r5, r8
  40c456:	fbb3 f0f2 	udiv	r0, r3, r2
  40c45a:	fb02 3310 	mls	r3, r2, r0, r3
  40c45e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40c462:	fb00 f30c 	mul.w	r3, r0, ip
  40c466:	42ab      	cmp	r3, r5
  40c468:	d907      	bls.n	40c47a <__udivmoddi4+0x1e6>
  40c46a:	19ed      	adds	r5, r5, r7
  40c46c:	f100 38ff 	add.w	r8, r0, #4294967295
  40c470:	d26f      	bcs.n	40c552 <__udivmoddi4+0x2be>
  40c472:	42ab      	cmp	r3, r5
  40c474:	d96d      	bls.n	40c552 <__udivmoddi4+0x2be>
  40c476:	3802      	subs	r0, #2
  40c478:	443d      	add	r5, r7
  40c47a:	1aeb      	subs	r3, r5, r3
  40c47c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40c480:	e78f      	b.n	40c3a2 <__udivmoddi4+0x10e>
  40c482:	f1c1 0720 	rsb	r7, r1, #32
  40c486:	fa22 f807 	lsr.w	r8, r2, r7
  40c48a:	408b      	lsls	r3, r1
  40c48c:	fa05 f401 	lsl.w	r4, r5, r1
  40c490:	ea48 0303 	orr.w	r3, r8, r3
  40c494:	fa20 fe07 	lsr.w	lr, r0, r7
  40c498:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40c49c:	40fd      	lsrs	r5, r7
  40c49e:	ea4e 0e04 	orr.w	lr, lr, r4
  40c4a2:	fbb5 f9fc 	udiv	r9, r5, ip
  40c4a6:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40c4aa:	fb0c 5519 	mls	r5, ip, r9, r5
  40c4ae:	fa1f f883 	uxth.w	r8, r3
  40c4b2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40c4b6:	fb09 f408 	mul.w	r4, r9, r8
  40c4ba:	42ac      	cmp	r4, r5
  40c4bc:	fa02 f201 	lsl.w	r2, r2, r1
  40c4c0:	fa00 fa01 	lsl.w	sl, r0, r1
  40c4c4:	d908      	bls.n	40c4d8 <__udivmoddi4+0x244>
  40c4c6:	18ed      	adds	r5, r5, r3
  40c4c8:	f109 30ff 	add.w	r0, r9, #4294967295
  40c4cc:	d243      	bcs.n	40c556 <__udivmoddi4+0x2c2>
  40c4ce:	42ac      	cmp	r4, r5
  40c4d0:	d941      	bls.n	40c556 <__udivmoddi4+0x2c2>
  40c4d2:	f1a9 0902 	sub.w	r9, r9, #2
  40c4d6:	441d      	add	r5, r3
  40c4d8:	1b2d      	subs	r5, r5, r4
  40c4da:	fa1f fe8e 	uxth.w	lr, lr
  40c4de:	fbb5 f0fc 	udiv	r0, r5, ip
  40c4e2:	fb0c 5510 	mls	r5, ip, r0, r5
  40c4e6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40c4ea:	fb00 f808 	mul.w	r8, r0, r8
  40c4ee:	45a0      	cmp	r8, r4
  40c4f0:	d907      	bls.n	40c502 <__udivmoddi4+0x26e>
  40c4f2:	18e4      	adds	r4, r4, r3
  40c4f4:	f100 35ff 	add.w	r5, r0, #4294967295
  40c4f8:	d229      	bcs.n	40c54e <__udivmoddi4+0x2ba>
  40c4fa:	45a0      	cmp	r8, r4
  40c4fc:	d927      	bls.n	40c54e <__udivmoddi4+0x2ba>
  40c4fe:	3802      	subs	r0, #2
  40c500:	441c      	add	r4, r3
  40c502:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40c506:	eba4 0408 	sub.w	r4, r4, r8
  40c50a:	fba0 8902 	umull	r8, r9, r0, r2
  40c50e:	454c      	cmp	r4, r9
  40c510:	46c6      	mov	lr, r8
  40c512:	464d      	mov	r5, r9
  40c514:	d315      	bcc.n	40c542 <__udivmoddi4+0x2ae>
  40c516:	d012      	beq.n	40c53e <__udivmoddi4+0x2aa>
  40c518:	b156      	cbz	r6, 40c530 <__udivmoddi4+0x29c>
  40c51a:	ebba 030e 	subs.w	r3, sl, lr
  40c51e:	eb64 0405 	sbc.w	r4, r4, r5
  40c522:	fa04 f707 	lsl.w	r7, r4, r7
  40c526:	40cb      	lsrs	r3, r1
  40c528:	431f      	orrs	r7, r3
  40c52a:	40cc      	lsrs	r4, r1
  40c52c:	6037      	str	r7, [r6, #0]
  40c52e:	6074      	str	r4, [r6, #4]
  40c530:	2100      	movs	r1, #0
  40c532:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40c536:	4618      	mov	r0, r3
  40c538:	e6f8      	b.n	40c32c <__udivmoddi4+0x98>
  40c53a:	4690      	mov	r8, r2
  40c53c:	e6e0      	b.n	40c300 <__udivmoddi4+0x6c>
  40c53e:	45c2      	cmp	sl, r8
  40c540:	d2ea      	bcs.n	40c518 <__udivmoddi4+0x284>
  40c542:	ebb8 0e02 	subs.w	lr, r8, r2
  40c546:	eb69 0503 	sbc.w	r5, r9, r3
  40c54a:	3801      	subs	r0, #1
  40c54c:	e7e4      	b.n	40c518 <__udivmoddi4+0x284>
  40c54e:	4628      	mov	r0, r5
  40c550:	e7d7      	b.n	40c502 <__udivmoddi4+0x26e>
  40c552:	4640      	mov	r0, r8
  40c554:	e791      	b.n	40c47a <__udivmoddi4+0x1e6>
  40c556:	4681      	mov	r9, r0
  40c558:	e7be      	b.n	40c4d8 <__udivmoddi4+0x244>
  40c55a:	4601      	mov	r1, r0
  40c55c:	e778      	b.n	40c450 <__udivmoddi4+0x1bc>
  40c55e:	3802      	subs	r0, #2
  40c560:	443c      	add	r4, r7
  40c562:	e745      	b.n	40c3f0 <__udivmoddi4+0x15c>
  40c564:	4608      	mov	r0, r1
  40c566:	e708      	b.n	40c37a <__udivmoddi4+0xe6>
  40c568:	f1a8 0802 	sub.w	r8, r8, #2
  40c56c:	443d      	add	r5, r7
  40c56e:	e72b      	b.n	40c3c8 <__udivmoddi4+0x134>

0040c570 <__aeabi_idiv0>:
  40c570:	4770      	bx	lr
  40c572:	bf00      	nop
  40c574:	454c4449 	.word	0x454c4449
  40c578:	00000000 	.word	0x00000000
  40c57c:	51726d54 	.word	0x51726d54
  40c580:	00000000 	.word	0x00000000
  40c584:	20726d54 	.word	0x20726d54
  40c588:	00637653 	.word	0x00637653

0040c58c <__FUNCTION__.11559>:
  40c58c:	625f6d6e 695f7375 6c74636f 00000000     nm_bus_ioctl....
  40c59c:	50504128 52452829 255b2952 255b5d73     (APP)(ERR)[%s][%
  40c5ac:	00005d64 61766e49 2064696c 54434f49     d]..Invalid IOCT
  40c5bc:	6f63204c 6e616d6d 000a2164 0000000d     L command!......

0040c5cc <__FUNCTION__.9901>:
  40c5cc:	5f666968 646e6573 00000000              hif_send....

0040c5d8 <__FUNCTION__.9911>:
  40c5d8:	5f666968 00727369                       hif_isr.

0040c5e0 <__FUNCTION__.9917>:
  40c5e0:	5f666968 646e6168 695f656c 00007273     hif_handle_isr..

0040c5f0 <__FUNCTION__.9932>:
  40c5f0:	5f666968 65636572 00657669              hif_receive.

0040c5fc <__FUNCTION__.9947>:
  40c5fc:	5f666968 69676572 72657473 0062635f     hif_register_cb.
  40c60c:	66696828 49572029 485f4946 5f54534f     (hif) WIFI_HOST_
  40c61c:	5f564352 4c525443 6220315f 66207375     RCV_CTRL_1 bus f
  40c62c:	0a6c6961 00000000 66696828 64612029     ail.....(hif) ad
  40c63c:	73657264 75622073 61662073 000a6c69     dress bus fail..
  40c64c:	66696828 6f432029 70757272 20646574     (hif) Corrupted 
  40c65c:	6b636170 53207465 20657a69 7525203d     packet Size = %u
  40c66c:	204c3c20 7525203d 2047202c 7525203d      <L = %u, G = %u
  40c67c:	504f202c 25203d20 3e583230 0000000a     , OP = %02X>....
  40c68c:	66696828 6e692029 696c6176 72672064     (hif) invalid gr
  40c69c:	2070756f 000a4449 66696828 6f682029     oup ID..(hif) ho
  40c6ac:	61207473 64207070 276e6469 65732074     st app didn't se
  40c6bc:	58522074 6e6f4420 00000a65 66696828     t RX Done...(hif
  40c6cc:	72572029 20676e6f 657a6953 0000000a     ) Wrong Size....
  40c6dc:	66696828 61462029 2065736c 65746e69     (hif) False inte
  40c6ec:	70757272 6c252074 00000078 66696828     rrupt %lx...(hif
  40c6fc:	61462029 74206c69 6552206f 69206461     ) Fail to Read i
  40c70c:	7265746e 74707572 67657220 0000000a     nterrupt reg....
  40c71c:	66696828 41462029 74204c49 6177206f     (hif) FAIL to wa
  40c72c:	7075656b 65687420 69686320 00000a70     keup the chip...
  40c73c:	46494828 61462029 74206c69 6168206f     (HIF) Fail to ha
  40c74c:	656c646e 746e6920 75727265 25207470     ndle interrupt %
  40c75c:	72742064 67412079 2e6e6961 00000a2e     d try Again.....
  40c76c:	66696820 6365725f 65766965 6e49203a      hif_receive: In
  40c77c:	696c6176 72612064 656d7567 000a746e     valid argument..
  40c78c:	20505041 75716552 65747365 69532064     APP Requested Si
  40c79c:	6920657a 616c2073 72656772 61687420     ze is larger tha
  40c7ac:	6874206e 65722065 65766963 75622064     n the recived bu
  40c7bc:	72656666 7a697320 253c2065 253c3e64     ffer size <%d><%
  40c7cc:	000a3e64 20505041 75716552 65747365     d>..APP Requeste
  40c7dc:	64412064 73657264 65622073 646e6f79     d Address beyond
  40c7ec:	65687420 63657220 64657669 66756220      the recived buf
  40c7fc:	20726566 72646461 20737365 20646e61     fer address and 
  40c80c:	676e656c 000a6874 20705247 6425203f     length..GRp ? %d
  40c81c:	0000000a 46494828 69614629 6f74206c     ....(HIF)Fail to
  40c82c:	6b617720 74207075 63206568 0a706968      wakup the chip.
  40c83c:	00000000                                ....

0040c840 <__FUNCTION__.9874>:
  40c840:	5f6d326d 69666977 0062635f              m2m_wifi_cb.

0040c84c <__FUNCTION__.9898>:
  40c84c:	5f6d326d 69666977 696e695f 00000074     m2m_wifi_init...

0040c85c <__FUNCTION__.9926>:
  40c85c:	5f6d326d 69666977 6e6f635f 7463656e     m2m_wifi_connect
  40c86c:	0063735f 50504128 4e492829 00294f46     _sc.(APP)(INFO).
  40c87c:	666e6f43 7463696c 49206465 20222050     Conflicted IP " 
  40c88c:	252e7525 75252e75 2075252e 000a2022     %u.%u.%u.%u " ..
  40c89c:	20514552 20746f4e 69666564 2064656e     REQ Not defined 
  40c8ac:	000a6425 2079654b 6e207369 7620746f     %d..Key is not v
  40c8bc:	64696c61 0000000a 61766e49 2064696c     alid....Invalid 
  40c8cc:	0a79654b 00000000 44495353 4e454c20     Key.....SSID LEN
  40c8dc:	564e4920 44494c41 0000000a 49204843      INVALID....CH I
  40c8ec:	4c41564e 000a4449 61766e49 2064696c     NVALID..Invalid 
  40c8fc:	20706557 2079656b 65646e69 64252078     Wep key index %d
  40c90c:	0000000a 61766e49 2064696c 20706557     ....Invalid Wep 
  40c91c:	2079656b 676e656c 25206874 00000a64     key length %d...
  40c92c:	6f636e49 63657272 53502074 656b204b     Incorrect PSK ke
  40c93c:	656c2079 6874676e 0000000a 65646e75     y length....unde
  40c94c:	656e6966 65732064 79742063 000a6570     fined sec type..
  40c95c:	6d726946 65726177 72657620 3a202020     Firmware ver   :
  40c96c:	2e752520 252e7525 00000a75 206e694d      %u.%u.%u...Min 
  40c97c:	76697264 76207265 3a207265 2e752520     driver ver : %u.
  40c98c:	252e7525 00000a75 72727543 69726420     %u.%u...Curr dri
  40c99c:	20726576 3a726576 2e752520 252e7525     ver ver: %u.%u.%
  40c9ac:	00000a75 6d73694d 68637461 72694620     u...Mismatch Fir
  40c9bc:	7277616d 65562065 6f697372 00000a6e     mawre Version...

0040c9cc <__FUNCTION__.9711>:
  40c9cc:	635f6d6e 656c6b6c 775f7373 00656b61     nm_clkless_wake.

0040c9dc <__FUNCTION__.9805>:
  40c9dc:	70696863 6965645f 0074696e 6c696166     chip_deinit.fail
  40c9ec:	74206465 6564206f 696e692d 6c616974     ed to de-initial
  40c9fc:	0a657a69 00000000 6f727245 68772072     ize.....Error wh
  40ca0c:	20656c69 74697277 20676e69 0a676572     ile writing reg.
  40ca1c:	00000000 6f727245 68772072 20656c69     ....Error while 
  40ca2c:	64616572 20676e69 0a676572 00000000     reading reg.....
  40ca3c:	20737542 6f727265 31282072 57202e29     Bus error (1). W
  40ca4c:	20656b61 66207075 656c6961 00000a64     ake up failed...
  40ca5c:	20737542 6f727265 32282072 57202e29     Bus error (2). W
  40ca6c:	20656b61 66207075 656c6961 00000a64     ake up failed...
  40ca7c:	636f6c63 7320736b 6c6c6974 46464f20     clocks still OFF
  40ca8c:	6157202e 7520656b 61662070 64656c69     . Wake up failed
  40ca9c:	0000000a 3a676572 2f207825 20782520     ....reg:%x / %x 
  40caac:	0000000a                                ....

0040cab0 <__FUNCTION__.9792>:
  40cab0:	645f6d6e 695f7672 0074696e              nm_drv_init.

0040cabc <__FUNCTION__.9799>:
  40cabc:	645f6d6e 645f7672 696e6965 00000074     nm_drv_deinit...
  40cacc:	696d6e5b 6f747320 203a5d70 70696863     [nmi stop]: chip
  40cadc:	6965645f 2074696e 6c696166 0000000a     _deinit fail....
  40caec:	696d6e5b 6f747320 203a5d70 20495053     [nmi stop]: SPI 
  40cafc:	73616c66 69642068 6c626173 61662065     flash disable fa
  40cb0c:	000a6c69 696d6e5b 6f747320 203a5d70     il..[nmi stop]: 
  40cb1c:	6c696166 696e6920 75622074 00000a73     fail init bus...
  40cb2c:	6c696166 74206465 6e65206f 656c6261     failed to enable
  40cb3c:	746e6920 75727265 2e737470 00000a2e      interrupts.....
  40cb4c:	696d6e5b 61747320 3a5d7472 69616620     [nmi start]: fai
  40cb5c:	6e69206c 62207469 000a7375 70696843     l init bus..Chip
  40cb6c:	20444920 0a786c25 00000000               ID %lx.....

0040cb78 <__FUNCTION__.9176>:
  40cb78:	5f697073 00646d63                       spi_cmd.

0040cb80 <__FUNCTION__.9184>:
  40cb80:	5f697073 5f646d63 00707372              spi_cmd_rsp.

0040cb8c <__FUNCTION__.9200>:
  40cb8c:	5f697073 61746164 6165725f 00000064     spi_data_read...

0040cb9c <__FUNCTION__.9215>:
  40cb9c:	5f697073 61746164 6972775f 00006574     spi_data_write..

0040cbac <__FUNCTION__.9225>:
  40cbac:	5f697073 74697277 65725f65 00000067     spi_write_reg...

0040cbbc <__FUNCTION__.9233>:
  40cbbc:	735f6d6e 775f6970 65746972 00000000     nm_spi_write....

0040cbcc <__FUNCTION__.9242>:
  40cbcc:	5f697073 64616572 6765725f 00000000     spi_read_reg....

0040cbdc <__FUNCTION__.9250>:
  40cbdc:	735f6d6e 725f6970 00646165              nm_spi_read.

0040cbe8 <__FUNCTION__.9267>:
  40cbe8:	735f6d6e 695f6970 0074696e              nm_spi_init.

0040cbf4 <crc7_syndrome_table>:
  40cbf4:	1b120900 3f362d24 535a4148 777e656c     ....$-6?HAZSle~w
  40cc04:	020b1019 262f343d 4a435851 6e677c75     ....=4/&QXCJu|gn
  40cc14:	29203b32 0d041f16 6168737a 454c575e     2; )....zsha^WLE
  40cc24:	3039222b 141d060f 78716a63 5c554e47     +"90....cjqxGNU\
  40cc34:	7f766d64 5b524940 373e252c 131a0108     dmv.@IR[,%>7....
  40cc44:	666f747d 424b5059 2e273c35 0a031811     }tofYPKB5<'.....
  40cc54:	4d445f56 69607b72 050c171e 2128333a     V_DMr{`i....:3(!
  40cc64:	545d464f 7079626b 1c150e07 38312a23     OF]Tkbyp....#*18
  40cc74:	5a534841 7e776c65 121b0009 363f242d     AHSZelw~....-$?6
  40cc84:	434a5158 676e757c 0b021910 2f263d34     XQJC|ung....4=&/
  40cc94:	68617a73 4c455e57 2029323b 040d161f     szahW^EL;2) ....
  40cca4:	7178636a 555c474e 39302b22 1d140f06     jcxqNG\U"+09....
  40ccb4:	3e372c25 1a130801 767f646d 525b4049     %,7>....md.vI@[R
  40ccc4:	272e353c 030a1118 6f667d74 4b425950     <5.'....t}foPYBK
  40ccd4:	0c051e17 28213a33 444d565f 6069727b     ....3:!(_VMD{ri`
  40cce4:	151c070e 3138232a 5d544f46 79706b62     ....*#81FOT]bkpy
  40ccf4:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
  40cd04:	6e692064 6e726574 72206c61 20646165     d internal read 
  40cd14:	746f7270 6c6f636f 74697720 52432068     protocol with CR
  40cd24:	6e6f2043 6572202c 69727974 7720676e     C on, retyring w
  40cd34:	20687469 20435243 2e66666f 000a2e2e     ith CRC off.....
  40cd44:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
  40cd54:	6e692064 6e726574 72206c61 20646165     d internal read 
  40cd64:	746f7270 6c6f636f 0a2e2e2e 00000000     protocol........
  40cd74:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
  40cd84:	6e692064 6e726574 77206c61 65746972     d internal write
  40cd94:	6f727020 6f636f74 6572206c 2e2e2e67      protocol reg...
  40cda4:	0000000a 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
  40cdb4:	206c6961 20646d63 64616572 69686320     ail cmd read chi
  40cdc4:	64692070 0a2e2e2e 00000000 696d6e5b     p id........[nmi
  40cdd4:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
  40cde4:	72202c64 20646165 636f6c62 2528206b     d, read block (%
  40cdf4:	29783830 0a2e2e2e 00000000 696d6e5b     08x)........[nmi
  40ce04:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
  40ce14:	65722064 6e6f7073 202c6573 64616572     d response, read
  40ce24:	6f6c6220 28206b63 78383025 2e2e2e29      block (%08x)...
  40ce34:	0000000a 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
  40ce44:	656c6961 6c622064 206b636f 61746164     ailed block data
  40ce54:	61657220 2e2e2e64 0000000a 696d6e5b      read.......[nmi
  40ce64:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
  40ce74:	77202c64 65746972 6f6c6220 28206b63     d, write block (
  40ce84:	78383025 2e2e2e29 0000000a 696d6e5b     %08x).......[nmi
  40ce94:	69707320 203a5d20 6c696146 63206465      spi ]: Failed c
  40cea4:	7220646d 6f707365 2c65736e 69727720     md response, wri
  40ceb4:	62206574 6b636f6c 30252820 2e297838     te block (%08x).
  40cec4:	000a2e2e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
  40ced4:	656c6961 61642064 62206174 6b636f6c     ailed data block
  40cee4:	646d6320 69727720 202c6574 20737562      cmd write, bus 
  40cef4:	6f727265 2e2e2e72 0000000a 696d6e5b     error.......[nmi
  40cf04:	69707320 46203a5d 656c6961 61642064      spi]: Failed da
  40cf14:	62206174 6b636f6c 69727720 202c6574     ta block write, 
  40cf24:	20737562 6f727265 2e2e2e72 0000000a     bus error.......
  40cf34:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
  40cf44:	61642064 62206174 6b636f6c 63726320     d data block crc
  40cf54:	69727720 202c6574 20737562 6f727265      write, bus erro
  40cf64:	2e2e2e72 0000000a 696d6e5b 69707320     r.......[nmi spi
  40cf74:	46203a5d 656c6961 6c622064 206b636f     ]: Failed block 
  40cf84:	61746164 69727720 2e2e6574 00000a2e     data write......
  40cf94:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
  40cfa4:	6d632064 72772064 2c657469 73756220     d cmd write, bus
  40cfb4:	72726520 2e2e726f 00000a2e 696d6e5b      error......[nmi
  40cfc4:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
  40cfd4:	65722064 6e6f7073 72206573 2c646165     d response read,
  40cfe4:	73756220 72726520 2e2e726f 00000a2e      bus error......
  40cff4:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
  40d004:	61642064 72206174 6f707365 2065736e     d data response 
  40d014:	64616572 7562202c 72652073 2e726f72     read, bus error.
  40d024:	000a2e2e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
  40d034:	656c6961 61642064 72206174 6f707365     ailed data respo
  40d044:	2065736e 64616572 282e2e2e 78323025     nse read...(%02x
  40d054:	00000a29 696d6e5b 69707320 46203a5d     )...[nmi spi]: F
  40d064:	656c6961 61642064 62206174 6b636f6c     ailed data block
  40d074:	61657220 62202c64 65207375 726f7272      read, bus error
  40d084:	0a2e2e2e 00000000 696d6e5b 69707320     ........[nmi spi
  40d094:	46203a5d 656c6961 61642064 62206174     ]: Failed data b
  40d0a4:	6b636f6c 63726320 61657220 62202c64     lock crc read, b
  40d0b4:	65207375 726f7272 0a2e2e2e 00000000     us error........
  40d0c4:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
  40d0d4:	6d632064 72202c64 20646165 20676572     d cmd, read reg 
  40d0e4:	38302528 2e2e2978 00000a2e 696d6e5b     (%08x)......[nmi
  40d0f4:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
  40d104:	65722064 6e6f7073 202c6573 64616572     d response, read
  40d114:	67657220 30252820 2e297838 000a2e2e      reg (%08x).....
  40d124:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
  40d134:	61642064 72206174 2e646165 000a2e2e     d data read.....
  40d144:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
  40d154:	6d632064 77202c64 65746972 67657220     d cmd, write reg
  40d164:	30252820 2e297838 000a2e2e 696d6e5b      (%08x).....[nmi
  40d174:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
  40d184:	65722064 6e6f7073 202c6573 74697277     d response, writ
  40d194:	65722065 25282067 29783830 0a2e2e2e     e reg (%08x)....
  40d1a4:	00000000 52524528 75432952 6e657272     ....(ERRR)Curren
  40d1b4:	253c2074 000a3e64 57202d2d 31434e49     t <%d>..-- WINC1
  40d1c4:	20303035 74616577 20726568 65696c63     500 weather clie
  40d1d4:	6520746e 706d6178 2d20656c 2d0a0d2d     nt example --..-
  40d1e4:	4153202d 3037454d 4c50582d 2d2d2044     - SAME70-XPLD --
  40d1f4:	2d2d0a0d 6d6f4320 656c6970 4d203a64     ..-- Compiled: M
  40d204:	33207961 30322031 31203931 32303a35     ay 31 2019 15:02
  40d214:	2036333a 0a0d2d2d 00000000 69666957     :36 --......Wifi
  40d224:	00000000 6c696146 74206465 7263206f     ....Failed to cr
  40d234:	65746165 66695720 61742069 0a0d6b73     eate Wifi task..
  40d244:	00000000 63656661 00000000 6c696146     ....afec....Fail
  40d254:	74206465 7263206f 65746165 73657420     ed to create tes
  40d264:	66612074 74206365 0d6b7361 0000000a     t afec task.....
  40d274:	6f736572 5f65766c 203a6263 49207325     resolve_cb: %s I
  40d284:	64612050 73657264 73692073 2e642520     P address is %d.
  40d294:	252e6425 64252e64 0a0d0a0d 00000000     %d.%d.%d........
  40d2a4:	6b636f73 6d5f7465 635f6773 656e6e6f     socket_msg_conne
  40d2b4:	000a7463 20544547 4546412f 61763f43     ct..GET /AFEC?va
  40d2c4:	3d65756c 69266425 6e613d64 676f6c61     lue=%d&id=analog
  40d2d4:	54544820 2e312f50 200a0d31 65636341      HTTP/1.1.. Acce
  40d2e4:	203a7470 0d2a2f2a 000a0d0a 20544547     pt: */*.....GET 
  40d2f4:	4354522f 756f683f 64253d72 6e696d26     /RTC?hour=%d&min
  40d304:	3d657475 73266425 6e6f6365 64253d64     ute=%d&second=%d
  40d314:	3d646926 656d6974 54544820 2e312f50     &id=time HTTP/1.
  40d324:	200a0d31 65636341 203a7470 0d2a2f2a     1.. Accept: */*.
  40d334:	000a0d0a 20544547 5455422f 3d64693f     ....GET /BUT?id=
  40d344:	69676964 206c6174 50545448 312e312f     digital HTTP/1.1
  40d354:	41200a0d 70656363 2a203a74 0a0d2a2f     .. Accept: */*..
  40d364:	00000a0d 20544547 5455422f 3d64693f     ....GET /BUT?id=
  40d374:	736c6166 5448206f 312f5054 0a0d312e     falso HTTP/1.1..
  40d384:	63634120 3a747065 2a2f2a20 0a0d0a0d      Accept: */*....
  40d394:	00000000 646e6573 00000a20 6b636f73     ....send ...sock
  40d3a4:	635f7465 63203a62 656e6e6f 65207463     et_cb: connect e
  40d3b4:	726f7272 000a0d21 6b636f73 635f7465     rror!...socket_c
  40d3c4:	72203a62 20766365 6f727265 0a0d2172     b: recv error!..
  40d3d4:	00000000 6e69616d 326d203a 69775f6d     ....main: m2m_wi
  40d3e4:	695f6966 2074696e 6c6c6163 72726520     fi_init call err
  40d3f4:	2821726f 0d296425 0000000a 72646e41     or!(%d).....Andr
  40d404:	4164696f 00000050 6e69616d 6f63203a     oidAP...main: co
  40d414:	63656e6e 676e6974 206f7420 69466957     nnecting to WiFi
  40d424:	20504120 2e2e7325 000a0d2e 6e757262      AP %s......brun
  40d434:	7063616f 00000063 2e323931 2e383631     oacpc...192.168.
  40d444:	312e3334 00003239 74656e49 6f746120     43.192..Inet ato
  40d454:	203a206e 00006425 6b636f73 69207465     n : %d..socket i
  40d464:	2074696e 0000000a 6e69616d 6166203a     nit ....main: fa
  40d474:	64656c69 206f7420 61657263 54206574     iled to create T
  40d484:	63205043 6e65696c 6f732074 74656b63     CP client socket
  40d494:	72726520 0d21726f 0000000a 6b636f73      error!.....sock
  40d4a4:	63207465 656e6e6f 6e697463 00000a67     et connecting...
  40d4b4:	6f727265 00000a72 63617473 766f206b     error...stack ov
  40d4c4:	6c667265 2520776f 73252078 00000a0d     erflow %x %s....
  40d4d4:	69666977 3a62635f 4d324d20 4649575f     wifi_cb: M2M_WIF
  40d4e4:	4f435f49 43454e4e 0d444554 0000000a     I_CONNECTED.....
  40d4f4:	69666977 3a62635f 4d324d20 4649575f     wifi_cb: M2M_WIF
  40d504:	49445f49 4e4f4353 5443454e 0a0d4445     I_DISCONNECTED..
  40d514:	00000000 69666977 3a62635f 20504920     ....wifi_cb: IP 
  40d524:	72646461 20737365 25207369 75252e75     address is %u.%u
  40d534:	2e75252e 0a0d7525 00000000              .%u.%u......

0040d540 <_global_impure_ptr>:
  40d540:	20400028 00464e49 00666e69 004e414e     (.@ INF.inf.NAN.
  40d550:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  40d560:	46454443 00000000 33323130 37363534     CDEF....01234567
  40d570:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  40d580:	0000296c 00000030                       l)..0...

0040d588 <blanks.7223>:
  40d588:	20202020 20202020 20202020 20202020                     

0040d598 <zeroes.7224>:
  40d598:	30303030 30303030 30303030 30303030     0000000000000000

0040d5a8 <blanks.7217>:
  40d5a8:	20202020 20202020 20202020 20202020                     

0040d5b8 <zeroes.7218>:
  40d5b8:	30303030 30303030 30303030 30303030     0000000000000000
  40d5c8:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  40d5d8:	00000043 49534f50 00000058 0000002e     C...POSIX.......

0040d5e8 <__mprec_bigtens>:
  40d5e8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  40d5f8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  40d608:	7f73bf3c 75154fdd                       <.s..O.u

0040d610 <__mprec_tens>:
  40d610:	00000000 3ff00000 00000000 40240000     .......?......$@
  40d620:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  40d630:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  40d640:	00000000 412e8480 00000000 416312d0     .......A......cA
  40d650:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  40d660:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  40d670:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  40d680:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  40d690:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  40d6a0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  40d6b0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  40d6c0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  40d6d0:	79d99db4 44ea7843                       ...yCx.D

0040d6d8 <p05.6055>:
  40d6d8:	00000005 00000019 0000007d              ........}...

0040d6e4 <_ctype_>:
  40d6e4:	20202000 20202020 28282020 20282828     .         ((((( 
  40d6f4:	20202020 20202020 20202020 20202020                     
  40d704:	10108820 10101010 10101010 10101010      ...............
  40d714:	04040410 04040404 10040404 10101010     ................
  40d724:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40d734:	01010101 01010101 01010101 10101010     ................
  40d744:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40d754:	02020202 02020202 02020202 10101010     ................
  40d764:	00000020 00000000 00000000 00000000      ...............
	...

0040d7e8 <_init>:
  40d7e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40d7ea:	bf00      	nop
  40d7ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40d7ee:	bc08      	pop	{r3}
  40d7f0:	469e      	mov	lr, r3
  40d7f2:	4770      	bx	lr

0040d7f4 <__init_array_start>:
  40d7f4:	00408915 	.word	0x00408915

0040d7f8 <__frame_dummy_init_array_entry>:
  40d7f8:	00400165                                e.@.

0040d7fc <_fini>:
  40d7fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40d7fe:	bf00      	nop
  40d800:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40d802:	bc08      	pop	{r3}
  40d804:	469e      	mov	lr, r3
  40d806:	4770      	bx	lr

0040d808 <__fini_array_start>:
  40d808:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <uxCriticalNesting>:
2040000c:	aaaa aaaa                                   ....

20400010 <egstrNmBusCapabilities>:
20400010:	1000 0000                                   ....

20400014 <clk_status_reg_adr>:
20400014:	000f 0000                                   ....

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <tcp_client_socket>:
20400020:	00ff 0000                                   ....

20400024 <_impure_ptr>:
20400024:	0028 2040                                   (.@ 

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__atexit_recursive_mutex>:
20400450:	cc0c 2040                                   ..@ 

20400454 <__global_locale>:
20400454:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400474:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400494:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400514:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400534:	b64d 0040 a8a9 0040 0000 0000 d6e4 0040     M.@...@.......@.
20400544:	d5e4 0040 d394 0040 d394 0040 d394 0040     ..@...@...@...@.
20400554:	d394 0040 d394 0040 d394 0040 d394 0040     ..@...@...@...@.
20400564:	d394 0040 d394 0040 ffff ffff ffff ffff     ..@...@.........
20400574:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2040059c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005c0 <__malloc_av_>:
	...
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 
20400858:	0850 2040 0850 2040 0858 2040 0858 2040     P.@ P.@ X.@ X.@ 
20400868:	0860 2040 0860 2040 0868 2040 0868 2040     `.@ `.@ h.@ h.@ 
20400878:	0870 2040 0870 2040 0878 2040 0878 2040     p.@ p.@ x.@ x.@ 
20400888:	0880 2040 0880 2040 0888 2040 0888 2040     ..@ ..@ ..@ ..@ 
20400898:	0890 2040 0890 2040 0898 2040 0898 2040     ..@ ..@ ..@ ..@ 
204008a8:	08a0 2040 08a0 2040 08a8 2040 08a8 2040     ..@ ..@ ..@ ..@ 
204008b8:	08b0 2040 08b0 2040 08b8 2040 08b8 2040     ..@ ..@ ..@ ..@ 
204008c8:	08c0 2040 08c0 2040 08c8 2040 08c8 2040     ..@ ..@ ..@ ..@ 
204008d8:	08d0 2040 08d0 2040 08d8 2040 08d8 2040     ..@ ..@ ..@ ..@ 
204008e8:	08e0 2040 08e0 2040 08e8 2040 08e8 2040     ..@ ..@ ..@ ..@ 
204008f8:	08f0 2040 08f0 2040 08f8 2040 08f8 2040     ..@ ..@ ..@ ..@ 
20400908:	0900 2040 0900 2040 0908 2040 0908 2040     ..@ ..@ ..@ ..@ 
20400918:	0910 2040 0910 2040 0918 2040 0918 2040     ..@ ..@ ..@ ..@ 
20400928:	0920 2040 0920 2040 0928 2040 0928 2040      .@  .@ (.@ (.@ 
20400938:	0930 2040 0930 2040 0938 2040 0938 2040     0.@ 0.@ 8.@ 8.@ 
20400948:	0940 2040 0940 2040 0948 2040 0948 2040     @.@ @.@ H.@ H.@ 
20400958:	0950 2040 0950 2040 0958 2040 0958 2040     P.@ P.@ X.@ X.@ 
20400968:	0960 2040 0960 2040 0968 2040 0968 2040     `.@ `.@ h.@ h.@ 
20400978:	0970 2040 0970 2040 0978 2040 0978 2040     p.@ p.@ x.@ x.@ 
20400988:	0980 2040 0980 2040 0988 2040 0988 2040     ..@ ..@ ..@ ..@ 
20400998:	0990 2040 0990 2040 0998 2040 0998 2040     ..@ ..@ ..@ ..@ 
204009a8:	09a0 2040 09a0 2040 09a8 2040 09a8 2040     ..@ ..@ ..@ ..@ 
204009b8:	09b0 2040 09b0 2040 09b8 2040 09b8 2040     ..@ ..@ ..@ ..@ 

204009c8 <__malloc_sbrk_base>:
204009c8:	ffff ffff                                   ....

204009cc <__malloc_trim_threshold>:
204009cc:	0000 0002                                   ....
