0.6
2018.3
Dec  7 2018
00:33:28
D:/TeamLab/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h,1575266985,verilog,,,,,,,,,,,,
D:/TeamLab/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/UserData.h,1575266985,verilog,,,,,,,,,,,,
D:/TeamLab/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/data.h,1575266985,verilog,,,D:/TeamLab/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/UserData.h,,,,,,,,,
D:/TeamLab/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/def.h,1575266985,verilog,,,,,,,,,,,,
D:/TeamLab/thinpad_top-rev.3/thinpad_top.srcs/sources_1/imports/cpu/defines.v,1575266985,verilog,,,,,,,,,,,,
D:/cod19grp10/thinpad_top.sim/sim_1/behav/xsim/glbl.v,1575266985,verilog,,,,glbl,,,,,,,,
D:/cod19grp10/thinpad_top.srcs/sim_1/new/28F640P30.v,1575266985,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/LLbit.v,D:/cod19grp10/thinpad_top.srcs/sim_1/new/include/def.h;D:/cod19grp10/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h;D:/cod19grp10/thinpad_top.srcs/sim_1/new/include/data.h;D:/cod19grp10/thinpad_top.srcs/sim_1/new/include/UserData.h;D:/cod19grp10/thinpad_top.srcs/sim_1/new/include/BankLib.h;D:/cod19grp10/thinpad_top.srcs/sim_1/new/include/TimingData.h,BlankCheckModule;BlockLockModule;BuffEnhancedFactProgramModule;BurstModule;CFIqueryModule;CUIdecoder1;CUIdecoder2;CUIdecoder_Busy1;ConfigRegModule;DataErrorModule;DebugModule;EraseModule;KernelModule;MemoryModule;OutputBufferModule;ProgramBufferModule;ProgramModule;ProtectRegModule;ReadModule;SignatureModule;StatusRegModule;TimingLibModule;x28fxxxp30,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sim_1/new/clock.v,1575266985,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/cp0_reg.v,,clock,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sim_1/new/cpld_model.v,1575266985,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/ctrl.v,,cpld_model,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v,1575266985,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/new/graphics_controller.v,,flag_sync_cpld,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sim_1/new/include/BankLib.h,1575266985,verilog,,,D:/cod19grp10/thinpad_top.srcs/sim_1/new/include/def.h;D:/cod19grp10/thinpad_top.srcs/sim_1/new/include/data.h;D:/cod19grp10/thinpad_top.srcs/sim_1/new/include/UserData.h,BankLib,,,,,,,,
D:/cod19grp10/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h,1575266985,verilog,,,,,,,,,,,,
D:/cod19grp10/thinpad_top.srcs/sim_1/new/include/TimingData.h,1575266985,verilog,,,D:/cod19grp10/thinpad_top.srcs/sim_1/new/include/data.h;D:/cod19grp10/thinpad_top.srcs/sim_1/new/include/UserData.h,TimingDataModule,,,,,,,,
D:/cod19grp10/thinpad_top.srcs/sim_1/new/include/UserData.h,1575266985,verilog,,,,,,,,,,,,
D:/cod19grp10/thinpad_top.srcs/sim_1/new/include/data.h,1575266985,verilog,,,D:/cod19grp10/thinpad_top.srcs/sim_1/new/include/UserData.h,,,,,,,,,
D:/cod19grp10/thinpad_top.srcs/sim_1/new/include/def.h,1575266985,verilog,,,,,,,,,,,,
D:/cod19grp10/thinpad_top.srcs/sim_1/new/sram_model.v,1575266985,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/new/thinpad_top.v,,sram_model,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sim_1/new/tb.sv,1575391054,systemVerilog,,,,tb,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/LLbit.v,1575266985,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/new/SEG7_LUT.v,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/defines.v,LLbit_reg,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/cp0_reg.v,1575266985,verilog,,D:/cod19grp10/thinpad_top.srcs/sim_1/new/cpld_model.v,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/defines.v,cp0_reg,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/ctrl.v,1575266985,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/div.v,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/defines.v,ctrl,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/defines.v,1575474160,verilog,,,,,,,,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/div.v,1575266985,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/ex.v,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/defines.v,div,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/ex.v,1575266985,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/ex_mem.v,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/defines.v,ex,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/ex_mem.v,1575266985,verilog,,D:/cod19grp10/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/defines.v,ex_mem,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/hilo_reg.v,1575266985,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/id.v,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/defines.v,hilo_reg,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/id.v,1575266985,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/id_ex.v,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/defines.v,id,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/id_ex.v,1575266985,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/if_id.v,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/defines.v,id_ex,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/if_id.v,1575266985,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/mem.v,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/defines.v,if_id,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/mem.v,1575266985,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/mem_wb.v,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/defines.v,mem,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/mem_wb.v,1575266985,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/mips32.v,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/defines.v,mem_wb,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/mips32.v,1575266985,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/mmu_tlb.v,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/defines.v,mips32,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/mmu_tlb.v,1575266985,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/pc_reg.v,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/defines.v,mmu_tlb,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/pc_reg.v,1575266985,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/regfile.v,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/defines.v,pc_reg,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/regfile.v,1575266985,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/new/serial.v,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/defines.v,regfile,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/ip/bootrom/sim/bootrom.v,1575516334,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v,,bootrom,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v,1575465151,verilog,,D:/cod19grp10/thinpad_top.srcs/sim_1/new/28F640P30.v,,pll_example,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v,1575465151,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v,,pll_example_clk_wiz,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/ip/vgamem/sim/vgamem.v,1575466891,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/ip/bootrom/sim/bootrom.v,,vgamem,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/new/SEG7_LUT.v,1575266986,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/new/async.v,,SEG7_LUT,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/new/async.v,1575266986,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/new/bootrom_controller.v,,ASSERTION_ERROR;BaudTickGen;async_receiver;async_transmitter,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/new/bootrom_controller.v,1575508484,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/new/bus.v,,bootrom_controller,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/new/bus.v,1575510499,verilog,,D:/cod19grp10/thinpad_top.srcs/sim_1/new/clock.v,,bus,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/new/graphics_controller.v,1575457343,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/imports/cpu/hilo_reg.v,,graphics_controller,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/new/serial.v,1575451152,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/new/sram.v,,serial,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/new/sram.v,1575443359,verilog,,D:/cod19grp10/thinpad_top.srcs/sim_1/new/sram_model.v,,sram,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/new/thinpad_top.v,1575443191,verilog,,D:/cod19grp10/thinpad_top.srcs/sources_1/new/vga.v,,thinpad_top,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
D:/cod19grp10/thinpad_top.srcs/sources_1/new/vga.v,1575266986,verilog,,,,vga,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/imports/cpu;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
