C:/Users/Likith/Desktop/MyVerilog/bi_dir_buf/rtl/bi_dir_buf.v {1 {vlog -work work -stats=none C:/Users/Likith/Desktop/MyVerilog/bi_dir_buf/rtl/bi_dir_buf.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module bi_dir_buf

Top level modules:
	bi_dir_buf

} {} {}} C:/Users/Likith/Desktop/MyVerilog/bi_dir_buf/tb/bi_dir_buf_tb.v {1 {vlog -work work -stats=none C:/Users/Likith/Desktop/MyVerilog/bi_dir_buf/tb/bi_dir_buf_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module bi_dir_buf_tb

Top level modules:
	bi_dir_buf_tb

} {} {}}
