
*** Running vivado
    with args -log serial.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source serial.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source serial.tcl -notrace
Command: synth_design -top serial -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10092
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1260.348 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'serial' [C:/Users/pine1/project_3/project_3.srcs/sources_1/new/add.v:51]
INFO: [Synth 8-6157] synthesizing module 'fa' [C:/Users/pine1/project_3/project_3.srcs/sources_1/new/add.v:30]
INFO: [Synth 8-6155] done synthesizing module 'fa' (1#1) [C:/Users/pine1/project_3/project_3.srcs/sources_1/new/add.v:30]
INFO: [Synth 8-6157] synthesizing module 'dff' [C:/Users/pine1/project_3/project_3.srcs/sources_1/new/add.v:37]
INFO: [Synth 8-6155] done synthesizing module 'dff' (2#1) [C:/Users/pine1/project_3/project_3.srcs/sources_1/new/add.v:37]
INFO: [Synth 8-6157] synthesizing module 'sipo' [C:/Users/pine1/project_3/project_3.srcs/sources_1/new/add.v:18]
INFO: [Synth 8-6155] done synthesizing module 'sipo' (3#1) [C:/Users/pine1/project_3/project_3.srcs/sources_1/new/add.v:18]
INFO: [Synth 8-6157] synthesizing module 'shift' [C:/Users/pine1/project_3/project_3.srcs/sources_1/new/add.v:3]
WARNING: [Synth 8-6896] procedural assign is inside initial block, initial block items will be ignored [C:/Users/pine1/project_3/project_3.srcs/sources_1/new/add.v:9]
INFO: [Synth 8-6155] done synthesizing module 'shift' (4#1) [C:/Users/pine1/project_3/project_3.srcs/sources_1/new/add.v:3]
INFO: [Synth 8-6155] done synthesizing module 'serial' (5#1) [C:/Users/pine1/project_3/project_3.srcs/sources_1/new/add.v:51]
WARNING: [Synth 8-7129] Port d[7] in module shift is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[6] in module shift is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[5] in module shift is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[4] in module shift is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[3] in module shift is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[2] in module shift is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[1] in module shift is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[0] in module shift is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1260.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1260.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1260.348 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1260.348 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port a[7] in module serial is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[6] in module serial is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[5] in module serial is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[4] in module serial is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[3] in module serial is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[2] in module serial is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[1] in module serial is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[0] in module serial is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[7] in module serial is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[6] in module serial is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module serial is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[4] in module serial is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[3] in module serial is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[2] in module serial is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[1] in module serial is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[0] in module serial is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1260.348 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1260.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1260.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1260.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1260.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1260.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1260.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1260.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1260.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     9|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     9|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1260.348 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1260.348 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1260.348 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1260.348 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1260.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9d5770a4
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1260.348 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/pine1/project_3/project_3.runs/synth_1/serial.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file serial_utilization_synth.rpt -pb serial_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 14 14:37:57 2022...
