#-----------------------------------------------------------
# PlanAhead v13.4
# Build 157570 by hdbuild on Fri Dec 16 12:55:36 MST 2011
# Start of session at: Sat Dec 16 20:07:27 2017
# Process ID: 3340
# Log file: C:/Users/comeng/Desktop/1102/NEW_PRO/planAhead_run_1/planAhead.log
# Journal file: C:/Users/comeng/Desktop/1102/NEW_PRO/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Device-25] Loading parts and site information from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\arch.xmlParsing RTL primitives file [C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
start_gui
source C:/Users/comeng/Desktop/1102/NEW_PRO/pa.fromNcd.tcl
# create_project -name NEW_PRO -dir "C:/Users/comeng/Desktop/1102/NEW_PRO/planAhead_run_1" -part xc3s400tq144-4
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\ucf.xml].
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "C:/Users/comeng/Desktop/1102/NEW_PRO/Process.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/comeng/Desktop/1102/NEW_PRO} {ipcore_dir} }
# add_files [list {ipcore_dir/test_mem.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "C:/Users/comeng/Desktop/1102/UCF.ucf" [current_fileset -constrset]
Adding file 'C:\Users\comeng\Desktop\1102\UCF.ucf' to fileset 'constrs_1'
# add_files [list {C:/Users/comeng/Desktop/1102/UCF.ucf}] -fileset [get_property constrset [current_run]]
# open_netlist_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to part: xc3s400tq144-4
Release 13.4 - ngc2edif O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.4 - ngc2edif O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design Process.ngc ...
WARNING:NetListWriters:298 - No output is written to Process.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Process.edif ...
ngc2edif: Total memory usage is 60536 kilobytes

Parsing EDIF File [.\planAhead_run_1\NEW_PRO.data\cache\Process_ngc_95cba230.edif]
Finished Parsing EDIF File [.\planAhead_run_1\NEW_PRO.data\cache\Process_ngc_95cba230.edif]
Release 13.4 - ngc2edif O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.4 - ngc2edif O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design test_mem.ngc ...
WARNING:NetListWriters:298 - No output is written to test_mem.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file test_mem.edif ...
ngc2edif: Total memory usage is 60600 kilobytes

Reading core file 'C:\Users\comeng\Desktop\1102\NEW_PRO\ipcore_dir\test_mem.ngc' for (cell view 'test_mem', library 'Process_lib', file 'Process.ngc')
Parsing EDIF File [.\planAhead_run_1\NEW_PRO.data\cache\test_mem_ngc_6d137ffc.edif]
Finished Parsing EDIF File [.\planAhead_run_1\NEW_PRO.data\cache\test_mem_ngc_6d137ffc.edif]
INFO: [PlanAhead-430] Reading macro library C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3/spartan3/xc3s400/ClockRegion.xml
Loading clock buffers from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3/spartan3/xc3s400/ClockBuffers.xml
Loading package from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3/spartan3/xc3s400/tq144/Package.xml
Loading io standards from C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device-19] Loading pkg sso from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3/spartan3/xc3s400/tq144/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3/drc.xml
INFO: [Timing-77] Reading timing library C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
INFO: [Timing-34] Done reading timing library C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
Parsing UCF File [C:\Users\comeng\Desktop\1102\NEW_PRO\ipcore_dir\test_mem.ncf]
Finished Parsing UCF File [C:\Users\comeng\Desktop\1102\NEW_PRO\ipcore_dir\test_mem.ncf]
Parsing UCF File [C:\Users\comeng\Desktop\1102\UCF.ucf]
Finished Parsing UCF File [C:\Users\comeng\Desktop\1102\UCF.ucf]
INFO: [PlanAhead-566] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  BUFGP => BUFGP (HD_IBUFG, HD_BUFG): 1 instances
  RAM16X1D => RAM16X1D (HD_WSGEN, HD_RAM16_F, HD_RAM16_G): 16 instances
open_netlist_design: Time (s): 6.840w.  Memory (MB): 403.836p 47.535g
# read_xdl -file "C:/Users/comeng/Desktop/1102/NEW_PRO/Process.xdl"
INFO: [Designutils-669] Parsing Placement File : C:\Users\comeng\Desktop\1102\NEW_PRO\Process.xdl
INFO: [Designutils-658] Finished Parsing Placement File : C:\Users\comeng\Desktop\1102\NEW_PRO\Process.xdl
INFO: [Designutils-671] Placed 317 instances
# if {[catch {read_twx -name results_1 -file "C:/Users/comeng/Desktop/1102/NEW_PRO/Process.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"C:/Users/comeng/Desktop/1102/NEW_PRO/Process.twx\": $eInfo"
# }
