WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2501951 heartbeat IPC: 3.997 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5001951 heartbeat IPC: 4 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6251952 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 47 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6251952 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 9143335 heartbeat IPC: 2.415 cumulative IPC: 1.729 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 14700085 heartbeat IPC: 1.8 cumulative IPC: 1.776 (Simulation time: 00 hr 01 min 34 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 21395137 heartbeat IPC: 1.494 cumulative IPC: 1.651 (Simulation time: 00 hr 02 min 09 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_6.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000000 cycles: 27602299 heartbeat IPC: 1.611 cumulative IPC: 1.639 (Simulation time: 00 hr 02 min 42 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 33871339 heartbeat IPC: 1.595 cumulative IPC: 1.629 (Simulation time: 00 hr 03 min 14 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 40035743 heartbeat IPC: 1.622 cumulative IPC: 1.628 (Simulation time: 00 hr 03 min 46 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 45619010 heartbeat IPC: 1.791 cumulative IPC: 1.651 (Simulation time: 00 hr 04 min 18 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 51924202 heartbeat IPC: 1.586 cumulative IPC: 1.642 (Simulation time: 00 hr 04 min 51 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_6.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000002 cycles: 58257995 heartbeat IPC: 1.579 cumulative IPC: 1.634 (Simulation time: 00 hr 05 min 24 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 64466596 heartbeat IPC: 1.611 cumulative IPC: 1.632 (Simulation time: 00 hr 05 min 57 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 61482267 cumulative IPC: 1.626 (Simulation time: 00 hr 06 min 13 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 61482267 cumulative IPC: 1.626 (Simulation time: 00 hr 06 min 13 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_6.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.626 instructions: 100000002 cycles: 61482267
CPU 0 Branch Prediction Accuracy: 84.57% MPKI: 25.64 Average ROB Occupancy at Mispredict: 37.16
Branch type MPKI
BRANCH_DIRECT_JUMP: 1e-05
BRANCH_INDIRECT: 3.59
BRANCH_CONDITIONAL: 22.1
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0.00052
BRANCH_RETURN: 4e-05

L1D TOTAL        ACCESS:   25274608 HIT:   22967650 MISS:    2306958
L1D LOAD         ACCESS:   13781842 HIT:   12884026 MISS:     897816
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   11490531 HIT:   10082741 MISS:    1407790
L1D TRANSLATION  ACCESS:       2235 HIT:        883 MISS:       1352
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 10.83 cycles
L1I TOTAL        ACCESS:       9804 HIT:       9560 MISS:        244
L1I LOAD         ACCESS:       9804 HIT:       9560 MISS:        244
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 42.74 cycles
L2C TOTAL        ACCESS:     802913 HIT:     607620 MISS:     195293
L2C LOAD         ACCESS:     218773 HIT:     162813 MISS:      55960
L2C RFO          ACCESS:     265553 HIT:     129692 MISS:     135861
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     317235 HIT:     313847 MISS:       3388
L2C TRANSLATION  ACCESS:       1352 HIT:       1268 MISS:         84
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 138.2 cycles
LLC TOTAL        ACCESS:     325893 HIT:     100383 MISS:     225510
LLC LOAD         ACCESS:      55959 HIT:       2844 MISS:      53115
LLC RFO          ACCESS:     135861 HIT:      40690 MISS:      95171
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     133989 HIT:      56823 MISS:      77166
LLC TRANSLATION  ACCESS:         84 HIT:         26 MISS:         58
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 102 cycles
cpu0_DTLB TOTAL        ACCESS:   23246149 HIT:   23221691 MISS:      24458
cpu0_DTLB LOAD         ACCESS:   23246149 HIT:   23221691 MISS:      24458
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.596 cycles
cpu0_ITLB TOTAL        ACCESS:       8659 HIT:       8142 MISS:        517
cpu0_ITLB LOAD         ACCESS:       8659 HIT:       8142 MISS:        517
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.487 cycles
cpu0_STLB TOTAL        ACCESS:       5636 HIT:       3408 MISS:       2228
cpu0_STLB LOAD         ACCESS:       5636 HIT:       3408 MISS:       2228
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 103.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      65028
  ROW_BUFFER_MISS:      83315
 AVG DBUS CONGESTED CYCLE: 3.857
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      10735
  FULL:      76935
