set_property CLOCK_ROOT X4Y7 [get_pins U_shell_top/PCIe_Bridge_ICAP_complex_i/ddr4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O]
set_property CLOCK_ROOT X4Y7 [get_pins U_shell_top/PCIe_Bridge_ICAP_complex_i/ddr4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O]

set_property CLOCK_ROOT X2Y2 [get_pins U_role_NORTH/HLS_PR_0_i_NORTH/DDR_SUB_SYS/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O]
set_property CLOCK_ROOT X2Y2 [get_pins U_role_NORTH/HLS_PR_0_i_NORTH/DDR_SUB_SYS/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O]

set_property CLOCK_ROOT X2Y8 [get_pins U_role_NORTH/HLS_PR_0_i_NORTH/DDR_SUB_SYS/ddr4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O]
set_property CLOCK_ROOT X2Y8 [get_pins U_role_NORTH/HLS_PR_0_i_NORTH/DDR_SUB_SYS/ddr4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O]

set_property CLOCK_ROOT X4Y12 [get_pins U_role_NORTH/HLS_PR_0_i_NORTH/DDR_SUB_SYS/ddr4_3/inst/u_ddr4_infrastructure/u_bufg_divClk/O]
set_property CLOCK_ROOT X4Y12 [get_pins U_role_NORTH/HLS_PR_0_i_NORTH/DDR_SUB_SYS/ddr4_3/inst/u_ddr4_infrastructure/u_bufg_riuClk/O]

