-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod22_layer1_weights_19 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod22_layer1_weights_19 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "10111110110011000001100011110011", 
    1 => "10111111010000101011011110001100", 
    2 => "10111111011100110011111001111011", 
    3 => "10111110100111001011110000011111", 
    4 => "10111111000000101011110011000101", 
    5 => "10111111001011001001110100101111", 
    6 => "10111110100101100111110000101100", 
    7 => "00111110111011011101010100001111", 
    8 => "00111110010101001010101010110100", 
    9 => "10111111000011101001111100111001", 
    10 => "10111111001000111000110100110001", 
    11 => "10111111111001000100011100111111", 
    12 => "10111111100011110000111101010001", 
    13 => "10111111000001001011001010100001", 
    14 => "10111110010001111010101001101010", 
    15 => "00111110101001011111111101011100", 
    16 => "10111110101100110001001000001000", 
    17 => "10111111010111101001110001101110", 
    18 => "10111111000101011101111010011000", 
    19 => "10111111000011001011001010010100", 
    20 => "10111111000101000010111000001001", 
    21 => "10111111011010000001111000010111", 
    22 => "00111101110010001110000000011111", 
    23 => "10111110100001000010101101100000", 
    24 => "10111101101011001101001110101011", 
    25 => "00111110100000111001110110110001", 
    26 => "10111100110100100001011111110110", 
    27 => "10111110101110101010001111011000", 
    28 => "10111110101101000001000001001101", 
    29 => "10111101111101000111011111001011", 
    30 => "10111111011010100100101110011110", 
    31 => "10111101010001001010010000001000", 
    32 => "00111101101010110010010001011110", 
    33 => "00111110001001110010101111010001", 
    34 => "00111110011101111101001111101101", 
    35 => "00111111000100001011001000000000", 
    36 => "00111110101010010010001001000000", 
    37 => "10111110000100101111001111100101", 
    38 => "10111110100000010001111110111100", 
    39 => "10111110000010100010010011011100", 
    40 => "00111111101000010001110000111010", 
    41 => "00111110010011110000101010110001", 
    42 => "00111110101110100001100110111110", 
    43 => "00111110000101010101011100110000", 
    44 => "00111110100010010111000101111000", 
    45 => "00111111001010101011001010111000", 
    46 => "00111111000011101111001011110010", 
    47 => "00111110111000000010000000100001", 
    48 => "00111101110001100100111111111110", 
    49 => "10111110000010100111011110011110", 
    50 => "10111111011100001101100000011010", 
    51 => "00111110000100110100001110110110", 
    52 => "00111110011100001000100101010000", 
    53 => "00111101010100001110000001100001", 
    54 => "00111111001000101011000011111100", 
    55 => "00111111000100100101111010100101", 
    56 => "00111110111110010000011110111010", 
    57 => "10111101100011110111011100000001", 
    58 => "10111101110101011010110010111101", 
    59 => "10111110100100010110011011001111", 
    60 => "00111111000000101100110011111110", 
    61 => "10111110001010000101100000001110", 
    62 => "10111110000010101111101001000101", 
    63 => "10111110011001000000000000001010", 
    64 => "00111110010110111101001001100000", 
    65 => "00111101100110101000111100100010", 
    66 => "10111101010000000011100011111000", 
    67 => "10111100110100001111000000001000", 
    68 => "00111110011011011111010001011001", 
    69 => "00111110011000010100101111101100", 
    70 => "00111110110100100111100010110010", 
    71 => "10111110100011111110111101111110", 
    72 => "10111111010001001101110101111100", 
    73 => "10111110110110101100011001110001", 
    74 => "10111110110111101000000010101011", 
    75 => "10111110101000011101100011111010", 
    76 => "10111011101010000010000110111000", 
    77 => "10111110001000101001001100001011", 
    78 => "10111111001001000100100011011111", 
    79 => "10111111010111110010010110011100", 
    80 => "10111111010000110110100101100001", 
    81 => "10111111001000000111110110101010", 
    82 => "00111110010111011101011011110101", 
    83 => "00111101101011011000010100010111", 
    84 => "00111110000101101101100011001100", 
    85 => "00111100100010000101111000010100", 
    86 => "10111111000010001011001110111011", 
    87 => "10111101100010111001100011100011", 
    88 => "10111110100110010110101001100011", 
    89 => "10111110011011110011110001111110", 
    90 => "00111111010001001011011101100110", 
    91 => "00111110111111001110110100100111", 
    92 => "10111101111010101000111110101011", 
    93 => "00111110011110001111111001000110", 
    94 => "10111110100101100011001110110101", 
    95 => "00111110000011010000110110010001", 
    96 => "10111110001100100111111010010111", 
    97 => "10111111010000010101011111001010", 
    98 => "10111111001111001001000101011010", 
    99 => "00111111101111011100100101011101" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

