-- -------------------------------------------------------------
--
--  Entity Declaration for inst_t_e
--
-- Generated
--  by:  wig
--  on:  Wed Feb 15 09:42:21 2006
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -sheet HIER=HIER_SPLICE -sheet CONN=CONN_SPLICE -nodelta ../../macro.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_t_e-e.vhd,v 1.1 2006/03/14 08:13:24 wig Exp $
-- $Date: 2006/03/14 08:13:24 $
-- $Log: inst_t_e-e.vhd,v $
-- Revision 1.1  2006/03/14 08:13:24  wig
-- Adding testcase macro/splice: started development for macros iterating over signal bits
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.76 2006/01/19 08:49:31 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.43 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/enty


--

--
-- Start of Generated Entity inst_t_e
--
entity inst_t_e is

	-- Generics:
		-- No Generated Generics for Entity inst_t_e

	-- Generated Port Declaration:
		-- No Generated Port for Entity inst_t_e

end inst_t_e;
--
-- End of Generated Entity inst_t_e
--


--
--!End of Entity/ies
-- --------------------------------------------------------------
