Info: Generated by version: 18.1.2 build 277
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\mcu_subsystem_cpu_0.ip --block-symbol-file --output-directory=C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\mcu_subsystem_cpu_0 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\mcu_subsystem_cpu_0.ip --synthesis=VERILOG --output-directory=C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\mcu_subsystem_cpu_0 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: mcu_subsystem_cpu_0: "Transforming system: mcu_subsystem_cpu_0"
Info: mcu_subsystem_cpu_0: "Naming system components in system: mcu_subsystem_cpu_0"
Info: mcu_subsystem_cpu_0: "Processing generation queue"
Info: mcu_subsystem_cpu_0: "Generating: mcu_subsystem_cpu_0"
Info: mcu_subsystem_cpu_0: "Generating: mcu_subsystem_cpu_0_altera_nios2_gen2_181_lglyw6i"
Info: mcu_subsystem_cpu_0: "Generating: mcu_subsystem_cpu_0_altera_nios2_gen2_unit_181_jyxgs6q"
Info: cpu: Starting RTL generation for module 'mcu_subsystem_cpu_0_altera_nios2_gen2_unit_181_jyxgs6q'
Info: cpu:   Generation command is [exec C:/intelFPGA_pro/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_pro/18.1/quartus/bin64//perl/lib -I C:/intelFPGA_pro/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA_pro/18.1/quartus/sopc_builder/bin -I C:/intelFPGA_pro/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelFPGA_pro/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelFPGA_pro/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelFPGA_pro/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelFPGA_pro/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=mcu_subsystem_cpu_0_altera_nios2_gen2_unit_181_jyxgs6q --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8409_8055953210405848495.dir/0078_cpu_gen/ --quartus_bindir=C:/intelFPGA_pro/18.1/quartus/bin64/ --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8409_8055953210405848495.dir/0078_cpu_gen//mcu_subsystem_cpu_0_altera_nios2_gen2_unit_181_jyxgs6q_processor_configuration.pl  --do_build_sim=0    --pro_version=1  ]
Info: cpu: # 2020.05.27 13:16:57 (*) Starting Nios II generation
Info: cpu: # 2020.05.27 13:16:57 (*)   Checking for plaintext license.
Info: cpu: # 2020.05.27 13:17:00 (*)   Plaintext license not found.
Info: cpu: # 2020.05.27 13:17:00 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.05.27 13:17:02 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2020.05.27 13:17:02 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.05.27 13:17:02 (*)   Creating all objects for CPU
Info: cpu: # 2020.05.27 13:17:02 (*)     Testbench
Info: cpu: # 2020.05.27 13:17:03 (*)     Instruction decoding
Info: cpu: # 2020.05.27 13:17:03 (*)       Instruction fields
Info: cpu: # 2020.05.27 13:17:03 (*)       Instruction decodes
Info: cpu: # 2020.05.27 13:17:04 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.05.27 13:17:04 (*)       Instruction controls
Info: cpu: # 2020.05.27 13:17:04 (*)     Pipeline frontend
Info: cpu: # 2020.05.27 13:17:04 (*)     Pipeline backend
Info: cpu: # 2020.05.27 13:17:09 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.05.27 13:17:12 (*)   Creating encrypted RTL
Info: cpu: # 2020.05.27 13:17:13 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'mcu_subsystem_cpu_0_altera_nios2_gen2_unit_181_jyxgs6q'
Info: mcu_subsystem_cpu_0: Done "mcu_subsystem_cpu_0" with 3 modules, 16 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
