
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.525902                       # Number of seconds simulated
sim_ticks                                525902234000                       # Number of ticks simulated
final_tick                               525902234000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 434901                       # Simulator instruction rate (inst/s)
host_op_rate                                   716073                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5129326673                       # Simulator tick rate (ticks/s)
host_mem_usage                                 657968                       # Number of bytes of host memory used
host_seconds                                   102.53                       # Real time elapsed on the host
sim_insts                                    44589709                       # Number of instructions simulated
sim_ops                                      73417852                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 525902234000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1346560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1369088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     82140224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        82140224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            21040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               21392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1283441                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1283441                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              42837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            2560476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2603313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         42837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            42837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       156189152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            156189152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       156189152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             42837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           2560476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            158792465                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 525902234000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 525902234000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877739                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816528                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 525902234000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 525902234000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59916900                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    525902234000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1051804468                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44589709                       # Number of instructions committed
system.cpu.committedOps                      73417852                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72895928                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232454                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72895928                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691575                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63686417                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636625                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933077                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694263                       # number of memory refs
system.cpu.num_load_insts                    20877735                       # Number of load instructions
system.cpu.num_store_insts                    5816528                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 1051804468                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574738                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45543785     62.03%     62.27% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.27% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.64% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::MemRead                 20877679     28.44%     92.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.92%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73417852                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 525902234000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.373730                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694267                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45427                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            587.629978                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.373730                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996824                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996824                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          332                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53433961                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53433961                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 525902234000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20839010                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20839010                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       804248                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         804248                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      21643258                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         21643258                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     21643258                       # number of overall hits
system.cpu.dcache.overall_hits::total        21643258                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38729                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38729                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      5012280                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5012280                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      5051009                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5051009                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      5051009                       # number of overall misses
system.cpu.dcache.overall_misses::total       5051009                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   9627962000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9627962000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 434619044500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 434619044500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 444247006500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 444247006500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 444247006500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 444247006500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694267                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694267                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694267                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694267                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.861731                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.861731                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.189217                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.189217                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.189217                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.189217                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 248598.259702                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 248598.259702                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 86710.847060                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86710.847060                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 87952.131247                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87952.131247                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 87952.131247                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87952.131247                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        11166                       # number of writebacks
system.cpu.dcache.writebacks::total             11166                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38729                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38729                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      5012280                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5012280                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      5051009                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5051009                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      5051009                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5051009                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   9589233000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9589233000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 429606764500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 429606764500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 439195997500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 439195997500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 439195997500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 439195997500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.861731                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.861731                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.189217                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.189217                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.189217                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.189217                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 247598.259702                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 247598.259702                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 85710.847060                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85710.847060                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 86952.131247                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86952.131247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 86952.131247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86952.131247                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44915                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 525902234000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 525902234000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 525902234000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           278.441557                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59916900                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               352                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          170218.465909                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   278.441557                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.543831                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.543831                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          307                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.599609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119834152                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119834152                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 525902234000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59916548                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59916548                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59916548                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59916548                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59916548                       # number of overall hits
system.cpu.icache.overall_hits::total        59916548                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          352                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           352                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          352                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            352                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          352                       # number of overall misses
system.cpu.icache.overall_misses::total           352                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     95425500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     95425500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     95425500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     95425500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     95425500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     95425500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59916900                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59916900                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59916900                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59916900                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59916900                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59916900                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 271095.170455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 271095.170455                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 271095.170455                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 271095.170455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 271095.170455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 271095.170455                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          352                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          352                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     95073500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95073500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     95073500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95073500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     95073500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95073500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 270095.170455                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 270095.170455                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 270095.170455                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 270095.170455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 270095.170455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 270095.170455                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 525902234000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 525902234000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 525902234000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2020.944625                       # Cycle average of tags in use
system.l2.tags.total_refs                    10124452                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24171                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    418.867734                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.487261                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         10.544409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2009.912955                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.981403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986789                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1885                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  81019811                       # Number of tag accesses
system.l2.tags.data_accesses                 81019811                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 525902234000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        11166                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11166                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks         5028134                       # number of WriteClean hits
system.l2.WriteClean_hits::total              5028134                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data           2504847                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              2504847                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                139                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   139                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21361                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21361                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21500                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21500                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21500                       # number of overall hits
system.l2.overall_hits::total                   21500                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data         2500735                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            2500735                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             6559                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6559                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              352                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17368                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17368                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23927                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24279                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                352                       # number of overall misses
system.l2.overall_misses::cpu.data              23927                       # number of overall misses
system.l2.overall_misses::total                 24279                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 392168531500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 392168531500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   3474299500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3474299500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     94534500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94534500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   9306848500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9306848500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      94534500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   12781148000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12875682500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     94534500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  12781148000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12875682500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        11166                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11166                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks      5028134                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total          5028134                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data       5005582                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          5005582                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45427                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45779                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45427                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45779                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499589                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499589                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.979248                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.979248                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.448449                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448449                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.526713                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.530352                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.526713                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.530352                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 156821.307136                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 156821.307136                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 529699.573106                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 529699.573106                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 268563.920455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 268563.920455                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 535861.843620                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 535861.843620                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 268563.920455                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 534172.608350                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 530321.780139                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 268563.920455                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 534172.608350                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 530321.780139                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21779                       # number of writebacks
system.l2.writebacks::total                     21779                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data      2500735                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       2500735                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6559                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6559                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17368                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17368                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23927                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24279                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23927                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24279                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 367161231000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 367161231000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   3408709500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3408709500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     91014500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     91014500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   9133168500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9133168500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     91014500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  12541878000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12632892500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     91014500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  12541878000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12632892500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499589                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499589                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.979248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.979248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.448449                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.448449                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.526713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.530352                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.526713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.530352                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 146821.326930                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 146821.326930                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 519699.573106                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 519699.573106                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 258563.920455                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 258563.920455                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 525861.843620                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 525861.843620                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 258563.920455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 524172.608350                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 520321.780139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 258563.920455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 524172.608350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 520321.780139                       # average overall mshr miss latency
system.l2.replacements                          22123                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 525902234000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  2009.564664                       # Cycle average of tags in use
system.l3.tags.total_refs                     5062972                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     46933                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    107.876590                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     1123.257928                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          4.881003                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        881.425732                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.548466                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.002383                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.430384                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.981233                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         1910                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   5111254                       # Number of tag accesses
system.l3.tags.data_accesses                  5111254                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 525902234000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21779                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21779                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks         2517461                       # number of WriteClean hits
system.l3.WriteClean_hits::total              2517461                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data           1250250                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total              1250250                       # number of UpgradeReq hits
system.l3.ReadSharedReq_hits::cpu.data           2766                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              2766                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                  2766                       # number of demand (read+write) hits
system.l3.demand_hits::total                     2766                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                 2766                       # number of overall hits
system.l3.overall_hits::total                    2766                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data         1250604                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total            1250604                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data             6440                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6440                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          352                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        14602                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           14954                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               21042                       # number of demand (read+write) misses
system.l3.demand_misses::total                  21394                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                352                       # number of overall misses
system.l3.overall_misses::cpu.data              21042                       # number of overall misses
system.l3.overall_misses::total                 21394                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 326432117500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 326432117500                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data   3333601000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    3333601000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     87142500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   8913077500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   9000220000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      87142500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   12246678500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      12333821000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     87142500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  12246678500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     12333821000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21779                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21779                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks      2517461                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total          2517461                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data       2500854                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total          2500854                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6440                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6440                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          352                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17368                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17720                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23808                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24160                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23808                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24160                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.500071                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.500071                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.840742                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.843905                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.883821                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.885513                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.883821                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.885513                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 261019.569344                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 261019.569344                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 517639.906832                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 517639.906832                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 247563.920455                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 610401.143679                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 601860.371807                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 247563.920455                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 582011.144378                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 576508.413574                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 247563.920455                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 582011.144378                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 576508.413574                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                31200                       # number of writebacks
system.l3.writebacks::total                     31200                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           62                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            62                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data      1250604                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total       1250604                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6440                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6440                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          352                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        14602                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        14954                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          21042                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             21394                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         21042                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            21394                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 314022440500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 314022440500                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   3269201000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   3269201000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     83622500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   8767057500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   8850680000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     83622500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  12036258500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  12119881000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     83622500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  12036258500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  12119881000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.500071                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.500071                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.840742                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.843905                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.883821                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.885513                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.883821                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.885513                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 251096.622512                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 251096.622512                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 507639.906832                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 507639.906832                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 237563.920455                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 600401.143679                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 591860.371807                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 237563.920455                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 572011.144378                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 566508.413574                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 237563.920455                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 572011.144378                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 566508.413574                       # average overall mshr miss latency
system.l3.replacements                          44885                       # number of replacements
system.membus.snoop_filter.tot_requests       1306432                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1285040                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 525902234000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              14954                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31198                       # Transaction distribution
system.membus.trans_dist::WriteClean          1252243                       # Transaction distribution
system.membus.trans_dist::CleanEvict               67                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          1250606                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6438                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6438                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14954                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      2576898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      2576898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2576898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     83509312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     83509312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                83509312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1271998                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1271998    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1271998                       # Request fanout histogram
system.membus.reqLayer2.occupancy          9402809500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          107571500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      5096321                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      5050542                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        3781485                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      3781485                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 525902234000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39081                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        45227                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean         8797838                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           47772                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         5005582                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        5005582                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6698                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6698                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           352                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38729                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15175067                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15175816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    325422528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              325447936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3817788                       # Total snoops (count)
system.tol2bus.snoopTraffic                 243440960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8869149                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.426364                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494548                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5087664     57.36%     57.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3781485     42.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8869149                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10101572500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            528000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2570931500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      2546860                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      2522700                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops        1278205                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops      1278205                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 525902234000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17720                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        52979                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean         3769704                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           13752                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq         2500854                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp        2500854                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6440                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6440                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17720                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      7589335                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    164057600                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1297128                       # Total snoops (count)
system.tol3bus.snoopTraffic                  82140352                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3822142                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.334421                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.471788                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2543937     66.56%     66.56% # Request fanout histogram
system.tol3bus.snoop_fanout::1                1278205     33.44%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3822142                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         5071400500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1286667000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
