<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v</a>
defines: 
time_elapsed: 0.868s
ram usage: 37212 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpiwmhco7l/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:21</a>: No timescale set for &#34;sc_0_1_dbg_rptr&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:21</a>: Compile module &#34;work@sc_0_1_dbg_rptr&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:23</a>: Implicit port type (wire) for &#34;l2_dbgbus_out&#34;,
there are 2 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:21</a>: Top level module &#34;work@sc_0_1_dbg_rptr&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:49</a>: Cannot find a module definition for &#34;work@sc_0_1_dbg_rptr::bw_u1_scanlg_2x&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:54</a>: Cannot find a module definition for &#34;work@sc_0_1_dbg_rptr::mux2ds&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>: Cannot find a module definition for &#34;work@sc_0_1_dbg_rptr::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:67</a>: Cannot find a module definition for &#34;work@sc_0_1_dbg_rptr::mux2ds&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>: Cannot find a module definition for &#34;work@sc_0_1_dbg_rptr::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>: Cannot find a module definition for &#34;work@sc_0_1_dbg_rptr::dff_s&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 7.

[NTE:EL0511] Nb leaf instances: 6.

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 9
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpiwmhco7l/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sc_0_1_dbg_rptr
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpiwmhco7l/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpiwmhco7l/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sc_0_1_dbg_rptr)
 |vpiName:work@sc_0_1_dbg_rptr
 |uhdmallPackages:
 \_package: builtin, parent:work@sc_0_1_dbg_rptr
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@sc_0_1_dbg_rptr, file:<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v</a>, line:21, parent:work@sc_0_1_dbg_rptr
   |vpiDefName:work@sc_0_1_dbg_rptr
   |vpiFullName:work@sc_0_1_dbg_rptr
   |vpiPort:
   \_port: (l2_dbgbus_out), line:23
     |vpiName:l2_dbgbus_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (l2_dbgbus_out), line:23
         |vpiName:l2_dbgbus_out
         |vpiFullName:work@sc_0_1_dbg_rptr.l2_dbgbus_out
   |vpiPort:
   \_port: (enable_01), line:23
     |vpiName:enable_01
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (enable_01), line:23
         |vpiName:enable_01
         |vpiFullName:work@sc_0_1_dbg_rptr.enable_01
   |vpiPort:
   \_port: (so), line:23
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:23
         |vpiName:so
         |vpiFullName:work@sc_0_1_dbg_rptr.so
   |vpiPort:
   \_port: (dbgbus_b0), line:25
     |vpiName:dbgbus_b0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dbgbus_b0), line:25
         |vpiName:dbgbus_b0
         |vpiFullName:work@sc_0_1_dbg_rptr.dbgbus_b0
   |vpiPort:
   \_port: (dbgbus_b1), line:25
     |vpiName:dbgbus_b1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dbgbus_b1), line:25
         |vpiName:dbgbus_b1
         |vpiFullName:work@sc_0_1_dbg_rptr.dbgbus_b1
   |vpiPort:
   \_port: (rclk), line:25
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:25
         |vpiName:rclk
         |vpiFullName:work@sc_0_1_dbg_rptr.rclk
   |vpiPort:
   \_port: (si), line:25
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:25
         |vpiName:si
         |vpiFullName:work@sc_0_1_dbg_rptr.si
   |vpiPort:
   \_port: (se), line:25
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:25
         |vpiName:se
         |vpiFullName:work@sc_0_1_dbg_rptr.se
   |vpiContAssign:
   \_cont_assign: , line:78
     |vpiRhs:
     \_operation: , line:78
       |vpiOpType:29
       |vpiOperand:
       \_bit_select: (dbgbus_b0), line:78
         |vpiName:dbgbus_b0
         |vpiFullName:work@sc_0_1_dbg_rptr.dbgbus_b0
         |vpiIndex:
         \_constant: , line:78
           |vpiConstType:7
           |vpiDecompile:40
           |vpiSize:32
           |INT:40
       |vpiOperand:
       \_bit_select: (dbgbus_b1), line:78
         |vpiName:dbgbus_b1
         |vpiFullName:work@sc_0_1_dbg_rptr.dbgbus_b1
         |vpiIndex:
         \_constant: , line:78
           |vpiConstType:7
           |vpiDecompile:40
           |vpiSize:32
           |INT:40
     |vpiLhs:
     \_ref_obj: (enable_01_prev), line:78
       |vpiName:enable_01_prev
       |vpiFullName:work@sc_0_1_dbg_rptr.enable_01_prev
   |vpiNet:
   \_logic_net: (l2_dbgbus_out_prev), line:40
     |vpiName:l2_dbgbus_out_prev
     |vpiFullName:work@sc_0_1_dbg_rptr.l2_dbgbus_out_prev
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (enable_01_prev), line:41
     |vpiName:enable_01_prev
     |vpiFullName:work@sc_0_1_dbg_rptr.enable_01_prev
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (int_scanout), line:43
     |vpiName:int_scanout
     |vpiFullName:work@sc_0_1_dbg_rptr.int_scanout
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (l2_dbgbus_out), line:23
   |vpiNet:
   \_logic_net: (enable_01), line:23
   |vpiNet:
   \_logic_net: (so), line:23
   |vpiNet:
   \_logic_net: (dbgbus_b0), line:25
   |vpiNet:
   \_logic_net: (dbgbus_b1), line:25
   |vpiNet:
   \_logic_net: (rclk), line:25
   |vpiNet:
   \_logic_net: (si), line:25
   |vpiNet:
   \_logic_net: (se), line:25
 |uhdmtopModules:
 \_module: work@sc_0_1_dbg_rptr (work@sc_0_1_dbg_rptr), file:<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v</a>, line:21
   |vpiDefName:work@sc_0_1_dbg_rptr
   |vpiName:work@sc_0_1_dbg_rptr
   |vpiPort:
   \_port: (l2_dbgbus_out), line:23, parent:work@sc_0_1_dbg_rptr
     |vpiName:l2_dbgbus_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (l2_dbgbus_out), line:23, parent:work@sc_0_1_dbg_rptr
         |vpiName:l2_dbgbus_out
         |vpiFullName:work@sc_0_1_dbg_rptr.l2_dbgbus_out
         |vpiRange:
         \_range: , line:30
           |vpiLeftRange:
           \_constant: , line:30
             |vpiConstType:7
             |vpiDecompile:39
             |vpiSize:32
             |INT:39
           |vpiRightRange:
           \_constant: , line:30
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (enable_01), line:23, parent:work@sc_0_1_dbg_rptr
     |vpiName:enable_01
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (enable_01), line:23, parent:work@sc_0_1_dbg_rptr
         |vpiName:enable_01
         |vpiFullName:work@sc_0_1_dbg_rptr.enable_01
   |vpiPort:
   \_port: (so), line:23, parent:work@sc_0_1_dbg_rptr
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:23, parent:work@sc_0_1_dbg_rptr
         |vpiName:so
         |vpiFullName:work@sc_0_1_dbg_rptr.so
   |vpiPort:
   \_port: (dbgbus_b0), line:25, parent:work@sc_0_1_dbg_rptr
     |vpiName:dbgbus_b0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dbgbus_b0), line:25, parent:work@sc_0_1_dbg_rptr
         |vpiName:dbgbus_b0
         |vpiFullName:work@sc_0_1_dbg_rptr.dbgbus_b0
         |vpiRange:
         \_range: , line:32
           |vpiLeftRange:
           \_constant: , line:32
             |vpiConstType:7
             |vpiDecompile:40
             |vpiSize:32
             |INT:40
           |vpiRightRange:
           \_constant: , line:32
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dbgbus_b1), line:25, parent:work@sc_0_1_dbg_rptr
     |vpiName:dbgbus_b1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dbgbus_b1), line:25, parent:work@sc_0_1_dbg_rptr
         |vpiName:dbgbus_b1
         |vpiFullName:work@sc_0_1_dbg_rptr.dbgbus_b1
         |vpiRange:
         \_range: , line:33
           |vpiLeftRange:
           \_constant: , line:33
             |vpiConstType:7
             |vpiDecompile:40
             |vpiSize:32
             |INT:40
           |vpiRightRange:
           \_constant: , line:33
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (rclk), line:25, parent:work@sc_0_1_dbg_rptr
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:25, parent:work@sc_0_1_dbg_rptr
         |vpiName:rclk
         |vpiFullName:work@sc_0_1_dbg_rptr.rclk
   |vpiPort:
   \_port: (si), line:25, parent:work@sc_0_1_dbg_rptr
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:25, parent:work@sc_0_1_dbg_rptr
         |vpiName:si
         |vpiFullName:work@sc_0_1_dbg_rptr.si
   |vpiPort:
   \_port: (se), line:25, parent:work@sc_0_1_dbg_rptr
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:25, parent:work@sc_0_1_dbg_rptr
         |vpiName:se
         |vpiFullName:work@sc_0_1_dbg_rptr.se
   |vpiModule:
   \_module: work@sc_0_1_dbg_rptr::bw_u1_scanlg_2x (so_lockup), file:<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v</a>, line:49, parent:work@sc_0_1_dbg_rptr
     |vpiDefName:work@sc_0_1_dbg_rptr::bw_u1_scanlg_2x
     |vpiName:so_lockup
     |vpiFullName:work@sc_0_1_dbg_rptr.so_lockup
     |vpiPort:
     \_port: (so), parent:so_lockup
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:49
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:23, parent:work@sc_0_1_dbg_rptr
     |vpiPort:
     \_port: (sd), parent:so_lockup
       |vpiName:sd
       |vpiHighConn:
       \_ref_obj: (int_scanout), line:49
         |vpiName:int_scanout
         |vpiActual:
         \_logic_net: (int_scanout), line:43, parent:work@sc_0_1_dbg_rptr
           |vpiName:int_scanout
           |vpiFullName:work@sc_0_1_dbg_rptr.int_scanout
           |vpiNetType:1
     |vpiPort:
     \_port: (ck), parent:so_lockup
       |vpiName:ck
       |vpiHighConn:
       \_ref_obj: (rclk), line:49
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:25, parent:work@sc_0_1_dbg_rptr
     |vpiPort:
     \_port: (se), parent:so_lockup
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:49
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:25, parent:work@sc_0_1_dbg_rptr
     |vpiInstance:
     \_module: work@sc_0_1_dbg_rptr (work@sc_0_1_dbg_rptr), file:<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v</a>, line:21
   |vpiModule:
   \_module: work@sc_0_1_dbg_rptr::mux2ds (mux_dbgmuxb01_row0), file:<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v</a>, line:54, parent:work@sc_0_1_dbg_rptr
     |vpiDefName:work@sc_0_1_dbg_rptr::mux2ds
     |vpiName:mux_dbgmuxb01_row0
     |vpiFullName:work@sc_0_1_dbg_rptr.mux_dbgmuxb01_row0
     |vpiPort:
     \_port: (dout), parent:mux_dbgmuxb01_row0
       |vpiName:dout
       |vpiHighConn:
       \_ref_obj: (l2_dbgbus_out_prev), line:54
         |vpiName:l2_dbgbus_out_prev
         |vpiActual:
         \_logic_net: (l2_dbgbus_out_prev), line:40, parent:work@sc_0_1_dbg_rptr
           |vpiName:l2_dbgbus_out_prev
           |vpiFullName:work@sc_0_1_dbg_rptr.l2_dbgbus_out_prev
           |vpiNetType:1
           |vpiRange:
           \_range: , line:40
             |vpiLeftRange:
             \_constant: , line:40
               |vpiConstType:7
               |vpiDecompile:39
               |vpiSize:32
               |INT:39
             |vpiRightRange:
             \_constant: , line:40
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (in0), parent:mux_dbgmuxb01_row0
       |vpiName:in0
       |vpiHighConn:
       \_ref_obj: (dbgbus_b0), line:55
         |vpiName:dbgbus_b0
         |vpiActual:
         \_logic_net: (dbgbus_b0), line:25, parent:work@sc_0_1_dbg_rptr
     |vpiPort:
     \_port: (in1), parent:mux_dbgmuxb01_row0
       |vpiName:in1
       |vpiHighConn:
       \_ref_obj: (dbgbus_b1), line:56
         |vpiName:dbgbus_b1
         |vpiActual:
         \_logic_net: (dbgbus_b1), line:25, parent:work@sc_0_1_dbg_rptr
     |vpiPort:
     \_port: (sel0), parent:mux_dbgmuxb01_row0
       |vpiName:sel0
       |vpiHighConn:
       \_ref_obj: (dbgbus_b0), line:57
         |vpiName:dbgbus_b0
         |vpiActual:
         \_logic_net: (dbgbus_b0), line:25, parent:work@sc_0_1_dbg_rptr
     |vpiPort:
     \_port: (sel1), parent:mux_dbgmuxb01_row0
       |vpiName:sel1
       |vpiHighConn:
       \_operation: , line:58
         |vpiOpType:4
         |vpiOperand:
         \_bit_select: (dbgbus_b0), line:58
           |vpiName:dbgbus_b0
           |vpiIndex:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:40
             |vpiSize:32
             |INT:40
     |vpiInstance:
     \_module: work@sc_0_1_dbg_rptr (work@sc_0_1_dbg_rptr), file:<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v</a>, line:21
   |vpiModule:
   \_module: work@sc_0_1_dbg_rptr::dff_s (ff_dbgmuxb01_row0), file:<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v</a>, line:60, parent:work@sc_0_1_dbg_rptr
     |vpiDefName:work@sc_0_1_dbg_rptr::dff_s
     |vpiName:ff_dbgmuxb01_row0
     |vpiFullName:work@sc_0_1_dbg_rptr.ff_dbgmuxb01_row0
     |vpiPort:
     \_port: (q), parent:ff_dbgmuxb01_row0
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (l2_dbgbus_out), line:60
         |vpiName:l2_dbgbus_out
         |vpiActual:
         \_logic_net: (l2_dbgbus_out), line:23, parent:work@sc_0_1_dbg_rptr
     |vpiPort:
     \_port: (din), parent:ff_dbgmuxb01_row0
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (l2_dbgbus_out_prev), line:61
         |vpiName:l2_dbgbus_out_prev
         |vpiActual:
         \_logic_net: (l2_dbgbus_out_prev), line:40, parent:work@sc_0_1_dbg_rptr
     |vpiPort:
     \_port: (clk), parent:ff_dbgmuxb01_row0
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:62
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:25, parent:work@sc_0_1_dbg_rptr
     |vpiPort:
     \_port: (se), parent:ff_dbgmuxb01_row0
       |vpiName:se
       |vpiHighConn:
       \_constant: , line:62
         |vpiConstType:3
         |vpiDecompile:&#39;b0
         |vpiSize:1
         |BIN:0
     |vpiPort:
     \_port: (si), parent:ff_dbgmuxb01_row0
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:62
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:25, parent:work@sc_0_1_dbg_rptr
     |vpiPort:
     \_port: (so), parent:ff_dbgmuxb01_row0
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:62
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:23, parent:work@sc_0_1_dbg_rptr
     |vpiInstance:
     \_module: work@sc_0_1_dbg_rptr (work@sc_0_1_dbg_rptr), file:<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v</a>, line:21
   |vpiModule:
   \_module: work@sc_0_1_dbg_rptr::mux2ds (mux_dbgmuxb01_row1), file:<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v</a>, line:67, parent:work@sc_0_1_dbg_rptr
     |vpiDefName:work@sc_0_1_dbg_rptr::mux2ds
     |vpiName:mux_dbgmuxb01_row1
     |vpiFullName:work@sc_0_1_dbg_rptr.mux_dbgmuxb01_row1
     |vpiPort:
     \_port: (dout), parent:mux_dbgmuxb01_row1
       |vpiName:dout
       |vpiHighConn:
       \_ref_obj: (l2_dbgbus_out_prev), line:67
         |vpiName:l2_dbgbus_out_prev
         |vpiActual:
         \_logic_net: (l2_dbgbus_out_prev), line:40, parent:work@sc_0_1_dbg_rptr
     |vpiPort:
     \_port: (in0), parent:mux_dbgmuxb01_row1
       |vpiName:in0
       |vpiHighConn:
       \_ref_obj: (dbgbus_b0), line:68
         |vpiName:dbgbus_b0
         |vpiActual:
         \_logic_net: (dbgbus_b0), line:25, parent:work@sc_0_1_dbg_rptr
     |vpiPort:
     \_port: (in1), parent:mux_dbgmuxb01_row1
       |vpiName:in1
       |vpiHighConn:
       \_ref_obj: (dbgbus_b1), line:69
         |vpiName:dbgbus_b1
         |vpiActual:
         \_logic_net: (dbgbus_b1), line:25, parent:work@sc_0_1_dbg_rptr
     |vpiPort:
     \_port: (sel0), parent:mux_dbgmuxb01_row1
       |vpiName:sel0
       |vpiHighConn:
       \_ref_obj: (dbgbus_b0), line:70
         |vpiName:dbgbus_b0
         |vpiActual:
         \_logic_net: (dbgbus_b0), line:25, parent:work@sc_0_1_dbg_rptr
     |vpiPort:
     \_port: (sel1), parent:mux_dbgmuxb01_row1
       |vpiName:sel1
       |vpiHighConn:
       \_operation: , line:71
         |vpiOpType:4
         |vpiOperand:
         \_bit_select: (dbgbus_b0), line:71
           |vpiName:dbgbus_b0
           |vpiIndex:
           \_constant: , line:71
             |vpiConstType:7
             |vpiDecompile:40
             |vpiSize:32
             |INT:40
     |vpiInstance:
     \_module: work@sc_0_1_dbg_rptr (work@sc_0_1_dbg_rptr), file:<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v</a>, line:21
   |vpiModule:
   \_module: work@sc_0_1_dbg_rptr::dff_s (ff_dbgmuxb01_row1), file:<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v</a>, line:73, parent:work@sc_0_1_dbg_rptr
     |vpiDefName:work@sc_0_1_dbg_rptr::dff_s
     |vpiName:ff_dbgmuxb01_row1
     |vpiFullName:work@sc_0_1_dbg_rptr.ff_dbgmuxb01_row1
     |vpiPort:
     \_port: (q), parent:ff_dbgmuxb01_row1
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (l2_dbgbus_out), line:73
         |vpiName:l2_dbgbus_out
         |vpiActual:
         \_logic_net: (l2_dbgbus_out), line:23, parent:work@sc_0_1_dbg_rptr
     |vpiPort:
     \_port: (din), parent:ff_dbgmuxb01_row1
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (l2_dbgbus_out_prev), line:74
         |vpiName:l2_dbgbus_out_prev
         |vpiActual:
         \_logic_net: (l2_dbgbus_out_prev), line:40, parent:work@sc_0_1_dbg_rptr
     |vpiPort:
     \_port: (clk), parent:ff_dbgmuxb01_row1
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:75
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:25, parent:work@sc_0_1_dbg_rptr
     |vpiPort:
     \_port: (se), parent:ff_dbgmuxb01_row1
       |vpiName:se
       |vpiHighConn:
       \_constant: , line:75
         |vpiConstType:3
         |vpiDecompile:&#39;b0
         |vpiSize:1
         |BIN:0
     |vpiPort:
     \_port: (si), parent:ff_dbgmuxb01_row1
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:75
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:25, parent:work@sc_0_1_dbg_rptr
     |vpiPort:
     \_port: (so), parent:ff_dbgmuxb01_row1
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:75
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:23, parent:work@sc_0_1_dbg_rptr
     |vpiInstance:
     \_module: work@sc_0_1_dbg_rptr (work@sc_0_1_dbg_rptr), file:<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v</a>, line:21
   |vpiModule:
   \_module: work@sc_0_1_dbg_rptr::dff_s (ff_valid), file:<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v</a>, line:81, parent:work@sc_0_1_dbg_rptr
     |vpiDefName:work@sc_0_1_dbg_rptr::dff_s
     |vpiName:ff_valid
     |vpiFullName:work@sc_0_1_dbg_rptr.ff_valid
     |vpiPort:
     \_port: (q), parent:ff_valid
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (enable_01), line:81
         |vpiName:enable_01
         |vpiActual:
         \_logic_net: (enable_01), line:23, parent:work@sc_0_1_dbg_rptr
     |vpiPort:
     \_port: (din), parent:ff_valid
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (enable_01_prev), line:82
         |vpiName:enable_01_prev
         |vpiActual:
         \_logic_net: (enable_01_prev), line:41, parent:work@sc_0_1_dbg_rptr
           |vpiName:enable_01_prev
           |vpiFullName:work@sc_0_1_dbg_rptr.enable_01_prev
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:ff_valid
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:83
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:25, parent:work@sc_0_1_dbg_rptr
     |vpiPort:
     \_port: (se), parent:ff_valid
       |vpiName:se
       |vpiHighConn:
       \_constant: , line:83
         |vpiConstType:3
         |vpiDecompile:&#39;b0
         |vpiSize:1
         |BIN:0
     |vpiPort:
     \_port: (si), parent:ff_valid
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:83
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:25, parent:work@sc_0_1_dbg_rptr
     |vpiPort:
     \_port: (so), parent:ff_valid
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:83
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:23, parent:work@sc_0_1_dbg_rptr
     |vpiInstance:
     \_module: work@sc_0_1_dbg_rptr (work@sc_0_1_dbg_rptr), file:<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v</a>, line:21
   |vpiNet:
   \_logic_net: (l2_dbgbus_out_prev), line:40, parent:work@sc_0_1_dbg_rptr
   |vpiNet:
   \_logic_net: (enable_01_prev), line:41, parent:work@sc_0_1_dbg_rptr
   |vpiNet:
   \_logic_net: (int_scanout), line:43, parent:work@sc_0_1_dbg_rptr
   |vpiNet:
   \_logic_net: (l2_dbgbus_out), line:23, parent:work@sc_0_1_dbg_rptr
   |vpiNet:
   \_logic_net: (enable_01), line:23, parent:work@sc_0_1_dbg_rptr
   |vpiNet:
   \_logic_net: (so), line:23, parent:work@sc_0_1_dbg_rptr
   |vpiNet:
   \_logic_net: (dbgbus_b0), line:25, parent:work@sc_0_1_dbg_rptr
   |vpiNet:
   \_logic_net: (dbgbus_b1), line:25, parent:work@sc_0_1_dbg_rptr
   |vpiNet:
   \_logic_net: (rclk), line:25, parent:work@sc_0_1_dbg_rptr
   |vpiNet:
   \_logic_net: (si), line:25, parent:work@sc_0_1_dbg_rptr
   |vpiNet:
   \_logic_net: (se), line:25, parent:work@sc_0_1_dbg_rptr
Object: \work_sc_0_1_dbg_rptr of type 3000
Object: \work_sc_0_1_dbg_rptr of type 32
Object: \l2_dbgbus_out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \enable_01 of type 44
Object: \so of type 44
Object: \dbgbus_b0 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dbgbus_b1 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rclk of type 44
Object: \si of type 44
Object: \se of type 44
Object: \so_lockup of type 32
Object: \so of type 44
Object: \sd of type 44
Object: \ck of type 44
Object: \se of type 44
Object: \mux_dbgmuxb01_row0 of type 32
Object: \dout of type 44
Object: \in0 of type 44
Object: \in1 of type 44
Object: \sel0 of type 44
Object: \sel1 of type 44
Object: \ff_dbgmuxb01_row0 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \mux_dbgmuxb01_row1 of type 32
Object: \dout of type 44
Object: \in0 of type 44
Object: \in1 of type 44
Object: \sel0 of type 44
Object: \sel1 of type 44
Object: \ff_dbgmuxb01_row1 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_valid of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \l2_dbgbus_out_prev of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \enable_01_prev of type 36
Object: \int_scanout of type 36
Object: \l2_dbgbus_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \enable_01 of type 36
Object: \so of type 36
Object: \dbgbus_b0 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dbgbus_b1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \work_sc_0_1_dbg_rptr of type 32
Object: \l2_dbgbus_out of type 44
Object: \enable_01 of type 44
Object: \so of type 44
Object: \dbgbus_b0 of type 44
Object: \dbgbus_b1 of type 44
Object: \rclk of type 44
Object: \si of type 44
Object: \se of type 44
Object:  of type 8
Object: \enable_01_prev of type 608
Object:  of type 39
Object: \dbgbus_b0 of type 106
Object:  of type 7
Object: \dbgbus_b1 of type 106
Object:  of type 7
Object: \l2_dbgbus_out_prev of type 36
Object: \enable_01_prev of type 36
Object: \int_scanout of type 36
Object: \l2_dbgbus_out of type 36
Object: \enable_01 of type 36
Object: \so of type 36
Object: \dbgbus_b0 of type 36
Object: \dbgbus_b1 of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_sc_0_1_dbg_rptr&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x220f190] str=&#39;\work_sc_0_1_dbg_rptr&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:23</a>.0-23.0&gt; [0x220f400] str=&#39;\l2_dbgbus_out&#39; output reg port=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:30</a>.0-30.0&gt; [0x220f690]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:30</a>.0-30.0&gt; [0x220fbb0] bits=&#39;00000000000000000000000000100111&#39;(32) range=[31:0] int=39
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:30</a>.0-30.0&gt; [0x220ff20] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:23</a>.0-23.0&gt; [0x220fd90] str=&#39;\enable_01&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:23</a>.0-23.0&gt; [0x2210120] str=&#39;\so&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:25</a>.0-25.0&gt; [0x2210290] str=&#39;\dbgbus_b0&#39; input port=4
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:32</a>.0-32.0&gt; [0x2210410]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:32</a>.0-32.0&gt; [0x2210750] bits=&#39;00000000000000000000000000101000&#39;(32) range=[31:0] int=40
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:32</a>.0-32.0&gt; [0x2210900] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:25</a>.0-25.0&gt; [0x22105c0] str=&#39;\dbgbus_b1&#39; input port=5
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:33</a>.0-33.0&gt; [0x2210ab0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:33</a>.0-33.0&gt; [0x2210dd0] bits=&#39;00000000000000000000000000101000&#39;(32) range=[31:0] int=40
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:33</a>.0-33.0&gt; [0x2210f80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:25</a>.0-25.0&gt; [0x2210c40] str=&#39;\rclk&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:25</a>.0-25.0&gt; [0x22111d0] str=&#39;\si&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:25</a>.0-25.0&gt; [0x2211340] str=&#39;\se&#39; input port=8
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:49</a>.0-49.0&gt; [0x22114d0] str=&#39;\so_lockup&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2211c80] str=&#39;\work_sc_0_1_dbg_rptr::bw_u1_scanlg_2x&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:49</a>.0-49.0&gt; [0x2211dc0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:49</a>.0-49.0&gt; [0x2211ee0] str=&#39;\so&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:49</a>.0-49.0&gt; [0x22120e0] str=&#39;\sd&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:49</a>.0-49.0&gt; [0x2212200] str=&#39;\int_scanout&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:49</a>.0-49.0&gt; [0x22123e0] str=&#39;\ck&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:49</a>.0-49.0&gt; [0x2212500] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:49</a>.0-49.0&gt; [0x2212700] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:49</a>.0-49.0&gt; [0x2212820] str=&#39;\se&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:54</a>.0-54.0&gt; [0x2212ae0] str=&#39;\mux_dbgmuxb01_row0&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22133e0] str=&#39;\work_sc_0_1_dbg_rptr::mux2ds&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:54</a>.0-54.0&gt; [0x2213500] str=&#39;\dout&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:54</a>.0-54.0&gt; [0x2213620] str=&#39;\l2_dbgbus_out_prev&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:54</a>.0-54.0&gt; [0x2213820] str=&#39;\in0&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:54</a>.0-54.0&gt; [0x2213940] str=&#39;\dbgbus_b0&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:54</a>.0-54.0&gt; [0x2213b20] str=&#39;\in1&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:54</a>.0-54.0&gt; [0x2213c40] str=&#39;\dbgbus_b1&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:54</a>.0-54.0&gt; [0x2213e40] str=&#39;\sel0&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:54</a>.0-54.0&gt; [0x2213f60] str=&#39;\dbgbus_b0&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:54</a>.0-54.0&gt; [0x22141b0] str=&#39;\sel1&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:54</a>.0-54.0&gt; [0x22142d0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>.0-60.0&gt; [0x22144b0] str=&#39;\ff_dbgmuxb01_row0&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2214ec0] str=&#39;\work_sc_0_1_dbg_rptr::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>.0-60.0&gt; [0x2214fe0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>.0-60.0&gt; [0x2215100] str=&#39;\l2_dbgbus_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>.0-60.0&gt; [0x22152e0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>.0-60.0&gt; [0x2215400] str=&#39;\l2_dbgbus_out_prev&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>.0-60.0&gt; [0x22155e0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>.0-60.0&gt; [0x2215700] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>.0-60.0&gt; [0x2215900] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>.0-60.0&gt; [0x2215a20]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>.0-60.0&gt; [0x2215c70] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>.0-60.0&gt; [0x2215d90] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>.0-60.0&gt; [0x2215f90] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>.0-60.0&gt; [0x22160b0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:67</a>.0-67.0&gt; [0x2216290] str=&#39;\mux_dbgmuxb01_row1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2216450] str=&#39;\work_sc_0_1_dbg_rptr::mux2ds&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:67</a>.0-67.0&gt; [0x22165b0] str=&#39;\dout&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:67</a>.0-67.0&gt; [0x22166d0] str=&#39;\l2_dbgbus_out_prev&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:67</a>.0-67.0&gt; [0x22168d0] str=&#39;\in0&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:67</a>.0-67.0&gt; [0x22169f0] str=&#39;\dbgbus_b0&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:67</a>.0-67.0&gt; [0x2216bd0] str=&#39;\in1&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:67</a>.0-67.0&gt; [0x2216cf0] str=&#39;\dbgbus_b1&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:67</a>.0-67.0&gt; [0x2216ef0] str=&#39;\sel0&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:67</a>.0-67.0&gt; [0x2217010] str=&#39;\dbgbus_b0&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:67</a>.0-67.0&gt; [0x221dca0] str=&#39;\sel1&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:67</a>.0-67.0&gt; [0x221ddc0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>.0-73.0&gt; [0x221dfa0] str=&#39;\ff_dbgmuxb01_row1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x221e0c0] str=&#39;\work_sc_0_1_dbg_rptr::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>.0-73.0&gt; [0x221e1e0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>.0-73.0&gt; [0x221e300] str=&#39;\l2_dbgbus_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>.0-73.0&gt; [0x221e420] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>.0-73.0&gt; [0x221e540] str=&#39;\l2_dbgbus_out_prev&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>.0-73.0&gt; [0x221e660] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>.0-73.0&gt; [0x221e780] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>.0-73.0&gt; [0x221e8a0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>.0-73.0&gt; [0x221e9c0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>.0-73.0&gt; [0x221eae0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>.0-73.0&gt; [0x221ec00] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>.0-73.0&gt; [0x221ed20] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>.0-73.0&gt; [0x221ee40] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>.0-81.0&gt; [0x221efb0] str=&#39;\ff_valid&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x221f0d0] str=&#39;\work_sc_0_1_dbg_rptr::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>.0-81.0&gt; [0x221f1f0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>.0-81.0&gt; [0x221f310] str=&#39;\enable_01&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>.0-81.0&gt; [0x221f480] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>.0-81.0&gt; [0x221f5a0] str=&#39;\enable_01_prev&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>.0-81.0&gt; [0x221f760] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>.0-81.0&gt; [0x221f880] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>.0-81.0&gt; [0x221fa40] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>.0-81.0&gt; [0x221fb60]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>.0-81.0&gt; [0x221fd70] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>.0-81.0&gt; [0x221fe90] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>.0-81.0&gt; [0x2220050] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>.0-81.0&gt; [0x2220170] str=&#39;\so&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:40</a>.0-40.0&gt; [0x2220330] str=&#39;\l2_dbgbus_out_prev&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:40</a>.0-40.0&gt; [0x2220450]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:40</a>.0-40.0&gt; [0x22207b0] bits=&#39;00000000000000000000000000100111&#39;(32) range=[31:0] int=39
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:40</a>.0-40.0&gt; [0x2220ab0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:41</a>.0-41.0&gt; [0x2220990] str=&#39;\enable_01_prev&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:43</a>.0-43.0&gt; [0x2220c70] str=&#39;\int_scanout&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:78</a>.0-78.0&gt; [0x22212a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:78</a>.0-78.0&gt; [0x2221010] str=&#39;\enable_01_prev&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:78</a>.0-78.0&gt; [0x2221680]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:78</a>.0-78.0&gt; [0x22217a0] str=&#39;\dbgbus_b0&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:78</a>.0-78.0&gt; [0x2221bb0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:78</a>.0-78.0&gt; [0x2221a00] bits=&#39;00000000000000000000000000101000&#39;(32) range=[31:0] int=40
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:78</a>.0-78.0&gt; [0x2221cd0] str=&#39;\dbgbus_b1&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:78</a>.0-78.0&gt; [0x22220e0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:78</a>.0-78.0&gt; [0x2221f30] bits=&#39;00000000000000000000000000101000&#39;(32) range=[31:0] int=40
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x220f190] str=&#39;\work_sc_0_1_dbg_rptr&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:23</a>.0-23.0&gt; [0x220f400] str=&#39;\l2_dbgbus_out&#39; output reg basic_prep port=1 range=[39:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:30</a>.0-30.0&gt; [0x220f690] basic_prep range=[39:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:30</a>.0-30.0&gt; [0x220fbb0] bits=&#39;00000000000000000000000000100111&#39;(32) basic_prep range=[31:0] int=39
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:30</a>.0-30.0&gt; [0x220ff20] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:23</a>.0-23.0&gt; [0x220fd90] str=&#39;\enable_01&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:23</a>.0-23.0&gt; [0x2210120] str=&#39;\so&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:25</a>.0-25.0&gt; [0x2210290] str=&#39;\dbgbus_b0&#39; input basic_prep port=4 range=[40:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:32</a>.0-32.0&gt; [0x2210410] basic_prep range=[40:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:32</a>.0-32.0&gt; [0x2210750] bits=&#39;00000000000000000000000000101000&#39;(32) basic_prep range=[31:0] int=40
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:32</a>.0-32.0&gt; [0x2210900] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:25</a>.0-25.0&gt; [0x22105c0] str=&#39;\dbgbus_b1&#39; input basic_prep port=5 range=[40:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:33</a>.0-33.0&gt; [0x2210ab0] basic_prep range=[40:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:33</a>.0-33.0&gt; [0x2210dd0] bits=&#39;00000000000000000000000000101000&#39;(32) basic_prep range=[31:0] int=40
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:33</a>.0-33.0&gt; [0x2210f80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:25</a>.0-25.0&gt; [0x2210c40] str=&#39;\rclk&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:25</a>.0-25.0&gt; [0x22111d0] str=&#39;\si&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:25</a>.0-25.0&gt; [0x2211340] str=&#39;\se&#39; input basic_prep port=8 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:49</a>.0-49.0&gt; [0x22114d0] str=&#39;\so_lockup&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2211c80] str=&#39;\work_sc_0_1_dbg_rptr::bw_u1_scanlg_2x&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:49</a>.0-49.0&gt; [0x2211dc0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:49</a>.0-49.0&gt; [0x2211ee0 -&gt; 0x2210120] str=&#39;\so&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:49</a>.0-49.0&gt; [0x22120e0] str=&#39;\sd&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:49</a>.0-49.0&gt; [0x2212200 -&gt; 0x2220c70] str=&#39;\int_scanout&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:49</a>.0-49.0&gt; [0x22123e0] str=&#39;\ck&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:49</a>.0-49.0&gt; [0x2212500 -&gt; 0x2210c40] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:49</a>.0-49.0&gt; [0x2212700] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:49</a>.0-49.0&gt; [0x2212820 -&gt; 0x2211340] str=&#39;\se&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:54</a>.0-54.0&gt; [0x2212ae0] str=&#39;\mux_dbgmuxb01_row0&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22133e0] str=&#39;\work_sc_0_1_dbg_rptr::mux2ds&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:54</a>.0-54.0&gt; [0x2213500] str=&#39;\dout&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:54</a>.0-54.0&gt; [0x2213620 -&gt; 0x2220330] str=&#39;\l2_dbgbus_out_prev&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:54</a>.0-54.0&gt; [0x2213820] str=&#39;\in0&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:54</a>.0-54.0&gt; [0x2213940 -&gt; 0x2210290] str=&#39;\dbgbus_b0&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:54</a>.0-54.0&gt; [0x2213b20] str=&#39;\in1&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:54</a>.0-54.0&gt; [0x2213c40 -&gt; 0x22105c0] str=&#39;\dbgbus_b1&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:54</a>.0-54.0&gt; [0x2213e40] str=&#39;\sel0&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:54</a>.0-54.0&gt; [0x2213f60 -&gt; 0x2210290] str=&#39;\dbgbus_b0&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:54</a>.0-54.0&gt; [0x22141b0] str=&#39;\sel1&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:54</a>.0-54.0&gt; [0x22142d0 -&gt; 0x2239ce0] basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>.0-60.0&gt; [0x22144b0] str=&#39;\ff_dbgmuxb01_row0&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2214ec0] str=&#39;\work_sc_0_1_dbg_rptr::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>.0-60.0&gt; [0x2214fe0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>.0-60.0&gt; [0x2215100 -&gt; 0x220f400] str=&#39;\l2_dbgbus_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>.0-60.0&gt; [0x22152e0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>.0-60.0&gt; [0x2215400 -&gt; 0x2220330] str=&#39;\l2_dbgbus_out_prev&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>.0-60.0&gt; [0x22155e0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>.0-60.0&gt; [0x2215700 -&gt; 0x2210c40] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>.0-60.0&gt; [0x2215900] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>.0-60.0&gt; [0x2215a20 -&gt; 0x2239ce0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>.0-60.0&gt; [0x2215c70] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>.0-60.0&gt; [0x2215d90 -&gt; 0x22111d0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>.0-60.0&gt; [0x2215f90] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:60</a>.0-60.0&gt; [0x22160b0 -&gt; 0x2210120] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:67</a>.0-67.0&gt; [0x2216290] str=&#39;\mux_dbgmuxb01_row1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2216450] str=&#39;\work_sc_0_1_dbg_rptr::mux2ds&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:67</a>.0-67.0&gt; [0x22165b0] str=&#39;\dout&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:67</a>.0-67.0&gt; [0x22166d0 -&gt; 0x2220330] str=&#39;\l2_dbgbus_out_prev&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:67</a>.0-67.0&gt; [0x22168d0] str=&#39;\in0&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:67</a>.0-67.0&gt; [0x22169f0 -&gt; 0x2210290] str=&#39;\dbgbus_b0&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:67</a>.0-67.0&gt; [0x2216bd0] str=&#39;\in1&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:67</a>.0-67.0&gt; [0x2216cf0 -&gt; 0x22105c0] str=&#39;\dbgbus_b1&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:67</a>.0-67.0&gt; [0x2216ef0] str=&#39;\sel0&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:67</a>.0-67.0&gt; [0x2217010 -&gt; 0x2210290] str=&#39;\dbgbus_b0&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:67</a>.0-67.0&gt; [0x221dca0] str=&#39;\sel1&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:67</a>.0-67.0&gt; [0x221ddc0 -&gt; 0x2239ce0] basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>.0-73.0&gt; [0x221dfa0] str=&#39;\ff_dbgmuxb01_row1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x221e0c0] str=&#39;\work_sc_0_1_dbg_rptr::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>.0-73.0&gt; [0x221e1e0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>.0-73.0&gt; [0x221e300 -&gt; 0x220f400] str=&#39;\l2_dbgbus_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>.0-73.0&gt; [0x221e420] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>.0-73.0&gt; [0x221e540 -&gt; 0x2220330] str=&#39;\l2_dbgbus_out_prev&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>.0-73.0&gt; [0x221e660] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>.0-73.0&gt; [0x221e780 -&gt; 0x2210c40] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>.0-73.0&gt; [0x221e8a0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>.0-73.0&gt; [0x221e9c0 -&gt; 0x2239ce0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>.0-73.0&gt; [0x221eae0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>.0-73.0&gt; [0x221ec00 -&gt; 0x22111d0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>.0-73.0&gt; [0x221ed20] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:73</a>.0-73.0&gt; [0x221ee40 -&gt; 0x2210120] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>.0-81.0&gt; [0x221efb0] str=&#39;\ff_valid&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x221f0d0] str=&#39;\work_sc_0_1_dbg_rptr::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>.0-81.0&gt; [0x221f1f0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>.0-81.0&gt; [0x221f310 -&gt; 0x220fd90] str=&#39;\enable_01&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>.0-81.0&gt; [0x221f480] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>.0-81.0&gt; [0x221f5a0 -&gt; 0x2220990] str=&#39;\enable_01_prev&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>.0-81.0&gt; [0x221f760] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>.0-81.0&gt; [0x221f880 -&gt; 0x2210c40] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>.0-81.0&gt; [0x221fa40] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>.0-81.0&gt; [0x221fb60 -&gt; 0x2239ce0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>.0-81.0&gt; [0x221fd70] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>.0-81.0&gt; [0x221fe90 -&gt; 0x22111d0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>.0-81.0&gt; [0x2220050] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:81</a>.0-81.0&gt; [0x2220170 -&gt; 0x2210120] str=&#39;\so&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:40</a>.0-40.0&gt; [0x2220330] str=&#39;\l2_dbgbus_out_prev&#39; basic_prep range=[39:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:40</a>.0-40.0&gt; [0x2220450] basic_prep range=[39:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:40</a>.0-40.0&gt; [0x22207b0] bits=&#39;00000000000000000000000000100111&#39;(32) basic_prep range=[31:0] int=39
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:40</a>.0-40.0&gt; [0x2220ab0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:41</a>.0-41.0&gt; [0x2220990] str=&#39;\enable_01_prev&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:43</a>.0-43.0&gt; [0x2220c70] str=&#39;\int_scanout&#39; basic_prep range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:78</a>.0-78.0&gt; [0x22212a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:78</a>.0-78.0&gt; [0x2221010 -&gt; 0x2220990] str=&#39;\enable_01_prev&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:78</a>.0-78.0&gt; [0x2221680] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:78</a>.0-78.0&gt; [0x22217a0 -&gt; 0x2210290] str=&#39;\dbgbus_b0&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:78</a>.0-78.0&gt; [0x2221bb0] basic_prep range=[40:40]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:78</a>.0-78.0&gt; [0x2221a00] bits=&#39;00000000000000000000000000101000&#39;(32) basic_prep range=[31:0] int=40
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:78</a>.0-78.0&gt; [0x2221cd0 -&gt; 0x22105c0] str=&#39;\dbgbus_b1&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:78</a>.0-78.0&gt; [0x22220e0] basic_prep range=[40:40]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:78</a>.0-78.0&gt; [0x2221f30] bits=&#39;00000000000000000000000000101000&#39;(32) basic_prep range=[31:0] int=40
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-0" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:0</a>.0-0.0&gt; [0x2239ce0] basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/sc_0_1_dbg_rptr.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sc_0_1_dbg_rptr.v:54</a>: Warning: Identifier `&#39; is implicitly declared.
Generating RTLIL representation for module `\work_sc_0_1_dbg_rptr::dff_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22145d0] str=&#39;\work_sc_0_1_dbg_rptr::dff_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22146f0] str=&#39;\q&#39; port=18
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2214870] str=&#39;\din&#39; port=19
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22149b0] str=&#39;\clk&#39; port=20
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2214ad0] str=&#39;\se&#39; port=21
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2214bf0] str=&#39;\si&#39; port=22
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2214d10] str=&#39;\so&#39; port=23
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22145d0] str=&#39;\work_sc_0_1_dbg_rptr::dff_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22146f0] str=&#39;\q&#39; basic_prep port=18 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2214870] str=&#39;\din&#39; basic_prep port=19 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22149b0] str=&#39;\clk&#39; basic_prep port=20 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2214ad0] str=&#39;\se&#39; basic_prep port=21 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2214bf0] str=&#39;\si&#39; basic_prep port=22 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2214d10] str=&#39;\so&#39; basic_prep port=23 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_sc_0_1_dbg_rptr::bw_u1_scanlg_2x&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22115f0] str=&#39;\work_sc_0_1_dbg_rptr::bw_u1_scanlg_2x&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2211730] str=&#39;\so&#39; port=9
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2211870] str=&#39;\sd&#39; port=10
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22119b0] str=&#39;\ck&#39; port=11
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2211ad0] str=&#39;\se&#39; port=12
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22115f0] str=&#39;\work_sc_0_1_dbg_rptr::bw_u1_scanlg_2x&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2211730] str=&#39;\so&#39; basic_prep port=9 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2211870] str=&#39;\sd&#39; basic_prep port=10 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22119b0] str=&#39;\ck&#39; basic_prep port=11 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2211ad0] str=&#39;\se&#39; basic_prep port=12 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_sc_0_1_dbg_rptr::mux2ds&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2212c00] str=&#39;\work_sc_0_1_dbg_rptr::mux2ds&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2212d20] str=&#39;\dout&#39; port=13
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2212e60] str=&#39;\in0&#39; port=14
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2212fa0] str=&#39;\in1&#39; port=15
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22130c0] str=&#39;\sel0&#39; port=16
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22131e0] str=&#39;\sel1&#39; port=17
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2212c00] str=&#39;\work_sc_0_1_dbg_rptr::mux2ds&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2212d20] str=&#39;\dout&#39; basic_prep port=13 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2212e60] str=&#39;\in0&#39; basic_prep port=14 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2212fa0] str=&#39;\in1&#39; basic_prep port=15 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22130c0] str=&#39;\sel0&#39; basic_prep port=16 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x22131e0] str=&#39;\sel1&#39; basic_prep port=17 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_sc_0_1_dbg_rptr::dff_s&#39; referenced in module `work_sc_0_1_dbg_rptr&#39; in cell `ff_valid&#39; does not have a port named &#39;so&#39;.

</pre>
</body>