0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/imports/CPU/defines.vh,1513349080,verilog,,,,,,,,,,,,
C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/imports/rtl/defines2.vh,1608471481,verilog,,,,,,,,,,,,
C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/imports/rtl/instdec.v,1608471528,verilog,,C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/maindec.v,C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/imports/rtl/defines2.vh,instdec,,,../../../../lab_4.srcs/sources_1/imports/CPU;../../../../lab_4.srcs/sources_1/imports/rtl,,,,,
C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v,1641125764,verilog,,C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v,,data_mem,,,../../../../lab_4.srcs/sources_1/imports/CPU;../../../../lab_4.srcs/sources_1/imports/rtl,,,,,
C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v,1641193957,verilog,,C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/adder.v,,inst_mem,,,../../../../lab_4.srcs/sources_1/imports/CPU;../../../../lab_4.srcs/sources_1/imports/rtl,,,,,
C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/adder.v,1641125526,verilog,,C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/alu.v,,adder,,,../../../../lab_4.srcs/sources_1/imports/CPU;../../../../lab_4.srcs/sources_1/imports/rtl,,,,,
C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/alu.v,1641193407,verilog,,C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/aludec.v,C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/imports/CPU/defines.vh,alu,,,../../../../lab_4.srcs/sources_1/imports/CPU;../../../../lab_4.srcs/sources_1/imports/rtl,,,,,
C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/aludec.v,1641191785,verilog,,C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/controller.v,C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/imports/CPU/defines.vh,aludec,,,../../../../lab_4.srcs/sources_1/imports/CPU;../../../../lab_4.srcs/sources_1/imports/rtl,,,,,
C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/controller.v,1641138944,verilog,,C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/datapath.v,,controller,,,../../../../lab_4.srcs/sources_1/imports/CPU;../../../../lab_4.srcs/sources_1/imports/rtl,,,,,
C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/datapath.v,1641130206,verilog,,C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/eqcmp.v,,datapath,,,../../../../lab_4.srcs/sources_1/imports/CPU;../../../../lab_4.srcs/sources_1/imports/rtl,,,,,
C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/eqcmp.v,1641125526,verilog,,C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/flopenr.v,,eqcmp,,,../../../../lab_4.srcs/sources_1/imports/CPU;../../../../lab_4.srcs/sources_1/imports/rtl,,,,,
C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/flopenr.v,1641125526,verilog,,C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/flopenrc.v,,flopenr,,,../../../../lab_4.srcs/sources_1/imports/CPU;../../../../lab_4.srcs/sources_1/imports/rtl,,,,,
C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/flopenrc.v,1641125526,verilog,,C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/flopr.v,,flopenrc,,,../../../../lab_4.srcs/sources_1/imports/CPU;../../../../lab_4.srcs/sources_1/imports/rtl,,,,,
C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/flopr.v,1641125526,verilog,,C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/floprc.v,,flopr,,,../../../../lab_4.srcs/sources_1/imports/CPU;../../../../lab_4.srcs/sources_1/imports/rtl,,,,,
C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/floprc.v,1641125526,verilog,,C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/hazard.v,,floprc,,,../../../../lab_4.srcs/sources_1/imports/CPU;../../../../lab_4.srcs/sources_1/imports/rtl,,,,,
C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/hazard.v,1641125526,verilog,,C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/imports/rtl/instdec.v,,hazard,,,../../../../lab_4.srcs/sources_1/imports/CPU;../../../../lab_4.srcs/sources_1/imports/rtl,,,,,
C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/maindec.v,1641139841,verilog,,C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/mips.v,C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/imports/CPU/defines.vh,maindec,,,../../../../lab_4.srcs/sources_1/imports/CPU;../../../../lab_4.srcs/sources_1/imports/rtl,,,,,
C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/mips.v,1641138922,verilog,,C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/mux2.v,,mips,,,../../../../lab_4.srcs/sources_1/imports/CPU;../../../../lab_4.srcs/sources_1/imports/rtl,,,,,
C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/mux2.v,1641125526,verilog,,C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/mux3.v,,mux2,,,../../../../lab_4.srcs/sources_1/imports/CPU;../../../../lab_4.srcs/sources_1/imports/rtl,,,,,
C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/mux3.v,1641125526,verilog,,C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/pc.v,,mux3,,,../../../../lab_4.srcs/sources_1/imports/CPU;../../../../lab_4.srcs/sources_1/imports/rtl,,,,,
C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/pc.v,1641125526,verilog,,C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/regfile.v,,pc,,,../../../../lab_4.srcs/sources_1/imports/CPU;../../../../lab_4.srcs/sources_1/imports/rtl,,,,,
C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/regfile.v,1641125526,verilog,,C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/signext.v,,regfile,,,../../../../lab_4.srcs/sources_1/imports/CPU;../../../../lab_4.srcs/sources_1/imports/rtl,,,,,
C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/signext.v,1641125526,verilog,,C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/sl2.v,,signext,,,../../../../lab_4.srcs/sources_1/imports/CPU;../../../../lab_4.srcs/sources_1/imports/rtl,,,,,
C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/sl2.v,1641125526,verilog,,C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/top.v,,sl2,,,../../../../lab_4.srcs/sources_1/imports/CPU;../../../../lab_4.srcs/sources_1/imports/rtl,,,,,
C:/Users/wlt/Desktop/step_into_mips/lab_4/rtl/top.v,1641140698,verilog,,C:/Users/wlt/Desktop/step_into_mips/lab_4/sim/testbench.v,,top,,,../../../../lab_4.srcs/sources_1/imports/CPU;../../../../lab_4.srcs/sources_1/imports/rtl,,,,,
C:/Users/wlt/Desktop/step_into_mips/lab_4/sim/testbench.v,1641140723,verilog,,,,testbench,,,../../../../lab_4.srcs/sources_1/imports/CPU;../../../../lab_4.srcs/sources_1/imports/rtl,,,,,
