<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Lattice PCIe API Manual: Member List</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.9.1 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="hierarchy.html">Class&nbsp;Hierarchy</a> | <a class="qindex" href="annotated.html">Class&nbsp;List</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Class&nbsp;Members</a> | <a class="qindex" href="globals.html">File&nbsp;Members</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<h1>LatticeSemi_PCIe::LSCPCIe2_IF Member List</h1>This is the complete list of members for <a class="el" href="class_lattice_semi___p_c_ie_1_1_l_s_c_p_c_ie2___i_f.html">LatticeSemi_PCIe::LSCPCIe2_IF</a>, including all inherited members.<p><table>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s13">BASIC_DEMO</a></td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s8">ECP2M35_PCIE_x1_BRD_GL031</a></td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s9">ECP2M35_PCIE_x1_BRD_GL034</a></td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s5">ECP2M35_PCIE_x4_BRD_GL029</a></td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s6">ECP2M50_PCIE_x4_BRD_GL029</a></td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a2">getDriverHandle</a>(void)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a7">getDriverResourcesStr</a>(string &amp;outs)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a6">getDriverVersionStr</a>(string &amp;outs)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a8">getPCICapabiltiesStr</a>(string &amp;outs)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a3">getPCIConfigRegs</a>(uint8_t *pCfg)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_l_s_c_p_c_ie2___i_f.html#a2">getPciDriverExtraInfo</a>(const ExtraResourceInfo_t **pExtra)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_l_s_c_p_c_ie2___i_f.html">LatticeSemi_PCIe::LSCPCIe2_IF</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a4">getPCIDriverInfo</a>(const PCIResourceInfo_t **pInfo)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_l_s_c_p_c_ie2___i_f.html#a3">getPCIExtraInfoStr</a>(string &amp;outs)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_l_s_c_p_c_ie2___i_f.html">LatticeSemi_PCIe::LSCPCIe2_IF</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a5">getPCIResourcesStr</a>(string &amp;outs)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>hDev</b> (defined in <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a>)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_l_s_c_p_c_ie2___i_f.html#a0">LSCPCIe2_IF</a>(const char *pBoardID, const char *pDemoID, uint32_t devNum=1)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_l_s_c_p_c_ie2___i_f.html">LatticeSemi_PCIe::LSCPCIe2_IF</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#b1">MmapDriver</a>(void)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#b0">OpenDriver</a>(HANDLE &amp;h, const GUID *pGUID, const char *pBoardID, const char *pDemoID, uint32_t instance=1, const char *pFriendlyName=NULL, const char *pFunctionName=NULL)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#p2">pBAR</a></td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s12">PCIE_DEMO_EC</a></td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s11">PCIE_DEMO_SC</a></td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [static]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>PCIE_ECP2M35_BRD</b> (defined in <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a>)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [static]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>PCIE_ECP2M50_BRD</b> (defined in <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a>)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s1">PCIE_ECP2M_BRD</a></td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a0">PCIe_IF</a>(const GUID *pGUID, const char *pBoardID, const char *pDemoID, uint32_t devNum=1, const char *pFriendlyName=NULL, const char *pFunctionName=NULL)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s0">PCIE_SC_BRD</a></td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s15">PCIEDMA_DEMO</a></td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [static]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>PCIExtraInfo</b> (defined in <a class="el" href="class_lattice_semi___p_c_ie_1_1_l_s_c_p_c_ie2___i_f.html">LatticeSemi_PCIe::LSCPCIe2_IF</a>)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_l_s_c_p_c_ie2___i_f.html">LatticeSemi_PCIe::LSCPCIe2_IF</a></td><td><code> [protected]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>PCIinfo</b> (defined in <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a>)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s19">pLSCDMA_DRIVER</a></td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s18">pLSCPCIE2_DRIVER</a></td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s17">pLSCPCIE_DRIVER</a></td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s16">pLSCSIM_DRIVER</a></td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a11">read16</a>(uint32_t addr)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a17">read16</a>(uint32_t addr, uint16_t *val, size_t len, bool incAddr=true)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a13">read32</a>(uint32_t addr)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a19">read32</a>(uint32_t addr, uint32_t *val, size_t len, bool incAddr=true)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a9">read8</a>(uint32_t addr)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a15">read8</a>(uint32_t addr, uint8_t *val, size_t len, bool incAddr=true)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_l_s_c_p_c_ie2___i_f.html#a5">readSysDmaBuf</a>(uint32_t *pData, size_t len)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_l_s_c_p_c_ie2___i_f.html">LatticeSemi_PCIe::LSCPCIe2_IF</a></td><td></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>RegisterAccess</b>(void *drvrID) (defined in <a class="el" href="class_lattice_semi___p_c_ie_1_1_register_access.html">LatticeSemi_PCIe::RegisterAccess</a>)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_register_access.html">LatticeSemi_PCIe::RegisterAccess</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s7">SC25_PCIE_x1_BRD_GL030</a></td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s10">SC80_PCIE_x4_BRD_GL035</a></td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s4">SC80_PCIE_x8_BRD_GL028</a></td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s14">SFIF_DEMO</a></td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#p3">sizeBAR</a></td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a12">write16</a>(uint32_t addr, uint16_t val)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a18">write16</a>(uint32_t addr, uint16_t *val, size_t len, bool incAddr=true)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a14">write32</a>(uint32_t addr, uint32_t val)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a20">write32</a>(uint32_t addr, uint32_t *val, size_t len, bool incAddr=true)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a10">write8</a>(uint32_t addr, uint8_t val)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a16">write8</a>(uint32_t addr, uint8_t *val, size_t len, bool incAddr=true)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_l_s_c_p_c_ie2___i_f.html#a4">writeSysDmaBuf</a>(uint32_t *pData, size_t len)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_l_s_c_p_c_ie2___i_f.html">LatticeSemi_PCIe::LSCPCIe2_IF</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_l_s_c_p_c_ie2___i_f.html#a1">~LSCPCIe2_IF</a>()</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_l_s_c_p_c_ie2___i_f.html">LatticeSemi_PCIe::LSCPCIe2_IF</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a1">~PCIe_IF</a>()</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">LatticeSemi_PCIe::PCIe_IF</a></td><td></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>~RegisterAccess</b>() (defined in <a class="el" href="class_lattice_semi___p_c_ie_1_1_register_access.html">LatticeSemi_PCIe::RegisterAccess</a>)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_register_access.html">LatticeSemi_PCIe::RegisterAccess</a></td><td><code> [inline, virtual]</code></td></tr>
</table><hr size="1"><address style="align: right;"><small>Generated on Wed Jul 16 12:05:27 2008 for Lattice PCIe API Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.3.9.1 </small></address>
</body>
</html>
