// Seed: 3166327140
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output wor  id_0,
    input  tri1 id_1,
    output wire id_2
);
  tri0 id_4 = 1;
  wor  id_5;
  if (id_4) begin : LABEL_0
    wire id_6;
    assign id_4 = id_1;
  end
  assign id_4 = id_1;
  always_comb id_5 = 1;
  wire id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_5,
      id_6,
      id_6,
      id_6,
      id_5
  );
endmodule
