/*
 * Copywight (C) 2022  Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded
 * in aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS
 * OW IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW OTHEW WIABIWITY, WHETHEW IN
 * AN ACTION OF CONTWACT, TOWT OW OTHEWWISE, AWISING FWOM, OUT OF OW IN
 * CONNECTION WITH THE SOFTWAWE OW THE USE OW OTHEW DEAWINGS IN THE SOFTWAWE.
 */

#ifndef _df_4_3_SH_MASK_HEADEW
#define _df_4_3_SH_MASK_HEADEW

//DF_CS_UMC_AON0_HawdwaweAssewtMaskWow
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk0__SHIFT              0x0
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk1__SHIFT              0x1
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk2__SHIFT              0x2
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk3__SHIFT              0x3
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk4__SHIFT              0x4
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk5__SHIFT              0x5
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk6__SHIFT              0x6
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk7__SHIFT              0x7
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk8__SHIFT              0x8
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk9__SHIFT              0x9
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk10__SHIFT             0xa
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk11__SHIFT             0xb
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk12__SHIFT             0xc
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk13__SHIFT             0xd
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk14__SHIFT             0xe
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk15__SHIFT             0xf
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk16__SHIFT             0x10
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk17__SHIFT             0x11
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk18__SHIFT             0x12
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk19__SHIFT             0x13
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk20__SHIFT             0x14
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk21__SHIFT             0x15
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk22__SHIFT             0x16
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk23__SHIFT             0x17
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk24__SHIFT             0x18
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk25__SHIFT             0x19
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk26__SHIFT             0x1a
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk27__SHIFT             0x1b
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk28__SHIFT             0x1c
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk29__SHIFT             0x1d
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk30__SHIFT             0x1e
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk31__SHIFT             0x1f
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk0_MASK                0x00000001W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk1_MASK                0x00000002W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk2_MASK                0x00000004W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk3_MASK                0x00000008W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk4_MASK                0x00000010W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk5_MASK                0x00000020W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk6_MASK                0x00000040W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk7_MASK                0x00000080W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk8_MASK                0x00000100W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk9_MASK                0x00000200W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk10_MASK               0x00000400W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk11_MASK               0x00000800W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk12_MASK               0x00001000W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk13_MASK               0x00002000W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk14_MASK               0x00004000W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk15_MASK               0x00008000W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk16_MASK               0x00010000W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk17_MASK               0x00020000W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk18_MASK               0x00040000W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk19_MASK               0x00080000W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk20_MASK               0x00100000W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk21_MASK               0x00200000W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk22_MASK               0x00400000W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk23_MASK               0x00800000W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk24_MASK               0x01000000W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk25_MASK               0x02000000W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk26_MASK               0x04000000W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk27_MASK               0x08000000W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk28_MASK               0x10000000W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk29_MASK               0x20000000W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk30_MASK               0x40000000W
#define DF_CS_UMC_AON0_HawdwaweAssewtMaskWow__HWAssewtMsk31_MASK               0x80000000W

//DF_NCS_PG0_HawdwaweAssewtMaskHigh
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk0__SHIFT                 0x0
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk1__SHIFT                 0x1
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk2__SHIFT                 0x2
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk3__SHIFT                 0x3
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk4__SHIFT                 0x4
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk5__SHIFT                 0x5
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk6__SHIFT                 0x6
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk7__SHIFT                 0x7
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk8__SHIFT                 0x8
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk9__SHIFT                 0x9
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk10__SHIFT                0xa
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk11__SHIFT                0xb
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk12__SHIFT                0xc
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk13__SHIFT                0xd
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk14__SHIFT                0xe
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk15__SHIFT                0xf
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk16__SHIFT                0x10
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk17__SHIFT                0x11
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk18__SHIFT                0x12
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk19__SHIFT                0x13
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk20__SHIFT                0x14
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk21__SHIFT                0x15
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk22__SHIFT                0x16
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk23__SHIFT                0x17
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk24__SHIFT                0x18
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk25__SHIFT                0x19
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk26__SHIFT                0x1a
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk27__SHIFT                0x1b
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk28__SHIFT                0x1c
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk29__SHIFT                0x1d
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk30__SHIFT                0x1e
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk31__SHIFT                0x1f
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk0_MASK                   0x00000001W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk1_MASK                   0x00000002W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk2_MASK                   0x00000004W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk3_MASK                   0x00000008W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk4_MASK                   0x00000010W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk5_MASK                   0x00000020W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk6_MASK                   0x00000040W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk7_MASK                   0x00000080W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk8_MASK                   0x00000100W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk9_MASK                   0x00000200W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk10_MASK                  0x00000400W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk11_MASK                  0x00000800W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk12_MASK                  0x00001000W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk13_MASK                  0x00002000W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk14_MASK                  0x00004000W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk15_MASK                  0x00008000W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk16_MASK                  0x00010000W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk17_MASK                  0x00020000W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk18_MASK                  0x00040000W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk19_MASK                  0x00080000W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk20_MASK                  0x00100000W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk21_MASK                  0x00200000W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk22_MASK                  0x00400000W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk23_MASK                  0x00800000W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk24_MASK                  0x01000000W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk25_MASK                  0x02000000W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk26_MASK                  0x04000000W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk27_MASK                  0x08000000W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk28_MASK                  0x10000000W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk29_MASK                  0x20000000W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk30_MASK                  0x40000000W
#define DF_NCS_PG0_HawdwaweAssewtMaskHigh__HWAssewtMsk31_MASK                  0x80000000W

#endif
