abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c1908.blif
Line 7: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 8: Skipping line ".default_output_required 0.00 0.00 ".
Line 9: Skipping line ".default_input_drive 0.10 0.10 ".
Line 10: Skipping line ".default_output_load 2.00 ".
Line 11: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc1908                         :[0m i/o =   33/   25  lat =    0  nd =   288  edge =    689  area =758.00  delay =37.30  lev = 25
--------------- round 1 ---------------
seed = 2531465778
maxLevel = 4
n283 is replaced by n281 with estimated error 0
error = 0
area = 756
delay = 37.3
#gates = 289
output circuit appNtk/c1908_1_0_756_37.3.blif
time = 7527127 us
--------------- round 2 ---------------
seed = 2531465778
maxLevel = 4
n248 is replaced by n253 with estimated error 0
error = 0
area = 754
delay = 37.3
#gates = 288
output circuit appNtk/c1908_2_0_754_37.3.blif
time = 13554506 us
--------------- round 3 ---------------
seed = 2531465778
maxLevel = 4
n230 is replaced by n226 with estimated error 0
error = 0
area = 752
delay = 37.3
#gates = 287
output circuit appNtk/c1908_3_0_752_37.3.blif
time = 19159346 us
--------------- round 4 ---------------
seed = 2531465778
maxLevel = 4
n269 is replaced by n265 with estimated error 0
error = 0
area = 750
delay = 37.3
#gates = 286
output circuit appNtk/c1908_4_0_750_37.3.blif
time = 24850926 us
--------------- round 5 ---------------
seed = 2531465778
maxLevel = 4
n194 is replaced by n187 with estimated error 0
error = 0
area = 748
delay = 37.3
#gates = 285
output circuit appNtk/c1908_5_0_748_37.3.blif
time = 30525222 us
--------------- round 6 ---------------
seed = 2531465778
maxLevel = 4
n220 is replaced by n206 with estimated error 0
error = 0
area = 746
delay = 37.3
#gates = 284
output circuit appNtk/c1908_6_0_746_37.3.blif
time = 36143635 us
--------------- round 7 ---------------
seed = 2531465778
maxLevel = 4
n129 is replaced by n213 with estimated error 0
error = 0
area = 744
delay = 37.3
#gates = 283
output circuit appNtk/c1908_7_0_744_37.3.blif
time = 41987823 us
--------------- round 8 ---------------
seed = 2531465778
maxLevel = 4
n271 is replaced by n265 with estimated error 0
error = 0
area = 742
delay = 37.3
#gates = 282
output circuit appNtk/c1908_8_0_742_37.3.blif
time = 47638432 us
--------------- round 9 ---------------
seed = 2531465778
maxLevel = 4
n273 is replaced by n127 with estimated error 0
error = 0
area = 741
delay = 37.3
#gates = 281
output circuit appNtk/c1908_9_0_741_37.3.blif
time = 52856666 us
--------------- round 10 ---------------
seed = 2531465778
maxLevel = 4
n286 is replaced by n224 with estimated error 0.0001
error = 0.0001
area = 738
delay = 37.3
#gates = 280
output circuit appNtk/c1908_10_0.0001_738_37.3.blif
time = 58186229 us
--------------- round 11 ---------------
seed = 2531465778
maxLevel = 4
n289 is replaced by one with estimated error 0.00108
error = 0.00108
area = 725
delay = 37.3
#gates = 276
output circuit appNtk/c1908_11_0.00108_725_37.3.blif
time = 63616787 us
--------------- round 12 ---------------
seed = 2531465778
maxLevel = 4
n180 is replaced by n265 with estimated error 0.00108
error = 0.00108
area = 722
delay = 37.3
#gates = 275
output circuit appNtk/c1908_12_0.00108_722_37.3.blif
time = 69241458 us
--------------- round 13 ---------------
seed = 2531465778
maxLevel = 4
n278 is replaced by zero with estimated error 0.00217
error = 0.00217
area = 715
delay = 37.3
#gates = 272
output circuit appNtk/c1908_13_0.00217_715_37.3.blif
time = 74389275 us
--------------- round 14 ---------------
seed = 2531465778
maxLevel = 4
n280 is replaced by n238 with estimated error 0.00219
error = 0.00219
area = 712
delay = 37.3
#gates = 271
output circuit appNtk/c1908_14_0.00219_712_37.3.blif
time = 79776250 us
--------------- round 15 ---------------
seed = 2531465778
maxLevel = 4
n198 is replaced by n77 with estimated error 0.00286
error = 0.00286
area = 710
delay = 37.3
#gates = 270
output circuit appNtk/c1908_15_0.00286_710_37.3.blif
time = 85290130 us
--------------- round 16 ---------------
seed = 2531465778
maxLevel = 4
n63 is replaced by G227 with inverter with estimated error 0.12722
error = 0.12722
area = 709
delay = 37.3
#gates = 270
output circuit appNtk/c1908_16_0.12722_709_37.3.blif
time = 90717082 us
--------------- round 17 ---------------
seed = 2531465778
maxLevel = 4
exceed error bound
