\doxysection{/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/stm32g474xx.h File Reference}
\label{stm32g474xx_8h}\index{/home/yule/Documents/ENSEA/Ensea\_2022-\/2023/Actionneur\_et\_automatique/TP\_actionneur/TP\_actionneur/Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h@{/home/yule/Documents/ENSEA/Ensea\_2022-\/2023/Actionneur\_et\_automatique/TP\_actionneur/TP\_actionneur/Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h}}


CMSIS STM32\+G474xx Device Peripheral Access Layer Header File.  


{\ttfamily \#include \char`\"{}core\+\_\+cm4.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}system\+\_\+stm32g4xx.\+h\char`\"{}}\newline
{\ttfamily \#include $<$stdint.\+h$>$}\newline
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ ADC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter. \end{DoxyCompactList}\item 
struct \textbf{ ADC\+\_\+\+Common\+\_\+\+Type\+Def}
\item 
struct \textbf{ FDCAN\+\_\+\+Global\+Type\+Def}
\begin{DoxyCompactList}\small\item\em FD Controller Area Network. \end{DoxyCompactList}\item 
struct \textbf{ FDCAN\+\_\+\+Config\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em FD Controller Area Network Configuration. \end{DoxyCompactList}\item 
struct \textbf{ COMP\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Comparator. \end{DoxyCompactList}\item 
struct \textbf{ CRC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em CRC calculation unit. \end{DoxyCompactList}\item 
struct \textbf{ CRS\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Clock Recovery System. \end{DoxyCompactList}\item 
struct \textbf{ DAC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Digital to Analog Converter. \end{DoxyCompactList}\item 
struct \textbf{ DBGMCU\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Debug MCU. \end{DoxyCompactList}\item 
struct \textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em DMA Controller. \end{DoxyCompactList}\item 
struct \textbf{ DMA\+\_\+\+Type\+Def}
\item 
struct \textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em DMA Multiplexer. \end{DoxyCompactList}\item 
struct \textbf{ DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def}
\item 
struct \textbf{ DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}
\item 
struct \textbf{ DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def}
\item 
struct \textbf{ EXTI\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \textbf{ FLASH\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em FLASH Registers. \end{DoxyCompactList}\item 
struct \textbf{ FMAC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em FMAC. \end{DoxyCompactList}\item 
struct \textbf{ FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller. \end{DoxyCompactList}\item 
struct \textbf{ FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank1E. \end{DoxyCompactList}\item 
struct \textbf{ FMC\+\_\+\+Bank3\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank3. \end{DoxyCompactList}\item 
struct \textbf{ GPIO\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \textbf{ I2\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \textbf{ IWDG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Independent WATCHDOG. \end{DoxyCompactList}\item 
struct \textbf{ LPTIM\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em LPTIMER. \end{DoxyCompactList}\item 
struct \textbf{ OPAMP\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Operational Amplifier (OPAMP) \end{DoxyCompactList}\item 
struct \textbf{ PWR\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \textbf{ QUADSPI\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em QUAD Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \textbf{ RCC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \textbf{ RTC\+\_\+\+Type\+Def}
\item 
struct \textbf{ TAMP\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Tamper and backup registers. \end{DoxyCompactList}\item 
struct \textbf{ SAI\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Serial Audio Interface. \end{DoxyCompactList}\item 
struct \textbf{ SAI\+\_\+\+Block\+\_\+\+Type\+Def}
\item 
struct \textbf{ SPI\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \textbf{ SYSCFG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \textbf{ TIM\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em TIM. \end{DoxyCompactList}\item 
struct \textbf{ USART\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \textbf{ USB\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Universal Serial Bus Full Speed Device. \end{DoxyCompactList}\item 
struct \textbf{ VREFBUF\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em VREFBUF. \end{DoxyCompactList}\item 
struct \textbf{ WWDG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Window WATCHDOG. \end{DoxyCompactList}\item 
struct \textbf{ RNG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em RNG. \end{DoxyCompactList}\item 
struct \textbf{ CORDIC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em CORDIC. \end{DoxyCompactList}\item 
struct \textbf{ UCPD\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em UCPD. \end{DoxyCompactList}\item 
struct \textbf{ HRTIM\+\_\+\+Master\+\_\+\+Type\+Def}
\item 
struct \textbf{ HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def}
\item 
struct \textbf{ HRTIM\+\_\+\+Common\+\_\+\+Type\+Def}
\item 
struct \textbf{ HRTIM\+\_\+\+Type\+Def}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+CM4\+\_\+\+REV}~0x0001U
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}~1U
\item 
\#define \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}~4U
\item 
\#define \textbf{ \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}~0U
\item 
\#define \textbf{ \+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}~1U
\item 
\#define \textbf{ RTC\+\_\+\+TAMP\+\_\+\+INT\+\_\+6\+\_\+\+SUPPORT}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
\#define \textbf{ RTC\+\_\+\+TAMP\+\_\+\+INT\+\_\+\+NB}~4u
\item 
\#define \textbf{ RTC\+\_\+\+TAMP\+\_\+\+NB}~3u
\item 
\#define \textbf{ RTC\+\_\+\+BACKUP\+\_\+\+NB}~32u
\item 
\#define \textbf{ c7amba\+\_\+hrtim1\+\_\+v2\+\_\+0}
\begin{DoxyCompactList}\small\item\em High resolution Timer (HRTIM) \end{DoxyCompactList}\item 
\#define \textbf{ FLASH\+\_\+\+BASE}~(0x08000000\+UL)
\item 
\#define \textbf{ SRAM1\+\_\+\+BASE}~(0x20000000\+UL)
\item 
\#define \textbf{ SRAM2\+\_\+\+BASE}~(0x20014000\+UL)
\item 
\#define \textbf{ CCMSRAM\+\_\+\+BASE}~(0x10000000\+UL)
\item 
\#define \textbf{ PERIPH\+\_\+\+BASE}~(0x40000000\+UL)
\item 
\#define \textbf{ FMC\+\_\+\+BASE}~(0x60000000\+UL)
\item 
\#define \textbf{ QSPI\+\_\+\+BASE}~(0x90000000\+UL)
\item 
\#define \textbf{ FMC\+\_\+\+R\+\_\+\+BASE}~(0x\+A0000000\+UL)
\item 
\#define \textbf{ QSPI\+\_\+\+R\+\_\+\+BASE}~(0x\+A0001000\+UL)
\item 
\#define \textbf{ SRAM1\+\_\+\+BB\+\_\+\+BASE}~(0x22000000\+UL)
\item 
\#define \textbf{ SRAM2\+\_\+\+BB\+\_\+\+BASE}~(0x22280000\+UL)
\item 
\#define \textbf{ CCMSRAM\+\_\+\+BB\+\_\+\+BASE}~(0x22300000\+UL)
\item 
\#define \textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE}~(0x42000000\+UL)
\item 
\#define \textbf{ SRAM\+\_\+\+BASE}~\textbf{ SRAM1\+\_\+\+BASE}
\item 
\#define \textbf{ SRAM\+\_\+\+BB\+\_\+\+BASE}~\textbf{ SRAM1\+\_\+\+BB\+\_\+\+BASE}
\item 
\#define \textbf{ SRAM1\+\_\+\+SIZE\+\_\+\+MAX}~(0x00014000\+UL)
\item 
\#define \textbf{ SRAM2\+\_\+\+SIZE}~(0x00004000\+UL)
\item 
\#define \textbf{ CCMSRAM\+\_\+\+SIZE}~(0x00008000\+UL)
\item 
\#define \textbf{ APB1\+PERIPH\+\_\+\+BASE}~\textbf{ PERIPH\+\_\+\+BASE}
\item 
\#define \textbf{ APB2\+PERIPH\+\_\+\+BASE}~(\textbf{ PERIPH\+\_\+\+BASE} + 0x00010000\+UL)
\item 
\#define \textbf{ AHB1\+PERIPH\+\_\+\+BASE}~(\textbf{ PERIPH\+\_\+\+BASE} + 0x00020000\+UL)
\item 
\#define \textbf{ AHB2\+PERIPH\+\_\+\+BASE}~(\textbf{ PERIPH\+\_\+\+BASE} + 0x08000000\+UL)
\item 
\#define \textbf{ FMC\+\_\+\+BANK1}~\textbf{ FMC\+\_\+\+BASE}
\item 
\#define \textbf{ FMC\+\_\+\+BANK1\+\_\+1}~FMC\+\_\+\+BANK1
\item 
\#define \textbf{ FMC\+\_\+\+BANK1\+\_\+2}~(FMC\+\_\+\+BANK1 + 0x04000000\+UL)
\item 
\#define \textbf{ FMC\+\_\+\+BANK1\+\_\+3}~(FMC\+\_\+\+BANK1 + 0x08000000\+UL)
\item 
\#define \textbf{ FMC\+\_\+\+BANK1\+\_\+4}~(FMC\+\_\+\+BANK1 + 0x0\+C000000\+UL)
\item 
\#define \textbf{ FMC\+\_\+\+BANK3}~(\textbf{ FMC\+\_\+\+BASE}  + 0x20000000\+UL)
\item 
\#define \textbf{ TIM2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\#define \textbf{ TIM3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define \textbf{ TIM4\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0800\+UL)
\item 
\#define \textbf{ TIM5\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0\+C00\+UL)
\item 
\#define \textbf{ TIM6\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x1000\+UL)
\item 
\#define \textbf{ TIM7\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x1400\+UL)
\item 
\#define \textbf{ CRS\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2000\+UL)
\item 
\#define \textbf{ TAMP\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2400\+UL)
\item 
\#define \textbf{ RTC\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2800\+UL)
\item 
\#define \textbf{ WWDG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2\+C00\+UL)
\item 
\#define \textbf{ IWDG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\#define \textbf{ SPI2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3800\+UL)
\item 
\#define \textbf{ SPI3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3\+C00\+UL)
\item 
\#define \textbf{ USART2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4400\+UL)
\item 
\#define \textbf{ USART3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4800\+UL)
\item 
\#define \textbf{ UART4\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4\+C00\+UL)
\item 
\#define \textbf{ UART5\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5000\+UL)
\item 
\#define \textbf{ I2\+C1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5400\+UL)
\item 
\#define \textbf{ I2\+C2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5800\+UL)
\item 
\#define \textbf{ USB\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5\+C00\+UL)
\item 
\#define \textbf{ USB\+\_\+\+PMAADDR}~(APB1\+PERIPH\+\_\+\+BASE + 0x6000\+UL)
\item 
\#define \textbf{ FDCAN1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x6400\+UL)
\item 
\#define \textbf{ FDCAN\+\_\+\+CONFIG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x6500\+UL)
\item 
\#define \textbf{ FDCAN2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x6800\+UL)
\item 
\#define \textbf{ FDCAN3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x6\+C00\+UL)
\item 
\#define \textbf{ PWR\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x7000\+UL)
\item 
\#define \textbf{ I2\+C3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x7800\+UL)
\item 
\#define \textbf{ LPTIM1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x7\+C00\+UL)
\item 
\#define \textbf{ LPUART1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x8000\+UL)
\item 
\#define \textbf{ I2\+C4\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x8400\+UL)
\item 
\#define \textbf{ UCPD1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x\+A000\+UL)
\item 
\#define \textbf{ SRAMCAN\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x\+A400\+UL)
\item 
\#define \textbf{ SYSCFG\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\#define \textbf{ VREFBUF\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0030\+UL)
\item 
\#define \textbf{ COMP1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0200\+UL)
\item 
\#define \textbf{ COMP2\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0204\+UL)
\item 
\#define \textbf{ COMP3\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0208\+UL)
\item 
\#define \textbf{ COMP4\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x020\+CUL)
\item 
\#define \textbf{ COMP5\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0210\+UL)
\item 
\#define \textbf{ COMP6\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0214\+UL)
\item 
\#define \textbf{ COMP7\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0218\+UL)
\item 
\#define \textbf{ OPAMP\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0300\+UL)
\item 
\#define \textbf{ OPAMP1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0300\+UL)
\item 
\#define \textbf{ OPAMP2\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0304\+UL)
\item 
\#define \textbf{ OPAMP3\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0308\+UL)
\item 
\#define \textbf{ OPAMP4\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x030\+CUL)
\item 
\#define \textbf{ OPAMP5\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0310\+UL)
\item 
\#define \textbf{ OPAMP6\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0314\+UL)
\item 
\#define \textbf{ EXTI\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define \textbf{ TIM1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x2\+C00\+UL)
\item 
\#define \textbf{ SPI1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\#define \textbf{ TIM8\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3400\+UL)
\item 
\#define \textbf{ USART1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3800\+UL)
\item 
\#define \textbf{ SPI4\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3\+C00\+UL)
\item 
\#define \textbf{ TIM15\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x4000\+UL)
\item 
\#define \textbf{ TIM16\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x4400\+UL)
\item 
\#define \textbf{ TIM17\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x4800\+UL)
\item 
\#define \textbf{ TIM20\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x5000\+UL)
\item 
\#define \textbf{ SAI1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x5400\+UL)
\item 
\#define \textbf{ SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}~(SAI1\+\_\+\+BASE + 0x0004\+UL)
\item 
\#define \textbf{ SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}~(SAI1\+\_\+\+BASE + 0x0024\+UL)
\item 
\#define \textbf{ HRTIM1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x6800\+UL)
\item 
\#define \textbf{ HRTIM1\+\_\+\+TIMA\+\_\+\+BASE}~(HRTIM1\+\_\+\+BASE + 0x0080\+UL)
\item 
\#define \textbf{ HRTIM1\+\_\+\+TIMB\+\_\+\+BASE}~(HRTIM1\+\_\+\+BASE + 0x0100\+UL)
\item 
\#define \textbf{ HRTIM1\+\_\+\+TIMC\+\_\+\+BASE}~(HRTIM1\+\_\+\+BASE + 0x0180\+UL)
\item 
\#define \textbf{ HRTIM1\+\_\+\+TIMD\+\_\+\+BASE}~(HRTIM1\+\_\+\+BASE + 0x0200\+UL)
\item 
\#define \textbf{ HRTIM1\+\_\+\+TIME\+\_\+\+BASE}~(HRTIM1\+\_\+\+BASE + 0x0280\+UL)
\item 
\#define \textbf{ HRTIM1\+\_\+\+TIMF\+\_\+\+BASE}~(HRTIM1\+\_\+\+BASE + 0x0300\+UL)
\item 
\#define \textbf{ HRTIM1\+\_\+\+COMMON\+\_\+\+BASE}~(HRTIM1\+\_\+\+BASE + 0x0380\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE)
\item 
\#define \textbf{ DMA2\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0800\+UL)
\item 
\#define \textbf{ CORDIC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0\+C00\+UL)
\item 
\#define \textbf{ RCC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x1000\+UL)
\item 
\#define \textbf{ FMAC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x1400\+UL)
\item 
\#define \textbf{ FLASH\+\_\+\+R\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x2000\+UL)
\item 
\#define \textbf{ CRC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel1\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0008\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel2\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x001\+CUL)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel3\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0030\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel4\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0044\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel5\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0058\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel6\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x006\+CUL)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel7\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0080\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel8\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0094\+UL)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel1\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0008\+UL)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel2\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x001\+CUL)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel3\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0030\+UL)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel4\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0044\+UL)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel5\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0058\+UL)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel6\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x006\+CUL)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel7\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0080\+UL)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel8\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0094\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel0\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel1\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0004\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel2\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0008\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel3\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x000\+CUL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel4\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0010\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel5\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0014\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel6\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0018\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel7\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x001\+CUL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel8\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0020\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel9\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0024\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel10\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0028\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel11\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x002\+CUL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel12\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0030\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel13\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0034\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel14\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0038\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel15\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x003\+CUL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator0\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0100\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator1\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0104\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator2\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0108\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator3\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x010\+CUL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel\+Status\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0080\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0140\+UL)
\item 
\#define \textbf{ GPIOA\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\#define \textbf{ GPIOB\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define \textbf{ GPIOC\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x0800\+UL)
\item 
\#define \textbf{ GPIOD\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x0\+C00\+UL)
\item 
\#define \textbf{ GPIOE\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x1000\+UL)
\item 
\#define \textbf{ GPIOF\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x1400\+UL)
\item 
\#define \textbf{ GPIOG\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x1800\+UL)
\item 
\#define \textbf{ ADC1\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000000\+UL)
\item 
\#define \textbf{ ADC2\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000100\+UL)
\item 
\#define \textbf{ ADC12\+\_\+\+COMMON\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000300\+UL)
\item 
\#define \textbf{ ADC3\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000400\+UL)
\item 
\#define \textbf{ ADC4\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000500\+UL)
\item 
\#define \textbf{ ADC5\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000600\+UL)
\item 
\#define \textbf{ ADC345\+\_\+\+COMMON\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000700\+UL)
\item 
\#define \textbf{ DAC\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000800\+UL)
\item 
\#define \textbf{ DAC1\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000800\+UL)
\item 
\#define \textbf{ DAC2\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000\+C00\+UL)
\item 
\#define \textbf{ DAC3\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08001000\+UL)
\item 
\#define \textbf{ DAC4\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08001400\+UL)
\item 
\#define \textbf{ FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}~(\textbf{ FMC\+\_\+\+R\+\_\+\+BASE} + 0x0000\+UL)
\item 
\#define \textbf{ FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}~(\textbf{ FMC\+\_\+\+R\+\_\+\+BASE} + 0x0104\+UL)
\item 
\#define \textbf{ FMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE}~(\textbf{ FMC\+\_\+\+R\+\_\+\+BASE} + 0x0080\+UL)
\item 
\#define \textbf{ RNG\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08060800\+UL)
\item 
\#define \textbf{ DBGMCU\+\_\+\+BASE}~(0x\+E0042000\+UL)
\item 
\#define \textbf{ PACKAGE\+\_\+\+BASE}~(0x1\+FFF7500\+UL)
\item 
\#define \textbf{ UID\+\_\+\+BASE}~(0x1\+FFF7590\+UL)
\item 
\#define \textbf{ FLASHSIZE\+\_\+\+BASE}~(0x1\+FFF75\+E0\+UL)
\item 
\#define \textbf{ TIM2}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM2\+\_\+\+BASE)
\item 
\#define \textbf{ TIM3}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM3\+\_\+\+BASE)
\item 
\#define \textbf{ TIM4}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM4\+\_\+\+BASE)
\item 
\#define \textbf{ TIM5}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM5\+\_\+\+BASE)
\item 
\#define \textbf{ TIM6}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM6\+\_\+\+BASE)
\item 
\#define \textbf{ TIM7}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM7\+\_\+\+BASE)
\item 
\#define \textbf{ CRS}~((\textbf{ CRS\+\_\+\+Type\+Def} $\ast$) CRS\+\_\+\+BASE)
\item 
\#define \textbf{ TAMP}~((\textbf{ TAMP\+\_\+\+Type\+Def} $\ast$) TAMP\+\_\+\+BASE)
\item 
\#define \textbf{ RTC}~((\textbf{ RTC\+\_\+\+Type\+Def} $\ast$) RTC\+\_\+\+BASE)
\item 
\#define \textbf{ WWDG}~((\textbf{ WWDG\+\_\+\+Type\+Def} $\ast$) WWDG\+\_\+\+BASE)
\item 
\#define \textbf{ IWDG}~((\textbf{ IWDG\+\_\+\+Type\+Def} $\ast$) IWDG\+\_\+\+BASE)
\item 
\#define \textbf{ SPI2}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) SPI2\+\_\+\+BASE)
\item 
\#define \textbf{ SPI3}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) SPI3\+\_\+\+BASE)
\item 
\#define \textbf{ USART2}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) USART2\+\_\+\+BASE)
\item 
\#define \textbf{ USART3}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) USART3\+\_\+\+BASE)
\item 
\#define \textbf{ UART4}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) UART4\+\_\+\+BASE)
\item 
\#define \textbf{ UART5}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) UART5\+\_\+\+BASE)
\item 
\#define \textbf{ I2\+C1}~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) I2\+C1\+\_\+\+BASE)
\item 
\#define \textbf{ I2\+C2}~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) I2\+C2\+\_\+\+BASE)
\item 
\#define \textbf{ USB}~((\textbf{ USB\+\_\+\+Type\+Def} $\ast$) \textbf{ USB\+\_\+\+BASE})
\item 
\#define \textbf{ FDCAN1}~((\textbf{ FDCAN\+\_\+\+Global\+Type\+Def} $\ast$) FDCAN1\+\_\+\+BASE)
\item 
\#define \textbf{ FDCAN\+\_\+\+CONFIG}~((\textbf{ FDCAN\+\_\+\+Config\+\_\+\+Type\+Def} $\ast$) \textbf{ FDCAN\+\_\+\+CONFIG\+\_\+\+BASE})
\item 
\#define \textbf{ FDCAN2}~((\textbf{ FDCAN\+\_\+\+Global\+Type\+Def} $\ast$) FDCAN2\+\_\+\+BASE)
\item 
\#define \textbf{ FDCAN3}~((\textbf{ FDCAN\+\_\+\+Global\+Type\+Def} $\ast$) FDCAN3\+\_\+\+BASE)
\item 
\#define \textbf{ PWR}~((\textbf{ PWR\+\_\+\+Type\+Def} $\ast$) PWR\+\_\+\+BASE)
\item 
\#define \textbf{ I2\+C3}~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) I2\+C3\+\_\+\+BASE)
\item 
\#define \textbf{ LPTIM1}~((\textbf{ LPTIM\+\_\+\+Type\+Def} $\ast$) LPTIM1\+\_\+\+BASE)
\item 
\#define \textbf{ LPUART1}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) LPUART1\+\_\+\+BASE)
\item 
\#define \textbf{ I2\+C4}~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) I2\+C4\+\_\+\+BASE)
\item 
\#define \textbf{ UCPD1}~((\textbf{ UCPD\+\_\+\+Type\+Def} $\ast$) UCPD1\+\_\+\+BASE)
\item 
\#define \textbf{ SYSCFG}~((\textbf{ SYSCFG\+\_\+\+Type\+Def} $\ast$) SYSCFG\+\_\+\+BASE)
\item 
\#define \textbf{ VREFBUF}~((\textbf{ VREFBUF\+\_\+\+Type\+Def} $\ast$) VREFBUF\+\_\+\+BASE)
\item 
\#define \textbf{ COMP1}~((\textbf{ COMP\+\_\+\+Type\+Def} $\ast$) COMP1\+\_\+\+BASE)
\item 
\#define \textbf{ COMP2}~((\textbf{ COMP\+\_\+\+Type\+Def} $\ast$) COMP2\+\_\+\+BASE)
\item 
\#define \textbf{ COMP3}~((\textbf{ COMP\+\_\+\+Type\+Def} $\ast$) COMP3\+\_\+\+BASE)
\item 
\#define \textbf{ COMP4}~((\textbf{ COMP\+\_\+\+Type\+Def} $\ast$) COMP4\+\_\+\+BASE)
\item 
\#define \textbf{ COMP5}~((\textbf{ COMP\+\_\+\+Type\+Def} $\ast$) COMP5\+\_\+\+BASE)
\item 
\#define \textbf{ COMP6}~((\textbf{ COMP\+\_\+\+Type\+Def} $\ast$) COMP6\+\_\+\+BASE)
\item 
\#define \textbf{ COMP7}~((\textbf{ COMP\+\_\+\+Type\+Def} $\ast$) COMP7\+\_\+\+BASE)
\item 
\#define \textbf{ OPAMP}~((\textbf{ OPAMP\+\_\+\+Type\+Def} $\ast$) OPAMP\+\_\+\+BASE)
\item 
\#define \textbf{ OPAMP1}~((\textbf{ OPAMP\+\_\+\+Type\+Def} $\ast$) OPAMP1\+\_\+\+BASE)
\item 
\#define \textbf{ OPAMP2}~((\textbf{ OPAMP\+\_\+\+Type\+Def} $\ast$) OPAMP2\+\_\+\+BASE)
\item 
\#define \textbf{ OPAMP3}~((\textbf{ OPAMP\+\_\+\+Type\+Def} $\ast$) OPAMP3\+\_\+\+BASE)
\item 
\#define \textbf{ OPAMP4}~((\textbf{ OPAMP\+\_\+\+Type\+Def} $\ast$) OPAMP4\+\_\+\+BASE)
\item 
\#define \textbf{ OPAMP5}~((\textbf{ OPAMP\+\_\+\+Type\+Def} $\ast$) OPAMP5\+\_\+\+BASE)
\item 
\#define \textbf{ OPAMP6}~((\textbf{ OPAMP\+\_\+\+Type\+Def} $\ast$) OPAMP6\+\_\+\+BASE)
\item 
\#define \textbf{ EXTI}~((\textbf{ EXTI\+\_\+\+Type\+Def} $\ast$) EXTI\+\_\+\+BASE)
\item 
\#define \textbf{ TIM1}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM1\+\_\+\+BASE)
\item 
\#define \textbf{ SPI1}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) SPI1\+\_\+\+BASE)
\item 
\#define \textbf{ TIM8}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM8\+\_\+\+BASE)
\item 
\#define \textbf{ USART1}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) USART1\+\_\+\+BASE)
\item 
\#define \textbf{ SPI4}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) SPI4\+\_\+\+BASE)
\item 
\#define \textbf{ TIM15}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM15\+\_\+\+BASE)
\item 
\#define \textbf{ TIM16}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM16\+\_\+\+BASE)
\item 
\#define \textbf{ TIM17}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM17\+\_\+\+BASE)
\item 
\#define \textbf{ TIM20}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) TIM20\+\_\+\+BASE)
\item 
\#define \textbf{ SAI1}~((\textbf{ SAI\+\_\+\+Type\+Def} $\ast$) SAI1\+\_\+\+BASE)
\item 
\#define \textbf{ SAI1\+\_\+\+Block\+\_\+A}~((\textbf{ SAI\+\_\+\+Block\+\_\+\+Type\+Def} $\ast$)SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE)
\item 
\#define \textbf{ SAI1\+\_\+\+Block\+\_\+B}~((\textbf{ SAI\+\_\+\+Block\+\_\+\+Type\+Def} $\ast$)SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE)
\item 
\#define \textbf{ HRTIM1}~((\textbf{ HRTIM\+\_\+\+Type\+Def} $\ast$) HRTIM1\+\_\+\+BASE)
\item 
\#define \textbf{ HRTIM1\+\_\+\+TIMA}~((\textbf{ HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def} $\ast$) HRTIM1\+\_\+\+TIMA\+\_\+\+BASE)
\item 
\#define \textbf{ HRTIM1\+\_\+\+TIMB}~((\textbf{ HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def} $\ast$) HRTIM1\+\_\+\+TIMB\+\_\+\+BASE)
\item 
\#define \textbf{ HRTIM1\+\_\+\+TIMC}~((\textbf{ HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def} $\ast$) HRTIM1\+\_\+\+TIMC\+\_\+\+BASE)
\item 
\#define \textbf{ HRTIM1\+\_\+\+TIMD}~((\textbf{ HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def} $\ast$) HRTIM1\+\_\+\+TIMD\+\_\+\+BASE)
\item 
\#define \textbf{ HRTIM1\+\_\+\+TIME}~((\textbf{ HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def} $\ast$) HRTIM1\+\_\+\+TIME\+\_\+\+BASE)
\item 
\#define \textbf{ HRTIM1\+\_\+\+TIMF}~((\textbf{ HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def} $\ast$) HRTIM1\+\_\+\+TIMF\+\_\+\+BASE)
\item 
\#define \textbf{ HRTIM1\+\_\+\+COMMON}~((\textbf{ HRTIM\+\_\+\+Common\+\_\+\+Type\+Def} $\ast$) \textbf{ HRTIM1\+\_\+\+COMMON\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1}~((\textbf{ DMA\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+BASE)
\item 
\#define \textbf{ DMA2}~((\textbf{ DMA\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+BASE)
\item 
\#define \textbf{ CORDIC}~((\textbf{ CORDIC\+\_\+\+Type\+Def} $\ast$) CORDIC\+\_\+\+BASE)
\item 
\#define \textbf{ RCC}~((\textbf{ RCC\+\_\+\+Type\+Def} $\ast$) RCC\+\_\+\+BASE)
\item 
\#define \textbf{ FMAC}~((\textbf{ FMAC\+\_\+\+Type\+Def} $\ast$) FMAC\+\_\+\+BASE)
\item 
\#define \textbf{ FLASH}~((\textbf{ FLASH\+\_\+\+Type\+Def} $\ast$) FLASH\+\_\+\+R\+\_\+\+BASE)
\item 
\#define \textbf{ CRC}~((\textbf{ CRC\+\_\+\+Type\+Def} $\ast$) CRC\+\_\+\+BASE)
\item 
\#define \textbf{ GPIOA}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) GPIOA\+\_\+\+BASE)
\item 
\#define \textbf{ GPIOB}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) GPIOB\+\_\+\+BASE)
\item 
\#define \textbf{ GPIOC}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) GPIOC\+\_\+\+BASE)
\item 
\#define \textbf{ GPIOD}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) GPIOD\+\_\+\+BASE)
\item 
\#define \textbf{ GPIOE}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) GPIOE\+\_\+\+BASE)
\item 
\#define \textbf{ GPIOF}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) GPIOF\+\_\+\+BASE)
\item 
\#define \textbf{ GPIOG}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) GPIOG\+\_\+\+BASE)
\item 
\#define \textbf{ ADC1}~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) ADC1\+\_\+\+BASE)
\item 
\#define \textbf{ ADC2}~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) ADC2\+\_\+\+BASE)
\item 
\#define \textbf{ ADC12\+\_\+\+COMMON}~((\textbf{ ADC\+\_\+\+Common\+\_\+\+Type\+Def} $\ast$) ADC12\+\_\+\+COMMON\+\_\+\+BASE)
\item 
\#define \textbf{ ADC3}~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) ADC3\+\_\+\+BASE)
\item 
\#define \textbf{ ADC4}~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) ADC4\+\_\+\+BASE)
\item 
\#define \textbf{ ADC5}~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) ADC5\+\_\+\+BASE)
\item 
\#define \textbf{ ADC345\+\_\+\+COMMON}~((\textbf{ ADC\+\_\+\+Common\+\_\+\+Type\+Def} $\ast$) ADC345\+\_\+\+COMMON\+\_\+\+BASE)
\item 
\#define \textbf{ DAC}~((\textbf{ DAC\+\_\+\+Type\+Def} $\ast$) DAC\+\_\+\+BASE)
\item 
\#define \textbf{ DAC1}~((\textbf{ DAC\+\_\+\+Type\+Def} $\ast$) DAC1\+\_\+\+BASE)
\item 
\#define \textbf{ DAC2}~((\textbf{ DAC\+\_\+\+Type\+Def} $\ast$) DAC2\+\_\+\+BASE)
\item 
\#define \textbf{ DAC3}~((\textbf{ DAC\+\_\+\+Type\+Def} $\ast$) DAC3\+\_\+\+BASE)
\item 
\#define \textbf{ DAC4}~((\textbf{ DAC\+\_\+\+Type\+Def} $\ast$) \textbf{ DAC4\+\_\+\+BASE})
\item 
\#define \textbf{ RNG}~((\textbf{ RNG\+\_\+\+Type\+Def} $\ast$) RNG\+\_\+\+BASE)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel1}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+Channel1\+\_\+\+BASE)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel2}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+Channel2\+\_\+\+BASE)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel3}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+Channel3\+\_\+\+BASE)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel4}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+Channel4\+\_\+\+BASE)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel5}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+Channel5\+\_\+\+BASE)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel6}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+Channel6\+\_\+\+BASE)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel7}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+Channel7\+\_\+\+BASE)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel8}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA1\+\_\+\+Channel8\+\_\+\+BASE)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel1}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+Channel1\+\_\+\+BASE)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel2}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+Channel2\+\_\+\+BASE)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel3}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+Channel3\+\_\+\+BASE)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel4}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+Channel4\+\_\+\+BASE)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel5}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+Channel5\+\_\+\+BASE)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel6}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+Channel6\+\_\+\+BASE)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel7}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+Channel7\+\_\+\+BASE)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel8}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMA2\+\_\+\+Channel8\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel0}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel0\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel1}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel1\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel2}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel2\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel3}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel3\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel4}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel4\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel5}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel5\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel6}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel6\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel7}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel7\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel8}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel8\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel9}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel9\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel10}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel10\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel11}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel11\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel12}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel12\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel13}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel13\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel14}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel14\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel15}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel15\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator0}~((\textbf{ DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Request\+Generator0\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator1}~((\textbf{ DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Request\+Generator1\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator2}~((\textbf{ DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Request\+Generator2\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator3}~((\textbf{ DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Request\+Generator3\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel\+Status}~((\textbf{ DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def} $\ast$) DMAMUX1\+\_\+\+Channel\+Status\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Gen\+Status}~((\textbf{ DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def} $\ast$) \textbf{ DMAMUX1\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE})
\item 
\#define \textbf{ FMC\+\_\+\+Bank1\+\_\+R}~((\textbf{ FMC\+\_\+\+Bank1\+\_\+\+Type\+Def} $\ast$) FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE)
\item 
\#define \textbf{ FMC\+\_\+\+Bank1\+E\+\_\+R}~((\textbf{ FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def} $\ast$) FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE)
\item 
\#define \textbf{ FMC\+\_\+\+Bank3\+\_\+R}~((\textbf{ FMC\+\_\+\+Bank3\+\_\+\+Type\+Def} $\ast$) FMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE)
\item 
\#define \textbf{ QUADSPI}~((\textbf{ QUADSPI\+\_\+\+Type\+Def} $\ast$) \textbf{ QSPI\+\_\+\+R\+\_\+\+BASE})
\item 
\#define \textbf{ DBGMCU}~((\textbf{ DBGMCU\+\_\+\+Type\+Def} $\ast$) DBGMCU\+\_\+\+BASE)
\item 
\#define \textbf{ LSI\+\_\+\+STARTUP\+\_\+\+TIME}~130U
\item 
\#define \textbf{ ADC\+\_\+\+MULTIMODE\+\_\+\+SUPPORT}
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+ADRDY}~\textbf{ ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+EOSMP}~\textbf{ ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+EOC}~\textbf{ ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+EOS}~\textbf{ ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+OVR}~\textbf{ ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+JEOC\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+JEOC\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+JEOC\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+JEOC}~\textbf{ ADC\+\_\+\+ISR\+\_\+\+JEOC\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+JEOS\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+JEOS\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+JEOS\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+JEOS}~\textbf{ ADC\+\_\+\+ISR\+\_\+\+JEOS\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD1}~\textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD2}~\textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD3}~\textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+JQOVF\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+JQOVF\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+JQOVF\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+JQOVF}~\textbf{ ADC\+\_\+\+ISR\+\_\+\+JQOVF\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+ADRDYIE}~\textbf{ ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+EOSMPIE}~\textbf{ ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+EOCIE}~\textbf{ ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+EOSIE}~\textbf{ ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+OVRIE}~\textbf{ ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+JEOCIE\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+JEOCIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+JEOCIE\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+JEOCIE}~\textbf{ ADC\+\_\+\+IER\+\_\+\+JEOCIE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+JEOSIE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+JEOSIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+JEOSIE\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+JEOSIE}~\textbf{ ADC\+\_\+\+IER\+\_\+\+JEOSIE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+AWD1\+IE}~\textbf{ ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+AWD2\+IE}~\textbf{ ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+AWD3\+IE}~\textbf{ ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+JQOVFIE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+JQOVFIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+JQOVFIE\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+JQOVFIE}~\textbf{ ADC\+\_\+\+IER\+\_\+\+JQOVFIE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADEN}~\textbf{ ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADDIS}~\textbf{ ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADSTART}~\textbf{ ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+JADSTART\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+JADSTART\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+JADSTART\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+JADSTART}~\textbf{ ADC\+\_\+\+CR\+\_\+\+JADSTART\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADSTP}~\textbf{ ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+JADSTP\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+JADSTP\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+JADSTP\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+JADSTP}~\textbf{ ADC\+\_\+\+CR\+\_\+\+JADSTP\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADVREGEN}~\textbf{ ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+DEEPPWD\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+DEEPPWD\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+DEEPPWD\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+DEEPPWD}~\textbf{ ADC\+\_\+\+CR\+\_\+\+DEEPPWD\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADCALDIF\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADCALDIF\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADCALDIF\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADCALDIF}~\textbf{ ADC\+\_\+\+CR\+\_\+\+ADCALDIF\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADCAL}~\textbf{ ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+DMAEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+DMAEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DMAEN\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+DMAEN}~\textbf{ ADC\+\_\+\+CFGR\+\_\+\+DMAEN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+DMACFG\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+DMACFG\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DMACFG\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+DMACFG}~\textbf{ ADC\+\_\+\+CFGR\+\_\+\+DMACFG\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Msk}~(0x3\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+RES}~\textbf{ ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL}~\textbf{ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+3}~(0x8\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+\+Msk}~(0x3\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+EXTEN}~\textbf{ ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+OVRMOD\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+OVRMOD\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+OVRMOD\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+OVRMOD}~\textbf{ ADC\+\_\+\+CFGR\+\_\+\+OVRMOD\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+CONT\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+CONT\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+CONT\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+CONT}~\textbf{ ADC\+\_\+\+CFGR\+\_\+\+CONT\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+AUTDLY\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+AUTDLY\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AUTDLY\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+AUTDLY}~\textbf{ ADC\+\_\+\+CFGR\+\_\+\+AUTDLY\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+ALIGN\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+ALIGN\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+ALIGN\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+ALIGN}~\textbf{ ADC\+\_\+\+CFGR\+\_\+\+ALIGN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+DISCEN\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+DISCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DISCEN\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+DISCEN}~\textbf{ ADC\+\_\+\+CFGR\+\_\+\+DISCEN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Msk}~(0x7\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+DISCNUM}~\textbf{ ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+JDISCEN\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+JDISCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+JDISCEN\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+JDISCEN}~\textbf{ ADC\+\_\+\+CFGR\+\_\+\+JDISCEN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+JQM\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+JQM\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+JQM\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+JQM}~\textbf{ ADC\+\_\+\+CFGR\+\_\+\+JQM\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+SGL\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+SGL\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+SGL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+SGL}~\textbf{ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+SGL\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+EN\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+EN}~\textbf{ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+JAWD1\+EN\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+JAWD1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+JAWD1\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+JAWD1\+EN}~\textbf{ ADC\+\_\+\+CFGR\+\_\+\+JAWD1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+JAUTO\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+JAUTO\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+JAUTO\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+JAUTO}~\textbf{ ADC\+\_\+\+CFGR\+\_\+\+JAUTO\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH}~\textbf{ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+JQDIS\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+JQDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+JQDIS\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR\+\_\+\+JQDIS}~\textbf{ ADC\+\_\+\+CFGR\+\_\+\+JQDIS\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+ROVSE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+ROVSE\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+ROVSE\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+ROVSE}~\textbf{ ADC\+\_\+\+CFGR2\+\_\+\+ROVSE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+JOVSE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+JOVSE\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+JOVSE\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+JOVSE}~\textbf{ ADC\+\_\+\+CFGR2\+\_\+\+JOVSE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Msk}~(0x7\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSR}~\textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Msk}~(0x\+FUL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSS}~\textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+3}~(0x8\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+TROVS\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+TROVS\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+TROVS\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+TROVS}~\textbf{ ADC\+\_\+\+CFGR2\+\_\+\+TROVS\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+ROVSM\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+ROVSM\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+ROVSM\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+ROVSM}~\textbf{ ADC\+\_\+\+CFGR2\+\_\+\+ROVSM\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+GCOMP\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+GCOMP\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+GCOMP\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+GCOMP}~\textbf{ ADC\+\_\+\+CFGR2\+\_\+\+GCOMP\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+SWTRIG\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+SWTRIG\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+SWTRIG\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+SWTRIG}~\textbf{ ADC\+\_\+\+CFGR2\+\_\+\+SWTRIG\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+BULB\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+BULB\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+BULB\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+BULB}~\textbf{ ADC\+\_\+\+CFGR2\+\_\+\+BULB\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+SMPTRIG\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+SMPTRIG\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+SMPTRIG\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+SMPTRIG}~\textbf{ ADC\+\_\+\+CFGR2\+\_\+\+SMPTRIG\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Msk}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP0}~\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Msk}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP1}~\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Msk}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP2}~\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Msk}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP3}~\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Msk}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP4}~\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Msk}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP5}~\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Msk}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP6}~\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Msk}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP7}~\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Msk}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP8}~\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Msk}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP9}~\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMPPLUS\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMPPLUS\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMPPLUS\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMPPLUS}~\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMPPLUS\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Msk}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP10}~\textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Msk}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP11}~\textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Msk}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP12}~\textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Msk}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP13}~\textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Msk}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP14}~\textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Msk}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP15}~\textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Msk}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP16}~\textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Msk}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP17}~\textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Msk}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP18}~\textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+LT1}~\textbf{ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+\+Msk}~(0x7\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+AWDFILT}~\textbf{ ADC\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+HT1}~\textbf{ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Msk}~(0x\+FFUL $<$$<$ ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+LT2}~\textbf{ ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Msk}~(0x\+FFUL $<$$<$ ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+HT2}~\textbf{ ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Msk}~(0x\+FFUL $<$$<$ ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+LT3}~\textbf{ ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Msk}~(0x\+FFUL $<$$<$ ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+HT3}~\textbf{ ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Msk}~(0x\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+L}~\textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+3}~(0x8\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ1}~\textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ2}~\textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ3}~\textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+4}~(0x10\+UL$<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ4}~\textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ5}~\textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ6}~\textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7}~\textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8}~\textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9}~\textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ10}~\textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ11}~\textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ12}~\textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ13}~\textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ14}~\textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR4\+\_\+\+SQ15}~\textbf{ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR4\+\_\+\+SQ16}~\textbf{ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+RDATA}~\textbf{ ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Msk}~(0x3\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JL}~\textbf{ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL}~\textbf{ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+3}~(0x8\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+\+Msk}~(0x3\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JEXTEN}~\textbf{ ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1}~\textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2}~\textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3}~\textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4}~\textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1}~\textbf{ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+OFR1\+\_\+\+OFFSETPOS\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ ADC\+\_\+\+OFR1\+\_\+\+OFFSETPOS\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSETPOS\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR1\+\_\+\+OFFSETPOS}~\textbf{ ADC\+\_\+\+OFR1\+\_\+\+OFFSETPOS\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+OFR1\+\_\+\+SATEN\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ ADC\+\_\+\+OFR1\+\_\+\+SATEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+SATEN\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR1\+\_\+\+SATEN}~\textbf{ ADC\+\_\+\+OFR1\+\_\+\+SATEN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH}~\textbf{ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+EN\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+EN}~\textbf{ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2}~\textbf{ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+OFR2\+\_\+\+OFFSETPOS\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ ADC\+\_\+\+OFR2\+\_\+\+OFFSETPOS\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSETPOS\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR2\+\_\+\+OFFSETPOS}~\textbf{ ADC\+\_\+\+OFR2\+\_\+\+OFFSETPOS\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+OFR2\+\_\+\+SATEN\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ ADC\+\_\+\+OFR2\+\_\+\+SATEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+SATEN\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR2\+\_\+\+SATEN}~\textbf{ ADC\+\_\+\+OFR2\+\_\+\+SATEN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH}~\textbf{ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+EN\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+EN}~\textbf{ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3}~\textbf{ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+OFR3\+\_\+\+OFFSETPOS\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ ADC\+\_\+\+OFR3\+\_\+\+OFFSETPOS\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSETPOS\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR3\+\_\+\+OFFSETPOS}~\textbf{ ADC\+\_\+\+OFR3\+\_\+\+OFFSETPOS\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+OFR3\+\_\+\+SATEN\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ ADC\+\_\+\+OFR3\+\_\+\+SATEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+SATEN\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR3\+\_\+\+SATEN}~\textbf{ ADC\+\_\+\+OFR3\+\_\+\+SATEN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH}~\textbf{ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+EN\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+EN}~\textbf{ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4}~\textbf{ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+OFR4\+\_\+\+OFFSETPOS\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ ADC\+\_\+\+OFR4\+\_\+\+OFFSETPOS\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSETPOS\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR4\+\_\+\+OFFSETPOS}~\textbf{ ADC\+\_\+\+OFR4\+\_\+\+OFFSETPOS\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+OFR4\+\_\+\+SATEN\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ ADC\+\_\+\+OFR4\+\_\+\+SATEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+SATEN\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR4\+\_\+\+SATEN}~\textbf{ ADC\+\_\+\+OFR4\+\_\+\+SATEN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH}~\textbf{ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+EN\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+EN}~\textbf{ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JDR1\+\_\+\+JDATA}~\textbf{ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JDR2\+\_\+\+JDATA}~\textbf{ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JDR3\+\_\+\+JDATA}~\textbf{ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+JDR4\+\_\+\+JDATA}~\textbf{ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Msk}~(0x7\+FFFFUL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH}~\textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+0}~(0x00001\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+1}~(0x00002\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+2}~(0x00004\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+3}~(0x00008\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+4}~(0x00010\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+5}~(0x00020\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+6}~(0x00040\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+7}~(0x00080\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+8}~(0x00100\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+9}~(0x00200\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+10}~(0x00400\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+11}~(0x00800\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+12}~(0x01000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+13}~(0x02000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+14}~(0x04000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+15}~(0x08000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+16}~(0x10000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+17}~(0x20000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+18}~(0x40000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Msk}~(0x7\+FFFFUL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH}~\textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+0}~(0x00001\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+1}~(0x00002\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+2}~(0x00004\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+3}~(0x00008\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+4}~(0x00010\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+5}~(0x00020\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+6}~(0x00040\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+7}~(0x00080\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+8}~(0x00100\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+9}~(0x00200\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+10}~(0x00400\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+11}~(0x00800\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+12}~(0x01000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+13}~(0x02000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+14}~(0x04000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+15}~(0x08000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+16}~(0x10000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+17}~(0x20000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+18}~(0x40000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Msk}~(0x7\+FFFFUL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL}~\textbf{ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+0}~(0x00001\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+1}~(0x00002\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+2}~(0x00004\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+3}~(0x00008\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+4}~(0x00010\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+5}~(0x00020\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+6}~(0x00040\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+7}~(0x00080\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+8}~(0x00100\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+9}~(0x00200\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+10}~(0x00400\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+11}~(0x00800\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+12}~(0x01000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+13}~(0x02000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+14}~(0x04000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+15}~(0x08000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+16}~(0x10000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+17}~(0x20000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+18}~(0x40000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Msk}~(0x7\+FUL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+S}~\textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+5}~(0x20\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+6}~(0x40\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Msk}~(0x7\+FUL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+D}~\textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+5}~(0x20\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+6}~(0x40\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+GCOMP\+\_\+\+GCOMPCOEFF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+GCOMP\+\_\+\+GCOMPCOEFF\+\_\+\+Msk}~(0x3\+FFFUL $<$$<$ ADC\+\_\+\+GCOMP\+\_\+\+GCOMPCOEFF\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+GCOMP\+\_\+\+GCOMPCOEFF}~\textbf{ ADC\+\_\+\+GCOMP\+\_\+\+GCOMPCOEFF\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+MST\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+MST\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+MST}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+MST\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+MST\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+MST\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+MST}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+MST\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+MST\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+MST\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+MST}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+MST\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+MST\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+MST\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+MST}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+MST\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+MST\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+MST\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+MST}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+MST\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+MST\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+MST\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+MST}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+MST\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+MST\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+MST\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+MST}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+MST\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+MST\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+MST\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+MST}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+MST\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+MST\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+MST\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+MST}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+MST\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+MST\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+MST\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+MST}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+MST\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+MST\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+MST\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+MST}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+MST\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+SLV\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+SLV\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+SLV}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+SLV\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+SLV\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+SLV\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+SLV}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+SLV\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+SLV\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+SLV\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+SLV}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+SLV\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+SLV\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+SLV\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+SLV}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+SLV\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+SLV\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+SLV\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+SLV}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+SLV\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+SLV\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+SLV\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+SLV}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+SLV\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+SLV\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+SLV\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+SLV}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+SLV\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+SLV\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+SLV\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+SLV}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+SLV\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+SLV\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+SLV\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+SLV}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+SLV\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+SLV\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+SLV\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+SLV}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+SLV\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+SLV\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+SLV\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+SLV}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+SLV\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Msk}~(0x1\+FUL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DUAL}~\textbf{ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+0}~(0x01\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+1}~(0x02\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+2}~(0x04\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+3}~(0x08\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+4}~(0x10\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Msk}~(0x\+FUL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY}~\textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3}~(0x8\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DMACFG\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DMACFG\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DMACFG\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DMACFG}~\textbf{ ADC\+\_\+\+CCR\+\_\+\+DMACFG\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MDMA\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MDMA\+\_\+\+Msk}~(0x3\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+MDMA\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MDMA}~\textbf{ ADC\+\_\+\+CCR\+\_\+\+MDMA\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MDMA\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+MDMA\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MDMA\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+MDMA\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+\+Msk}~(0x3\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+CKMODE}~\textbf{ ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Msk}~(0x\+FUL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+PRESC}~\textbf{ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+0}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+1}~(0x2\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+2}~(0x4\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+3}~(0x8\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+VREFEN}~\textbf{ ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+VSENSESEL\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+VSENSESEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+VSENSESEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+VSENSESEL}~\textbf{ ADC\+\_\+\+CCR\+\_\+\+VSENSESEL\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+VBATSEL\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+VBATSEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+VBATSEL\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+VBATSEL}~\textbf{ ADC\+\_\+\+CCR\+\_\+\+VBATSEL\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST}~\textbf{ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \textbf{ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV}~\textbf{ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Msk}
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+EN}~\textbf{ COMP\+\_\+\+CSR\+\_\+\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Msk}~(0x\+FUL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Pos)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+INMSEL}~\textbf{ COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Msk}
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+0}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Pos)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+1}~(0x2\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Pos)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+2}~(0x4\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Pos)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+3}~(0x8\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Pos)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+INPSEL\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+INPSEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+INPSEL\+\_\+\+Pos)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+INPSEL}~\textbf{ COMP\+\_\+\+CSR\+\_\+\+INPSEL\+\_\+\+Msk}
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+POLARITY\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+POLARITY\+\_\+\+Msk}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+POLARITY\+\_\+\+Pos)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+POLARITY}~\textbf{ COMP\+\_\+\+CSR\+\_\+\+POLARITY\+\_\+\+Msk}
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+\+Msk}~(0x7\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+\+Pos)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+HYST}~\textbf{ COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+\+Msk}
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+0}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+\+Pos)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+1}~(0x2\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+\+Pos)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+2}~(0x4\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+\+Pos)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Msk}~(0x7\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Pos)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+BLANKING}~\textbf{ COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Msk}
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+0}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Pos)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+1}~(0x2\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Pos)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+2}~(0x4\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Pos)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+BRGEN\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+BRGEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+BRGEN\+\_\+\+Pos)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+BRGEN}~\textbf{ COMP\+\_\+\+CSR\+\_\+\+BRGEN\+\_\+\+Msk}
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+SCALEN\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+SCALEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+SCALEN\+\_\+\+Pos)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+SCALEN}~\textbf{ COMP\+\_\+\+CSR\+\_\+\+SCALEN\+\_\+\+Msk}
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+VALUE\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+VALUE\+\_\+\+Msk}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+VALUE\+\_\+\+Pos)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+VALUE}~\textbf{ COMP\+\_\+\+CSR\+\_\+\+VALUE\+\_\+\+Msk}
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+LOCK\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+LOCK\+\_\+\+Msk}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \textbf{ COMP\+\_\+\+CSR\+\_\+\+LOCK}~\textbf{ COMP\+\_\+\+CSR\+\_\+\+LOCK\+\_\+\+Msk}
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+\+Msk}~(0x\+FUL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+FUNC}~\textbf{ CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+\+Msk}
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+0}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+1}~(0x2\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+2}~(0x4\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+3}~(0x8\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+\+Msk}~(0x\+FUL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+\+Pos)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+PRECISION}~\textbf{ CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+\+Msk}
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+0}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+\+Pos)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+1}~(0x2\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+\+Pos)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+2}~(0x4\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+\+Pos)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+3}~(0x8\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+\+Pos)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+\+Msk}~(0x7\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+\+Pos)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+SCALE}~\textbf{ CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+\+Msk}
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+0}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+\+Pos)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+1}~(0x2\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+\+Pos)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+2}~(0x4\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+\+Pos)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+IEN\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+IEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+IEN\+\_\+\+Pos)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+IEN}~\textbf{ CORDIC\+\_\+\+CSR\+\_\+\+IEN\+\_\+\+Msk}
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+DMAREN\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+DMAREN\+\_\+\+Msk}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+DMAREN\+\_\+\+Pos)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+DMAREN}~\textbf{ CORDIC\+\_\+\+CSR\+\_\+\+DMAREN\+\_\+\+Msk}
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+DMAWEN\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+DMAWEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+DMAWEN\+\_\+\+Pos)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+DMAWEN}~\textbf{ CORDIC\+\_\+\+CSR\+\_\+\+DMAWEN\+\_\+\+Msk}
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+NRES\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+NRES\+\_\+\+Msk}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+NRES\+\_\+\+Pos)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+NRES}~\textbf{ CORDIC\+\_\+\+CSR\+\_\+\+NRES\+\_\+\+Msk}
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+NARGS\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+NARGS\+\_\+\+Msk}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+NARGS\+\_\+\+Pos)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+NARGS}~\textbf{ CORDIC\+\_\+\+CSR\+\_\+\+NARGS\+\_\+\+Msk}
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+RESSIZE\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+RESSIZE\+\_\+\+Msk}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+RESSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+RESSIZE}~\textbf{ CORDIC\+\_\+\+CSR\+\_\+\+RESSIZE\+\_\+\+Msk}
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+ARGSIZE\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+ARGSIZE\+\_\+\+Msk}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+ARGSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+ARGSIZE}~\textbf{ CORDIC\+\_\+\+CSR\+\_\+\+ARGSIZE\+\_\+\+Msk}
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+RRDY\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+RRDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+RRDY\+\_\+\+Pos)
\item 
\#define \textbf{ CORDIC\+\_\+\+CSR\+\_\+\+RRDY}~\textbf{ CORDIC\+\_\+\+CSR\+\_\+\+RRDY\+\_\+\+Msk}
\item 
\#define \textbf{ CORDIC\+\_\+\+WDATA\+\_\+\+ARG\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ CORDIC\+\_\+\+WDATA\+\_\+\+ARG\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ CORDIC\+\_\+\+WDATA\+\_\+\+ARG\+\_\+\+Pos)
\item 
\#define \textbf{ CORDIC\+\_\+\+WDATA\+\_\+\+ARG}~\textbf{ CORDIC\+\_\+\+WDATA\+\_\+\+ARG\+\_\+\+Msk}
\item 
\#define \textbf{ CORDIC\+\_\+\+RDATA\+\_\+\+RES\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ CORDIC\+\_\+\+RDATA\+\_\+\+RES\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ CORDIC\+\_\+\+RDATA\+\_\+\+RES\+\_\+\+Pos)
\item 
\#define \textbf{ CORDIC\+\_\+\+RDATA\+\_\+\+RES}~\textbf{ CORDIC\+\_\+\+RDATA\+\_\+\+RES\+\_\+\+Msk}
\item 
\#define \textbf{ CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos)
\item 
\#define \textbf{ CRC\+\_\+\+DR\+\_\+\+DR}~\textbf{ CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}
\item 
\#define \textbf{ CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Pos)
\item 
\#define \textbf{ CRC\+\_\+\+IDR\+\_\+\+IDR}~\textbf{ CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Msk}
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}~(0x1\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos)
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+RESET}~\textbf{ CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Msk}~(0x3\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+POLYSIZE}~\textbf{ CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Msk}
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+0}~(0x1\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+1}~(0x2\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Msk}~(0x3\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos)
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN}~\textbf{ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Msk}
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+0}~(0x1\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos)
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+1}~(0x2\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos)
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Msk}~(0x1\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Pos)
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT}~\textbf{ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Msk}
\item 
\#define \textbf{ CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Pos)
\item 
\#define \textbf{ CRC\+\_\+\+INIT\+\_\+\+INIT}~\textbf{ CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Msk}
\item 
\#define \textbf{ CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Pos)
\item 
\#define \textbf{ CRC\+\_\+\+POL\+\_\+\+POL}~\textbf{ CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Msk}
\item 
\#define \textbf{ CRS\+\_\+\+CR\+\_\+\+SYNCOKIE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ CRS\+\_\+\+CR\+\_\+\+SYNCOKIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ CRS\+\_\+\+CR\+\_\+\+SYNCOKIE\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+CR\+\_\+\+SYNCOKIE}~\textbf{ CRS\+\_\+\+CR\+\_\+\+SYNCOKIE\+\_\+\+Msk}
\item 
\#define \textbf{ CRS\+\_\+\+CR\+\_\+\+SYNCWARNIE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ CRS\+\_\+\+CR\+\_\+\+SYNCWARNIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ CRS\+\_\+\+CR\+\_\+\+SYNCWARNIE\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+CR\+\_\+\+SYNCWARNIE}~\textbf{ CRS\+\_\+\+CR\+\_\+\+SYNCWARNIE\+\_\+\+Msk}
\item 
\#define \textbf{ CRS\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ CRS\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ CRS\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+CR\+\_\+\+ERRIE}~\textbf{ CRS\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}
\item 
\#define \textbf{ CRS\+\_\+\+CR\+\_\+\+ESYNCIE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ CRS\+\_\+\+CR\+\_\+\+ESYNCIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ CRS\+\_\+\+CR\+\_\+\+ESYNCIE\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+CR\+\_\+\+ESYNCIE}~\textbf{ CRS\+\_\+\+CR\+\_\+\+ESYNCIE\+\_\+\+Msk}
\item 
\#define \textbf{ CRS\+\_\+\+CR\+\_\+\+CEN\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ CRS\+\_\+\+CR\+\_\+\+CEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ CRS\+\_\+\+CR\+\_\+\+CEN\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+CR\+\_\+\+CEN}~\textbf{ CRS\+\_\+\+CR\+\_\+\+CEN\+\_\+\+Msk}
\item 
\#define \textbf{ CRS\+\_\+\+CR\+\_\+\+AUTOTRIMEN\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ CRS\+\_\+\+CR\+\_\+\+AUTOTRIMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ CRS\+\_\+\+CR\+\_\+\+AUTOTRIMEN\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+CR\+\_\+\+AUTOTRIMEN}~\textbf{ CRS\+\_\+\+CR\+\_\+\+AUTOTRIMEN\+\_\+\+Msk}
\item 
\#define \textbf{ CRS\+\_\+\+CR\+\_\+\+SWSYNC\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ CRS\+\_\+\+CR\+\_\+\+SWSYNC\+\_\+\+Msk}~(0x1\+UL $<$$<$ CRS\+\_\+\+CR\+\_\+\+SWSYNC\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+CR\+\_\+\+SWSYNC}~\textbf{ CRS\+\_\+\+CR\+\_\+\+SWSYNC\+\_\+\+Msk}
\item 
\#define \textbf{ CRS\+\_\+\+CR\+\_\+\+TRIM\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ CRS\+\_\+\+CR\+\_\+\+TRIM\+\_\+\+Msk}~(0x7\+FUL $<$$<$ CRS\+\_\+\+CR\+\_\+\+TRIM\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+CR\+\_\+\+TRIM}~\textbf{ CRS\+\_\+\+CR\+\_\+\+TRIM\+\_\+\+Msk}
\item 
\#define \textbf{ CRS\+\_\+\+CFGR\+\_\+\+RELOAD\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ CRS\+\_\+\+CFGR\+\_\+\+RELOAD\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+RELOAD\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+CFGR\+\_\+\+RELOAD}~\textbf{ CRS\+\_\+\+CFGR\+\_\+\+RELOAD\+\_\+\+Msk}
\item 
\#define \textbf{ CRS\+\_\+\+CFGR\+\_\+\+FELIM\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ CRS\+\_\+\+CFGR\+\_\+\+FELIM\+\_\+\+Msk}~(0x\+FFUL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+FELIM\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+CFGR\+\_\+\+FELIM}~\textbf{ CRS\+\_\+\+CFGR\+\_\+\+FELIM\+\_\+\+Msk}
\item 
\#define \textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+\+Msk}~(0x7\+UL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV}~\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+\+Msk}
\item 
\#define \textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+0}~(0x1\+UL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+1}~(0x2\+UL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+2}~(0x4\+UL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+\+Msk}~(0x3\+UL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC}~\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+\+Msk}
\item 
\#define \textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+0}~(0x1\+UL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+1}~(0x2\+UL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCPOL\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCPOL\+\_\+\+Msk}~(0x1\+UL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+SYNCPOL\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCPOL}~\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCPOL\+\_\+\+Msk}
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+SYNCOKF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+SYNCOKF\+\_\+\+Msk}~(0x1\+UL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+SYNCOKF\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+SYNCOKF}~\textbf{ CRS\+\_\+\+ISR\+\_\+\+SYNCOKF\+\_\+\+Msk}
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+SYNCWARNF\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+SYNCWARNF\+\_\+\+Msk}~(0x1\+UL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+SYNCWARNF\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+SYNCWARNF}~\textbf{ CRS\+\_\+\+ISR\+\_\+\+SYNCWARNF\+\_\+\+Msk}
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+ERRF\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+ERRF\+\_\+\+Msk}~(0x1\+UL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+ERRF\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+ERRF}~\textbf{ CRS\+\_\+\+ISR\+\_\+\+ERRF\+\_\+\+Msk}
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+ESYNCF\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+ESYNCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+ESYNCF\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+ESYNCF}~\textbf{ CRS\+\_\+\+ISR\+\_\+\+ESYNCF\+\_\+\+Msk}
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+SYNCERR\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+SYNCERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+SYNCERR\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+SYNCERR}~\textbf{ CRS\+\_\+\+ISR\+\_\+\+SYNCERR\+\_\+\+Msk}
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+SYNCMISS\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+SYNCMISS\+\_\+\+Msk}~(0x1\+UL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+SYNCMISS\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+SYNCMISS}~\textbf{ CRS\+\_\+\+ISR\+\_\+\+SYNCMISS\+\_\+\+Msk}
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+TRIMOVF\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+TRIMOVF\+\_\+\+Msk}~(0x1\+UL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+TRIMOVF\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+TRIMOVF}~\textbf{ CRS\+\_\+\+ISR\+\_\+\+TRIMOVF\+\_\+\+Msk}
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+FEDIR\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+FEDIR\+\_\+\+Msk}~(0x1\+UL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+FEDIR\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+FEDIR}~\textbf{ CRS\+\_\+\+ISR\+\_\+\+FEDIR\+\_\+\+Msk}
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+FECAP\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+FECAP\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+FECAP\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+ISR\+\_\+\+FECAP}~\textbf{ CRS\+\_\+\+ISR\+\_\+\+FECAP\+\_\+\+Msk}
\item 
\#define \textbf{ CRS\+\_\+\+ICR\+\_\+\+SYNCOKC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ CRS\+\_\+\+ICR\+\_\+\+SYNCOKC\+\_\+\+Msk}~(0x1\+UL $<$$<$ CRS\+\_\+\+ICR\+\_\+\+SYNCOKC\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+ICR\+\_\+\+SYNCOKC}~\textbf{ CRS\+\_\+\+ICR\+\_\+\+SYNCOKC\+\_\+\+Msk}
\item 
\#define \textbf{ CRS\+\_\+\+ICR\+\_\+\+SYNCWARNC\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ CRS\+\_\+\+ICR\+\_\+\+SYNCWARNC\+\_\+\+Msk}~(0x1\+UL $<$$<$ CRS\+\_\+\+ICR\+\_\+\+SYNCWARNC\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+ICR\+\_\+\+SYNCWARNC}~\textbf{ CRS\+\_\+\+ICR\+\_\+\+SYNCWARNC\+\_\+\+Msk}
\item 
\#define \textbf{ CRS\+\_\+\+ICR\+\_\+\+ERRC\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ CRS\+\_\+\+ICR\+\_\+\+ERRC\+\_\+\+Msk}~(0x1\+UL $<$$<$ CRS\+\_\+\+ICR\+\_\+\+ERRC\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+ICR\+\_\+\+ERRC}~\textbf{ CRS\+\_\+\+ICR\+\_\+\+ERRC\+\_\+\+Msk}
\item 
\#define \textbf{ CRS\+\_\+\+ICR\+\_\+\+ESYNCC\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ CRS\+\_\+\+ICR\+\_\+\+ESYNCC\+\_\+\+Msk}~(0x1\+UL $<$$<$ CRS\+\_\+\+ICR\+\_\+\+ESYNCC\+\_\+\+Pos)
\item 
\#define \textbf{ CRS\+\_\+\+ICR\+\_\+\+ESYNCC}~\textbf{ CRS\+\_\+\+ICR\+\_\+\+ESYNCC\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+CHANNEL2\+\_\+\+SUPPORT}
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+EN1}~\textbf{ DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TEN1}~\textbf{ DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Msk}~(0x\+FUL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL1}~\textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+0}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+1}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+2}~(0x4\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+3}~(0x8\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Msk}~(0x3\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE1}~\textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+0}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+1}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Msk}~(0x\+FUL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP1}~\textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+0}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+1}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+2}~(0x4\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+3}~(0x8\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+DMAEN1}~\textbf{ DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1}~\textbf{ DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+CEN1\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+CEN1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+CEN1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+CEN1}~\textbf{ DAC\+\_\+\+CR\+\_\+\+CEN1\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+HFSEL\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+HFSEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+HFSEL\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+HFSEL}~\textbf{ DAC\+\_\+\+CR\+\_\+\+HFSEL\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+EN2}~\textbf{ DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TEN2}~\textbf{ DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Msk}~(0x\+FUL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL2}~\textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+0}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+1}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+2}~(0x4\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+3}~(0x8\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Msk}~(0x3\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE2}~\textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+0}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+1}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Msk}~(0x\+FUL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP2}~\textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+0}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+1}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+2}~(0x4\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+3}~(0x8\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+DMAEN2}~\textbf{ DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2}~\textbf{ DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+CEN2\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+CEN2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+CEN2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+CEN2}~\textbf{ DAC\+\_\+\+CR\+\_\+\+CEN2\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1}~\textbf{ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2}~\textbf{ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIGB1\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIGB1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIGB1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIGB1}~\textbf{ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIGB1\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIGB2\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIGB2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIGB2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIGB2}~\textbf{ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIGB2\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR}~\textbf{ DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHRB\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHRB\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHRB\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHRB}~\textbf{ DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHRB\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR}~\textbf{ DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHRB\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHRB\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHRB\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHRB}~\textbf{ DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHRB\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR}~\textbf{ DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHRB\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHRB\+\_\+\+Msk}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHRB\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHRB}~\textbf{ DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHRB\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR}~\textbf{ DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHRB\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHRB\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHRB\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHRB}~\textbf{ DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHRB\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR}~\textbf{ DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHRB\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHRB\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHRB\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHRB}~\textbf{ DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHRB\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR}~\textbf{ DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHRB\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHRB\+\_\+\+Msk}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHRB\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHRB}~\textbf{ DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHRB\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR}~\textbf{ DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR}~\textbf{ DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR}~\textbf{ DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR}~\textbf{ DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR}~\textbf{ DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR}~\textbf{ DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR}~\textbf{ DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DORB\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DORB\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DORB\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DORB}~\textbf{ DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DORB\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR}~\textbf{ DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DORB\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DORB\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DORB\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DORB}~\textbf{ DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DORB\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+DAC1\+RDY\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+DAC1\+RDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+DAC1\+RDY\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+DAC1\+RDY}~\textbf{ DAC\+\_\+\+SR\+\_\+\+DAC1\+RDY\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+DORSTAT1\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+DORSTAT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+DORSTAT1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+DORSTAT1}~\textbf{ DAC\+\_\+\+SR\+\_\+\+DORSTAT1\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+DMAUDR1}~\textbf{ DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG1\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG1}~\textbf{ DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG1\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+BWST1\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+BWST1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+BWST1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+BWST1}~\textbf{ DAC\+\_\+\+SR\+\_\+\+BWST1\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+DAC2\+RDY\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+DAC2\+RDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+DAC2\+RDY\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+DAC2\+RDY}~\textbf{ DAC\+\_\+\+SR\+\_\+\+DAC2\+RDY\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+DORSTAT2\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+DORSTAT2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+DORSTAT2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+DORSTAT2}~\textbf{ DAC\+\_\+\+SR\+\_\+\+DORSTAT2\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+DMAUDR2\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+DMAUDR2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+DMAUDR2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+DMAUDR2}~\textbf{ DAC\+\_\+\+SR\+\_\+\+DMAUDR2\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG2\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG2}~\textbf{ DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG2\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+BWST2\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+BWST2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+BWST2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+BWST2}~\textbf{ DAC\+\_\+\+SR\+\_\+\+BWST2\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+CCR\+\_\+\+OTRIM1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DAC\+\_\+\+CCR\+\_\+\+OTRIM1\+\_\+\+Msk}~(0x1\+FUL $<$$<$ DAC\+\_\+\+CCR\+\_\+\+OTRIM1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CCR\+\_\+\+OTRIM1}~\textbf{ DAC\+\_\+\+CCR\+\_\+\+OTRIM1\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+CCR\+\_\+\+OTRIM2\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DAC\+\_\+\+CCR\+\_\+\+OTRIM2\+\_\+\+Msk}~(0x1\+FUL $<$$<$ DAC\+\_\+\+CCR\+\_\+\+OTRIM2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+CCR\+\_\+\+OTRIM2}~\textbf{ DAC\+\_\+\+CCR\+\_\+\+OTRIM2\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Msk}~(0x7\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+MODE1}~\textbf{ DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+0}~(0x1\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+1}~(0x2\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+2}~(0x4\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+DMADOUBLE1\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+DMADOUBLE1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+DMADOUBLE1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+DMADOUBLE1}~\textbf{ DAC\+\_\+\+MCR\+\_\+\+DMADOUBLE1\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+SINFORMAT1\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+SINFORMAT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+SINFORMAT1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+SINFORMAT1}~\textbf{ DAC\+\_\+\+MCR\+\_\+\+SINFORMAT1\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+HFSEL\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+HFSEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+HFSEL\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+HFSEL}~\textbf{ DAC\+\_\+\+MCR\+\_\+\+HFSEL\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+HFSEL\+\_\+0}~(0x1\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+HFSEL\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+HFSEL\+\_\+1}~(0x2\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+HFSEL\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Msk}~(0x7\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+MODE2}~\textbf{ DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+0}~(0x1\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+1}~(0x2\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+2}~(0x4\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+DMADOUBLE2\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+DMADOUBLE2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+DMADOUBLE2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+DMADOUBLE2}~\textbf{ DAC\+\_\+\+MCR\+\_\+\+DMADOUBLE2\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+SINFORMAT2\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+SINFORMAT2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+SINFORMAT2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+MCR\+\_\+\+SINFORMAT2}~\textbf{ DAC\+\_\+\+MCR\+\_\+\+SINFORMAT2\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+SHSR1\+\_\+\+TSAMPLE1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DAC\+\_\+\+SHSR1\+\_\+\+TSAMPLE1\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ DAC\+\_\+\+SHSR1\+\_\+\+TSAMPLE1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+SHSR1\+\_\+\+TSAMPLE1}~\textbf{ DAC\+\_\+\+SHSR1\+\_\+\+TSAMPLE1\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+SHSR2\+\_\+\+TSAMPLE2\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DAC\+\_\+\+SHSR2\+\_\+\+TSAMPLE2\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ DAC\+\_\+\+SHSR2\+\_\+\+TSAMPLE2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+SHSR2\+\_\+\+TSAMPLE2}~\textbf{ DAC\+\_\+\+SHSR2\+\_\+\+TSAMPLE2\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+SHHR\+\_\+\+THOLD1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DAC\+\_\+\+SHHR\+\_\+\+THOLD1\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ DAC\+\_\+\+SHHR\+\_\+\+THOLD1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+SHHR\+\_\+\+THOLD1}~\textbf{ DAC\+\_\+\+SHHR\+\_\+\+THOLD1\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+SHHR\+\_\+\+THOLD2\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DAC\+\_\+\+SHHR\+\_\+\+THOLD2\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ DAC\+\_\+\+SHHR\+\_\+\+THOLD2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+SHHR\+\_\+\+THOLD2}~\textbf{ DAC\+\_\+\+SHHR\+\_\+\+THOLD2\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+SHRR\+\_\+\+TREFRESH1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DAC\+\_\+\+SHRR\+\_\+\+TREFRESH1\+\_\+\+Msk}~(0x\+FFUL $<$$<$ DAC\+\_\+\+SHRR\+\_\+\+TREFRESH1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+SHRR\+\_\+\+TREFRESH1}~\textbf{ DAC\+\_\+\+SHRR\+\_\+\+TREFRESH1\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+SHRR\+\_\+\+TREFRESH2\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DAC\+\_\+\+SHRR\+\_\+\+TREFRESH2\+\_\+\+Msk}~(0x\+FFUL $<$$<$ DAC\+\_\+\+SHRR\+\_\+\+TREFRESH2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+SHRR\+\_\+\+TREFRESH2}~\textbf{ DAC\+\_\+\+SHRR\+\_\+\+TREFRESH2\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+STR1\+\_\+\+STRSTDATA1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DAC\+\_\+\+STR1\+\_\+\+STRSTDATA1\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+STR1\+\_\+\+STRSTDATA1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+STR1\+\_\+\+STRSTDATA1}~\textbf{ DAC\+\_\+\+STR1\+\_\+\+STRSTDATA1\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+STR1\+\_\+\+STDIR1\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ DAC\+\_\+\+STR1\+\_\+\+STDIR1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+STR1\+\_\+\+STDIR1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+STR1\+\_\+\+STDIR1}~\textbf{ DAC\+\_\+\+STR1\+\_\+\+STDIR1\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+STR1\+\_\+\+STINCDATA1\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DAC\+\_\+\+STR1\+\_\+\+STINCDATA1\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ DAC\+\_\+\+STR1\+\_\+\+STINCDATA1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+STR1\+\_\+\+STINCDATA1}~\textbf{ DAC\+\_\+\+STR1\+\_\+\+STINCDATA1\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+STR2\+\_\+\+STRSTDATA2\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DAC\+\_\+\+STR2\+\_\+\+STRSTDATA2\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+STR2\+\_\+\+STRSTDATA2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+STR2\+\_\+\+STRSTDATA2}~\textbf{ DAC\+\_\+\+STR2\+\_\+\+STRSTDATA2\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+STR2\+\_\+\+STDIR2\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ DAC\+\_\+\+STR2\+\_\+\+STDIR2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DAC\+\_\+\+STR2\+\_\+\+STDIR2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+STR2\+\_\+\+STDIR2}~\textbf{ DAC\+\_\+\+STR2\+\_\+\+STDIR2\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+STR2\+\_\+\+STINCDATA2\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DAC\+\_\+\+STR2\+\_\+\+STINCDATA2\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ DAC\+\_\+\+STR2\+\_\+\+STINCDATA2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+STR2\+\_\+\+STINCDATA2}~\textbf{ DAC\+\_\+\+STR2\+\_\+\+STINCDATA2\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL1\+\_\+\+Msk}~(0x\+FUL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL1}~\textbf{ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL1\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL1\+\_\+0}~(0x1\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL1\+\_\+1}~(0x2\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL1\+\_\+2}~(0x4\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL1\+\_\+3}~(0x8\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL1\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL1\+\_\+\+Msk}~(0x\+FUL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL1}~\textbf{ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL1\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL1\+\_\+0}~(0x1\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL1\+\_\+1}~(0x2\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL1\+\_\+2}~(0x4\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL1\+\_\+3}~(0x8\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL1\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL2\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL2\+\_\+\+Msk}~(0x\+FUL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL2}~\textbf{ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL2\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL2\+\_\+0}~(0x1\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL2\+\_\+1}~(0x2\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL2\+\_\+2}~(0x4\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL2\+\_\+3}~(0x8\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL2\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL2\+\_\+\+Msk}~(0x\+FUL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL2}~\textbf{ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL2\+\_\+\+Msk}
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL2\+\_\+0}~(0x1\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL2\+\_\+1}~(0x2\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL2\+\_\+2}~(0x4\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL2\+\_\+\+Pos)
\item 
\#define \textbf{ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL2\+\_\+3}~(0x8\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL2\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID}~\textbf{ DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID}~\textbf{ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Msk}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP}~\textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Msk}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY}~\textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN}~\textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Msk}~(0x3\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE}~\textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+0}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+1}~(0x2\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+STOP\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+STOP\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+STOP\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+I2\+C4\+\_\+\+STOP\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+I2\+C4\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+I2\+C4\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+I2\+C4\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+I2\+C4\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM15\+\_\+\+STOP\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM15\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM15\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM15\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM15\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM20\+\_\+\+STOP\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM20\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM20\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM20\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM20\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+HRTIM1\+\_\+\+STOP\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+HRTIM1\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+HRTIM1\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+HRTIM1\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+HRTIM1\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF1}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF1}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF1}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF1}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF2}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF2}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF2}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF2}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF3}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF3}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF3}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF3}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF4}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF4}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF4}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF4}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF5}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF5}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF5}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF5}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF6}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF6}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF6}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF6}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF7}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF7}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF7}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF7}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF8\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF8\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF8\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF8}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF8\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF8\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF8\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF8\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF8}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF8\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF8\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF8\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF8\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF8}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF8\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF8\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF8\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF8\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF8}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF8\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF1}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF1}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF1}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF1}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF2}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF2}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF2}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF2}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF3}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF3}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF3}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF3}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF4}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF4}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF4}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF4}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF5}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF5}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF5}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF5}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF6}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF6}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF6}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF6}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF7}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF7}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF7}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF7}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF8\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF8\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF8\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF8}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF8\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF8\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF8\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF8\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF8}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF8\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF8\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF8\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF8\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF8}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF8\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF8\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF8\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF8\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF8}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF8\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+EN}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+TCIE}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+HTIE}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+TEIE}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+DIR}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+CIRC}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+PINC}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+MINC}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Msk}~(0x3\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+PSIZE}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+0}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+1}~(0x2\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Msk}~(0x3\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+MSIZE}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+0}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+1}~(0x2\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Msk}~(0x3\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+PL}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+0}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+1}~(0x2\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+CNDTR\+\_\+\+NDT}~\textbf{ DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+CPAR\+\_\+\+PA}~\textbf{ DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Pos)
\item 
\#define \textbf{ DMA\+\_\+\+CMAR\+\_\+\+MA}~\textbf{ DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Msk}~(0x\+FFUL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID}~\textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+0}~(0x01\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+1}~(0x02\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+2}~(0x04\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+3}~(0x08\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+4}~(0x10\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+5}~(0x20\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+6}~(0x40\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+7}~(0x80\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE}~\textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE}~\textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE}~\textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Msk}~(0x3\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL}~\textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+0}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+1}~(0x2\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Msk}~(0x1\+FUL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ}~\textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+0}~(0x01\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+1}~(0x02\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+2}~(0x04\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+3}~(0x08\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+4}~(0x10\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Msk}~(0x1\+FUL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID}~\textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+0}~(0x01\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+1}~(0x02\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+2}~(0x04\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+3}~(0x08\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+4}~(0x10\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF0\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF0\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF0}~\textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF0\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF1\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF1}~\textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF2\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF2}~\textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF3\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF3}~\textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF4\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF4}~\textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF5\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF5}~\textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF6\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF6}~\textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF7\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF7}~\textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF8\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF8\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF8}~\textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF8\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF9\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF9\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF9}~\textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF9\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF10\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF10\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF10}~\textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF10\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF11\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF11\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF11}~\textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF11\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF12\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF12\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF12}~\textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF12\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF13\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF13\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF13}~\textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF13\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF14\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF14\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF14}~\textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF14\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF15\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF15\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF15}~\textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF15\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0}~\textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1}~\textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2}~\textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3}~\textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4}~\textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5}~\textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6}~\textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF7\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF7}~\textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF8\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF8\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF8}~\textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF8\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF9\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF9\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF9}~\textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF9\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF10\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF10\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF10}~\textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF10\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF11\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF11\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF11}~\textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF11\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF12\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF12\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF12}~\textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF12\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF13\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF13\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF13}~\textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF13\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF14\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF14\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF14}~\textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF14\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF15\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF15\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF15}~\textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF15\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Msk}~(0x1\+FUL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID}~\textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+0}~(0x01\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+1}~(0x02\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+2}~(0x04\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+3}~(0x08\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+4}~(0x10\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE}~\textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE}~\textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Msk}~(0x3\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL}~\textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+0}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+1}~(0x2\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Msk}~(0x1\+FUL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ}~\textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+0}~(0x01\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+1}~(0x02\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+2}~(0x04\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+3}~(0x08\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+4}~(0x10\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF0\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGSR\+\_\+\+OF0\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF0}~\textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF0\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGSR\+\_\+\+OF1\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF1}~\textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGSR\+\_\+\+OF2\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF2}~\textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGSR\+\_\+\+OF3\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF3}~\textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0}~\textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1}~\textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2}~\textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3}~\textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ0\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ0\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ0}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ0\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ1\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ1}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ1\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ2\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ2}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ2\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ3\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ3\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ3}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ3\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ4\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ4\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ4}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ4\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ5\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ5\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ5}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ5\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ6\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ6\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ6}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ6\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ7\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ7\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ7}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ7\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS0\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS0\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS0}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS0\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS1\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS1}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS1\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS2\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS2}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS2\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS3\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS3\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS3}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS3\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS4\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS4\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS4}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS4\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS5\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS5\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS5}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS5\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS6\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS6\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS6}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS6\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS7\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS7\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS7}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS7\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ0\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ0\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ0\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ0}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ0\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ1\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ1\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ1}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ1\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ2\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ2\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ2}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ2\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ3\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ3\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ3\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ3}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ3\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ4\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ4\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ4\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ4}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ4\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ5\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ5\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ5\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ5}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ5\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ6\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ6\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ6\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ6}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ6\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ7\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ7\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ7\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ7}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ7\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG0\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG0\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG0\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG0}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG0\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG1\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG1\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG1}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG1\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG2\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG2\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG2}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG2\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG3\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG3\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG3\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG3}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG3\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG4\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG4\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG4\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG4}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG4\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG5\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG5\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG5\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG5}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG5\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG6\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG6\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG6\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG6}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG6\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG7\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG7\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG7\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG7}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG7\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN0\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN0\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN0\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN0}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN0\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN1\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN1\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN1\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN1}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN1\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN2\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN2\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN2\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN2}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN2\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN3\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN3\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN3\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN3}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN3\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN4\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN4\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN4\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN4}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN4\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN5\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN5\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN5\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN5}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN5\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN6\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN6\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN6\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN6}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN6\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN7\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN7\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN7\+\_\+\+Pos)
\item 
\#define \textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN7}~\textbf{ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN7\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM0}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM1}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM2}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM3}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM4}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM5}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM6}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM7}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM8}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM9}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM10}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM11}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM12}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM13}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM14}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM15}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM16\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM16\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM16\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM16}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM16\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM17\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM17\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM17\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM17}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM17\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM18\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM18\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM18\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM18}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM18\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM19}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM20\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM20\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM20\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM20}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM20\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM21}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM22\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM22\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM22\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM22}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM22\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM23}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM24\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM24\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM24\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM24}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM24\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM25}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM26\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM26\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM26\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM26}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM26\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM27\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM27\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM27\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM27}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM27\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM28\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM28\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM28\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM28}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM28\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM29\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM29\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM29\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM29}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM29\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM30\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM30\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM30\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM30}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM30\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM31}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM0}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM1}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM2}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM3}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM4}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM5}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM6}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM7}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM8}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM9}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM10}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM11}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM12}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM13}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM14}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM15}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM16\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM16\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM16\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM16}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM16\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM17\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM17\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM17\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM17}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM17\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM18\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM18\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM18\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM18}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM18\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM19\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM19\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM19\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM19}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM19\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM20\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM20\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM20\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM20}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM20\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM21}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM22\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM22\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM22\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM22}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM22\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM23\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM23\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM23\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM23}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM23\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM24\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM24\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM24\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM24}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM24\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM25\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM25\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM25\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM25}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM25\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM26\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM26\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM26\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM26}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM26\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM27\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM27\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM27\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM27}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM27\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM28\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM28\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM28\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM28}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM28\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM29\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM29\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM29\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM29}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM29\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM30\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM30\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM30\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM30}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM30\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM31\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM31\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM31\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM31}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM31\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT0\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT0\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT0}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT0\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT1\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT1}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT1\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT2\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT2\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT2}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT2\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT3\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT3\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT3}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT3\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT4\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT4\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT4}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT4\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT5\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT5\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT5}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT5\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT6\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT6\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT6}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT6\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT7\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT7\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT7}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT7\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT8\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT8\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT8}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT8\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT9\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT9\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT9}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT9\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT10\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT10\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT10}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT10\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT11\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT11\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT11}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT11\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT12\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT12\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT12}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT12\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT13\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT13\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT13}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT13\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT14\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT14\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT14}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT14\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT15\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT15\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT15}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT15\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT16\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT16\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT16\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT16}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT16\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT17\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT17\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT17\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT17}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT17\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT19\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT19\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT19\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT19}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT19\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT20\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT20\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT20\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT20}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT20\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT21\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT21\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT21\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT21}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT21\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT22\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT22\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT22\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT22}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT22\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT29\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT29\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT29\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT29}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT29\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT30\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT30\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT30\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT30}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT30\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT31\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT31\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT31\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT31}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT31\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT0\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT0\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT0}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT0\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT1\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT1}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT1\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT2\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT2\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT2}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT2\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT3\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT3\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT3}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT3\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT4\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT4\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT4}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT4\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT5\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT5\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT5}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT5\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT6\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT6\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT6}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT6\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT7\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT7\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT7}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT7\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT8\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT8\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT8}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT8\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT9\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT9\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT9}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT9\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT10\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT10\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT10}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT10\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT11\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT11\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT11}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT11\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT12\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT12\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT12}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT12\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT13\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT13\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT13}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT13\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT14\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT14\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT14}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT14\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT15\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT15\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT15}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT15\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT16\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT16\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT16\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT16}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT16\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT17\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT17\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT17\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT17}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT17\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT19\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT19\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT19\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT19}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT19\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT20\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT20\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT20\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT20}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT20\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT21\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT21\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT21\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT21}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT21\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT22\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT22\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT22\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT22}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT22\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT29\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT29\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT29\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT29}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT29\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT30\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT30\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT30\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT30}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT30\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT31\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT31\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT31\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT31}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT31\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI0\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI0\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI0}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI0\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI1\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI1\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI1}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI1\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI2\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI2\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI2}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI2\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI3\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI3\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI3}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI3\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI4\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI4\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI4}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI4\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI5\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI5\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI5}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI5\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI6\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI6\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI6}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI6\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI7\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI7\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI7}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI7\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI8\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI8\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI8}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI8\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI9\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI9\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI9}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI9\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI10\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI10\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI10}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI10\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI11\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI11\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI11}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI11\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI12\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI12\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI12}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI12\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI13\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI13\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI13}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI13\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI14\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI14\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI14}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI14\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI15\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI15\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI15}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI15\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI16\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI16\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI16\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI16}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI16\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI17\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI17\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI17\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI17}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI17\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI19\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI19\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI19\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI19}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI19\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI20\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI20\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI20\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI20}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI20\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI21\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI21\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI21\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI21}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI21\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI22\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI22\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI22\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI22}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI22\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI29\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI29\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI29\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI29}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI29\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI30\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI30\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI30\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI30}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI30\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI31\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI31\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI31\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI31}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI31\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF0\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF0\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF0}~\textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF0\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF1\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF1}~\textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF1\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF2\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF2}~\textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF2\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF3\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF3}~\textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF3\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF4\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF4}~\textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF4\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF5\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF5}~\textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF5\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF6\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF6}~\textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF6\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF7\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF7}~\textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF7\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF8\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF8\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF8}~\textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF8\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF9\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF9\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF9}~\textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF9\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF10\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF10\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF10}~\textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF10\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF11\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF11\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF11}~\textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF11\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF12\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF12\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF12}~\textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF12\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF13\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF13\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF13}~\textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF13\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF14\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF14\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF14}~\textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF14\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF15\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF15\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF15}~\textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF15\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF16\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF16\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF16\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF16}~\textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF16\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF17\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF17\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF17\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF17}~\textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF17\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF19\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF19\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF19\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF19}~\textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF19\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF20\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF20\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF20\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF20}~\textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF20\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF21\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF21\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF21\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF21}~\textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF21\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF22\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF22\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF22\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF22}~\textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF22\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF29\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF29\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF29\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF29}~\textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF29\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF30\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF30\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF30\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF30}~\textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF30\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF31\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF31\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF31\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF31}~\textbf{ EXTI\+\_\+\+PR1\+\_\+\+PIF31\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM32\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM32\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM32\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM32}~\textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM32\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM33\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM33\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM33\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM33}~\textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM33\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM34\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM34\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM34\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM34}~\textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM34\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM35\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM35\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM35\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM35}~\textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM35\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM36\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM36\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM36\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM36}~\textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM36\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM37\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM37\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM37\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM37}~\textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM37\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM38\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM38\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM38\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM38}~\textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM38\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM39\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM39\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM39\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM39}~\textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM39\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM40\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM40\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM40\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM40}~\textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM40\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM41\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM41\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM41\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM41}~\textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM41\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM42\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM42\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM42\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM42}~\textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM42\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM\+\_\+\+Msk}~(0x7\+FFUL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM}~\textbf{ EXTI\+\_\+\+IMR2\+\_\+\+IM\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM32\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM32\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM32\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM32}~\textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM32\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM33\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM33\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM33\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM33}~\textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM33\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM34\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM34\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM34\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM34}~\textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM34\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM35\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM35\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM35\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM35}~\textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM35\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM36\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM36\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM36\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM36}~\textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM36\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM37\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM37\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM37\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM37}~\textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM37\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM38\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM38\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM38\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM38}~\textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM38\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM39\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM39\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM39\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM39}~\textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM39\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM40\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM40\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM40\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM40}~\textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM40\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM41\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM41\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM41\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM41}~\textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM41\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM42\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM42\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM42\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM42}~\textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM42\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM\+\_\+\+Msk}~(0x7\+FFUL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM}~\textbf{ EXTI\+\_\+\+EMR2\+\_\+\+EM\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR2\+\_\+\+RT32\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR2\+\_\+\+RT32\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR2\+\_\+\+RT32\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR2\+\_\+\+RT32}~\textbf{ EXTI\+\_\+\+RTSR2\+\_\+\+RT32\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR2\+\_\+\+RT33\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR2\+\_\+\+RT33\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR2\+\_\+\+RT33\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR2\+\_\+\+RT33}~\textbf{ EXTI\+\_\+\+RTSR2\+\_\+\+RT33\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR2\+\_\+\+RT38\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR2\+\_\+\+RT38\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR2\+\_\+\+RT38\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR2\+\_\+\+RT38}~\textbf{ EXTI\+\_\+\+RTSR2\+\_\+\+RT38\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR2\+\_\+\+RT39\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR2\+\_\+\+RT39\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR2\+\_\+\+RT39\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR2\+\_\+\+RT39}~\textbf{ EXTI\+\_\+\+RTSR2\+\_\+\+RT39\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR2\+\_\+\+RT40\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR2\+\_\+\+RT40\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR2\+\_\+\+RT40\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR2\+\_\+\+RT40}~\textbf{ EXTI\+\_\+\+RTSR2\+\_\+\+RT40\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR2\+\_\+\+RT41\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR2\+\_\+\+RT41\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR2\+\_\+\+RT41\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR2\+\_\+\+RT41}~\textbf{ EXTI\+\_\+\+RTSR2\+\_\+\+RT41\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR2\+\_\+\+FT32\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR2\+\_\+\+FT32\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR2\+\_\+\+FT32\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR2\+\_\+\+FT32}~\textbf{ EXTI\+\_\+\+FTSR2\+\_\+\+FT32\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR2\+\_\+\+FT33\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR2\+\_\+\+FT33\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR2\+\_\+\+FT33\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR2\+\_\+\+FT33}~\textbf{ EXTI\+\_\+\+FTSR2\+\_\+\+FT33\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR2\+\_\+\+FT38\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR2\+\_\+\+FT38\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR2\+\_\+\+FT38\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR2\+\_\+\+FT38}~\textbf{ EXTI\+\_\+\+FTSR2\+\_\+\+FT38\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR2\+\_\+\+FT39\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR2\+\_\+\+FT39\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR2\+\_\+\+FT39\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR2\+\_\+\+FT39}~\textbf{ EXTI\+\_\+\+FTSR2\+\_\+\+FT39\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR2\+\_\+\+FT40\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR2\+\_\+\+FT40\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR2\+\_\+\+FT40\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR2\+\_\+\+FT40}~\textbf{ EXTI\+\_\+\+FTSR2\+\_\+\+FT40\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR2\+\_\+\+FT41\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR2\+\_\+\+FT41\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR2\+\_\+\+FT41\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR2\+\_\+\+FT41}~\textbf{ EXTI\+\_\+\+FTSR2\+\_\+\+FT41\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER2\+\_\+\+SWI32\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER2\+\_\+\+SWI32\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER2\+\_\+\+SWI32\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER2\+\_\+\+SWI32}~\textbf{ EXTI\+\_\+\+SWIER2\+\_\+\+SWI32\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER2\+\_\+\+SWI33\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER2\+\_\+\+SWI33\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER2\+\_\+\+SWI33\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER2\+\_\+\+SWI33}~\textbf{ EXTI\+\_\+\+SWIER2\+\_\+\+SWI33\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER2\+\_\+\+SWI38\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER2\+\_\+\+SWI38\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER2\+\_\+\+SWI38\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER2\+\_\+\+SWI38}~\textbf{ EXTI\+\_\+\+SWIER2\+\_\+\+SWI38\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER2\+\_\+\+SWI39\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER2\+\_\+\+SWI39\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER2\+\_\+\+SWI39\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER2\+\_\+\+SWI39}~\textbf{ EXTI\+\_\+\+SWIER2\+\_\+\+SWI39\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER2\+\_\+\+SWI40\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER2\+\_\+\+SWI40\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER2\+\_\+\+SWI40\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER2\+\_\+\+SWI40}~\textbf{ EXTI\+\_\+\+SWIER2\+\_\+\+SWI40\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER2\+\_\+\+SWI41\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER2\+\_\+\+SWI41\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER2\+\_\+\+SWI41\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER2\+\_\+\+SWI41}~\textbf{ EXTI\+\_\+\+SWIER2\+\_\+\+SWI41\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR2\+\_\+\+PIF32\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR2\+\_\+\+PIF32\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR2\+\_\+\+PIF32\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR2\+\_\+\+PIF32}~\textbf{ EXTI\+\_\+\+PR2\+\_\+\+PIF32\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR2\+\_\+\+PIF33\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR2\+\_\+\+PIF33\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR2\+\_\+\+PIF33\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR2\+\_\+\+PIF33}~\textbf{ EXTI\+\_\+\+PR2\+\_\+\+PIF33\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR2\+\_\+\+PIF38\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR2\+\_\+\+PIF38\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR2\+\_\+\+PIF38\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR2\+\_\+\+PIF38}~\textbf{ EXTI\+\_\+\+PR2\+\_\+\+PIF38\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR2\+\_\+\+PIF39\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR2\+\_\+\+PIF39\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR2\+\_\+\+PIF39\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR2\+\_\+\+PIF39}~\textbf{ EXTI\+\_\+\+PR2\+\_\+\+PIF39\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR2\+\_\+\+PIF40\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR2\+\_\+\+PIF40\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR2\+\_\+\+PIF40\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR2\+\_\+\+PIF40}~\textbf{ EXTI\+\_\+\+PR2\+\_\+\+PIF40\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+PR2\+\_\+\+PIF41\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ EXTI\+\_\+\+PR2\+\_\+\+PIF41\+\_\+\+Msk}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR2\+\_\+\+PIF41\+\_\+\+Pos)
\item 
\#define \textbf{ EXTI\+\_\+\+PR2\+\_\+\+PIF41}~\textbf{ EXTI\+\_\+\+PR2\+\_\+\+PIF41\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+CREL\+\_\+\+DAY\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+CREL\+\_\+\+DAY\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ FDCAN\+\_\+\+CREL\+\_\+\+DAY\+\_\+\+Pos})
\item 
\#define \textbf{ FDCAN\+\_\+\+CREL\+\_\+\+DAY}~\textbf{ FDCAN\+\_\+\+CREL\+\_\+\+DAY\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+CREL\+\_\+\+MON\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FDCAN\+\_\+\+CREL\+\_\+\+MON\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FDCAN\+\_\+\+CREL\+\_\+\+MON\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+CREL\+\_\+\+MON}~\textbf{ FDCAN\+\_\+\+CREL\+\_\+\+MON\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+CREL\+\_\+\+YEAR\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FDCAN\+\_\+\+CREL\+\_\+\+YEAR\+\_\+\+Msk}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+CREL\+\_\+\+YEAR\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+CREL\+\_\+\+YEAR}~\textbf{ FDCAN\+\_\+\+CREL\+\_\+\+YEAR\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+CREL\+\_\+\+SUBSTEP\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ FDCAN\+\_\+\+CREL\+\_\+\+SUBSTEP\+\_\+\+Msk}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+CREL\+\_\+\+SUBSTEP\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+CREL\+\_\+\+SUBSTEP}~\textbf{ FDCAN\+\_\+\+CREL\+\_\+\+SUBSTEP\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+CREL\+\_\+\+STEP\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ FDCAN\+\_\+\+CREL\+\_\+\+STEP\+\_\+\+Msk}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+CREL\+\_\+\+STEP\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+CREL\+\_\+\+STEP}~\textbf{ FDCAN\+\_\+\+CREL\+\_\+\+STEP\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+CREL\+\_\+\+REL\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ FDCAN\+\_\+\+CREL\+\_\+\+REL\+\_\+\+Msk}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+CREL\+\_\+\+REL\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+CREL\+\_\+\+REL}~\textbf{ FDCAN\+\_\+\+CREL\+\_\+\+REL\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+ENDN\+\_\+\+ETV\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+ENDN\+\_\+\+ETV\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ FDCAN\+\_\+\+ENDN\+\_\+\+ETV\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+ENDN\+\_\+\+ETV}~\textbf{ FDCAN\+\_\+\+ENDN\+\_\+\+ETV\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+DBTP\+\_\+\+DSJW\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+DBTP\+\_\+\+DSJW\+\_\+\+Msk}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+DBTP\+\_\+\+DSJW\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+DBTP\+\_\+\+DSJW}~\textbf{ FDCAN\+\_\+\+DBTP\+\_\+\+DSJW\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG2\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG2\+\_\+\+Msk}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG2\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG2}~\textbf{ FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG2\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG1\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG1\+\_\+\+Msk}~(0x1\+FUL $<$$<$ FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG1\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG1}~\textbf{ FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG1\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+DBTP\+\_\+\+DBRP\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FDCAN\+\_\+\+DBTP\+\_\+\+DBRP\+\_\+\+Msk}~(0x1\+FUL $<$$<$ FDCAN\+\_\+\+DBTP\+\_\+\+DBRP\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+DBTP\+\_\+\+DBRP}~\textbf{ FDCAN\+\_\+\+DBTP\+\_\+\+DBRP\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+DBTP\+\_\+\+TDC\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ FDCAN\+\_\+\+DBTP\+\_\+\+TDC\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+DBTP\+\_\+\+TDC\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+DBTP\+\_\+\+TDC}~\textbf{ FDCAN\+\_\+\+DBTP\+\_\+\+TDC\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TEST\+\_\+\+LBCK\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TEST\+\_\+\+LBCK\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TEST\+\_\+\+LBCK\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TEST\+\_\+\+LBCK}~\textbf{ FDCAN\+\_\+\+TEST\+\_\+\+LBCK\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TEST\+\_\+\+TX\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TEST\+\_\+\+TX\+\_\+\+Msk}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TEST\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TEST\+\_\+\+TX}~\textbf{ FDCAN\+\_\+\+TEST\+\_\+\+TX\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TEST\+\_\+\+RX\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TEST\+\_\+\+RX\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TEST\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TEST\+\_\+\+RX}~\textbf{ FDCAN\+\_\+\+TEST\+\_\+\+RX\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+RWD\+\_\+\+WDC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+RWD\+\_\+\+WDC\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FDCAN\+\_\+\+RWD\+\_\+\+WDC\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+RWD\+\_\+\+WDC}~\textbf{ FDCAN\+\_\+\+RWD\+\_\+\+WDC\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+RWD\+\_\+\+WDV\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FDCAN\+\_\+\+RWD\+\_\+\+WDV\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FDCAN\+\_\+\+RWD\+\_\+\+WDV\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+RWD\+\_\+\+WDV}~\textbf{ FDCAN\+\_\+\+RWD\+\_\+\+WDV\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+INIT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+INIT\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+INIT\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+INIT}~\textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+INIT\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+CCE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+CCE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+CCE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+CCE}~\textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+CCE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+ASM\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+ASM\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+ASM\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+ASM}~\textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+ASM\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+CSA\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+CSA\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+CSA\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+CSA}~\textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+CSA\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+CSR\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+CSR\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+CSR\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+CSR}~\textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+CSR\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+MON\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+MON\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+MON\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+MON}~\textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+MON\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+DAR\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+DAR\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+DAR\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+DAR}~\textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+DAR\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+TEST\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+TEST\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+TEST\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+TEST}~\textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+TEST\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+FDOE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+FDOE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+FDOE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+FDOE}~\textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+FDOE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+BRSE\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+BRSE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+BRSE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+BRSE}~\textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+BRSE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+PXHD\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+PXHD\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+PXHD\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+PXHD}~\textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+PXHD\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+EFBI\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+EFBI\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+EFBI\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+EFBI}~\textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+EFBI\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+TXP\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+TXP\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+TXP\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+TXP}~\textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+TXP\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+NISO\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+NISO\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+NISO\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+NISO}~\textbf{ FDCAN\+\_\+\+CCCR\+\_\+\+NISO\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG2\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG2\+\_\+\+Msk}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG2\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG2}~\textbf{ FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG2\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG1\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG1\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG1\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG1}~\textbf{ FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG1\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+NBTP\+\_\+\+NBRP\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FDCAN\+\_\+\+NBTP\+\_\+\+NBRP\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ FDCAN\+\_\+\+NBTP\+\_\+\+NBRP\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+NBTP\+\_\+\+NBRP}~\textbf{ FDCAN\+\_\+\+NBTP\+\_\+\+NBRP\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+NBTP\+\_\+\+NSJW\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ FDCAN\+\_\+\+NBTP\+\_\+\+NSJW\+\_\+\+Msk}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+NBTP\+\_\+\+NSJW\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+NBTP\+\_\+\+NSJW}~\textbf{ FDCAN\+\_\+\+NBTP\+\_\+\+NSJW\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TSCC\+\_\+\+TSS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TSCC\+\_\+\+TSS\+\_\+\+Msk}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TSCC\+\_\+\+TSS\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TSCC\+\_\+\+TSS}~\textbf{ FDCAN\+\_\+\+TSCC\+\_\+\+TSS\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TSCC\+\_\+\+TCP\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TSCC\+\_\+\+TCP\+\_\+\+Msk}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+TSCC\+\_\+\+TCP\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TSCC\+\_\+\+TCP}~\textbf{ FDCAN\+\_\+\+TSCC\+\_\+\+TCP\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TSCV\+\_\+\+TSC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TSCV\+\_\+\+TSC\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ FDCAN\+\_\+\+TSCV\+\_\+\+TSC\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TSCV\+\_\+\+TSC}~\textbf{ FDCAN\+\_\+\+TSCV\+\_\+\+TSC\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TOCC\+\_\+\+ETOC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TOCC\+\_\+\+ETOC\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TOCC\+\_\+\+ETOC\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TOCC\+\_\+\+ETOC}~\textbf{ FDCAN\+\_\+\+TOCC\+\_\+\+ETOC\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TOCC\+\_\+\+TOS\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TOCC\+\_\+\+TOS\+\_\+\+Msk}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TOCC\+\_\+\+TOS\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TOCC\+\_\+\+TOS}~\textbf{ FDCAN\+\_\+\+TOCC\+\_\+\+TOS\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TOCC\+\_\+\+TOP\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TOCC\+\_\+\+TOP\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ FDCAN\+\_\+\+TOCC\+\_\+\+TOP\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TOCC\+\_\+\+TOP}~\textbf{ FDCAN\+\_\+\+TOCC\+\_\+\+TOP\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TOCV\+\_\+\+TOC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TOCV\+\_\+\+TOC\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ FDCAN\+\_\+\+TOCV\+\_\+\+TOC\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TOCV\+\_\+\+TOC}~\textbf{ FDCAN\+\_\+\+TOCV\+\_\+\+TOC\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+ECR\+\_\+\+TEC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+ECR\+\_\+\+TEC\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FDCAN\+\_\+\+ECR\+\_\+\+TEC\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+ECR\+\_\+\+TEC}~\textbf{ FDCAN\+\_\+\+ECR\+\_\+\+TEC\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+ECR\+\_\+\+REC\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FDCAN\+\_\+\+ECR\+\_\+\+REC\+\_\+\+Msk}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+ECR\+\_\+\+REC\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+ECR\+\_\+\+REC}~\textbf{ FDCAN\+\_\+\+ECR\+\_\+\+REC\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+ECR\+\_\+\+RP\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ FDCAN\+\_\+\+ECR\+\_\+\+RP\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ECR\+\_\+\+RP\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+ECR\+\_\+\+RP}~\textbf{ FDCAN\+\_\+\+ECR\+\_\+\+RP\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+ECR\+\_\+\+CEL\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FDCAN\+\_\+\+ECR\+\_\+\+CEL\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FDCAN\+\_\+\+ECR\+\_\+\+CEL\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+ECR\+\_\+\+CEL}~\textbf{ FDCAN\+\_\+\+ECR\+\_\+\+CEL\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+LEC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+LEC\+\_\+\+Msk}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+LEC\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+LEC}~\textbf{ FDCAN\+\_\+\+PSR\+\_\+\+LEC\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+ACT\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+ACT\+\_\+\+Msk}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+ACT\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+ACT}~\textbf{ FDCAN\+\_\+\+PSR\+\_\+\+ACT\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+EP\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+EP\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+EP\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+EP}~\textbf{ FDCAN\+\_\+\+PSR\+\_\+\+EP\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+EW\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+EW\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+EW\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+EW}~\textbf{ FDCAN\+\_\+\+PSR\+\_\+\+EW\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+BO\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+BO\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+BO\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+BO}~\textbf{ FDCAN\+\_\+\+PSR\+\_\+\+BO\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+DLEC\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+DLEC\+\_\+\+Msk}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+DLEC\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+DLEC}~\textbf{ FDCAN\+\_\+\+PSR\+\_\+\+DLEC\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+RESI\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+RESI\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+RESI\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+RESI}~\textbf{ FDCAN\+\_\+\+PSR\+\_\+\+RESI\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+RBRS\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+RBRS\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+RBRS\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+RBRS}~\textbf{ FDCAN\+\_\+\+PSR\+\_\+\+RBRS\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+REDL\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+REDL\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+REDL\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+REDL}~\textbf{ FDCAN\+\_\+\+PSR\+\_\+\+REDL\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+PXE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+PXE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+PXE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+PXE}~\textbf{ FDCAN\+\_\+\+PSR\+\_\+\+PXE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+TDCV\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+TDCV\+\_\+\+Msk}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+TDCV\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+PSR\+\_\+\+TDCV}~\textbf{ FDCAN\+\_\+\+PSR\+\_\+\+TDCV\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TDCR\+\_\+\+TDCF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TDCR\+\_\+\+TDCF\+\_\+\+Msk}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+TDCR\+\_\+\+TDCF\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TDCR\+\_\+\+TDCF}~\textbf{ FDCAN\+\_\+\+TDCR\+\_\+\+TDCF\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TDCR\+\_\+\+TDCO\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TDCR\+\_\+\+TDCO\+\_\+\+Msk}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+TDCR\+\_\+\+TDCO\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TDCR\+\_\+\+TDCO}~\textbf{ FDCAN\+\_\+\+TDCR\+\_\+\+TDCO\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+RF0\+N\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+RF0\+N\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+RF0\+N\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+RF0N}~\textbf{ FDCAN\+\_\+\+IR\+\_\+\+RF0\+N\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+RF0\+F\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+RF0\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+RF0\+F\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+RF0F}~\textbf{ FDCAN\+\_\+\+IR\+\_\+\+RF0\+F\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+RF0\+L\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+RF0\+L\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+RF0\+L\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+RF0L}~\textbf{ FDCAN\+\_\+\+IR\+\_\+\+RF0\+L\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+RF1\+N\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+RF1\+N\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+RF1\+N\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+RF1N}~\textbf{ FDCAN\+\_\+\+IR\+\_\+\+RF1\+N\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+RF1\+F\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+RF1\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+RF1\+F\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+RF1F}~\textbf{ FDCAN\+\_\+\+IR\+\_\+\+RF1\+F\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+RF1\+L\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+RF1\+L\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+RF1\+L\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+RF1L}~\textbf{ FDCAN\+\_\+\+IR\+\_\+\+RF1\+L\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+HPM\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+HPM\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+HPM\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+HPM}~\textbf{ FDCAN\+\_\+\+IR\+\_\+\+HPM\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+TC\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+TC\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+TC\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+TC}~\textbf{ FDCAN\+\_\+\+IR\+\_\+\+TC\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+TCF\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+TCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+TCF\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+TCF}~\textbf{ FDCAN\+\_\+\+IR\+\_\+\+TCF\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+TFE\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+TFE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+TFE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+TFE}~\textbf{ FDCAN\+\_\+\+IR\+\_\+\+TFE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+TEFN\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+TEFN\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+TEFN\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+TEFN}~\textbf{ FDCAN\+\_\+\+IR\+\_\+\+TEFN\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+TEFF\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+TEFF\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+TEFF\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+TEFF}~\textbf{ FDCAN\+\_\+\+IR\+\_\+\+TEFF\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+TEFL\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+TEFL\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+TEFL\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+TEFL}~\textbf{ FDCAN\+\_\+\+IR\+\_\+\+TEFL\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+TSW\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+TSW\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+TSW\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+TSW}~\textbf{ FDCAN\+\_\+\+IR\+\_\+\+TSW\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+MRAF\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+MRAF\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+MRAF\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+MRAF}~\textbf{ FDCAN\+\_\+\+IR\+\_\+\+MRAF\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+TOO\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+TOO\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+TOO\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+TOO}~\textbf{ FDCAN\+\_\+\+IR\+\_\+\+TOO\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+ELO\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+ELO\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+ELO\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+ELO}~\textbf{ FDCAN\+\_\+\+IR\+\_\+\+ELO\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+EP\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+EP\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+EP\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+EP}~\textbf{ FDCAN\+\_\+\+IR\+\_\+\+EP\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+EW\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+EW\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+EW\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+EW}~\textbf{ FDCAN\+\_\+\+IR\+\_\+\+EW\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+BO\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+BO\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+BO\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+BO}~\textbf{ FDCAN\+\_\+\+IR\+\_\+\+BO\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+WDI\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+WDI\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+WDI\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+WDI}~\textbf{ FDCAN\+\_\+\+IR\+\_\+\+WDI\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+PEA\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+PEA\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+PEA\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+PEA}~\textbf{ FDCAN\+\_\+\+IR\+\_\+\+PEA\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+PED\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+PED\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+PED\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+PED}~\textbf{ FDCAN\+\_\+\+IR\+\_\+\+PED\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+ARA\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+ARA\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+ARA\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IR\+\_\+\+ARA}~\textbf{ FDCAN\+\_\+\+IR\+\_\+\+ARA\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+RF0\+NE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+RF0\+NE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+RF0\+NE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+RF0\+NE}~\textbf{ FDCAN\+\_\+\+IE\+\_\+\+RF0\+NE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+RF0\+FE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+RF0\+FE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+RF0\+FE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+RF0\+FE}~\textbf{ FDCAN\+\_\+\+IE\+\_\+\+RF0\+FE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+RF0\+LE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+RF0\+LE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+RF0\+LE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+RF0\+LE}~\textbf{ FDCAN\+\_\+\+IE\+\_\+\+RF0\+LE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+RF1\+NE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+RF1\+NE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+RF1\+NE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+RF1\+NE}~\textbf{ FDCAN\+\_\+\+IE\+\_\+\+RF1\+NE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+RF1\+FE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+RF1\+FE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+RF1\+FE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+RF1\+FE}~\textbf{ FDCAN\+\_\+\+IE\+\_\+\+RF1\+FE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+RF1\+LE\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+RF1\+LE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+RF1\+LE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+RF1\+LE}~\textbf{ FDCAN\+\_\+\+IE\+\_\+\+RF1\+LE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+HPME\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+HPME\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+HPME\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+HPME}~\textbf{ FDCAN\+\_\+\+IE\+\_\+\+HPME\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+TCE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+TCE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+TCE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+TCE}~\textbf{ FDCAN\+\_\+\+IE\+\_\+\+TCE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+TCFE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+TCFE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+TCFE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+TCFE}~\textbf{ FDCAN\+\_\+\+IE\+\_\+\+TCFE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+TFEE\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+TFEE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+TFEE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+TFEE}~\textbf{ FDCAN\+\_\+\+IE\+\_\+\+TFEE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+TEFNE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+TEFNE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+TEFNE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+TEFNE}~\textbf{ FDCAN\+\_\+\+IE\+\_\+\+TEFNE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+TEFFE\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+TEFFE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+TEFFE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+TEFFE}~\textbf{ FDCAN\+\_\+\+IE\+\_\+\+TEFFE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+TEFLE\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+TEFLE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+TEFLE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+TEFLE}~\textbf{ FDCAN\+\_\+\+IE\+\_\+\+TEFLE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+TSWE\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+TSWE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+TSWE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+TSWE}~\textbf{ FDCAN\+\_\+\+IE\+\_\+\+TSWE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+MRAFE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+MRAFE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+MRAFE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+MRAFE}~\textbf{ FDCAN\+\_\+\+IE\+\_\+\+MRAFE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+TOOE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+TOOE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+TOOE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+TOOE}~\textbf{ FDCAN\+\_\+\+IE\+\_\+\+TOOE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+ELOE\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+ELOE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+ELOE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+ELOE}~\textbf{ FDCAN\+\_\+\+IE\+\_\+\+ELOE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+EPE\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+EPE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+EPE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+EPE}~\textbf{ FDCAN\+\_\+\+IE\+\_\+\+EPE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+EWE\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+EWE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+EWE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+EWE}~\textbf{ FDCAN\+\_\+\+IE\+\_\+\+EWE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+BOE\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+BOE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+BOE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+BOE}~\textbf{ FDCAN\+\_\+\+IE\+\_\+\+BOE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+WDIE\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+WDIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+WDIE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+WDIE}~\textbf{ FDCAN\+\_\+\+IE\+\_\+\+WDIE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+PEAE\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+PEAE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+PEAE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+PEAE}~\textbf{ FDCAN\+\_\+\+IE\+\_\+\+PEAE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+PEDE\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+PEDE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+PEDE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+PEDE}~\textbf{ FDCAN\+\_\+\+IE\+\_\+\+PEDE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+ARAE\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+ARAE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+ARAE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+IE\+\_\+\+ARAE}~\textbf{ FDCAN\+\_\+\+IE\+\_\+\+ARAE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+ILS\+\_\+\+RXFIFO0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+ILS\+\_\+\+RXFIFO0\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+RXFIFO0\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+ILS\+\_\+\+RXFIFO0}~\textbf{ FDCAN\+\_\+\+ILS\+\_\+\+RXFIFO0\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+ILS\+\_\+\+RXFIFO1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ FDCAN\+\_\+\+ILS\+\_\+\+RXFIFO1\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+RXFIFO1\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+ILS\+\_\+\+RXFIFO1}~\textbf{ FDCAN\+\_\+\+ILS\+\_\+\+RXFIFO1\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+ILS\+\_\+\+SMSG\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ FDCAN\+\_\+\+ILS\+\_\+\+SMSG\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+SMSG\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+ILS\+\_\+\+SMSG}~\textbf{ FDCAN\+\_\+\+ILS\+\_\+\+SMSG\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+ILS\+\_\+\+TFERR\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ FDCAN\+\_\+\+ILS\+\_\+\+TFERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+TFERR\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+ILS\+\_\+\+TFERR}~\textbf{ FDCAN\+\_\+\+ILS\+\_\+\+TFERR\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+ILS\+\_\+\+MISC\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ FDCAN\+\_\+\+ILS\+\_\+\+MISC\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+MISC\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+ILS\+\_\+\+MISC}~\textbf{ FDCAN\+\_\+\+ILS\+\_\+\+MISC\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+ILS\+\_\+\+BERR\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ FDCAN\+\_\+\+ILS\+\_\+\+BERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+BERR\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+ILS\+\_\+\+BERR}~\textbf{ FDCAN\+\_\+\+ILS\+\_\+\+BERR\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+ILS\+\_\+\+PERR\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ FDCAN\+\_\+\+ILS\+\_\+\+PERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+PERR\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+ILS\+\_\+\+PERR}~\textbf{ FDCAN\+\_\+\+ILS\+\_\+\+PERR\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+ILE\+\_\+\+EINT0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+ILE\+\_\+\+EINT0\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILE\+\_\+\+EINT0\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+ILE\+\_\+\+EINT0}~\textbf{ FDCAN\+\_\+\+ILE\+\_\+\+EINT0\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+ILE\+\_\+\+EINT1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ FDCAN\+\_\+\+ILE\+\_\+\+EINT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILE\+\_\+\+EINT1\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+ILE\+\_\+\+EINT1}~\textbf{ FDCAN\+\_\+\+ILE\+\_\+\+EINT1\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+RRFE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+RRFE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+RXGFC\+\_\+\+RRFE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+RRFE}~\textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+RRFE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+RRFS\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+RRFS\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+RXGFC\+\_\+\+RRFS\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+RRFS}~\textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+RRFS\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+ANFE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+ANFE\+\_\+\+Msk}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+RXGFC\+\_\+\+ANFE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+ANFE}~\textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+ANFE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+ANFS\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+ANFS\+\_\+\+Msk}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+RXGFC\+\_\+\+ANFS\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+ANFS}~\textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+ANFS\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+F1\+OM\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+F1\+OM\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+RXGFC\+\_\+\+F1\+OM\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+F1\+OM}~\textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+F1\+OM\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+F0\+OM\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+F0\+OM\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+RXGFC\+\_\+\+F0\+OM\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+F0\+OM}~\textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+F0\+OM\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+LSS\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+LSS\+\_\+\+Msk}~(0x1\+FUL $<$$<$ FDCAN\+\_\+\+RXGFC\+\_\+\+LSS\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+LSS}~\textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+LSS\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+LSE\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+LSE\+\_\+\+Msk}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+RXGFC\+\_\+\+LSE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+LSE}~\textbf{ FDCAN\+\_\+\+RXGFC\+\_\+\+LSE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+XIDAM\+\_\+\+EIDM\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+XIDAM\+\_\+\+EIDM\+\_\+\+Msk}~(0x1\+FFFFFFFUL $<$$<$ FDCAN\+\_\+\+XIDAM\+\_\+\+EIDM\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+XIDAM\+\_\+\+EIDM}~\textbf{ FDCAN\+\_\+\+XIDAM\+\_\+\+EIDM\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+HPMS\+\_\+\+BIDX\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+HPMS\+\_\+\+BIDX\+\_\+\+Msk}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+HPMS\+\_\+\+BIDX\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+HPMS\+\_\+\+BIDX}~\textbf{ FDCAN\+\_\+\+HPMS\+\_\+\+BIDX\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+HPMS\+\_\+\+MSI\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ FDCAN\+\_\+\+HPMS\+\_\+\+MSI\+\_\+\+Msk}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+HPMS\+\_\+\+MSI\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+HPMS\+\_\+\+MSI}~\textbf{ FDCAN\+\_\+\+HPMS\+\_\+\+MSI\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+HPMS\+\_\+\+FIDX\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FDCAN\+\_\+\+HPMS\+\_\+\+FIDX\+\_\+\+Msk}~(0x1\+FUL $<$$<$ FDCAN\+\_\+\+HPMS\+\_\+\+FIDX\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+HPMS\+\_\+\+FIDX}~\textbf{ FDCAN\+\_\+\+HPMS\+\_\+\+FIDX\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+HPMS\+\_\+\+FLST\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ FDCAN\+\_\+\+HPMS\+\_\+\+FLST\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+HPMS\+\_\+\+FLST\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+HPMS\+\_\+\+FLST}~\textbf{ FDCAN\+\_\+\+HPMS\+\_\+\+FLST\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+FL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+FL\+\_\+\+Msk}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+FL\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+FL}~\textbf{ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+FL\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+GI\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+GI\+\_\+\+Msk}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+GI\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+GI}~\textbf{ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+GI\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+PI\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+PI\+\_\+\+Msk}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+PI\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+PI}~\textbf{ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+PI\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+F\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+F\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0F}~\textbf{ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+F\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF0\+S\+\_\+\+RF0\+L\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF0\+S\+\_\+\+RF0\+L\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+RXF0\+S\+\_\+\+RF0\+L\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF0\+S\+\_\+\+RF0L}~\textbf{ FDCAN\+\_\+\+RXF0\+S\+\_\+\+RF0\+L\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF0\+A\+\_\+\+F0\+AI\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF0\+A\+\_\+\+F0\+AI\+\_\+\+Msk}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+RXF0\+A\+\_\+\+F0\+AI\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF0\+A\+\_\+\+F0\+AI}~\textbf{ FDCAN\+\_\+\+RXF0\+A\+\_\+\+F0\+AI\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+FL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+FL\+\_\+\+Msk}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+FL\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+FL}~\textbf{ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+FL\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+GI\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+GI\+\_\+\+Msk}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+GI\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+GI}~\textbf{ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+GI\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+PI\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+PI\+\_\+\+Msk}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+PI\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+PI}~\textbf{ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+PI\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+F\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+F\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1F}~\textbf{ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+F\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF1\+S\+\_\+\+RF1\+L\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF1\+S\+\_\+\+RF1\+L\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+RXF1\+S\+\_\+\+RF1\+L\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF1\+S\+\_\+\+RF1L}~\textbf{ FDCAN\+\_\+\+RXF1\+S\+\_\+\+RF1\+L\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF1\+A\+\_\+\+F1\+AI\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF1\+A\+\_\+\+F1\+AI\+\_\+\+Msk}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+RXF1\+A\+\_\+\+F1\+AI\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+RXF1\+A\+\_\+\+F1\+AI}~\textbf{ FDCAN\+\_\+\+RXF1\+A\+\_\+\+F1\+AI\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TXBC\+\_\+\+TFQM\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXBC\+\_\+\+TFQM\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TXBC\+\_\+\+TFQM\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXBC\+\_\+\+TFQM}~\textbf{ FDCAN\+\_\+\+TXBC\+\_\+\+TFQM\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TXFQS\+\_\+\+TFFL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXFQS\+\_\+\+TFFL\+\_\+\+Msk}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+TXFQS\+\_\+\+TFFL\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXFQS\+\_\+\+TFFL}~\textbf{ FDCAN\+\_\+\+TXFQS\+\_\+\+TFFL\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TXFQS\+\_\+\+TFGI\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXFQS\+\_\+\+TFGI\+\_\+\+Msk}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TXFQS\+\_\+\+TFGI\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXFQS\+\_\+\+TFGI}~\textbf{ FDCAN\+\_\+\+TXFQS\+\_\+\+TFGI\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TXFQS\+\_\+\+TFQPI\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXFQS\+\_\+\+TFQPI\+\_\+\+Msk}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TXFQS\+\_\+\+TFQPI\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXFQS\+\_\+\+TFQPI}~\textbf{ FDCAN\+\_\+\+TXFQS\+\_\+\+TFQPI\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TXFQS\+\_\+\+TFQF\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXFQS\+\_\+\+TFQF\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TXFQS\+\_\+\+TFQF\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXFQS\+\_\+\+TFQF}~\textbf{ FDCAN\+\_\+\+TXFQS\+\_\+\+TFQF\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TXBRP\+\_\+\+TRP\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXBRP\+\_\+\+TRP\+\_\+\+Msk}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+TXBRP\+\_\+\+TRP\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXBRP\+\_\+\+TRP}~\textbf{ FDCAN\+\_\+\+TXBRP\+\_\+\+TRP\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TXBAR\+\_\+\+AR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXBAR\+\_\+\+AR\+\_\+\+Msk}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+TXBAR\+\_\+\+AR\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXBAR\+\_\+\+AR}~\textbf{ FDCAN\+\_\+\+TXBAR\+\_\+\+AR\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TXBCR\+\_\+\+CR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXBCR\+\_\+\+CR\+\_\+\+Msk}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+TXBCR\+\_\+\+CR\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXBCR\+\_\+\+CR}~\textbf{ FDCAN\+\_\+\+TXBCR\+\_\+\+CR\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TXBTO\+\_\+\+TO\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXBTO\+\_\+\+TO\+\_\+\+Msk}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+TXBTO\+\_\+\+TO\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXBTO\+\_\+\+TO}~\textbf{ FDCAN\+\_\+\+TXBTO\+\_\+\+TO\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TXBCF\+\_\+\+CF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXBCF\+\_\+\+CF\+\_\+\+Msk}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+TXBCF\+\_\+\+CF\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXBCF\+\_\+\+CF}~\textbf{ FDCAN\+\_\+\+TXBCF\+\_\+\+CF\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TXBTIE\+\_\+\+TIE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXBTIE\+\_\+\+TIE\+\_\+\+Msk}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+TXBTIE\+\_\+\+TIE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXBTIE\+\_\+\+TIE}~\textbf{ FDCAN\+\_\+\+TXBTIE\+\_\+\+TIE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TXBCIE\+\_\+\+CFIE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXBCIE\+\_\+\+CFIE\+\_\+\+Msk}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+TXBCIE\+\_\+\+CFIE\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXBCIE\+\_\+\+CFIE}~\textbf{ FDCAN\+\_\+\+TXBCIE\+\_\+\+CFIE\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TXEFS\+\_\+\+EFFL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXEFS\+\_\+\+EFFL\+\_\+\+Msk}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+TXEFS\+\_\+\+EFFL\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXEFS\+\_\+\+EFFL}~\textbf{ FDCAN\+\_\+\+TXEFS\+\_\+\+EFFL\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TXEFS\+\_\+\+EFGI\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXEFS\+\_\+\+EFGI\+\_\+\+Msk}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TXEFS\+\_\+\+EFGI\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXEFS\+\_\+\+EFGI}~\textbf{ FDCAN\+\_\+\+TXEFS\+\_\+\+EFGI\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TXEFS\+\_\+\+EFPI\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXEFS\+\_\+\+EFPI\+\_\+\+Msk}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TXEFS\+\_\+\+EFPI\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXEFS\+\_\+\+EFPI}~\textbf{ FDCAN\+\_\+\+TXEFS\+\_\+\+EFPI\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TXEFS\+\_\+\+EFF\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXEFS\+\_\+\+EFF\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TXEFS\+\_\+\+EFF\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXEFS\+\_\+\+EFF}~\textbf{ FDCAN\+\_\+\+TXEFS\+\_\+\+EFF\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TXEFS\+\_\+\+TEFL\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXEFS\+\_\+\+TEFL\+\_\+\+Msk}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TXEFS\+\_\+\+TEFL\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXEFS\+\_\+\+TEFL}~\textbf{ FDCAN\+\_\+\+TXEFS\+\_\+\+TEFL\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+TXEFA\+\_\+\+EFAI\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXEFA\+\_\+\+EFAI\+\_\+\+Msk}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TXEFA\+\_\+\+EFAI\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+TXEFA\+\_\+\+EFAI}~\textbf{ FDCAN\+\_\+\+TXEFA\+\_\+\+EFAI\+\_\+\+Msk}
\item 
\#define \textbf{ FDCAN\+\_\+\+CKDIV\+\_\+\+PDIV\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FDCAN\+\_\+\+CKDIV\+\_\+\+PDIV\+\_\+\+Msk}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+CKDIV\+\_\+\+PDIV\+\_\+\+Pos)
\item 
\#define \textbf{ FDCAN\+\_\+\+CKDIV\+\_\+\+PDIV}~\textbf{ FDCAN\+\_\+\+CKDIV\+\_\+\+PDIV\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Msk}~(0x\+FUL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY}~\textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0\+WS}~(0x00000000U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1\+WS}~(0x00000001U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+2\+WS}~(0x00000002U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+3\+WS}~(0x00000003U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+4\+WS}~(0x00000004U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+5\+WS}~(0x00000005U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+6\+WS}~(0x00000006U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+7\+WS}~(0x00000007U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+8\+WS}~(0x00000008U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+9\+WS}~(0x00000009U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+10\+WS}~(0x0000000\+AU)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+11\+WS}~(0x0000000\+BU)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+12\+WS}~(0x0000000\+CU)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+13\+WS}~(0x0000000\+DU)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+14\+WS}~(0x0000000\+EU)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+15\+WS}~(0x0000000\+FU)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+PRFTEN}~\textbf{ FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICEN}~\textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+DCEN}~\textbf{ FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICRST}~\textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+DCRST}~\textbf{ FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+RUN\+\_\+\+PD\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+RUN\+\_\+\+PD\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+RUN\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+RUN\+\_\+\+PD}~\textbf{ FLASH\+\_\+\+ACR\+\_\+\+RUN\+\_\+\+PD\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+SLEEP\+\_\+\+PD\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+SLEEP\+\_\+\+PD\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+SLEEP\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+SLEEP\+\_\+\+PD}~\textbf{ FLASH\+\_\+\+ACR\+\_\+\+SLEEP\+\_\+\+PD\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+DBG\+\_\+\+SWEN\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+DBG\+\_\+\+SWEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+DBG\+\_\+\+SWEN\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+DBG\+\_\+\+SWEN}~\textbf{ FLASH\+\_\+\+ACR\+\_\+\+DBG\+\_\+\+SWEN\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+EOP}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+OPERR}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PROGERR\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PROGERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+PROGERR\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PROGERR}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+PROGERR\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+WRPERR}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGAERR}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+SIZERR\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+SIZERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+SIZERR\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+SIZERR}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+SIZERR\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGSERR}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+MISERR\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+MISERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+MISERR\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+MISERR}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+MISERR\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+FASTERR\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+FASTERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+FASTERR\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+FASTERR}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+FASTERR\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+RDERR}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+OPTVERR\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+OPTVERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+OPTVERR\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+OPTVERR}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+OPTVERR\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+BSY}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PG}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PER}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+MER1\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+MER1\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+MER1\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+MER1}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+MER1\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PNB\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PNB\+\_\+\+Msk}~(0x7\+FUL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+PNB\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PNB}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+PNB\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+BKER\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+BKER\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+BKER\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+BKER}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+BKER\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+MER2\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+MER2\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+MER2\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+MER2}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+MER2\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+STRT}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+OPTSTRT\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+OPTSTRT\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+OPTSTRT\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+OPTSTRT}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+OPTSTRT\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+FSTPG\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+FSTPG\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+FSTPG\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+FSTPG}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+FSTPG\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+EOPIE}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+ERRIE}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+RDERRIE\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+RDERRIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+RDERRIE\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+RDERRIE}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+RDERRIE\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SEC\+\_\+\+PROT1\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SEC\+\_\+\+PROT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+SEC\+\_\+\+PROT1\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SEC\+\_\+\+PROT1}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+SEC\+\_\+\+PROT1\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SEC\+\_\+\+PROT2\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SEC\+\_\+\+PROT2\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+SEC\+\_\+\+PROT2\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SEC\+\_\+\+PROT2}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+SEC\+\_\+\+PROT2\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+OPTLOCK\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+OPTLOCK\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+OPTLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+OPTLOCK}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+OPTLOCK\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+LOCK}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC\+\_\+\+Msk}~(0x7\+FFFFUL $<$$<$ FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC}~\textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+BK\+\_\+\+ECC\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+BK\+\_\+\+ECC\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ECCR\+\_\+\+BK\+\_\+\+ECC\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+BK\+\_\+\+ECC}~\textbf{ FLASH\+\_\+\+ECCR\+\_\+\+BK\+\_\+\+ECC\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC}~\textbf{ FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCIE\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ECCR\+\_\+\+ECCIE\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCIE}~\textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCIE\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCC2\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCC2\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ECCR\+\_\+\+ECCC2\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCC2}~\textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCC2\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCD2\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCD2\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ECCR\+\_\+\+ECCD2\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCD2}~\textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCD2\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCC\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCC\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ECCR\+\_\+\+ECCC\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCC}~\textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCC\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCD\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCD\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ECCR\+\_\+\+ECCD\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCD}~\textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCD\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+RDP\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+RDP\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+RDP\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+RDP}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+RDP\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Msk}~(0x7\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+0}~(0x0\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+1}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+2}~(0x2\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+3}~(0x3\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+4}~(0x4\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+SHDW\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+SHDW\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+SHDW\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+SHDW}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+SHDW\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+BFB2\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+BFB2\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+BFB2\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+BFB2}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+BFB2\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+DBANK\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+DBANK\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+DBANK\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+DBANK}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+DBANK\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+SRAM\+\_\+\+PE\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+SRAM\+\_\+\+PE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+SRAM\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+SRAM\+\_\+\+PE}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+SRAM\+\_\+\+PE\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+CCMSRAM\+\_\+\+RST\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+CCMSRAM\+\_\+\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+CCMSRAM\+\_\+\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+CCMSRAM\+\_\+\+RST}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+CCMSRAM\+\_\+\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+SWBOOT0\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+SWBOOT0\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+n\+SWBOOT0\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+SWBOOT0}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+SWBOOT0\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE\+\_\+\+Msk}~(0x3\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE\+\_\+0}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE\+\_\+1}~(0x2\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IRHEN\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IRHEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+IRHEN\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IRHEN}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IRHEN\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+PCROP1\+SR\+\_\+\+PCROP1\+\_\+\+STRT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+PCROP1\+SR\+\_\+\+PCROP1\+\_\+\+STRT\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ FLASH\+\_\+\+PCROP1\+SR\+\_\+\+PCROP1\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+PCROP1\+SR\+\_\+\+PCROP1\+\_\+\+STRT}~\textbf{ FLASH\+\_\+\+PCROP1\+SR\+\_\+\+PCROP1\+\_\+\+STRT\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP1\+\_\+\+END\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP1\+\_\+\+END\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP1\+\_\+\+END\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP1\+\_\+\+END}~\textbf{ FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP1\+\_\+\+END\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP\+\_\+\+RDP\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP\+\_\+\+RDP\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP\+\_\+\+RDP\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP\+\_\+\+RDP}~\textbf{ FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP\+\_\+\+RDP\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT\+\_\+\+Msk}~(0x7\+FUL $<$$<$ FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT}~\textbf{ FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END\+\_\+\+Msk}~(0x7\+FUL $<$$<$ FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END}~\textbf{ FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT\+\_\+\+Msk}~(0x7\+FUL $<$$<$ FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT}~\textbf{ FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END\+\_\+\+Msk}~(0x7\+FUL $<$$<$ FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END}~\textbf{ FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+PCROP2\+SR\+\_\+\+PCROP2\+\_\+\+STRT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+PCROP2\+SR\+\_\+\+PCROP2\+\_\+\+STRT\+\_\+\+Msk}~(0x07\+FFFUL $<$$<$ FLASH\+\_\+\+PCROP2\+SR\+\_\+\+PCROP2\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+PCROP2\+SR\+\_\+\+PCROP2\+\_\+\+STRT}~\textbf{ FLASH\+\_\+\+PCROP2\+SR\+\_\+\+PCROP2\+\_\+\+STRT\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+PCROP2\+ER\+\_\+\+PCROP2\+\_\+\+END\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+PCROP2\+ER\+\_\+\+PCROP2\+\_\+\+END\+\_\+\+Msk}~(0x07\+FFFUL $<$$<$ FLASH\+\_\+\+PCROP2\+ER\+\_\+\+PCROP2\+\_\+\+END\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+PCROP2\+ER\+\_\+\+PCROP2\+\_\+\+END}~\textbf{ FLASH\+\_\+\+PCROP2\+ER\+\_\+\+PCROP2\+\_\+\+END\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+STRT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+STRT\+\_\+\+Msk}~(0x7\+FUL $<$$<$ FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+STRT}~\textbf{ FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+STRT\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+END\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+END\+\_\+\+Msk}~(0x7\+FUL $<$$<$ FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+END\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+END}~\textbf{ FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+END\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+STRT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+STRT\+\_\+\+Msk}~(0x7\+FUL $<$$<$ FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+STRT}~\textbf{ FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+STRT\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+END\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+END\+\_\+\+Msk}~(0x7\+FUL $<$$<$ FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+END\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+END}~\textbf{ FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+END\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SEC1\+R\+\_\+\+SEC\+\_\+\+SIZE1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+SEC1\+R\+\_\+\+SEC\+\_\+\+SIZE1\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+SEC1\+R\+\_\+\+SEC\+\_\+\+SIZE1\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+SEC1\+R\+\_\+\+SEC\+\_\+\+SIZE1}~\textbf{ FLASH\+\_\+\+SEC1\+R\+\_\+\+SEC\+\_\+\+SIZE1\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SEC1\+R\+\_\+\+BOOT\+\_\+\+LOCK\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FLASH\+\_\+\+SEC1\+R\+\_\+\+BOOT\+\_\+\+LOCK\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SEC1\+R\+\_\+\+BOOT\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+SEC1\+R\+\_\+\+BOOT\+\_\+\+LOCK}~\textbf{ FLASH\+\_\+\+SEC1\+R\+\_\+\+BOOT\+\_\+\+LOCK\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SEC2\+R\+\_\+\+SEC\+\_\+\+SIZE2\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+SEC2\+R\+\_\+\+SEC\+\_\+\+SIZE2\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+SEC2\+R\+\_\+\+SEC\+\_\+\+SIZE2\+\_\+\+Pos)
\item 
\#define \textbf{ FLASH\+\_\+\+SEC2\+R\+\_\+\+SEC\+\_\+\+SIZE2}~\textbf{ FLASH\+\_\+\+SEC2\+R\+\_\+\+SEC\+\_\+\+SIZE2\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BASE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BASE\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BASE\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BASE}~\textbf{ FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BASE\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BUF\+\_\+\+SIZE}~\textbf{ FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+FULL\+\_\+\+WM\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+FULL\+\_\+\+WM\+\_\+\+Msk}~(0x3\+UL  $<$$<$ FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+FULL\+\_\+\+WM\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+FULL\+\_\+\+WM}~\textbf{ FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+FULL\+\_\+\+WM\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BASE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BASE\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BASE\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BASE}~\textbf{ FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BASE\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BUF\+\_\+\+SIZE}~\textbf{ FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BASE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BASE\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BASE\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BASE}~\textbf{ FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BASE\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BUF\+\_\+\+SIZE}~\textbf{ FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+YBUFCFG\+\_\+\+EMPTY\+\_\+\+WM\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ FMAC\+\_\+\+YBUFCFG\+\_\+\+EMPTY\+\_\+\+WM\+\_\+\+Msk}~(0x3\+UL  $<$$<$ FMAC\+\_\+\+YBUFCFG\+\_\+\+EMPTY\+\_\+\+WM\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+YBUFCFG\+\_\+\+EMPTY\+\_\+\+WM}~\textbf{ FMAC\+\_\+\+YBUFCFG\+\_\+\+EMPTY\+\_\+\+WM\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+PARAM\+\_\+\+P\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FMAC\+\_\+\+PARAM\+\_\+\+P\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+P\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+PARAM\+\_\+P}~\textbf{ FMAC\+\_\+\+PARAM\+\_\+\+P\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+PARAM\+\_\+\+Q\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FMAC\+\_\+\+PARAM\+\_\+\+Q\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+Q\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+PARAM\+\_\+Q}~\textbf{ FMAC\+\_\+\+PARAM\+\_\+\+Q\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+PARAM\+\_\+\+R\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FMAC\+\_\+\+PARAM\+\_\+\+R\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+R\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+PARAM\+\_\+R}~\textbf{ FMAC\+\_\+\+PARAM\+\_\+\+R\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Msk}~(0x7\+FUL $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+PARAM\+\_\+\+FUNC}~\textbf{ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+0}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+1}~(0x2\+UL  $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+2}~(0x4\+UL  $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+3}~(0x8\+UL  $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+4}~(0x10\+UL $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+5}~(0x20\+UL $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+6}~(0x40\+UL $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+PARAM\+\_\+\+START\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ FMAC\+\_\+\+PARAM\+\_\+\+START\+\_\+\+Msk}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+START\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+PARAM\+\_\+\+START}~\textbf{ FMAC\+\_\+\+PARAM\+\_\+\+START\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+RIEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+RIEN\+\_\+\+Msk}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+RIEN\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+RIEN}~\textbf{ FMAC\+\_\+\+CR\+\_\+\+RIEN\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+WIEN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+WIEN\+\_\+\+Msk}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+WIEN\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+WIEN}~\textbf{ FMAC\+\_\+\+CR\+\_\+\+WIEN\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+OVFLIEN\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+OVFLIEN\+\_\+\+Msk}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+OVFLIEN\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+OVFLIEN}~\textbf{ FMAC\+\_\+\+CR\+\_\+\+OVFLIEN\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+UNFLIEN\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+UNFLIEN\+\_\+\+Msk}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+UNFLIEN\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+UNFLIEN}~\textbf{ FMAC\+\_\+\+CR\+\_\+\+UNFLIEN\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+SATIEN\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+SATIEN\+\_\+\+Msk}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+SATIEN\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+SATIEN}~\textbf{ FMAC\+\_\+\+CR\+\_\+\+SATIEN\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+DMAREN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+DMAREN\+\_\+\+Msk}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+DMAREN\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+DMAREN}~\textbf{ FMAC\+\_\+\+CR\+\_\+\+DMAREN\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+DMAWEN\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+DMAWEN\+\_\+\+Msk}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+DMAWEN\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+DMAWEN}~\textbf{ FMAC\+\_\+\+CR\+\_\+\+DMAWEN\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+CLIPEN\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+CLIPEN\+\_\+\+Msk}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+CLIPEN\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+CLIPEN}~\textbf{ FMAC\+\_\+\+CR\+\_\+\+CLIPEN\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+CR\+\_\+\+RESET}~\textbf{ FMAC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+SR\+\_\+\+YEMPTY\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FMAC\+\_\+\+SR\+\_\+\+YEMPTY\+\_\+\+Msk}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+SR\+\_\+\+YEMPTY\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+SR\+\_\+\+YEMPTY}~\textbf{ FMAC\+\_\+\+SR\+\_\+\+YEMPTY\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+SR\+\_\+\+X1\+FULL\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ FMAC\+\_\+\+SR\+\_\+\+X1\+FULL\+\_\+\+Msk}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+SR\+\_\+\+X1\+FULL\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+SR\+\_\+\+X1\+FULL}~\textbf{ FMAC\+\_\+\+SR\+\_\+\+X1\+FULL\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+SR\+\_\+\+OVFL\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FMAC\+\_\+\+SR\+\_\+\+OVFL\+\_\+\+Msk}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+SR\+\_\+\+OVFL\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+SR\+\_\+\+OVFL}~\textbf{ FMAC\+\_\+\+SR\+\_\+\+OVFL\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+SR\+\_\+\+UNFL\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ FMAC\+\_\+\+SR\+\_\+\+UNFL\+\_\+\+Msk}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+SR\+\_\+\+UNFL\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+SR\+\_\+\+UNFL}~\textbf{ FMAC\+\_\+\+SR\+\_\+\+UNFL\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+SR\+\_\+\+SAT\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ FMAC\+\_\+\+SR\+\_\+\+SAT\+\_\+\+Msk}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+SR\+\_\+\+SAT\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+SR\+\_\+\+SAT}~\textbf{ FMAC\+\_\+\+SR\+\_\+\+SAT\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+WDATA\+\_\+\+WDATA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FMAC\+\_\+\+WDATA\+\_\+\+WDATA\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ FMAC\+\_\+\+WDATA\+\_\+\+WDATA\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+WDATA\+\_\+\+WDATA}~\textbf{ FMAC\+\_\+\+WDATA\+\_\+\+WDATA\+\_\+\+Msk}
\item 
\#define \textbf{ FMAC\+\_\+\+RDATA\+\_\+\+RDATA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FMAC\+\_\+\+RDATA\+\_\+\+RDATA\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ FMAC\+\_\+\+RDATA\+\_\+\+RDATA\+\_\+\+Pos)
\item 
\#define \textbf{ FMAC\+\_\+\+RDATA\+\_\+\+RDATA}~\textbf{ FMAC\+\_\+\+RDATA\+\_\+\+RDATA\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BCR1\+\_\+\+CCLKEN\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ FMC\+\_\+\+BCR1\+\_\+\+CCLKEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCR1\+\_\+\+CCLKEN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BCR1\+\_\+\+CCLKEN}~\textbf{ FMC\+\_\+\+BCR1\+\_\+\+CCLKEN\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BCR1\+\_\+\+WFDIS\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ FMC\+\_\+\+BCR1\+\_\+\+WFDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCR1\+\_\+\+WFDIS\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BCR1\+\_\+\+WFDIS}~\textbf{ FMC\+\_\+\+BCR1\+\_\+\+WFDIS\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+MBKEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+MBKEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MBKEN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+MBKEN}~\textbf{ FMC\+\_\+\+BCRx\+\_\+\+MBKEN\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+MUXEN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+MUXEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MUXEN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+MUXEN}~\textbf{ FMC\+\_\+\+BCRx\+\_\+\+MUXEN\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+\+Msk}~(0x3\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+MTYP}~\textbf{ FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+0}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+1}~(0x2\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+\+Msk}~(0x3\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+MWID}~\textbf{ FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+0}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+1}~(0x2\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+FACCEN\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+FACCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+FACCEN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+FACCEN}~\textbf{ FMC\+\_\+\+BCRx\+\_\+\+FACCEN\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+BURSTEN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+BURSTEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+BURSTEN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+BURSTEN}~\textbf{ FMC\+\_\+\+BCRx\+\_\+\+BURSTEN\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+WAITPOL\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+WAITPOL\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+WAITPOL\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+WAITPOL}~\textbf{ FMC\+\_\+\+BCRx\+\_\+\+WAITPOL\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+WAITCFG\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+WAITCFG\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+WAITCFG\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+WAITCFG}~\textbf{ FMC\+\_\+\+BCRx\+\_\+\+WAITCFG\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+WREN\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+WREN\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+WREN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+WREN}~\textbf{ FMC\+\_\+\+BCRx\+\_\+\+WREN\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+WAITEN\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+WAITEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+WAITEN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+WAITEN}~\textbf{ FMC\+\_\+\+BCRx\+\_\+\+WAITEN\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+EXTMOD\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+EXTMOD\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+EXTMOD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+EXTMOD}~\textbf{ FMC\+\_\+\+BCRx\+\_\+\+EXTMOD\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+ASYNCWAIT\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+ASYNCWAIT\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+ASYNCWAIT\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+ASYNCWAIT}~\textbf{ FMC\+\_\+\+BCRx\+\_\+\+ASYNCWAIT\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Msk}~(0x7\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+CPSIZE}~\textbf{ FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+0}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+1}~(0x2\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+2}~(0x4\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+CBURSTRW\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+CBURSTRW\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+CBURSTRW\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+CBURSTRW}~\textbf{ FMC\+\_\+\+BCRx\+\_\+\+CBURSTRW\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+NBLSET\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+NBLSET\+\_\+\+Msk}~(0x3\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+NBLSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+NBLSET}~\textbf{ FMC\+\_\+\+BCRx\+\_\+\+NBLSET\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+NBLSET\+\_\+0}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+NBLSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BCRx\+\_\+\+NBLSET\+\_\+1}~(0x2\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+NBLSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Msk}~(0x\+FUL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+ADDSET}~\textbf{ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+0}~(0x1\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+1}~(0x2\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+2}~(0x4\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+3}~(0x8\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Msk}~(0x\+FUL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD}~\textbf{ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+0}~(0x1\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+1}~(0x2\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+2}~(0x4\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+3}~(0x8\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+DATAST}~\textbf{ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+0}~(0x01\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+1}~(0x02\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+2}~(0x04\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+3}~(0x08\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+4}~(0x10\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+5}~(0x20\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+6}~(0x40\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+7}~(0x80\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Msk}~(0x\+FUL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN}~\textbf{ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+0}~(0x1\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+1}~(0x2\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+2}~(0x4\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+3}~(0x8\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Msk}~(0x\+FUL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV}~\textbf{ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+0}~(0x1\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+1}~(0x2\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+2}~(0x4\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+3}~(0x8\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Msk}~(0x\+FUL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+DATLAT}~\textbf{ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+0}~(0x1\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+1}~(0x2\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+2}~(0x4\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+3}~(0x8\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+\+Msk}~(0x3\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+ACCMOD}~\textbf{ FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+0}~(0x1\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+1}~(0x2\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+DATAHLD\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+DATAHLD\+\_\+\+Msk}~(0x3\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAHLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+DATAHLD}~\textbf{ FMC\+\_\+\+BTRx\+\_\+\+DATAHLD\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+DATAHLD\+\_\+0}~(0x1\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAHLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BTRx\+\_\+\+DATAHLD\+\_\+1}~(0x2\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAHLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Msk}~(0x\+FUL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET}~\textbf{ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+0}~(0x1\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+1}~(0x2\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+2}~(0x4\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+3}~(0x8\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Msk}~(0x\+FUL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD}~\textbf{ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+0}~(0x1\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+1}~(0x2\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+2}~(0x4\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+3}~(0x8\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+DATAST}~\textbf{ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+0}~(0x01\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+1}~(0x02\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+2}~(0x04\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+3}~(0x08\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+4}~(0x10\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+5}~(0x20\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+6}~(0x40\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+7}~(0x80\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Msk}~(0x\+FUL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN}~\textbf{ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+0}~(0x1\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+1}~(0x2\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+2}~(0x4\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+3}~(0x8\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+\+Msk}~(0x3\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD}~\textbf{ FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+0}~(0x1\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+1}~(0x2\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+DATAHLD\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+DATAHLD\+\_\+\+Msk}~(0x3\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAHLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+DATAHLD}~\textbf{ FMC\+\_\+\+BWTRx\+\_\+\+DATAHLD\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+DATAHLD\+\_\+0}~(0x1\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAHLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+BWTRx\+\_\+\+DATAHLD\+\_\+1}~(0x2\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAHLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PCSCNTR\+\_\+\+CSCOUNT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FMC\+\_\+\+PCSCNTR\+\_\+\+CSCOUNT\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ FMC\+\_\+\+PCSCNTR\+\_\+\+CSCOUNT\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PCSCNTR\+\_\+\+CSCOUNT}~\textbf{ FMC\+\_\+\+PCSCNTR\+\_\+\+CSCOUNT\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB1\+EN\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB1\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB1\+EN}~\textbf{ FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB2\+EN\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB2\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB2\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB2\+EN}~\textbf{ FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB2\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB3\+EN\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB3\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB3\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB3\+EN}~\textbf{ FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB3\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB4\+EN\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB4\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB4\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB4\+EN}~\textbf{ FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB4\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+PWAITEN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+PWAITEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+PWAITEN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+PWAITEN}~\textbf{ FMC\+\_\+\+PCR\+\_\+\+PWAITEN\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+PBKEN\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+PBKEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+PBKEN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+PBKEN}~\textbf{ FMC\+\_\+\+PCR\+\_\+\+PBKEN\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+PTYP\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+PTYP\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+PTYP\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+PTYP}~\textbf{ FMC\+\_\+\+PCR\+\_\+\+PTYP\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+\+Msk}~(0x3\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+PWID}~\textbf{ FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+0}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+1}~(0x2\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+ECCEN\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+ECCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+ECCEN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+ECCEN}~\textbf{ FMC\+\_\+\+PCR\+\_\+\+ECCEN\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Msk}~(0x\+FUL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+TCLR}~\textbf{ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+0}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+1}~(0x2\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+2}~(0x4\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+3}~(0x8\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Msk}~(0x\+FUL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+TAR}~\textbf{ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+0}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+1}~(0x2\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+2}~(0x4\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+3}~(0x8\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Msk}~(0x7\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+ECCPS}~\textbf{ FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+0}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+1}~(0x2\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+2}~(0x4\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+SR\+\_\+\+IRS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FMC\+\_\+\+SR\+\_\+\+IRS\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+IRS\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+SR\+\_\+\+IRS}~\textbf{ FMC\+\_\+\+SR\+\_\+\+IRS\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+SR\+\_\+\+ILS\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ FMC\+\_\+\+SR\+\_\+\+ILS\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+ILS\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+SR\+\_\+\+ILS}~\textbf{ FMC\+\_\+\+SR\+\_\+\+ILS\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+SR\+\_\+\+IFS\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ FMC\+\_\+\+SR\+\_\+\+IFS\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+IFS\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+SR\+\_\+\+IFS}~\textbf{ FMC\+\_\+\+SR\+\_\+\+IFS\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+SR\+\_\+\+IREN\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ FMC\+\_\+\+SR\+\_\+\+IREN\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+IREN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+SR\+\_\+\+IREN}~\textbf{ FMC\+\_\+\+SR\+\_\+\+IREN\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+SR\+\_\+\+ILEN\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ FMC\+\_\+\+SR\+\_\+\+ILEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+ILEN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+SR\+\_\+\+ILEN}~\textbf{ FMC\+\_\+\+SR\+\_\+\+ILEN\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+SR\+\_\+\+IFEN\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ FMC\+\_\+\+SR\+\_\+\+IFEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+IFEN\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+SR\+\_\+\+IFEN}~\textbf{ FMC\+\_\+\+SR\+\_\+\+IFEN\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+SR\+\_\+\+FEMPT\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ FMC\+\_\+\+SR\+\_\+\+FEMPT\+\_\+\+Msk}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+FEMPT\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+SR\+\_\+\+FEMPT}~\textbf{ FMC\+\_\+\+SR\+\_\+\+FEMPT\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMSET}~\textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+0}~(0x01\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+1}~(0x02\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+2}~(0x04\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+3}~(0x08\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+4}~(0x10\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+5}~(0x20\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+6}~(0x40\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+7}~(0x80\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT}~\textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+0}~(0x01\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+1}~(0x02\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+2}~(0x04\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+3}~(0x08\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+4}~(0x10\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+5}~(0x20\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+6}~(0x40\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+7}~(0x80\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD}~\textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+0}~(0x01\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+1}~(0x02\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+2}~(0x04\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+3}~(0x08\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+4}~(0x10\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+5}~(0x20\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+6}~(0x40\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+7}~(0x80\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ}~\textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+0}~(0x01\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+1}~(0x02\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+2}~(0x04\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+3}~(0x08\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+4}~(0x10\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+5}~(0x20\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+6}~(0x40\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+7}~(0x80\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTSET}~\textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+0}~(0x01\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+1}~(0x02\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+2}~(0x04\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+3}~(0x08\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+4}~(0x10\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+5}~(0x20\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+6}~(0x40\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+7}~(0x80\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT}~\textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+0}~(0x01\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+1}~(0x02\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+2}~(0x04\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+3}~(0x08\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+4}~(0x10\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+5}~(0x20\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+6}~(0x40\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+7}~(0x80\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD}~\textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+0}~(0x01\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+1}~(0x02\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+2}~(0x04\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+3}~(0x08\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+4}~(0x10\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+5}~(0x20\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+6}~(0x40\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+7}~(0x80\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Msk}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ}~\textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Msk}
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+0}~(0x01\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+1}~(0x02\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+2}~(0x04\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+3}~(0x08\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+4}~(0x10\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+5}~(0x20\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+6}~(0x40\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+7}~(0x80\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+ECCR\+\_\+\+ECC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FMC\+\_\+\+ECCR\+\_\+\+ECC\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ FMC\+\_\+\+ECCR\+\_\+\+ECC\+\_\+\+Pos)
\item 
\#define \textbf{ FMC\+\_\+\+ECCR\+\_\+\+ECC}~\textbf{ FMC\+\_\+\+ECCR\+\_\+\+ECC\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE2}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE3}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE4}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE5}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE6}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE7}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE8}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE9}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE10}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE11}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE12}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE13}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE14}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE15}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER0}~GPIO\+\_\+\+MODER\+\_\+\+MODE0
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER1}~GPIO\+\_\+\+MODER\+\_\+\+MODE1
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER2}~GPIO\+\_\+\+MODER\+\_\+\+MODE2
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER3}~GPIO\+\_\+\+MODER\+\_\+\+MODE3
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER4}~GPIO\+\_\+\+MODER\+\_\+\+MODE4
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER5}~GPIO\+\_\+\+MODER\+\_\+\+MODE5
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER6}~GPIO\+\_\+\+MODER\+\_\+\+MODE6
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER7}~GPIO\+\_\+\+MODER\+\_\+\+MODE7
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER8}~GPIO\+\_\+\+MODER\+\_\+\+MODE8
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER9}~GPIO\+\_\+\+MODER\+\_\+\+MODE9
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER10}~GPIO\+\_\+\+MODER\+\_\+\+MODE10
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER11}~GPIO\+\_\+\+MODER\+\_\+\+MODE11
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER12}~GPIO\+\_\+\+MODER\+\_\+\+MODE12
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER13}~GPIO\+\_\+\+MODER\+\_\+\+MODE13
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER14}~GPIO\+\_\+\+MODER\+\_\+\+MODE14
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER15}~GPIO\+\_\+\+MODER\+\_\+\+MODE15
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT0}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT1}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT2}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT3}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT4}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT5}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT6}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT7}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT8}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT9}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT10}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT11}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT12}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT13}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT14}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT15}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+0}~GPIO\+\_\+\+OTYPER\+\_\+\+OT0
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+1}~GPIO\+\_\+\+OTYPER\+\_\+\+OT1
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+2}~GPIO\+\_\+\+OTYPER\+\_\+\+OT2
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+3}~GPIO\+\_\+\+OTYPER\+\_\+\+OT3
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+4}~GPIO\+\_\+\+OTYPER\+\_\+\+OT4
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+5}~GPIO\+\_\+\+OTYPER\+\_\+\+OT5
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+6}~GPIO\+\_\+\+OTYPER\+\_\+\+OT6
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+7}~GPIO\+\_\+\+OTYPER\+\_\+\+OT7
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+8}~GPIO\+\_\+\+OTYPER\+\_\+\+OT8
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+9}~GPIO\+\_\+\+OTYPER\+\_\+\+OT9
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+10}~GPIO\+\_\+\+OTYPER\+\_\+\+OT10
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+11}~GPIO\+\_\+\+OTYPER\+\_\+\+OT11
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+12}~GPIO\+\_\+\+OTYPER\+\_\+\+OT12
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+13}~GPIO\+\_\+\+OTYPER\+\_\+\+OT13
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+14}~GPIO\+\_\+\+OTYPER\+\_\+\+OT14
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+15}~GPIO\+\_\+\+OTYPER\+\_\+\+OT15
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15\+\_\+0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15\+\_\+1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Msk}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15\+\_\+0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15\+\_\+1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID0}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID1}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID2}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID3}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID4}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID5}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID6}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID7}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID8}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID9}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID10}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID11}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID12}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID13}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID14}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID15}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+0}~GPIO\+\_\+\+IDR\+\_\+\+ID0
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+1}~GPIO\+\_\+\+IDR\+\_\+\+ID1
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+2}~GPIO\+\_\+\+IDR\+\_\+\+ID2
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+3}~GPIO\+\_\+\+IDR\+\_\+\+ID3
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+4}~GPIO\+\_\+\+IDR\+\_\+\+ID4
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+5}~GPIO\+\_\+\+IDR\+\_\+\+ID5
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+6}~GPIO\+\_\+\+IDR\+\_\+\+ID6
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+7}~GPIO\+\_\+\+IDR\+\_\+\+ID7
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+8}~GPIO\+\_\+\+IDR\+\_\+\+ID8
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+9}~GPIO\+\_\+\+IDR\+\_\+\+ID9
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+10}~GPIO\+\_\+\+IDR\+\_\+\+ID10
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+11}~GPIO\+\_\+\+IDR\+\_\+\+ID11
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+12}~GPIO\+\_\+\+IDR\+\_\+\+ID12
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+13}~GPIO\+\_\+\+IDR\+\_\+\+ID13
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+14}~GPIO\+\_\+\+IDR\+\_\+\+ID14
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+15}~GPIO\+\_\+\+IDR\+\_\+\+ID15
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+0}~GPIO\+\_\+\+IDR\+\_\+\+ID0
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+1}~GPIO\+\_\+\+IDR\+\_\+\+ID1
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+2}~GPIO\+\_\+\+IDR\+\_\+\+ID2
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+3}~GPIO\+\_\+\+IDR\+\_\+\+ID3
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+4}~GPIO\+\_\+\+IDR\+\_\+\+ID4
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+5}~GPIO\+\_\+\+IDR\+\_\+\+ID5
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+6}~GPIO\+\_\+\+IDR\+\_\+\+ID6
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+7}~GPIO\+\_\+\+IDR\+\_\+\+ID7
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+8}~GPIO\+\_\+\+IDR\+\_\+\+ID8
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+9}~GPIO\+\_\+\+IDR\+\_\+\+ID9
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+10}~GPIO\+\_\+\+IDR\+\_\+\+ID10
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+11}~GPIO\+\_\+\+IDR\+\_\+\+ID11
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+12}~GPIO\+\_\+\+IDR\+\_\+\+ID12
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+13}~GPIO\+\_\+\+IDR\+\_\+\+ID13
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+14}~GPIO\+\_\+\+IDR\+\_\+\+ID14
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+15}~GPIO\+\_\+\+IDR\+\_\+\+ID15
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD0}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD1}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD2}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD3}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD4}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD5}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD6}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD7}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD8}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD9}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD10}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD11}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD12}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD13}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD14}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD15}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+0}~GPIO\+\_\+\+ODR\+\_\+\+OD0
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+1}~GPIO\+\_\+\+ODR\+\_\+\+OD1
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+2}~GPIO\+\_\+\+ODR\+\_\+\+OD2
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+3}~GPIO\+\_\+\+ODR\+\_\+\+OD3
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+4}~GPIO\+\_\+\+ODR\+\_\+\+OD4
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+5}~GPIO\+\_\+\+ODR\+\_\+\+OD5
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+6}~GPIO\+\_\+\+ODR\+\_\+\+OD6
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+7}~GPIO\+\_\+\+ODR\+\_\+\+OD7
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+8}~GPIO\+\_\+\+ODR\+\_\+\+OD8
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+9}~GPIO\+\_\+\+ODR\+\_\+\+OD9
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+10}~GPIO\+\_\+\+ODR\+\_\+\+OD10
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+11}~GPIO\+\_\+\+ODR\+\_\+\+OD11
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+12}~GPIO\+\_\+\+ODR\+\_\+\+OD12
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+13}~GPIO\+\_\+\+ODR\+\_\+\+OD13
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+14}~GPIO\+\_\+\+ODR\+\_\+\+OD14
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+15}~GPIO\+\_\+\+ODR\+\_\+\+OD15
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+0}~GPIO\+\_\+\+ODR\+\_\+\+OD0
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+1}~GPIO\+\_\+\+ODR\+\_\+\+OD1
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+2}~GPIO\+\_\+\+ODR\+\_\+\+OD2
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+3}~GPIO\+\_\+\+ODR\+\_\+\+OD3
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+4}~GPIO\+\_\+\+ODR\+\_\+\+OD4
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+5}~GPIO\+\_\+\+ODR\+\_\+\+OD5
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+6}~GPIO\+\_\+\+ODR\+\_\+\+OD6
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+7}~GPIO\+\_\+\+ODR\+\_\+\+OD7
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+8}~GPIO\+\_\+\+ODR\+\_\+\+OD8
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+9}~GPIO\+\_\+\+ODR\+\_\+\+OD9
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+10}~GPIO\+\_\+\+ODR\+\_\+\+OD10
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+11}~GPIO\+\_\+\+ODR\+\_\+\+OD11
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+12}~GPIO\+\_\+\+ODR\+\_\+\+OD12
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+13}~GPIO\+\_\+\+ODR\+\_\+\+OD13
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+14}~GPIO\+\_\+\+ODR\+\_\+\+OD14
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+15}~GPIO\+\_\+\+ODR\+\_\+\+OD15
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS0}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS1}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS2}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS3}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS4}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS5}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS6}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS7}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS8}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS9}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS10}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS11}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS12}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS13}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS14}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS15}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR0}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR1}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR2}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR3}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR4}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR5}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR6}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR7}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR8}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR9}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR10}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR11}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR12}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR13}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR14}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR15}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+0}~GPIO\+\_\+\+BSRR\+\_\+\+BS0
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+1}~GPIO\+\_\+\+BSRR\+\_\+\+BS1
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+2}~GPIO\+\_\+\+BSRR\+\_\+\+BS2
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+3}~GPIO\+\_\+\+BSRR\+\_\+\+BS3
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+4}~GPIO\+\_\+\+BSRR\+\_\+\+BS4
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+5}~GPIO\+\_\+\+BSRR\+\_\+\+BS5
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+6}~GPIO\+\_\+\+BSRR\+\_\+\+BS6
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+7}~GPIO\+\_\+\+BSRR\+\_\+\+BS7
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+8}~GPIO\+\_\+\+BSRR\+\_\+\+BS8
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+9}~GPIO\+\_\+\+BSRR\+\_\+\+BS9
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+10}~GPIO\+\_\+\+BSRR\+\_\+\+BS10
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+11}~GPIO\+\_\+\+BSRR\+\_\+\+BS11
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+12}~GPIO\+\_\+\+BSRR\+\_\+\+BS12
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+13}~GPIO\+\_\+\+BSRR\+\_\+\+BS13
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+14}~GPIO\+\_\+\+BSRR\+\_\+\+BS14
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+15}~GPIO\+\_\+\+BSRR\+\_\+\+BS15
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+0}~GPIO\+\_\+\+BSRR\+\_\+\+BR0
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+1}~GPIO\+\_\+\+BSRR\+\_\+\+BR1
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+2}~GPIO\+\_\+\+BSRR\+\_\+\+BR2
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+3}~GPIO\+\_\+\+BSRR\+\_\+\+BR3
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+4}~GPIO\+\_\+\+BSRR\+\_\+\+BR4
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+5}~GPIO\+\_\+\+BSRR\+\_\+\+BR5
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+6}~GPIO\+\_\+\+BSRR\+\_\+\+BR6
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+7}~GPIO\+\_\+\+BSRR\+\_\+\+BR7
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+8}~GPIO\+\_\+\+BSRR\+\_\+\+BR8
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+9}~GPIO\+\_\+\+BSRR\+\_\+\+BR9
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+10}~GPIO\+\_\+\+BSRR\+\_\+\+BR10
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+11}~GPIO\+\_\+\+BSRR\+\_\+\+BR11
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+12}~GPIO\+\_\+\+BSRR\+\_\+\+BR12
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+13}~GPIO\+\_\+\+BSRR\+\_\+\+BR13
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+14}~GPIO\+\_\+\+BSRR\+\_\+\+BR14
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+15}~GPIO\+\_\+\+BSRR\+\_\+\+BR15
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK0}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK1}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK2}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK3}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK4}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK5}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK6}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK7}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK8}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK9}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK10}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK11}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK12}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK13}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK14}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK15}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCKK}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Msk}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+2}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+3}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Msk}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+2}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+3}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Msk}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+2}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+3}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Msk}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+2}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+3}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Msk}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+2}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+3}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Msk}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+2}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+3}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Msk}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+2}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+3}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Msk}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+2}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+3}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL0}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL1}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL2}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL3}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL4}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL5}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL6}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFRL7}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Msk}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+2}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+3}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Msk}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+2}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+3}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Msk}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+2}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+3}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Msk}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+2}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+3}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Msk}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+2}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+3}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Msk}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+2}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+3}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Msk}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+2}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+3}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Msk}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+0}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+1}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+2}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+3}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH0}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH1}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH2}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH3}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH4}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH5}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH6}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFRH7}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR0}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR1}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR2}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR3}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR4}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR5}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR6}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR7}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR8}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR9}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR10}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR11}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR12}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR13}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR14}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Msk}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Pos)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR15}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+0}~GPIO\+\_\+\+BRR\+\_\+\+BR0
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+1}~GPIO\+\_\+\+BRR\+\_\+\+BR1
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+2}~GPIO\+\_\+\+BRR\+\_\+\+BR2
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+3}~GPIO\+\_\+\+BRR\+\_\+\+BR3
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+4}~GPIO\+\_\+\+BRR\+\_\+\+BR4
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+5}~GPIO\+\_\+\+BRR\+\_\+\+BR5
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+6}~GPIO\+\_\+\+BRR\+\_\+\+BR6
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+7}~GPIO\+\_\+\+BRR\+\_\+\+BR7
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+8}~GPIO\+\_\+\+BRR\+\_\+\+BR8
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+9}~GPIO\+\_\+\+BRR\+\_\+\+BR9
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+10}~GPIO\+\_\+\+BRR\+\_\+\+BR10
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+11}~GPIO\+\_\+\+BRR\+\_\+\+BR11
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+12}~GPIO\+\_\+\+BRR\+\_\+\+BR12
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+13}~GPIO\+\_\+\+BRR\+\_\+\+BR13
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+14}~GPIO\+\_\+\+BRR\+\_\+\+BR14
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+15}~GPIO\+\_\+\+BRR\+\_\+\+BR15
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Msk}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+CK\+\_\+\+PSC}~\textbf{ HRTIM\+\_\+\+MCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+CK\+\_\+\+PSC\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+CK\+\_\+\+PSC\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+CK\+\_\+\+PSC\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+CONT\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+CONT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+CONT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+CONT}~\textbf{ HRTIM\+\_\+\+MCR\+\_\+\+CONT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+RETRIG\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+RETRIG\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+RETRIG\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+RETRIG}~\textbf{ HRTIM\+\_\+\+MCR\+\_\+\+RETRIG\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+HALF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+HALF\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+HALF\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+HALF}~\textbf{ HRTIM\+\_\+\+MCR\+\_\+\+HALF\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+INTLVD\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+INTLVD\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+INTLVD\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+INTLVD}~\textbf{ HRTIM\+\_\+\+MCR\+\_\+\+INTLVD\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+INTLVD\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+INTLVD\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+INTLVD\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+INTLVD\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+IN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+IN\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+IN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+IN}~\textbf{ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+IN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+IN\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+IN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+IN\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+IN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+SYNCRSTM\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+SYNCRSTM\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+SYNCRSTM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+SYNCRSTM}~\textbf{ HRTIM\+\_\+\+MCR\+\_\+\+SYNCRSTM\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+SYNCSTRTM\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+SYNCSTRTM\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+SYNCSTRTM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+SYNCSTRTM}~\textbf{ HRTIM\+\_\+\+MCR\+\_\+\+SYNCSTRTM\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+OUT\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+OUT\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+OUT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+OUT}~\textbf{ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+OUT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+OUT\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+OUT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+OUT\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+OUT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+SRC\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+SRC\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+SRC}~\textbf{ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+SRC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+SRC\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+SRC\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+MCEN\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+MCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+MCEN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+MCEN}~\textbf{ HRTIM\+\_\+\+MCR\+\_\+\+MCEN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+TACEN\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+TACEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+TACEN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+TACEN}~\textbf{ HRTIM\+\_\+\+MCR\+\_\+\+TACEN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+TBCEN\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+TBCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+TBCEN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+TBCEN}~\textbf{ HRTIM\+\_\+\+MCR\+\_\+\+TBCEN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+TCCEN\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+TCCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+TCCEN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+TCCEN}~\textbf{ HRTIM\+\_\+\+MCR\+\_\+\+TCCEN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+TDCEN\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+TDCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+TDCEN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+TDCEN}~\textbf{ HRTIM\+\_\+\+MCR\+\_\+\+TDCEN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+TECEN\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+TECEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+TECEN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+TECEN}~\textbf{ HRTIM\+\_\+\+MCR\+\_\+\+TECEN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+TFCEN\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+TFCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+TFCEN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+TFCEN}~\textbf{ HRTIM\+\_\+\+MCR\+\_\+\+TFCEN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+DACSYNC\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+DACSYNC\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+DACSYNC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+DACSYNC}~\textbf{ HRTIM\+\_\+\+MCR\+\_\+\+DACSYNC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+DACSYNC\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+DACSYNC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+DACSYNC\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+DACSYNC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+PREEN\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+PREEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+PREEN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+PREEN}~\textbf{ HRTIM\+\_\+\+MCR\+\_\+\+PREEN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+MREPU\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+MREPU\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+MREPU\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+MREPU}~\textbf{ HRTIM\+\_\+\+MCR\+\_\+\+MREPU\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+BRSTDMA\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+BRSTDMA\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+BRSTDMA\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+BRSTDMA}~\textbf{ HRTIM\+\_\+\+MCR\+\_\+\+BRSTDMA\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+BRSTDMA\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+BRSTDMA\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCR\+\_\+\+BRSTDMA\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+BRSTDMA\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MISR\+\_\+\+MCMP1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MISR\+\_\+\+MCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MISR\+\_\+\+MCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MISR\+\_\+\+MCMP1}~\textbf{ HRTIM\+\_\+\+MISR\+\_\+\+MCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MISR\+\_\+\+MCMP2\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MISR\+\_\+\+MCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MISR\+\_\+\+MCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MISR\+\_\+\+MCMP2}~\textbf{ HRTIM\+\_\+\+MISR\+\_\+\+MCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MISR\+\_\+\+MCMP3\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MISR\+\_\+\+MCMP3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MISR\+\_\+\+MCMP3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MISR\+\_\+\+MCMP3}~\textbf{ HRTIM\+\_\+\+MISR\+\_\+\+MCMP3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MISR\+\_\+\+MCMP4\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MISR\+\_\+\+MCMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MISR\+\_\+\+MCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MISR\+\_\+\+MCMP4}~\textbf{ HRTIM\+\_\+\+MISR\+\_\+\+MCMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MISR\+\_\+\+MREP\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MISR\+\_\+\+MREP\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MISR\+\_\+\+MREP\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MISR\+\_\+\+MREP}~\textbf{ HRTIM\+\_\+\+MISR\+\_\+\+MREP\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MISR\+\_\+\+SYNC\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MISR\+\_\+\+SYNC\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MISR\+\_\+\+SYNC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MISR\+\_\+\+SYNC}~\textbf{ HRTIM\+\_\+\+MISR\+\_\+\+SYNC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MISR\+\_\+\+MUPD\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MISR\+\_\+\+MUPD\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MISR\+\_\+\+MUPD\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MISR\+\_\+\+MUPD}~\textbf{ HRTIM\+\_\+\+MISR\+\_\+\+MUPD\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MICR\+\_\+\+MCMP1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MICR\+\_\+\+MCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MICR\+\_\+\+MCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MICR\+\_\+\+MCMP1}~\textbf{ HRTIM\+\_\+\+MICR\+\_\+\+MCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MICR\+\_\+\+MCMP2\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MICR\+\_\+\+MCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MICR\+\_\+\+MCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MICR\+\_\+\+MCMP2}~\textbf{ HRTIM\+\_\+\+MICR\+\_\+\+MCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MICR\+\_\+\+MCMP3\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MICR\+\_\+\+MCMP3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MICR\+\_\+\+MCMP3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MICR\+\_\+\+MCMP3}~\textbf{ HRTIM\+\_\+\+MICR\+\_\+\+MCMP3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MICR\+\_\+\+MCMP4\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MICR\+\_\+\+MCMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MICR\+\_\+\+MCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MICR\+\_\+\+MCMP4}~\textbf{ HRTIM\+\_\+\+MICR\+\_\+\+MCMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MICR\+\_\+\+MREP\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MICR\+\_\+\+MREP\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MICR\+\_\+\+MREP\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MICR\+\_\+\+MREP}~\textbf{ HRTIM\+\_\+\+MICR\+\_\+\+MREP\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MICR\+\_\+\+SYNC\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MICR\+\_\+\+SYNC\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MICR\+\_\+\+SYNC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MICR\+\_\+\+SYNC}~\textbf{ HRTIM\+\_\+\+MICR\+\_\+\+SYNC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MICR\+\_\+\+MUPD\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MICR\+\_\+\+MUPD\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MICR\+\_\+\+MUPD\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MICR\+\_\+\+MUPD}~\textbf{ HRTIM\+\_\+\+MICR\+\_\+\+MUPD\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP1\+IE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP1\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP1\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP1\+IE}~\textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP1\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP2\+IE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP2\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP2\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP2\+IE}~\textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP2\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP3\+IE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP3\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP3\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP3\+IE}~\textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP3\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP4\+IE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP4\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP4\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP4\+IE}~\textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP4\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MREPIE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MREPIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+MREPIE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MREPIE}~\textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MREPIE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+SYNCIE\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+SYNCIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+SYNCIE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+SYNCIE}~\textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+SYNCIE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MUPDIE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MUPDIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+MUPDIE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MUPDIE}~\textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MUPDIE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP1\+DE\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP1\+DE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP1\+DE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP1\+DE}~\textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP1\+DE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP2\+DE\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP2\+DE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP2\+DE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP2\+DE}~\textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP2\+DE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP3\+DE\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP3\+DE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP3\+DE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP3\+DE}~\textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP3\+DE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP4\+DE\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP4\+DE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP4\+DE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP4\+DE}~\textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP4\+DE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MREPDE\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MREPDE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+MREPDE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MREPDE}~\textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MREPDE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+SYNCDE\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+SYNCDE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+SYNCDE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+SYNCDE}~\textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+SYNCDE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MUPDDE\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MUPDDE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+MUPDDE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MUPDDE}~\textbf{ HRTIM\+\_\+\+MDIER\+\_\+\+MUPDDE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCNTR\+\_\+\+MCNTR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCNTR\+\_\+\+MCNTR\+\_\+\+Msk}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+MCNTR\+\_\+\+MCNTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCNTR\+\_\+\+MCNTR}~\textbf{ HRTIM\+\_\+\+MCNTR\+\_\+\+MCNTR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MPER\+\_\+\+MPER\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MPER\+\_\+\+MPER\+\_\+\+Msk}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+MPER\+\_\+\+MPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MPER\+\_\+\+MPER}~\textbf{ HRTIM\+\_\+\+MPER\+\_\+\+MPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MREP\+\_\+\+MREP\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MREP\+\_\+\+MREP\+\_\+\+Msk}~(0x000000\+FFUL $<$$<$ HRTIM\+\_\+\+MREP\+\_\+\+MREP\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MREP\+\_\+\+MREP}~\textbf{ HRTIM\+\_\+\+MREP\+\_\+\+MREP\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCMP1\+R\+\_\+\+MCMP1\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCMP1\+R\+\_\+\+MCMP1\+R\+\_\+\+Msk}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+MCMP1\+R\+\_\+\+MCMP1\+R\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCMP1\+R\+\_\+\+MCMP1R}~\textbf{ HRTIM\+\_\+\+MCMP1\+R\+\_\+\+MCMP1\+R\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCMP2\+R\+\_\+\+MCMP2\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCMP2\+R\+\_\+\+MCMP2\+R\+\_\+\+Msk}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+MCMP2\+R\+\_\+\+MCMP2\+R\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCMP2\+R\+\_\+\+MCMP2R}~\textbf{ HRTIM\+\_\+\+MCMP2\+R\+\_\+\+MCMP2\+R\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCMP3\+R\+\_\+\+MCMP3\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCMP3\+R\+\_\+\+MCMP3\+R\+\_\+\+Msk}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+MCMP3\+R\+\_\+\+MCMP3\+R\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCMP3\+R\+\_\+\+MCMP3R}~\textbf{ HRTIM\+\_\+\+MCMP3\+R\+\_\+\+MCMP3\+R\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCMP4\+R\+\_\+\+MCMP4\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCMP4\+R\+\_\+\+MCMP4\+R\+\_\+\+Msk}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+MCMP4\+R\+\_\+\+MCMP4\+R\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+MCMP4\+R\+\_\+\+MCMP4R}~\textbf{ HRTIM\+\_\+\+MCMP4\+R\+\_\+\+MCMP4\+R\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCMP1\+R\+\_\+\+MCMP2R}~\textbf{ HRTIM\+\_\+\+MCMP2\+R\+\_\+\+MCMP2R}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCMP1\+R\+\_\+\+MCMP3R}~\textbf{ HRTIM\+\_\+\+MCMP3\+R\+\_\+\+MCMP3R}
\item 
\#define \textbf{ HRTIM\+\_\+\+MCMP1\+R\+\_\+\+MCMP4R}~\textbf{ HRTIM\+\_\+\+MCMP4\+R\+\_\+\+MCMP4R}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Msk}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+CK\+\_\+\+PSC}~\textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+CK\+\_\+\+PSC\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+CK\+\_\+\+PSC\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+CK\+\_\+\+PSC\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+CONT\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+CONT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+CONT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+CONT}~\textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+CONT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+RETRIG\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+RETRIG\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+RETRIG\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+RETRIG}~\textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+RETRIG\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+HALF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+HALF\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+HALF\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+HALF}~\textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+HALF\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+PSHPLL\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+PSHPLL\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+PSHPLL\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+PSHPLL}~\textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+PSHPLL\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+INTLVD\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+INTLVD\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+INTLVD\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+INTLVD}~\textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+INTLVD\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+INTLVD\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+INTLVD\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+INTLVD\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+INTLVD\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+RSYNCU\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+RSYNCU\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+RSYNCU\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+RSYNCU}~\textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+RSYNCU\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+SYNCRST\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+SYNCRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+SYNCRST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+SYNCRST}~\textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+SYNCRST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+SYNCSTRT\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+SYNCSTRT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+SYNCSTRT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+SYNCSTRT}~\textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+SYNCSTRT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP2\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP2\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP2}~\textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP2\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP2\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP4\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP4\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP4}~\textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP4\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP4\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TFU\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TFU\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+TFU\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TFU}~\textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TFU\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TREPU\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TREPU\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+TREPU\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TREPU}~\textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TREPU\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TRSTU\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TRSTU\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+TRSTU\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TRSTU}~\textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TRSTU\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TAU\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TAU\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+TAU\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TAU}~\textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TAU\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TBU\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TBU\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+TBU\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TBU}~\textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TBU\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TCU\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TCU\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+TCU\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TCU}~\textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TCU\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TDU\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TDU\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+TDU\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TDU}~\textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TDU\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TEU\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TEU\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+TEU\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TEU}~\textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+TEU\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+MSTU\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+MSTU\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+MSTU\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+MSTU}~\textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+MSTU\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+DACSYNC\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+DACSYNC\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+DACSYNC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+DACSYNC}~\textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+DACSYNC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+DACSYNC\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+DACSYNC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+DACSYNC\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+DACSYNC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+PREEN\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+PREEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+PREEN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+PREEN}~\textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+PREEN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+UPDGAT\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+UPDGAT\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+UPDGAT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+UPDGAT}~\textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+UPDGAT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+UPDGAT\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+UPDGAT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+UPDGAT\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+UPDGAT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+UPDGAT\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+UPDGAT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR\+\_\+\+UPDGAT\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+UPDGAT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CMP1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+CMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CMP1}~\textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CMP2\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+CMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CMP2}~\textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CMP3\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CMP3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+CMP3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CMP3}~\textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CMP3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CMP4\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+CMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CMP4}~\textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+REP\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+REP\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+REP\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+REP}~\textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+REP\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+UPD\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+UPD\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+UPD\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+UPD}~\textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+UPD\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CPT1\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CPT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+CPT1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CPT1}~\textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CPT1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CPT2\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CPT2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+CPT2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CPT2}~\textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CPT2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+SET1\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+SET1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+SET1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+SET1}~\textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+SET1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+RST1\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+RST1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+RST1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+RST1}~\textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+RST1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+SET2\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+SET2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+SET2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+SET2}~\textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+SET2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+RST2\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+RST2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+RST2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+RST2}~\textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+RST2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+RST\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+RST}~\textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+DLYPRT\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+DLYPRT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+DLYPRT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+DLYPRT}~\textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+DLYPRT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CPPSTAT\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CPPSTAT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+CPPSTAT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CPPSTAT}~\textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+CPPSTAT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+IPPSTAT\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+IPPSTAT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+IPPSTAT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+IPPSTAT}~\textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+IPPSTAT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+O1\+STAT\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+O1\+STAT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+O1\+STAT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+O1\+STAT}~\textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+O1\+STAT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+O2\+STAT\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+O2\+STAT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+O2\+STAT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+O2\+STAT}~\textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+O2\+STAT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+O1\+CPY\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+O1\+CPY\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+O1\+CPY\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+O1\+CPY}~\textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+O1\+CPY\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+O2\+CPY\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+O2\+CPY\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+O2\+CPY\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+O2\+CPY}~\textbf{ HRTIM\+\_\+\+TIMISR\+\_\+\+O2\+CPY\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+CMP1\+C\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+CMP1\+C\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+CMP1\+C\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+CMP1C}~\textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+CMP1\+C\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+CMP2\+C\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+CMP2\+C\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+CMP2\+C\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+CMP2C}~\textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+CMP2\+C\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+CMP3\+C\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+CMP3\+C\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+CMP3\+C\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+CMP3C}~\textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+CMP3\+C\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+CMP4\+C\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+CMP4\+C\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+CMP4\+C\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+CMP4C}~\textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+CMP4\+C\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+REPC\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+REPC\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+REPC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+REPC}~\textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+REPC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+UPDC\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+UPDC\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+UPDC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+UPDC}~\textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+UPDC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+CPT1\+C\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+CPT1\+C\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+CPT1\+C\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+CPT1C}~\textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+CPT1\+C\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+CPT2\+C\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+CPT2\+C\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+CPT2\+C\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+CPT2C}~\textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+CPT2\+C\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+SET1\+C\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+SET1\+C\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+SET1\+C\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+SET1C}~\textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+SET1\+C\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+RST1\+C\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+RST1\+C\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+RST1\+C\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+RST1C}~\textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+RST1\+C\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+SET2\+C\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+SET2\+C\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+SET2\+C\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+SET2C}~\textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+SET2\+C\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+RST2\+C\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+RST2\+C\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+RST2\+C\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+RST2C}~\textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+RST2\+C\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+RSTC\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+RSTC\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+RSTC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+RSTC}~\textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+RSTC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+DLYPRTC\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+DLYPRTC\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+DLYPRTC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+DLYPRTC}~\textbf{ HRTIM\+\_\+\+TIMICR\+\_\+\+DLYPRTC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP1\+IE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP1\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP1\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP1\+IE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP1\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP2\+IE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP2\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP2\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP2\+IE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP2\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP3\+IE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP3\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP3\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP3\+IE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP3\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP4\+IE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP4\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP4\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP4\+IE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP4\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+REPIE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+REPIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+REPIE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+REPIE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+REPIE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+UPDIE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+UPDIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+UPDIE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+UPDIE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+UPDIE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT1\+IE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT1\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT1\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT1\+IE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT1\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT2\+IE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT2\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT2\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT2\+IE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT2\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+SET1\+IE\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+SET1\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+SET1\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+SET1\+IE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+SET1\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+RST1\+IE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+RST1\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+RST1\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+RST1\+IE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+RST1\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+SET2\+IE\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+SET2\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+SET2\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+SET2\+IE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+SET2\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+RST2\+IE\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+RST2\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+RST2\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+RST2\+IE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+RST2\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+RSTIE\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+RSTIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+RSTIE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+RSTIE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+RSTIE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+DLYPRTIE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+DLYPRTIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+DLYPRTIE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+DLYPRTIE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+DLYPRTIE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP1\+DE\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP1\+DE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP1\+DE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP1\+DE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP1\+DE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP2\+DE\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP2\+DE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP2\+DE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP2\+DE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP2\+DE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP3\+DE\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP3\+DE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP3\+DE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP3\+DE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP3\+DE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP4\+DE\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP4\+DE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP4\+DE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP4\+DE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP4\+DE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+REPDE\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+REPDE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+REPDE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+REPDE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+REPDE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+UPDDE\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+UPDDE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+UPDDE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+UPDDE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+UPDDE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT1\+DE\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT1\+DE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT1\+DE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT1\+DE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT1\+DE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT2\+DE\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT2\+DE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT2\+DE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT2\+DE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT2\+DE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+SET1\+DE\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+SET1\+DE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+SET1\+DE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+SET1\+DE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+SET1\+DE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+RST1\+DE\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+RST1\+DE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+RST1\+DE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+RST1\+DE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+RST1\+DE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+SET2\+DE\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+SET2\+DE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+SET2\+DE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+SET2\+DE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+SET2\+DE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+RST2\+DE\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+RST2\+DE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+RST2\+DE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+RST2\+DE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+RST2\+DE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+RSTDE\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+RSTDE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+RSTDE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+RSTDE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+RSTDE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+DLYPRTDE\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+DLYPRTDE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+DLYPRTDE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+DLYPRTDE}~\textbf{ HRTIM\+\_\+\+TIMDIER\+\_\+\+DLYPRTDE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CNTR\+\_\+\+CNTR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CNTR\+\_\+\+CNTR\+\_\+\+Msk}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+CNTR\+\_\+\+CNTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CNTR\+\_\+\+CNTR}~\textbf{ HRTIM\+\_\+\+CNTR\+\_\+\+CNTR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+PER\+\_\+\+PER\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+PER\+\_\+\+PER\+\_\+\+Msk}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+PER\+\_\+\+PER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+PER\+\_\+\+PER}~\textbf{ HRTIM\+\_\+\+PER\+\_\+\+PER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+REP\+\_\+\+REP\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+REP\+\_\+\+REP\+\_\+\+Msk}~(0x000000\+FFUL $<$$<$ HRTIM\+\_\+\+REP\+\_\+\+REP\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+REP\+\_\+\+REP}~\textbf{ HRTIM\+\_\+\+REP\+\_\+\+REP\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CMP1\+R\+\_\+\+CMP1\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CMP1\+R\+\_\+\+CMP1\+R\+\_\+\+Msk}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+CMP1\+R\+\_\+\+CMP1\+R\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CMP1\+R\+\_\+\+CMP1R}~\textbf{ HRTIM\+\_\+\+CMP1\+R\+\_\+\+CMP1\+R\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CMP1\+CR\+\_\+\+CMP1\+CR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CMP1\+CR\+\_\+\+CMP1\+CR\+\_\+\+Msk}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+CMP1\+CR\+\_\+\+CMP1\+CR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CMP1\+CR\+\_\+\+CMP1\+CR}~\textbf{ HRTIM\+\_\+\+CMP1\+CR\+\_\+\+CMP1\+CR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CMP2\+R\+\_\+\+CMP2\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CMP2\+R\+\_\+\+CMP2\+R\+\_\+\+Msk}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+CMP2\+R\+\_\+\+CMP2\+R\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CMP2\+R\+\_\+\+CMP2R}~\textbf{ HRTIM\+\_\+\+CMP2\+R\+\_\+\+CMP2\+R\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CMP3\+R\+\_\+\+CMP3\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CMP3\+R\+\_\+\+CMP3\+R\+\_\+\+Msk}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+CMP3\+R\+\_\+\+CMP3\+R\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CMP3\+R\+\_\+\+CMP3R}~\textbf{ HRTIM\+\_\+\+CMP3\+R\+\_\+\+CMP3\+R\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CMP4\+R\+\_\+\+CMP4\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CMP4\+R\+\_\+\+CMP4\+R\+\_\+\+Msk}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+CMP4\+R\+\_\+\+CMP4\+R\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CMP4\+R\+\_\+\+CMP4R}~\textbf{ HRTIM\+\_\+\+CMP4\+R\+\_\+\+CMP4\+R\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+R\+\_\+\+CPT1\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+R\+\_\+\+CPT1\+R\+\_\+\+Msk}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+CPT1\+R\+\_\+\+CPT1\+R\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+R\+\_\+\+CPT1R}~\textbf{ HRTIM\+\_\+\+CPT1\+R\+\_\+\+CPT1\+R\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+R\+\_\+\+DIR\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+R\+\_\+\+DIR\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+R\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+R\+\_\+\+DIR}~\textbf{ HRTIM\+\_\+\+CPT1\+R\+\_\+\+DIR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+R\+\_\+\+CPT2\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+R\+\_\+\+CPT2\+R\+\_\+\+Msk}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+CPT2\+R\+\_\+\+CPT2\+R\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+R\+\_\+\+CPT2R}~\textbf{ HRTIM\+\_\+\+CPT2\+R\+\_\+\+CPT2\+R\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+R\+\_\+\+DIR\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+R\+\_\+\+DIR\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+R\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+R\+\_\+\+DIR}~\textbf{ HRTIM\+\_\+\+CPT2\+R\+\_\+\+DIR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTR}~\textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+0}~(0x001\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+1}~(0x002\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+2}~(0x004\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+3}~(0x008\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+4}~(0x010\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+5}~(0x020\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+6}~(0x040\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+7}~(0x080\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+8}~(0x100\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+SDTR\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+SDTR\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+SDTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+SDTR}~\textbf{ HRTIM\+\_\+\+DTR\+\_\+\+SDTR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTPRSC\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTPRSC\+\_\+\+Msk}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTPRSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTPRSC}~\textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTPRSC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTPRSC\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTPRSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTPRSC\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTPRSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTPRSC\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTPRSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTRSLK\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTRSLK\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTRSLK\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTRSLK}~\textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTRSLK\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTRLK\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTRLK\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTRLK\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTRLK}~\textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTRLK\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTF}~\textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+0}~(0x001\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+1}~(0x002\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+2}~(0x004\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+3}~(0x008\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+4}~(0x010\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+5}~(0x020\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+6}~(0x040\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+7}~(0x080\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+8}~(0x100\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+SDTF\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+SDTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+SDTF\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+SDTF}~\textbf{ HRTIM\+\_\+\+DTR\+\_\+\+SDTF\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTFSLK\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTFSLK\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTFSLK\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTFSLK}~\textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTFSLK\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTFLK\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTFLK\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTFLK\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTFLK}~\textbf{ HRTIM\+\_\+\+DTR\+\_\+\+DTFLK\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+SST\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+SST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+SST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+SST}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+SST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+RESYNC\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+RESYNC\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+RESYNC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+RESYNC}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+RESYNC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+PER\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+PER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+PER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+PER}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+PER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP1\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP1}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP2\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP2}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP3\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP3}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP4\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP4}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTPER\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTPER}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP1\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP1}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP2\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP2}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP3\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP3}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP4\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP4}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT1\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT1}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT2\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT2}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT3\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT3}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT4\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT4}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT5\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT5\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT5\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT5}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT5\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT6\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT6\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT6\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT6}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT6\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT7\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT7\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT7\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT7}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT7\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT8\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT8\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT8\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT8}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT8\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT9\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT9\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT9\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT9}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT9\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT1\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT1}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT2\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT2}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT3\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT3}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT4\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT4}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT5\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT5\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT5\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT5}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT5\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT6\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT6\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT6\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT6}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT6\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT7\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT7\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT7\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT7}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT7\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT8\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT8\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT8\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT8}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT8\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT9\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT9\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT9\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT9}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT9\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT10\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT10\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT10\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT10}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT10\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+UPDATE\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+UPDATE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+UPDATE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+UPDATE}~\textbf{ HRTIM\+\_\+\+SET1\+R\+\_\+\+UPDATE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+SRT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+SRT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+SRT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+SRT}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+SRT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+RESYNC\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+RESYNC\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+RESYNC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+RESYNC}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+RESYNC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+PER\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+PER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+PER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+PER}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+PER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP1\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP1}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP2\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP2}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP3\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP3}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP4\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP4}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTPER\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTPER}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP1\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP1}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP2\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP2}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP3\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP3}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP4\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP4}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT1\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT1}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT2\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT2}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT3\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT3}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT4\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT4}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT5\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT5\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT5\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT5}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT5\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT6\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT6\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT6\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT6}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT6\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT7\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT7\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT7\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT7}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT7\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT8\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT8\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT8\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT8}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT8\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT9\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT9\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT9\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT9}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT9\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT1\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT1}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT2\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT2}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT3\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT3}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT4\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT4}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT5\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT5\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT5\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT5}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT5\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT6\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT6\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT6\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT6}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT6\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT7\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT7\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT7\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT7}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT7\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT8\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT8\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT8\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT8}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT8\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT9\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT9\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT9\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT9}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT9\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT10\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT10\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT10\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT10}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT10\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+UPDATE\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+UPDATE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+UPDATE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+UPDATE}~\textbf{ HRTIM\+\_\+\+RST1\+R\+\_\+\+UPDATE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+SST\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+SST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+SST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+SST}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+SST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+RESYNC\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+RESYNC\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+RESYNC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+RESYNC}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+RESYNC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+PER\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+PER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+PER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+PER}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+PER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP1\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP1}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP2\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP2}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP3\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP3}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP4\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP4}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTPER\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTPER}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP1\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP1}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP2\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP2}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP3\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP3}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP4\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP4}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT1\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT1}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT2\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT2}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT3\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT3}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT4\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT4}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT5\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT5\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT5\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT5}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT5\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT6\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT6\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT6\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT6}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT6\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT7\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT7\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT7\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT7}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT7\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT8\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT8\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT8\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT8}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT8\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT9\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT9\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT9\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT9}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT9\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT1\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT1}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT2\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT2}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT3\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT3}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT4\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT4}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT5\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT5\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT5\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT5}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT5\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT6\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT6\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT6\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT6}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT6\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT7\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT7\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT7\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT7}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT7\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT8\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT8\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT8\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT8}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT8\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT9\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT9\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT9\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT9}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT9\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT10\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT10\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT10\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT10}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT10\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+UPDATE\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+UPDATE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+UPDATE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+UPDATE}~\textbf{ HRTIM\+\_\+\+SET2\+R\+\_\+\+UPDATE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+SRT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+SRT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+SRT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+SRT}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+SRT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+RESYNC\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+RESYNC\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+RESYNC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+RESYNC}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+RESYNC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+PER\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+PER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+PER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+PER}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+PER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP1\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP1}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP2\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP2}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP3\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP3}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP4\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP4}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTPER\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTPER}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP1\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP1}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP2\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP2}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP3\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP3}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP4\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP4}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT1\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT1}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT2\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT2}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT3\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT3}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT4\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT4}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT5\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT5\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT5\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT5}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT5\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT6\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT6\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT6\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT6}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT6\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT7\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT7\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT7\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT7}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT7\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT8\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT8\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT8\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT8}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT8\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT9\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT9\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT9\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT9}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT9\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT1\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT1}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT2\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT2}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT3\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT3}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT4\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT4}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT5\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT5\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT5\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT5}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT5\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT6\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT6\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT6\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT6}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT6\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT7\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT7\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT7\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT7}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT7\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT8\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT8\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT8\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT8}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT8\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT9\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT9\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT9\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT9}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT9\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT10\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT10\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT10\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT10}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT10\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+UPDATE\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+UPDATE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+UPDATE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+UPDATE}~\textbf{ HRTIM\+\_\+\+RST2\+R\+\_\+\+UPDATE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+LTCH\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+LTCH\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+LTCH\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+LTCH}~\textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+LTCH\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+FLTR\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+FLTR\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+FLTR}~\textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+FLTR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+FLTR\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+FLTR\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+FLTR\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+FLTR\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+LTCH\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+LTCH\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+LTCH\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+LTCH}~\textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+LTCH\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+FLTR\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+FLTR\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+FLTR}~\textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+FLTR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+FLTR\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+FLTR\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+FLTR\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+FLTR\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+LTCH\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+LTCH\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+LTCH\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+LTCH}~\textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+LTCH\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+FLTR\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+FLTR\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+FLTR}~\textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+FLTR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+FLTR\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+FLTR\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+FLTR\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+FLTR\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+LTCH\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+LTCH\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+LTCH\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+LTCH}~\textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+LTCH\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+FLTR\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+FLTR\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+FLTR}~\textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+FLTR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+FLTR\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+FLTR\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+FLTR\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+FLTR\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+LTCH\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+LTCH\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+LTCH\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+LTCH}~\textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+LTCH\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+FLTR\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+FLTR\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+FLTR}~\textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+FLTR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+FLTR\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+FLTR\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+FLTR\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+FLTR\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+LTCH\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+LTCH\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+LTCH\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+LTCH}~\textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+LTCH\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+FLTR\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+FLTR\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+FLTR}~\textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+FLTR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+FLTR\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+FLTR\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+FLTR\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+FLTR\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+LTCH\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+LTCH\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+LTCH\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+LTCH}~\textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+LTCH\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+FLTR\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+FLTR\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+FLTR}~\textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+FLTR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+FLTR\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+FLTR\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+FLTR\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+FLTR\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+LTCH\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+LTCH\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+LTCH\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+LTCH}~\textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+LTCH\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+FLTR\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+FLTR\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+FLTR}~\textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+FLTR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+FLTR\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+FLTR\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+FLTR\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+FLTR\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+LTCH\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+LTCH\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+LTCH\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+LTCH}~\textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+LTCH\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+FLTR\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+FLTR\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+FLTR}~\textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+FLTR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+FLTR\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+FLTR\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+FLTR\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+FLTR\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+LTCH\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+LTCH\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+LTCH\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+LTCH}~\textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+LTCH\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+FLTR\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+FLTR\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+FLTR}~\textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+FLTR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+FLTR\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+FLTR\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+FLTR\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+FLTR\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+FLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMFCMP1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMFCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMFCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMFCMP1}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMFCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+UPDATE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+UPDATE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+UPDATE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+UPDATE}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+UPDATE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+CMP2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+CMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+CMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+CMP2}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+CMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+CMP4\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+CMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+CMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+CMP4}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+CMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+MSTPER\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+MSTPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+MSTPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+MSTPER}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+MSTPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP1\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP1}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP2\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP2}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP3\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP3}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP4\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP4}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT1\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT1}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT2\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT2}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT3\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT3}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT4\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT4}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT5\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT5\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT5\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT5}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT5\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT6\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT6\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT6\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT6}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT6\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT7\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT7\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT7\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT7}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT7\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT8\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT8\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT8\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT8}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT8\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT9\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT9\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT9\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT9}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT9\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT10\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT10\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT10\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT10}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT10\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP1\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP1}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP2\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP2}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP4\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP4}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP1\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP1}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP2\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP2}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP4\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP4}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP1\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP1}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP2\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP2}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP4\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP4}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP1\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP1}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP2\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP2}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP4\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP4}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMFCMP2\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMFCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMFCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMFCMP2}~\textbf{ HRTIM\+\_\+\+RSTR\+\_\+\+TIMFCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP1\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP1}~\textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP2\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP2}~\textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP4\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP4}~\textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP1\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP1}~\textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP2\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP2}~\textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP4\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP4}~\textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP1\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP1}~\textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP2\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP2}~\textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP4\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP4}~\textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP1\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP1}~\textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP2\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP2}~\textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP4\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP4}~\textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMFCMP2\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMFCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMFCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMFCMP2}~\textbf{ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMFCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP1\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP1}~\textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP2\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP2}~\textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP4\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP4}~\textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP1\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP1}~\textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP2\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP2}~\textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP4\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP4}~\textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP1\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP1}~\textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP2\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP2}~\textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP4\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP4}~\textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP1\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP1}~\textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP2\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP2}~\textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP4\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP4}~\textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMFCMP2\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMFCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMFCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMFCMP2}~\textbf{ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMFCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP1\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP1}~\textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP2\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP2}~\textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP4\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP4}~\textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP1\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP1}~\textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP2\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP2}~\textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP4\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP4}~\textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP1\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP1}~\textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP2\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP2}~\textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP4\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP4}~\textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP1\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP1}~\textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP2\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP2}~\textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP4\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP4}~\textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMFCMP2\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMFCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMFCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMFCMP2}~\textbf{ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMFCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP1\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP1}~\textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP2\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP2}~\textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP4\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP4}~\textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP1\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP1}~\textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP2\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP2}~\textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP4\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP4}~\textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP1\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP1}~\textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP2\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP2}~\textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP4\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP4}~\textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP1\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP1}~\textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP2\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP2}~\textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP4\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP4}~\textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMFCMP2\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMFCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTER\+\_\+\+TIMFCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMFCMP2}~\textbf{ HRTIM\+\_\+\+RSTER\+\_\+\+TIMFCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP1\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP1}~\textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP2\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP2}~\textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP4\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP4}~\textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP1\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP1}~\textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP2\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP2}~\textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP4\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP4}~\textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP1\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP1}~\textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP2\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP2}~\textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP4\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP4}~\textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP1\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP1}~\textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP2\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP2}~\textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP4\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP4}~\textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMECMP2\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMECMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMECMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMECMP2}~\textbf{ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMECMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CHPR\+\_\+\+CARFRQ\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CHPR\+\_\+\+CARFRQ\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+CARFRQ\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CHPR\+\_\+\+CARFRQ}~\textbf{ HRTIM\+\_\+\+CHPR\+\_\+\+CARFRQ\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CHPR\+\_\+\+CARFRQ\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+CARFRQ\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CHPR\+\_\+\+CARFRQ\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+CARFRQ\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CHPR\+\_\+\+CARFRQ\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+CARFRQ\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CHPR\+\_\+\+CARFRQ\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+CARFRQ\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CHPR\+\_\+\+CARDTY\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CHPR\+\_\+\+CARDTY\+\_\+\+Msk}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+CARDTY\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CHPR\+\_\+\+CARDTY}~\textbf{ HRTIM\+\_\+\+CHPR\+\_\+\+CARDTY\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CHPR\+\_\+\+CARDTY\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+CARDTY\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CHPR\+\_\+\+CARDTY\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+CARDTY\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CHPR\+\_\+\+CARDTY\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+CARDTY\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CHPR\+\_\+\+STRPW\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CHPR\+\_\+\+STRPW\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+STRPW\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CHPR\+\_\+\+STRPW}~\textbf{ HRTIM\+\_\+\+CHPR\+\_\+\+STRPW\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CHPR\+\_\+\+STRPW\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+STRPW\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CHPR\+\_\+\+STRPW\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+STRPW\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CHPR\+\_\+\+STRPW\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+STRPW\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CHPR\+\_\+\+STRPW\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+STRPW\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+SWCPT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+SWCPT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+SWCPT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+SWCPT}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+SWCPT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+UPDCPT\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+UPDCPT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+UPDCPT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+UPDCPT}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+UPDCPT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV1\+CPT\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV1\+CPT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV1\+CPT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV1\+CPT}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV1\+CPT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV2\+CPT\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV2\+CPT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV2\+CPT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV2\+CPT}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV2\+CPT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV3\+CPT\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV3\+CPT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV3\+CPT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV3\+CPT}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV3\+CPT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV4\+CPT\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV4\+CPT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV4\+CPT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV4\+CPT}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV4\+CPT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV5\+CPT\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV5\+CPT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV5\+CPT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV5\+CPT}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV5\+CPT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV6\+CPT\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV6\+CPT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV6\+CPT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV6\+CPT}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV6\+CPT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV7\+CPT\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV7\+CPT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV7\+CPT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV7\+CPT}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV7\+CPT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV8\+CPT\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV8\+CPT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV8\+CPT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV8\+CPT}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV8\+CPT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV9\+CPT\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV9\+CPT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV9\+CPT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV9\+CPT}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV9\+CPT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV10\+CPT\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV10\+CPT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV10\+CPT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV10\+CPT}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV10\+CPT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TF1\+SET\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TF1\+SET\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TF1\+SET\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TF1\+SET}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TF1\+SET\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TF1\+RST\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TF1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TF1\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TF1\+RST}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TF1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMFCMP1\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMFCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMFCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMFCMP1}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMFCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMFCMP2\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMFCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMFCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMFCMP2}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMFCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TA1\+SET\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TA1\+SET\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TA1\+SET\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TA1\+SET}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TA1\+SET\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TA1\+RST\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TA1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TA1\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TA1\+RST}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TA1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMACMP1\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMACMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMACMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMACMP1}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMACMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMACMP2\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMACMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMACMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMACMP2}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMACMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TB1\+SET\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TB1\+SET\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TB1\+SET\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TB1\+SET}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TB1\+SET\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TB1\+RST\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TB1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TB1\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TB1\+RST}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TB1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMBCMP1\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMBCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMBCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMBCMP1}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMBCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMBCMP2\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMBCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMBCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMBCMP2}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMBCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TC1\+SET\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TC1\+SET\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TC1\+SET\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TC1\+SET}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TC1\+SET\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TC1\+RST\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TC1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TC1\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TC1\+RST}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TC1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMCCMP1\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMCCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMCCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMCCMP1}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMCCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMCCMP2\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMCCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMCCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMCCMP2}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMCCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TD1\+SET\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TD1\+SET\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TD1\+SET\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TD1\+SET}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TD1\+SET\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TD1\+RST\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TD1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TD1\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TD1\+RST}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TD1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMDCMP1\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMDCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMDCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMDCMP1}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMDCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMDCMP2\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMDCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMDCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMDCMP2}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMDCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TE1\+SET\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TE1\+SET\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TE1\+SET\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TE1\+SET}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TE1\+SET\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TE1\+RST\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TE1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TE1\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TE1\+RST}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TE1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMECMP1\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMECMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMECMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMECMP1}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMECMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMECMP2\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMECMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMECMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMECMP2}~\textbf{ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMECMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+SWCPT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+SWCPT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+SWCPT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+SWCPT}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+SWCPT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+UPDCPT\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+UPDCPT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+UPDCPT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+UPDCPT}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+UPDCPT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV1\+CPT\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV1\+CPT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV1\+CPT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV1\+CPT}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV1\+CPT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV2\+CPT\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV2\+CPT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV2\+CPT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV2\+CPT}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV2\+CPT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV3\+CPT\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV3\+CPT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV3\+CPT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV3\+CPT}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV3\+CPT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV4\+CPT\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV4\+CPT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV4\+CPT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV4\+CPT}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV4\+CPT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV5\+CPT\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV5\+CPT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV5\+CPT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV5\+CPT}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV5\+CPT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV6\+CPT\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV6\+CPT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV6\+CPT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV6\+CPT}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV6\+CPT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV7\+CPT\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV7\+CPT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV7\+CPT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV7\+CPT}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV7\+CPT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV8\+CPT\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV8\+CPT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV8\+CPT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV8\+CPT}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV8\+CPT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV9\+CPT\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV9\+CPT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV9\+CPT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV9\+CPT}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV9\+CPT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV10\+CPT\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV10\+CPT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV10\+CPT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV10\+CPT}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV10\+CPT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TF1\+SET\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TF1\+SET\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TF1\+SET\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TF1\+SET}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TF1\+SET\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TF1\+RST\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TF1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TF1\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TF1\+RST}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TF1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMFCMP1\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMFCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMFCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMFCMP1}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMFCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMFCMP2\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMFCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMFCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMFCMP2}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMFCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TA1\+SET\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TA1\+SET\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TA1\+SET\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TA1\+SET}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TA1\+SET\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TA1\+RST\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TA1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TA1\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TA1\+RST}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TA1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMACMP1\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMACMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMACMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMACMP1}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMACMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMACMP2\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMACMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMACMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMACMP2}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMACMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TB1\+SET\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TB1\+SET\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TB1\+SET\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TB1\+SET}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TB1\+SET\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TB1\+RST\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TB1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TB1\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TB1\+RST}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TB1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMBCMP1\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMBCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMBCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMBCMP1}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMBCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMBCMP2\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMBCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMBCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMBCMP2}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMBCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TC1\+SET\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TC1\+SET\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TC1\+SET\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TC1\+SET}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TC1\+SET\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TC1\+RST\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TC1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TC1\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TC1\+RST}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TC1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMCCMP1\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMCCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMCCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMCCMP1}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMCCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMCCMP2\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMCCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMCCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMCCMP2}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMCCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TD1\+SET\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TD1\+SET\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TD1\+SET\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TD1\+SET}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TD1\+SET\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TD1\+RST\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TD1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TD1\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TD1\+RST}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TD1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMDCMP1\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMDCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMDCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMDCMP1}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMDCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMDCMP2\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMDCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMDCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMDCMP2}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMDCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TE1\+SET\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TE1\+SET\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TE1\+SET\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TE1\+SET}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TE1\+SET\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TE1\+RST\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TE1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TE1\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TE1\+RST}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TE1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMECMP1\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMECMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMECMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMECMP1}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMECMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMECMP2\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMECMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMECMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMECMP2}~\textbf{ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMECMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+POL1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+POL1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+POL1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+POL1}~\textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+POL1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+IDLM1\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+IDLM1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+IDLM1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+IDLM1}~\textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+IDLM1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+IDLES1\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+IDLES1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+IDLES1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+IDLES1}~\textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+IDLES1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+FAULT1\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+FAULT1\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+FAULT1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+FAULT1}~\textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+FAULT1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+FAULT1\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+FAULT1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+FAULT1\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+FAULT1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+CHP1\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+CHP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+CHP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+CHP1}~\textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+CHP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+DIDL1\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+DIDL1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+DIDL1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+DIDL1}~\textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+DIDL1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+DTEN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+DTEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+DTEN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+DTEN}~\textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+DTEN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRTEN\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRTEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRTEN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRTEN}~\textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRTEN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRT\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRT\+\_\+\+Msk}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRT}~\textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRT\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRT\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRT\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+BIAR\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+BIAR\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+BIAR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+BIAR}~\textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+BIAR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+POL2\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+POL2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+POL2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+POL2}~\textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+POL2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+IDLM2\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+IDLM2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+IDLM2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+IDLM2}~\textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+IDLM2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+IDLES2\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+IDLES2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+IDLES2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+IDLES2}~\textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+IDLES2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+FAULT2\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+FAULT2\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+FAULT2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+FAULT2}~\textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+FAULT2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+FAULT2\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+FAULT2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+FAULT2\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+FAULT2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+CHP2\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+CHP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+CHP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+CHP2}~\textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+CHP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+DIDL2\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+DIDL2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+DIDL2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+DIDL2}~\textbf{ HRTIM\+\_\+\+OUTR\+\_\+\+DIDL2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLT1\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLT1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTR\+\_\+\+FLT1\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLT1\+EN}~\textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLT1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLT2\+EN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLT2\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTR\+\_\+\+FLT2\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLT2\+EN}~\textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLT2\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLT3\+EN\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLT3\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTR\+\_\+\+FLT3\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLT3\+EN}~\textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLT3\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLT4\+EN\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLT4\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTR\+\_\+\+FLT4\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLT4\+EN}~\textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLT4\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLT5\+EN\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLT5\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTR\+\_\+\+FLT5\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLT5\+EN}~\textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLT5\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLT6\+EN\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLT6\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTR\+\_\+\+FLT6\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLT6\+EN}~\textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLT6\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLTLCK\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLTLCK\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTR\+\_\+\+FLTLCK\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLTLCK}~\textbf{ HRTIM\+\_\+\+FLTR\+\_\+\+FLTLCK\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDE}~\textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDS\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDS}~\textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDR\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDR\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDR}~\textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+UDM\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+UDM\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+UDM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+UDM}~\textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+UDM\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+ROM\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+ROM\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+ROM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+ROM}~\textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+ROM\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+ROM\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+ROM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+ROM\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+ROM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+OUTROM\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+OUTROM\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+OUTROM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+OUTROM}~\textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+OUTROM\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+OUTROM\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+OUTROM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+OUTROM\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+OUTROM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+ADROM\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+ADROM\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+ADROM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+ADROM}~\textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+ADROM\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+ADROM\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+ADROM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+ADROM\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+ADROM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+BMROM\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+BMROM\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+BMROM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+BMROM}~\textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+BMROM\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+BMROM\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+BMROM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+BMROM\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+BMROM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+FEROM\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+FEROM\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+FEROM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+FEROM}~\textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+FEROM\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+FEROM\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+FEROM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+FEROM\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+FEROM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+GTCMP1\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+GTCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+GTCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+GTCMP1}~\textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+GTCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+GTCMP3\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+GTCMP3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+GTCMP3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+GTCMP3}~\textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+GTCMP3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+TRGHLF\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+TRGHLF\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+TRGHLF\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+TRGHLF}~\textbf{ HRTIM\+\_\+\+TIMCR2\+\_\+\+TRGHLF\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACE}~\textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACRES\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACRES\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACRES\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACRES}~\textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACRES\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVARSTM\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVARSTM\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVARSTM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVARSTM}~\textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVARSTM\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVASEL\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVASEL\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVASEL\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVASEL}~\textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVASEL\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVASEL\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVASEL\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVASEL\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVASEL\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVASEL\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVASEL\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVASEL\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVASEL\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+\+Msk}~(0x3\+FUL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT}~\textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+4}~(0x10\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+5}~(0x20\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCE\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCE}~\textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCRES\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCRES\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCRES\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCRES}~\textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCRES\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBRSTM\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBRSTM\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBRSTM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBRSTM}~\textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBRSTM\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBSEL\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBSEL\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBSEL\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBSEL}~\textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBSEL\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBSEL\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBSEL\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBSEL\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBSEL\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBSEL\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBSEL\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBSEL\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBSEL\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+\+Msk}~(0x3\+FUL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT}~\textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+4}~(0x10\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+5}~(0x20\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+MUDIS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+MUDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+MUDIS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+MUDIS}~\textbf{ HRTIM\+\_\+\+CR1\+\_\+\+MUDIS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+TAUDIS\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+TAUDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+TAUDIS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+TAUDIS}~\textbf{ HRTIM\+\_\+\+CR1\+\_\+\+TAUDIS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+TBUDIS\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+TBUDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+TBUDIS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+TBUDIS}~\textbf{ HRTIM\+\_\+\+CR1\+\_\+\+TBUDIS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+TCUDIS\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+TCUDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+TCUDIS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+TCUDIS}~\textbf{ HRTIM\+\_\+\+CR1\+\_\+\+TCUDIS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+TDUDIS\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+TDUDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+TDUDIS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+TDUDIS}~\textbf{ HRTIM\+\_\+\+CR1\+\_\+\+TDUDIS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+TEUDIS\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+TEUDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+TEUDIS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+TEUDIS}~\textbf{ HRTIM\+\_\+\+CR1\+\_\+\+TEUDIS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+TFUDIS\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+TFUDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+TFUDIS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+TFUDIS}~\textbf{ HRTIM\+\_\+\+CR1\+\_\+\+TFUDIS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC1\+USRC\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC1\+USRC\+\_\+\+Msk}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC1\+USRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC1\+USRC}~\textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC1\+USRC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC1\+USRC\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC1\+USRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC1\+USRC\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC1\+USRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC1\+USRC\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC1\+USRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC2\+USRC\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC2\+USRC\+\_\+\+Msk}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC2\+USRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC2\+USRC}~\textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC2\+USRC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC2\+USRC\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC2\+USRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC2\+USRC\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC2\+USRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC2\+USRC\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC2\+USRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC3\+USRC\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC3\+USRC\+\_\+\+Msk}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC3\+USRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC3\+USRC}~\textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC3\+USRC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC3\+USRC\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC3\+USRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC3\+USRC\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC3\+USRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC3\+USRC\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC3\+USRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC4\+USRC\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC4\+USRC\+\_\+\+Msk}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC4\+USRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC4\+USRC}~\textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC4\+USRC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC4\+USRC\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC4\+USRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC4\+USRC\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC4\+USRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR1\+\_\+\+ADC4\+USRC\+\_\+2}~(0x0\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC4\+USRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+MSWU\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+MSWU\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+MSWU\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+MSWU}~\textbf{ HRTIM\+\_\+\+CR2\+\_\+\+MSWU\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TASWU\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TASWU\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+TASWU\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TASWU}~\textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TASWU\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TBSWU\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TBSWU\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+TBSWU\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TBSWU}~\textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TBSWU\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TCSWU\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TCSWU\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+TCSWU\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TCSWU}~\textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TCSWU\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TDSWU\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TDSWU\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+TDSWU\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TDSWU}~\textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TDSWU\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TESWU\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TESWU\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+TESWU\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TESWU}~\textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TESWU\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TFSWU\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TFSWU\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+TFSWU\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TFSWU}~\textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TFSWU\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+MRST\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+MRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+MRST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+MRST}~\textbf{ HRTIM\+\_\+\+CR2\+\_\+\+MRST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TARST\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TARST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+TARST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TARST}~\textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TARST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TBRST\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TBRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+TBRST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TBRST}~\textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TBRST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TCRST\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TCRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+TCRST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TCRST}~\textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TCRST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TDRST\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TDRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+TDRST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TDRST}~\textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TDRST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TERST\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TERST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+TERST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TERST}~\textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TERST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TFRST\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TFRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+TFRST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TFRST}~\textbf{ HRTIM\+\_\+\+CR2\+\_\+\+TFRST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+SWPA\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+SWPA\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+SWPA\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+SWPA}~\textbf{ HRTIM\+\_\+\+CR2\+\_\+\+SWPA\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+SWPB\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+SWPB\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+SWPB\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+SWPB}~\textbf{ HRTIM\+\_\+\+CR2\+\_\+\+SWPB\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+SWPC\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+SWPC\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+SWPC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+SWPC}~\textbf{ HRTIM\+\_\+\+CR2\+\_\+\+SWPC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+SWPD\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+SWPD\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+SWPD\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+SWPD}~\textbf{ HRTIM\+\_\+\+CR2\+\_\+\+SWPD\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+SWPE\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+SWPE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+SWPE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+SWPE}~\textbf{ HRTIM\+\_\+\+CR2\+\_\+\+SWPE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+SWPF\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+SWPF\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+SWPF\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+CR2\+\_\+\+SWPF}~\textbf{ HRTIM\+\_\+\+CR2\+\_\+\+SWPF\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+FLT1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+FLT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ISR\+\_\+\+FLT1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+FLT1}~\textbf{ HRTIM\+\_\+\+ISR\+\_\+\+FLT1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+FLT2\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+FLT2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ISR\+\_\+\+FLT2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+FLT2}~\textbf{ HRTIM\+\_\+\+ISR\+\_\+\+FLT2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+FLT3\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+FLT3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ISR\+\_\+\+FLT3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+FLT3}~\textbf{ HRTIM\+\_\+\+ISR\+\_\+\+FLT3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+FLT4\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+FLT4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ISR\+\_\+\+FLT4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+FLT4}~\textbf{ HRTIM\+\_\+\+ISR\+\_\+\+FLT4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+FLT5\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+FLT5\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ISR\+\_\+\+FLT5\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+FLT5}~\textbf{ HRTIM\+\_\+\+ISR\+\_\+\+FLT5\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+SYSFLT\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+SYSFLT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ISR\+\_\+\+SYSFLT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+SYSFLT}~\textbf{ HRTIM\+\_\+\+ISR\+\_\+\+SYSFLT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+FLT6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+FLT6\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ISR\+\_\+\+FLT6\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+FLT6}~\textbf{ HRTIM\+\_\+\+ISR\+\_\+\+FLT6\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+DLLRDY\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+DLLRDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ISR\+\_\+\+DLLRDY\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+DLLRDY}~\textbf{ HRTIM\+\_\+\+ISR\+\_\+\+DLLRDY\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+BMPER\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+BMPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ISR\+\_\+\+BMPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ISR\+\_\+\+BMPER}~\textbf{ HRTIM\+\_\+\+ISR\+\_\+\+BMPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+FLT1\+C\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+FLT1\+C\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ICR\+\_\+\+FLT1\+C\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+FLT1C}~\textbf{ HRTIM\+\_\+\+ICR\+\_\+\+FLT1\+C\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+FLT2\+C\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+FLT2\+C\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ICR\+\_\+\+FLT2\+C\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+FLT2C}~\textbf{ HRTIM\+\_\+\+ICR\+\_\+\+FLT2\+C\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+FLT3\+C\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+FLT3\+C\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ICR\+\_\+\+FLT3\+C\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+FLT3C}~\textbf{ HRTIM\+\_\+\+ICR\+\_\+\+FLT3\+C\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+FLT4\+C\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+FLT4\+C\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ICR\+\_\+\+FLT4\+C\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+FLT4C}~\textbf{ HRTIM\+\_\+\+ICR\+\_\+\+FLT4\+C\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+FLT5\+C\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+FLT5\+C\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ICR\+\_\+\+FLT5\+C\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+FLT5C}~\textbf{ HRTIM\+\_\+\+ICR\+\_\+\+FLT5\+C\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+SYSFLTC\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+SYSFLTC\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ICR\+\_\+\+SYSFLTC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+SYSFLTC}~\textbf{ HRTIM\+\_\+\+ICR\+\_\+\+SYSFLTC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+FLT6\+C\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+FLT6\+C\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ICR\+\_\+\+FLT6\+C\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+FLT6C}~\textbf{ HRTIM\+\_\+\+ICR\+\_\+\+FLT6\+C\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+DLLRDYC\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+DLLRDYC\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ICR\+\_\+\+DLLRDYC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+DLLRDYC}~\textbf{ HRTIM\+\_\+\+ICR\+\_\+\+DLLRDYC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+BMPERC\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+BMPERC\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ICR\+\_\+\+BMPERC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ICR\+\_\+\+BMPERC}~\textbf{ HRTIM\+\_\+\+ICR\+\_\+\+BMPERC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+FLT1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+FLT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+IER\+\_\+\+FLT1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+FLT1}~\textbf{ HRTIM\+\_\+\+IER\+\_\+\+FLT1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+FLT2\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+FLT2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+IER\+\_\+\+FLT2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+FLT2}~\textbf{ HRTIM\+\_\+\+IER\+\_\+\+FLT2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+FLT3\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+FLT3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+IER\+\_\+\+FLT3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+FLT3}~\textbf{ HRTIM\+\_\+\+IER\+\_\+\+FLT3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+FLT4\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+FLT4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+IER\+\_\+\+FLT4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+FLT4}~\textbf{ HRTIM\+\_\+\+IER\+\_\+\+FLT4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+FLT5\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+FLT5\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+IER\+\_\+\+FLT5\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+FLT5}~\textbf{ HRTIM\+\_\+\+IER\+\_\+\+FLT5\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+SYSFLT\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+SYSFLT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+IER\+\_\+\+SYSFLT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+SYSFLT}~\textbf{ HRTIM\+\_\+\+IER\+\_\+\+SYSFLT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+FLT6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+FLT6\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+IER\+\_\+\+FLT6\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+FLT6}~\textbf{ HRTIM\+\_\+\+IER\+\_\+\+FLT6\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+DLLRDY\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+DLLRDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+IER\+\_\+\+DLLRDY\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+DLLRDY}~\textbf{ HRTIM\+\_\+\+IER\+\_\+\+DLLRDY\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+BMPER\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+BMPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+IER\+\_\+\+BMPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+IER\+\_\+\+BMPER}~\textbf{ HRTIM\+\_\+\+IER\+\_\+\+BMPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TA1\+OEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TA1\+OEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OENR\+\_\+\+TA1\+OEN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TA1\+OEN}~\textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TA1\+OEN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TA2\+OEN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TA2\+OEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OENR\+\_\+\+TA2\+OEN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TA2\+OEN}~\textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TA2\+OEN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TB1\+OEN\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TB1\+OEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OENR\+\_\+\+TB1\+OEN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TB1\+OEN}~\textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TB1\+OEN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TB2\+OEN\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TB2\+OEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OENR\+\_\+\+TB2\+OEN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TB2\+OEN}~\textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TB2\+OEN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TC1\+OEN\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TC1\+OEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OENR\+\_\+\+TC1\+OEN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TC1\+OEN}~\textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TC1\+OEN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TC2\+OEN\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TC2\+OEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OENR\+\_\+\+TC2\+OEN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TC2\+OEN}~\textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TC2\+OEN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TD1\+OEN\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TD1\+OEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OENR\+\_\+\+TD1\+OEN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TD1\+OEN}~\textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TD1\+OEN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TD2\+OEN\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TD2\+OEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OENR\+\_\+\+TD2\+OEN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TD2\+OEN}~\textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TD2\+OEN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TE1\+OEN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TE1\+OEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OENR\+\_\+\+TE1\+OEN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TE1\+OEN}~\textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TE1\+OEN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TE2\+OEN\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TE2\+OEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OENR\+\_\+\+TE2\+OEN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TE2\+OEN}~\textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TE2\+OEN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TF1\+OEN\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TF1\+OEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OENR\+\_\+\+TF1\+OEN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TF1\+OEN}~\textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TF1\+OEN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TF2\+OEN\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TF2\+OEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OENR\+\_\+\+TF2\+OEN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TF2\+OEN}~\textbf{ HRTIM\+\_\+\+OENR\+\_\+\+TF2\+OEN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TA1\+ODIS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TA1\+ODIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODISR\+\_\+\+TA1\+ODIS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TA1\+ODIS}~\textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TA1\+ODIS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TA2\+ODIS\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TA2\+ODIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODISR\+\_\+\+TA2\+ODIS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TA2\+ODIS}~\textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TA2\+ODIS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TB1\+ODIS\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TB1\+ODIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODISR\+\_\+\+TB1\+ODIS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TB1\+ODIS}~\textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TB1\+ODIS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TB2\+ODIS\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TB2\+ODIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODISR\+\_\+\+TB2\+ODIS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TB2\+ODIS}~\textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TB2\+ODIS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TC1\+ODIS\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TC1\+ODIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODISR\+\_\+\+TC1\+ODIS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TC1\+ODIS}~\textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TC1\+ODIS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TC2\+ODIS\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TC2\+ODIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODISR\+\_\+\+TC2\+ODIS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TC2\+ODIS}~\textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TC2\+ODIS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TD1\+ODIS\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TD1\+ODIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODISR\+\_\+\+TD1\+ODIS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TD1\+ODIS}~\textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TD1\+ODIS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TD2\+ODIS\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TD2\+ODIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODISR\+\_\+\+TD2\+ODIS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TD2\+ODIS}~\textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TD2\+ODIS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TE1\+ODIS\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TE1\+ODIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODISR\+\_\+\+TE1\+ODIS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TE1\+ODIS}~\textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TE1\+ODIS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TE2\+ODIS\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TE2\+ODIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODISR\+\_\+\+TE2\+ODIS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TE2\+ODIS}~\textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TE2\+ODIS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TF1\+ODIS\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TF1\+ODIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODISR\+\_\+\+TF1\+ODIS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TF1\+ODIS}~\textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TF1\+ODIS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TF2\+ODIS\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TF2\+ODIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODISR\+\_\+\+TF2\+ODIS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TF2\+ODIS}~\textbf{ HRTIM\+\_\+\+ODISR\+\_\+\+TF2\+ODIS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TA1\+ODS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TA1\+ODS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODSR\+\_\+\+TA1\+ODS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TA1\+ODS}~\textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TA1\+ODS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TA2\+ODS\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TA2\+ODS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODSR\+\_\+\+TA2\+ODS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TA2\+ODS}~\textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TA2\+ODS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TB1\+ODS\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TB1\+ODS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODSR\+\_\+\+TB1\+ODS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TB1\+ODS}~\textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TB1\+ODS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TB2\+ODS\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TB2\+ODS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODSR\+\_\+\+TB2\+ODS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TB2\+ODS}~\textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TB2\+ODS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TC1\+ODS\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TC1\+ODS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODSR\+\_\+\+TC1\+ODS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TC1\+ODS}~\textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TC1\+ODS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TC2\+ODS\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TC2\+ODS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODSR\+\_\+\+TC2\+ODS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TC2\+ODS}~\textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TC2\+ODS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TD1\+ODS\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TD1\+ODS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODSR\+\_\+\+TD1\+ODS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TD1\+ODS}~\textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TD1\+ODS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TD2\+ODS\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TD2\+ODS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODSR\+\_\+\+TD2\+ODS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TD2\+ODS}~\textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TD2\+ODS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TE1\+ODS\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TE1\+ODS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODSR\+\_\+\+TE1\+ODS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TE1\+ODS}~\textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TE1\+ODS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TE2\+ODS\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TE2\+ODS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODSR\+\_\+\+TE2\+ODS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TE2\+ODS}~\textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TE2\+ODS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TF1\+ODS\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TF1\+ODS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODSR\+\_\+\+TF1\+ODS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TF1\+ODS}~\textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TF1\+ODS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TF2\+ODS\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TF2\+ODS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODSR\+\_\+\+TF2\+ODS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TF2\+ODS}~\textbf{ HRTIM\+\_\+\+ODSR\+\_\+\+TF2\+ODS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BME\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BME\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BME\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BME}~\textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BME\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMOM\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMOM\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BMOM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMOM}~\textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMOM\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMCLK\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMCLK\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BMCLK\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMCLK}~\textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMCLK\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMCLK\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BMCLK\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMCLK\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BMCLK\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMCLK\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BMCLK\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMCLK\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BMCLK\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMPRSC\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMPRSC\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BMPRSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMPRSC}~\textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMPRSC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMPRSC\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BMPRSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMPRSC\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BMPRSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMPRSC\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BMPRSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMPRSC\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BMPRSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMPREN\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMPREN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BMPREN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMPREN}~\textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMPREN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+MTBM\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+MTBM\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+MTBM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+MTBM}~\textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+MTBM\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+TABM\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+TABM\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+TABM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+TABM}~\textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+TABM\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+TBBM\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+TBBM\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+TBBM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+TBBM}~\textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+TBBM\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+TCBM\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+TCBM\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+TCBM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+TCBM}~\textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+TCBM\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+TDBM\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+TDBM\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+TDBM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+TDBM}~\textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+TDBM\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+TEBM\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+TEBM\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+TEBM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+TEBM}~\textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+TEBM\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+TFBM\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+TFBM\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+TFBM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+TFBM}~\textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+TFBM\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMSTAT\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMSTAT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BMSTAT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMSTAT}~\textbf{ HRTIM\+\_\+\+BMCR\+\_\+\+BMSTAT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+SW\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+SW\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+SW\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+SW}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+SW\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTRST\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTRST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTRST}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTRST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTREP\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTREP\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTREP\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTREP}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTREP\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP1\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP1}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP2\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP2}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP3\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP3}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP4\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP4}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TARST\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TARST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TARST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TARST}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TARST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TAREP\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TAREP\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TAREP\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TAREP}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TAREP\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TACMP1\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TACMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TACMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TACMP1}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TACMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TACMP2\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TACMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TACMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TACMP2}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TACMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TBRST\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TBRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TBRST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TBRST}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TBRST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TBREP\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TBREP\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TBREP\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TBREP}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TBREP\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TBCMP1\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TBCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TBCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TBCMP1}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TBCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TBCMP2\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TBCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TBCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TBCMP2}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TBCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TCRST\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TCRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TCRST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TCRST}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TCRST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TCREP\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TCREP\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TCREP\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TCREP}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TCREP\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TCCMP1\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TCCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TCCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TCCMP1}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TCCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TFRST\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TFRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TFRST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TFRST}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TFRST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TDRST\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TDRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TDRST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TDRST}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TDRST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TDREP\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TDREP\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TDREP\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TDREP}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TDREP\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TFREP\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TFREP\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TFREP\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TFREP}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TFREP\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TDCMP2\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TDCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TDCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TDCMP2}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TDCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TFCMP1\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TFCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TFCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TFCMP1}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TFCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TEREP\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TEREP\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TEREP\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TEREP}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TEREP\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TECMP1\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TECMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TECMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TECMP1}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TECMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TECMP2\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TECMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TECMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TECMP2}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TECMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TAEEV7\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TAEEV7\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TAEEV7\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TAEEV7}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TAEEV7\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TDEEV8\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TDEEV8\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TDEEV8\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TDEEV8}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+TDEEV8\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+EEV7\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+EEV7\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+EEV7\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+EEV7}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+EEV7\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+EEV8\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+EEV8\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+EEV8\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+EEV8}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+EEV8\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+OCHPEV\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+OCHPEV\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+OCHPEV\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+OCHPEV}~\textbf{ HRTIM\+\_\+\+BMTRGR\+\_\+\+OCHPEV\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCMPR\+\_\+\+BMCMPR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCMPR\+\_\+\+BMCMPR\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ HRTIM\+\_\+\+BMCMPR\+\_\+\+BMCMPR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMCMPR\+\_\+\+BMCMPR}~\textbf{ HRTIM\+\_\+\+BMCMPR\+\_\+\+BMCMPR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BMPER\+\_\+\+BMPER\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMPER\+\_\+\+BMPER\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ HRTIM\+\_\+\+BMPER\+\_\+\+BMPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BMPER\+\_\+\+BMPER}~\textbf{ HRTIM\+\_\+\+BMPER\+\_\+\+BMPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SRC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SRC\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SRC}~\textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SRC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SRC\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SRC\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+POL\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+POL\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+POL\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+POL}~\textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+POL\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SNS\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SNS\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SNS}~\textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SNS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SNS\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SNS\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+FAST\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+FAST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+FAST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+FAST}~\textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+FAST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SRC\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SRC\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SRC}~\textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SRC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SRC\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SRC\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+POL\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+POL\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+POL\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+POL}~\textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+POL\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SNS\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SNS\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SNS}~\textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SNS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SNS\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SNS\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+FAST\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+FAST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+FAST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+FAST}~\textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+FAST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SRC\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SRC\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SRC}~\textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SRC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SRC\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SRC\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+POL\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+POL\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+POL\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+POL}~\textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+POL\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SNS\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SNS\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SNS}~\textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SNS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SNS\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SNS\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+FAST\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+FAST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+FAST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+FAST}~\textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+FAST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SRC\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SRC\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SRC}~\textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SRC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SRC\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SRC\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+POL\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+POL\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+POL\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+POL}~\textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+POL\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SNS\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SNS\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SNS}~\textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SNS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SNS\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SNS\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+FAST\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+FAST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+FAST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+FAST}~\textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+FAST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SRC\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SRC\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SRC}~\textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SRC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SRC\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SRC\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+POL\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+POL\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+POL\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+POL}~\textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+POL\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SNS\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SNS\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SNS}~\textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SNS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SNS\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SNS\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+FAST\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+FAST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+FAST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+FAST}~\textbf{ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+FAST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SRC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SRC\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SRC}~\textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SRC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SRC\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SRC\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+POL\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+POL\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+POL\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+POL}~\textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+POL\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SNS\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SNS\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SNS}~\textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SNS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SNS\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SNS\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SRC\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SRC\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SRC}~\textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SRC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SRC\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SRC\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+POL\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+POL\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+POL\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+POL}~\textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+POL\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SNS\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SNS\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SNS}~\textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SNS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SNS\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SNS\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SRC\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SRC\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SRC}~\textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SRC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SRC\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SRC\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+POL\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+POL\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+POL\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+POL}~\textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+POL\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SNS\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SNS\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SNS}~\textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SNS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SNS\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SNS\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SRC\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SRC\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SRC}~\textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SRC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SRC\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SRC\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+POL\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+POL\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+POL\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+POL}~\textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+POL\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SNS\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SNS\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SNS}~\textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SNS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SNS\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SNS\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SRC\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SRC\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SRC}~\textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SRC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SRC\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SRC\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+POL\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+POL\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+POL\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+POL}~\textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+POL\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SNS\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SNS\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SNS}~\textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SNS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SNS\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SNS\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SNS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE6\+F\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE6\+F\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE6\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE6F}~\textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE6\+F\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE6\+F\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE6\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE6\+F\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE6\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE6\+F\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE6\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE6\+F\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE6\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE7\+F\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE7\+F\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE7\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE7F}~\textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE7\+F\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE7\+F\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE7\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE7\+F\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE7\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE7\+F\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE7\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE7\+F\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE7\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE8\+F\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE8\+F\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE8\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE8F}~\textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE8\+F\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE8\+F\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE8\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE8\+F\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE8\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE8\+F\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE8\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE8\+F\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE8\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE9\+F\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE9\+F\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE9\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE9F}~\textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE9\+F\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE9\+F\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE9\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE9\+F\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE9\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE9\+F\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE9\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE9\+F\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE9\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE10\+F\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE10\+F\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE10\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE10F}~\textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE10\+F\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE10\+F\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE10\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE10\+F\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE10\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE10\+F\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE10\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EE10\+F\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE10\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EEVSD\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EEVSD\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EEVSD\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EEVSD}~\textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EEVSD\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EEVSD\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EEVSD\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+EECR3\+\_\+\+EEVSD\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EEVSD\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC1}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC2\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC2}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC3\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC3}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC4\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC4}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MPER\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MPER}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV1\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV1}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV2\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV2}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV3\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV3}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV4\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV4}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV5\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV5\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV5\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV5}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV5\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC2\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC2}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAC3\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAC3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAC3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAC3}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAC3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAC4\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAC4}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAPER\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAPER}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TARST\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TARST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TARST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TARST}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TARST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC3\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC3}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBC3\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBC3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBC3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBC3}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBC3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBC4\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBC4}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBPER\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBPER}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBRST\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBRST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBRST}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBRST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC4\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC4}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCC3\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCC3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCC3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCC3}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCC3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCC4\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCC4}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCPER\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCPER}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFPER\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFPER}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDC3\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDC3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDC3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDC3}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDC3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDC4\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDC4}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDPER\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDPER}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFRST\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFRST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFRST}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFRST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEC3\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEC3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEC3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEC3}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEC3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEC4\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEC4}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEPER\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEPER}~\textbf{ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC1}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC2\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC2}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC3\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC3}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC4\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC4}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MPER\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MPER}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV6\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV6\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV6\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV6}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV6\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV7\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV7\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV7\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV7}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV7\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV8\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV8\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV8\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV8}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV8\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV9\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV9\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV9\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV9}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV9\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV10\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV10\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV10\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV10}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV10\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAC2\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAC2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAC2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAC2}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAC2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC2\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC2}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAC4\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAC4}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAPER\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAPER}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBC2\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBC2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBC2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBC2}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBC2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC3\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC3}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBC4\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBC4}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBPER\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBPER}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCC2\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCC2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCC2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCC2}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCC2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC4\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC4}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCC4\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCC4}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCPER\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCPER}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCRST\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCRST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCRST}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCRST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDC2\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDC2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDC2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDC2}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDC2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFPER\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFPER}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDC4\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDC4}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDPER\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDPER}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDRST\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDRST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDRST}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDRST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC2\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC2}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC3\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC3}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC4\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC4}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TERST\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TERST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TERST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TERST}~\textbf{ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TERST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC1}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC2\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC2}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC3\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC3}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC4\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC4}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MPER\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MPER}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV1\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV1}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV2\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV2}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV3\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV3}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV4\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV4}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV5\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV5\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV5\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV5}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV5\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC2\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC2}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAC3\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAC3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAC3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAC3}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAC3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAC4\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAC4}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAPER\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAPER}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TARST\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TARST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TARST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TARST}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TARST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC3\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC3}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBC3\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBC3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBC3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBC3}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBC3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBC4\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBC4}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBPER\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBPER}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBRST\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBRST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBRST}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBRST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC4\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC4}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCC3\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCC3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCC3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCC3}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCC3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCC4\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCC4}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCPER\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCPER}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFPER\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFPER}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDC3\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDC3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDC3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDC3}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDC3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDC4\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDC4}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDPER\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDPER}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFRST\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFRST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFRST}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFRST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEC3\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEC3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEC3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEC3}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEC3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEC4\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEC4}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEPER\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEPER}~\textbf{ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC1}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC2\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC2}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC3\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC3}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC4\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC4}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MPER\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MPER}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV6\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV6\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV6\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV6}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV6\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV7\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV7\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV7\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV7}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV7\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV8\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV8\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV8\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV8}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV8\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV9\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV9\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV9\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV9}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV9\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV10\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV10\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV10\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV10}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV10\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAC2\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAC2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAC2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAC2}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAC2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC2\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC2}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAC4\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAC4}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAPER\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAPER}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBC2\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBC2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBC2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBC2}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBC2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC3\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC3}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBC4\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBC4}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBPER\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBPER}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCC2\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCC2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCC2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCC2}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCC2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC4\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC4}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCC4\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCC4}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCPER\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCPER}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCRST\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCRST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCRST}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCRST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDC2\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDC2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDC2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDC2}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDC2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFPER\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFPER}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDC4\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDC4}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDPER\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDPER}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDRST\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDRST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDRST}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDRST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC2\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC2}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC3\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC3}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC4\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC4}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TERST\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TERST\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TERST\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TERST}~\textbf{ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TERST\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+DLLCR\+\_\+\+CAL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+DLLCR\+\_\+\+CAL\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+DLLCR\+\_\+\+CAL\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DLLCR\+\_\+\+CAL}~\textbf{ HRTIM\+\_\+\+DLLCR\+\_\+\+CAL\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+DLLCR\+\_\+\+CALEN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+DLLCR\+\_\+\+CALEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+DLLCR\+\_\+\+CALEN\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DLLCR\+\_\+\+CALEN}~\textbf{ HRTIM\+\_\+\+DLLCR\+\_\+\+CALEN\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+DLLCR\+\_\+\+CALRTE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+DLLCR\+\_\+\+CALRTE\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+DLLCR\+\_\+\+CALRTE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DLLCR\+\_\+\+CALRTE}~\textbf{ HRTIM\+\_\+\+DLLCR\+\_\+\+CALRTE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+DLLCR\+\_\+\+CALRTE\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+DLLCR\+\_\+\+CALRTE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+DLLCR\+\_\+\+CALRTE\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+DLLCR\+\_\+\+CALRTE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+E\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+E\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1E}~\textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+E\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+P\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+P\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1P}~\textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+P\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+SRC\+\_\+0\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+SRC\+\_\+0\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+SRC\+\_\+0\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+SRC\+\_\+0}~\textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+SRC\+\_\+0\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+F\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+F\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1F}~\textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+F\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+F\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+F\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+F\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+F\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+LCK\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+LCK\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+LCK\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+LCK}~\textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+LCK\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+E\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+E\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2E}~\textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+E\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+P\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+P\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2P}~\textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+P\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+SRC\+\_\+0\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+SRC\+\_\+0\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+SRC\+\_\+0\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+SRC\+\_\+0}~\textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+SRC\+\_\+0\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+F\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+F\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2F}~\textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+F\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+F\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+F\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+F\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+F\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+LCK\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+LCK\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+LCK\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+LCK}~\textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+LCK\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+E\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+E\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3E}~\textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+E\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+P\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+P\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3P}~\textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+P\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+SRC\+\_\+0\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+SRC\+\_\+0\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+SRC\+\_\+0\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+SRC\+\_\+0}~\textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+SRC\+\_\+0\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+F\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+F\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3F}~\textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+F\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+F\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+F\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+F\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+F\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+LCK\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+LCK\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+LCK\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+LCK}~\textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+LCK\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+E\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+E\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4E}~\textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+E\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+P\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+P\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4P}~\textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+P\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+SRC\+\_\+0\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+SRC\+\_\+0\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+SRC\+\_\+0\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+SRC\+\_\+0}~\textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+SRC\+\_\+0\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+F\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+F\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4F}~\textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+F\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+F\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+F\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+F\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+F\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+LCK\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+LCK\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+LCK\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+LCK}~\textbf{ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+LCK\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+E\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+E\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5E}~\textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+E\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+P\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+P\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5P}~\textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+P\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+SRC\+\_\+0\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+SRC\+\_\+0\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+SRC\+\_\+0\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+SRC\+\_\+0}~\textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+SRC\+\_\+0\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+F\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+F\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5F}~\textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+F\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+F\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+F\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+F\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+F\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+LCK\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+LCK\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+LCK\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+LCK}~\textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+LCK\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+E\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+E\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6E}~\textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+E\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+P\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+P\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6P}~\textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+P\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+SRC\+\_\+0\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+SRC\+\_\+0\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+SRC\+\_\+0\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+SRC\+\_\+0}~\textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+SRC\+\_\+0\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+F\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+F\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6F}~\textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+F\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+F\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+F\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+F\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+F\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+F\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+LCK\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+LCK\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+LCK\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+LCK}~\textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+LCK\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT1\+SRC\+\_\+1\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT1\+SRC\+\_\+1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT1\+SRC\+\_\+1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT1\+SRC\+\_\+1}~\textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT1\+SRC\+\_\+1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT2\+SRC\+\_\+1\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT2\+SRC\+\_\+1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT2\+SRC\+\_\+1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT2\+SRC\+\_\+1}~\textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT2\+SRC\+\_\+1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT3\+SRC\+\_\+1\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT3\+SRC\+\_\+1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT3\+SRC\+\_\+1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT3\+SRC\+\_\+1}~\textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT3\+SRC\+\_\+1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT4\+SRC\+\_\+1\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT4\+SRC\+\_\+1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT4\+SRC\+\_\+1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT4\+SRC\+\_\+1}~\textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT4\+SRC\+\_\+1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+SRC\+\_\+1\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+SRC\+\_\+1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+SRC\+\_\+1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+SRC\+\_\+1}~\textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+SRC\+\_\+1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+SRC\+\_\+1\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+SRC\+\_\+1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+SRC\+\_\+1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+SRC\+\_\+1}~\textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+SRC\+\_\+1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLTSD\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLTSD\+\_\+\+Msk}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLTSD\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLTSD}~\textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLTSD\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLTSD\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLTSD\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLTSD\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLTSD\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+BLKE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+BLKE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+BLKE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+BLKE}~\textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+BLKE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+BLKS\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+BLKS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+BLKS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+BLKS}~\textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+BLKS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CNT\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CNT\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CNT}~\textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CNT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CNT\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CNT\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CNT\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CNT\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CRES\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CRES\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CRES\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CRES}~\textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CRES\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+RSTM\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+RSTM\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+RSTM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+RSTM}~\textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+RSTM\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+BLKE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+BLKE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+BLKE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+BLKE}~\textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+BLKE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+BLKS\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+BLKS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+BLKS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+BLKS}~\textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+BLKS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CNT\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CNT\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CNT}~\textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CNT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CNT\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CNT\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CNT\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CNT\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CRES\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CRES\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CRES\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CRES}~\textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CRES\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+RSTM\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+RSTM\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+RSTM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+RSTM}~\textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+RSTM\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+BLKE\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+BLKE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+BLKE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+BLKE}~\textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+BLKE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+BLKS\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+BLKS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+BLKS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+BLKS}~\textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+BLKS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CNT\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CNT\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CNT}~\textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CNT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CNT\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CNT\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CNT\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CNT\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CRES\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CRES\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CRES\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CRES}~\textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CRES\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+RSTM\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+RSTM\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+RSTM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+RSTM}~\textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+RSTM\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+BLKE\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+BLKE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+BLKE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+BLKE}~\textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+BLKE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+BLKS\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+BLKS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+BLKS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+BLKS}~\textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+BLKS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CNT\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CNT\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CNT}~\textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CNT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CNT\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CNT\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CNT\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CNT\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CRES\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CRES\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CRES\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CRES}~\textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CRES\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+RSTM\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+RSTM\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+RSTM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+RSTM}~\textbf{ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+RSTM\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+BLKE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+BLKE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+BLKE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+BLKE}~\textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+BLKE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+BLKS\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+BLKS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+BLKS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+BLKS}~\textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+BLKS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CNT\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CNT\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CNT}~\textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CNT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CNT\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CNT\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CNT\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CNT\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CRES\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CRES\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CRES\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CRES}~\textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CRES\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+RSTM\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+RSTM\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+RSTM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+RSTM}~\textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+RSTM\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+BLKE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+BLKE\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+BLKE\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+BLKE}~\textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+BLKE\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+BLKS\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+BLKS\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+BLKS\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+BLKS}~\textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+BLKS\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CNT\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CNT\+\_\+\+Msk}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CNT}~\textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CNT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CNT\+\_\+0}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CNT\+\_\+1}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CNT\+\_\+2}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CNT\+\_\+3}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CRES\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CRES\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CRES\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CRES}~\textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CRES\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+RSTM\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+RSTM\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+RSTM\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+RSTM}~\textbf{ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+RSTM\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCR\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCR}~\textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MICR\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MICR\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDMUPR\+\_\+\+MICR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MICR}~\textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MICR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MDIER\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MDIER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDMUPR\+\_\+\+MDIER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MDIER}~\textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MDIER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCNT\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCNT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCNT}~\textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCNT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MPER\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDMUPR\+\_\+\+MPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MPER}~\textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MREP\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MREP\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDMUPR\+\_\+\+MREP\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MREP}~\textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MREP\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP1\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP1}~\textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP2\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP2}~\textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP3\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP3}~\textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP4\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP4}~\textbf{ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCR\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCR}~\textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMICR\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMICR\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMICR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMICR}~\textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMICR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMDIER\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMDIER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMDIER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMDIER}~\textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMDIER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCNT\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCNT\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCNT\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCNT}~\textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCNT\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMPER\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMPER\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMPER}~\textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMPER\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMREP\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMREP\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMREP\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMREP}~\textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMREP\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP1\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP1}~\textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP2\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP2}~\textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP3\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP3}~\textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP4\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP4\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP4}~\textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP4\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMDTR\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMDTR\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMDTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMDTR}~\textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMDTR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMSET1\+R\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMSET1\+R\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMSET1\+R\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMSET1R}~\textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMSET1\+R\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRST1\+R\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRST1\+R\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRST1\+R\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRST1R}~\textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRST1\+R\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMSET2\+R\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMSET2\+R\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMSET2\+R\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMSET2R}~\textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMSET2\+R\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRST2\+R\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRST2\+R\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRST2\+R\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRST2R}~\textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRST2\+R\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR1\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR1\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR1\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR1}~\textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR1\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR2\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR2}~\textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRSTR\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRSTR\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRSTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRSTR}~\textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRSTR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCHPR\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCHPR\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCHPR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCHPR}~\textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCHPR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMOUTR\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMOUTR\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMOUTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMOUTR}~\textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMOUTR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMFLTR\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMFLTR\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMFLTR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMFLTR}~\textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMFLTR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCR2\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCR2\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCR2\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCR2}~\textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCR2\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR3\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR3\+\_\+\+Msk}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR3\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR3}~\textbf{ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR3\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMADR\+\_\+\+BDMADR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMADR\+\_\+\+BDMADR\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ HRTIM\+\_\+\+BDMADR\+\_\+\+BDMADR\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+BDMADR\+\_\+\+BDMADR}~\textbf{ HRTIM\+\_\+\+BDMADR\+\_\+\+BDMADR\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCER\+\_\+\+AD5\+TRG\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCER\+\_\+\+AD5\+TRG\+\_\+\+Msk}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCER\+\_\+\+AD5\+TRG\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCER\+\_\+\+AD5\+TRG}~\textbf{ HRTIM\+\_\+\+ADCER\+\_\+\+AD5\+TRG\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCER\+\_\+\+AD6\+TRG\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCER\+\_\+\+AD6\+TRG\+\_\+\+Msk}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCER\+\_\+\+AD6\+TRG\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCER\+\_\+\+AD6\+TRG}~\textbf{ HRTIM\+\_\+\+ADCER\+\_\+\+AD6\+TRG\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCER\+\_\+\+AD7\+TRG\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCER\+\_\+\+AD7\+TRG\+\_\+\+Msk}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCER\+\_\+\+AD7\+TRG\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCER\+\_\+\+AD7\+TRG}~\textbf{ HRTIM\+\_\+\+ADCER\+\_\+\+AD7\+TRG\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCER\+\_\+\+AD8\+TRG\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCER\+\_\+\+AD8\+TRG\+\_\+\+Msk}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCER\+\_\+\+AD8\+TRG\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCER\+\_\+\+AD8\+TRG}~\textbf{ HRTIM\+\_\+\+ADCER\+\_\+\+AD8\+TRG\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCER\+\_\+\+AD9\+TRG\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCER\+\_\+\+AD9\+TRG\+\_\+\+Msk}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCER\+\_\+\+AD9\+TRG\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCER\+\_\+\+AD9\+TRG}~\textbf{ HRTIM\+\_\+\+ADCER\+\_\+\+AD9\+TRG\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCER\+\_\+\+AD10\+TRG\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCER\+\_\+\+AD10\+TRG\+\_\+\+Msk}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCER\+\_\+\+AD10\+TRG\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCER\+\_\+\+AD10\+TRG}~\textbf{ HRTIM\+\_\+\+ADCER\+\_\+\+AD10\+TRG\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCUR\+\_\+\+AD5\+USRC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCUR\+\_\+\+AD5\+USRC\+\_\+\+Msk}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+ADCUR\+\_\+\+AD5\+USRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCUR\+\_\+\+AD5\+USRC}~\textbf{ HRTIM\+\_\+\+ADCUR\+\_\+\+AD5\+USRC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCUR\+\_\+\+AD6\+USRC\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCUR\+\_\+\+AD6\+USRC\+\_\+\+Msk}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+ADCUR\+\_\+\+AD6\+USRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCUR\+\_\+\+AD6\+USRC}~\textbf{ HRTIM\+\_\+\+ADCUR\+\_\+\+AD6\+USRC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCUR\+\_\+\+AD7\+USRC\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCUR\+\_\+\+AD7\+USRC\+\_\+\+Msk}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+ADCUR\+\_\+\+AD7\+USRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCUR\+\_\+\+AD7\+USRC}~\textbf{ HRTIM\+\_\+\+ADCUR\+\_\+\+AD7\+USRC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCUR\+\_\+\+AD8\+USRC\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCUR\+\_\+\+AD8\+USRC\+\_\+\+Msk}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+ADCUR\+\_\+\+AD8\+USRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCUR\+\_\+\+AD8\+USRC}~\textbf{ HRTIM\+\_\+\+ADCUR\+\_\+\+AD8\+USRC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCUR\+\_\+\+AD9\+USRC\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCUR\+\_\+\+AD9\+USRC\+\_\+\+Msk}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+ADCUR\+\_\+\+AD9\+USRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCUR\+\_\+\+AD9\+USRC}~\textbf{ HRTIM\+\_\+\+ADCUR\+\_\+\+AD9\+USRC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCUR\+\_\+\+AD10\+USRC\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCUR\+\_\+\+AD10\+USRC\+\_\+\+Msk}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+ADCUR\+\_\+\+AD10\+USRC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCUR\+\_\+\+AD10\+USRC}~\textbf{ HRTIM\+\_\+\+ADCUR\+\_\+\+AD10\+USRC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD1\+PSC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD1\+PSC\+\_\+\+Msk}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD1\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD1\+PSC}~\textbf{ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD1\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD2\+PSC\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD2\+PSC\+\_\+\+Msk}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD2\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD2\+PSC}~\textbf{ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD2\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD3\+PSC\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD3\+PSC\+\_\+\+Msk}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD3\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD3\+PSC}~\textbf{ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD3\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD4\+PSC\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD4\+PSC\+\_\+\+Msk}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD4\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD4\+PSC}~\textbf{ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD4\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD5\+PSC\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD5\+PSC\+\_\+\+Msk}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD5\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD5\+PSC}~\textbf{ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD5\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD6\+PSC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD6\+PSC\+\_\+\+Msk}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD6\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD6\+PSC}~\textbf{ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD6\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD7\+PSC\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD7\+PSC\+\_\+\+Msk}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD7\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD7\+PSC}~\textbf{ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD7\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD8\+PSC\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD8\+PSC\+\_\+\+Msk}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD8\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD8\+PSC}~\textbf{ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD8\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD9\+PSC\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD9\+PSC\+\_\+\+Msk}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD9\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD9\+PSC}~\textbf{ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD9\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD10\+PSC\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD10\+PSC\+\_\+\+Msk}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD10\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD10\+PSC}~\textbf{ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD10\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PE}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TXIE}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+RXIE}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+NACKIE}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+STOPIE}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TCIE}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ERRIE}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Msk}~(0x\+FUL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+DNF}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SWRST}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SBC}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+WUPEN}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+GCEN}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PECEN}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+SADD}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ADD10}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+HEAD10R}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+START}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+STOP}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+NACK}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Msk}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+NBYTES}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+RELOAD}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1}~\textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE}~\textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN}~\textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Msk}~(0x7\+FUL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2}~\textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Msk}~(0x7\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK}~\textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+NOMASK}~(0x00000000U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01}~\textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02}~\textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Msk}~(0x3\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03}~\textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04}~\textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Msk}~(0x5\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05}~\textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Msk}~(0x3\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06}~\textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Msk}~(0x7\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07}~\textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN}~\textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Msk}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL}~\textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Msk}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH}~\textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Msk}~(0x\+FUL $<$$<$ I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL}~\textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Msk}~(0x\+FUL $<$$<$ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL}~\textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Msk}~(0x\+FUL $<$$<$ I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC}~\textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA}~\textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE}~\textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN}~\textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB}~\textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN}~\textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TXE}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TXIS}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+RXNE}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ADDR}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+NACKF}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+STOPF}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TC}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TCR}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+BERR}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ARLO}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+OVR}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+PECERR}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ALERT}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+BUSY}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+DIR}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Msk}~(0x7\+FUL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF}~\textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+NACKCF}~\textbf{ I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+STOPCF}~\textbf{ I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+BERRCF}~\textbf{ I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF}~\textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+OVRCF}~\textbf{ I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+PECCF}~\textbf{ I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF}~\textbf{ I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF}~\textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Msk}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+PECR\+\_\+\+PEC}~\textbf{ I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Msk}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA}~\textbf{ I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Msk}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Pos)
\item 
\#define \textbf{ I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA}~\textbf{ I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Msk}
\item 
\#define \textbf{ IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Pos)
\item 
\#define \textbf{ IWDG\+\_\+\+KR\+\_\+\+KEY}~\textbf{ IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Msk}
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Msk}~(0x7\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR}~\textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Msk}
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+0}~(0x1\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+1}~(0x2\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+2}~(0x4\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define \textbf{ IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Pos)
\item 
\#define \textbf{ IWDG\+\_\+\+RLR\+\_\+\+RL}~\textbf{ IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Msk}
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Msk}~(0x1\+UL $<$$<$ IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Pos)
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+PVU}~\textbf{ IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Msk}
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Msk}~(0x1\+UL $<$$<$ IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Pos)
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+RVU}~\textbf{ IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Msk}
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Msk}~(0x1\+UL $<$$<$ IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Pos)
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+WVU}~\textbf{ IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Msk}
\item 
\#define \textbf{ IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Pos)
\item 
\#define \textbf{ IWDG\+\_\+\+WINR\+\_\+\+WIN}~\textbf{ IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Msk}
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+OPAMPx\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+OPAMPx\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+OPAMPx\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+OPAMPx\+EN}~\textbf{ OPAMP\+\_\+\+CSR\+\_\+\+OPAMPx\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+FORCEVP\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+FORCEVP\+\_\+\+Msk}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+FORCEVP\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+FORCEVP}~\textbf{ OPAMP\+\_\+\+CSR\+\_\+\+FORCEVP\+\_\+\+Msk}
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+VPSEL}~\textbf{ OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Msk}
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+0}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+1}~(0x2\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Msk}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+USERTRIM}~\textbf{ OPAMP\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Msk}
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+VMSEL}~\textbf{ OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Msk}
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+0}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+1}~(0x2\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+HIGHSPEEDEN\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+HIGHSPEEDEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+HIGHSPEEDEN\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+HIGHSPEEDEN}~\textbf{ OPAMP\+\_\+\+CSR\+\_\+\+HIGHSPEEDEN\+\_\+\+Msk}
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+OPAMPINTEN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+OPAMPINTEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+OPAMPINTEN\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+OPAMPINTEN}~\textbf{ OPAMP\+\_\+\+CSR\+\_\+\+OPAMPINTEN\+\_\+\+Msk}
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Msk}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+CALON}~\textbf{ OPAMP\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Msk}
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+CALSEL}~\textbf{ OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Msk}
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+0}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+1}~(0x2\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Msk}~(0x1\+FUL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN}~\textbf{ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Msk}
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+0}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+1}~(0x2\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+2}~(0x4\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+3}~(0x8\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+4}~(0x10\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+TRIMOFFSETP\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+TRIMOFFSETP\+\_\+\+Msk}~(0x1\+FUL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+TRIMOFFSETP\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+TRIMOFFSETP}~\textbf{ OPAMP\+\_\+\+CSR\+\_\+\+TRIMOFFSETP\+\_\+\+Msk}
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+TRIMOFFSETN\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+TRIMOFFSETN\+\_\+\+Msk}~(0x1\+FUL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+TRIMOFFSETN\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+TRIMOFFSETN}~\textbf{ OPAMP\+\_\+\+CSR\+\_\+\+TRIMOFFSETN\+\_\+\+Msk}
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+OUTCAL\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+OUTCAL\+\_\+\+Msk}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+OUTCAL\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+OUTCAL}~\textbf{ OPAMP\+\_\+\+CSR\+\_\+\+OUTCAL\+\_\+\+Msk}
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+LOCK\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+LOCK\+\_\+\+Msk}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+CSR\+\_\+\+LOCK}~\textbf{ OPAMP\+\_\+\+CSR\+\_\+\+LOCK\+\_\+\+Msk}
\item 
\#define \textbf{ OPAMP\+\_\+\+TCMR\+\_\+\+VMSSEL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ OPAMP\+\_\+\+TCMR\+\_\+\+VMSSEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+TCMR\+\_\+\+VMSSEL\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+TCMR\+\_\+\+VMSSEL}~\textbf{ OPAMP\+\_\+\+TCMR\+\_\+\+VMSSEL\+\_\+\+Msk}
\item 
\#define \textbf{ OPAMP\+\_\+\+TCMR\+\_\+\+VPSSEL\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ OPAMP\+\_\+\+TCMR\+\_\+\+VPSSEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ OPAMP\+\_\+\+TCMR\+\_\+\+VPSSEL\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+TCMR\+\_\+\+VPSSEL}~\textbf{ OPAMP\+\_\+\+TCMR\+\_\+\+VPSSEL\+\_\+\+Msk}
\item 
\#define \textbf{ OPAMP\+\_\+\+TCMR\+\_\+\+VPSSEL\+\_\+0}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+TCMR\+\_\+\+VPSSEL\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+TCMR\+\_\+\+VPSSEL\+\_\+1}~(0x2\+UL $<$$<$ OPAMP\+\_\+\+TCMR\+\_\+\+VPSSEL\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+TCMR\+\_\+\+T1\+CMEN\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ OPAMP\+\_\+\+TCMR\+\_\+\+T1\+CMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+TCMR\+\_\+\+T1\+CMEN\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+TCMR\+\_\+\+T1\+CMEN}~\textbf{ OPAMP\+\_\+\+TCMR\+\_\+\+T1\+CMEN\+\_\+\+Msk}
\item 
\#define \textbf{ OPAMP\+\_\+\+TCMR\+\_\+\+T8\+CMEN\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ OPAMP\+\_\+\+TCMR\+\_\+\+T8\+CMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+TCMR\+\_\+\+T8\+CMEN\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+TCMR\+\_\+\+T8\+CMEN}~\textbf{ OPAMP\+\_\+\+TCMR\+\_\+\+T8\+CMEN\+\_\+\+Msk}
\item 
\#define \textbf{ OPAMP\+\_\+\+TCMR\+\_\+\+T20\+CMEN\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ OPAMP\+\_\+\+TCMR\+\_\+\+T20\+CMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+TCMR\+\_\+\+T20\+CMEN\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+TCMR\+\_\+\+T20\+CMEN}~\textbf{ OPAMP\+\_\+\+TCMR\+\_\+\+T20\+CMEN\+\_\+\+Msk}
\item 
\#define \textbf{ OPAMP\+\_\+\+TCMR\+\_\+\+LOCK\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ OPAMP\+\_\+\+TCMR\+\_\+\+LOCK\+\_\+\+Msk}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+TCMR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \textbf{ OPAMP\+\_\+\+TCMR\+\_\+\+LOCK}~\textbf{ OPAMP\+\_\+\+TCMR\+\_\+\+LOCK\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPR\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPR\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+LPR\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPR}~\textbf{ PWR\+\_\+\+CR1\+\_\+\+LPR\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Msk}~(0x3\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+VOS}~\textbf{ PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+0}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+1}~(0x2\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+DBP}~\textbf{ PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Msk}~(0x7\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPMS}~\textbf{ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STOP0}~(0x00000000U)
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STOP1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STOP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STOP1\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STOP1}~\textbf{ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STOP1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STANDBY\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STANDBY\+\_\+\+Msk}~(0x3\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STANDBY\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STANDBY}~\textbf{ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STANDBY\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+SHUTDOWN\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+SHUTDOWN\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+SHUTDOWN\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+SHUTDOWN}~\textbf{ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+SHUTDOWN\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PVME\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PVME\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ PWR\+\_\+\+CR2\+\_\+\+PVME\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PVME}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PVME\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PVME4\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PVME4\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PVME4\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PVME4}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PVME4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PVME3\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PVME3\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PVME3\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PVME3}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PVME3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PVME2\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PVME2\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PVME2\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PVME2}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PVME2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PVME1\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PVME1\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PVME1\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PVME1}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PVME1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+Msk}~(0x7\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV0}~(0x00000000U)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV1\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV1\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV1}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV2\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV2\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV2}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV3\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV3\+\_\+\+Msk}~(0x3\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV3\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV3}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV4\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV4\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV4\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV4}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV5\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV5\+\_\+\+Msk}~(0x5\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV5\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV5}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV5\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV6\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV6\+\_\+\+Msk}~(0x3\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV6\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV6}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV6\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV7\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV7\+\_\+\+Msk}~(0x7\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV7\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV7}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV7\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PVDE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PVDE\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PVDE\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR2\+\_\+\+PVDE}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PVDE\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EIWF\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EIWF\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+EIWF\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EIWF}~\textbf{ PWR\+\_\+\+CR3\+\_\+\+EIWF\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+UCPD\+\_\+\+DBDIS\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+UCPD\+\_\+\+DBDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+UCPD\+\_\+\+DBDIS\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+UCPD\+\_\+\+DBDIS}~\textbf{ PWR\+\_\+\+CR3\+\_\+\+UCPD\+\_\+\+DBDIS\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+UCPD\+\_\+\+STDBY\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+UCPD\+\_\+\+STDBY\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+UCPD\+\_\+\+STDBY\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+UCPD\+\_\+\+STDBY}~\textbf{ PWR\+\_\+\+CR3\+\_\+\+UCPD\+\_\+\+STDBY\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+APC\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+APC\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+APC\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+APC}~\textbf{ PWR\+\_\+\+CR3\+\_\+\+APC\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+RRS\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+RRS\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+RRS\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+RRS}~\textbf{ PWR\+\_\+\+CR3\+\_\+\+RRS\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP5\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP5\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+EWUP5\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP5}~\textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP5\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP4\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+EWUP4\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP4}~\textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP3\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP3\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+EWUP3\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP3}~\textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP2\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+EWUP2\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP2}~\textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+EWUP1\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP1}~\textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP\+\_\+\+Msk}~(0x1\+FUL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+EWUP\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP}~\textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+VBRS\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+VBRS\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR4\+\_\+\+VBRS\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+VBRS}~\textbf{ PWR\+\_\+\+CR4\+\_\+\+VBRS\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+VBE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+VBE\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR4\+\_\+\+VBE\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+VBE}~\textbf{ PWR\+\_\+\+CR4\+\_\+\+VBE\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP5\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP5\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR4\+\_\+\+WP5\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP5}~\textbf{ PWR\+\_\+\+CR4\+\_\+\+WP5\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP4\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR4\+\_\+\+WP4\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP4}~\textbf{ PWR\+\_\+\+CR4\+\_\+\+WP4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP3\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP3\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR4\+\_\+\+WP3\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP3}~\textbf{ PWR\+\_\+\+CR4\+\_\+\+WP3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP2\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR4\+\_\+\+WP2\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP2}~\textbf{ PWR\+\_\+\+CR4\+\_\+\+WP2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR4\+\_\+\+WP1\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP1}~\textbf{ PWR\+\_\+\+CR4\+\_\+\+WP1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUFI\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUFI\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR1\+\_\+\+WUFI\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUFI}~\textbf{ PWR\+\_\+\+SR1\+\_\+\+WUFI\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+SBF\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+SBF\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR1\+\_\+\+SBF\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+SBF}~\textbf{ PWR\+\_\+\+SR1\+\_\+\+SBF\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF\+\_\+\+Msk}~(0x1\+FUL $<$$<$ PWR\+\_\+\+SR1\+\_\+\+WUF\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF}~\textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF5\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR1\+\_\+\+WUF5\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF5}~\textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF5\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF4\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR1\+\_\+\+WUF4\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF4}~\textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF3\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR1\+\_\+\+WUF3\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF3}~\textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF2\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR1\+\_\+\+WUF2\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF2}~\textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR1\+\_\+\+WUF1\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF1}~\textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+PVMO4\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+PVMO4\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR2\+\_\+\+PVMO4\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+PVMO4}~\textbf{ PWR\+\_\+\+SR2\+\_\+\+PVMO4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+PVMO3\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+PVMO3\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR2\+\_\+\+PVMO3\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+PVMO3}~\textbf{ PWR\+\_\+\+SR2\+\_\+\+PVMO3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+PVMO2\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+PVMO2\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR2\+\_\+\+PVMO2\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+PVMO2}~\textbf{ PWR\+\_\+\+SR2\+\_\+\+PVMO2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+PVMO1\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+PVMO1\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR2\+\_\+\+PVMO1\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+PVMO1}~\textbf{ PWR\+\_\+\+SR2\+\_\+\+PVMO1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+PVDO\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+PVDO\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR2\+\_\+\+PVDO\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+PVDO}~\textbf{ PWR\+\_\+\+SR2\+\_\+\+PVDO\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+VOSF\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+VOSF\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR2\+\_\+\+VOSF\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+VOSF}~\textbf{ PWR\+\_\+\+SR2\+\_\+\+VOSF\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+REGLPF\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+REGLPF\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR2\+\_\+\+REGLPF\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+REGLPF}~\textbf{ PWR\+\_\+\+SR2\+\_\+\+REGLPF\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+REGLPS\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+REGLPS\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR2\+\_\+\+REGLPS\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+REGLPS}~\textbf{ PWR\+\_\+\+SR2\+\_\+\+REGLPS\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CSBF\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CSBF\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+SCR\+\_\+\+CSBF\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CSBF}~\textbf{ PWR\+\_\+\+SCR\+\_\+\+CSBF\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF\+\_\+\+Msk}~(0x1\+FUL $<$$<$ PWR\+\_\+\+SCR\+\_\+\+CWUF\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF}~\textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF5\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+SCR\+\_\+\+CWUF5\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF5}~\textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF5\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF4\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+SCR\+\_\+\+CWUF4\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF4}~\textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF3\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+SCR\+\_\+\+CWUF3\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF3}~\textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF2\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+SCR\+\_\+\+CWUF2\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF2}~\textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+SCR\+\_\+\+CWUF1\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF1}~\textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA15\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA15\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA15}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA15\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA13\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA13\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA13}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA13\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA12\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA12\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA12}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA12\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA11\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA11\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA11}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA11\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA10\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA10\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA10}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA10\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA9\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA9\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA9}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA9\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA8\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA8\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA8}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA8\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA7\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA7\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA7}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA7\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA6\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA6\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA6}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA6\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA5\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA5\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA5}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA5\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA4\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA4\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA4}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA3\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA3\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA3}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA2\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA2\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA2}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA1\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA1\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA1}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA0\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA0\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA0}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PA0\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA14\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA14\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA14}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA14\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA12\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA12\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA12}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA12\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA11\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA11\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA11}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA11\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA10\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA10\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA10}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA10\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA9\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA9\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA9}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA9\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA8\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA8\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA8}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA8\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA7\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA7\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA7}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA7\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA6\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA6\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA6}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA6\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA5\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA5\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA5}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA5\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA4\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA4\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA4}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA3\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA3\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA3}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA2\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA2\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA2}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA1\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA1\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA1}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA0\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA0\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA0}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PA0\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB15\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB15\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB15}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB15\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB14\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB14\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB14}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB14\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB13\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB13\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB13}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB13\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB12\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB12\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB12}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB12\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB11\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB11\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB11}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB11\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB10\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB10\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB10}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB10\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB9\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB9\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB9}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB9\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB8\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB8\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB8}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB8\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB7\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB7\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB7}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB7\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB6\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB6\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB6}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB6\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB5\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB5\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB5}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB5\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB4\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB4\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB4}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB3\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB3\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB3}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB2\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB2\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB2}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB1\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB1\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB1}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB0\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB0\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB0}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PB0\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB15\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB15\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB15}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB15\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB14\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB14\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB14}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB14\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB13\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB13\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB13}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB13\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB12\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB12\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB12}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB12\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB11\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB11\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB11}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB11\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB10\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB10\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB10}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB10\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB9\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB9\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB9}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB9\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB8\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB8\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB8}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB8\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB7\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB7\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB7}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB7\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB6\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB6\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB6}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB6\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB5\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB5\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB5}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB5\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB3\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB3\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB3}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB2\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB2\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB2}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB1\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB1\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB1}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB0\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB0\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB0}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PB0\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC15\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC15\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC15}~\textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC15\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC14\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC14\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC14}~\textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC14\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC13\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC13\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC13}~\textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC13\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC12\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC12\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC12}~\textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC12\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC11\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC11\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC11}~\textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC11\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC10\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC10\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC10}~\textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC10\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC9\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC9\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC9}~\textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC9\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC8\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC8\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC8}~\textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC8\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC7\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC7\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC7}~\textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC7\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC6\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC6\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC6}~\textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC6\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC5\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC5\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC5}~\textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC5\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC4\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC4}~\textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC3\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC3\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC3}~\textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC2\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC2\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC2}~\textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC1\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC1\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC1}~\textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC0\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC0\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC0}~\textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PC0\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC15\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC15\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC15}~\textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC15\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC14\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC14\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC14}~\textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC14\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC13\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC13\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC13}~\textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC13\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC12\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC12\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC12}~\textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC12\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC11\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC11\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC11}~\textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC11\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC10\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC10\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC10}~\textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC10\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC9\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC9\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC9}~\textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC9\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC8\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC8\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC8}~\textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC8\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC7\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC7\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC7}~\textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC7\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC6\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC6\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC6}~\textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC6\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC5\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC5\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC5}~\textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC5\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC4\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC4\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC4}~\textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC3\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC3\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC3}~\textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC2\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC2\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC2}~\textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC1\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC1\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC1}~\textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC0\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC0\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC0}~\textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PC0\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD15\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD15\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD15}~\textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD15\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD14\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD14\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD14}~\textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD14\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD13\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD13\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD13}~\textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD13\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD12\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD12\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD12}~\textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD12\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD11\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD11\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD11}~\textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD11\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD10\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD10\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD10}~\textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD10\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD9\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD9\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD9}~\textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD9\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD8\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD8\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD8}~\textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD8\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD7\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD7\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD7}~\textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD7\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD6\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD6\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD6}~\textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD6\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD5\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD5\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD5}~\textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD5\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD4\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD4\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD4}~\textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD3\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD3\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD3}~\textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD2\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD2\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD2}~\textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD1\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD1\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD1}~\textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD0\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD0\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD0}~\textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PD0\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD15\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD15\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD15}~\textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD15\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD14\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD14\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD14}~\textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD14\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD13\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD13\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD13}~\textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD13\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD12\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD12\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD12}~\textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD12\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD11\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD11\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD11}~\textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD11\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD10\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD10\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD10}~\textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD10\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD9\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD9\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD9}~\textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD9\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD8\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD8\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD8}~\textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD8\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD7\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD7\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD7}~\textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD7\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD6\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD6\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD6}~\textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD6\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD5\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD5\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD5}~\textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD5\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD4\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD4\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD4}~\textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD3\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD3\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD3}~\textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD2\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD2\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD2}~\textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD1\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD1\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD1}~\textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD0\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD0\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD0}~\textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD0\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE15\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE15\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE15}~\textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE15\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE14\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE14\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE14}~\textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE14\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE13\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE13\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE13}~\textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE13\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE12\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE12\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE12}~\textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE12\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE11\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE11\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE11}~\textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE11\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE10\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE10\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE10}~\textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE10\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE9\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE9\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE9}~\textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE9\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE8\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE8\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE8}~\textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE8\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE7\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE7\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE7}~\textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE7\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE6\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE6\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE6}~\textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE6\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE5\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE5\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE5}~\textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE5\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE4\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE4\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE4}~\textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE3\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE3\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE3}~\textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE2\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE2\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE2}~\textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE1\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE1\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE1}~\textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE0\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE0\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE0}~\textbf{ PWR\+\_\+\+PUCRE\+\_\+\+PE0\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE15\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE15\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE15}~\textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE15\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE14\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE14\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE14}~\textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE14\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE13\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE13\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE13}~\textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE13\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE12\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE12\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE12}~\textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE12\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE11\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE11\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE11}~\textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE11\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE10\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE10\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE10}~\textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE10\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE9\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE9\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE9}~\textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE9\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE8\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE8\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE8}~\textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE8\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE7\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE7\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE7}~\textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE7\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE6\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE6\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE6}~\textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE6\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE5\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE5\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE5}~\textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE5\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE4\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE4\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE4}~\textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE3\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE3\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE3}~\textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE2\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE2\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE2}~\textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE1\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE1\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE1}~\textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE0\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE0\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE0}~\textbf{ PWR\+\_\+\+PDCRE\+\_\+\+PE0\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF15\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF15\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF15}~\textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF15\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF14\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF14\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF14}~\textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF14\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF13\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF13\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF13}~\textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF13\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF12\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF12\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF12}~\textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF12\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF11\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF11\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF11}~\textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF11\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF10\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF10\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF10}~\textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF10\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF9\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF9\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF9}~\textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF9\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF8\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF8\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF8}~\textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF8\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF7\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF7}~\textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF7\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF6\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF6}~\textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF6\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF5\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF5}~\textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF5\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF4\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF4}~\textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF3\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF3}~\textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF2\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF2}~\textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF1\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF1}~\textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF0\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF0\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF0}~\textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PF0\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF15\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF15\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF15}~\textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF15\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF14\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF14\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF14}~\textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF14\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF13\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF13\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF13}~\textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF13\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF12\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF12\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF12}~\textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF12\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF11\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF11\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF11}~\textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF11\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF10\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF10\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF10}~\textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF10\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF9\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF9\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF9}~\textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF9\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF8\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF8\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF8}~\textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF8\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF7\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF7}~\textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF7\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF6\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF6}~\textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF6\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF5\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF5}~\textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF5\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF4\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF4}~\textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF3\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF3}~\textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF2\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF2}~\textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF1\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF1}~\textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF0\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF0\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF0}~\textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PF0\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG15\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG15\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG15}~\textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG15\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG14\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG14\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG14}~\textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG14\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG13\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG13\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG13}~\textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG13\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG12\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG12\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG12}~\textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG12\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG11\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG11\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG11}~\textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG11\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG10\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG10\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG10}~\textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG10\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG9\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG9\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG9}~\textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG9\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG8\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG8\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG8}~\textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG8\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG7\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG7\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG7}~\textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG7\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG6\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG6\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG6}~\textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG6\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG5\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG5\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG5}~\textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG5\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG4\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG4\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG4}~\textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG3\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG3\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG3}~\textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG2\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG2\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG2}~\textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG1\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG1\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG1}~\textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG0\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG0\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG0}~\textbf{ PWR\+\_\+\+PUCRG\+\_\+\+PG0\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG10\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG10\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG10}~\textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG10\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG9\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG9\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG9}~\textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG9\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG8\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG8\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG8}~\textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG8\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG7\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG7\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG7}~\textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG7\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG6\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG6\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG6}~\textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG6\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG5\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG5\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG5}~\textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG5\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG4\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG4\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG4}~\textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG3\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG3\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG3}~\textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG2\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG2\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG2}~\textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG1\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG1\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG1}~\textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG0\+\_\+\+Msk}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG0\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG0}~\textbf{ PWR\+\_\+\+PDCRG\+\_\+\+PG0\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR5\+\_\+\+R1\+MODE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+CR5\+\_\+\+R1\+MODE\+\_\+\+Msk}~(0x1U $<$$<$ PWR\+\_\+\+CR5\+\_\+\+R1\+MODE\+\_\+\+Pos)
\item 
\#define \textbf{ PWR\+\_\+\+CR5\+\_\+\+R1\+MODE}~\textbf{ PWR\+\_\+\+CR5\+\_\+\+R1\+MODE\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+EN}~\textbf{ QUADSPI\+\_\+\+CR\+\_\+\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+ABORT\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+ABORT\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+ABORT\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+ABORT}~\textbf{ QUADSPI\+\_\+\+CR\+\_\+\+ABORT\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+DMAEN\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+DMAEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+DMAEN\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+DMAEN}~\textbf{ QUADSPI\+\_\+\+CR\+\_\+\+DMAEN\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+TCEN\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+TCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+TCEN\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+TCEN}~\textbf{ QUADSPI\+\_\+\+CR\+\_\+\+TCEN\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+SSHIFT\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+SSHIFT\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+SSHIFT\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+SSHIFT}~\textbf{ QUADSPI\+\_\+\+CR\+\_\+\+SSHIFT\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+DFM\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+DFM\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+DFM\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+DFM}~\textbf{ QUADSPI\+\_\+\+CR\+\_\+\+DFM\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+FSEL\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+FSEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+FSEL\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+FSEL}~\textbf{ QUADSPI\+\_\+\+CR\+\_\+\+FSEL\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+FTHRES\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+FTHRES\+\_\+\+Msk}~(0x\+FUL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+FTHRES\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+FTHRES}~\textbf{ QUADSPI\+\_\+\+CR\+\_\+\+FTHRES\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+TEIE\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+TEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+TEIE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+TEIE}~\textbf{ QUADSPI\+\_\+\+CR\+\_\+\+TEIE\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+TCIE\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+TCIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+TCIE}~\textbf{ QUADSPI\+\_\+\+CR\+\_\+\+TCIE\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+FTIE\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+FTIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+FTIE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+FTIE}~\textbf{ QUADSPI\+\_\+\+CR\+\_\+\+FTIE\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+SMIE\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+SMIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+SMIE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+SMIE}~\textbf{ QUADSPI\+\_\+\+CR\+\_\+\+SMIE\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+TOIE\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+TOIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+TOIE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+TOIE}~\textbf{ QUADSPI\+\_\+\+CR\+\_\+\+TOIE\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+APMS\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+APMS\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+APMS\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+APMS}~\textbf{ QUADSPI\+\_\+\+CR\+\_\+\+APMS\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+PMM\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+PMM\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+PMM\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+PMM}~\textbf{ QUADSPI\+\_\+\+CR\+\_\+\+PMM\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+PRESCALER\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+PRESCALER\+\_\+\+Msk}~(0x\+FFUL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+PRESCALER\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CR\+\_\+\+PRESCALER}~\textbf{ QUADSPI\+\_\+\+CR\+\_\+\+PRESCALER\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+DCR\+\_\+\+CKMODE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+DCR\+\_\+\+CKMODE\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+DCR\+\_\+\+CKMODE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+DCR\+\_\+\+CKMODE}~\textbf{ QUADSPI\+\_\+\+DCR\+\_\+\+CKMODE\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+\+Msk}~(0x7\+UL $<$$<$ QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+DCR\+\_\+\+CSHT}~\textbf{ QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+0}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+1}~(0x2\+UL $<$$<$ QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+2}~(0x4\+UL $<$$<$ QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+DCR\+\_\+\+FSIZE\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+DCR\+\_\+\+FSIZE\+\_\+\+Msk}~(0x1\+FUL $<$$<$ QUADSPI\+\_\+\+DCR\+\_\+\+FSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+DCR\+\_\+\+FSIZE}~\textbf{ QUADSPI\+\_\+\+DCR\+\_\+\+FSIZE\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+SR\+\_\+\+TEF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+SR\+\_\+\+TEF\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+SR\+\_\+\+TEF\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+SR\+\_\+\+TEF}~\textbf{ QUADSPI\+\_\+\+SR\+\_\+\+TEF\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+SR\+\_\+\+TCF\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+SR\+\_\+\+TCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+SR\+\_\+\+TCF\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+SR\+\_\+\+TCF}~\textbf{ QUADSPI\+\_\+\+SR\+\_\+\+TCF\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+SR\+\_\+\+FTF\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+SR\+\_\+\+FTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+SR\+\_\+\+FTF\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+SR\+\_\+\+FTF}~\textbf{ QUADSPI\+\_\+\+SR\+\_\+\+FTF\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+SR\+\_\+\+SMF\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+SR\+\_\+\+SMF\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+SR\+\_\+\+SMF\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+SR\+\_\+\+SMF}~\textbf{ QUADSPI\+\_\+\+SR\+\_\+\+SMF\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+SR\+\_\+\+TOF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+SR\+\_\+\+TOF\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+SR\+\_\+\+TOF\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+SR\+\_\+\+TOF}~\textbf{ QUADSPI\+\_\+\+SR\+\_\+\+TOF\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+SR\+\_\+\+BUSY\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+SR\+\_\+\+BUSY\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+SR\+\_\+\+BUSY\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+SR\+\_\+\+BUSY}~\textbf{ QUADSPI\+\_\+\+SR\+\_\+\+BUSY\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+SR\+\_\+\+FLEVEL\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+SR\+\_\+\+FLEVEL\+\_\+\+Msk}~(0x1\+FUL $<$$<$ QUADSPI\+\_\+\+SR\+\_\+\+FLEVEL\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+SR\+\_\+\+FLEVEL}~\textbf{ QUADSPI\+\_\+\+SR\+\_\+\+FLEVEL\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+FCR\+\_\+\+CTEF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+FCR\+\_\+\+CTEF\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+FCR\+\_\+\+CTEF\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+FCR\+\_\+\+CTEF}~\textbf{ QUADSPI\+\_\+\+FCR\+\_\+\+CTEF\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+FCR\+\_\+\+CTCF\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+FCR\+\_\+\+CTCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+FCR\+\_\+\+CTCF\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+FCR\+\_\+\+CTCF}~\textbf{ QUADSPI\+\_\+\+FCR\+\_\+\+CTCF\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+FCR\+\_\+\+CSMF\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+FCR\+\_\+\+CSMF\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+FCR\+\_\+\+CSMF\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+FCR\+\_\+\+CSMF}~\textbf{ QUADSPI\+\_\+\+FCR\+\_\+\+CSMF\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+FCR\+\_\+\+CTOF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+FCR\+\_\+\+CTOF\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+FCR\+\_\+\+CTOF\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+FCR\+\_\+\+CTOF}~\textbf{ QUADSPI\+\_\+\+FCR\+\_\+\+CTOF\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+DLR\+\_\+\+DL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+DLR\+\_\+\+DL\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ QUADSPI\+\_\+\+DLR\+\_\+\+DL\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+DLR\+\_\+\+DL}~\textbf{ QUADSPI\+\_\+\+DLR\+\_\+\+DL\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+INSTRUCTION\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+INSTRUCTION\+\_\+\+Msk}~(0x\+FFUL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+INSTRUCTION\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+INSTRUCTION}~\textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+INSTRUCTION\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+\+Msk}~(0x3\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+IMODE}~\textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+0}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+1}~(0x2\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+\+Msk}~(0x3\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE}~\textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+0}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+1}~(0x2\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+\+Msk}~(0x3\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE}~\textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+0}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+1}~(0x2\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+\+Msk}~(0x3\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE}~\textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+0}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+1}~(0x2\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+\+Msk}~(0x3\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE}~\textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+0}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+1}~(0x2\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+DCYC\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+DCYC\+\_\+\+Msk}~(0x1\+FUL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+DCYC\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+DCYC}~\textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+DCYC\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+\+Msk}~(0x3\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+DMODE}~\textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+0}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+1}~(0x2\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+FMODE\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+FMODE\+\_\+\+Msk}~(0x3\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+FMODE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+FMODE}~\textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+FMODE\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+FMODE\+\_\+0}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+FMODE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+FMODE\+\_\+1}~(0x2\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+FMODE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+SIOO\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+SIOO\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+SIOO\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+SIOO}~\textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+SIOO\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+DHHC\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+DHHC\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+DHHC\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+DHHC}~\textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+DHHC\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+DDRM\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+DDRM\+\_\+\+Msk}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+DDRM\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+DDRM}~\textbf{ QUADSPI\+\_\+\+CCR\+\_\+\+DDRM\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+AR\+\_\+\+ADDRESS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+AR\+\_\+\+ADDRESS\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ QUADSPI\+\_\+\+AR\+\_\+\+ADDRESS\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+AR\+\_\+\+ADDRESS}~\textbf{ QUADSPI\+\_\+\+AR\+\_\+\+ADDRESS\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+ABR\+\_\+\+ALTERNATE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+ABR\+\_\+\+ALTERNATE\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ QUADSPI\+\_\+\+ABR\+\_\+\+ALTERNATE\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+ABR\+\_\+\+ALTERNATE}~\textbf{ QUADSPI\+\_\+\+ABR\+\_\+\+ALTERNATE\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ QUADSPI\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+DR\+\_\+\+DATA}~\textbf{ QUADSPI\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+PSMKR\+\_\+\+MASK\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+PSMKR\+\_\+\+MASK\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ QUADSPI\+\_\+\+PSMKR\+\_\+\+MASK\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+PSMKR\+\_\+\+MASK}~\textbf{ QUADSPI\+\_\+\+PSMKR\+\_\+\+MASK\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+PSMAR\+\_\+\+MATCH\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+PSMAR\+\_\+\+MATCH\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ QUADSPI\+\_\+\+PSMAR\+\_\+\+MATCH\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+PSMAR\+\_\+\+MATCH}~\textbf{ QUADSPI\+\_\+\+PSMAR\+\_\+\+MATCH\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+PIR\+\_\+\+INTERVAL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+PIR\+\_\+\+INTERVAL\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ QUADSPI\+\_\+\+PIR\+\_\+\+INTERVAL\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+PIR\+\_\+\+INTERVAL}~\textbf{ QUADSPI\+\_\+\+PIR\+\_\+\+INTERVAL\+\_\+\+Msk}
\item 
\#define \textbf{ QUADSPI\+\_\+\+LPTR\+\_\+\+TIMEOUT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ QUADSPI\+\_\+\+LPTR\+\_\+\+TIMEOUT\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ QUADSPI\+\_\+\+LPTR\+\_\+\+TIMEOUT\+\_\+\+Pos)
\item 
\#define \textbf{ QUADSPI\+\_\+\+LPTR\+\_\+\+TIMEOUT}~\textbf{ QUADSPI\+\_\+\+LPTR\+\_\+\+TIMEOUT\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+HSI48\+\_\+\+SUPPORT}
\item 
\#define \textbf{ RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+2\+\_\+31\+\_\+\+SUPPORT}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSION}~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIKERON}~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIRDY}~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEON}~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSERDY}~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEBYP}~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+CSSON}~\textbf{ RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLON}~\textbf{ RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLRDY}~\textbf{ RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL}~\textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+5}~(0x20\+UL $<$$<$ \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+6}~(0x40\+UL $<$$<$ \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+7}~(0x80\+UL $<$$<$ \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Msk}~(0x7\+FUL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM}~\textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+0}~(0x01\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+1}~(0x02\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+2}~(0x04\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+3}~(0x08\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+4}~(0x10\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+5}~(0x20\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+6}~(0x40\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}~(0x00000001U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}~(0x00000002U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL}~(0x00000003U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Msk}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI}~(0x00000004U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}~(0x00000008U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL}~(0x0000000\+CU)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Msk}~(0x\+FUL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}~(0x8\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1}~(0x00000000U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2}~(0x00000080U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4}~(0x00000090U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8}~(0x000000\+A0U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16}~(0x000000\+B0U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64}~(0x000000\+C0U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128}~(0x000000\+D0U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256}~(0x000000\+E0U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512}~(0x000000\+F0U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Msk}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+2}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1}~(0x00000000U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2}~(0x00000400U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4}~(0x00000500U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8}~(0x00000600U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16}~(0x00000700U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Msk}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+2}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV1}~(0x00000000U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV2}~(0x00002000U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV4}~(0x00002800U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV8}~(0x00003000U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV16}~(0x00003800U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Msk}~(0x\+FUL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+2}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+3}~(0x8\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Msk}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+2}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV1}~(0x00000000U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV2}~(0x10000000U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV4}~(0x20000000U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV8}~(0x30000000U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV16}~(0x40000000U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PRE}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PRE\+\_\+1}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV1}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PRE\+\_\+2}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV2}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PRE\+\_\+4}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV4}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PRE\+\_\+8}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV8}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PRE\+\_\+16}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV16}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Msk}~(0x3\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Msk}~(0x3\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Msk}~(0x\+FUL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2}~(0x4\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+3}~(0x8\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Msk}~(0x7\+FUL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+0}~(0x01\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+1}~(0x02\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+2}~(0x04\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+3}~(0x08\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+4}~(0x10\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+5}~(0x20\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+6}~(0x40\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Msk}~(0x3\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Msk}~(0x3\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+\+Msk}~(0x1\+FUL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+0}~(0x01\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+1}~(0x02\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+2}~(0x04\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+3}~(0x08\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+4}~(0x10\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE}~\textbf{ RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+LSERDYIE}~\textbf{ RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE}~\textbf{ RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+HSERDYIE}~\textbf{ RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE}~\textbf{ RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+LSECSSIE\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+LSECSSIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+LSECSSIE\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+LSECSSIE}~\textbf{ RCC\+\_\+\+CIER\+\_\+\+LSECSSIE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+HSI48\+RDYIE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+HSI48\+RDYIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+HSI48\+RDYIE\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+HSI48\+RDYIE}~\textbf{ RCC\+\_\+\+CIER\+\_\+\+HSI48\+RDYIE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF}~\textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSERDYF}~\textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF}~\textbf{ RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+HSERDYF}~\textbf{ RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF}~\textbf{ RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+CSSF\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+CSSF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+CSSF\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+CSSF}~\textbf{ RCC\+\_\+\+CIFR\+\_\+\+CSSF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSECSSF}~\textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+HSI48\+RDYF\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+HSI48\+RDYF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+HSI48\+RDYF\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+HSI48\+RDYF}~\textbf{ RCC\+\_\+\+CIFR\+\_\+\+HSI48\+RDYF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+LSIRDYC}~\textbf{ RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+LSERDYC}~\textbf{ RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+HSIRDYC}~\textbf{ RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+HSERDYC}~\textbf{ RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+PLLRDYC}~\textbf{ RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+CSSC\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+CSSC\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+CSSC\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+CSSC}~\textbf{ RCC\+\_\+\+CICR\+\_\+\+CSSC\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+LSECSSC}~\textbf{ RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+HSI48\+RDYC\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+HSI48\+RDYC\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+HSI48\+RDYC\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+HSI48\+RDYC}~\textbf{ RCC\+\_\+\+CICR\+\_\+\+HSI48\+RDYC\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST}~\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST}~\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMAMUX1\+RST\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMAMUX1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMAMUX1\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMAMUX1\+RST}~\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMAMUX1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CORDICRST\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CORDICRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CORDICRST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CORDICRST}~\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CORDICRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+FMACRST\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+FMACRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+FMACRST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+FMACRST}~\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+FMACRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+FLASHRST\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+FLASHRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+FLASHRST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+FLASHRST}~\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+FLASHRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST}~\textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOARST\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOARST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOARST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOARST}~\textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOARST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOBRST}~\textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOCRST}~\textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIODRST\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIODRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIODRST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIODRST}~\textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIODRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOERST\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOERST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOERST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOERST}~\textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOERST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOFRST\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOFRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOFRST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOFRST}~\textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOFRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOGRST\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOGRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOGRST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOGRST}~\textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOGRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+ADC12\+RST\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+ADC12\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+ADC12\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+ADC12\+RST}~\textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+ADC12\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+ADC345\+RST\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+ADC345\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+ADC345\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+ADC345\+RST}~\textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+ADC345\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC1\+RST\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC1\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC1\+RST}~\textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC2\+RST\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC2\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC2\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC2\+RST}~\textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC2\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC3\+RST\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC3\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC3\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC3\+RST}~\textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC3\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC4\+RST\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC4\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC4\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC4\+RST}~\textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC4\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST}~\textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FMCRST\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FMCRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FMCRST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FMCRST}~\textbf{ RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FMCRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+RSTR\+\_\+\+QSPIRST\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+RSTR\+\_\+\+QSPIRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+RSTR\+\_\+\+QSPIRST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+RSTR\+\_\+\+QSPIRST}~\textbf{ RCC\+\_\+\+AHB3\+RSTR\+\_\+\+QSPIRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM2\+RST\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM2\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM2\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM2\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM2\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM3\+RST\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM3\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM3\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM3\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM3\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM4\+RST\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM4\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM4\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM4\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM4\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM5\+RST\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM5\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM5\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM5\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM5\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM6\+RST\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM6\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM6\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM6\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM6\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM7\+RST\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM7\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM7\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM7\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM7\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+CRSRST\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+CRSRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+CRSRST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+CRSRST}~\textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+CRSRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI2\+RST\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI2\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI2\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI2\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI2\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI3\+RST\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI3\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI3\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI3\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI3\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART2\+RST\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART2\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART2\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART2\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART2\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART3\+RST\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART3\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART3\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART3\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART3\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART4\+RST\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART4\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART4\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART4\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART4\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART5\+RST\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART5\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART5\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART5\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART5\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C1\+RST\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C1\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C1\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C2\+RST\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C2\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C2\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C2\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C2\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USBRST\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USBRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USBRST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USBRST}~\textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USBRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+FDCANRST\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+FDCANRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+FDCANRST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+FDCANRST}~\textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+FDCANRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+PWRRST\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+PWRRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+PWRRST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+PWRRST}~\textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+PWRRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C3\+RST\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C3\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C3\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C3\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C3\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LPTIM1\+RST\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LPTIM1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LPTIM1\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LPTIM1\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LPTIM1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPUART1\+RST\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPUART1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPUART1\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPUART1\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPUART1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR2\+\_\+\+I2\+C4\+RST\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR2\+\_\+\+I2\+C4\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR2\+\_\+\+I2\+C4\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR2\+\_\+\+I2\+C4\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR2\+\_\+\+I2\+C4\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR2\+\_\+\+UCPD1\+RST\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR2\+\_\+\+UCPD1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR2\+\_\+\+UCPD1\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR2\+\_\+\+UCPD1\+RST}~\textbf{ RCC\+\_\+\+APB1\+RSTR2\+\_\+\+UCPD1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM20\+RST\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM20\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM20\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM20\+RST}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM20\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI1\+RST\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI1\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI1\+RST}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+HRTIM1\+RST\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+HRTIM1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+HRTIM1\+RST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+HRTIM1\+RST}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+HRTIM1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN}~\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN}~\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMAMUX1\+EN\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMAMUX1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMAMUX1\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMAMUX1\+EN}~\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMAMUX1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+CORDICEN\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+CORDICEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+CORDICEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+CORDICEN}~\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+CORDICEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+FMACEN\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+FMACEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+FMACEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+FMACEN}~\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+FMACEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+FLASHEN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+FLASHEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+FLASHEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+FLASHEN}~\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+FLASHEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN}~\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOAEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOAEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOAEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOAEN}~\textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOAEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOBEN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOBEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOBEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOBEN}~\textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOBEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOCEN\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOCEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOCEN}~\textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOCEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIODEN\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIODEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIODEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIODEN}~\textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIODEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOEEN\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOEEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOEEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOEEN}~\textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOEEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOFEN\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOFEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOFEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOFEN}~\textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOFEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOGEN\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOGEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOGEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOGEN}~\textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOGEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADC12\+EN\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADC12\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADC12\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADC12\+EN}~\textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADC12\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADC345\+EN\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADC345\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADC345\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADC345\+EN}~\textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADC345\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC1\+EN\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC1\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC1\+EN}~\textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC2\+EN\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC2\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC2\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC2\+EN}~\textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC2\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC3\+EN\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC3\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC3\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC3\+EN}~\textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC3\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC4\+EN\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC4\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC4\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC4\+EN}~\textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC4\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN}~\textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN}~\textbf{ RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+ENR\+\_\+\+QSPIEN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+ENR\+\_\+\+QSPIEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+ENR\+\_\+\+QSPIEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+ENR\+\_\+\+QSPIEN}~\textbf{ RCC\+\_\+\+AHB3\+ENR\+\_\+\+QSPIEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM2\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM2\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM2\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM2\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM2\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM3\+EN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM3\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM3\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM3\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM3\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM4\+EN\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM4\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM4\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM4\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM4\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM5\+EN\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM5\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM5\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM5\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM5\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM6\+EN\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM6\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM6\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM6\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM6\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM7\+EN\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM7\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM7\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM7\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM7\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+CRSEN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+CRSEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+CRSEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+CRSEN}~\textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+CRSEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+RTCAPBEN\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+RTCAPBEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+RTCAPBEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+RTCAPBEN}~\textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+RTCAPBEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+WWDGEN\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+WWDGEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+WWDGEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+WWDGEN}~\textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+WWDGEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI2\+EN\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI2\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI2\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI2\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI2\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI3\+EN\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI3\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI3\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI3\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI3\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART2\+EN\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART2\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART2\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART2\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART2\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART3\+EN\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART3\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART3\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART3\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART3\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART4\+EN\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART4\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART4\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART4\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART4\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART5\+EN\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART5\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART5\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART5\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART5\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C1\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C2\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+USBEN\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+USBEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+USBEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+USBEN}~\textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+USBEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+FDCANEN\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+FDCANEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+FDCANEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+FDCANEN}~\textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+FDCANEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+PWREN\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+PWREN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+PWREN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+PWREN}~\textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+PWREN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C3\+EN\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C3\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C3\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C3\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C3\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+LPTIM1\+EN\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+LPTIM1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+LPTIM1\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+LPTIM1\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR1\+\_\+\+LPTIM1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPUART1\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPUART1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPUART1\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPUART1\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPUART1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR2\+\_\+\+I2\+C4\+EN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR2\+\_\+\+I2\+C4\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR2\+\_\+\+I2\+C4\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR2\+\_\+\+I2\+C4\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR2\+\_\+\+I2\+C4\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR2\+\_\+\+UCPD1\+EN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR2\+\_\+\+UCPD1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR2\+\_\+\+UCPD1\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR2\+\_\+\+UCPD1\+EN}~\textbf{ RCC\+\_\+\+APB1\+ENR2\+\_\+\+UCPD1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN}~\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}~\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}~\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN}~\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}~\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN}~\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN}~\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN}~\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN}~\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM20\+EN\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM20\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM20\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM20\+EN}~\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM20\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN}~\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+HRTIM1\+EN\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+HRTIM1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+HRTIM1\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+HRTIM1\+EN}~\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+HRTIM1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN}~\textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN}~\textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMAMUX1\+SMEN\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMAMUX1\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMAMUX1\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMAMUX1\+SMEN}~\textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMAMUX1\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CORDICSMEN\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CORDICSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CORDICSMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CORDICSMEN}~\textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CORDICSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FMACSMEN\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FMACSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FMACSMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FMACSMEN}~\textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FMACSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FLASHSMEN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FLASHSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FLASHSMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FLASHSMEN}~\textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FLASHSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+SRAM1\+SMEN\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+SRAM1\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+SRAM1\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+SRAM1\+SMEN}~\textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+SRAM1\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CRCSMEN\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CRCSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CRCSMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CRCSMEN}~\textbf{ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CRCSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOASMEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOASMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOASMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOASMEN}~\textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOASMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOBSMEN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOBSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOBSMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOBSMEN}~\textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOBSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOCSMEN\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOCSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOCSMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOCSMEN}~\textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOCSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIODSMEN\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIODSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIODSMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIODSMEN}~\textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIODSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOESMEN\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOESMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOESMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOESMEN}~\textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOESMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOFSMEN\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOFSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOFSMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOFSMEN}~\textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOFSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOGSMEN\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOGSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOGSMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOGSMEN}~\textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOGSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+CCMSRAMSMEN\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+CCMSRAMSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+CCMSRAMSMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+CCMSRAMSMEN}~\textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+CCMSRAMSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+SRAM2\+SMEN\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+SRAM2\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+SRAM2\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+SRAM2\+SMEN}~\textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+SRAM2\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADC12\+SMEN\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADC12\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADC12\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADC12\+SMEN}~\textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADC12\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADC345\+SMEN\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADC345\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADC345\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADC345\+SMEN}~\textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADC345\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC1\+SMEN\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC1\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC1\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC1\+SMEN}~\textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC1\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC2\+SMEN\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC2\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC2\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC2\+SMEN}~\textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC2\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC3\+SMEN\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC3\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC3\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC3\+SMEN}~\textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC3\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC4\+SMEN\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC4\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC4\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC4\+SMEN}~\textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC4\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+RNGSMEN\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+RNGSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+RNGSMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+RNGSMEN}~\textbf{ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+RNGSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+SMENR\+\_\+\+FMCSMEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+SMENR\+\_\+\+FMCSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+SMENR\+\_\+\+FMCSMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+SMENR\+\_\+\+FMCSMEN}~\textbf{ RCC\+\_\+\+AHB3\+SMENR\+\_\+\+FMCSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+SMENR\+\_\+\+QSPISMEN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+SMENR\+\_\+\+QSPISMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+SMENR\+\_\+\+QSPISMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+SMENR\+\_\+\+QSPISMEN}~\textbf{ RCC\+\_\+\+AHB3\+SMENR\+\_\+\+QSPISMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN}~\textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM3\+SMEN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM3\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM3\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM3\+SMEN}~\textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM3\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM4\+SMEN\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM4\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM4\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM4\+SMEN}~\textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM4\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM5\+SMEN\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM5\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM5\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM5\+SMEN}~\textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM5\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM6\+SMEN\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM6\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM6\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM6\+SMEN}~\textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM6\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM7\+SMEN\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM7\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM7\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM7\+SMEN}~\textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM7\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+CRSSMEN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+CRSSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+CRSSMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+CRSSMEN}~\textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+CRSSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+RTCAPBSMEN\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+RTCAPBSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+RTCAPBSMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+RTCAPBSMEN}~\textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+RTCAPBSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+WWDGSMEN\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+WWDGSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+WWDGSMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+WWDGSMEN}~\textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+WWDGSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI2\+SMEN}~\textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI3\+SMEN\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI3\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI3\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI3\+SMEN}~\textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI3\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART2\+SMEN}~\textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART3\+SMEN\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART3\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART3\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART3\+SMEN}~\textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART3\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART4\+SMEN\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART4\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART4\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART4\+SMEN}~\textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART4\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART5\+SMEN\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART5\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART5\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART5\+SMEN}~\textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART5\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN}~\textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C2\+SMEN}~\textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USBSMEN\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USBSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USBSMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USBSMEN}~\textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USBSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+FDCANSMEN\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+FDCANSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+FDCANSMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+FDCANSMEN}~\textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+FDCANSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+PWRSMEN\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+PWRSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+PWRSMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+PWRSMEN}~\textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+PWRSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN}~\textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN}~\textbf{ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN}~\textbf{ RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR2\+\_\+\+I2\+C4\+SMEN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR2\+\_\+\+I2\+C4\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR2\+\_\+\+I2\+C4\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR2\+\_\+\+I2\+C4\+SMEN}~\textbf{ RCC\+\_\+\+APB1\+SMENR2\+\_\+\+I2\+C4\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR2\+\_\+\+UCPD1\+SMEN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR2\+\_\+\+UCPD1\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR2\+\_\+\+UCPD1\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+SMENR2\+\_\+\+UCPD1\+SMEN}~\textbf{ RCC\+\_\+\+APB1\+SMENR2\+\_\+\+UCPD1\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SYSCFGSMEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SYSCFGSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SYSCFGSMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SYSCFGSMEN}~\textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SYSCFGSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM1\+SMEN\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM1\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM1\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM1\+SMEN}~\textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM1\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI1\+SMEN\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI1\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI1\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI1\+SMEN}~\textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI1\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM8\+SMEN\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM8\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM8\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM8\+SMEN}~\textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM8\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+USART1\+SMEN\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+USART1\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+USART1\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+USART1\+SMEN}~\textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+USART1\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI4\+SMEN\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI4\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI4\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI4\+SMEN}~\textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI4\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM15\+SMEN\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM15\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM15\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM15\+SMEN}~\textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM15\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM16\+SMEN\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM16\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM16\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM16\+SMEN}~\textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM16\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM17\+SMEN\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM17\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM17\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM17\+SMEN}~\textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM17\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM20\+SMEN\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM20\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM20\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM20\+SMEN}~\textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM20\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SAI1\+SMEN\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SAI1\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SAI1\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SAI1\+SMEN}~\textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SAI1\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+HRTIM1\+SMEN\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+HRTIM1\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+HRTIM1\+SMEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+HRTIM1\+SMEN}~\textbf{ RCC\+\_\+\+APB2\+SMENR\+\_\+\+HRTIM1\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+FDCANSEL\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+FDCANSEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+FDCANSEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+FDCANSEL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+FDCANSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+FDCANSEL\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+FDCANSEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+FDCANSEL\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+FDCANSEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADC345\+SEL\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADC345\+SEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+ADC345\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADC345\+SEL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADC345\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADC345\+SEL\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+ADC345\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADC345\+SEL\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+ADC345\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEON}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSERDY}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Msk}~(0x3\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSECSSON}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSECSSD}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSCOEN\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSCOEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSCOEN\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSCOEN}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSCOEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSION}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSIRDY}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+RMVF}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+OBLRSTF}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+PINRSTF}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+BORRSTF}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+SFTRSTF}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+ON\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+ON\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+ON\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+ON}~\textbf{ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+ON\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+RDY\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+RDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+RDY\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+RDY}~\textbf{ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+RDY\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL}~\textbf{ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+0}~(0x001\+UL $<$$<$ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+1}~(0x002\+UL $<$$<$ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+2}~(0x004\+UL $<$$<$ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+3}~(0x008\+UL $<$$<$ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+4}~(0x010\+UL $<$$<$ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+5}~(0x020\+UL $<$$<$ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+6}~(0x040\+UL $<$$<$ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+7}~(0x080\+UL $<$$<$ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+8}~(0x100\+UL $<$$<$ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR2\+\_\+\+I2\+C4\+SEL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR2\+\_\+\+I2\+C4\+SEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR2\+\_\+\+I2\+C4\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR2\+\_\+\+I2\+C4\+SEL}~\textbf{ RCC\+\_\+\+CCIPR2\+\_\+\+I2\+C4\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR2\+\_\+\+I2\+C4\+SEL\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR2\+\_\+\+I2\+C4\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR2\+\_\+\+I2\+C4\+SEL\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR2\+\_\+\+I2\+C4\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL}~\textbf{ RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL\+\_\+0}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL\+\_\+\+Pos)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL\+\_\+1}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL\+\_\+\+Pos)
\item 
\#define \textbf{ RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Pos)
\item 
\#define \textbf{ RNG\+\_\+\+CR\+\_\+\+RNGEN}~\textbf{ RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Msk}
\item 
\#define \textbf{ RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ RNG\+\_\+\+CR\+\_\+\+IE}~\textbf{ RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ RNG\+\_\+\+CR\+\_\+\+CED\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RNG\+\_\+\+CR\+\_\+\+CED\+\_\+\+Msk}~(0x1\+UL $<$$<$ RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ RNG\+\_\+\+CR\+\_\+\+CED}~\textbf{ RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Pos)
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+DRDY}~\textbf{ RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Msk}
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Msk}~(0x1\+UL $<$$<$ RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Pos)
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+CECS}~\textbf{ RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Msk}
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Msk}~(0x1\+UL $<$$<$ RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Pos)
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+SECS}~\textbf{ RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Msk}
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Pos)
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+CEIS}~\textbf{ RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Msk}
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Pos)
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+SEIS}~\textbf{ RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+PM}~\textbf{ RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Msk}~(0x3\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HT}~\textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Msk}~(0x\+FUL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU}~\textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+3}~(0x8\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Msk}~(0x7\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT}~\textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Msk}~(0x\+FUL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU}~\textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+3}~(0x8\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Msk}~(0x7\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST}~\textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Msk}~(0x\+FUL $<$$<$ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU}~\textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+3}~(0x8\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Msk}~(0x\+FUL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT}~\textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+3}~(0x8\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Msk}~(0x\+FUL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU}~\textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+3}~(0x8\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Msk}~(0x7\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU}~\textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MT}~\textbf{ RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Msk}~(0x\+FUL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU}~\textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+3}~(0x8\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Msk}~(0x3\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DT}~\textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Msk}~(0x\+FUL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU}~\textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+3}~(0x8\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+SSR\+\_\+\+SS}~\textbf{ RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+RECALPF\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+RECALPF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+ICSR\+\_\+\+RECALPF\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+RECALPF}~\textbf{ RTC\+\_\+\+ICSR\+\_\+\+RECALPF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+INIT\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+INIT\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+ICSR\+\_\+\+INIT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+INIT}~\textbf{ RTC\+\_\+\+ICSR\+\_\+\+INIT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+INITF\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+INITF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+ICSR\+\_\+\+INITF\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+INITF}~\textbf{ RTC\+\_\+\+ICSR\+\_\+\+INITF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+RSF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+RSF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+ICSR\+\_\+\+RSF\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+RSF}~\textbf{ RTC\+\_\+\+ICSR\+\_\+\+RSF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+INITS\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+INITS\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+ICSR\+\_\+\+INITS\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+INITS}~\textbf{ RTC\+\_\+\+ICSR\+\_\+\+INITS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+SHPF\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+SHPF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+ICSR\+\_\+\+SHPF\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+SHPF}~\textbf{ RTC\+\_\+\+ICSR\+\_\+\+SHPF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+WUTWF\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+WUTWF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+ICSR\+\_\+\+WUTWF\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+WUTWF}~\textbf{ RTC\+\_\+\+ICSR\+\_\+\+WUTWF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+ALRBWF\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+ALRBWF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+ICSR\+\_\+\+ALRBWF\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+ALRBWF}~\textbf{ RTC\+\_\+\+ICSR\+\_\+\+ALRBWF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+ALRAWF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+ALRAWF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+ICSR\+\_\+\+ALRAWF\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+ALRAWF}~\textbf{ RTC\+\_\+\+ICSR\+\_\+\+ALRAWF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Msk}~(0x7\+FUL $<$$<$ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+A}~\textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+S}~\textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+WUTR\+\_\+\+WUT}~\textbf{ RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OUT2\+EN\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OUT2\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+OUT2\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OUT2\+EN}~\textbf{ RTC\+\_\+\+CR\+\_\+\+OUT2\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+TYPE\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+TYPE\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+TYPE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+TYPE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+PU\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+PU\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+PU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+PU}~\textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+PU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPOE\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPOE\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+TAMPOE\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPOE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPOE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPTS\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPTS\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+TAMPTS\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPTS}~\textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPTS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ITSE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+COE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL}~\textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+POL}~\textbf{ RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+COSEL}~\textbf{ RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+BKP}~\textbf{ RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+SUB1H}~\textbf{ RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ADD1H}~\textbf{ RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSIE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTIE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBIE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAIE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+FMT}~\textbf{ RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+BYPSHAD}~\textbf{ RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+REFCKON}~\textbf{ RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSEDGE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Msk}~(0x7\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL}~\textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Msk}~(0x\+FFUL $<$$<$ RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+WPR\+\_\+\+KEY}~\textbf{ RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALP}~\textbf{ RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW8}~\textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW16}~\textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM}~\textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+0}~(0x001\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+1}~(0x002\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+2}~(0x004\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+3}~(0x008\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+4}~(0x010\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+5}~(0x020\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+6}~(0x040\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+7}~(0x080\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+8}~(0x100\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS}~\textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+ADD1S}~\textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+PM}~\textbf{ RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Msk}~(0x3\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT}~\textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Msk}~(0x\+FUL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU}~\textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+3}~(0x8\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Msk}~(0x7\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT}~\textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Msk}~(0x\+FUL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU}~\textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+3}~(0x8\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Msk}~(0x7\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST}~\textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Msk}~(0x\+FUL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU}~\textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+3}~(0x8\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Msk}~(0x7\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU}~\textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MT}~\textbf{ RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Msk}~(0x\+FUL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU}~\textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+3}~(0x8\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Msk}~(0x3\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT}~\textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Msk}~(0x\+FUL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU}~\textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+3}~(0x8\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+TSSSR\+\_\+\+SS}~\textbf{ RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK4}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Msk}~(0x3\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Msk}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+3}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK3}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+PM}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Msk}~(0x3\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Msk}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+3}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK2}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Msk}~(0x7\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Msk}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+3}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK1}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Msk}~(0x7\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Msk}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+3}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Msk}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS}~\textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+3}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+SS}~\textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK4}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Msk}~(0x3\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Msk}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+3}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK3}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+PM}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Msk}~(0x3\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Msk}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+3}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK2}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Msk}~(0x7\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Msk}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+3}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK1}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Msk}~(0x7\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Msk}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+3}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Msk}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS}~\textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+0}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+1}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+2}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+3}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+SS}~\textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+ITSF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+ITSF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+SR\+\_\+\+ITSF\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+ITSF}~\textbf{ RTC\+\_\+\+SR\+\_\+\+ITSF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+TSOVF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+TSOVF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+SR\+\_\+\+TSOVF\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+TSOVF}~\textbf{ RTC\+\_\+\+SR\+\_\+\+TSOVF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+TSF\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+TSF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+SR\+\_\+\+TSF\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+TSF}~\textbf{ RTC\+\_\+\+SR\+\_\+\+TSF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+WUTF\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+WUTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+SR\+\_\+\+WUTF\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+WUTF}~\textbf{ RTC\+\_\+\+SR\+\_\+\+WUTF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+ALRBF\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+ALRBF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+SR\+\_\+\+ALRBF\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+ALRBF}~\textbf{ RTC\+\_\+\+SR\+\_\+\+ALRBF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+ALRAF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+ALRAF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+SR\+\_\+\+ALRAF\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+ALRAF}~\textbf{ RTC\+\_\+\+SR\+\_\+\+ALRAF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+ITSMF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+ITSMF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+MISR\+\_\+\+ITSMF\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+ITSMF}~\textbf{ RTC\+\_\+\+MISR\+\_\+\+ITSMF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+TSOVMF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+TSOVMF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+MISR\+\_\+\+TSOVMF\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+TSOVMF}~\textbf{ RTC\+\_\+\+MISR\+\_\+\+TSOVMF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+TSMF\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+TSMF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+MISR\+\_\+\+TSMF\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+TSMF}~\textbf{ RTC\+\_\+\+MISR\+\_\+\+TSMF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+WUTMF\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+WUTMF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+MISR\+\_\+\+WUTMF\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+WUTMF}~\textbf{ RTC\+\_\+\+MISR\+\_\+\+WUTMF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+ALRBMF\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+ALRBMF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+MISR\+\_\+\+ALRBMF\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+ALRBMF}~\textbf{ RTC\+\_\+\+MISR\+\_\+\+ALRBMF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+ALRAMF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+ALRAMF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+MISR\+\_\+\+ALRAMF\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+ALRAMF}~\textbf{ RTC\+\_\+\+MISR\+\_\+\+ALRAMF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CITSF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CITSF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+SCR\+\_\+\+CITSF\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CITSF}~\textbf{ RTC\+\_\+\+SCR\+\_\+\+CITSF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CTSOVF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CTSOVF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+SCR\+\_\+\+CTSOVF\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CTSOVF}~\textbf{ RTC\+\_\+\+SCR\+\_\+\+CTSOVF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CTSF\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CTSF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+SCR\+\_\+\+CTSF\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CTSF}~\textbf{ RTC\+\_\+\+SCR\+\_\+\+CTSF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CWUTF\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CWUTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+SCR\+\_\+\+CWUTF\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CWUTF}~\textbf{ RTC\+\_\+\+SCR\+\_\+\+CWUTF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CALRBF\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CALRBF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+SCR\+\_\+\+CALRBF\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CALRBF}~\textbf{ RTC\+\_\+\+SCR\+\_\+\+CALRBF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CALRAF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CALRAF\+\_\+\+Msk}~(0x1\+UL $<$$<$ RTC\+\_\+\+SCR\+\_\+\+CALRAF\+\_\+\+Pos)
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CALRAF}~\textbf{ RTC\+\_\+\+SCR\+\_\+\+CALRAF\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+TAMP1\+E\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+TAMP1\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR1\+\_\+\+TAMP1\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+TAMP1E}~\textbf{ TAMP\+\_\+\+CR1\+\_\+\+TAMP1\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+TAMP2\+E\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+TAMP2\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR1\+\_\+\+TAMP2\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+TAMP2E}~\textbf{ TAMP\+\_\+\+CR1\+\_\+\+TAMP2\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+TAMP3\+E\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+TAMP3\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR1\+\_\+\+TAMP3\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+TAMP3E}~\textbf{ TAMP\+\_\+\+CR1\+\_\+\+TAMP3\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP3\+E\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP3\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR1\+\_\+\+ITAMP3\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP3E}~\textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP3\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP4\+E\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP4\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR1\+\_\+\+ITAMP4\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP4E}~\textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP4\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP5\+E\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP5\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR1\+\_\+\+ITAMP5\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP5E}~\textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP5\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP6\+E\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP6\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR1\+\_\+\+ITAMP6\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP6E}~\textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP6\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+NOERASE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+NOERASE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+NOERASE\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+NOERASE}~\textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+NOERASE\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+NOERASE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+NOERASE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+NOERASE\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+NOERASE}~\textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+NOERASE\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+NOERASE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+NOERASE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+NOERASE\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+NOERASE}~\textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+NOERASE\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+MF\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+MF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+MF\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+MF}~\textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+MF\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+MF\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+MF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+MF\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+MF}~\textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+MF\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+MF\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+MF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+MF\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+MF}~\textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+MF\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+TRG\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+TRG\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+TRG\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+TRG}~\textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+TRG\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+TRG\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+TRG\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+TRG\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+TRG}~\textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+TRG\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+TRG\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+TRG\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+TRG\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+TRG}~\textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+TRG\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+0}~(0x00000001\+UL)
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+1}~(0x00000002\+UL)
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+2}~(0x00000004\+UL)
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+\+Msk}~(0x7\+UL $<$$<$ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ}~\textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+0}~(0x00000008\+UL)
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+1}~(0x00000010\+UL)
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+\+Msk}~(0x3\+UL $<$$<$ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT}~\textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+0}~(0x00000020\+UL)
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+1}~(0x00000040\+UL)
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+\+Msk}~(0x3\+UL $<$$<$ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH}~\textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPUDIS\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPUDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPUDIS\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPUDIS}~\textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPUDIS\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+TAMP1\+IE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+TAMP1\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+IER\+\_\+\+TAMP1\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+TAMP1\+IE}~\textbf{ TAMP\+\_\+\+IER\+\_\+\+TAMP1\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+TAMP2\+IE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+TAMP2\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+IER\+\_\+\+TAMP2\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+TAMP2\+IE}~\textbf{ TAMP\+\_\+\+IER\+\_\+\+TAMP2\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+TAMP3\+IE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+TAMP3\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+IER\+\_\+\+TAMP3\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+TAMP3\+IE}~\textbf{ TAMP\+\_\+\+IER\+\_\+\+TAMP3\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP3\+IE\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP3\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+IER\+\_\+\+ITAMP3\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP3\+IE}~\textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP3\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP4\+IE\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP4\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+IER\+\_\+\+ITAMP4\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP4\+IE}~\textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP4\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP5\+IE\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP5\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+IER\+\_\+\+ITAMP5\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP5\+IE}~\textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP5\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP6\+IE\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP6\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+IER\+\_\+\+ITAMP6\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP6\+IE}~\textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP6\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+TAMP1\+F\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+TAMP1\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SR\+\_\+\+TAMP1\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+TAMP1F}~\textbf{ TAMP\+\_\+\+SR\+\_\+\+TAMP1\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+TAMP2\+F\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+TAMP2\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SR\+\_\+\+TAMP2\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+TAMP2F}~\textbf{ TAMP\+\_\+\+SR\+\_\+\+TAMP2\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+TAMP3\+F\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+TAMP3\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SR\+\_\+\+TAMP3\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+TAMP3F}~\textbf{ TAMP\+\_\+\+SR\+\_\+\+TAMP3\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP3\+F\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP3\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SR\+\_\+\+ITAMP3\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP3F}~\textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP3\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP4\+F\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP4\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SR\+\_\+\+ITAMP4\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP4F}~\textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP4\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP5\+F\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP5\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SR\+\_\+\+ITAMP5\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP5F}~\textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP5\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP6\+F\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP6\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SR\+\_\+\+ITAMP6\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP6F}~\textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP6\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+TAMP1\+MF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+TAMP1\+MF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+MISR\+\_\+\+TAMP1\+MF\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+TAMP1\+MF}~\textbf{ TAMP\+\_\+\+MISR\+\_\+\+TAMP1\+MF\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+TAMP2\+MF\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+TAMP2\+MF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+MISR\+\_\+\+TAMP2\+MF\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+TAMP2\+MF}~\textbf{ TAMP\+\_\+\+MISR\+\_\+\+TAMP2\+MF\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+TAMP3\+MF\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+TAMP3\+MF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+MISR\+\_\+\+TAMP3\+MF\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+TAMP3\+MF}~\textbf{ TAMP\+\_\+\+MISR\+\_\+\+TAMP3\+MF\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP3\+MF\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP3\+MF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+MISR\+\_\+\+ITAMP3\+MF\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP3\+MF}~\textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP3\+MF\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP4\+MF\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP4\+MF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+MISR\+\_\+\+ITAMP4\+MF\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP4\+MF}~\textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP4\+MF\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP5\+MF\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP5\+MF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+MISR\+\_\+\+ITAMP5\+MF\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP5\+MF}~\textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP5\+MF\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP6\+MF\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP6\+MF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+MISR\+\_\+\+ITAMP6\+MF\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP6\+MF}~\textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP6\+MF\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CTAMP1\+F\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CTAMP1\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SCR\+\_\+\+CTAMP1\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CTAMP1F}~\textbf{ TAMP\+\_\+\+SCR\+\_\+\+CTAMP1\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CTAMP2\+F\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CTAMP2\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SCR\+\_\+\+CTAMP2\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CTAMP2F}~\textbf{ TAMP\+\_\+\+SCR\+\_\+\+CTAMP2\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CTAMP3\+F\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CTAMP3\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SCR\+\_\+\+CTAMP3\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CTAMP3F}~\textbf{ TAMP\+\_\+\+SCR\+\_\+\+CTAMP3\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP3\+F\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP3\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SCR\+\_\+\+CITAMP3\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP3F}~\textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP3\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP4\+F\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP4\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SCR\+\_\+\+CITAMP4\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP4F}~\textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP4\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP5\+F\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP5\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SCR\+\_\+\+CITAMP5\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP5F}~\textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP5\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP6\+F\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP6\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SCR\+\_\+\+CITAMP6\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP6F}~\textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP6\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP0\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP0\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP0\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP0R}~\textbf{ TAMP\+\_\+\+BKP0\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP1\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP1\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP1\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP1R}~\textbf{ TAMP\+\_\+\+BKP1\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP2\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP2\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP2\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP2R}~\textbf{ TAMP\+\_\+\+BKP2\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP3\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP3\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP3\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP3R}~\textbf{ TAMP\+\_\+\+BKP3\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP4\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP4\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP4\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP4R}~\textbf{ TAMP\+\_\+\+BKP4\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP5\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP5\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP5\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP5R}~\textbf{ TAMP\+\_\+\+BKP5\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP6\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP6\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP6\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP6R}~\textbf{ TAMP\+\_\+\+BKP6\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP7\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP7\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP7\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP7R}~\textbf{ TAMP\+\_\+\+BKP7\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP8\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP8\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP8\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP8R}~\textbf{ TAMP\+\_\+\+BKP8\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP9\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP9\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP9\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP9R}~\textbf{ TAMP\+\_\+\+BKP9\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP10\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP10\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP10\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP10R}~\textbf{ TAMP\+\_\+\+BKP10\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP11\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP11\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP11\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP11R}~\textbf{ TAMP\+\_\+\+BKP11\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP12\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP12\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP12\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP12R}~\textbf{ TAMP\+\_\+\+BKP12\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP13\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP13\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP13\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP13R}~\textbf{ TAMP\+\_\+\+BKP13\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP14\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP14\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP14\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP14R}~\textbf{ TAMP\+\_\+\+BKP14\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP15\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP15\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP15\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP15R}~\textbf{ TAMP\+\_\+\+BKP15\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP16\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP16\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP16\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP16R}~\textbf{ TAMP\+\_\+\+BKP16\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP17\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP17\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP17\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP17R}~\textbf{ TAMP\+\_\+\+BKP17\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP18\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP18\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP18\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP18R}~\textbf{ TAMP\+\_\+\+BKP18\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP19\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP19\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP19\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP19R}~\textbf{ TAMP\+\_\+\+BKP19\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP20\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP20\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP20\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP20R}~\textbf{ TAMP\+\_\+\+BKP20\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP21\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP21\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP21\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP21R}~\textbf{ TAMP\+\_\+\+BKP21\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP22\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP22\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP22\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP22R}~\textbf{ TAMP\+\_\+\+BKP22\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP23\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP23\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP23\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP23R}~\textbf{ TAMP\+\_\+\+BKP23\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP24\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP24\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP24\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP24R}~\textbf{ TAMP\+\_\+\+BKP24\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP25\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP25\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP25\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP25R}~\textbf{ TAMP\+\_\+\+BKP25\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP26\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP26\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP26\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP26R}~\textbf{ TAMP\+\_\+\+BKP26\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP27\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP27\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP27\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP27R}~\textbf{ TAMP\+\_\+\+BKP27\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP28\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP28\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP28\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP28R}~\textbf{ TAMP\+\_\+\+BKP28\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP29\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP29\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP29\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP29R}~\textbf{ TAMP\+\_\+\+BKP29\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP30\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP30\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP30\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP30R}~\textbf{ TAMP\+\_\+\+BKP30\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP31\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP31\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP31\+R\+\_\+\+Pos)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP31R}~\textbf{ TAMP\+\_\+\+BKP31\+R\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+\+Msk}~(0x3\+UL $<$$<$ SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+GCR\+\_\+\+SYNCIN}~\textbf{ SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+0}~(0x1\+UL $<$$<$ SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+1}~(0x2\+UL $<$$<$ SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+\+Msk}~(0x3\+UL $<$$<$ SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+GCR\+\_\+\+SYNCOUT}~\textbf{ SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+0}~(0x1\+UL $<$$<$ SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+1}~(0x2\+UL $<$$<$ SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+\+Msk}~(0x3\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+MODE}~\textbf{ SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+0}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+1}~(0x2\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+\+Msk}~(0x3\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+PRTCFG}~\textbf{ SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+0}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+1}~(0x2\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Msk}~(0x7\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+DS}~\textbf{ SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+0}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+1}~(0x2\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+2}~(0x4\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+LSBFIRST}~\textbf{ SAI\+\_\+x\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+CKSTR\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+CKSTR\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+CKSTR\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+CKSTR}~\textbf{ SAI\+\_\+x\+CR1\+\_\+\+CKSTR\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+\+Msk}~(0x3\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+SYNCEN}~\textbf{ SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+0}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+1}~(0x2\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+MONO\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+MONO\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MONO\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+MONO}~\textbf{ SAI\+\_\+x\+CR1\+\_\+\+MONO\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+OUTDRIV\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+OUTDRIV\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+OUTDRIV\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+OUTDRIV}~\textbf{ SAI\+\_\+x\+CR1\+\_\+\+OUTDRIV\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+SAIEN\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+SAIEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+SAIEN\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+SAIEN}~\textbf{ SAI\+\_\+x\+CR1\+\_\+\+SAIEN\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+DMAEN\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+DMAEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+DMAEN\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+DMAEN}~\textbf{ SAI\+\_\+x\+CR1\+\_\+\+DMAEN\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+NODIV\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+NODIV\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+NODIV\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+NODIV}~\textbf{ SAI\+\_\+x\+CR1\+\_\+\+NODIV\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+\+Msk}~(0x3\+FUL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+MCKDIV}~\textbf{ SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+0}~(0x00100000U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+1}~(0x00200000U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+2}~(0x00400000U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+3}~(0x00800000U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+4}~(0x01000000U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+5}~(0x02000000U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+OSR\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+OSR\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+OSR\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+OSR}~\textbf{ SAI\+\_\+x\+CR1\+\_\+\+OSR\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+MCKEN\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+MCKEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MCKEN\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR1\+\_\+\+MCKEN}~\textbf{ SAI\+\_\+x\+CR1\+\_\+\+MCKEN\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Msk}~(0x7\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+FTH}~\textbf{ SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+0}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+1}~(0x2\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+2}~(0x4\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+FFLUSH\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+FFLUSH\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+FFLUSH\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+FFLUSH}~\textbf{ SAI\+\_\+x\+CR2\+\_\+\+FFLUSH\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+TRIS\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+TRIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+TRIS\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+TRIS}~\textbf{ SAI\+\_\+x\+CR2\+\_\+\+TRIS\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+MUTE\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+MUTE\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTE\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+MUTE}~\textbf{ SAI\+\_\+x\+CR2\+\_\+\+MUTE\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+MUTEVAL\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+MUTEVAL\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTEVAL\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+MUTEVAL}~\textbf{ SAI\+\_\+x\+CR2\+\_\+\+MUTEVAL\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Msk}~(0x3\+FUL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT}~\textbf{ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+0}~(0x01\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+1}~(0x02\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+2}~(0x04\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+3}~(0x08\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+4}~(0x10\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+5}~(0x20\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+CPL\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+CPL\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+CPL\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+CPL}~\textbf{ SAI\+\_\+x\+CR2\+\_\+\+CPL\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+\+Msk}~(0x3\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+COMP}~\textbf{ SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+0}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+1}~(0x2\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Msk}~(0x\+FFUL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FRL}~\textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+0}~(0x01\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+1}~(0x02\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+2}~(0x04\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+3}~(0x08\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+4}~(0x10\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+5}~(0x20\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+6}~(0x40\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+7}~(0x80\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Msk}~(0x7\+FUL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FSALL}~\textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+0}~(0x01\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+1}~(0x02\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+2}~(0x04\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+3}~(0x08\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+4}~(0x10\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+5}~(0x20\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+6}~(0x40\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FSDEF\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FSDEF\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSDEF\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FSDEF}~\textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FSDEF\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FSPOL\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FSPOL\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSPOL\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FSPOL}~\textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FSPOL\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FSOFF\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FSOFF\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSOFF\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FSOFF}~\textbf{ SAI\+\_\+x\+FRCR\+\_\+\+FSOFF\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Msk}~(0x1\+FUL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF}~\textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+0}~(0x01\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+1}~(0x02\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+2}~(0x04\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+3}~(0x08\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+4}~(0x10\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+\+Msk}~(0x3\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ}~\textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+0}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+1}~(0x2\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Msk}~(0x\+FUL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT}~\textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+0}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+1}~(0x2\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+2}~(0x4\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+3}~(0x8\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+SLOTEN\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+SLOTEN\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+SLOTEN\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+SLOTEN}~\textbf{ SAI\+\_\+x\+SLOTR\+\_\+\+SLOTEN\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+IMR\+\_\+\+OVRUDRIE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SAI\+\_\+x\+IMR\+\_\+\+OVRUDRIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+OVRUDRIE\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+IMR\+\_\+\+OVRUDRIE}~\textbf{ SAI\+\_\+x\+IMR\+\_\+\+OVRUDRIE\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+IMR\+\_\+\+MUTEDETIE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SAI\+\_\+x\+IMR\+\_\+\+MUTEDETIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+MUTEDETIE\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+IMR\+\_\+\+MUTEDETIE}~\textbf{ SAI\+\_\+x\+IMR\+\_\+\+MUTEDETIE\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+IMR\+\_\+\+WCKCFGIE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ SAI\+\_\+x\+IMR\+\_\+\+WCKCFGIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+WCKCFGIE\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+IMR\+\_\+\+WCKCFGIE}~\textbf{ SAI\+\_\+x\+IMR\+\_\+\+WCKCFGIE\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+IMR\+\_\+\+FREQIE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ SAI\+\_\+x\+IMR\+\_\+\+FREQIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+FREQIE\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+IMR\+\_\+\+FREQIE}~\textbf{ SAI\+\_\+x\+IMR\+\_\+\+FREQIE\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+IMR\+\_\+\+CNRDYIE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SAI\+\_\+x\+IMR\+\_\+\+CNRDYIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+CNRDYIE\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+IMR\+\_\+\+CNRDYIE}~\textbf{ SAI\+\_\+x\+IMR\+\_\+\+CNRDYIE\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+IMR\+\_\+\+AFSDETIE\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ SAI\+\_\+x\+IMR\+\_\+\+AFSDETIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+AFSDETIE\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+IMR\+\_\+\+AFSDETIE}~\textbf{ SAI\+\_\+x\+IMR\+\_\+\+AFSDETIE\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+IMR\+\_\+\+LFSDETIE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ SAI\+\_\+x\+IMR\+\_\+\+LFSDETIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+LFSDETIE\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+IMR\+\_\+\+LFSDETIE}~\textbf{ SAI\+\_\+x\+IMR\+\_\+\+LFSDETIE\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+OVRUDR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+OVRUDR\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+OVRUDR\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+OVRUDR}~\textbf{ SAI\+\_\+x\+SR\+\_\+\+OVRUDR\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+MUTEDET\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+MUTEDET\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+MUTEDET\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+MUTEDET}~\textbf{ SAI\+\_\+x\+SR\+\_\+\+MUTEDET\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+WCKCFG\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+WCKCFG\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+WCKCFG\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+WCKCFG}~\textbf{ SAI\+\_\+x\+SR\+\_\+\+WCKCFG\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+FREQ\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+FREQ\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+FREQ\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+FREQ}~\textbf{ SAI\+\_\+x\+SR\+\_\+\+FREQ\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+CNRDY\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+CNRDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+CNRDY\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+CNRDY}~\textbf{ SAI\+\_\+x\+SR\+\_\+\+CNRDY\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+AFSDET\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+AFSDET\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+AFSDET\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+AFSDET}~\textbf{ SAI\+\_\+x\+SR\+\_\+\+AFSDET\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+LFSDET\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+LFSDET\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+LFSDET\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+LFSDET}~\textbf{ SAI\+\_\+x\+SR\+\_\+\+LFSDET\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Msk}~(0x7\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+FLVL}~\textbf{ SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+0}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+1}~(0x2\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+2}~(0x4\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+COVRUDR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+COVRUDR\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+COVRUDR\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+COVRUDR}~\textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+COVRUDR\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+CMUTEDET\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+CMUTEDET\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+CMUTEDET\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+CMUTEDET}~\textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+CMUTEDET\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+CWCKCFG\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+CWCKCFG\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+CWCKCFG\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+CWCKCFG}~\textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+CWCKCFG\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+CFREQ\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+CFREQ\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+CFREQ\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+CFREQ}~\textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+CFREQ\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+CCNRDY\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+CCNRDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+CCNRDY\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+CCNRDY}~\textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+CCNRDY\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+CAFSDET\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+CAFSDET\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+CAFSDET\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+CAFSDET}~\textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+CAFSDET\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+CLFSDET\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+CLFSDET\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+CLFSDET\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+CLFSDET}~\textbf{ SAI\+\_\+x\+CLRFR\+\_\+\+CLFSDET\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+x\+DR\+\_\+\+DATA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SAI\+\_\+x\+DR\+\_\+\+DATA\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ SAI\+\_\+x\+DR\+\_\+\+DATA\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+x\+DR\+\_\+\+DATA}~\textbf{ SAI\+\_\+x\+DR\+\_\+\+DATA\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+\+PDMCR\+\_\+\+PDMEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SAI\+\_\+\+PDMCR\+\_\+\+PDMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMCR\+\_\+\+PDMEN\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMCR\+\_\+\+PDMEN}~\textbf{ SAI\+\_\+\+PDMCR\+\_\+\+PDMEN\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+\+PDMCR\+\_\+\+MICNBR\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SAI\+\_\+\+PDMCR\+\_\+\+MICNBR\+\_\+\+Msk}~(0x3\+UL $<$$<$ SAI\+\_\+\+PDMCR\+\_\+\+MICNBR\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMCR\+\_\+\+MICNBR}~\textbf{ SAI\+\_\+\+PDMCR\+\_\+\+MICNBR\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+\+PDMCR\+\_\+\+MICNBR\+\_\+0}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMCR\+\_\+\+MICNBR\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMCR\+\_\+\+MICNBR\+\_\+1}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMCR\+\_\+\+MICNBR\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMCR\+\_\+\+CKEN1\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SAI\+\_\+\+PDMCR\+\_\+\+CKEN1\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMCR\+\_\+\+CKEN1\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMCR\+\_\+\+CKEN1}~\textbf{ SAI\+\_\+\+PDMCR\+\_\+\+CKEN1\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+\+PDMCR\+\_\+\+CKEN2\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ SAI\+\_\+\+PDMCR\+\_\+\+CKEN2\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMCR\+\_\+\+CKEN2\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMCR\+\_\+\+CKEN2}~\textbf{ SAI\+\_\+\+PDMCR\+\_\+\+CKEN2\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+\+PDMCR\+\_\+\+CKEN3\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ SAI\+\_\+\+PDMCR\+\_\+\+CKEN3\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMCR\+\_\+\+CKEN3\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMCR\+\_\+\+CKEN3}~\textbf{ SAI\+\_\+\+PDMCR\+\_\+\+CKEN3\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+\+PDMCR\+\_\+\+CKEN4\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ SAI\+\_\+\+PDMCR\+\_\+\+CKEN4\+\_\+\+Msk}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMCR\+\_\+\+CKEN4\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMCR\+\_\+\+CKEN4}~\textbf{ SAI\+\_\+\+PDMCR\+\_\+\+CKEN4\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+\+Msk}~(0x7\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1L}~\textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+0}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+1}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+2}~(0x4\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+\+Msk}~(0x7\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1R}~\textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+0}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+1}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+2}~(0x4\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+\+Msk}~(0x7\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2L}~\textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+0}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+1}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+2}~(0x4\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+\+Msk}~(0x7\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2R}~\textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+0}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+1}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+2}~(0x4\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+\+Msk}~(0x7\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3L}~\textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+0}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+1}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+2}~(0x4\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+\+Msk}~(0x7\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3R}~\textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+0}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+1}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+2}~(0x4\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+\+Msk}~(0x7\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4L}~\textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+0}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+1}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+2}~(0x4\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+\+Msk}~(0x7\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4R}~\textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+\+Msk}
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+0}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+1}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+\+Pos)
\item 
\#define \textbf{ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+2}~(0x4\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+S\+\_\+\+SUPPORT}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPHA}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPOL}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+MSTR}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Msk}~(0x7\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1}~(0x2\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2}~(0x4\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SPE}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+LSBFIRST}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSI}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSM}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+RXONLY}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCL\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCL\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CRCL\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCL}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCL\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCNEXT}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCEN}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIOE}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIMODE}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXDMAEN}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXDMAEN}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+SSOE}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+NSSP\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+NSSP\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+NSSP\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+NSSP}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+NSSP\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+FRF}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+ERRIE}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXNEIE}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXEIE}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Msk}~(0x\+FUL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+DS}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+0}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+1}~(0x2\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+2}~(0x4\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+3}~(0x8\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+FRXTH\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+FRXTH\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+FRXTH\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+FRXTH}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+FRXTH\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+LDMARX\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+LDMARX\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+LDMARX\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+LDMARX}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+LDMARX\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+LDMATX\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+LDMATX\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+LDMATX\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+LDMATX}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+LDMATX\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+RXNE}~\textbf{ SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+TXE}~\textbf{ SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+CHSIDE}~\textbf{ SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+UDR}~\textbf{ SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+CRCERR}~\textbf{ SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+MODF}~\textbf{ SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+OVR}~\textbf{ SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+BSY}~\textbf{ SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FRE}~\textbf{ SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Msk}~(0x3\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FRLVL}~\textbf{ SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+0}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+1}~(0x2\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Msk}~(0x3\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FTLVL}~\textbf{ SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+0}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+1}~(0x2\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+DR\+\_\+\+DR}~\textbf{ SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY}~\textbf{ SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC}~\textbf{ SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC}~\textbf{ SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN}~\textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Msk}~(0x3\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN}~\textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+0}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+1}~(0x2\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL}~\textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Msk}~(0x3\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD}~\textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+0}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+1}~(0x2\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC}~\textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Msk}~(0x3\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG}~\textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1}~(0x2\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE}~\textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD}~\textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+ASTRTEN\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+ASTRTEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+ASTRTEN\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+ASTRTEN}~\textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+ASTRTEN\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Msk}~(0x\+FFUL $<$$<$ SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV}~\textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+ODD}~\textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Msk}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Pos)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE}~\textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Msk}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE}~\textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+0}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+1}~(0x2\+UL $<$$<$ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+2}~(0x4\+UL $<$$<$ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+FB\+\_\+\+MODE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+FB\+\_\+\+MODE\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+MEMRMP\+\_\+\+FB\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+FB\+\_\+\+MODE}~\textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+FB\+\_\+\+MODE\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+ANASWVDD\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+ANASWVDD\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+ANASWVDD\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+ANASWVDD}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+ANASWVDD\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C3\+\_\+\+FMP\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C3\+\_\+\+FMP\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C3\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C3\+\_\+\+FMP}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C3\+\_\+\+FMP\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C4\+\_\+\+FMP\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C4\+\_\+\+FMP\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C4\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C4\+\_\+\+FMP}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C4\+\_\+\+FMP\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+0}~(0x04000000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+1}~(0x08000000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+2}~(0x10000000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+3}~(0x20000000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+4}~(0x40000000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+5}~(0x80000000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Msk}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0}~\textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Msk}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1}~\textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Msk}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2}~\textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Msk}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3}~\textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PA}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI0 configuration. \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB}~(0x00000001U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC}~(0x00000002U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD}~(0x00000003U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE}~(0x00000004U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF}~(0x00000005U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG}~(0x00000006U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PA}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI1 configuration. \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB}~(0x00000010U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC}~(0x00000020U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD}~(0x00000030U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE}~(0x00000040U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF}~(0x00000050U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG}~(0x00000060U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PA}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI2 configuration. \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB}~(0x00000100U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC}~(0x00000200U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD}~(0x00000300U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE}~(0x00000400U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF}~(0x00000500U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG}~(0x00000600U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PA}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI3 configuration. \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB}~(0x00001000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC}~(0x00002000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD}~(0x00003000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE}~(0x00004000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF}~(0x00005000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG}~(0x00006000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Msk}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4}~\textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Msk}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5}~\textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Msk}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6}~\textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Msk}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7}~\textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PA}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI4 configuration. \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB}~(0x00000001U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC}~(0x00000002U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD}~(0x00000003U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE}~(0x00000004U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF}~(0x00000005U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG}~(0x00000006U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PA}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI5 configuration. \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB}~(0x00000010U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC}~(0x00000020U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD}~(0x00000030U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE}~(0x00000040U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF}~(0x00000050U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG}~(0x00000060U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PA}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI6 configuration. \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB}~(0x00000100U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC}~(0x00000200U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD}~(0x00000300U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE}~(0x00000400U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF}~(0x00000500U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG}~(0x00000600U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PA}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI7 configuration. \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB}~(0x00001000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC}~(0x00002000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD}~(0x00003000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE}~(0x00004000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF}~(0x00005000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG}~(0x00006000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Msk}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8}~\textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Msk}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9}~\textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Msk}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10}~\textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Msk}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11}~\textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PA}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI8 configuration. \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB}~(0x00000001U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC}~(0x00000002U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD}~(0x00000003U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE}~(0x00000004U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF}~(0x00000005U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG}~(0x00000006U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PA}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI9 configuration. \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB}~(0x00000010U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC}~(0x00000020U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD}~(0x00000030U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE}~(0x00000040U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF}~(0x00000050U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG}~(0x00000060U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PA}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI10 configuration. \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB}~(0x00000100U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC}~(0x00000200U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD}~(0x00000300U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE}~(0x00000400U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF}~(0x00000500U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PA}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI11 configuration. \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB}~(0x00001000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC}~(0x00002000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD}~(0x00003000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE}~(0x00004000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF}~(0x00005000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Msk}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12}~\textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Msk}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13}~\textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Msk}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14}~\textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Msk}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15}~\textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PA}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI12 configuration. \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB}~(0x00000001U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC}~(0x00000002U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD}~(0x00000003U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE}~(0x00000004U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF}~(0x00000005U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PA}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI13 configuration. \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB}~(0x00000010U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC}~(0x00000020U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD}~(0x00000030U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE}~(0x00000040U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF}~(0x00000050U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PA}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI14 configuration. \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB}~(0x00000100U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC}~(0x00000200U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD}~(0x00000300U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE}~(0x00000400U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF}~(0x00000500U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PA}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI15 configuration. \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB}~(0x00001000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC}~(0x00002000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD}~(0x00003000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE}~(0x00004000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF}~(0x00005000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SCSR\+\_\+\+CCMER\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SCSR\+\_\+\+CCMER\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SCSR\+\_\+\+CCMER\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SCSR\+\_\+\+CCMER}~\textbf{ SYSCFG\+\_\+\+SCSR\+\_\+\+CCMER\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+SCSR\+\_\+\+CCMBSY\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SCSR\+\_\+\+CCMBSY\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SCSR\+\_\+\+CCMBSY\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SCSR\+\_\+\+CCMBSY}~\textbf{ SYSCFG\+\_\+\+SCSR\+\_\+\+CCMBSY\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PVDL\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PVDL\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR2\+\_\+\+PVDL\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PVDL}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PVDL\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE0\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE0\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE0}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE0\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE1\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE1\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE1}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE1\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE2\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE2\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE2}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE2\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE3\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE3\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE3}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE3\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE4\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE4\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE4}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE4\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE5\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE5\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE5}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE5\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE6\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE6\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE6}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE6\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE7\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE7\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE7}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE7\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE8\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE8\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE8}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE8\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE9\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE9\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE9}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE9\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE10\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE10\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE10}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE10\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE11\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE11\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE11}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE11\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE12\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE12\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE12}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE12\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE13\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE13\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE13}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE13\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE14\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE14\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE14}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE14\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE15\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE15\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE15}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE15\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE16\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE16\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE16\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE16}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE16\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE17\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE17\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE17\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE17}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE17\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE18\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE18\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE18\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE18}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE18\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE19\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE19\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE19\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE19}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE19\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE20\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE20\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE20\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE20}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE20\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE21\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE21\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE21\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE21}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE21\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE22\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE22\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE22\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE22}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE22\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE23\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE23\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE23\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE23}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE23\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE24\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE24\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE24\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE24}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE24\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE25\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE25\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE25\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE25}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE25\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE26\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE26\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE26\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE26}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE26\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE27\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE27\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE27\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE27}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE27\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE28\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE28\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE28\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE28}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE28\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE29\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE29\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE29\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE29}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE29\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE30\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE30\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE30\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE30}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE30\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE31\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE31\+\_\+\+Msk}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE31\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE31}~(\textbf{ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE31\+\_\+\+Msk})
\item 
\#define \textbf{ SYSCFG\+\_\+\+SKR\+\_\+\+KEY\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SKR\+\_\+\+KEY\+\_\+\+Msk}~(0x\+FFUL $<$$<$ SYSCFG\+\_\+\+SKR\+\_\+\+KEY\+\_\+\+Pos)
\item 
\#define \textbf{ SYSCFG\+\_\+\+SKR\+\_\+\+KEY}~\textbf{ SYSCFG\+\_\+\+SKR\+\_\+\+KEY\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CEN}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+UDIS}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+URS}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+OPM}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+DIR}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Msk}~(0x3\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+0}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+1}~(0x2\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+ARPE}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Msk}~(0x3\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+0}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+1}~(0x2\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+UIFREMAP}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+DITHEN\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+DITHEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+DITHEN\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+DITHEN}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+DITHEN\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCPC}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCUS}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCDS}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Msk}~(0x200007\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+0}~(0x000001\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+1}~(0x000002\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+2}~(0x000004\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+3}~(0x200000\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+TI1S}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1N}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2N}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3N}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS4}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS4\+N\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS4\+N\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS4\+N\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS4N}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS4\+N\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS5}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS6}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Msk}~(0x\+FUL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS2}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+0}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+1}~(0x2\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+2}~(0x4\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+3}~(0x8\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Msk}~(0x10007\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS}~\textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}~(0x00001\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}~(0x00002\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}~(0x00004\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+3}~(0x10000\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+OCCS\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+OCCS\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+OCCS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+OCCS}~\textbf{ TIM\+\_\+\+SMCR\+\_\+\+OCCS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Msk}~(0x30007\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS}~\textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0}~(0x00001\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1}~(0x00002\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2}~(0x00004\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+3}~(0x10000\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+4}~(0x20000\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+MSM}~\textbf{ TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Msk}~(0x\+FUL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF}~\textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+0}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+1}~(0x2\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+2}~(0x4\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+3}~(0x8\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Msk}~(0x3\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS}~\textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1}~(0x2\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ECE}~\textbf{ TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETP}~\textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMSPE\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMSPE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMSPE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMSPE}~\textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMSPE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMSPS\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMSPS\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMSPS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMSPS}~\textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMSPS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+UIE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+IE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+IE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+IE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+IE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMIE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TIE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+BIE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+UDE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+DE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+DE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+DE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+DE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMDE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TDE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+IDXIE\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+IDXIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+IDXIE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+IDXIE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+IDXIE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+DIRIE\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+DIRIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+DIRIE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+DIRIE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+DIRIE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+IERRIE\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+IERRIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+IERRIE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+IERRIE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+IERRIE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TERRIE\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TERRIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+TERRIE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TERRIE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+TERRIE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+UIF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+IF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+IF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+IF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+IF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+COMIF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+TIF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+BIF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+B2\+IF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+OF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+OF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+OF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+OF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+SBIF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC5\+IF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC6\+IF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+IDXF\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+IDXF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+IDXF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+IDXF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+IDXF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+DIRF\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+DIRF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+DIRF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+DIRF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+DIRF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+IERRF\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+IERRF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+IERRF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+IERRF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+IERRF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+TERRF\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+TERRF\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+TERRF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+TERRF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+TERRF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+UG}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC1G}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC2G}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC3G}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC4G}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+COMG}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+TG}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+BG}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+B2G}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Msk}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1S}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Msk}~(0x1007\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1M}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}~(0x0001\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}~(0x0002\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}~(0x0004\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3}~(0x1000\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Msk}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2S}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+0}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+1}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Msk}~(0x1007\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2M}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+0}~(0x0001\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+1}~(0x0002\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+2}~(0x0004\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+3}~(0x1000\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Msk}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+0}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+1}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Msk}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1F}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+0}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+1}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+2}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+3}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Msk}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+0}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+1}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Msk}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2F}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+0}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+1}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+2}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+3}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Msk}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3S}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+0}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+1}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Msk}~(0x1007\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3M}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+0}~(0x0001\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+1}~(0x0002\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+2}~(0x0004\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+3}~(0x1000\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Msk}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4S}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+0}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+1}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Msk}~(0x1007\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4M}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+0}~(0x0001\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+1}~(0x0002\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+2}~(0x0004\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+3}~(0x1000\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Msk}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+0}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+1}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Msk}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3F}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+0}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+1}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+2}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+3}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Msk}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+0}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+1}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Msk}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4F}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+0}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+1}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+2}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+3}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE}~\textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE}~\textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Msk}~(0x1007\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5M}~\textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+0}~(0x0001\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+1}~(0x0002\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+2}~(0x0004\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+3}~(0x1000\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE}~\textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE}~\textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE}~\textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Msk}~(0x1007\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6M}~\textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+0}~(0x0001\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+1}~(0x0002\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+2}~(0x0004\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+3}~(0x1000\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE}~\textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1E}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1P}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NE}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NP}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2E}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2P}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NE}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NP}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3E}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3P}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NE}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NP}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4E}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4P}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+NE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+NE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC4\+NE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+NE}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+NE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+NP}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC5E}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC5P}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC6E}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC6P}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CNT\+\_\+\+CNT}~\textbf{ TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CNT\+\_\+\+UIFCPY}~\textbf{ TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+PSC\+\_\+\+PSC}~\textbf{ TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+ARR\+\_\+\+ARR}~\textbf{ TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+RCR\+\_\+\+REP}~\textbf{ TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCR1\+\_\+\+CCR1}~\textbf{ TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCR2\+\_\+\+CCR2}~\textbf{ TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCR3\+\_\+\+CCR3}~\textbf{ TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCR4\+\_\+\+CCR4}~\textbf{ TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCR5\+\_\+\+CCR5}~\textbf{ TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1}~\textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2}~\textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3}~\textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+CCR6\+\_\+\+CCR6}~\textbf{ TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Msk}~(0x\+FFUL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+0}~(0x01\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+1}~(0x02\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+2}~(0x04\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+3}~(0x08\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+4}~(0x10\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+5}~(0x20\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+6}~(0x40\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+7}~(0x80\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Msk}~(0x3\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+0}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+1}~(0x2\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSI}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSR}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKE}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKP}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+AOE}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+MOE}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Msk}~(0x\+FUL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKF}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Msk}~(0x\+FUL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2F}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2E}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2P}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKDSRM\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKDSRM\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BKDSRM\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKDSRM}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKDSRM\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKBID\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKBID\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BKBID\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKBID}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKBID\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Msk}~(0x1\+FUL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA}~\textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+0}~(0x01\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+1}~(0x02\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+2}~(0x04\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+3}~(0x08\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+4}~(0x10\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Msk}~(0x1\+FUL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL}~\textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+0}~(0x01\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+1}~(0x02\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+2}~(0x04\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+3}~(0x08\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+4}~(0x10\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKINE}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP1E}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP2E}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP3\+E\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP3\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKCMP3\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP3E}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP3\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP4\+E\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP4\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKCMP4\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP4E}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP4\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP5\+E\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP5\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKCMP5\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP5E}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP5\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP6\+E\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP6\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKCMP6\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP6E}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP6\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP7\+E\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP7\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKCMP7\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP7E}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP7\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKINP}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP1P}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP2P}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP3\+P\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP3\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKCMP3\+P\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP3P}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP3\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP4\+P\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP4\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKCMP4\+P\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP4P}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP4\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}~(0x\+FUL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}~(0x2\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2}~(0x4\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3}~(0x8\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE}~\textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1E}~\textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2E}~\textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP3\+E\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP3\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP3\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP3E}~\textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP3\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP4\+E\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP4\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP4\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP4E}~\textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP4\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP5\+E\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP5\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP5\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP5E}~\textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP5\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP6\+E\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP6\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP6\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP6E}~\textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP6\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP7\+E\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP7\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP7\+E\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP7E}~\textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP7\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP}~\textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1P}~\textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2P}~\textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP3\+P\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP3\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP3\+P\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP3P}~\textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP3\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP4\+P\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP4\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP4\+P\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP4P}~\textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP4\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+\+Msk}~(0x7\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+OCRSEL}~\textbf{ TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+0}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+1}~(0x2\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+2}~(0x4\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+HSE32\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+HSE32\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+OR\+\_\+\+HSE32\+EN\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+HSE32\+EN}~\textbf{ TIM\+\_\+\+OR\+\_\+\+HSE32\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Msk}~(0x\+FUL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL}~\textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}~(0x1\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}~(0x2\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+2}~(0x4\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+3}~(0x8\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Msk}~(0x\+FUL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL}~\textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+0}~(0x1\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+1}~(0x2\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+2}~(0x4\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+3}~(0x8\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Msk}~(0x\+FUL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL}~\textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+0}~(0x1\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+1}~(0x2\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+2}~(0x4\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+3}~(0x8\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Msk}~(0x\+FUL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL}~\textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+0}~(0x1\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+1}~(0x2\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+2}~(0x4\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+3}~(0x8\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+\+Msk}~(0x\+FFUL $<$$<$ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DTR2\+\_\+\+DTGF}~\textbf{ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+0}~(0x01\+UL $<$$<$ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+1}~(0x02\+UL $<$$<$ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+2}~(0x04\+UL $<$$<$ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+3}~(0x08\+UL $<$$<$ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+4}~(0x10\+UL $<$$<$ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+5}~(0x20\+UL $<$$<$ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+6}~(0x40\+UL $<$$<$ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+7}~(0x80\+UL $<$$<$ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DTR2\+\_\+\+DTAE\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ TIM\+\_\+\+DTR2\+\_\+\+DTAE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+DTR2\+\_\+\+DTAE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DTR2\+\_\+\+DTAE}~\textbf{ TIM\+\_\+\+DTR2\+\_\+\+DTAE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DTR2\+\_\+\+DTPE\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ TIM\+\_\+\+DTR2\+\_\+\+DTPE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+DTR2\+\_\+\+DTPE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DTR2\+\_\+\+DTPE}~\textbf{ TIM\+\_\+\+DTR2\+\_\+\+DTPE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+IE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+IE}~\textbf{ TIM\+\_\+\+ECR\+\_\+\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+IDIR\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+IDIR\+\_\+\+Msk}~(0x3\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+IDIR\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+IDIR}~\textbf{ TIM\+\_\+\+ECR\+\_\+\+IDIR\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+IDIR\+\_\+0}~(0x01\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+IDIR\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+IDIR\+\_\+1}~(0x02\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+IDIR\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+FIDX\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+FIDX\+\_\+\+Msk}~(0x1\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+FIDX\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+FIDX}~\textbf{ TIM\+\_\+\+ECR\+\_\+\+FIDX\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+IPOS\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+IPOS\+\_\+\+Msk}~(0x3\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+IPOS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+IPOS}~\textbf{ TIM\+\_\+\+ECR\+\_\+\+IPOS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+IPOS\+\_\+0}~(0x01\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+IPOS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+IPOS\+\_\+1}~(0x02\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+IPOS\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+\+Msk}~(0x\+FFUL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+PW}~\textbf{ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+0}~(0x01\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+1}~(0x02\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+2}~(0x04\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+3}~(0x08\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+4}~(0x10\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+5}~(0x20\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+6}~(0x40\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+7}~(0x80\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+PWPRSC\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+PWPRSC\+\_\+\+Msk}~(0x7\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+PWPRSC\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+PWPRSC}~\textbf{ TIM\+\_\+\+ECR\+\_\+\+PWPRSC\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+PWPRSC\+\_\+0}~(0x01\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+PWPRSC\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+PWPRSC\+\_\+1}~(0x02\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+PWPRSC\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+ECR\+\_\+\+PWPRSC\+\_\+2}~(0x04\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+PWPRSC\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Pos)
\item 
\#define \textbf{ TIM\+\_\+\+DMAR\+\_\+\+DMAB}~\textbf{ TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+ISR\+\_\+\+CMPM\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ LPTIM\+\_\+\+ISR\+\_\+\+CMPM\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+CMPM\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+ISR\+\_\+\+CMPM}~\textbf{ LPTIM\+\_\+\+ISR\+\_\+\+CMPM\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+ISR\+\_\+\+ARRM\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ LPTIM\+\_\+\+ISR\+\_\+\+ARRM\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+ARRM\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+ISR\+\_\+\+ARRM}~\textbf{ LPTIM\+\_\+\+ISR\+\_\+\+ARRM\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG}~\textbf{ LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+ISR\+\_\+\+CMPOK\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ LPTIM\+\_\+\+ISR\+\_\+\+CMPOK\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+CMPOK\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+ISR\+\_\+\+CMPOK}~\textbf{ LPTIM\+\_\+\+ISR\+\_\+\+CMPOK\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+ISR\+\_\+\+ARROK\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ LPTIM\+\_\+\+ISR\+\_\+\+ARROK\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+ARROK\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+ISR\+\_\+\+ARROK}~\textbf{ LPTIM\+\_\+\+ISR\+\_\+\+ARROK\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+ISR\+\_\+\+UP\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ LPTIM\+\_\+\+ISR\+\_\+\+UP\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+UP\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+ISR\+\_\+\+UP}~\textbf{ LPTIM\+\_\+\+ISR\+\_\+\+UP\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+ISR\+\_\+\+DOWN\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ LPTIM\+\_\+\+ISR\+\_\+\+DOWN\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+DOWN\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+ISR\+\_\+\+DOWN}~\textbf{ LPTIM\+\_\+\+ISR\+\_\+\+DOWN\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF}~\textbf{ LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF}~\textbf{ LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF}~\textbf{ LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF}~\textbf{ LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF}~\textbf{ LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+ICR\+\_\+\+UPCF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ LPTIM\+\_\+\+ICR\+\_\+\+UPCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+UPCF\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+ICR\+\_\+\+UPCF}~\textbf{ LPTIM\+\_\+\+ICR\+\_\+\+UPCF\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF}~\textbf{ LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+IER\+\_\+\+CMPMIE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ LPTIM\+\_\+\+IER\+\_\+\+CMPMIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+CMPMIE\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+IER\+\_\+\+CMPMIE}~\textbf{ LPTIM\+\_\+\+IER\+\_\+\+CMPMIE\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+IER\+\_\+\+ARRMIE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ LPTIM\+\_\+\+IER\+\_\+\+ARRMIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+ARRMIE\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+IER\+\_\+\+ARRMIE}~\textbf{ LPTIM\+\_\+\+IER\+\_\+\+ARRMIE\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE}~\textbf{ LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE}~\textbf{ LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+IER\+\_\+\+ARROKIE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ LPTIM\+\_\+\+IER\+\_\+\+ARROKIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+ARROKIE\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+IER\+\_\+\+ARROKIE}~\textbf{ LPTIM\+\_\+\+IER\+\_\+\+ARROKIE\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+IER\+\_\+\+UPIE\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ LPTIM\+\_\+\+IER\+\_\+\+UPIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+UPIE\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+IER\+\_\+\+UPIE}~\textbf{ LPTIM\+\_\+\+IER\+\_\+\+UPIE\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+IER\+\_\+\+DOWNIE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ LPTIM\+\_\+\+IER\+\_\+\+DOWNIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+DOWNIE\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+IER\+\_\+\+DOWNIE}~\textbf{ LPTIM\+\_\+\+IER\+\_\+\+DOWNIE\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL}~\textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Msk}~(0x3\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL}~\textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+0}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+1}~(0x2\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Msk}~(0x3\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT}~\textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+0}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+1}~(0x2\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Msk}~(0x3\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT}~\textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+0}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+1}~(0x2\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Msk}~(0x7\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+PRESC}~\textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+0}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+1}~(0x2\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+2}~(0x4\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Msk}~(0x10007\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL}~\textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+0}~(0x00001\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+1}~(0x00002\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+2}~(0x00004\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+3}~(0x10000\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Msk}~(0x3\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN}~\textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+0}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+1}~(0x2\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT}~\textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+WAVE\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+WAVE\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+WAVE\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+WAVE}~\textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+WAVE\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL}~\textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD}~\textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE}~\textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+ENC\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+ENC\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+ENC\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+ENC}~\textbf{ LPTIM\+\_\+\+CFGR\+\_\+\+ENC\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ LPTIM\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CR\+\_\+\+ENABLE}~\textbf{ LPTIM\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT}~\textbf{ LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT}~\textbf{ LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+CR\+\_\+\+COUNTRST\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ LPTIM\+\_\+\+CR\+\_\+\+COUNTRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CR\+\_\+\+COUNTRST\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CR\+\_\+\+COUNTRST}~\textbf{ LPTIM\+\_\+\+CR\+\_\+\+COUNTRST\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+CR\+\_\+\+RSTARE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ LPTIM\+\_\+\+CR\+\_\+\+RSTARE\+\_\+\+Msk}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CR\+\_\+\+RSTARE\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CR\+\_\+\+RSTARE}~\textbf{ LPTIM\+\_\+\+CR\+\_\+\+RSTARE\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+CMP\+\_\+\+CMP\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ LPTIM\+\_\+\+CMP\+\_\+\+CMP\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ LPTIM\+\_\+\+CMP\+\_\+\+CMP\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CMP\+\_\+\+CMP}~\textbf{ LPTIM\+\_\+\+CMP\+\_\+\+CMP\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ LPTIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ LPTIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+ARR\+\_\+\+ARR}~\textbf{ LPTIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ LPTIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ LPTIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+CNT\+\_\+\+CNT}~\textbf{ LPTIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+OR\+\_\+\+IN1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ LPTIM\+\_\+\+OR\+\_\+\+IN1\+\_\+\+Msk}~(0x\+DUL $<$$<$ LPTIM\+\_\+\+OR\+\_\+\+IN1\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+OR\+\_\+\+IN1}~\textbf{ LPTIM\+\_\+\+OR\+\_\+\+IN1\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+OR\+\_\+\+IN1\+\_\+0}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+OR\+\_\+\+IN1\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+OR\+\_\+\+IN1\+\_\+1}~(0x4\+UL $<$$<$ LPTIM\+\_\+\+OR\+\_\+\+IN1\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+OR\+\_\+\+IN1\+\_\+2}~(0x8\+UL $<$$<$ LPTIM\+\_\+\+OR\+\_\+\+IN1\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+OR\+\_\+\+IN2\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ LPTIM\+\_\+\+OR\+\_\+\+IN2\+\_\+\+Msk}~(0x19\+UL $<$$<$ LPTIM\+\_\+\+OR\+\_\+\+IN2\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+OR\+\_\+\+IN2}~\textbf{ LPTIM\+\_\+\+OR\+\_\+\+IN2\+\_\+\+Msk}
\item 
\#define \textbf{ LPTIM\+\_\+\+OR\+\_\+\+IN2\+\_\+0}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+OR\+\_\+\+IN2\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+OR\+\_\+\+IN2\+\_\+1}~(0x8\+UL $<$$<$ LPTIM\+\_\+\+OR\+\_\+\+IN2\+\_\+\+Pos)
\item 
\#define \textbf{ LPTIM\+\_\+\+OR\+\_\+\+IN2\+\_\+2}~(0x10\+UL $<$$<$ LPTIM\+\_\+\+OR\+\_\+\+IN2\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+UE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+UESM}~\textbf{ USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+IDLEIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RXNEIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE\+\_\+\+Pos}~USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Pos
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE\+\_\+\+Msk}~\textbf{ USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TCIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TXEIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE\+\_\+\+Pos}~USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Pos
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE\+\_\+\+Msk}~\textbf{ USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PEIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PS}~\textbf{ USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PCE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+WAKE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Msk}~(0x10001\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+M}~\textbf{ USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+M0}~\textbf{ USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+MME}~\textbf{ USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+CMIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+OVER8}~\textbf{ USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Msk}~(0x1\+FUL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEDT}~\textbf{ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+0}~(0x01\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+1}~(0x02\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+2}~(0x04\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+3}~(0x08\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+4}~(0x10\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Msk}~(0x1\+FUL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEAT}~\textbf{ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+0}~(0x01\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+1}~(0x02\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+2}~(0x04\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+3}~(0x08\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+4}~(0x10\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RTOIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+EOBIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+M1}~\textbf{ USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+FIFOEN\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+FIFOEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+FIFOEN\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+FIFOEN}~\textbf{ USART\+\_\+\+CR1\+\_\+\+FIFOEN\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TXFEIE\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TXFEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+TXFEIE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TXFEIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+TXFEIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RXFFIE\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RXFFIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+RXFFIE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RXFFIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+RXFFIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+SLVEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+SLVEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+SLVEN\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+SLVEN}~\textbf{ USART\+\_\+\+CR2\+\_\+\+SLVEN\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS}~\textbf{ USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ADDM7}~\textbf{ USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDL}~\textbf{ USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDIE}~\textbf{ USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBCL}~\textbf{ USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CPHA}~\textbf{ USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CPOL}~\textbf{ USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CLKEN}~\textbf{ USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}~(0x3\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP}~\textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+0}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+1}~(0x2\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LINEN}~\textbf{ USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+SWAP}~\textbf{ USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+RXINV}~\textbf{ USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+TXINV}~\textbf{ USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+DATAINV}~\textbf{ USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+MSBFIRST}~\textbf{ USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ABREN}~\textbf{ USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Msk}~(0x3\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ABRMODE}~\textbf{ USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+0}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+1}~(0x2\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+RTOEN}~\textbf{ USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Msk}~(0x\+FFUL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ADD}~\textbf{ USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+EIE}~\textbf{ USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+IREN}~\textbf{ USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+IRLP}~\textbf{ USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+HDSEL}~\textbf{ USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+NACK}~\textbf{ USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+SCEN}~\textbf{ USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAR}~\textbf{ USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAT}~\textbf{ USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RTSE}~\textbf{ USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSE}~\textbf{ USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSIE}~\textbf{ USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+ONEBIT}~\textbf{ USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+OVRDIS}~\textbf{ USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DDRE}~\textbf{ USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DEM}~\textbf{ USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DEP}~\textbf{ USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Msk}~(0x7\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+SCARCNT}~\textbf{ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+0}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+1}~(0x2\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+2}~(0x4\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Msk}~(0x3\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+WUS}~\textbf{ USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+0}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+1}~(0x2\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+WUFIE}~\textbf{ USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTIE\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+TXFTIE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTIE}~\textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+TCBGTIE\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+TCBGTIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+TCBGTIE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+TCBGTIE}~\textbf{ USART\+\_\+\+CR3\+\_\+\+TCBGTIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Msk}~(0x7\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTCFG}~\textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+0}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+1}~(0x2\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+2}~(0x4\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTIE\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+RXFTIE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTIE}~\textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Msk}~(0x7\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTCFG}~\textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+0}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+1}~(0x2\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+2}~(0x4\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+BRR\+\_\+\+LPUART\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+BRR\+\_\+\+LPUART\+\_\+\+Msk}~(0x\+FFFFFUL $<$$<$ USART\+\_\+\+BRR\+\_\+\+LPUART\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+BRR\+\_\+\+LPUART}~\textbf{ USART\+\_\+\+BRR\+\_\+\+LPUART\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+BRR\+\_\+\+BRR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+BRR\+\_\+\+BRR\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ USART\+\_\+\+BRR\+\_\+\+BRR\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+BRR\+\_\+\+BRR}~\textbf{ USART\+\_\+\+BRR\+\_\+\+BRR\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Msk}~(0x\+FFUL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC}~\textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Msk}~(0x\+FFUL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+GT}~\textbf{ USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Msk}~(0x\+FFFFFFUL $<$$<$ USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+RTOR\+\_\+\+RTO}~\textbf{ USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Msk}~(0x\+FFUL $<$$<$ USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+RTOR\+\_\+\+BLEN}~\textbf{ USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+RQR\+\_\+\+ABRRQ\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+RQR\+\_\+\+ABRRQ\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+RQR\+\_\+\+ABRRQ\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+RQR\+\_\+\+ABRRQ}~\textbf{ USART\+\_\+\+RQR\+\_\+\+ABRRQ\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+RQR\+\_\+\+SBKRQ\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USART\+\_\+\+RQR\+\_\+\+SBKRQ\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+RQR\+\_\+\+SBKRQ\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+RQR\+\_\+\+SBKRQ}~\textbf{ USART\+\_\+\+RQR\+\_\+\+SBKRQ\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+RQR\+\_\+\+MMRQ\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ USART\+\_\+\+RQR\+\_\+\+MMRQ\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+RQR\+\_\+\+MMRQ\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+RQR\+\_\+\+MMRQ}~\textbf{ USART\+\_\+\+RQR\+\_\+\+MMRQ\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+RQR\+\_\+\+RXFRQ\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USART\+\_\+\+RQR\+\_\+\+RXFRQ\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+RQR\+\_\+\+RXFRQ\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+RQR\+\_\+\+RXFRQ}~\textbf{ USART\+\_\+\+RQR\+\_\+\+RXFRQ\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+RQR\+\_\+\+TXFRQ\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USART\+\_\+\+RQR\+\_\+\+TXFRQ\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+RQR\+\_\+\+TXFRQ\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+RQR\+\_\+\+TXFRQ}~\textbf{ USART\+\_\+\+RQR\+\_\+\+TXFRQ\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+PE}~\textbf{ USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+FE}~\textbf{ USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+NE}~\textbf{ USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+ORE}~\textbf{ USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+IDLE}~\textbf{ USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RXNE}~\textbf{ USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+RXFNE\+\_\+\+Pos}~USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+RXFNE\+\_\+\+Msk}~\textbf{ USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+RXFNE}~\textbf{ USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TC}~\textbf{ USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TXE}~\textbf{ USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+TXFNF\+\_\+\+Pos}~USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+TXFNF\+\_\+\+Msk}~\textbf{ USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+TXFNF}~\textbf{ USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+LBDF}~\textbf{ USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+CTSIF}~\textbf{ USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+CTS}~\textbf{ USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RTOF}~\textbf{ USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+EOBF}~\textbf{ USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+UDR\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+UDR\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+UDR\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+UDR}~\textbf{ USART\+\_\+\+ISR\+\_\+\+UDR\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+ABRE}~\textbf{ USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+ABRF}~\textbf{ USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+BUSY}~\textbf{ USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+CMF}~\textbf{ USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+SBKF}~\textbf{ USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RWU}~\textbf{ USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+WUF}~\textbf{ USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TEACK}~\textbf{ USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+REACK}~\textbf{ USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TXFE\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TXFE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+TXFE\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TXFE}~\textbf{ USART\+\_\+\+ISR\+\_\+\+TXFE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RXFF\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RXFF\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+RXFF\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RXFF}~\textbf{ USART\+\_\+\+ISR\+\_\+\+RXFF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TCBGT\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TCBGT\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+TCBGT\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TCBGT}~\textbf{ USART\+\_\+\+ISR\+\_\+\+TCBGT\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RXFT\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RXFT\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+RXFT\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RXFT}~\textbf{ USART\+\_\+\+ISR\+\_\+\+RXFT\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TXFT\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TXFT\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+TXFT\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TXFT}~\textbf{ USART\+\_\+\+ISR\+\_\+\+TXFT\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+PECF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+FECF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+NECF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+ORECF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+IDLECF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+TXFECF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+TXFECF\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+TXFECF\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+TXFECF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+TXFECF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+TCCF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+TCBGTCF\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+TCBGTCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+TCBGTCF\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+TCBGTCF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+TCBGTCF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+LBDCF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+CTSCF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+RTOCF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+EOBCF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+UDRCF\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+UDRCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+UDRCF\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+UDRCF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+UDRCF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+CMCF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+WUCF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+RDR\+\_\+\+RDR}~\textbf{ USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+TDR\+\_\+\+TDR}~\textbf{ USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Msk}~(0x\+FUL $<$$<$ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+PRESC\+\_\+\+PRESCALER}~\textbf{ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+0}~(0x1\+UL $<$$<$ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+1}~(0x2\+UL $<$$<$ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+2}~(0x4\+UL $<$$<$ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos)
\item 
\#define \textbf{ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+3}~(0x8\+UL $<$$<$ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos)
\item 
\#define \textbf{ VREFBUF\+\_\+\+CSR\+\_\+\+ENVR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ VREFBUF\+\_\+\+CSR\+\_\+\+ENVR\+\_\+\+Msk}~(0x1\+UL $<$$<$ VREFBUF\+\_\+\+CSR\+\_\+\+ENVR\+\_\+\+Pos)
\item 
\#define \textbf{ VREFBUF\+\_\+\+CSR\+\_\+\+ENVR}~\textbf{ VREFBUF\+\_\+\+CSR\+\_\+\+ENVR\+\_\+\+Msk}
\item 
\#define \textbf{ VREFBUF\+\_\+\+CSR\+\_\+\+HIZ\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ VREFBUF\+\_\+\+CSR\+\_\+\+HIZ\+\_\+\+Msk}~(0x1\+UL $<$$<$ VREFBUF\+\_\+\+CSR\+\_\+\+HIZ\+\_\+\+Pos)
\item 
\#define \textbf{ VREFBUF\+\_\+\+CSR\+\_\+\+HIZ}~\textbf{ VREFBUF\+\_\+\+CSR\+\_\+\+HIZ\+\_\+\+Msk}
\item 
\#define \textbf{ VREFBUF\+\_\+\+CSR\+\_\+\+VRR\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ VREFBUF\+\_\+\+CSR\+\_\+\+VRR\+\_\+\+Msk}~(0x1\+UL $<$$<$ VREFBUF\+\_\+\+CSR\+\_\+\+VRR\+\_\+\+Pos)
\item 
\#define \textbf{ VREFBUF\+\_\+\+CSR\+\_\+\+VRR}~\textbf{ VREFBUF\+\_\+\+CSR\+\_\+\+VRR\+\_\+\+Msk}
\item 
\#define \textbf{ VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+Msk}~(0x3\+UL $<$$<$ VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+Pos)
\item 
\#define \textbf{ VREFBUF\+\_\+\+CSR\+\_\+\+VRS}~\textbf{ VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+Msk}
\item 
\#define \textbf{ VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+0}~(0x1\+UL $<$$<$ VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+Pos)
\item 
\#define \textbf{ VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+1}~(0x2\+UL $<$$<$ VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+Pos)
\item 
\#define \textbf{ VREFBUF\+\_\+\+CCR\+\_\+\+TRIM\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ VREFBUF\+\_\+\+CCR\+\_\+\+TRIM\+\_\+\+Msk}~(0x3\+FUL $<$$<$ VREFBUF\+\_\+\+CCR\+\_\+\+TRIM\+\_\+\+Pos)
\item 
\#define \textbf{ VREFBUF\+\_\+\+CCR\+\_\+\+TRIM}~\textbf{ VREFBUF\+\_\+\+CCR\+\_\+\+TRIM\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+EP0R}~\textbf{ USB\+\_\+\+BASE}
\item 
\#define \textbf{ USB\+\_\+\+EP1R}~(\textbf{ USB\+\_\+\+BASE} + 0x0x00000004)
\item 
\#define \textbf{ USB\+\_\+\+EP2R}~(\textbf{ USB\+\_\+\+BASE} + 0x0x00000008)
\item 
\#define \textbf{ USB\+\_\+\+EP3R}~(\textbf{ USB\+\_\+\+BASE} + 0x0x0000000C)
\item 
\#define \textbf{ USB\+\_\+\+EP4R}~(\textbf{ USB\+\_\+\+BASE} + 0x0x00000010)
\item 
\#define \textbf{ USB\+\_\+\+EP5R}~(\textbf{ USB\+\_\+\+BASE} + 0x0x00000014)
\item 
\#define \textbf{ USB\+\_\+\+EP6R}~(\textbf{ USB\+\_\+\+BASE} + 0x0x00000018)
\item 
\#define \textbf{ USB\+\_\+\+EP7R}~(\textbf{ USB\+\_\+\+BASE} + 0x0x0000001C)
\item 
\#define \textbf{ USB\+\_\+\+EP\+\_\+\+CTR\+\_\+\+RX}~((uint16\+\_\+t)0x8000U)
\item 
\#define \textbf{ USB\+\_\+\+EP\+\_\+\+DTOG\+\_\+\+RX}~((uint16\+\_\+t)0x4000U)
\item 
\#define \textbf{ USB\+\_\+\+EPRX\+\_\+\+STAT}~((uint16\+\_\+t)0x3000U)
\item 
\#define \textbf{ USB\+\_\+\+EP\+\_\+\+SETUP}~((uint16\+\_\+t)0x0800U)
\item 
\#define \textbf{ USB\+\_\+\+EP\+\_\+\+T\+\_\+\+FIELD}~((uint16\+\_\+t)0x0600U)
\item 
\#define \textbf{ USB\+\_\+\+EP\+\_\+\+KIND}~((uint16\+\_\+t)0x0100U)
\item 
\#define \textbf{ USB\+\_\+\+EP\+\_\+\+CTR\+\_\+\+TX}~((uint16\+\_\+t)0x0080U)
\item 
\#define \textbf{ USB\+\_\+\+EP\+\_\+\+DTOG\+\_\+\+TX}~((uint16\+\_\+t)0x0040U)
\item 
\#define \textbf{ USB\+\_\+\+EPTX\+\_\+\+STAT}~((uint16\+\_\+t)0x0030U)
\item 
\#define \textbf{ USB\+\_\+\+EPADDR\+\_\+\+FIELD}~((uint16\+\_\+t)0x000\+FU)
\item 
\#define \textbf{ USB\+\_\+\+EPREG\+\_\+\+MASK}~(\textbf{ USB\+\_\+\+EP\+\_\+\+CTR\+\_\+\+RX}$\vert$\textbf{ USB\+\_\+\+EP\+\_\+\+SETUP}$\vert$\textbf{ USB\+\_\+\+EP\+\_\+\+T\+\_\+\+FIELD}$\vert$\textbf{ USB\+\_\+\+EP\+\_\+\+KIND}$\vert$\textbf{ USB\+\_\+\+EP\+\_\+\+CTR\+\_\+\+TX}$\vert$\textbf{ USB\+\_\+\+EPADDR\+\_\+\+FIELD})
\item 
\#define \textbf{ USB\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+MASK}~((uint16\+\_\+t)0x0600U)
\item 
\#define \textbf{ USB\+\_\+\+EP\+\_\+\+BULK}~((uint16\+\_\+t)0x0000U)
\item 
\#define \textbf{ USB\+\_\+\+EP\+\_\+\+CONTROL}~((uint16\+\_\+t)0x0200U)
\item 
\#define \textbf{ USB\+\_\+\+EP\+\_\+\+ISOCHRONOUS}~((uint16\+\_\+t)0x0400U)
\item 
\#define \textbf{ USB\+\_\+\+EP\+\_\+\+INTERRUPT}~((uint16\+\_\+t)0x0600U)
\item 
\#define \textbf{ USB\+\_\+\+EP\+\_\+\+T\+\_\+\+MASK}~((uint16\+\_\+t) $\sim$\textbf{ USB\+\_\+\+EP\+\_\+\+T\+\_\+\+FIELD} \& \textbf{ USB\+\_\+\+EPREG\+\_\+\+MASK})
\item 
\#define \textbf{ USB\+\_\+\+EPKIND\+\_\+\+MASK}~((uint16\+\_\+t)$\sim$\textbf{ USB\+\_\+\+EP\+\_\+\+KIND} \& \textbf{ USB\+\_\+\+EPREG\+\_\+\+MASK})
\item 
\#define \textbf{ USB\+\_\+\+EP\+\_\+\+TX\+\_\+\+DIS}~((uint16\+\_\+t)0x0000U)
\item 
\#define \textbf{ USB\+\_\+\+EP\+\_\+\+TX\+\_\+\+STALL}~((uint16\+\_\+t)0x0010U)
\item 
\#define \textbf{ USB\+\_\+\+EP\+\_\+\+TX\+\_\+\+NAK}~((uint16\+\_\+t)0x0020U)
\item 
\#define \textbf{ USB\+\_\+\+EP\+\_\+\+TX\+\_\+\+VALID}~((uint16\+\_\+t)0x0030U)
\item 
\#define \textbf{ USB\+\_\+\+EPTX\+\_\+\+DTOG1}~((uint16\+\_\+t)0x0010U)
\item 
\#define \textbf{ USB\+\_\+\+EPTX\+\_\+\+DTOG2}~((uint16\+\_\+t)0x0020U)
\item 
\#define \textbf{ USB\+\_\+\+EPTX\+\_\+\+DTOGMASK}~(\textbf{ USB\+\_\+\+EPTX\+\_\+\+STAT}$\vert$\textbf{ USB\+\_\+\+EPREG\+\_\+\+MASK})
\item 
\#define \textbf{ USB\+\_\+\+EP\+\_\+\+RX\+\_\+\+DIS}~((uint16\+\_\+t)0x0000U)
\item 
\#define \textbf{ USB\+\_\+\+EP\+\_\+\+RX\+\_\+\+STALL}~((uint16\+\_\+t)0x1000U)
\item 
\#define \textbf{ USB\+\_\+\+EP\+\_\+\+RX\+\_\+\+NAK}~((uint16\+\_\+t)0x2000U)
\item 
\#define \textbf{ USB\+\_\+\+EP\+\_\+\+RX\+\_\+\+VALID}~((uint16\+\_\+t)0x3000U)
\item 
\#define \textbf{ USB\+\_\+\+EPRX\+\_\+\+DTOG1}~((uint16\+\_\+t)0x1000U)
\item 
\#define \textbf{ USB\+\_\+\+EPRX\+\_\+\+DTOG2}~((uint16\+\_\+t)0x2000U)
\item 
\#define \textbf{ USB\+\_\+\+EPRX\+\_\+\+DTOGMASK}~(\textbf{ USB\+\_\+\+EPRX\+\_\+\+STAT}$\vert$\textbf{ USB\+\_\+\+EPREG\+\_\+\+MASK})
\item 
\#define \textbf{ USB\+\_\+\+CNTR}~(\textbf{ USB\+\_\+\+BASE} + 0x00000040U)
\item 
\#define \textbf{ USB\+\_\+\+ISTR}~(\textbf{ USB\+\_\+\+BASE} + 0x00000044U)
\item 
\#define \textbf{ USB\+\_\+\+FNR}~(\textbf{ USB\+\_\+\+BASE} + 0x00000048U)
\item 
\#define \textbf{ USB\+\_\+\+DADDR}~(\textbf{ USB\+\_\+\+BASE} + 0x0000004\+CU)
\item 
\#define \textbf{ USB\+\_\+\+BTABLE}~(\textbf{ USB\+\_\+\+BASE} + 0x00000050U)
\item 
\#define \textbf{ USB\+\_\+\+LPMCSR}~(\textbf{ USB\+\_\+\+BASE} + 0x00000054U)
\item 
\#define \textbf{ USB\+\_\+\+BCDR}~(\textbf{ USB\+\_\+\+BASE} + 0x00000058U)
\item 
\#define \textbf{ USB\+\_\+\+CNTR\+\_\+\+CTRM}~((uint16\+\_\+t)0x8000U)
\item 
\#define \textbf{ USB\+\_\+\+CNTR\+\_\+\+PMAOVRM}~((uint16\+\_\+t)0x4000U)
\item 
\#define \textbf{ USB\+\_\+\+CNTR\+\_\+\+ERRM}~((uint16\+\_\+t)0x2000U)
\item 
\#define \textbf{ USB\+\_\+\+CNTR\+\_\+\+WKUPM}~((uint16\+\_\+t)0x1000U)
\item 
\#define \textbf{ USB\+\_\+\+CNTR\+\_\+\+SUSPM}~((uint16\+\_\+t)0x0800U)
\item 
\#define \textbf{ USB\+\_\+\+CNTR\+\_\+\+RESETM}~((uint16\+\_\+t)0x0400U)
\item 
\#define \textbf{ USB\+\_\+\+CNTR\+\_\+\+SOFM}~((uint16\+\_\+t)0x0200U)
\item 
\#define \textbf{ USB\+\_\+\+CNTR\+\_\+\+ESOFM}~((uint16\+\_\+t)0x0100U)
\item 
\#define \textbf{ USB\+\_\+\+CNTR\+\_\+\+L1\+REQM}~((uint16\+\_\+t)0x0080U)
\item 
\#define \textbf{ USB\+\_\+\+CNTR\+\_\+\+L1\+RESUME}~((uint16\+\_\+t)0x0020U)
\item 
\#define \textbf{ USB\+\_\+\+CNTR\+\_\+\+RESUME}~((uint16\+\_\+t)0x0010U)
\item 
\#define \textbf{ USB\+\_\+\+CNTR\+\_\+\+FSUSP}~((uint16\+\_\+t)0x0008U)
\item 
\#define \textbf{ USB\+\_\+\+CNTR\+\_\+\+LPMODE}~((uint16\+\_\+t)0x0004U)
\item 
\#define \textbf{ USB\+\_\+\+CNTR\+\_\+\+PDWN}~((uint16\+\_\+t)0x0002U)
\item 
\#define \textbf{ USB\+\_\+\+CNTR\+\_\+\+FRES}~((uint16\+\_\+t)0x0001U)
\item 
\#define \textbf{ USB\+\_\+\+ISTR\+\_\+\+EP\+\_\+\+ID}~((uint16\+\_\+t)0x000\+FU)
\item 
\#define \textbf{ USB\+\_\+\+ISTR\+\_\+\+DIR}~((uint16\+\_\+t)0x0010U)
\item 
\#define \textbf{ USB\+\_\+\+ISTR\+\_\+\+L1\+REQ}~((uint16\+\_\+t)0x0080U)
\item 
\#define \textbf{ USB\+\_\+\+ISTR\+\_\+\+ESOF}~((uint16\+\_\+t)0x0100U)
\item 
\#define \textbf{ USB\+\_\+\+ISTR\+\_\+\+SOF}~((uint16\+\_\+t)0x0200U)
\item 
\#define \textbf{ USB\+\_\+\+ISTR\+\_\+\+RESET}~((uint16\+\_\+t)0x0400U)
\item 
\#define \textbf{ USB\+\_\+\+ISTR\+\_\+\+SUSP}~((uint16\+\_\+t)0x0800U)
\item 
\#define \textbf{ USB\+\_\+\+ISTR\+\_\+\+WKUP}~((uint16\+\_\+t)0x1000U)
\item 
\#define \textbf{ USB\+\_\+\+ISTR\+\_\+\+ERR}~((uint16\+\_\+t)0x2000U)
\item 
\#define \textbf{ USB\+\_\+\+ISTR\+\_\+\+PMAOVR}~((uint16\+\_\+t)0x4000U)
\item 
\#define \textbf{ USB\+\_\+\+ISTR\+\_\+\+CTR}~((uint16\+\_\+t)0x8000U)
\item 
\#define \textbf{ USB\+\_\+\+CLR\+\_\+\+L1\+REQ}~($\sim$\textbf{ USB\+\_\+\+ISTR\+\_\+\+L1\+REQ})
\item 
\#define \textbf{ USB\+\_\+\+CLR\+\_\+\+ESOF}~($\sim$\textbf{ USB\+\_\+\+ISTR\+\_\+\+ESOF})
\item 
\#define \textbf{ USB\+\_\+\+CLR\+\_\+\+SOF}~($\sim$\textbf{ USB\+\_\+\+ISTR\+\_\+\+SOF})
\item 
\#define \textbf{ USB\+\_\+\+CLR\+\_\+\+RESET}~($\sim$\textbf{ USB\+\_\+\+ISTR\+\_\+\+RESET})
\item 
\#define \textbf{ USB\+\_\+\+CLR\+\_\+\+SUSP}~($\sim$\textbf{ USB\+\_\+\+ISTR\+\_\+\+SUSP})
\item 
\#define \textbf{ USB\+\_\+\+CLR\+\_\+\+WKUP}~($\sim$\textbf{ USB\+\_\+\+ISTR\+\_\+\+WKUP})
\item 
\#define \textbf{ USB\+\_\+\+CLR\+\_\+\+ERR}~($\sim$\textbf{ USB\+\_\+\+ISTR\+\_\+\+ERR})
\item 
\#define \textbf{ USB\+\_\+\+CLR\+\_\+\+PMAOVR}~($\sim$\textbf{ USB\+\_\+\+ISTR\+\_\+\+PMAOVR})
\item 
\#define \textbf{ USB\+\_\+\+CLR\+\_\+\+CTR}~($\sim$\textbf{ USB\+\_\+\+ISTR\+\_\+\+CTR})
\item 
\#define \textbf{ USB\+\_\+\+FNR\+\_\+\+FN}~((uint16\+\_\+t)0x07\+FFU)
\item 
\#define \textbf{ USB\+\_\+\+FNR\+\_\+\+LSOF}~((uint16\+\_\+t)0x1800U)
\item 
\#define \textbf{ USB\+\_\+\+FNR\+\_\+\+LCK}~((uint16\+\_\+t)0x2000U)
\item 
\#define \textbf{ USB\+\_\+\+FNR\+\_\+\+RXDM}~((uint16\+\_\+t)0x4000U)
\item 
\#define \textbf{ USB\+\_\+\+FNR\+\_\+\+RXDP}~((uint16\+\_\+t)0x8000U)
\item 
\#define \textbf{ USB\+\_\+\+DADDR\+\_\+\+ADD}~((uint8\+\_\+t)0x7\+FU)
\item 
\#define \textbf{ USB\+\_\+\+DADDR\+\_\+\+ADD0}~((uint8\+\_\+t)0x01U)
\item 
\#define \textbf{ USB\+\_\+\+DADDR\+\_\+\+ADD1}~((uint8\+\_\+t)0x02U)
\item 
\#define \textbf{ USB\+\_\+\+DADDR\+\_\+\+ADD2}~((uint8\+\_\+t)0x04U)
\item 
\#define \textbf{ USB\+\_\+\+DADDR\+\_\+\+ADD3}~((uint8\+\_\+t)0x08U)
\item 
\#define \textbf{ USB\+\_\+\+DADDR\+\_\+\+ADD4}~((uint8\+\_\+t)0x10U)
\item 
\#define \textbf{ USB\+\_\+\+DADDR\+\_\+\+ADD5}~((uint8\+\_\+t)0x20U)
\item 
\#define \textbf{ USB\+\_\+\+DADDR\+\_\+\+ADD6}~((uint8\+\_\+t)0x40U)
\item 
\#define \textbf{ USB\+\_\+\+DADDR\+\_\+\+EF}~((uint8\+\_\+t)0x80U)
\item 
\#define \textbf{ USB\+\_\+\+BTABLE\+\_\+\+BTABLE}~((uint16\+\_\+t)0x\+FFF8U)
\item 
\#define \textbf{ USB\+\_\+\+BCDR\+\_\+\+BCDEN}~((uint16\+\_\+t)0x0001U)
\item 
\#define \textbf{ USB\+\_\+\+BCDR\+\_\+\+DCDEN}~((uint16\+\_\+t)0x0002U)
\item 
\#define \textbf{ USB\+\_\+\+BCDR\+\_\+\+PDEN}~((uint16\+\_\+t)0x0004U)
\item 
\#define \textbf{ USB\+\_\+\+BCDR\+\_\+\+SDEN}~((uint16\+\_\+t)0x0008U)
\item 
\#define \textbf{ USB\+\_\+\+BCDR\+\_\+\+DCDET}~((uint16\+\_\+t)0x0010U)
\item 
\#define \textbf{ USB\+\_\+\+BCDR\+\_\+\+PDET}~((uint16\+\_\+t)0x0020U)
\item 
\#define \textbf{ USB\+\_\+\+BCDR\+\_\+\+SDET}~((uint16\+\_\+t)0x0040U)
\item 
\#define \textbf{ USB\+\_\+\+BCDR\+\_\+\+PS2\+DET}~((uint16\+\_\+t)0x0080U)
\item 
\#define \textbf{ USB\+\_\+\+BCDR\+\_\+\+DPPU}~((uint16\+\_\+t)0x8000U)
\item 
\#define \textbf{ USB\+\_\+\+LPMCSR\+\_\+\+LMPEN}~((uint16\+\_\+t)0x0001U)
\item 
\#define \textbf{ USB\+\_\+\+LPMCSR\+\_\+\+LPMACK}~((uint16\+\_\+t)0x0002U)
\item 
\#define \textbf{ USB\+\_\+\+LPMCSR\+\_\+\+REMWAKE}~((uint16\+\_\+t)0x0008U)
\item 
\#define \textbf{ USB\+\_\+\+LPMCSR\+\_\+\+BESL}~((uint16\+\_\+t)0x00\+F0U)
\item 
\#define \textbf{ USB\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+ADDR0\+\_\+\+TX}~\textbf{ USB\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+ADDR1\+\_\+\+TX}~\textbf{ USB\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+ADDR2\+\_\+\+TX}~\textbf{ USB\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+ADDR3\+\_\+\+TX}~\textbf{ USB\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+ADDR4\+\_\+\+TX}~\textbf{ USB\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+ADDR5\+\_\+\+TX}~\textbf{ USB\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+ADDR6\+\_\+\+TX}~\textbf{ USB\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+ADDR7\+\_\+\+TX}~\textbf{ USB\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+COUNT0\+\_\+\+TX}~\textbf{ USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+COUNT1\+\_\+\+TX}~\textbf{ USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+COUNT2\+\_\+\+TX}~\textbf{ USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+COUNT3\+\_\+\+TX}~\textbf{ USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+COUNT4\+\_\+\+TX}~\textbf{ USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+COUNT5\+\_\+\+TX}~\textbf{ USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+COUNT6\+\_\+\+TX}~\textbf{ USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+COUNT7\+\_\+\+TX}~\textbf{ USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+0\+\_\+\+COUNT0\+\_\+\+TX\+\_\+0}~(0x000003\+FFU)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+1\+\_\+\+COUNT0\+\_\+\+TX\+\_\+1}~(0x03\+FF0000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+0\+\_\+\+COUNT1\+\_\+\+TX\+\_\+0}~(0x000003\+FFU)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+1\+\_\+\+COUNT1\+\_\+\+TX\+\_\+1}~(0x03\+FF0000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+0\+\_\+\+COUNT2\+\_\+\+TX\+\_\+0}~(0x000003\+FFU)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+1\+\_\+\+COUNT2\+\_\+\+TX\+\_\+1}~(0x03\+FF0000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+0\+\_\+\+COUNT3\+\_\+\+TX\+\_\+0}~(0x000003\+FFU)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+1\+\_\+\+COUNT3\+\_\+\+TX\+\_\+1}~(0x03\+FF0000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+0\+\_\+\+COUNT4\+\_\+\+TX\+\_\+0}~(0x000003\+FFU)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+1\+\_\+\+COUNT4\+\_\+\+TX\+\_\+1}~(0x03\+FF0000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+0\+\_\+\+COUNT5\+\_\+\+TX\+\_\+0}~(0x000003\+FFU)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+1\+\_\+\+COUNT5\+\_\+\+TX\+\_\+1}~(0x03\+FF0000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+0\+\_\+\+COUNT6\+\_\+\+TX\+\_\+0}~(0x000003\+FFU)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+1\+\_\+\+COUNT6\+\_\+\+TX\+\_\+1}~(0x03\+FF0000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+0\+\_\+\+COUNT7\+\_\+\+TX\+\_\+0}~(0x000003\+FFU)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+1\+\_\+\+COUNT7\+\_\+\+TX\+\_\+1}~(0x03\+FF0000U)
\item 
\#define \textbf{ USB\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+ADDR0\+\_\+\+RX}~\textbf{ USB\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+ADDR1\+\_\+\+RX}~\textbf{ USB\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+ADDR2\+\_\+\+RX}~\textbf{ USB\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+ADDR3\+\_\+\+RX}~\textbf{ USB\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+ADDR4\+\_\+\+RX}~\textbf{ USB\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+ADDR5\+\_\+\+RX}~\textbf{ USB\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+ADDR6\+\_\+\+RX}~\textbf{ USB\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USB\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+ADDR7\+\_\+\+RX}~\textbf{ USB\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+COUNT0\+\_\+\+RX}~\textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}~(0x1\+FUL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}~\textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}~(0x01\+UL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}~(0x02\+UL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}~(0x04\+UL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}~(0x08\+UL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}~(0x10\+UL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+BLSIZE}~\textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+COUNT1\+\_\+\+RX}~\textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}~(0x1\+FUL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}~\textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}~(0x01\+UL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}~(0x02\+UL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}~(0x04\+UL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}~(0x08\+UL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}~(0x10\+UL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+BLSIZE}~\textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+COUNT2\+\_\+\+RX}~\textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}~(0x1\+FUL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}~\textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}~(0x01\+UL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}~(0x02\+UL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}~(0x04\+UL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}~(0x08\+UL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}~(0x10\+UL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+BLSIZE}~\textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+COUNT3\+\_\+\+RX}~\textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}~(0x1\+FUL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}~\textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}~(0x01\+UL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}~(0x02\+UL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}~(0x04\+UL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}~(0x08\+UL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}~(0x10\+UL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+BLSIZE}~\textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+COUNT4\+\_\+\+RX}~\textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}~(0x1\+FUL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}~\textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}~(0x01\+UL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}~(0x02\+UL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}~(0x04\+UL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}~(0x08\+UL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}~(0x10\+UL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+BLSIZE}~\textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+COUNT5\+\_\+\+RX}~\textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}~(0x1\+FUL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}~\textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}~(0x01\+UL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}~(0x02\+UL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}~(0x04\+UL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}~(0x08\+UL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}~(0x10\+UL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+BLSIZE}~\textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+COUNT6\+\_\+\+RX}~\textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}~(0x1\+FUL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}~\textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}~(0x01\+UL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}~(0x02\+UL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}~(0x04\+UL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}~(0x08\+UL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}~(0x10\+UL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+BLSIZE}~\textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+COUNT7\+\_\+\+RX}~\textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}~(0x1\+FUL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}~\textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}~(0x01\+UL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}~(0x02\+UL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}~(0x04\+UL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}~(0x08\+UL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}~(0x10\+UL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}~(0x1\+UL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+BLSIZE}~\textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0}~(0x000003\+FFU)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}~(0x00007\+C00U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}~(0x00000400U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}~(0x00000800U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}~(0x00001000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}~(0x00002000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}~(0x00004000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}~(0x00008000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1}~(0x03\+FF0000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}~(0x7\+C000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}~(0x04000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}~(0x08000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}~(0x10000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}~(0x20000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}~(0x40000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}~(0x80000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0}~(0x000003\+FFU)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}~(0x00007\+C00U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}~(0x00000400U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}~(0x00000800U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}~(0x00001000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}~(0x00002000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}~(0x00004000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}~(0x00008000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1}~(0x03\+FF0000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}~(0x7\+C000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}~(0x04000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}~(0x08000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}~(0x10000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}~(0x20000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}~(0x40000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}~(0x80000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0}~(0x000003\+FFU)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}~(0x00007\+C00U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}~(0x00000400U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}~(0x00000800U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}~(0x00001000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}~(0x00002000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}~(0x00004000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}~(0x00008000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1}~(0x03\+FF0000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}~(0x7\+C000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}~(0x04000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}~(0x08000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}~(0x10000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}~(0x20000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}~(0x40000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}~(0x80000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0}~(0x000003\+FFU)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}~(0x00007\+C00U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}~(0x00000400U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}~(0x00000800U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}~(0x00001000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}~(0x00002000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}~(0x00004000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}~(0x00008000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1}~(0x03\+FF0000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}~(0x7\+C000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}~(0x04000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}~(0x08000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}~(0x10000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}~(0x20000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}~(0x40000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}~(0x80000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0}~(0x000003\+FFU)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}~(0x00007\+C00U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}~(0x00000400U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}~(0x00000800U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}~(0x00001000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}~(0x00002000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}~(0x00004000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}~(0x00008000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1}~(0x03\+FF0000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}~(0x7\+C000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}~(0x04000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}~(0x08000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}~(0x10000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}~(0x20000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}~(0x40000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}~(0x80000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0}~(0x000003\+FFU)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}~(0x00007\+C00U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}~(0x00000400U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}~(0x00000800U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}~(0x00001000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}~(0x00002000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}~(0x00004000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}~(0x00008000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1}~(0x03\+FF0000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}~(0x7\+C000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}~(0x04000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}~(0x08000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}~(0x10000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}~(0x20000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}~(0x40000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}~(0x80000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0}~(0x000003\+FFU)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}~(0x00007\+C00U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}~(0x00000400U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}~(0x00000800U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}~(0x00001000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}~(0x00002000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}~(0x00004000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}~(0x00008000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1}~(0x03\+FF0000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}~(0x7\+C000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}~(0x04000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}~(0x08000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}~(0x10000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}~(0x20000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}~(0x40000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}~(0x80000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0}~(0x000003\+FFU)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}~(0x00007\+C00U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}~(0x00000400U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}~(0x00000800U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}~(0x00001000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}~(0x00002000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}~(0x00004000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}~(0x00008000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1}~(0x03\+FF0000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}~(0x7\+C000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}~(0x04000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}~(0x08000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}~(0x10000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}~(0x20000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}~(0x40000000U)
\item 
\#define \textbf{ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}~(0x80000000U)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+\+Msk}~(0x3\+FUL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV}~\textbf{ UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+0}~(0x01\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+1}~(0x02\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+2}~(0x04\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+3}~(0x08\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+4}~(0x10\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+5}~(0x20\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+\+Msk}~(0x1\+FUL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP}~\textbf{ UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+0}~(0x01\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+1}~(0x02\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+2}~(0x04\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+3}~(0x08\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+4}~(0x10\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+\+Msk}~(0x1\+FUL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN}~\textbf{ UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+0}~(0x01\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+1}~(0x02\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+2}~(0x04\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+3}~(0x08\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+4}~(0x10\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+PSC\+\_\+\+UCPDCLK\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+PSC\+\_\+\+UCPDCLK\+\_\+\+Msk}~(0x7\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+PSC\+\_\+\+UCPDCLK\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+PSC\+\_\+\+UCPDCLK}~\textbf{ UCPD\+\_\+\+CFG1\+\_\+\+PSC\+\_\+\+UCPDCLK\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+PSC\+\_\+\+UCPDCLK\+\_\+0}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+PSC\+\_\+\+UCPDCLK\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+PSC\+\_\+\+UCPDCLK\+\_\+1}~(0x2\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+PSC\+\_\+\+UCPDCLK\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+PSC\+\_\+\+UCPDCLK\+\_\+2}~(0x4\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+PSC\+\_\+\+UCPDCLK\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN}~\textbf{ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+0}~(0x001\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+1}~(0x002\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+2}~(0x004\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+3}~(0x008\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+4}~(0x010\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+5}~(0x020\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+6}~(0x040\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+7}~(0x080\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+8}~(0x100\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+TXDMAEN\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+TXDMAEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+TXDMAEN\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+TXDMAEN}~\textbf{ UCPD\+\_\+\+CFG1\+\_\+\+TXDMAEN\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+RXDMAEN\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+RXDMAEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+RXDMAEN\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+RXDMAEN}~\textbf{ UCPD\+\_\+\+CFG1\+\_\+\+RXDMAEN\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+UCPDEN\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+UCPDEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+UCPDEN\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG1\+\_\+\+UCPDEN}~\textbf{ UCPD\+\_\+\+CFG1\+\_\+\+UCPDEN\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+CFG2\+\_\+\+RXFILTDIS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG2\+\_\+\+RXFILTDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CFG2\+\_\+\+RXFILTDIS\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG2\+\_\+\+RXFILTDIS}~\textbf{ UCPD\+\_\+\+CFG2\+\_\+\+RXFILTDIS\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+CFG2\+\_\+\+RXFILT2\+N3\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG2\+\_\+\+RXFILT2\+N3\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CFG2\+\_\+\+RXFILT2\+N3\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG2\+\_\+\+RXFILT2\+N3}~\textbf{ UCPD\+\_\+\+CFG2\+\_\+\+RXFILT2\+N3\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+CFG2\+\_\+\+FORCECLK\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG2\+\_\+\+FORCECLK\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CFG2\+\_\+\+FORCECLK\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG2\+\_\+\+FORCECLK}~\textbf{ UCPD\+\_\+\+CFG2\+\_\+\+FORCECLK\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+CFG2\+\_\+\+WUPEN\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG2\+\_\+\+WUPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CFG2\+\_\+\+WUPEN\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CFG2\+\_\+\+WUPEN}~\textbf{ UCPD\+\_\+\+CFG2\+\_\+\+WUPEN\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+TXMODE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+TXMODE\+\_\+\+Msk}~(0x3\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+TXMODE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+TXMODE}~\textbf{ UCPD\+\_\+\+CR\+\_\+\+TXMODE\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+TXMODE\+\_\+0}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+TXMODE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+TXMODE\+\_\+1}~(0x2\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+TXMODE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+TXSEND\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+TXSEND\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+TXSEND\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+TXSEND}~\textbf{ UCPD\+\_\+\+CR\+\_\+\+TXSEND\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+TXHRST\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+TXHRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+TXHRST\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+TXHRST}~\textbf{ UCPD\+\_\+\+CR\+\_\+\+TXHRST\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+RXMODE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+RXMODE\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+RXMODE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+RXMODE}~\textbf{ UCPD\+\_\+\+CR\+\_\+\+RXMODE\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+PHYRXEN\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+PHYRXEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+PHYRXEN\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+PHYRXEN}~\textbf{ UCPD\+\_\+\+CR\+\_\+\+PHYRXEN\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+PHYCCSEL\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+PHYCCSEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+PHYCCSEL\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+PHYCCSEL}~\textbf{ UCPD\+\_\+\+CR\+\_\+\+PHYCCSEL\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+ANASUBMODE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+ANASUBMODE\+\_\+\+Msk}~(0x3\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+ANASUBMODE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+ANASUBMODE}~\textbf{ UCPD\+\_\+\+CR\+\_\+\+ANASUBMODE\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+ANASUBMODE\+\_\+0}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+ANASUBMODE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+ANASUBMODE\+\_\+1}~(0x2\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+ANASUBMODE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+ANAMODE\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+ANAMODE\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+ANAMODE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+ANAMODE}~\textbf{ UCPD\+\_\+\+CR\+\_\+\+ANAMODE\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+CCENABLE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+CCENABLE\+\_\+\+Msk}~(0x3\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+CCENABLE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+CCENABLE}~\textbf{ UCPD\+\_\+\+CR\+\_\+\+CCENABLE\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+CCENABLE\+\_\+0}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+CCENABLE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+CCENABLE\+\_\+1}~(0x2\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+CCENABLE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+FRSRXEN\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+FRSRXEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+FRSRXEN\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+FRSRXEN}~\textbf{ UCPD\+\_\+\+CR\+\_\+\+FRSRXEN\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+FRSTX\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+FRSTX\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+FRSTX\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+FRSTX}~\textbf{ UCPD\+\_\+\+CR\+\_\+\+FRSTX\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+RDCH\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+RDCH\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+RDCH\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+RDCH}~\textbf{ UCPD\+\_\+\+CR\+\_\+\+RDCH\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+CC1\+TCDIS\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+CC1\+TCDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+CC1\+TCDIS\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+CC1\+TCDIS}~\textbf{ UCPD\+\_\+\+CR\+\_\+\+CC1\+TCDIS\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+CC2\+TCDIS\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+CC2\+TCDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+CC2\+TCDIS\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+CR\+\_\+\+CC2\+TCDIS}~\textbf{ UCPD\+\_\+\+CR\+\_\+\+CC2\+TCDIS\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+TXISIE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+TXISIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+TXISIE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+TXISIE}~\textbf{ UCPD\+\_\+\+IMR\+\_\+\+TXISIE\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+TXMSGDISCIE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+TXMSGDISCIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+TXMSGDISCIE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+TXMSGDISCIE}~\textbf{ UCPD\+\_\+\+IMR\+\_\+\+TXMSGDISCIE\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+TXMSGSENTIE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+TXMSGSENTIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+TXMSGSENTIE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+TXMSGSENTIE}~\textbf{ UCPD\+\_\+\+IMR\+\_\+\+TXMSGSENTIE\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+TXMSGABTIE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+TXMSGABTIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+TXMSGABTIE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+TXMSGABTIE}~\textbf{ UCPD\+\_\+\+IMR\+\_\+\+TXMSGABTIE\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+HRSTDISCIE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+HRSTDISCIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+HRSTDISCIE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+HRSTDISCIE}~\textbf{ UCPD\+\_\+\+IMR\+\_\+\+HRSTDISCIE\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+HRSTSENTIE\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+HRSTSENTIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+HRSTSENTIE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+HRSTSENTIE}~\textbf{ UCPD\+\_\+\+IMR\+\_\+\+HRSTSENTIE\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+TXUNDIE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+TXUNDIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+TXUNDIE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+TXUNDIE}~\textbf{ UCPD\+\_\+\+IMR\+\_\+\+TXUNDIE\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+RXNEIE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+RXNEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+RXNEIE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+RXNEIE}~\textbf{ UCPD\+\_\+\+IMR\+\_\+\+RXNEIE\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+RXORDDETIE\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+RXORDDETIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+RXORDDETIE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+RXORDDETIE}~\textbf{ UCPD\+\_\+\+IMR\+\_\+\+RXORDDETIE\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+RXHRSTDETIE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+RXHRSTDETIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+RXHRSTDETIE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+RXHRSTDETIE}~\textbf{ UCPD\+\_\+\+IMR\+\_\+\+RXHRSTDETIE\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+RXOVRIE\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+RXOVRIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+RXOVRIE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+RXOVRIE}~\textbf{ UCPD\+\_\+\+IMR\+\_\+\+RXOVRIE\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+RXMSGENDIE\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+RXMSGENDIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+RXMSGENDIE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+RXMSGENDIE}~\textbf{ UCPD\+\_\+\+IMR\+\_\+\+RXMSGENDIE\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+TYPECEVT1\+IE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+TYPECEVT1\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+TYPECEVT1\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+TYPECEVT1\+IE}~\textbf{ UCPD\+\_\+\+IMR\+\_\+\+TYPECEVT1\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+TYPECEVT2\+IE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+TYPECEVT2\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+TYPECEVT2\+IE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+TYPECEVT2\+IE}~\textbf{ UCPD\+\_\+\+IMR\+\_\+\+TYPECEVT2\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+FRSEVTIE\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+FRSEVTIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+FRSEVTIE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+IMR\+\_\+\+FRSEVTIE}~\textbf{ UCPD\+\_\+\+IMR\+\_\+\+FRSEVTIE\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TXIS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TXIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+TXIS\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TXIS}~\textbf{ UCPD\+\_\+\+SR\+\_\+\+TXIS\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TXMSGDISC\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TXMSGDISC\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+TXMSGDISC\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TXMSGDISC}~\textbf{ UCPD\+\_\+\+SR\+\_\+\+TXMSGDISC\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TXMSGSENT\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TXMSGSENT\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+TXMSGSENT\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TXMSGSENT}~\textbf{ UCPD\+\_\+\+SR\+\_\+\+TXMSGSENT\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TXMSGABT\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TXMSGABT\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+TXMSGABT\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TXMSGABT}~\textbf{ UCPD\+\_\+\+SR\+\_\+\+TXMSGABT\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+HRSTDISC\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+HRSTDISC\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+HRSTDISC\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+HRSTDISC}~\textbf{ UCPD\+\_\+\+SR\+\_\+\+HRSTDISC\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+HRSTSENT\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+HRSTSENT\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+HRSTSENT\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+HRSTSENT}~\textbf{ UCPD\+\_\+\+SR\+\_\+\+HRSTSENT\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TXUND\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TXUND\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+TXUND\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TXUND}~\textbf{ UCPD\+\_\+\+SR\+\_\+\+TXUND\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+RXNE}~\textbf{ UCPD\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+RXORDDET\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+RXORDDET\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+RXORDDET\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+RXORDDET}~\textbf{ UCPD\+\_\+\+SR\+\_\+\+RXORDDET\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+RXHRSTDET\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+RXHRSTDET\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+RXHRSTDET\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+RXHRSTDET}~\textbf{ UCPD\+\_\+\+SR\+\_\+\+RXHRSTDET\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+RXOVR\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+RXOVR\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+RXOVR\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+RXOVR}~\textbf{ UCPD\+\_\+\+SR\+\_\+\+RXOVR\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+RXMSGEND\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+RXMSGEND\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+RXMSGEND\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+RXMSGEND}~\textbf{ UCPD\+\_\+\+SR\+\_\+\+RXMSGEND\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+RXERR\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+RXERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+RXERR\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+RXERR}~\textbf{ UCPD\+\_\+\+SR\+\_\+\+RXERR\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TYPECEVT1\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TYPECEVT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+TYPECEVT1\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TYPECEVT1}~\textbf{ UCPD\+\_\+\+SR\+\_\+\+TYPECEVT1\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TYPECEVT2\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TYPECEVT2\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+TYPECEVT2\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TYPECEVT2}~\textbf{ UCPD\+\_\+\+SR\+\_\+\+TYPECEVT2\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC1\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC1\+\_\+\+Msk}~(0x3\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC1\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC1}~\textbf{ UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC1\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC1\+\_\+0}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC1\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC1\+\_\+1}~(0x2\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC1\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC2\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC2\+\_\+\+Msk}~(0x3\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC2\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC2}~\textbf{ UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC2\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC2\+\_\+0}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC2\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC2\+\_\+1}~(0x2\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC2\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+FRSEVT\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+FRSEVT\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+FRSEVT\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+SR\+\_\+\+FRSEVT}~\textbf{ UCPD\+\_\+\+SR\+\_\+\+FRSEVT\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+TXMSGDISCCF\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+TXMSGDISCCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+ICR\+\_\+\+TXMSGDISCCF\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+TXMSGDISCCF}~\textbf{ UCPD\+\_\+\+ICR\+\_\+\+TXMSGDISCCF\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+TXMSGSENTCF\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+TXMSGSENTCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+ICR\+\_\+\+TXMSGSENTCF\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+TXMSGSENTCF}~\textbf{ UCPD\+\_\+\+ICR\+\_\+\+TXMSGSENTCF\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+TXMSGABTCF\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+TXMSGABTCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+ICR\+\_\+\+TXMSGABTCF\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+TXMSGABTCF}~\textbf{ UCPD\+\_\+\+ICR\+\_\+\+TXMSGABTCF\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+HRSTDISCCF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+HRSTDISCCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+ICR\+\_\+\+HRSTDISCCF\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+HRSTDISCCF}~\textbf{ UCPD\+\_\+\+ICR\+\_\+\+HRSTDISCCF\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+HRSTSENTCF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+HRSTSENTCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+ICR\+\_\+\+HRSTSENTCF\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+HRSTSENTCF}~\textbf{ UCPD\+\_\+\+ICR\+\_\+\+HRSTSENTCF\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+TXUNDCF\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+TXUNDCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+ICR\+\_\+\+TXUNDCF\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+TXUNDCF}~\textbf{ UCPD\+\_\+\+ICR\+\_\+\+TXUNDCF\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+RXORDDETCF\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+RXORDDETCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+ICR\+\_\+\+RXORDDETCF\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+RXORDDETCF}~\textbf{ UCPD\+\_\+\+ICR\+\_\+\+RXORDDETCF\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+RXHRSTDETCF\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+RXHRSTDETCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+ICR\+\_\+\+RXHRSTDETCF\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+RXHRSTDETCF}~\textbf{ UCPD\+\_\+\+ICR\+\_\+\+RXHRSTDETCF\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+RXOVRCF\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+RXOVRCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+ICR\+\_\+\+RXOVRCF\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+RXOVRCF}~\textbf{ UCPD\+\_\+\+ICR\+\_\+\+RXOVRCF\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+RXMSGENDCF\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+RXMSGENDCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+ICR\+\_\+\+RXMSGENDCF\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+RXMSGENDCF}~\textbf{ UCPD\+\_\+\+ICR\+\_\+\+RXMSGENDCF\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+TYPECEVT1\+CF\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+TYPECEVT1\+CF\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+ICR\+\_\+\+TYPECEVT1\+CF\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+TYPECEVT1\+CF}~\textbf{ UCPD\+\_\+\+ICR\+\_\+\+TYPECEVT1\+CF\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+TYPECEVT2\+CF\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+TYPECEVT2\+CF\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+ICR\+\_\+\+TYPECEVT2\+CF\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+TYPECEVT2\+CF}~\textbf{ UCPD\+\_\+\+ICR\+\_\+\+TYPECEVT2\+CF\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+FRSEVTCF\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+FRSEVTCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+ICR\+\_\+\+FRSEVTCF\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+ICR\+\_\+\+FRSEVTCF}~\textbf{ UCPD\+\_\+\+ICR\+\_\+\+FRSEVTCF\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+TX\+\_\+\+ORDSET\+\_\+\+TXORDSET\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ UCPD\+\_\+\+TX\+\_\+\+ORDSET\+\_\+\+TXORDSET\+\_\+\+Msk}~(0x\+FFFFFUL $<$$<$ UCPD\+\_\+\+TX\+\_\+\+ORDSET\+\_\+\+TXORDSET\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+TX\+\_\+\+ORDSET\+\_\+\+TXORDSET}~\textbf{ UCPD\+\_\+\+TX\+\_\+\+ORDSET\+\_\+\+TXORDSET\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+TX\+\_\+\+PAYSZ\+\_\+\+TXPAYSZ\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ UCPD\+\_\+\+TX\+\_\+\+PAYSZ\+\_\+\+TXPAYSZ\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ UCPD\+\_\+\+TX\+\_\+\+PAYSZ\+\_\+\+TXPAYSZ\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+TX\+\_\+\+PAYSZ\+\_\+\+TXPAYSZ}~\textbf{ UCPD\+\_\+\+TX\+\_\+\+PAYSZ\+\_\+\+TXPAYSZ\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ UCPD\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Msk}~(0x\+FFUL $<$$<$ UCPD\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+TXDR\+\_\+\+TXDATA}~\textbf{ UCPD\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXORDSET\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXORDSET\+\_\+\+Msk}~(0x7\+UL $<$$<$ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXORDSET\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXORDSET}~\textbf{ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXORDSET\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXORDSET\+\_\+0}~(0x1\+UL $<$$<$ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXORDSET\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXORDSET\+\_\+1}~(0x2\+UL $<$$<$ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXORDSET\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXORDSET\+\_\+2}~(0x4\+UL $<$$<$ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXORDSET\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXSOP3\+OF4\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXSOP3\+OF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXSOP3\+OF4\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXSOP3\+OF4}~\textbf{ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXSOP3\+OF4\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXSOPKINVALID\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXSOPKINVALID\+\_\+\+Msk}~(0x7\+UL $<$$<$ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXSOPKINVALID\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXSOPKINVALID}~\textbf{ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXSOPKINVALID\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+RX\+\_\+\+PAYSZ\+\_\+\+RXPAYSZ\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ UCPD\+\_\+\+RX\+\_\+\+PAYSZ\+\_\+\+RXPAYSZ\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ UCPD\+\_\+\+RX\+\_\+\+PAYSZ\+\_\+\+RXPAYSZ\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+RX\+\_\+\+PAYSZ\+\_\+\+RXPAYSZ}~\textbf{ UCPD\+\_\+\+RX\+\_\+\+PAYSZ\+\_\+\+RXPAYSZ\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ UCPD\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Msk}~(0x\+FFUL $<$$<$ UCPD\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+RXDR\+\_\+\+RXDATA}~\textbf{ UCPD\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+RX\+\_\+\+ORDEXT1\+\_\+\+RXSOPX1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ UCPD\+\_\+\+RX\+\_\+\+ORDEXT1\+\_\+\+RXSOPX1\+\_\+\+Msk}~(0x\+FFFFFUL $<$$<$ UCPD\+\_\+\+RX\+\_\+\+ORDEXT1\+\_\+\+RXSOPX1\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+RX\+\_\+\+ORDEXT1\+\_\+\+RXSOPX1}~\textbf{ UCPD\+\_\+\+RX\+\_\+\+ORDEXT1\+\_\+\+RXSOPX1\+\_\+\+Msk}
\item 
\#define \textbf{ UCPD\+\_\+\+RX\+\_\+\+ORDEXT2\+\_\+\+RXSOPX2\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ UCPD\+\_\+\+RX\+\_\+\+ORDEXT2\+\_\+\+RXSOPX2\+\_\+\+Msk}~(0x\+FFFFFUL $<$$<$ UCPD\+\_\+\+RX\+\_\+\+ORDEXT2\+\_\+\+RXSOPX2\+\_\+\+Pos)
\item 
\#define \textbf{ UCPD\+\_\+\+RX\+\_\+\+ORDEXT2\+\_\+\+RXSOPX2}~\textbf{ UCPD\+\_\+\+RX\+\_\+\+ORDEXT2\+\_\+\+RXSOPX2\+\_\+\+Msk}
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Msk}~(0x7\+FUL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+T}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Msk}
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+0}~(0x01\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+1}~(0x02\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+2}~(0x04\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+3}~(0x08\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+4}~(0x10\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+5}~(0x20\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+6}~(0x40\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Msk}~(0x1\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Pos)
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+WDGA}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Msk}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Msk}~(0x7\+FUL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+W}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Msk}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+0}~(0x01\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+1}~(0x02\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+2}~(0x04\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+3}~(0x08\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+4}~(0x10\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+5}~(0x20\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+6}~(0x40\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Msk}~(0x7\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Msk}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}~(0x1\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}~(0x2\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+2}~(0x4\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Msk}~(0x1\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Pos)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+EWI}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Msk}
\item 
\#define \textbf{ WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Msk}~(0x1\+UL $<$$<$ WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Pos)
\item 
\#define \textbf{ WWDG\+\_\+\+SR\+\_\+\+EWIF}~\textbf{ WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Msk}
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+MULTIMODE\+\_\+\+MASTER\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+COMMON\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+FDCAN\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+FDCAN\+\_\+\+CONFIG\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == FDCAN\+\_\+\+CONFIG)
\item 
\#define \textbf{ IS\+\_\+\+COMP\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+CORDIC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == CORDIC)
\item 
\#define \textbf{ IS\+\_\+\+CRC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == CRC)
\item 
\#define \textbf{ IS\+\_\+\+DAC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+REQUEST\+\_\+\+GEN\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+FMAC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == FMAC)
\item 
\#define \textbf{ IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+GPIO\+\_\+\+AF\+\_\+\+INSTANCE}(INSTANCE)~IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+INSTANCE}(INSTANCE)~IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+I2\+C\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+I2\+C\+\_\+\+WAKEUP\+\_\+\+FROMSTOP\+\_\+\+INSTANCE}(INSTANCE)~IS\+\_\+\+I2\+C\+\_\+\+ALL\+\_\+\+INSTANCE(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+OPAMP\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+PCD\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == USB)
\item 
\#define \textbf{ IS\+\_\+\+QSPI\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == QUADSPI)
\item 
\#define \textbf{ IS\+\_\+\+RNG\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == RNG)
\item 
\#define \textbf{ IS\+\_\+\+RTC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == RTC)
\item 
\#define \textbf{ IS\+\_\+\+TAMP\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == TAMP)
\item 
\#define \textbf{ IS\+\_\+\+SMBUS\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+SAI\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~(((INSTANCE) == SAI1\+\_\+\+Block\+\_\+A) $\vert$$\vert$ ((INSTANCE) == SAI1\+\_\+\+Block\+\_\+B))
\item 
\#define \textbf{ IS\+\_\+\+SPI\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+I2\+S\+\_\+\+ALL\+\_\+\+INSTANCE}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+LPTIM\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == LPTIM1)
\item 
\#define \textbf{ IS\+\_\+\+LPTIM\+\_\+\+ENCODER\+\_\+\+INTERFACE\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == LPTIM1)
\item 
\#define \textbf{ IS\+\_\+\+LPTIM\+\_\+\+ENCODER\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == LPTIM1)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+32\+B\+\_\+\+COUNTER\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+BREAK\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+BREAKSOURCE\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+BKIN2\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CC1\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CC2\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CC3\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CC4\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CC5\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CC6\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CCDMA\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+CC\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+DMABURST\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CCX\+\_\+\+INSTANCE}(INSTANCE,  CHANNEL)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CCXN\+\_\+\+INSTANCE}(INSTANCE,  CHANNEL)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CLOCK\+\_\+\+DIVISION\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE1\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE2\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+TIX\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ITRX\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+COMBINED3\+PHASEPWM\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+COMMUTATION\+\_\+\+EVENT\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+COUNTER\+\_\+\+MODE\+\_\+\+SELECT\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+ENCODER\+\_\+\+INTERFACE\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+HALL\+\_\+\+SENSOR\+\_\+\+INTERFACE\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+ETR\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+ETRSEL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+MASTER\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+SLAVE\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OCXREF\+\_\+\+CLEAR\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OCCS\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+REMAP\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+REPETITION\+\_\+\+COUNTER\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+TRGO2\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+XOR\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+TISEL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+ADVANCED\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+HSE32\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+HRTIM\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~(((INSTANCE) == HRTIM1))
\item 
\#define \textbf{ IS\+\_\+\+USART\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+FIFO\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+SPI\+\_\+\+SLAVE\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+USART\+\_\+\+AUTOBAUDRATE\+\_\+\+DETECTION\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+DRIVER\+\_\+\+ENABLE\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+HALFDUPLEX\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+HWFLOW\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+WAKEUP\+\_\+\+FROMSTOP\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+IRDA\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+SMARTCARD\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+LPUART\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == LPUART1)
\item 
\#define \textbf{ IS\+\_\+\+IWDG\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == IWDG)
\item 
\#define \textbf{ IS\+\_\+\+WWDG\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == WWDG)
\item 
\#define \textbf{ IS\+\_\+\+UCPD\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == UCPD1)
\item 
\#define \textbf{ IS\+\_\+\+USB\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == USB)
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ IRQn\+\_\+\+Type} \{ \newline
\textbf{ Non\+Maskable\+Int\+\_\+\+IRQn} = -\/14
, \textbf{ Hard\+Fault\+\_\+\+IRQn} = -\/13
, \textbf{ Memory\+Management\+\_\+\+IRQn} = -\/12
, \textbf{ Bus\+Fault\+\_\+\+IRQn} = -\/11
, \newline
\textbf{ Usage\+Fault\+\_\+\+IRQn} = -\/10
, \textbf{ SVCall\+\_\+\+IRQn} = -\/5
, \textbf{ Debug\+Monitor\+\_\+\+IRQn} = -\/4
, \textbf{ Pend\+SV\+\_\+\+IRQn} = -\/2
, \newline
\textbf{ Sys\+Tick\+\_\+\+IRQn} = -\/1
, \textbf{ WWDG\+\_\+\+IRQn} = 0
, \textbf{ PVD\+\_\+\+PVM\+\_\+\+IRQn} = 1
, \textbf{ RTC\+\_\+\+TAMP\+\_\+\+LSECSS\+\_\+\+IRQn} = 2
, \newline
\textbf{ RTC\+\_\+\+WKUP\+\_\+\+IRQn} = 3
, \textbf{ FLASH\+\_\+\+IRQn} = 4
, \textbf{ RCC\+\_\+\+IRQn} = 5
, \textbf{ EXTI0\+\_\+\+IRQn} = 6
, \newline
\textbf{ EXTI1\+\_\+\+IRQn} = 7
, \textbf{ EXTI2\+\_\+\+IRQn} = 8
, \textbf{ EXTI3\+\_\+\+IRQn} = 9
, \textbf{ EXTI4\+\_\+\+IRQn} = 10
, \newline
\textbf{ DMA1\+\_\+\+Channel1\+\_\+\+IRQn} = 11
, \textbf{ DMA1\+\_\+\+Channel2\+\_\+\+IRQn} = 12
, \textbf{ DMA1\+\_\+\+Channel3\+\_\+\+IRQn} = 13
, \textbf{ DMA1\+\_\+\+Channel4\+\_\+\+IRQn} = 14
, \newline
\textbf{ DMA1\+\_\+\+Channel5\+\_\+\+IRQn} = 15
, \textbf{ DMA1\+\_\+\+Channel6\+\_\+\+IRQn} = 16
, \textbf{ DMA1\+\_\+\+Channel7\+\_\+\+IRQn} = 17
, \textbf{ ADC1\+\_\+2\+\_\+\+IRQn} = 18
, \newline
\textbf{ USB\+\_\+\+HP\+\_\+\+IRQn} = 19
, \textbf{ USB\+\_\+\+LP\+\_\+\+IRQn} = 20
, \textbf{ FDCAN1\+\_\+\+IT0\+\_\+\+IRQn} = 21
, \textbf{ FDCAN1\+\_\+\+IT1\+\_\+\+IRQn} = 22
, \newline
\textbf{ EXTI9\+\_\+5\+\_\+\+IRQn} = 23
, \textbf{ TIM1\+\_\+\+BRK\+\_\+\+TIM15\+\_\+\+IRQn} = 24
, \textbf{ TIM1\+\_\+\+UP\+\_\+\+TIM16\+\_\+\+IRQn} = 25
, \textbf{ TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM17\+\_\+\+IRQn} = 26
, \newline
\textbf{ TIM1\+\_\+\+CC\+\_\+\+IRQn} = 27
, \textbf{ TIM2\+\_\+\+IRQn} = 28
, \textbf{ TIM3\+\_\+\+IRQn} = 29
, \textbf{ TIM4\+\_\+\+IRQn} = 30
, \newline
\textbf{ I2\+C1\+\_\+\+EV\+\_\+\+IRQn} = 31
, \textbf{ I2\+C1\+\_\+\+ER\+\_\+\+IRQn} = 32
, \textbf{ I2\+C2\+\_\+\+EV\+\_\+\+IRQn} = 33
, \textbf{ I2\+C2\+\_\+\+ER\+\_\+\+IRQn} = 34
, \newline
\textbf{ SPI1\+\_\+\+IRQn} = 35
, \textbf{ SPI2\+\_\+\+IRQn} = 36
, \textbf{ USART1\+\_\+\+IRQn} = 37
, \textbf{ USART2\+\_\+\+IRQn} = 38
, \newline
\textbf{ USART3\+\_\+\+IRQn} = 39
, \textbf{ EXTI15\+\_\+10\+\_\+\+IRQn} = 40
, \textbf{ RTC\+\_\+\+Alarm\+\_\+\+IRQn} = 41
, \textbf{ USBWake\+Up\+\_\+\+IRQn} = 42
, \newline
\textbf{ TIM8\+\_\+\+BRK\+\_\+\+IRQn} = 43
, \textbf{ TIM8\+\_\+\+UP\+\_\+\+IRQn} = 44
, \textbf{ TIM8\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn} = 45
, \textbf{ TIM8\+\_\+\+CC\+\_\+\+IRQn} = 46
, \newline
\textbf{ ADC3\+\_\+\+IRQn} = 47
, \textbf{ FMC\+\_\+\+IRQn} = 48
, \textbf{ LPTIM1\+\_\+\+IRQn} = 49
, \textbf{ TIM5\+\_\+\+IRQn} = 50
, \newline
\textbf{ SPI3\+\_\+\+IRQn} = 51
, \textbf{ UART4\+\_\+\+IRQn} = 52
, \textbf{ UART5\+\_\+\+IRQn} = 53
, \textbf{ TIM6\+\_\+\+DAC\+\_\+\+IRQn} = 54
, \newline
\textbf{ TIM7\+\_\+\+DAC\+\_\+\+IRQn} = 55
, \textbf{ DMA2\+\_\+\+Channel1\+\_\+\+IRQn} = 56
, \textbf{ DMA2\+\_\+\+Channel2\+\_\+\+IRQn} = 57
, \textbf{ DMA2\+\_\+\+Channel3\+\_\+\+IRQn} = 58
, \newline
\textbf{ DMA2\+\_\+\+Channel4\+\_\+\+IRQn} = 59
, \textbf{ DMA2\+\_\+\+Channel5\+\_\+\+IRQn} = 60
, \textbf{ ADC4\+\_\+\+IRQn} = 61
, \textbf{ ADC5\+\_\+\+IRQn} = 62
, \newline
\textbf{ UCPD1\+\_\+\+IRQn} = 63
, \textbf{ COMP1\+\_\+2\+\_\+3\+\_\+\+IRQn} = 64
, \textbf{ COMP4\+\_\+5\+\_\+6\+\_\+\+IRQn} = 65
, \textbf{ COMP7\+\_\+\+IRQn} = 66
, \newline
\textbf{ HRTIM1\+\_\+\+Master\+\_\+\+IRQn} = 67
, \textbf{ HRTIM1\+\_\+\+TIMA\+\_\+\+IRQn} = 68
, \textbf{ HRTIM1\+\_\+\+TIMB\+\_\+\+IRQn} = 69
, \textbf{ HRTIM1\+\_\+\+TIMC\+\_\+\+IRQn} = 70
, \newline
\textbf{ HRTIM1\+\_\+\+TIMD\+\_\+\+IRQn} = 71
, \textbf{ HRTIM1\+\_\+\+TIME\+\_\+\+IRQn} = 72
, \textbf{ HRTIM1\+\_\+\+FLT\+\_\+\+IRQn} = 73
, \textbf{ HRTIM1\+\_\+\+TIMF\+\_\+\+IRQn} = 74
, \newline
\textbf{ CRS\+\_\+\+IRQn} = 75
, \textbf{ SAI1\+\_\+\+IRQn} = 76
, \textbf{ TIM20\+\_\+\+BRK\+\_\+\+IRQn} = 77
, \textbf{ TIM20\+\_\+\+UP\+\_\+\+IRQn} = 78
, \newline
\textbf{ TIM20\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn} = 79
, \textbf{ TIM20\+\_\+\+CC\+\_\+\+IRQn} = 80
, \textbf{ FPU\+\_\+\+IRQn} = 81
, \textbf{ I2\+C4\+\_\+\+EV\+\_\+\+IRQn} = 82
, \newline
\textbf{ I2\+C4\+\_\+\+ER\+\_\+\+IRQn} = 83
, \textbf{ SPI4\+\_\+\+IRQn} = 84
, \textbf{ FDCAN2\+\_\+\+IT0\+\_\+\+IRQn} = 86
, \textbf{ FDCAN2\+\_\+\+IT1\+\_\+\+IRQn} = 87
, \newline
\textbf{ FDCAN3\+\_\+\+IT0\+\_\+\+IRQn} = 88
, \textbf{ FDCAN3\+\_\+\+IT1\+\_\+\+IRQn} = 89
, \textbf{ RNG\+\_\+\+IRQn} = 90
, \textbf{ LPUART1\+\_\+\+IRQn} = 91
, \newline
\textbf{ I2\+C3\+\_\+\+EV\+\_\+\+IRQn} = 92
, \textbf{ I2\+C3\+\_\+\+ER\+\_\+\+IRQn} = 93
, \textbf{ DMAMUX\+\_\+\+OVR\+\_\+\+IRQn} = 94
, \textbf{ QUADSPI\+\_\+\+IRQn} = 95
, \newline
\textbf{ DMA1\+\_\+\+Channel8\+\_\+\+IRQn} = 96
, \textbf{ DMA2\+\_\+\+Channel6\+\_\+\+IRQn} = 97
, \textbf{ DMA2\+\_\+\+Channel7\+\_\+\+IRQn} = 98
, \textbf{ DMA2\+\_\+\+Channel8\+\_\+\+IRQn} = 99
, \newline
\textbf{ CORDIC\+\_\+\+IRQn} = 100
, \textbf{ FMAC\+\_\+\+IRQn} = 101
 \}
\begin{DoxyCompactList}\small\item\em STM32\+G4\+XX Interrupt Number Definition, according to the selected device in \doxyref{Library\+\_\+configuration\+\_\+section}{p.}{group___library__configuration__section}. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS STM32\+G474xx Device Peripheral Access Layer Header File. 

\begin{DoxyAuthor}{Author}
MCD Application Team \begin{DoxyVerb}     This file contains:
      - Data structures and the address mapping for all peripherals
      - Peripheral's registers declarations and bits definition
      - Macros to access peripheral's registers hardware
\end{DoxyVerb}

\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2019 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 

Definition in file \textbf{ stm32g474xx.\+h}.

