Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jul 29 15:54:02 2022
| Host         : DESKTOP-LMP7SPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Servo_2_timing_summary_routed.rpt -pb Servo_2_timing_summary_routed.pb -rpx Servo_2_timing_summary_routed.rpx -warn_on_violation
| Design       : Servo_2
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: u0/clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 44 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.001     -226.855                     64                   64        0.183        0.000                      0                   64        2.000        0.000                       0                    50  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_120                 {0.000 4.167}        8.333           120.005         
  clk_out1_clk_wiz_0    {0.000 10.000}       19.999          50.002          
  clkfbout_clk_wiz_0    {0.000 8.333}        16.666          60.002          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 9.600}        19.200          52.083          
  clkfbout_clk_wiz_0_1  {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_120                                                                                                                                                                   2.167        0.000                       0                     1  
  clk_out1_clk_wiz_0         14.979        0.000                      0                   64        0.276        0.000                      0                   64        9.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                     14.511        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       14.182        0.000                      0                   64        0.276        0.000                      0                   64        9.100        0.000                       0                    46  
  clkfbout_clk_wiz_0_1                                                                                                                                                   13.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -4.970     -224.822                     64                   64        0.183        0.000                      0                   64  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -5.001     -226.855                     64                   64        0.183        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_120
  To Clock:  clk_120

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_120
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { clk_120 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.333       7.084      PLLE2_ADV_X0Y1  clk_1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.333       44.300     PLLE2_ADV_X0Y1  clk_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.167       2.167      PLLE2_ADV_X0Y1  clk_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.167       2.167      PLLE2_ADV_X0Y1  clk_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.167       2.167      PLLE2_ADV_X0Y1  clk_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.167       2.167      PLLE2_ADV_X0Y1  clk_1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.979ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_clk_wiz_0 rise@19.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 1.969ns (43.963%)  route 2.510ns (56.037%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.785ns = ( 18.214 - 19.999 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737    -2.130    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.674 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479    -1.195    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.539 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.539    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.425 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.425    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.112 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937     0.825    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306     1.131 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407     1.538    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124     1.662 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.687     2.349    ctr_q[0]_i_1_n_0
    SLICE_X41Y27         FDRE                                         r  ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    L16                                               0.000    19.999 r  clk_120 (IN)
                         net (fo=0)                   0.000    19.999    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.420 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.964 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.558    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.649 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.565    18.214    clk
    SLICE_X41Y27         FDRE                                         r  ctr_q_reg[0]/C
                         clock pessimism             -0.364    17.851    
                         clock uncertainty           -0.094    17.757    
    SLICE_X41Y27         FDRE (Setup_fdre_C_R)       -0.429    17.328    ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         17.328    
                         arrival time                          -2.349    
  -------------------------------------------------------------------
                         slack                                 14.979    

Slack (MET) :             14.999ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_clk_wiz_0 rise@19.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.969ns (44.144%)  route 2.491ns (55.856%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 18.216 - 19.999 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737    -2.130    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.674 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479    -1.195    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.539 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.539    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.425 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.425    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.112 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937     0.825    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306     1.131 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407     1.538    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124     1.662 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.668     2.331    ctr_q[0]_i_1_n_0
    SLICE_X43Y28         FDRE                                         r  ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    L16                                               0.000    19.999 r  clk_120 (IN)
                         net (fo=0)                   0.000    19.999    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.420 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.964 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.558    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.649 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.567    18.216    clk
    SLICE_X43Y28         FDRE                                         r  ctr_q_reg[4]/C
                         clock pessimism             -0.364    17.853    
                         clock uncertainty           -0.094    17.759    
    SLICE_X43Y28         FDRE (Setup_fdre_C_R)       -0.429    17.330    ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         17.330    
                         arrival time                          -2.331    
  -------------------------------------------------------------------
                         slack                                 14.999    

Slack (MET) :             15.156ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_clk_wiz_0 rise@19.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 1.969ns (45.573%)  route 2.352ns (54.427%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 18.211 - 19.999 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737    -2.130    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.674 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479    -1.195    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.539 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.539    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.425 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.425    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.112 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937     0.825    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306     1.131 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407     1.538    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124     1.662 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.528     2.191    ctr_q[0]_i_1_n_0
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    L16                                               0.000    19.999 r  clk_120 (IN)
                         net (fo=0)                   0.000    19.999    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.420 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.964 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.558    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.649 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.562    18.211    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
                         clock pessimism             -0.342    17.870    
                         clock uncertainty           -0.094    17.776    
    SLICE_X43Y25         FDRE (Setup_fdre_C_R)       -0.429    17.347    ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         17.347    
                         arrival time                          -2.191    
  -------------------------------------------------------------------
                         slack                                 15.156    

Slack (MET) :             15.156ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_clk_wiz_0 rise@19.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 1.969ns (45.573%)  route 2.352ns (54.427%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 18.211 - 19.999 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737    -2.130    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.674 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479    -1.195    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.539 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.539    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.425 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.425    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.112 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937     0.825    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306     1.131 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407     1.538    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124     1.662 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.528     2.191    ctr_q[0]_i_1_n_0
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    L16                                               0.000    19.999 r  clk_120 (IN)
                         net (fo=0)                   0.000    19.999    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.420 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.964 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.558    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.649 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.562    18.211    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[2]/C
                         clock pessimism             -0.342    17.870    
                         clock uncertainty           -0.094    17.776    
    SLICE_X43Y25         FDRE (Setup_fdre_C_R)       -0.429    17.347    ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         17.347    
                         arrival time                          -2.191    
  -------------------------------------------------------------------
                         slack                                 15.156    

Slack (MET) :             15.278ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_clk_wiz_0 rise@19.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 1.969ns (47.092%)  route 2.212ns (52.908%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 18.216 - 19.999 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737    -2.130    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.674 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479    -1.195    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.539 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.539    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.425 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.425    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.112 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937     0.825    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306     1.131 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407     1.538    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124     1.662 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.389     2.051    ctr_q[0]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    L16                                               0.000    19.999 r  clk_120 (IN)
                         net (fo=0)                   0.000    19.999    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.420 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.964 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.558    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.649 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.567    18.216    clk
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[17]/C
                         clock pessimism             -0.364    17.853    
                         clock uncertainty           -0.094    17.759    
    SLICE_X40Y28         FDRE (Setup_fdre_C_R)       -0.429    17.330    ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         17.330    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                 15.278    

Slack (MET) :             15.278ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_clk_wiz_0 rise@19.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 1.969ns (47.092%)  route 2.212ns (52.908%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 18.216 - 19.999 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737    -2.130    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.674 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479    -1.195    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.539 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.539    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.425 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.425    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.112 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937     0.825    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306     1.131 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407     1.538    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124     1.662 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.389     2.051    ctr_q[0]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    L16                                               0.000    19.999 r  clk_120 (IN)
                         net (fo=0)                   0.000    19.999    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.420 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.964 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.558    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.649 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.567    18.216    clk
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[18]/C
                         clock pessimism             -0.364    17.853    
                         clock uncertainty           -0.094    17.759    
    SLICE_X40Y28         FDRE (Setup_fdre_C_R)       -0.429    17.330    ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         17.330    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                 15.278    

Slack (MET) :             15.278ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_clk_wiz_0 rise@19.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 1.969ns (47.092%)  route 2.212ns (52.908%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 18.216 - 19.999 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737    -2.130    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.674 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479    -1.195    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.539 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.539    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.425 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.425    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.112 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937     0.825    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306     1.131 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407     1.538    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124     1.662 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.389     2.051    ctr_q[0]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    L16                                               0.000    19.999 r  clk_120 (IN)
                         net (fo=0)                   0.000    19.999    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.420 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.964 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.558    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.649 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.567    18.216    clk
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[3]/C
                         clock pessimism             -0.364    17.853    
                         clock uncertainty           -0.094    17.759    
    SLICE_X40Y28         FDRE (Setup_fdre_C_R)       -0.429    17.330    ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         17.330    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                 15.278    

Slack (MET) :             15.278ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_clk_wiz_0 rise@19.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 1.969ns (47.092%)  route 2.212ns (52.908%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 18.216 - 19.999 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737    -2.130    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.674 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479    -1.195    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.539 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.539    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.425 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.425    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.112 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937     0.825    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306     1.131 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407     1.538    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124     1.662 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.389     2.051    ctr_q[0]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    L16                                               0.000    19.999 r  clk_120 (IN)
                         net (fo=0)                   0.000    19.999    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.420 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.964 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.558    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.649 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.567    18.216    clk
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[5]/C
                         clock pessimism             -0.364    17.853    
                         clock uncertainty           -0.094    17.759    
    SLICE_X40Y28         FDRE (Setup_fdre_C_R)       -0.429    17.330    ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         17.330    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                 15.278    

Slack (MET) :             15.281ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_clk_wiz_0 rise@19.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 1.969ns (47.145%)  route 2.207ns (52.855%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.785ns = ( 18.214 - 19.999 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737    -2.130    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.674 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479    -1.195    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.539 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.539    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.425 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.425    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.112 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937     0.825    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306     1.131 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407     1.538    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124     1.662 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.384     2.047    ctr_q[0]_i_1_n_0
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    L16                                               0.000    19.999 r  clk_120 (IN)
                         net (fo=0)                   0.000    19.999    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.420 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.964 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.558    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.649 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.565    18.214    clk
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[12]/C
                         clock pessimism             -0.364    17.851    
                         clock uncertainty           -0.094    17.757    
    SLICE_X43Y27         FDRE (Setup_fdre_C_R)       -0.429    17.328    ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         17.328    
                         arrival time                          -2.047    
  -------------------------------------------------------------------
                         slack                                 15.281    

Slack (MET) :             15.281ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_clk_wiz_0 rise@19.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 1.969ns (47.145%)  route 2.207ns (52.855%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.785ns = ( 18.214 - 19.999 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737    -2.130    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.674 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479    -1.195    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.539 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.539    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.425 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.425    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.112 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937     0.825    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306     1.131 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407     1.538    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124     1.662 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.384     2.047    ctr_q[0]_i_1_n_0
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    L16                                               0.000    19.999 r  clk_120 (IN)
                         net (fo=0)                   0.000    19.999    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.420 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.964 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.558    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.649 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.565    18.214    clk
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[19]/C
                         clock pessimism             -0.364    17.851    
                         clock uncertainty           -0.094    17.757    
    SLICE_X43Y27         FDRE (Setup_fdre_C_R)       -0.429    17.328    ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         17.328    
                         arrival time                          -2.047    
  -------------------------------------------------------------------
                         slack                                 15.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u0/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            u0/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.425    u0/clk_out1
    SLICE_X39Y30         FDCE                                         r  u0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.284 f  u0/count_reg[0]/Q
                         net (fo=3, routed)           0.182    -0.101    u0/count[0]
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.045    -0.056 r  u0/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.056    u0/count_0[0]
    SLICE_X39Y30         FDCE                                         r  u0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.191    u0/clk_out1
    SLICE_X39Y30         FDCE                                         r  u0/count_reg[0]/C
                         clock pessimism             -0.234    -0.425    
    SLICE_X39Y30         FDCE (Hold_fdce_C_D)         0.092    -0.333    u0/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.861%)  route 0.181ns (42.139%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.425    clk
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  ctr_q_reg[15]/Q
                         net (fo=4, routed)           0.181    -0.103    p_0_in1_in[7]
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.005 r  ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.005    ctr_q_reg[12]_i_1_n_4
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.191    clk
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[15]/C
                         clock pessimism             -0.234    -0.425    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.105    -0.320    ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 u0/clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            u0/clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.212%)  route 0.244ns (56.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.583    -0.426    u0/clk_out1
    SLICE_X37Y29         FDCE                                         r  u0/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.285 r  u0/clk_reg/Q
                         net (fo=10, routed)          0.244    -0.040    u0/CLK
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.005 r  u0/clk_i_1/O
                         net (fo=1, routed)           0.000     0.005    u0/clk_i_1_n_0
    SLICE_X37Y29         FDCE                                         r  u0/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.192    u0/clk_out1
    SLICE_X37Y29         FDCE                                         r  u0/clk_reg/C
                         clock pessimism             -0.234    -0.426    
    SLICE_X37Y29         FDCE (Hold_fdce_C_D)         0.092    -0.334    u0/clk_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.251ns (50.871%)  route 0.242ns (49.129%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.425    clk
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  ctr_q_reg[13]/Q
                         net (fo=4, routed)           0.242    -0.041    p_0_in1_in[5]
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.069 r  ctr_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.069    ctr_q_reg[12]_i_1_n_6
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.191    clk
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[13]/C
                         clock pessimism             -0.234    -0.425    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.105    -0.320    ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.252ns (50.889%)  route 0.243ns (49.111%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.425    clk
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  ctr_q_reg[14]/Q
                         net (fo=6, routed)           0.243    -0.041    p_0_in1_in[6]
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.070 r  ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.070    ctr_q_reg[12]_i_1_n_5
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.191    clk
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[14]/C
                         clock pessimism             -0.234    -0.425    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.105    -0.320    ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pwm_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.424ns (76.372%)  route 0.131ns (23.628%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.425    clk
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  ctr_q_reg[9]/Q
                         net (fo=4, routed)           0.131    -0.153    u1/out[1]
    SLICE_X42Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150    -0.003 r  u1/pwm_q_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.003    u1/pwm_q_reg_i_8_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.037 r  u1/pwm_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.037    u1/pwm_q_reg_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.077 r  u1/pwm_q_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.077    u1/pwm_q_reg_i_2_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.130 r  u1/pwm_q_reg_i_1/O[0]
                         net (fo=2, routed)           0.000     0.130    pwm_q0
    SLICE_X42Y29         FDRE                                         r  pwm_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.852    -0.190    clk
    SLICE_X42Y29         FDRE                                         r  pwm_q_reg/C
                         clock pessimism             -0.220    -0.410    
    SLICE_X42Y29         FDRE (Hold_fdre_C_D)         0.130    -0.280    pwm_q_reg
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.251ns (53.167%)  route 0.221ns (46.833%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.425    clk
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  ctr_q_reg[9]/Q
                         net (fo=4, routed)           0.116    -0.168    p_0_in1_in[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.058 r  ctr_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.105     0.047    ctr_q_reg[8]_i_1_n_6
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.192    clk
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[9]/C
                         clock pessimism             -0.233    -0.425    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.004    -0.421    ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.252ns (48.376%)  route 0.269ns (51.624%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.581    -0.428    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.287 r  ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.164    -0.123    ctr_q_reg_n_0_[2]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.012 r  ctr_q_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.105     0.093    ctr_q_reg[0]_i_2_n_5
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.847    -0.195    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[2]/C
                         clock pessimism             -0.233    -0.428    
    SLICE_X43Y25         FDRE (Hold_fdre_C_D)         0.003    -0.425    ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 u0/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            u0/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.361ns (55.730%)  route 0.287ns (44.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.424    u0/clk_out1
    SLICE_X39Y31         FDCE                                         r  u0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.283 r  u0/count_reg[12]/Q
                         net (fo=2, routed)           0.064    -0.219    u0/count[12]
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.110 r  u0/count0_carry__1/O[3]
                         net (fo=1, routed)           0.222     0.113    u0/data0[12]
    SLICE_X39Y31         LUT2 (Prop_lut2_I0_O)        0.111     0.224 r  u0/count[12]_i_1/O
                         net (fo=1, routed)           0.000     0.224    u0/count_0[12]
    SLICE_X39Y31         FDCE                                         r  u0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.852    -0.190    u0/clk_out1
    SLICE_X39Y31         FDCE                                         r  u0/count_reg[12]/C
                         clock pessimism             -0.234    -0.424    
    SLICE_X39Y31         FDCE (Hold_fdce_C_D)         0.092    -0.332    u0/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 u0/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            u0/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.235ns (34.693%)  route 0.442ns (65.307%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.587    -0.422    u0/clk_out1
    SLICE_X39Y33         FDCE                                         r  u0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.281 f  u0/count_reg[16]/Q
                         net (fo=2, routed)           0.221    -0.060    u0/count[16]
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.015 f  u0/count[20]_i_2/O
                         net (fo=22, routed)          0.221     0.207    u0/clk
    SLICE_X39Y30         LUT2 (Prop_lut2_I1_O)        0.049     0.256 r  u0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.256    u0/count_0[1]
    SLICE_X39Y30         FDCE                                         r  u0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.191    u0/clk_out1
    SLICE_X39Y30         FDCE                                         r  u0/count_reg[1]/C
                         clock pessimism             -0.220    -0.411    
    SLICE_X39Y30         FDCE (Hold_fdce_C_D)         0.107    -0.304    u0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.559    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         19.999
Sources:            { clk_1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         19.999      17.844     BUFGCTRL_X0Y16  clk_1/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         19.999      18.750     PLLE2_ADV_X0Y1  clk_1/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         19.999      18.999     SLICE_X41Y27    ctr_q_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         19.999      18.999     SLICE_X41Y28    ctr_q_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         19.999      18.999     SLICE_X41Y28    ctr_q_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         19.999      18.999     SLICE_X43Y27    ctr_q_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         19.999      18.999     SLICE_X41Y28    ctr_q_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         19.999      18.999     SLICE_X41Y28    ctr_q_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         19.999      18.999     SLICE_X41Y28    ctr_q_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         19.999      18.999     SLICE_X41Y28    ctr_q_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       19.999      140.001    PLLE2_ADV_X0Y1  clk_1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y27    ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y28    ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y28    ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y27    ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y28    ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y28    ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y28    ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y28    ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y28    ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y28    ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y27    ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y27    ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y28    ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y28    ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y27    ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y27    ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y28    ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y28    ctr_q_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y28    ctr_q_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y28    ctr_q_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.666
Sources:            { clk_1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         16.666      14.511     BUFGCTRL_X0Y17  clk_1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         16.666      15.417     PLLE2_ADV_X0Y1  clk_1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         16.666      15.417     PLLE2_ADV_X0Y1  clk_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        16.666      35.967     PLLE2_ADV_X0Y1  clk_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       16.666      143.334    PLLE2_ADV_X0Y1  clk_1/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_120 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  clk_1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  clk_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.182ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.200ns  (clk_out1_clk_wiz_0_1 rise@19.200ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 1.969ns (43.963%)  route 2.510ns (56.037%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.785ns = ( 17.415 - 19.200 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737    -2.130    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.674 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479    -1.195    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.539 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.539    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.425 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.425    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.112 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937     0.825    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306     1.131 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407     1.538    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124     1.662 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.687     2.349    ctr_q[0]_i_1_n_0
    SLICE_X41Y27         FDRE                                         r  ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.200    19.200 r  
    L16                                               0.000    19.200 r  clk_120 (IN)
                         net (fo=0)                   0.000    19.200    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    20.621 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.802    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.165 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    15.759    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.850 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.565    17.415    clk
    SLICE_X41Y27         FDRE                                         r  ctr_q_reg[0]/C
                         clock pessimism             -0.364    17.051    
                         clock uncertainty           -0.091    16.960    
    SLICE_X41Y27         FDRE (Setup_fdre_C_R)       -0.429    16.531    ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         16.531    
                         arrival time                          -2.349    
  -------------------------------------------------------------------
                         slack                                 14.182    

Slack (MET) :             14.203ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.200ns  (clk_out1_clk_wiz_0_1 rise@19.200ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.969ns (44.144%)  route 2.491ns (55.856%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 17.417 - 19.200 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737    -2.130    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.674 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479    -1.195    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.539 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.539    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.425 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.425    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.112 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937     0.825    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306     1.131 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407     1.538    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124     1.662 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.668     2.331    ctr_q[0]_i_1_n_0
    SLICE_X43Y28         FDRE                                         r  ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.200    19.200 r  
    L16                                               0.000    19.200 r  clk_120 (IN)
                         net (fo=0)                   0.000    19.200    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    20.621 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.802    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.165 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    15.759    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.850 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.567    17.417    clk
    SLICE_X43Y28         FDRE                                         r  ctr_q_reg[4]/C
                         clock pessimism             -0.364    17.053    
                         clock uncertainty           -0.091    16.962    
    SLICE_X43Y28         FDRE (Setup_fdre_C_R)       -0.429    16.533    ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         16.533    
                         arrival time                          -2.331    
  -------------------------------------------------------------------
                         slack                                 14.203    

Slack (MET) :             14.360ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.200ns  (clk_out1_clk_wiz_0_1 rise@19.200ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 1.969ns (45.573%)  route 2.352ns (54.427%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 17.412 - 19.200 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737    -2.130    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.674 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479    -1.195    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.539 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.539    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.425 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.425    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.112 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937     0.825    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306     1.131 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407     1.538    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124     1.662 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.528     2.191    ctr_q[0]_i_1_n_0
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.200    19.200 r  
    L16                                               0.000    19.200 r  clk_120 (IN)
                         net (fo=0)                   0.000    19.200    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    20.621 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.802    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.165 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    15.759    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.850 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.562    17.412    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
                         clock pessimism             -0.342    17.070    
                         clock uncertainty           -0.091    16.979    
    SLICE_X43Y25         FDRE (Setup_fdre_C_R)       -0.429    16.550    ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         16.550    
                         arrival time                          -2.191    
  -------------------------------------------------------------------
                         slack                                 14.360    

Slack (MET) :             14.360ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.200ns  (clk_out1_clk_wiz_0_1 rise@19.200ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 1.969ns (45.573%)  route 2.352ns (54.427%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 17.412 - 19.200 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737    -2.130    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.674 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479    -1.195    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.539 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.539    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.425 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.425    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.112 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937     0.825    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306     1.131 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407     1.538    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124     1.662 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.528     2.191    ctr_q[0]_i_1_n_0
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.200    19.200 r  
    L16                                               0.000    19.200 r  clk_120 (IN)
                         net (fo=0)                   0.000    19.200    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    20.621 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.802    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.165 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    15.759    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.850 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.562    17.412    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[2]/C
                         clock pessimism             -0.342    17.070    
                         clock uncertainty           -0.091    16.979    
    SLICE_X43Y25         FDRE (Setup_fdre_C_R)       -0.429    16.550    ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         16.550    
                         arrival time                          -2.191    
  -------------------------------------------------------------------
                         slack                                 14.360    

Slack (MET) :             14.482ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.200ns  (clk_out1_clk_wiz_0_1 rise@19.200ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 1.969ns (47.092%)  route 2.212ns (52.908%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 17.417 - 19.200 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737    -2.130    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.674 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479    -1.195    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.539 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.539    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.425 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.425    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.112 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937     0.825    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306     1.131 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407     1.538    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124     1.662 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.389     2.051    ctr_q[0]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.200    19.200 r  
    L16                                               0.000    19.200 r  clk_120 (IN)
                         net (fo=0)                   0.000    19.200    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    20.621 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.802    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.165 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    15.759    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.850 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.567    17.417    clk
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[17]/C
                         clock pessimism             -0.364    17.053    
                         clock uncertainty           -0.091    16.962    
    SLICE_X40Y28         FDRE (Setup_fdre_C_R)       -0.429    16.533    ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         16.533    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                 14.482    

Slack (MET) :             14.482ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.200ns  (clk_out1_clk_wiz_0_1 rise@19.200ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 1.969ns (47.092%)  route 2.212ns (52.908%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 17.417 - 19.200 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737    -2.130    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.674 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479    -1.195    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.539 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.539    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.425 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.425    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.112 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937     0.825    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306     1.131 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407     1.538    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124     1.662 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.389     2.051    ctr_q[0]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.200    19.200 r  
    L16                                               0.000    19.200 r  clk_120 (IN)
                         net (fo=0)                   0.000    19.200    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    20.621 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.802    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.165 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    15.759    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.850 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.567    17.417    clk
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[18]/C
                         clock pessimism             -0.364    17.053    
                         clock uncertainty           -0.091    16.962    
    SLICE_X40Y28         FDRE (Setup_fdre_C_R)       -0.429    16.533    ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         16.533    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                 14.482    

Slack (MET) :             14.482ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.200ns  (clk_out1_clk_wiz_0_1 rise@19.200ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 1.969ns (47.092%)  route 2.212ns (52.908%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 17.417 - 19.200 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737    -2.130    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.674 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479    -1.195    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.539 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.539    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.425 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.425    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.112 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937     0.825    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306     1.131 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407     1.538    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124     1.662 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.389     2.051    ctr_q[0]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.200    19.200 r  
    L16                                               0.000    19.200 r  clk_120 (IN)
                         net (fo=0)                   0.000    19.200    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    20.621 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.802    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.165 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    15.759    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.850 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.567    17.417    clk
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[3]/C
                         clock pessimism             -0.364    17.053    
                         clock uncertainty           -0.091    16.962    
    SLICE_X40Y28         FDRE (Setup_fdre_C_R)       -0.429    16.533    ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         16.533    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                 14.482    

Slack (MET) :             14.482ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.200ns  (clk_out1_clk_wiz_0_1 rise@19.200ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 1.969ns (47.092%)  route 2.212ns (52.908%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 17.417 - 19.200 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737    -2.130    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.674 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479    -1.195    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.539 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.539    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.425 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.425    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.112 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937     0.825    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306     1.131 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407     1.538    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124     1.662 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.389     2.051    ctr_q[0]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.200    19.200 r  
    L16                                               0.000    19.200 r  clk_120 (IN)
                         net (fo=0)                   0.000    19.200    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    20.621 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.802    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.165 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    15.759    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.850 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.567    17.417    clk
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[5]/C
                         clock pessimism             -0.364    17.053    
                         clock uncertainty           -0.091    16.962    
    SLICE_X40Y28         FDRE (Setup_fdre_C_R)       -0.429    16.533    ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         16.533    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                 14.482    

Slack (MET) :             14.485ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.200ns  (clk_out1_clk_wiz_0_1 rise@19.200ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 1.969ns (47.145%)  route 2.207ns (52.855%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.785ns = ( 17.415 - 19.200 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737    -2.130    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.674 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479    -1.195    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.539 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.539    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.425 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.425    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.112 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937     0.825    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306     1.131 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407     1.538    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124     1.662 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.384     2.047    ctr_q[0]_i_1_n_0
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.200    19.200 r  
    L16                                               0.000    19.200 r  clk_120 (IN)
                         net (fo=0)                   0.000    19.200    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    20.621 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.802    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.165 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    15.759    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.850 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.565    17.415    clk
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[12]/C
                         clock pessimism             -0.364    17.051    
                         clock uncertainty           -0.091    16.960    
    SLICE_X43Y27         FDRE (Setup_fdre_C_R)       -0.429    16.531    ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         16.531    
                         arrival time                          -2.047    
  -------------------------------------------------------------------
                         slack                                 14.485    

Slack (MET) :             14.485ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.200ns  (clk_out1_clk_wiz_0_1 rise@19.200ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 1.969ns (47.145%)  route 2.207ns (52.855%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.785ns = ( 17.415 - 19.200 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737    -2.130    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.674 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479    -1.195    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.539 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.539    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.425 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.425    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.112 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937     0.825    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306     1.131 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407     1.538    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124     1.662 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.384     2.047    ctr_q[0]_i_1_n_0
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.200    19.200 r  
    L16                                               0.000    19.200 r  clk_120 (IN)
                         net (fo=0)                   0.000    19.200    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    20.621 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.802    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.165 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    15.759    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.850 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.565    17.415    clk
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[19]/C
                         clock pessimism             -0.364    17.051    
                         clock uncertainty           -0.091    16.960    
    SLICE_X43Y27         FDRE (Setup_fdre_C_R)       -0.429    16.531    ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         16.531    
                         arrival time                          -2.047    
  -------------------------------------------------------------------
                         slack                                 14.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u0/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            u0/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.425    u0/clk_out1
    SLICE_X39Y30         FDCE                                         r  u0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.284 f  u0/count_reg[0]/Q
                         net (fo=3, routed)           0.182    -0.101    u0/count[0]
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.045    -0.056 r  u0/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.056    u0/count_0[0]
    SLICE_X39Y30         FDCE                                         r  u0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.191    u0/clk_out1
    SLICE_X39Y30         FDCE                                         r  u0/count_reg[0]/C
                         clock pessimism             -0.234    -0.425    
    SLICE_X39Y30         FDCE (Hold_fdce_C_D)         0.092    -0.333    u0/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.861%)  route 0.181ns (42.139%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.425    clk
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  ctr_q_reg[15]/Q
                         net (fo=4, routed)           0.181    -0.103    p_0_in1_in[7]
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.005 r  ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.005    ctr_q_reg[12]_i_1_n_4
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.191    clk
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[15]/C
                         clock pessimism             -0.234    -0.425    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.105    -0.320    ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 u0/clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            u0/clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.212%)  route 0.244ns (56.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.583    -0.426    u0/clk_out1
    SLICE_X37Y29         FDCE                                         r  u0/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.285 r  u0/clk_reg/Q
                         net (fo=10, routed)          0.244    -0.040    u0/CLK
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.005 r  u0/clk_i_1/O
                         net (fo=1, routed)           0.000     0.005    u0/clk_i_1_n_0
    SLICE_X37Y29         FDCE                                         r  u0/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.192    u0/clk_out1
    SLICE_X37Y29         FDCE                                         r  u0/clk_reg/C
                         clock pessimism             -0.234    -0.426    
    SLICE_X37Y29         FDCE (Hold_fdce_C_D)         0.092    -0.334    u0/clk_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.251ns (50.871%)  route 0.242ns (49.129%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.425    clk
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  ctr_q_reg[13]/Q
                         net (fo=4, routed)           0.242    -0.041    p_0_in1_in[5]
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.069 r  ctr_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.069    ctr_q_reg[12]_i_1_n_6
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.191    clk
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[13]/C
                         clock pessimism             -0.234    -0.425    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.105    -0.320    ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.252ns (50.889%)  route 0.243ns (49.111%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.425    clk
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  ctr_q_reg[14]/Q
                         net (fo=6, routed)           0.243    -0.041    p_0_in1_in[6]
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.070 r  ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.070    ctr_q_reg[12]_i_1_n_5
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.191    clk
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[14]/C
                         clock pessimism             -0.234    -0.425    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.105    -0.320    ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            pwm_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.424ns (76.372%)  route 0.131ns (23.628%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.425    clk
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  ctr_q_reg[9]/Q
                         net (fo=4, routed)           0.131    -0.153    u1/out[1]
    SLICE_X42Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150    -0.003 r  u1/pwm_q_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.003    u1/pwm_q_reg_i_8_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.037 r  u1/pwm_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.037    u1/pwm_q_reg_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.077 r  u1/pwm_q_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.077    u1/pwm_q_reg_i_2_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.130 r  u1/pwm_q_reg_i_1/O[0]
                         net (fo=2, routed)           0.000     0.130    pwm_q0
    SLICE_X42Y29         FDRE                                         r  pwm_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.852    -0.190    clk
    SLICE_X42Y29         FDRE                                         r  pwm_q_reg/C
                         clock pessimism             -0.220    -0.410    
    SLICE_X42Y29         FDRE (Hold_fdre_C_D)         0.130    -0.280    pwm_q_reg
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.251ns (53.167%)  route 0.221ns (46.833%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.425    clk
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  ctr_q_reg[9]/Q
                         net (fo=4, routed)           0.116    -0.168    p_0_in1_in[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.058 r  ctr_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.105     0.047    ctr_q_reg[8]_i_1_n_6
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.192    clk
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[9]/C
                         clock pessimism             -0.233    -0.425    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.004    -0.421    ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.252ns (48.376%)  route 0.269ns (51.624%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.581    -0.428    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.287 r  ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.164    -0.123    ctr_q_reg_n_0_[2]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.012 r  ctr_q_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.105     0.093    ctr_q_reg[0]_i_2_n_5
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.847    -0.195    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[2]/C
                         clock pessimism             -0.233    -0.428    
    SLICE_X43Y25         FDRE (Hold_fdre_C_D)         0.003    -0.425    ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 u0/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            u0/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.361ns (55.730%)  route 0.287ns (44.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.424    u0/clk_out1
    SLICE_X39Y31         FDCE                                         r  u0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.283 r  u0/count_reg[12]/Q
                         net (fo=2, routed)           0.064    -0.219    u0/count[12]
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.110 r  u0/count0_carry__1/O[3]
                         net (fo=1, routed)           0.222     0.113    u0/data0[12]
    SLICE_X39Y31         LUT2 (Prop_lut2_I0_O)        0.111     0.224 r  u0/count[12]_i_1/O
                         net (fo=1, routed)           0.000     0.224    u0/count_0[12]
    SLICE_X39Y31         FDCE                                         r  u0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.852    -0.190    u0/clk_out1
    SLICE_X39Y31         FDCE                                         r  u0/count_reg[12]/C
                         clock pessimism             -0.234    -0.424    
    SLICE_X39Y31         FDCE (Hold_fdce_C_D)         0.092    -0.332    u0/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 u0/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            u0/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.235ns (34.693%)  route 0.442ns (65.307%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.587    -0.422    u0/clk_out1
    SLICE_X39Y33         FDCE                                         r  u0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.281 f  u0/count_reg[16]/Q
                         net (fo=2, routed)           0.221    -0.060    u0/count[16]
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.015 f  u0/count[20]_i_2/O
                         net (fo=22, routed)          0.221     0.207    u0/clk
    SLICE_X39Y30         LUT2 (Prop_lut2_I1_O)        0.049     0.256 r  u0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.256    u0/count_0[1]
    SLICE_X39Y30         FDCE                                         r  u0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.191    u0/clk_out1
    SLICE_X39Y30         FDCE                                         r  u0/count_reg[1]/C
                         clock pessimism             -0.220    -0.411    
    SLICE_X39Y30         FDCE (Hold_fdce_C_D)         0.107    -0.304    u0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.559    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 9.600 }
Period(ns):         19.200
Sources:            { clk_1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         19.200      17.045     BUFGCTRL_X0Y16  clk_1/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         19.200      17.951     PLLE2_ADV_X0Y1  clk_1/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         19.200      18.200     SLICE_X41Y27    ctr_q_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         19.200      18.200     SLICE_X41Y28    ctr_q_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         19.200      18.200     SLICE_X41Y28    ctr_q_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         19.200      18.200     SLICE_X43Y27    ctr_q_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         19.200      18.200     SLICE_X41Y28    ctr_q_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         19.200      18.200     SLICE_X41Y28    ctr_q_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         19.200      18.200     SLICE_X41Y28    ctr_q_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         19.200      18.200     SLICE_X41Y28    ctr_q_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       19.200      140.800    PLLE2_ADV_X0Y1  clk_1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         9.600       9.100      SLICE_X41Y27    ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         9.600       9.100      SLICE_X41Y28    ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         9.600       9.100      SLICE_X41Y28    ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         9.600       9.100      SLICE_X43Y27    ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         9.600       9.100      SLICE_X41Y28    ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         9.600       9.100      SLICE_X41Y28    ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         9.600       9.100      SLICE_X41Y28    ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         9.600       9.100      SLICE_X41Y28    ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         9.600       9.100      SLICE_X40Y28    ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         9.600       9.100      SLICE_X40Y28    ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         9.600       9.100      SLICE_X41Y27    ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         9.600       9.100      SLICE_X41Y27    ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         9.600       9.100      SLICE_X41Y28    ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         9.600       9.100      SLICE_X41Y28    ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         9.600       9.100      SLICE_X43Y27    ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         9.600       9.100      SLICE_X43Y27    ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         9.600       9.100      SLICE_X41Y28    ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         9.600       9.100      SLICE_X41Y28    ctr_q_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         9.600       9.100      SLICE_X41Y28    ctr_q_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         9.600       9.100      SLICE_X41Y28    ctr_q_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { clk_1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y17  clk_1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y1  clk_1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y1  clk_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        16.000      36.633     PLLE2_ADV_X0Y1  clk_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       16.000      144.000    PLLE2_ADV_X0Y1  clk_1/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           64  Failing Endpoints,  Worst Slack       -4.970ns,  Total Violation     -224.822ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.970ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_out1_clk_wiz_0 rise@18739.250ns - clk_out1_clk_wiz_0_1 rise@18739.199ns)
  Data Path Delay:        4.479ns  (logic 1.969ns (43.963%)  route 2.510ns (56.037%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.785ns = ( 18737.465 - 18739.250 ) 
    Source Clock Delay      (SCD):    -2.130ns = ( 18737.070 - 18739.199 ) 
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  18739.199 18739.199 r  
    L16                                               0.000 18739.199 r  clk_120 (IN)
                         net (fo=0)                   0.000 18739.199    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491 18740.691 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306 18741.998    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519 18733.479 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754 18735.232    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 18735.334 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737 18737.070    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456 18737.525 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479 18738.004    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656 18738.660 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000 18738.660    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 18738.773 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000 18738.773    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313 18739.086 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937 18740.023    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306 18740.330 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407 18740.736    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124 18740.859 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.687 18741.547    ctr_q[0]_i_1_n_0
    SLICE_X41Y27         FDRE                                         r  ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  18739.250 18739.250 r  
    L16                                               0.000 18739.250 r  clk_120 (IN)
                         net (fo=0)                   0.000 18739.250    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421 18740.670 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181 18741.852    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637 18734.215 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594 18735.809    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 18735.900 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.565 18737.465    clk
    SLICE_X41Y27         FDRE                                         r  ctr_q_reg[0]/C
                         clock pessimism             -0.364 18737.102    
                         clock uncertainty           -0.094 18737.008    
    SLICE_X41Y27         FDRE (Setup_fdre_C_R)       -0.429 18736.578    ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                      18736.578    
                         arrival time                       -18741.549    
  -------------------------------------------------------------------
                         slack                                 -4.970    

Slack (VIOLATED) :        -4.949ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_out1_clk_wiz_0 rise@18739.250ns - clk_out1_clk_wiz_0_1 rise@18739.199ns)
  Data Path Delay:        4.460ns  (logic 1.969ns (44.144%)  route 2.491ns (55.856%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 18737.467 - 18739.250 ) 
    Source Clock Delay      (SCD):    -2.130ns = ( 18737.070 - 18739.199 ) 
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  18739.199 18739.199 r  
    L16                                               0.000 18739.199 r  clk_120 (IN)
                         net (fo=0)                   0.000 18739.199    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491 18740.691 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306 18741.998    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519 18733.479 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754 18735.232    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 18735.334 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737 18737.070    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456 18737.525 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479 18738.004    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656 18738.660 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000 18738.660    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 18738.773 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000 18738.773    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313 18739.086 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937 18740.023    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306 18740.330 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407 18740.736    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124 18740.859 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.668 18741.527    ctr_q[0]_i_1_n_0
    SLICE_X43Y28         FDRE                                         r  ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  18739.250 18739.250 r  
    L16                                               0.000 18739.250 r  clk_120 (IN)
                         net (fo=0)                   0.000 18739.250    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421 18740.670 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181 18741.852    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637 18734.215 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594 18735.809    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 18735.900 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.567 18737.469    clk
    SLICE_X43Y28         FDRE                                         r  ctr_q_reg[4]/C
                         clock pessimism             -0.364 18737.105    
                         clock uncertainty           -0.094 18737.012    
    SLICE_X43Y28         FDRE (Setup_fdre_C_R)       -0.429 18736.582    ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                      18736.580    
                         arrival time                       -18741.529    
  -------------------------------------------------------------------
                         slack                                 -4.949    

Slack (VIOLATED) :        -4.792ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_out1_clk_wiz_0 rise@18739.250ns - clk_out1_clk_wiz_0_1 rise@18739.199ns)
  Data Path Delay:        4.321ns  (logic 1.969ns (45.573%)  route 2.352ns (54.427%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 18737.463 - 18739.250 ) 
    Source Clock Delay      (SCD):    -2.130ns = ( 18737.070 - 18739.199 ) 
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  18739.199 18739.199 r  
    L16                                               0.000 18739.199 r  clk_120 (IN)
                         net (fo=0)                   0.000 18739.199    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491 18740.691 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306 18741.998    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519 18733.479 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754 18735.232    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 18735.334 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737 18737.070    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456 18737.525 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479 18738.004    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656 18738.660 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000 18738.660    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 18738.773 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000 18738.773    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313 18739.086 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937 18740.023    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306 18740.330 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407 18740.736    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124 18740.859 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.528 18741.389    ctr_q[0]_i_1_n_0
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  18739.250 18739.250 r  
    L16                                               0.000 18739.250 r  clk_120 (IN)
                         net (fo=0)                   0.000 18739.250    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421 18740.670 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181 18741.852    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637 18734.215 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594 18735.809    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 18735.900 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.562 18737.463    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
                         clock pessimism             -0.342 18737.121    
                         clock uncertainty           -0.094 18737.027    
    SLICE_X43Y25         FDRE (Setup_fdre_C_R)       -0.429 18736.598    ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                      18736.598    
                         arrival time                       -18741.391    
  -------------------------------------------------------------------
                         slack                                 -4.792    

Slack (VIOLATED) :        -4.792ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_out1_clk_wiz_0 rise@18739.250ns - clk_out1_clk_wiz_0_1 rise@18739.199ns)
  Data Path Delay:        4.321ns  (logic 1.969ns (45.573%)  route 2.352ns (54.427%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 18737.463 - 18739.250 ) 
    Source Clock Delay      (SCD):    -2.130ns = ( 18737.070 - 18739.199 ) 
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  18739.199 18739.199 r  
    L16                                               0.000 18739.199 r  clk_120 (IN)
                         net (fo=0)                   0.000 18739.199    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491 18740.691 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306 18741.998    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519 18733.479 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754 18735.232    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 18735.334 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737 18737.070    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456 18737.525 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479 18738.004    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656 18738.660 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000 18738.660    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 18738.773 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000 18738.773    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313 18739.086 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937 18740.023    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306 18740.330 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407 18740.736    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124 18740.859 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.528 18741.389    ctr_q[0]_i_1_n_0
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  18739.250 18739.250 r  
    L16                                               0.000 18739.250 r  clk_120 (IN)
                         net (fo=0)                   0.000 18739.250    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421 18740.670 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181 18741.852    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637 18734.215 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594 18735.809    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 18735.900 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.562 18737.463    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[2]/C
                         clock pessimism             -0.342 18737.121    
                         clock uncertainty           -0.094 18737.027    
    SLICE_X43Y25         FDRE (Setup_fdre_C_R)       -0.429 18736.598    ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                      18736.598    
                         arrival time                       -18741.391    
  -------------------------------------------------------------------
                         slack                                 -4.792    

Slack (VIOLATED) :        -4.670ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_out1_clk_wiz_0 rise@18739.250ns - clk_out1_clk_wiz_0_1 rise@18739.199ns)
  Data Path Delay:        4.181ns  (logic 1.969ns (47.092%)  route 2.212ns (52.908%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 18737.467 - 18739.250 ) 
    Source Clock Delay      (SCD):    -2.130ns = ( 18737.070 - 18739.199 ) 
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  18739.199 18739.199 r  
    L16                                               0.000 18739.199 r  clk_120 (IN)
                         net (fo=0)                   0.000 18739.199    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491 18740.691 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306 18741.998    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519 18733.479 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754 18735.232    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 18735.334 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737 18737.070    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456 18737.525 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479 18738.004    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656 18738.660 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000 18738.660    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 18738.773 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000 18738.773    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313 18739.086 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937 18740.023    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306 18740.330 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407 18740.736    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124 18740.859 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.389 18741.248    ctr_q[0]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  18739.250 18739.250 r  
    L16                                               0.000 18739.250 r  clk_120 (IN)
                         net (fo=0)                   0.000 18739.250    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421 18740.670 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181 18741.852    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637 18734.215 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594 18735.809    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 18735.900 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.567 18737.469    clk
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[17]/C
                         clock pessimism             -0.364 18737.105    
                         clock uncertainty           -0.094 18737.012    
    SLICE_X40Y28         FDRE (Setup_fdre_C_R)       -0.429 18736.582    ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                      18736.580    
                         arrival time                       -18741.252    
  -------------------------------------------------------------------
                         slack                                 -4.670    

Slack (VIOLATED) :        -4.670ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_out1_clk_wiz_0 rise@18739.250ns - clk_out1_clk_wiz_0_1 rise@18739.199ns)
  Data Path Delay:        4.181ns  (logic 1.969ns (47.092%)  route 2.212ns (52.908%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 18737.467 - 18739.250 ) 
    Source Clock Delay      (SCD):    -2.130ns = ( 18737.070 - 18739.199 ) 
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  18739.199 18739.199 r  
    L16                                               0.000 18739.199 r  clk_120 (IN)
                         net (fo=0)                   0.000 18739.199    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491 18740.691 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306 18741.998    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519 18733.479 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754 18735.232    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 18735.334 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737 18737.070    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456 18737.525 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479 18738.004    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656 18738.660 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000 18738.660    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 18738.773 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000 18738.773    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313 18739.086 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937 18740.023    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306 18740.330 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407 18740.736    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124 18740.859 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.389 18741.248    ctr_q[0]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  18739.250 18739.250 r  
    L16                                               0.000 18739.250 r  clk_120 (IN)
                         net (fo=0)                   0.000 18739.250    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421 18740.670 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181 18741.852    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637 18734.215 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594 18735.809    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 18735.900 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.567 18737.469    clk
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[18]/C
                         clock pessimism             -0.364 18737.105    
                         clock uncertainty           -0.094 18737.012    
    SLICE_X40Y28         FDRE (Setup_fdre_C_R)       -0.429 18736.582    ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                      18736.580    
                         arrival time                       -18741.252    
  -------------------------------------------------------------------
                         slack                                 -4.670    

Slack (VIOLATED) :        -4.670ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_out1_clk_wiz_0 rise@18739.250ns - clk_out1_clk_wiz_0_1 rise@18739.199ns)
  Data Path Delay:        4.181ns  (logic 1.969ns (47.092%)  route 2.212ns (52.908%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 18737.467 - 18739.250 ) 
    Source Clock Delay      (SCD):    -2.130ns = ( 18737.070 - 18739.199 ) 
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  18739.199 18739.199 r  
    L16                                               0.000 18739.199 r  clk_120 (IN)
                         net (fo=0)                   0.000 18739.199    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491 18740.691 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306 18741.998    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519 18733.479 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754 18735.232    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 18735.334 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737 18737.070    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456 18737.525 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479 18738.004    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656 18738.660 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000 18738.660    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 18738.773 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000 18738.773    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313 18739.086 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937 18740.023    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306 18740.330 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407 18740.736    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124 18740.859 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.389 18741.248    ctr_q[0]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  18739.250 18739.250 r  
    L16                                               0.000 18739.250 r  clk_120 (IN)
                         net (fo=0)                   0.000 18739.250    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421 18740.670 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181 18741.852    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637 18734.215 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594 18735.809    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 18735.900 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.567 18737.469    clk
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[3]/C
                         clock pessimism             -0.364 18737.105    
                         clock uncertainty           -0.094 18737.012    
    SLICE_X40Y28         FDRE (Setup_fdre_C_R)       -0.429 18736.582    ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                      18736.580    
                         arrival time                       -18741.252    
  -------------------------------------------------------------------
                         slack                                 -4.670    

Slack (VIOLATED) :        -4.670ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_out1_clk_wiz_0 rise@18739.250ns - clk_out1_clk_wiz_0_1 rise@18739.199ns)
  Data Path Delay:        4.181ns  (logic 1.969ns (47.092%)  route 2.212ns (52.908%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 18737.467 - 18739.250 ) 
    Source Clock Delay      (SCD):    -2.130ns = ( 18737.070 - 18739.199 ) 
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  18739.199 18739.199 r  
    L16                                               0.000 18739.199 r  clk_120 (IN)
                         net (fo=0)                   0.000 18739.199    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491 18740.691 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306 18741.998    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519 18733.479 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754 18735.232    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 18735.334 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737 18737.070    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456 18737.525 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479 18738.004    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656 18738.660 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000 18738.660    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 18738.773 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000 18738.773    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313 18739.086 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937 18740.023    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306 18740.330 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407 18740.736    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124 18740.859 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.389 18741.248    ctr_q[0]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  18739.250 18739.250 r  
    L16                                               0.000 18739.250 r  clk_120 (IN)
                         net (fo=0)                   0.000 18739.250    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421 18740.670 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181 18741.852    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637 18734.215 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594 18735.809    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 18735.900 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.567 18737.469    clk
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[5]/C
                         clock pessimism             -0.364 18737.105    
                         clock uncertainty           -0.094 18737.012    
    SLICE_X40Y28         FDRE (Setup_fdre_C_R)       -0.429 18736.582    ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                      18736.580    
                         arrival time                       -18741.252    
  -------------------------------------------------------------------
                         slack                                 -4.670    

Slack (VIOLATED) :        -4.667ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_out1_clk_wiz_0 rise@18739.250ns - clk_out1_clk_wiz_0_1 rise@18739.199ns)
  Data Path Delay:        4.176ns  (logic 1.969ns (47.145%)  route 2.207ns (52.855%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.785ns = ( 18737.465 - 18739.250 ) 
    Source Clock Delay      (SCD):    -2.130ns = ( 18737.070 - 18739.199 ) 
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  18739.199 18739.199 r  
    L16                                               0.000 18739.199 r  clk_120 (IN)
                         net (fo=0)                   0.000 18739.199    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491 18740.691 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306 18741.998    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519 18733.479 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754 18735.232    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 18735.334 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737 18737.070    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456 18737.525 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479 18738.004    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656 18738.660 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000 18738.660    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 18738.773 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000 18738.773    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313 18739.086 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937 18740.023    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306 18740.330 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407 18740.736    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124 18740.859 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.384 18741.244    ctr_q[0]_i_1_n_0
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  18739.250 18739.250 r  
    L16                                               0.000 18739.250 r  clk_120 (IN)
                         net (fo=0)                   0.000 18739.250    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421 18740.670 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181 18741.852    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637 18734.215 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594 18735.809    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 18735.900 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.565 18737.465    clk
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[12]/C
                         clock pessimism             -0.364 18737.102    
                         clock uncertainty           -0.094 18737.008    
    SLICE_X43Y27         FDRE (Setup_fdre_C_R)       -0.429 18736.578    ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                      18736.578    
                         arrival time                       -18741.246    
  -------------------------------------------------------------------
                         slack                                 -4.667    

Slack (VIOLATED) :        -4.667ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_out1_clk_wiz_0 rise@18739.250ns - clk_out1_clk_wiz_0_1 rise@18739.199ns)
  Data Path Delay:        4.176ns  (logic 1.969ns (47.145%)  route 2.207ns (52.855%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.785ns = ( 18737.465 - 18739.250 ) 
    Source Clock Delay      (SCD):    -2.130ns = ( 18737.070 - 18739.199 ) 
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  18739.199 18739.199 r  
    L16                                               0.000 18739.199 r  clk_120 (IN)
                         net (fo=0)                   0.000 18739.199    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491 18740.691 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306 18741.998    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519 18733.479 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754 18735.232    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 18735.334 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737 18737.070    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456 18737.525 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479 18738.004    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656 18738.660 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000 18738.660    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 18738.773 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000 18738.773    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313 18739.086 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937 18740.023    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306 18740.330 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407 18740.736    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124 18740.859 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.384 18741.244    ctr_q[0]_i_1_n_0
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  18739.250 18739.250 r  
    L16                                               0.000 18739.250 r  clk_120 (IN)
                         net (fo=0)                   0.000 18739.250    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421 18740.670 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181 18741.852    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637 18734.215 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594 18735.809    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 18735.900 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.565 18737.465    clk
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[19]/C
                         clock pessimism             -0.364 18737.102    
                         clock uncertainty           -0.094 18737.008    
    SLICE_X43Y27         FDRE (Setup_fdre_C_R)       -0.429 18736.578    ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                      18736.578    
                         arrival time                       -18741.246    
  -------------------------------------------------------------------
                         slack                                 -4.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u0/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            u0/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.425    u0/clk_out1
    SLICE_X39Y30         FDCE                                         r  u0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.284 f  u0/count_reg[0]/Q
                         net (fo=3, routed)           0.182    -0.101    u0/count[0]
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.045    -0.056 r  u0/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.056    u0/count_0[0]
    SLICE_X39Y30         FDCE                                         r  u0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.191    u0/clk_out1
    SLICE_X39Y30         FDCE                                         r  u0/count_reg[0]/C
                         clock pessimism             -0.234    -0.425    
                         clock uncertainty            0.094    -0.331    
    SLICE_X39Y30         FDCE (Hold_fdce_C_D)         0.092    -0.239    u0/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.861%)  route 0.181ns (42.139%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.425    clk
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  ctr_q_reg[15]/Q
                         net (fo=4, routed)           0.181    -0.103    p_0_in1_in[7]
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.005 r  ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.005    ctr_q_reg[12]_i_1_n_4
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.191    clk
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[15]/C
                         clock pessimism             -0.234    -0.425    
                         clock uncertainty            0.094    -0.331    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.105    -0.226    ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u0/clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            u0/clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.212%)  route 0.244ns (56.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.583    -0.426    u0/clk_out1
    SLICE_X37Y29         FDCE                                         r  u0/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.285 r  u0/clk_reg/Q
                         net (fo=10, routed)          0.244    -0.040    u0/CLK
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.005 r  u0/clk_i_1/O
                         net (fo=1, routed)           0.000     0.005    u0/clk_i_1_n_0
    SLICE_X37Y29         FDCE                                         r  u0/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.192    u0/clk_out1
    SLICE_X37Y29         FDCE                                         r  u0/clk_reg/C
                         clock pessimism             -0.234    -0.426    
                         clock uncertainty            0.094    -0.332    
    SLICE_X37Y29         FDCE (Hold_fdce_C_D)         0.092    -0.240    u0/clk_reg
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.251ns (50.871%)  route 0.242ns (49.129%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.425    clk
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  ctr_q_reg[13]/Q
                         net (fo=4, routed)           0.242    -0.041    p_0_in1_in[5]
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.069 r  ctr_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.069    ctr_q_reg[12]_i_1_n_6
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.191    clk
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[13]/C
                         clock pessimism             -0.234    -0.425    
                         clock uncertainty            0.094    -0.331    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.105    -0.226    ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.252ns (50.889%)  route 0.243ns (49.111%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.425    clk
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  ctr_q_reg[14]/Q
                         net (fo=6, routed)           0.243    -0.041    p_0_in1_in[6]
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.070 r  ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.070    ctr_q_reg[12]_i_1_n_5
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.191    clk
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[14]/C
                         clock pessimism             -0.234    -0.425    
                         clock uncertainty            0.094    -0.331    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.105    -0.226    ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            pwm_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.424ns (76.372%)  route 0.131ns (23.628%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.425    clk
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  ctr_q_reg[9]/Q
                         net (fo=4, routed)           0.131    -0.153    u1/out[1]
    SLICE_X42Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150    -0.003 r  u1/pwm_q_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.003    u1/pwm_q_reg_i_8_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.037 r  u1/pwm_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.037    u1/pwm_q_reg_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.077 r  u1/pwm_q_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.077    u1/pwm_q_reg_i_2_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.130 r  u1/pwm_q_reg_i_1/O[0]
                         net (fo=2, routed)           0.000     0.130    pwm_q0
    SLICE_X42Y29         FDRE                                         r  pwm_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.852    -0.190    clk
    SLICE_X42Y29         FDRE                                         r  pwm_q_reg/C
                         clock pessimism             -0.220    -0.410    
                         clock uncertainty            0.094    -0.316    
    SLICE_X42Y29         FDRE (Hold_fdre_C_D)         0.130    -0.186    pwm_q_reg
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.251ns (53.167%)  route 0.221ns (46.833%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.425    clk
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  ctr_q_reg[9]/Q
                         net (fo=4, routed)           0.116    -0.168    p_0_in1_in[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.058 r  ctr_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.105     0.047    ctr_q_reg[8]_i_1_n_6
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.192    clk
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[9]/C
                         clock pessimism             -0.233    -0.425    
                         clock uncertainty            0.094    -0.331    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.004    -0.327    ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.252ns (48.376%)  route 0.269ns (51.624%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.581    -0.428    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.287 r  ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.164    -0.123    ctr_q_reg_n_0_[2]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.012 r  ctr_q_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.105     0.093    ctr_q_reg[0]_i_2_n_5
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.847    -0.195    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[2]/C
                         clock pessimism             -0.233    -0.428    
                         clock uncertainty            0.094    -0.334    
    SLICE_X43Y25         FDRE (Hold_fdre_C_D)         0.003    -0.331    ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 u0/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            u0/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.361ns (55.730%)  route 0.287ns (44.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.424    u0/clk_out1
    SLICE_X39Y31         FDCE                                         r  u0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.283 r  u0/count_reg[12]/Q
                         net (fo=2, routed)           0.064    -0.219    u0/count[12]
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.110 r  u0/count0_carry__1/O[3]
                         net (fo=1, routed)           0.222     0.113    u0/data0[12]
    SLICE_X39Y31         LUT2 (Prop_lut2_I0_O)        0.111     0.224 r  u0/count[12]_i_1/O
                         net (fo=1, routed)           0.000     0.224    u0/count_0[12]
    SLICE_X39Y31         FDCE                                         r  u0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.852    -0.190    u0/clk_out1
    SLICE_X39Y31         FDCE                                         r  u0/count_reg[12]/C
                         clock pessimism             -0.234    -0.424    
                         clock uncertainty            0.094    -0.330    
    SLICE_X39Y31         FDCE (Hold_fdce_C_D)         0.092    -0.238    u0/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 u0/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Destination:            u0/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.235ns (34.693%)  route 0.442ns (65.307%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.587    -0.422    u0/clk_out1
    SLICE_X39Y33         FDCE                                         r  u0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.281 f  u0/count_reg[16]/Q
                         net (fo=2, routed)           0.221    -0.060    u0/count[16]
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.015 f  u0/count[20]_i_2/O
                         net (fo=22, routed)          0.221     0.207    u0/clk
    SLICE_X39Y30         LUT2 (Prop_lut2_I1_O)        0.049     0.256 r  u0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.256    u0/count_0[1]
    SLICE_X39Y30         FDCE                                         r  u0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.191    u0/clk_out1
    SLICE_X39Y30         FDCE                                         r  u0/count_reg[1]/C
                         clock pessimism             -0.220    -0.411    
                         clock uncertainty            0.094    -0.317    
    SLICE_X39Y30         FDCE (Hold_fdce_C_D)         0.107    -0.210    u0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.466    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           64  Failing Endpoints,  Worst Slack       -5.001ns,  Total Violation     -226.855ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.001ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.019ns  (clk_out1_clk_wiz_0_1 rise@480.000ns - clk_out1_clk_wiz_0 rise@479.981ns)
  Data Path Delay:        4.479ns  (logic 1.969ns (43.963%)  route 2.510ns (56.037%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.785ns = ( 478.215 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.130ns = ( 477.851 - 479.981 ) 
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    479.981   479.981 r  
    L16                                               0.000   479.981 r  clk_120 (IN)
                         net (fo=0)                   0.000   479.981    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   481.472 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   482.778    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   474.259 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   476.013    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   476.114 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737   477.851    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456   478.307 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479   478.786    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   479.442 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   479.442    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   479.556 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000   479.556    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   479.869 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937   480.806    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306   481.112 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407   481.519    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   481.643 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.687   482.330    ctr_q[0]_i_1_n_0
    SLICE_X41Y27         FDRE                                         r  ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    480.000   480.000 r  
    L16                                               0.000   480.000 r  clk_120 (IN)
                         net (fo=0)                   0.000   480.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   481.421 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.602    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   474.965 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   476.559    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   476.650 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.565   478.215    clk
    SLICE_X41Y27         FDRE                                         r  ctr_q_reg[0]/C
                         clock pessimism             -0.364   477.851    
                         clock uncertainty           -0.094   477.757    
    SLICE_X41Y27         FDRE (Setup_fdre_C_R)       -0.429   477.328    ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                        477.328    
                         arrival time                        -482.330    
  -------------------------------------------------------------------
                         slack                                 -5.001    

Slack (VIOLATED) :        -4.981ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.019ns  (clk_out1_clk_wiz_0_1 rise@480.000ns - clk_out1_clk_wiz_0 rise@479.981ns)
  Data Path Delay:        4.460ns  (logic 1.969ns (44.144%)  route 2.491ns (55.856%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 478.217 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.130ns = ( 477.851 - 479.981 ) 
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    479.981   479.981 r  
    L16                                               0.000   479.981 r  clk_120 (IN)
                         net (fo=0)                   0.000   479.981    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   481.472 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   482.778    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   474.259 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   476.013    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   476.114 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737   477.851    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456   478.307 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479   478.786    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   479.442 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   479.442    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   479.556 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000   479.556    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   479.869 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937   480.806    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306   481.112 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407   481.519    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   481.643 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.668   482.312    ctr_q[0]_i_1_n_0
    SLICE_X43Y28         FDRE                                         r  ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    480.000   480.000 r  
    L16                                               0.000   480.000 r  clk_120 (IN)
                         net (fo=0)                   0.000   480.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   481.421 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.602    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   474.965 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   476.559    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   476.650 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.567   478.217    clk
    SLICE_X43Y28         FDRE                                         r  ctr_q_reg[4]/C
                         clock pessimism             -0.364   477.853    
                         clock uncertainty           -0.094   477.759    
    SLICE_X43Y28         FDRE (Setup_fdre_C_R)       -0.429   477.330    ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                        477.330    
                         arrival time                        -482.312    
  -------------------------------------------------------------------
                         slack                                 -4.981    

Slack (VIOLATED) :        -4.824ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.019ns  (clk_out1_clk_wiz_0_1 rise@480.000ns - clk_out1_clk_wiz_0 rise@479.981ns)
  Data Path Delay:        4.321ns  (logic 1.969ns (45.573%)  route 2.352ns (54.427%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 478.212 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.130ns = ( 477.851 - 479.981 ) 
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    479.981   479.981 r  
    L16                                               0.000   479.981 r  clk_120 (IN)
                         net (fo=0)                   0.000   479.981    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   481.472 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   482.778    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   474.259 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   476.013    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   476.114 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737   477.851    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456   478.307 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479   478.786    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   479.442 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   479.442    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   479.556 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000   479.556    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   479.869 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937   480.806    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306   481.112 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407   481.519    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   481.643 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.528   482.172    ctr_q[0]_i_1_n_0
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    480.000   480.000 r  
    L16                                               0.000   480.000 r  clk_120 (IN)
                         net (fo=0)                   0.000   480.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   481.421 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.602    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   474.965 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   476.559    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   476.650 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.562   478.212    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
                         clock pessimism             -0.342   477.870    
                         clock uncertainty           -0.094   477.776    
    SLICE_X43Y25         FDRE (Setup_fdre_C_R)       -0.429   477.347    ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                        477.347    
                         arrival time                        -482.172    
  -------------------------------------------------------------------
                         slack                                 -4.824    

Slack (VIOLATED) :        -4.824ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.019ns  (clk_out1_clk_wiz_0_1 rise@480.000ns - clk_out1_clk_wiz_0 rise@479.981ns)
  Data Path Delay:        4.321ns  (logic 1.969ns (45.573%)  route 2.352ns (54.427%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 478.212 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.130ns = ( 477.851 - 479.981 ) 
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    479.981   479.981 r  
    L16                                               0.000   479.981 r  clk_120 (IN)
                         net (fo=0)                   0.000   479.981    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   481.472 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   482.778    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   474.259 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   476.013    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   476.114 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737   477.851    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456   478.307 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479   478.786    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   479.442 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   479.442    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   479.556 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000   479.556    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   479.869 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937   480.806    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306   481.112 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407   481.519    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   481.643 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.528   482.172    ctr_q[0]_i_1_n_0
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    480.000   480.000 r  
    L16                                               0.000   480.000 r  clk_120 (IN)
                         net (fo=0)                   0.000   480.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   481.421 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.602    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   474.965 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   476.559    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   476.650 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.562   478.212    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[2]/C
                         clock pessimism             -0.342   477.870    
                         clock uncertainty           -0.094   477.776    
    SLICE_X43Y25         FDRE (Setup_fdre_C_R)       -0.429   477.347    ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                        477.347    
                         arrival time                        -482.172    
  -------------------------------------------------------------------
                         slack                                 -4.824    

Slack (VIOLATED) :        -4.702ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.019ns  (clk_out1_clk_wiz_0_1 rise@480.000ns - clk_out1_clk_wiz_0 rise@479.981ns)
  Data Path Delay:        4.181ns  (logic 1.969ns (47.092%)  route 2.212ns (52.908%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 478.217 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.130ns = ( 477.851 - 479.981 ) 
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    479.981   479.981 r  
    L16                                               0.000   479.981 r  clk_120 (IN)
                         net (fo=0)                   0.000   479.981    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   481.472 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   482.778    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   474.259 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   476.013    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   476.114 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737   477.851    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456   478.307 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479   478.786    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   479.442 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   479.442    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   479.556 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000   479.556    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   479.869 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937   480.806    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306   481.112 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407   481.519    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   481.643 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.389   482.032    ctr_q[0]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    480.000   480.000 r  
    L16                                               0.000   480.000 r  clk_120 (IN)
                         net (fo=0)                   0.000   480.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   481.421 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.602    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   474.965 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   476.559    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   476.650 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.567   478.217    clk
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[17]/C
                         clock pessimism             -0.364   477.853    
                         clock uncertainty           -0.094   477.759    
    SLICE_X40Y28         FDRE (Setup_fdre_C_R)       -0.429   477.330    ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                        477.330    
                         arrival time                        -482.032    
  -------------------------------------------------------------------
                         slack                                 -4.702    

Slack (VIOLATED) :        -4.702ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.019ns  (clk_out1_clk_wiz_0_1 rise@480.000ns - clk_out1_clk_wiz_0 rise@479.981ns)
  Data Path Delay:        4.181ns  (logic 1.969ns (47.092%)  route 2.212ns (52.908%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 478.217 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.130ns = ( 477.851 - 479.981 ) 
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    479.981   479.981 r  
    L16                                               0.000   479.981 r  clk_120 (IN)
                         net (fo=0)                   0.000   479.981    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   481.472 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   482.778    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   474.259 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   476.013    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   476.114 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737   477.851    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456   478.307 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479   478.786    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   479.442 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   479.442    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   479.556 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000   479.556    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   479.869 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937   480.806    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306   481.112 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407   481.519    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   481.643 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.389   482.032    ctr_q[0]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    480.000   480.000 r  
    L16                                               0.000   480.000 r  clk_120 (IN)
                         net (fo=0)                   0.000   480.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   481.421 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.602    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   474.965 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   476.559    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   476.650 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.567   478.217    clk
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[18]/C
                         clock pessimism             -0.364   477.853    
                         clock uncertainty           -0.094   477.759    
    SLICE_X40Y28         FDRE (Setup_fdre_C_R)       -0.429   477.330    ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                        477.330    
                         arrival time                        -482.032    
  -------------------------------------------------------------------
                         slack                                 -4.702    

Slack (VIOLATED) :        -4.702ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.019ns  (clk_out1_clk_wiz_0_1 rise@480.000ns - clk_out1_clk_wiz_0 rise@479.981ns)
  Data Path Delay:        4.181ns  (logic 1.969ns (47.092%)  route 2.212ns (52.908%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 478.217 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.130ns = ( 477.851 - 479.981 ) 
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    479.981   479.981 r  
    L16                                               0.000   479.981 r  clk_120 (IN)
                         net (fo=0)                   0.000   479.981    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   481.472 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   482.778    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   474.259 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   476.013    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   476.114 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737   477.851    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456   478.307 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479   478.786    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   479.442 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   479.442    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   479.556 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000   479.556    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   479.869 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937   480.806    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306   481.112 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407   481.519    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   481.643 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.389   482.032    ctr_q[0]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    480.000   480.000 r  
    L16                                               0.000   480.000 r  clk_120 (IN)
                         net (fo=0)                   0.000   480.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   481.421 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.602    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   474.965 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   476.559    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   476.650 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.567   478.217    clk
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[3]/C
                         clock pessimism             -0.364   477.853    
                         clock uncertainty           -0.094   477.759    
    SLICE_X40Y28         FDRE (Setup_fdre_C_R)       -0.429   477.330    ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                        477.330    
                         arrival time                        -482.032    
  -------------------------------------------------------------------
                         slack                                 -4.702    

Slack (VIOLATED) :        -4.702ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.019ns  (clk_out1_clk_wiz_0_1 rise@480.000ns - clk_out1_clk_wiz_0 rise@479.981ns)
  Data Path Delay:        4.181ns  (logic 1.969ns (47.092%)  route 2.212ns (52.908%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 478.217 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.130ns = ( 477.851 - 479.981 ) 
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    479.981   479.981 r  
    L16                                               0.000   479.981 r  clk_120 (IN)
                         net (fo=0)                   0.000   479.981    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   481.472 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   482.778    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   474.259 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   476.013    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   476.114 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737   477.851    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456   478.307 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479   478.786    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   479.442 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   479.442    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   479.556 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000   479.556    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   479.869 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937   480.806    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306   481.112 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407   481.519    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   481.643 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.389   482.032    ctr_q[0]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    480.000   480.000 r  
    L16                                               0.000   480.000 r  clk_120 (IN)
                         net (fo=0)                   0.000   480.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   481.421 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.602    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   474.965 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   476.559    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   476.650 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.567   478.217    clk
    SLICE_X40Y28         FDRE                                         r  ctr_q_reg[5]/C
                         clock pessimism             -0.364   477.853    
                         clock uncertainty           -0.094   477.759    
    SLICE_X40Y28         FDRE (Setup_fdre_C_R)       -0.429   477.330    ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                        477.330    
                         arrival time                        -482.032    
  -------------------------------------------------------------------
                         slack                                 -4.702    

Slack (VIOLATED) :        -4.699ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.019ns  (clk_out1_clk_wiz_0_1 rise@480.000ns - clk_out1_clk_wiz_0 rise@479.981ns)
  Data Path Delay:        4.176ns  (logic 1.969ns (47.145%)  route 2.207ns (52.855%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.785ns = ( 478.215 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.130ns = ( 477.851 - 479.981 ) 
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    479.981   479.981 r  
    L16                                               0.000   479.981 r  clk_120 (IN)
                         net (fo=0)                   0.000   479.981    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   481.472 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   482.778    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   474.259 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   476.013    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   476.114 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737   477.851    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456   478.307 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479   478.786    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   479.442 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   479.442    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   479.556 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000   479.556    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   479.869 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937   480.806    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306   481.112 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407   481.519    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   481.643 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.384   482.028    ctr_q[0]_i_1_n_0
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    480.000   480.000 r  
    L16                                               0.000   480.000 r  clk_120 (IN)
                         net (fo=0)                   0.000   480.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   481.421 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.602    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   474.965 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   476.559    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   476.650 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.565   478.215    clk
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[12]/C
                         clock pessimism             -0.364   477.851    
                         clock uncertainty           -0.094   477.757    
    SLICE_X43Y27         FDRE (Setup_fdre_C_R)       -0.429   477.328    ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                        477.328    
                         arrival time                        -482.028    
  -------------------------------------------------------------------
                         slack                                 -4.699    

Slack (VIOLATED) :        -4.699ns  (required time - arrival time)
  Source:                 ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.019ns  (clk_out1_clk_wiz_0_1 rise@480.000ns - clk_out1_clk_wiz_0 rise@479.981ns)
  Data Path Delay:        4.176ns  (logic 1.969ns (47.145%)  route 2.207ns (52.855%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.785ns = ( 478.215 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.130ns = ( 477.851 - 479.981 ) 
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    479.981   479.981 r  
    L16                                               0.000   479.981 r  clk_120 (IN)
                         net (fo=0)                   0.000   479.981    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   481.472 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   482.778    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   474.259 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   476.013    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   476.114 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.737   477.851    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456   478.307 r  ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.479   478.786    ctr_q_reg_n_0_[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   479.442 r  ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   479.442    ctr_q_reg[0]_i_3_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   479.556 r  ctr_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000   479.556    ctr_q_reg[0]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   479.869 f  ctr_q_reg[0]_i_8/O[3]
                         net (fo=1, routed)           0.937   480.806    p_0_in[12]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.306   481.112 r  ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.407   481.519    ctr_q[0]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   481.643 r  ctr_q[0]_i_1/O
                         net (fo=20, routed)          0.384   482.028    ctr_q[0]_i_1_n_0
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    480.000   480.000 r  
    L16                                               0.000   480.000 r  clk_120 (IN)
                         net (fo=0)                   0.000   480.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   481.421 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.602    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   474.965 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   476.559    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   476.650 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          1.565   478.215    clk
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[19]/C
                         clock pessimism             -0.364   477.851    
                         clock uncertainty           -0.094   477.757    
    SLICE_X43Y27         FDRE (Setup_fdre_C_R)       -0.429   477.328    ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                        477.328    
                         arrival time                        -482.028    
  -------------------------------------------------------------------
                         slack                                 -4.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u0/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            u0/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.425    u0/clk_out1
    SLICE_X39Y30         FDCE                                         r  u0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.284 f  u0/count_reg[0]/Q
                         net (fo=3, routed)           0.182    -0.101    u0/count[0]
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.045    -0.056 r  u0/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.056    u0/count_0[0]
    SLICE_X39Y30         FDCE                                         r  u0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.191    u0/clk_out1
    SLICE_X39Y30         FDCE                                         r  u0/count_reg[0]/C
                         clock pessimism             -0.234    -0.425    
                         clock uncertainty            0.094    -0.331    
    SLICE_X39Y30         FDCE (Hold_fdce_C_D)         0.092    -0.239    u0/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.861%)  route 0.181ns (42.139%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.425    clk
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  ctr_q_reg[15]/Q
                         net (fo=4, routed)           0.181    -0.103    p_0_in1_in[7]
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.005 r  ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.005    ctr_q_reg[12]_i_1_n_4
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.191    clk
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[15]/C
                         clock pessimism             -0.234    -0.425    
                         clock uncertainty            0.094    -0.331    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.105    -0.226    ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u0/clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            u0/clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.212%)  route 0.244ns (56.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.583    -0.426    u0/clk_out1
    SLICE_X37Y29         FDCE                                         r  u0/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.285 r  u0/clk_reg/Q
                         net (fo=10, routed)          0.244    -0.040    u0/CLK
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.005 r  u0/clk_i_1/O
                         net (fo=1, routed)           0.000     0.005    u0/clk_i_1_n_0
    SLICE_X37Y29         FDCE                                         r  u0/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.192    u0/clk_out1
    SLICE_X37Y29         FDCE                                         r  u0/clk_reg/C
                         clock pessimism             -0.234    -0.426    
                         clock uncertainty            0.094    -0.332    
    SLICE_X37Y29         FDCE (Hold_fdce_C_D)         0.092    -0.240    u0/clk_reg
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.251ns (50.871%)  route 0.242ns (49.129%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.425    clk
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  ctr_q_reg[13]/Q
                         net (fo=4, routed)           0.242    -0.041    p_0_in1_in[5]
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.069 r  ctr_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.069    ctr_q_reg[12]_i_1_n_6
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.191    clk
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[13]/C
                         clock pessimism             -0.234    -0.425    
                         clock uncertainty            0.094    -0.331    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.105    -0.226    ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.252ns (50.889%)  route 0.243ns (49.111%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.425    clk
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  ctr_q_reg[14]/Q
                         net (fo=6, routed)           0.243    -0.041    p_0_in1_in[6]
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.070 r  ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.070    ctr_q_reg[12]_i_1_n_5
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.191    clk
    SLICE_X41Y28         FDRE                                         r  ctr_q_reg[14]/C
                         clock pessimism             -0.234    -0.425    
                         clock uncertainty            0.094    -0.331    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.105    -0.226    ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pwm_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.424ns (76.372%)  route 0.131ns (23.628%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.425    clk
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  ctr_q_reg[9]/Q
                         net (fo=4, routed)           0.131    -0.153    u1/out[1]
    SLICE_X42Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150    -0.003 r  u1/pwm_q_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.003    u1/pwm_q_reg_i_8_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.037 r  u1/pwm_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.037    u1/pwm_q_reg_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.077 r  u1/pwm_q_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.077    u1/pwm_q_reg_i_2_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.130 r  u1/pwm_q_reg_i_1/O[0]
                         net (fo=2, routed)           0.000     0.130    pwm_q0
    SLICE_X42Y29         FDRE                                         r  pwm_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.852    -0.190    clk
    SLICE_X42Y29         FDRE                                         r  pwm_q_reg/C
                         clock pessimism             -0.220    -0.410    
                         clock uncertainty            0.094    -0.316    
    SLICE_X42Y29         FDRE (Hold_fdre_C_D)         0.130    -0.186    pwm_q_reg
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.251ns (53.167%)  route 0.221ns (46.833%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.584    -0.425    clk
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  ctr_q_reg[9]/Q
                         net (fo=4, routed)           0.116    -0.168    p_0_in1_in[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.058 r  ctr_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.105     0.047    ctr_q_reg[8]_i_1_n_6
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850    -0.192    clk
    SLICE_X43Y27         FDRE                                         r  ctr_q_reg[9]/C
                         clock pessimism             -0.233    -0.425    
                         clock uncertainty            0.094    -0.331    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.004    -0.327    ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.252ns (48.376%)  route 0.269ns (51.624%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.581    -0.428    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.287 r  ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.164    -0.123    ctr_q_reg_n_0_[2]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.012 r  ctr_q_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.105     0.093    ctr_q_reg[0]_i_2_n_5
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.847    -0.195    clk
    SLICE_X43Y25         FDRE                                         r  ctr_q_reg[2]/C
                         clock pessimism             -0.233    -0.428    
                         clock uncertainty            0.094    -0.334    
    SLICE_X43Y25         FDRE (Hold_fdre_C_D)         0.003    -0.331    ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 u0/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            u0/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.361ns (55.730%)  route 0.287ns (44.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585    -0.424    u0/clk_out1
    SLICE_X39Y31         FDCE                                         r  u0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.283 r  u0/count_reg[12]/Q
                         net (fo=2, routed)           0.064    -0.219    u0/count[12]
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.110 r  u0/count0_carry__1/O[3]
                         net (fo=1, routed)           0.222     0.113    u0/data0[12]
    SLICE_X39Y31         LUT2 (Prop_lut2_I0_O)        0.111     0.224 r  u0/count[12]_i_1/O
                         net (fo=1, routed)           0.000     0.224    u0/count_0[12]
    SLICE_X39Y31         FDCE                                         r  u0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.852    -0.190    u0/clk_out1
    SLICE_X39Y31         FDCE                                         r  u0/count_reg[12]/C
                         clock pessimism             -0.234    -0.424    
                         clock uncertainty            0.094    -0.330    
    SLICE_X39Y31         FDCE (Hold_fdce_C_D)         0.092    -0.238    u0/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 u0/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            u0/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.600ns period=19.200ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.235ns (34.693%)  route 0.442ns (65.307%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.587    -0.422    u0/clk_out1
    SLICE_X39Y33         FDCE                                         r  u0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.281 f  u0/count_reg[16]/Q
                         net (fo=2, routed)           0.221    -0.060    u0/count[16]
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.015 f  u0/count[20]_i_2/O
                         net (fo=22, routed)          0.221     0.207    u0/clk
    SLICE_X39Y30         LUT2 (Prop_lut2_I1_O)        0.049     0.256 r  u0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.256    u0/count_0[1]
    SLICE_X39Y30         FDCE                                         r  u0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_120 (IN)
                         net (fo=0)                   0.000     0.000    clk_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_1/inst/clkout1_buf/O
                         net (fo=44, routed)          0.851    -0.191    u0/clk_out1
    SLICE_X39Y30         FDCE                                         r  u0/count_reg[1]/C
                         clock pessimism             -0.220    -0.411    
                         clock uncertainty            0.094    -0.317    
    SLICE_X39Y30         FDCE (Hold_fdce_C_D)         0.107    -0.210    u0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.466    





