Search.setIndex({docnames:["1_intro/TISCI","1_intro/index","2_tisci_msgs/general/TISCI_header","2_tisci_msgs/general/core","2_tisci_msgs/index","2_tisci_msgs/pm/clocks","2_tisci_msgs/pm/devices","2_tisci_msgs/pm/sysreset","2_tisci_msgs/rm/rm_irq","2_tisci_msgs/rm/rm_proxy","2_tisci_msgs/rm/rm_psil","2_tisci_msgs/rm/rm_ra","2_tisci_msgs/rm/rm_udmap","2_tisci_msgs/security/PROC_BOOT","2_tisci_msgs/security/dkek_management","2_tisci_msgs/security/extended_otp","2_tisci_msgs/security/firewall_api","2_tisci_msgs/security/keywriter","2_tisci_msgs/security/otp_revision","2_tisci_msgs/security/runtime_debug","2_tisci_msgs/security/sec_ap_data_transfer","2_tisci_msgs/security/sec_cert_format","2_tisci_msgs/security/security_handover","3_boardcfg/BOARDCFG","3_boardcfg/BOARDCFG_COMBINED_IMG_FORMAT","3_boardcfg/BOARDCFG_PM","3_boardcfg/BOARDCFG_RM","3_boardcfg/BOARDCFG_SEC","3_boardcfg/index","4_trace/index","4_trace/trace","5_soc_doc/am64x/clocks","5_soc_doc/am64x/devices","5_soc_doc/am64x/dma_cfg","5_soc_doc/am64x/firewalls","5_soc_doc/am64x/hosts","5_soc_doc/am64x/interrupt_cfg","5_soc_doc/am64x/pll_data","5_soc_doc/am64x/processors","5_soc_doc/am64x/proxy_cfg","5_soc_doc/am64x/psil_cfg","5_soc_doc/am64x/ra_cfg","5_soc_doc/am64x/resasg_types","5_soc_doc/am64x/runtime_keystore","5_soc_doc/am64x/sec_proxy","5_soc_doc/am64x/soc_devgrps","5_soc_doc/am65x_sr2/clocks","5_soc_doc/am65x_sr2/devices","5_soc_doc/am65x_sr2/dma_cfg","5_soc_doc/am65x_sr2/firewalls","5_soc_doc/am65x_sr2/hosts","5_soc_doc/am65x_sr2/interrupt_cfg","5_soc_doc/am65x_sr2/pll_data","5_soc_doc/am65x_sr2/processors","5_soc_doc/am65x_sr2/proxy_cfg","5_soc_doc/am65x_sr2/psil_cfg","5_soc_doc/am65x_sr2/ra_cfg","5_soc_doc/am65x_sr2/resasg_types","5_soc_doc/am65x_sr2/runtime_keystore","5_soc_doc/am65x_sr2/sec_proxy","5_soc_doc/am65x_sr2/soc_devgrps","5_soc_doc/am6x/clocks","5_soc_doc/am6x/devices","5_soc_doc/am6x/dma_cfg","5_soc_doc/am6x/extended_otp","5_soc_doc/am6x/firewalls","5_soc_doc/am6x/hosts","5_soc_doc/am6x/interrupt_cfg","5_soc_doc/am6x/pll_data","5_soc_doc/am6x/processors","5_soc_doc/am6x/proxy_cfg","5_soc_doc/am6x/psil_cfg","5_soc_doc/am6x/ra_cfg","5_soc_doc/am6x/resasg_types","5_soc_doc/am6x/runtime_keystore","5_soc_doc/am6x/sec_proxy","5_soc_doc/am6x/soc_devgrps","5_soc_doc/index","5_soc_doc/j7200/clocks","5_soc_doc/j7200/devices","5_soc_doc/j7200/dma_cfg","5_soc_doc/j7200/firewalls","5_soc_doc/j7200/hosts","5_soc_doc/j7200/interrupt_cfg","5_soc_doc/j7200/pll_data","5_soc_doc/j7200/processors","5_soc_doc/j7200/proxy_cfg","5_soc_doc/j7200/psil_cfg","5_soc_doc/j7200/ra_cfg","5_soc_doc/j7200/resasg_types","5_soc_doc/j7200/sec_proxy","5_soc_doc/j7200/soc_devgrps","5_soc_doc/j721e/clocks","5_soc_doc/j721e/devices","5_soc_doc/j721e/dma_cfg","5_soc_doc/j721e/firewalls","5_soc_doc/j721e/hosts","5_soc_doc/j721e/interrupt_cfg","5_soc_doc/j721e/pll_data","5_soc_doc/j721e/processors","5_soc_doc/j721e/proxy_cfg","5_soc_doc/j721e/psil_cfg","5_soc_doc/j721e/ra_cfg","5_soc_doc/j721e/resasg_types","5_soc_doc/j721e/sec_proxy","5_soc_doc/j721e/soc_devgrps","5_soc_doc/j721e/soc_domgrps","6_topic_user_guides/devgrp_usage","6_topic_user_guides/dkek_management","6_topic_user_guides/domgrp_usage","6_topic_user_guides/extended_otp","6_topic_user_guides/firewall_faq","6_topic_user_guides/hs_boardcfg_signing","6_topic_user_guides/index","6_topic_user_guides/key_writer","6_topic_user_guides/otp_revision","6_topic_user_guides/sa2ul_access","6_topic_user_guides/secure_boot_signing","6_topic_user_guides/secure_debug","6_topic_user_guides/security_handover","index"],envversion:53,filenames:["1_intro/TISCI.rst","1_intro/index.rst","2_tisci_msgs/general/TISCI_header.rst","2_tisci_msgs/general/core.rst","2_tisci_msgs/index.rst","2_tisci_msgs/pm/clocks.rst","2_tisci_msgs/pm/devices.rst","2_tisci_msgs/pm/sysreset.rst","2_tisci_msgs/rm/rm_irq.rst","2_tisci_msgs/rm/rm_proxy.rst","2_tisci_msgs/rm/rm_psil.rst","2_tisci_msgs/rm/rm_ra.rst","2_tisci_msgs/rm/rm_udmap.rst","2_tisci_msgs/security/PROC_BOOT.rst","2_tisci_msgs/security/dkek_management.rst","2_tisci_msgs/security/extended_otp.rst","2_tisci_msgs/security/firewall_api.rst","2_tisci_msgs/security/keywriter.rst","2_tisci_msgs/security/otp_revision.rst","2_tisci_msgs/security/runtime_debug.rst","2_tisci_msgs/security/sec_ap_data_transfer.rst","2_tisci_msgs/security/sec_cert_format.rst","2_tisci_msgs/security/security_handover.rst","3_boardcfg/BOARDCFG.rst","3_boardcfg/BOARDCFG_COMBINED_IMG_FORMAT.rst","3_boardcfg/BOARDCFG_PM.rst","3_boardcfg/BOARDCFG_RM.rst","3_boardcfg/BOARDCFG_SEC.rst","3_boardcfg/index.rst","4_trace/index.rst","4_trace/trace.rst","5_soc_doc/am64x/clocks.rst","5_soc_doc/am64x/devices.rst","5_soc_doc/am64x/dma_cfg.rst","5_soc_doc/am64x/firewalls.rst","5_soc_doc/am64x/hosts.rst","5_soc_doc/am64x/interrupt_cfg.rst","5_soc_doc/am64x/pll_data.rst","5_soc_doc/am64x/processors.rst","5_soc_doc/am64x/proxy_cfg.rst","5_soc_doc/am64x/psil_cfg.rst","5_soc_doc/am64x/ra_cfg.rst","5_soc_doc/am64x/resasg_types.rst","5_soc_doc/am64x/runtime_keystore.rst","5_soc_doc/am64x/sec_proxy.rst","5_soc_doc/am64x/soc_devgrps.rst","5_soc_doc/am65x_sr2/clocks.rst","5_soc_doc/am65x_sr2/devices.rst","5_soc_doc/am65x_sr2/dma_cfg.rst","5_soc_doc/am65x_sr2/firewalls.rst","5_soc_doc/am65x_sr2/hosts.rst","5_soc_doc/am65x_sr2/interrupt_cfg.rst","5_soc_doc/am65x_sr2/pll_data.rst","5_soc_doc/am65x_sr2/processors.rst","5_soc_doc/am65x_sr2/proxy_cfg.rst","5_soc_doc/am65x_sr2/psil_cfg.rst","5_soc_doc/am65x_sr2/ra_cfg.rst","5_soc_doc/am65x_sr2/resasg_types.rst","5_soc_doc/am65x_sr2/runtime_keystore.rst","5_soc_doc/am65x_sr2/sec_proxy.rst","5_soc_doc/am65x_sr2/soc_devgrps.rst","5_soc_doc/am6x/clocks.rst","5_soc_doc/am6x/devices.rst","5_soc_doc/am6x/dma_cfg.rst","5_soc_doc/am6x/extended_otp.rst","5_soc_doc/am6x/firewalls.rst","5_soc_doc/am6x/hosts.rst","5_soc_doc/am6x/interrupt_cfg.rst","5_soc_doc/am6x/pll_data.rst","5_soc_doc/am6x/processors.rst","5_soc_doc/am6x/proxy_cfg.rst","5_soc_doc/am6x/psil_cfg.rst","5_soc_doc/am6x/ra_cfg.rst","5_soc_doc/am6x/resasg_types.rst","5_soc_doc/am6x/runtime_keystore.rst","5_soc_doc/am6x/sec_proxy.rst","5_soc_doc/am6x/soc_devgrps.rst","5_soc_doc/index.rst","5_soc_doc/j7200/clocks.rst","5_soc_doc/j7200/devices.rst","5_soc_doc/j7200/dma_cfg.rst","5_soc_doc/j7200/firewalls.rst","5_soc_doc/j7200/hosts.rst","5_soc_doc/j7200/interrupt_cfg.rst","5_soc_doc/j7200/pll_data.rst","5_soc_doc/j7200/processors.rst","5_soc_doc/j7200/proxy_cfg.rst","5_soc_doc/j7200/psil_cfg.rst","5_soc_doc/j7200/ra_cfg.rst","5_soc_doc/j7200/resasg_types.rst","5_soc_doc/j7200/sec_proxy.rst","5_soc_doc/j7200/soc_devgrps.rst","5_soc_doc/j721e/clocks.rst","5_soc_doc/j721e/devices.rst","5_soc_doc/j721e/dma_cfg.rst","5_soc_doc/j721e/firewalls.rst","5_soc_doc/j721e/hosts.rst","5_soc_doc/j721e/interrupt_cfg.rst","5_soc_doc/j721e/pll_data.rst","5_soc_doc/j721e/processors.rst","5_soc_doc/j721e/proxy_cfg.rst","5_soc_doc/j721e/psil_cfg.rst","5_soc_doc/j721e/ra_cfg.rst","5_soc_doc/j721e/resasg_types.rst","5_soc_doc/j721e/sec_proxy.rst","5_soc_doc/j721e/soc_devgrps.rst","5_soc_doc/j721e/soc_domgrps.rst","6_topic_user_guides/devgrp_usage.rst","6_topic_user_guides/dkek_management.rst","6_topic_user_guides/domgrp_usage.rst","6_topic_user_guides/extended_otp.rst","6_topic_user_guides/firewall_faq.rst","6_topic_user_guides/hs_boardcfg_signing.rst","6_topic_user_guides/index.rst","6_topic_user_guides/key_writer.rst","6_topic_user_guides/otp_revision.rst","6_topic_user_guides/sa2ul_access.rst","6_topic_user_guides/secure_boot_signing.rst","6_topic_user_guides/secure_debug.rst","6_topic_user_guides/security_handover.rst","index.rst"],objects:{},objnames:{},objtypes:{},terms:{"00000000454d53450200010002000100":118,"00b":26,"01b":26,"02000000011a00006a37657300000000":118,"02a6000001000200cffc17b20bcbf96a":118,"07ab1b2400d5757a1f0b2f32fdf06b39376e0e7fd2e930ea4b1a7b0e24bbc520926de2c6":118,"0bb88ba99d3a8b1d92075c67bcc047d2":118,"0byte":3,"0ec7edc7c6edac3d9bdfefe0eddc3fff":118,"0x0":[3,13,17,111],"0x00":[3,21,42,57,73,89,103],"0x0000":115,"0x00000000":[21,34,49,65,81,95],"0x0000000070000000":3,"0x00000000700effff":3,"0x00000000701effff":3,"0x00000004":[17,21,118],"0x0000006e":114,"0x0000007f":114,"0x0000b000":95,"0x0000efff":95,"0x0001":23,"0x0002":23,"0x0002u":3,"0x0004":23,"0x0005u":7,"0x0008":23,"0x000au":[3,24],"0x000bu":[23,24],"0x000cu":[24,26],"0x000du":[24,27],"0x000eu":[24,25],"0x001":42,"0x0010":23,"0x0020":23,"0x0020u":3,"0x003":[42,57,73],"0x00300000":[34,49,65,95],"0x003000ff":[34,49,65,95],"0x0040":42,"0x005":42,"0x006":42,"0x00a00000":[34,49,65,81,95],"0x00a003ff":[49,65],"0x00a007ff":[81,95],"0x00a10000":[49,65,81,95],"0x00a107ff":[49,65,81,95],"0x00a20000":[49,65,81,95],"0x00a207ff":[49,65,81,95],"0x00a30000":[49,65,81,95],"0x00a301ff":81,"0x00a303ff":[49,65,95],"0x00a307ff":34,"0x00a60000":95,"0x00a61fff":95,"0x00a70000":95,"0x00a71fff":95,"0x00ac0000":95,"0x00ac0fff":95,"0x00ad0000":95,"0x00ad0fff":95,"0x00c0":[42,57,73],"0x01":[5,38,53,57,69,73,85,89,99,103,118],"0x0100":5,"0x01000000":34,"0x0100u":5,"0x0101":5,"0x0101u":5,"0x0102":5,"0x0102u":5,"0x0103":5,"0x0103u":5,"0x0104":5,"0x0104u":5,"0x010c":5,"0x010cu":5,"0x010d":5,"0x010du":5,"0x010e":5,"0x010eu":5,"0x0140":42,"0x0180":42,"0x01a":42,"0x01c":42,"0x01cc0000":114,"0x01e":42,"0x01ff0000":114,"0x02":[38,42,53,57,69,73,85,89,99,103,118],"0x0200":6,"0x0200u":6,"0x0201":6,"0x0201u":6,"0x0202":6,"0x0202u":6,"0x020cu":23,"0x021":42,"0x03":[42,57,73,89,99,103],"0x04":[57,73,99,103],"0x04210000":34,"0x042101ff":34,"0x05":[57,73,89,103],"0x053f0000":81,"0x053f00ff":81,"0x06":[38,85,89,99,103],"0x061":[57,73],"0x062":[57,73],"0x064":[57,73],"0x0682":42,"0x0683":42,"0x068d":42,"0x068e":42,"0x068f":42,"0x06a0":42,"0x06a1":42,"0x06a2":42,"0x07":[38,57,73,85,89,99,103],"0x070a":42,"0x070d":42,"0x070f":42,"0x0710":42,"0x0711":42,"0x0712":42,"0x0713":42,"0x0714":42,"0x0715":42,"0x0716":42,"0x0717":42,"0x0718":42,"0x0719":42,"0x071a":42,"0x071b":42,"0x071c":42,"0x071d":42,"0x071e":42,"0x0783":42,"0x079":103,"0x0790":42,"0x0791":42,"0x0792":42,"0x0793":42,"0x0794":42,"0x0795":42,"0x0796":42,"0x0797":42,"0x0798":42,"0x0799":42,"0x079a":42,"0x079b":42,"0x079c":42,"0x079d":42,"0x07a":103,"0x07a3":42,"0x07a4":42,"0x07a5":42,"0x07a6":42,"0x07a7":42,"0x07a8":42,"0x07a9":42,"0x07aa":42,"0x07ab":42,"0x07ac":42,"0x07ad":42,"0x07ae":42,"0x07af":42,"0x07b":[89,103],"0x07b0":42,"0x07b1":42,"0x07b2":42,"0x07b3":42,"0x07b4":42,"0x07b5":42,"0x07b6":42,"0x07b7":42,"0x07b8":42,"0x08":[89,99,103],"0x080":[89,103],"0x082":[89,103],"0x083":[89,103],"0x0840":42,"0x084a":42,"0x084c":42,"0x086":103,"0x087":103,"0x088":[89,103],"0x089":[89,103],"0x09":99,"0x091":[57,73],"0x09c":[57,73],"0x0a":[42,57,73,89,103],"0x0b":[57,73,89,103],"0x0b3":[57,73],"0x0b4":[57,73],"0x0b5":[57,73],"0x0b6":[57,73],"0x0b9":[57,73],"0x0bb":[57,73],"0x0bc":[57,73],"0x0bd":[57,73],"0x0be":[57,73],"0x0bf":[57,73],"0x0c":[42,89,103],"0x0c2":[57,73],"0x0c3":[57,73],"0x0cf":[89,103],"0x0d":[42,57,73,89,103],"0x0d0":[89,103],"0x0d1":[89,103],"0x0d2":[89,103],"0x0d3":[89,103],"0x0d4":[89,103],"0x0d5":[89,103],"0x0e":[42,57,73,103],"0x0e9":[89,103],"0x0ea":[89,103],"0x0eb":[89,103],"0x0ec":[89,103],"0x0ed":[89,103],"0x0f":[42,57,73,89,103],"0x0fe0":30,"0x1":[13,30],"0x10":[3,42,89,103],"0x1000":[8,30,40,55,71,87,101],"0x1000u":8,"0x1001":[8,55,71],"0x1001u":8,"0x1017":40,"0x1018":40,"0x1019":40,"0x1029":40,"0x103b":87,"0x1077":[55,71],"0x108b":101,"0x11":[21,24,42],"0x1100":11,"0x1101":11,"0x1102":11,"0x1103":11,"0x1110":11,"0x1110u":11,"0x1111":11,"0x1116100":111,"0x1120":11,"0x1120u":11,"0x12":42,"0x1200":12,"0x1201":12,"0x1205":12,"0x1205u":12,"0x1206":12,"0x1207u":23,"0x1210":12,"0x1211":12,"0x1215":12,"0x1215u":12,"0x1216":12,"0x1220":12,"0x1221":12,"0x1230":12,"0x1230u":12,"0x1231":12,"0x1231u":12,"0x1232":12,"0x1233":12,"0x1234":12,"0x1234u":12,"0x1240":12,"0x1240u":12,"0x1241":12,"0x1280":10,"0x1280u":10,"0x1281":10,"0x1281u":10,"0x1282":10,"0x1282u":10,"0x1283":10,"0x1283u":10,"0x13":42,"0x1300":9,"0x1300u":9,"0x14":42,"0x15":42,"0x1500u":26,"0x16":42,"0x17":42,"0x18":[38,42],"0x1840":[57,73],"0x1880":[57,73],"0x19":42,"0x1900":[57,73],"0x1a":42,"0x1b":42,"0x1c":42,"0x1d":42,"0x1e":42,"0x1e40":103,"0x1e80":103,"0x1ec0":[89,103],"0x1u":[45,60,76,91,105,106],"0x2":[13,30],"0x20":[3,21,38,42,53,55,69,71,85,87,99,101,118],"0x2000":[40,89,103],"0x2013":40,"0x20210102":[21,118],"0x2080":[89,103],"0x20c0":[89,103],"0x21":[38,42,53,69,85,99,118],"0x2180":103,"0x21c0":103,"0x22":[21,42,53,69,118],"0x2200":[89,103],"0x2223":[21,118],"0x2240":[89,103],"0x23":[42,53,69,118],"0x23be":27,"0x24":42,"0x2440":[57,73],"0x25":42,"0x26":42,"0x27":42,"0x2700":[57,73],"0x28":42,"0x2800u":[43,58,74],"0x283c0000":[49,65,81,95],"0x283c001f":[49,65,81,95],"0x28400000":[49,65,81,95],"0x28401fff":[49,65,81,95],"0x28440000":[49,65,81,95],"0x2847ffff":[49,65,81,95],"0x28480000":[49,65,81,95],"0x28481fff":[49,65,81,95],"0x284a0000":[49,65,81,95],"0x284a3fff":[49,65,81,95],"0x284c0000":[49,65,81,95],"0x284c3fff":[49,65,81,95],"0x28560000":[49,65,81,95],"0x28563fff":[49,65,81],"0x2856ffff":95,"0x28570000":[49,65,81,95],"0x2857007f":[49,65],"0x285701ff":[81,95],"0x28580000":[49,65,81,95],"0x28580fff":[49,65,81,95],"0x28590000":[49,65,81,95],"0x285900ff":[49,65,81,95],"0x285a0000":[49,65,81,95],"0x285a3fff":[49,65,81,95],"0x285b0000":[49,65,81,95],"0x285c0000":[49,65,81,95],"0x285c00ff":[49,65,81,95],"0x285d0000":[49,65,81,95],"0x285d03ff":[49,65,81,95],"0x29":42,"0x2a":42,"0x2a268000":[49,65,81,95],"0x2a2681ff":[49,65,81,95],"0x2a280000":[49,65,81,95],"0x2a29ffff":[49,65,81,95],"0x2a47ffff":[49,65,81,95],"0x2a500000":[49,65,81,95],"0x2a53ffff":[49,65,81,95],"0x2a580000":[49,65,81,95],"0x2a5bffff":[49,65,81,95],"0x2a600000":[49,65,81,95],"0x2a6fffff":[49,65,81,95],"0x2a700000":[49,65,81,95],"0x2a7fffff":[49,65,81,95],"0x2a800000":[49,65,81,95],"0x2a83ffff":[49,65,81,95],"0x2aa00000":[49,65,81,95],"0x2aa3ffff":[49,65,81,95],"0x2b":42,"0x2b000000":[49,65,81,95],"0x2b3fffff":[49,65,81,95],"0x2b800000":[49,65,81,95],"0x2bbfffff":[49,65,81,95],"0x2c":42,"0x2cca":[57,73],"0x2ccd":[57,73],"0x2d":42,"0x2d0a":[57,73],"0x2d0d":[57,73],"0x2d4a":[57,73],"0x2d4d":[57,73],"0x2d80":[57,73],"0x2e":42,"0x2e40":[57,73],"0x2ec0":[57,73],"0x2ec1":[57,73],"0x2ec2":[57,73],"0x2ec3":[57,73],"0x2ec4":[57,73],"0x2ec5":[57,73],"0x2ec7":[57,73],"0x2eca":[57,73],"0x2ecb":[57,73],"0x2f":42,"0x2f00":[57,73],"0x2f01":[57,73],"0x2f02":[57,73],"0x2f03":[57,73],"0x2f0a":[57,73],"0x2f0b":[57,73],"0x2f0d":[57,73],"0x2f0e":[57,73],"0x2f0f":[57,73],"0x2f4a":[57,73],"0x2f4d":[57,73],"0x2f80":[57,73],"0x2fc0":[57,73],"0x3":[13,30],"0x30":[42,99],"0x3080":[57,73],"0x30800000":[49,65,81,95],"0x3080001f":[49,65,81,95],"0x30801000":[49,65,81,95],"0x3080101f":[49,65,81,95],"0x30802000":[49,65,81,95],"0x3080201f":[49,65,81,95],"0x3081":[57,73],"0x3082":[57,73],"0x3083":[57,73],"0x308a":[57,73],"0x308b":[57,73],"0x308d":[57,73],"0x308f":[57,73],"0x30900000":[49,65,81,95],"0x30901fff":[49,65,81],"0x30907fff":95,"0x30908000":[49,65,81,95],"0x30909fff":[49,65,81],"0x3090ffff":95,"0x30940000":[49,65,81,95],"0x3094ffff":[49,65,81],"0x3097ffff":95,"0x30b00000":[49,65,81,95],"0x30b03fff":81,"0x30b0ffff":[49,65],"0x30b1ffff":95,"0x30c0":[57,73],"0x30c00000":[49,65,81,95],"0x30c03fff":81,"0x30c0ffff":[49,65,95],"0x30c1":[57,73],"0x30c2":[57,73],"0x30c3":[57,73],"0x30c5":[57,73],"0x30c7":[57,73],"0x30ca":[57,73],"0x30cb":[57,73],"0x30d00000":[49,65,81,95],"0x30d03fff":81,"0x30d07fff":[49,65,95],"0x31":42,"0x31040000":[49,65,81,95],"0x31043fff":[49,65,81,95],"0x31080000":[49,65,81,95],"0x310bffff":[49,65,81,95],"0x31100000":[49,65,81,95],"0x3110007f":[49,65],"0x31100fff":[81,95],"0x31110000":[49,65,81,95],"0x31113fff":[49,65,81,95],"0x31120000":[49,65,81,95],"0x311200ff":[49,65,81,95],"0x31130000":[49,65,81,95],"0x31133fff":[49,65,81,95],"0x31140000":[49,65,81,95],"0x31150000":[49,65,81,95],"0x311500ff":[49,65,81,95],"0x31160000":[49,65,81,95],"0x311603ff":[49,65,81,95],"0x31f78000":[49,65,81,95],"0x31f781ff":[49,65,81,95],"0x32":42,"0x32000000":[49,65,81,95],"0x3201ffff":[49,65,81,95],"0x328fffff":[49,65,81,95],"0x33":[21,42],"0x33000000":[49,65,81,95],"0x3303ffff":[49,65,81,95],"0x33400000":[49,65,81,95],"0x3343ffff":[49,65,81,95],"0x33800000":[49,65,81,95],"0x339fffff":[49,65,81,95],"0x33c00000":[49,65,81,95],"0x33c3ffff":[49,65,81,95],"0x33c40000":[49,65,81,95],"0x33c7ffff":[49,65,81,95],"0x33ca":[89,103],"0x33cd":[89,103],"0x33d00000":[49,65,81,95],"0x33dfffff":[49,65,81,95],"0x34":42,"0x34000000":[49,65,81,95],"0x3403ffff":81,"0x340a":[89,103],"0x340d":[89,103],"0x340fffff":[49,65,95],"0x344a":[89,103],"0x344d":[89,103],"0x3480":[89,103],"0x34c0":[89,103],"0x34c1":[89,103],"0x34c2":[89,103],"0x34c3":[89,103],"0x34c4":103,"0x34c5":[89,103],"0x34c6":[89,103],"0x34c7":[89,103],"0x34c8":[89,103],"0x34ca":[89,103],"0x34cb":[89,103],"0x35":42,"0x3500":[89,103],"0x35000000":[49,65,81,95],"0x3501":[89,103],"0x3502":[89,103],"0x3503":[89,103],"0x3503ffff":81,"0x350a":[89,103],"0x350b":[89,103],"0x350c":[89,103],"0x350d":[89,103],"0x350e":103,"0x350f":[89,103],"0x350fffff":[49,65],"0x3510":[89,103],"0x351fffff":95,"0x3540":[89,103],"0x36":42,"0x37":42,"0x38":42,"0x38000000":[49,65,81,95],"0x383fffff":[49,65,81,95],"0x3a4a":[89,103],"0x3a4d":[89,103],"0x3a80":[89,103],"0x3ac0":[89,103],"0x3ac1":[89,103],"0x3ac2":[89,103],"0x3ac3":[89,103],"0x3ac5":[89,103],"0x3ac7":[89,103],"0x3aca":[89,103],"0x3acb":[89,103],"0x3b00":[89,103],"0x3b01":[89,103],"0x3b02":[89,103],"0x3b03":[89,103],"0x3b0a":[89,103],"0x3b0b":[89,103],"0x3b0d":[89,103],"0x3b0f":[89,103],"0x3b40":[89,103],"0x3c000000":[49,65,81,95],"0x3c3fffff":[49,65,81,95],"0x4":30,"0x40":30,"0x4000":[40,55,71,87,101],"0x4001":[40,55,71],"0x4002":40,"0x4003":[40,55,71,87,101],"0x4081":27,"0x4081u":23,"0x40c00000":[49,65,81,95],"0x40c000ff":[49,65,81,95],"0x4100":[40,55,71,87,101],"0x4104":[40,55,71,87,101],"0x41c00000":[49,65,81,95],"0x41c7ffff":[49,65],"0x41cfffff":[81,95],"0x4200":[40,55,71,87,101],"0x4204":[40,55,71,87,101],"0x42200000":[49,65,81,95],"0x422001ff":[49,65],"0x422003ff":[81,95],"0x42af":27,"0x4300":[40,55,71,87,101],"0x4301":87,"0x4302":101,"0x4303":40,"0x4304":[40,55,71,87,101],"0x4305":[87,101],"0x4307":40,"0x4308":40,"0x430b":40,"0x430c":40,"0x430f":40,"0x4310":40,"0x4311":40,"0x4400":[40,55,71,87,101],"0x4401":[55,71],"0x4402":[55,71,87,101],"0x4403":40,"0x4404":[40,87,101],"0x44043000":30,"0x4405":40,"0x4406":40,"0x44060000":34,"0x4407":40,"0x4407bfff":34,"0x4407c000":34,"0x4407ffff":34,"0x4408":40,"0x44083000":30,"0x4409":40,"0x440b":[40,87,101],"0x440c":40,"0x440e":40,"0x440f":40,"0x4410":40,"0x44234000":[34,49,65,81,95],"0x44234fff":[34,49,65,81,95],"0x44235000":[34,49,65,81,95],"0x44237fff":[34,49,65,81,95],"0x4500":[40,55,71,87,101],"0x45000000":[34,49,65,81,95,119],"0x4503":[55,71],"0x4504":[55,71],"0x4507":[55,71],"0x4507ffff":34,"0x4508":[55,71,87,101],"0x45080000":34,"0x450b":[55,71],"0x450c":[55,71],"0x450f":[55,71],"0x4510":[55,71],"0x4513":[55,71],"0x4514":[55,71],"0x4515":[55,71],"0x4516":[55,71],"0x45cfffff":34,"0x45d00000":[34,49,65,81,95],"0x45dfffff":[34,49,65,81,95],"0x45e00000":34,"0x45ffffff":[34,49,65,81,95,119],"0x4600":[55,71,87,101],"0x4601":[55,71],"0x4602":[55,71],"0x460a":101,"0x460c":[87,101],"0x460f":87,"0x4610":87,"0x4616":[87,101],"0x4618":[87,101],"0x461f":87,"0x4622":[87,101],"0x4624":[87,101],"0x462e":[87,101],"0x4700":[55,71,87,101],"0x4701":[87,101],"0x4702":[87,101],"0x4703":[87,101],"0x4704":[87,101],"0x4707":[55,71],"0x4709":[87,101],"0x470a":87,"0x470c":[87,101],"0x4729":[87,101],"0x473f":87,"0x4800":[55,71,87,101],"0x48100000":34,"0x4811001f":34,"0x48130000":34,"0x481f":[55,71,87,101],"0x4820":[87,101],"0x482500ff":34,"0x483f":[87,101],"0x4840":[87,101],"0x48400000":34,"0x48411fff":34,"0x48420000":34,"0x48607fff":34,"0x487f":[87,101],"0x4880":[87,101],"0x489f":[87,101],"0x4900":[87,101],"0x49000000":34,"0x49013fff":34,"0x4968b2e9":20,"0x49800000":34,"0x49ff":[87,101],"0x4a00":[87,101],"0x4a67ffff":34,"0x4a811000":34,"0x4a812fff":34,"0x4aa18000":34,"0x4aa18fff":34,"0x4b8a0000":34,"0x4b8affff":34,"0x4b920000":34,"0x4b92ffff":34,"0x4c01ffff":34,"0x4c41u":23,"0x4d000000":34,"0x4d001fff":34,"0x4d004000":34,"0x4d005fff":34,"0x4d008000":34,"0x4d009fff":34,"0x4d012000":34,"0x4d013fff":34,"0x4d016000":34,"0x4d017fff":34,"0x4d03c000":34,"0x4d04bfff":34,"0x4e004000":34,"0x4e013fff":34,"0x4e3fffff":34,"0x5":30,"0x5170":27,"0x5170u":23,"0x555555u":24,"0x5a":[15,21,27,118],"0x6000":[55,71,87,101],"0x60000000":[49,65,81,95],"0x602d":[87,101],"0x602e":[87,101],"0x602f":[55,71,87,101],"0x608f":27,"0x6b39376e":118,"0x6cffffff":[49,65,81,95],"0x6d000000":[49,65,81,95],"0x6dffffff":[49,65,81,95],"0x6e000000":[49,65,81,95],"0x6effffff":[49,65,81,95],"0x7000":[55,71,87,101],"0x70000":111,"0x70000000":[49,65,81,95,111],"0x701c0000":34,"0x701dffff":34,"0x701fc000":34,"0x701fffff":[34,49,65,81,95],"0x7100":[55,71,87,101],"0x7103":[55,71],"0x7106":[87,101],"0x7200":[55,71,87,101],"0x7203":[55,71],"0x7204":[55,71],"0x7207":[55,71,87,101],"0x7208":[55,71],"0x720b":[55,71],"0x720c":[55,71],"0x720e":[55,71],"0x720f":[55,71],"0x7211":[55,71],"0x7212":[55,71],"0x7300":[87,101],"0x7303":[87,101],"0x7400":[87,101],"0x7403":[87,101],"0x7500":[87,101],"0x7501":[87,101],"0x7502":[87,101],"0x7503":[87,101],"0x7ab1b240":118,"0x7b25u":23,"0x8":[55,71,87,101,111],"0x80":27,"0x8000":10,"0x80b5ae71":20,"0x8105u":24,"0x8805u":24,"0x8d27":27,"0x8d27u":23,"0x9000":[16,40,55,71,87,101],"0x9000u":16,"0x9001":[16,55,71],"0x9001u":16,"0x9002":[16,55,71],"0x9002u":16,"0x9003":14,"0x9003u":14,"0x9004":14,"0x9004u":14,"0x900c":19,"0x900cu":19,"0x9010":40,"0x9011":40,"0x9012":40,"0x9013":40,"0x901c":40,"0x9021":19,"0x9021u":19,"0x9022":15,"0x9022u":15,"0x9023":15,"0x9023u":15,"0x9024":15,"0x9024u":15,"0x9025":15,"0x9025u":15,"0x9026":15,"0x9026u":15,"0x9029":14,"0x9029u":14,"0x9030":22,"0x9030u":22,"0x9031":17,"0x9031u":17,"0x9032":[18,115],"0x9032u":18,"0x9033":[18,115],"0x9033u":18,"0x9034":[18,115],"0x9034u":18,"0x9035":[18,115],"0x9035u":18,"0x903b":87,"0x908b":101,"0x9095":[55,71],"0x926de2c6":118,"0xa000":40,"0xa013":40,"0xa5":[15,21],"0xa5c3u":23,"0xb2f32fdf":118,"0xc000":[13,40,55,71,87,101,119],"0xc000u":13,"0xc001":[13,40,55,71,87,101,119],"0xc001u":13,"0xc005":[13,119],"0xc005u":13,"0xc100":[13,40,55,71,87,101,119],"0xc100u":13,"0xc101":[13,119],"0xc101u":13,"0xc108":[40,55,71,87,101],"0xc120":[13,119],"0xc120u":13,"0xc1d3u":23,"0xc200":[40,55,71,87,101],"0xc208":[40,55,71,87,101],"0xc300":[40,55,71],"0xc303":40,"0xc304":40,"0xc307":40,"0xc308":[40,55,71],"0xc30b":40,"0xc30c":40,"0xc30f":40,"0xc310":40,"0xc311":40,"0xc400":[13,40,55,71,87,101,119],"0xc400u":13,"0xc401":[13,55,71,119],"0xc401u":13,"0xc402":[55,71,87,101],"0xc403":40,"0xc404":[40,87,101],"0xc405":40,"0xc406":40,"0xc407":40,"0xc408":40,"0xc409":40,"0xc40b":[40,87,101],"0xc40c":40,"0xc40e":40,"0xc500":[40,55,71,87,101],"0xc503":[55,71],"0xc504":[55,71],"0xc507":[40,55,71],"0xc508":[55,71,87,101],"0xc50b":[55,71],"0xc50c":[55,71],"0xc50f":[55,71],"0xc510":[55,71],"0xc513":[55,71],"0xc514":[55,71],"0xc515":[55,71],"0xc516":[55,71],"0xc600":[87,101],"0xc60a":101,"0xc60c":[87,101],"0xc60f":87,"0xc610":87,"0xc616":[87,101],"0xc618":[87,101],"0xc61f":87,"0xc622":[87,101],"0xc624":[87,101],"0xc62e":[87,101],"0xc700":[87,101],"0xc701":[87,101],"0xc702":[87,101],"0xc703":[87,101],"0xc704":[87,101],"0xc709":[87,101],"0xc70a":87,"0xc70c":[87,101],"0xc729":[87,101],"0xc73f":87,"0xc800":[55,71,87,101],"0xc81f":[55,71,87,101],"0xc820":[87,101],"0xc83f":[87,101],"0xc840":[87,101],"0xc87f":[87,101],"0xc880":[87,101],"0xc89f":[87,101],"0xc900":[87,101],"0xc9ff":[87,101],"0xca00":[87,101],"0xca07":[87,101],"0xcc":114,"0xd5757a1f":118,"0xdd":114,"0xdead3a17":20,"0xdeadfa17":20,"0xe000":[55,71,87,101],"0xe022000":111,"0xe02c":[87,101],"0xe02d":[87,101],"0xe02f":[55,71,87,101],"0xe24bbc52":118,"0xe7fd2e93":118,"0xea4b1a7b":118,"0xf000":[55,71,87,101],"0xf007":[55,71,87,101],"0xf100":[55,71,87,101],"0xf103":[55,71],"0xf106":[87,101],"0xf1ea":27,"0xf1eau":23,"0xf200":[55,71,87,101],"0xf203":[55,71],"0xf204":[55,71],"0xf207":[55,71,87,101],"0xf208":[55,71],"0xf20b":[55,71],"0xf20c":[55,71],"0xf20e":[55,71],"0xf20f":[55,71],"0xf211":[55,71],"0xf212":[55,71],"0xf300":[87,101],"0xf303":[87,101],"0xf3ff":[87,101],"0xf400":[87,101],"0xf500":[87,101],"0xf501":[87,101],"0xffff":115,"0xffff0000":115,"0xffffffff":5,"0xfffffffffff":[34,49,65,81,95],"0xffffffu":24,"0xppppqqqq":118,"1000000000u":[37,84,98],"100000000u":[52,68],"1083801600u":98,"10b":[26,27],"1155000000u":[52,68],"1179648000u":98,"11b":26,"1200000000u":98,"128u":27,"1500000000u":98,"15de4a0d4ee20fd61f6002b07cd9b0b7":118,"1600000000u":37,"1800000000u":[37,98],"1866000000u":98,"18u":23,"1mb":3,"2000000000u":[37,84,98],"2359296000u":84,"2400000000u":[37,84,98],"250000000u":[52,68],"2600000000u":98,"2700000000u":98,"2750000000u":98,"2mb":3,"300000000u":[52,68],"3200000000u":84,"32bit":13,"32u":14,"333333333u":[52,68],"3rd":0,"400000000u":[52,68],"40b2b17a1f7a75d5":118,"41c02100":21,"41u":14,"4kb":30,"52bc4be2c6e26d92":118,"64k":3,"760d7d98a18f189760dfd0f23e2b0cb1":118,"7fe9ad875195527d40b2b17a1f7a75d5":118,"800000000u":[52,68],"8c712e8d732b48c3e09ac6c0951013c":118,"960000000u":[37,52,68,84,98],"abstract":[0,21],"break":5,"byte":[2,3,11,12,14,20,21,24,26,108,112,114,115,117,118],"case":[2,3,5,13,15,16,21,26,48,60,63,76,80,91,94,105,107,111,116],"catch":[50,66],"char":3,"default":[5,7,12,13,20,21,25,26,30,34,48,49,63,65,77,80,81,94,95,111,115],"enum":[17,18],"export":[25,27],"final":[21,115],"function":[0,2,3,5,12,13,20,22,25,26,27,31,44,46,59,61,75,78,90,92,104,106,107,108,109,115,116,119],"import":[3,13],"int":[5,21],"long":[5,10,12,13,21,30,112,117],"new":[5,13,16,21,24,30,112,118],"null":12,"public":[2,20,21,23,26,111,112,114,115,118],"return":[2,3,5,8,9,10,11,12,13,14,16,20,25,26,108,110,115],"short":[12,13,30],"static":[12,23],"switch":13,"true":[15,21,34,49,65,81,95,108,114,115,118],"try":[5,13,107],"void":5,"while":[2,5,19,20,23,30,115,116,118],AES:[0,108,112,114,117],AND:13,BUT:13,Bus:26,CCS:118,For:[0,2,5,6,8,10,13,17,19,20,21,23,24,25,26,34,49,65,81,95,107,108,109,112,116,118],IAs:26,IDs:[2,5,6,11,12,13,21,23,26,27,31,34,42,44,46,49,57,59,61,65,73,75,78,81,89,90,92,95,103,104,111],IPs:5,IRs:26,Ids:5,NOT:[2,11,12,13,107,109],Not:[13,24,36,51,67,83,97,116],OES:[8,12,30,51,67,83,97],OSes:0,One:[18,21,23,30,31,46,61,78,92],PEs:[35,42,44,50,57,59,66,73,75,82,89,90,96,103,104],QoS:[23,26,30],SYS:24,Such:107,TIs:116,TRs:12,The:[0,2,3,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,27,30,31,32,33,34,36,37,40,41,42,46,47,48,49,51,52,54,55,56,57,61,62,63,65,67,68,70,71,72,73,78,79,80,81,83,84,86,87,88,89,92,93,94,95,97,98,100,101,102,103,107,108,109,110,111,112,114,115,116,117,118,119],Then:26,There:[5,13,16,20,23,26,31,46,61,78,92,108,110,112,119],These:[0,11,13,21,23,26,27,31,35,38,44,45,46,50,53,59,60,61,66,69,75,76,78,82,85,90,91,92,96,99,104,105,106,110,111,114],USE:[11,12],Use:[13,27,30,112,114,117,118],Used:[24,50,66,116],Useful:8,Uses:21,Using:[14,15,23,27,113,117,120],With:20,YES:21,Yes:[3,6,14,15,17,18,19,22,23,27,111,112,116],__clz:115,_boardcfg:26,_bootvect_lo:13,a53:[35,50,66],a53_0:[35,44,50,59,66,75],a53_1:[35,44,50,59,66,75],a53_2:[35,44,50,59,66,75],a53_3:[35,44,50,59,66,75],a53_4:[50,59,66,75],a53_5:[50,59,66,75],a53_6:[50,59,66,75],a53_7:[50,59,66,75],a53_cl0_c0:[53,69,118],a53_cl0_c1:[53,69,118],a53_cl1_c0:[53,69,118],a53_cl1_c1:[53,69,118],a53_non_secure_supervisor:[34,49,65],a53_secure_supervisor:[34,49,65],a53ss0_core_0:38,a53ss0_core_1:38,a72:[82,96],a72_0:[82,90,96,104],a72_1:[82,90,96,104],a72_2:[82,90,96,104],a72_3:[82,90,96,104],a72_4:[82,90,96,104],a72_non_secure_supervisor:[81,95],a72_secure_supervisor:[81,95],a72ss0_core0:99,a72ss0_core0_0:85,a72ss0_core0_1:85,a72ss0_core1:99,a87rb35w:[21,114,118],a93e069d2ccdac95420cca9c5f637a80:118,abi:[3,5,26,27],abi_major:3,abi_minor:3,abil:[2,30],abl:[2,12,26,30,48,63,80,94,118],abort:3,about:[0,3,5,13,21,24,30,112],abov:[0,2,3,6,25,26,27,30,107,108,111,112,114,117,118,119],absolut:107,acceler:[0,2,4,8,12,30,77,108,116],accept:[2,5,13,25,26,27],acces:27,access:[0,2,6,8,9,10,11,12,20,23,26,30,107,108,110,111,113,118,120],access_err:[51,67],accommod:110,accompani:21,accord:[8,12,21,25,26,118],account:[0,5,13],accumul:[25,26],accur:13,achiev:[5,6,13,60,76,91,105,107],acinactm:13,ack:[2,5,6,7,13,16,22,26],acp:13,acronym:0,across:[0,2,6,26,27,108,110,118],action:[2,5],action_flag:[21,114],activ:[5,13,19,20,21,25,26,107,112,114,117,118],actual:[2,3,5,6,13,21,23,35,38,50,53,66,69,82,85,96,99,114,118],acut:114,add:[8,21,30,107,108],addit:[2,5,6,7,12,13,21,26,27,30,107,108,110,111,112,116,119],addition:5,addr:30,addr_hi:11,addr_lo:11,address:[0,3,10,11,13,17,18,19,21,23,24,25,26,27,30,34,49,65,81,95,109,115,118],adjust:11,adpllljm_hsdiv_wrap_main_0:[52,68],adpllljm_hsdiv_wrap_main_2:[52,68],adpllljm_wrap_main_1:[52,68],adpllljm_wrap_main_3:[52,68],adpllljm_wrap_main_4:[52,68],adpllm_hsdiv_wrap_mcu_0:[52,68],adpllm_hsdiv_wrap_mcu_1:[52,68],adpllm_wrap_main_6:[52,68],adpllm_wrap_main_7:[52,68],advanc:[60,76,91,105],aes256:17,aesenc:114,aesenc_bmek:114,aesenc_bmpkh:114,aesenc_ext_otp:114,aesenc_smek:114,aesenc_smpkh:114,affect:13,aforement:30,after:[2,5,7,8,10,11,12,13,14,15,18,20,23,27,37,52,68,84,98,107,110,114,115,119],again:5,against:[11,21,30,108,115,118],agent:0,aggreg:[0,2,8,26,30,116],agnost:0,aid:[48,63,80,94],aim:0,ainact:13,akin:2,albert:115,algorithm:114,align:[3,26],all:[0,2,6,9,13,15,16,20,21,23,24,25,26,27,30,50,66,108,112,114,115,116,118,119],alloc:[3,5,8,10,12,13,23,26,35,50,66,82,96],allow:[0,2,5,6,8,11,12,13,20,23,24,25,26,27,30,31,32,46,47,61,62,78,79,92,93,107,109,110,111,115,118,119],allow_debug_level_rsvd:27,allow_dkek_export_tisci:27,allow_jtag_unlock:[27,118],allow_wildcard_unlock:[27,118],allowed_atyp:26,allowed_orderid:26,allowed_prior:26,allowed_qo:26,allowed_sched_prior:26,along:[13,14,22,24,30,108,110,114,119],alongsid:[15,17],alphabet:[31,46,61,78,92],alreadi:[6,11,13,107],also:[0,2,5,6,8,13,19,20,24,26,27,31,33,46,48,61,63,78,80,92,94,110,111,112,114,115,117,118,119],alter:6,altern:[13,26,108,112,118],although:[3,5,6,7,13,23,25,26,27],altough:6,alwai:[2,3,6,13,21,23,30,108,110,118],am64:[24,27,119],am64_main_sec_mmr_main_0:38,am64x:[0,30,120],am64x_dev_a53ss0:[31,32,45],am64x_dev_a53ss0_core_0:[31,32,45],am64x_dev_a53ss0_core_1:[31,32,45],am64x_dev_adc0:[31,32,45],am64x_dev_board0:[31,32,45],am64x_dev_cmp_event_introuter0:[31,32,36,42,45],am64x_dev_compute_cluster0:[32,45],am64x_dev_compute_cluster0_pbist_0:[32,45],am64x_dev_cpsw0:[31,32,36,45],am64x_dev_cpt2_aggr0:[31,32,45],am64x_dev_cpts0:[31,32,36,45],am64x_dev_dbgsuspendrouter0:[31,32,45],am64x_dev_dcc0:[31,32,45],am64x_dev_dcc1:[31,32,45],am64x_dev_dcc2:[31,32,45],am64x_dev_dcc3:[31,32,45],am64x_dev_dcc4:[31,32,45],am64x_dev_dcc5:[31,32,45],am64x_dev_ddpa0:[31,32,45],am64x_dev_ddr16ss0:[31,32,45],am64x_dev_debugss_wrap0:[31,32,45],am64x_dev_dmass0:[32,40,45],am64x_dev_dmass0_bcdma_0:[31,32,33,41,42,45],am64x_dev_dmass0_cbass_0:[31,32,45],am64x_dev_dmass0_intaggr_0:[31,32,36,42,45],am64x_dev_dmass0_ipcss_0:[31,32,45],am64x_dev_dmass0_pktdma_0:[31,32,33,41,42,45],am64x_dev_dmass0_psilcfg_0:[31,32,45],am64x_dev_dmass0_psilss_0:[31,32,45],am64x_dev_dmass0_ringacc_0:[31,32,36,41,42],am64x_dev_dmsc0:[32,45],am64x_dev_ecap0:[31,32,45],am64x_dev_ecap1:[31,32,45],am64x_dev_ecap2:[31,32,45],am64x_dev_elm0:[31,32,45],am64x_dev_emif_data_0_vd:[32,45],am64x_dev_epwm0:[31,32,36,45],am64x_dev_epwm1:[31,32,45],am64x_dev_epwm2:[31,32,45],am64x_dev_epwm3:[31,32,36,45],am64x_dev_epwm4:[31,32,45],am64x_dev_epwm5:[31,32,45],am64x_dev_epwm6:[31,32,36,45],am64x_dev_epwm7:[31,32,45],am64x_dev_epwm8:[31,32,45],am64x_dev_eqep0:[31,32,45],am64x_dev_eqep1:[31,32,45],am64x_dev_eqep2:[31,32,45],am64x_dev_esm0:[31,32,45],am64x_dev_fsirx0:[31,32,45],am64x_dev_fsirx1:[31,32,45],am64x_dev_fsirx2:[31,32,45],am64x_dev_fsirx3:[31,32,45],am64x_dev_fsirx4:[31,32,45],am64x_dev_fsirx5:[31,32,45],am64x_dev_fsitx0:[31,32,45],am64x_dev_fsitx1:[31,32,45],am64x_dev_fss0:[32,45],am64x_dev_fss0_fsas_0:[31,32,45],am64x_dev_fss0_ospi_0:[31,32,45],am64x_dev_gicss0:[31,32,36,45],am64x_dev_gpio0:[31,32,36,45],am64x_dev_gpio1:[31,32,36,45],am64x_dev_gpmc0:[31,32,45],am64x_dev_gtc0:[31,32,36,45],am64x_dev_i2c0:[31,32,45],am64x_dev_i2c1:[31,32,45],am64x_dev_i2c2:[31,32,45],am64x_dev_i2c3:[31,32,45],am64x_dev_led0:[31,32,45],am64x_dev_mailbox0:[32,45],am64x_dev_main2mcu_vd:[32,45],am64x_dev_main_gpiomux_introuter0:[31,32,36,42,45],am64x_dev_mcan0:[31,32,45],am64x_dev_mcan1:[31,32,45],am64x_dev_mcspi0:[31,32,45],am64x_dev_mcspi1:[31,32,45],am64x_dev_mcspi2:[31,32,45],am64x_dev_mcspi3:[31,32,45],am64x_dev_mcspi4:[31,32,45],am64x_dev_mcu2main_vd:[32,45],am64x_dev_mcu_dcc0:[31,32,45],am64x_dev_mcu_esm0:[31,32,36,45],am64x_dev_mcu_gpio0:[31,32,36,45],am64x_dev_mcu_i2c0:[31,32,45],am64x_dev_mcu_i2c1:[31,32,45],am64x_dev_mcu_m4fss0:[32,45],am64x_dev_mcu_m4fss0_core0:[31,32,36,45],am64x_dev_mcu_mcrc64_0:[31,32,45],am64x_dev_mcu_mcspi0:[31,32,45],am64x_dev_mcu_mcspi1:[31,32,45],am64x_dev_mcu_mcu_gpiomux_introuter0:[31,32,36,42,45],am64x_dev_mcu_psc0:[31,32,45],am64x_dev_mcu_rti0:[31,32,45],am64x_dev_mcu_timer0:[31,32,45],am64x_dev_mcu_timer1:[31,32,45],am64x_dev_mcu_timer2:[31,32,45],am64x_dev_mcu_timer3:[31,32,45],am64x_dev_mcu_uart0:[31,32,45],am64x_dev_mcu_uart1:[31,32,45],am64x_dev_mmcsd0:[31,32,45],am64x_dev_mmcsd1:[31,32,45],am64x_dev_msram_256k0:[31,32,45],am64x_dev_msram_256k1:[31,32,45],am64x_dev_msram_256k2:[31,32,45],am64x_dev_msram_256k3:[31,32,45],am64x_dev_msram_256k4:[31,32,45],am64x_dev_msram_256k5:[31,32,45],am64x_dev_pbist0:[31,32,45],am64x_dev_pbist1:[31,32,45],am64x_dev_pbist2:[31,32,45],am64x_dev_pbist3:[31,32,45],am64x_dev_pcie0:[31,32,36,45],am64x_dev_postdiv1_16fft1:[31,32,45],am64x_dev_postdiv4_16ff0:[31,32,45],am64x_dev_postdiv4_16ff2:[31,32,45],am64x_dev_pru_icssg0:[31,32,36,45],am64x_dev_pru_icssg1:[31,32,36,45],am64x_dev_psc0:[31,32,45],am64x_dev_psramecc0:[31,32,45],am64x_dev_r5fss0:[32,45],am64x_dev_r5fss0_core0:[31,32,36,45],am64x_dev_r5fss0_core1:[31,32,36,45],am64x_dev_r5fss1:[32,45],am64x_dev_r5fss1_core0:[31,32,36,45],am64x_dev_r5fss1_core1:[31,32,36,45],am64x_dev_rti0:[31,32,45],am64x_dev_rti10:[31,32,45],am64x_dev_rti11:[31,32,45],am64x_dev_rti1:[31,32,45],am64x_dev_rti8:[31,32,45],am64x_dev_rti9:[31,32,45],am64x_dev_sa2_ul0:[31,32,45],am64x_dev_serdes_10g0:[31,32,45],am64x_dev_spinlock0:[31,32,45],am64x_dev_stm0:[31,32,45],am64x_dev_timer0:[31,32,36,45],am64x_dev_timer10:[31,32,45],am64x_dev_timer11:[31,32,45],am64x_dev_timer1:[31,32,36,45],am64x_dev_timer2:[31,32,36,45],am64x_dev_timer3:[31,32,36,45],am64x_dev_timer4:[31,32,45],am64x_dev_timer5:[31,32,45],am64x_dev_timer6:[31,32,45],am64x_dev_timer7:[31,32,45],am64x_dev_timer8:[31,32,45],am64x_dev_timer9:[31,32,45],am64x_dev_timermgr0:[31,32,45],am64x_dev_timesync_event_introuter0:[31,32,36,42,45],am64x_dev_uart0:[31,32,45],am64x_dev_uart1:[31,32,45],am64x_dev_uart2:[31,32,45],am64x_dev_uart3:[31,32,45],am64x_dev_uart4:[31,32,45],am64x_dev_uart5:[31,32,45],am64x_dev_uart6:[31,32,45],am64x_dev_usb0:[31,32,45],am64x_dev_vtm0:[31,32,45],am65x:[0,30,111,112,115,118,120],am65x_sr2:[26,77,112],am65xx:2,am6:[5,13,25,26,77],am6_dev_board0:[46,47,60,61,62,76],am6_dev_cal0:[46,47,51,60,61,62,67,76],am6_dev_cbass0:[46,47,51,60,61,62,67,76],am6_dev_cbass_debug0:[46,47,51,60,61,62,67,76],am6_dev_cbass_fw0:[46,47,51,60,61,62,67,76],am6_dev_cbass_infra0:[46,47,51,60,61,62,67,76],am6_dev_ccdebugss0:[46,47,51,60,61,62,67,76],am6_dev_cmpevent_intrtr0:[46,47,51,57,60,61,62,67,73,76],am6_dev_compute_cluster_a53_0:[46,47,60,61,62,76],am6_dev_compute_cluster_a53_1:[46,47,60,61,62,76],am6_dev_compute_cluster_a53_2:[46,47,60,61,62,76],am6_dev_compute_cluster_a53_3:[46,47,60,61,62,76],am6_dev_compute_cluster_cpac0:[47,60,61,62,76],am6_dev_compute_cluster_cpac1:[47,60,61,62,76],am6_dev_compute_cluster_cpac_pbist0:[47,60,62,76],am6_dev_compute_cluster_cpac_pbist1:[47,60,62,76],am6_dev_compute_cluster_msmc0:[46,47,60,61,62,76],am6_dev_compute_cluster_pbist0:[46,47,60,62,76],am6_dev_cpt2_aggr0:[46,47,60,61,62,76],am6_dev_cpt2_probe_vbusm_main_cal0_0:[46,47,60,61,62,76],am6_dev_cpt2_probe_vbusm_main_dss_2:[46,47,60,61,62,76],am6_dev_cpt2_probe_vbusm_main_navddrhi_5:[46,47,60,61,62,76],am6_dev_cpt2_probe_vbusm_main_navddrlo_6:[46,47,60,61,62,76],am6_dev_cpt2_probe_vbusm_main_navsramhi_3:[46,47,60,61,62,76],am6_dev_cpt2_probe_vbusm_main_navsramlo_4:[46,47,60,61,62,76],am6_dev_cpt2_probe_vbusm_mcu_export_slv_0:[46,47,60,61,62,76],am6_dev_cpt2_probe_vbusm_mcu_fss_s0_2:[46,47,60,61,62,76],am6_dev_cpt2_probe_vbusm_mcu_fss_s1_3:[46,47,60,61,62,76],am6_dev_cpt2_probe_vbusm_mcu_sram_slv_1:[46,47,60,61,62,76],am6_dev_ctrl_mmr0:[46,47,51,60,61,62,67,76],am6_dev_dcc0:[46,47,51,60,61,62,67,76],am6_dev_dcc1:[46,47,51,60,61,62,67,76],am6_dev_dcc2:[46,47,51,60,61,62,67,76],am6_dev_dcc3:[46,47,51,60,61,62,67,76],am6_dev_dcc4:[46,47,51,60,61,62,67,76],am6_dev_dcc5:[46,47,51,60,61,62,67,76],am6_dev_dcc6:[46,47,51,60,61,62,67,76],am6_dev_dcc7:[46,47,51,60,61,62,67,76],am6_dev_ddrss0:[46,47,51,60,61,62,67,76],am6_dev_debugss0:[46,47,51,60,61,62,67,76],am6_dev_debugss_wrap0:[46,47,60,61,62,76],am6_dev_debugsuspendrtr0:[46,47,60,61,62,76],am6_dev_dftss0:[46,47,60,61,62,76],am6_dev_dss0:[46,47,51,60,61,62,67,76],am6_dev_dummy_ip_lpsc_debug2dmsc_vd:[47,60,62,76],am6_dev_dummy_ip_lpsc_dmsc_vd:[47,60,62,76],am6_dev_dummy_ip_lpsc_emif_data_vd:[47,60,62,76],am6_dev_dummy_ip_lpsc_main2mcu_vd:[47,60,62,76],am6_dev_dummy_ip_lpsc_mcu2main_infra_vd:[47,60,62,76],am6_dev_dummy_ip_lpsc_mcu2main_vd:[47,60,62,76],am6_dev_dummy_ip_lpsc_mcu2wkup_vd:[47,60,62,76],am6_dev_dummy_ip_lpsc_wkup2main_infra_vd:[47,60,62,76],am6_dev_dummy_ip_lpsc_wkup2mcu_vd:[47,60,62,76],am6_dev_ecap0:[46,47,51,60,61,62,67,76],am6_dev_ecc_aggr0:[46,47,60,61,62,76],am6_dev_ecc_aggr1:[46,47,60,61,62,76],am6_dev_ecc_aggr2:[46,47,60,61,62,76],am6_dev_efuse0:[46,47,60,61,62,76],am6_dev_ehrpwm0:[46,47,51,60,61,62,67,76],am6_dev_ehrpwm1:[46,47,51,60,61,62,67,76],am6_dev_ehrpwm2:[46,47,51,60,61,62,67,76],am6_dev_ehrpwm3:[46,47,51,60,61,62,67,76],am6_dev_ehrpwm4:[46,47,51,60,61,62,67,76],am6_dev_ehrpwm5:[46,47,51,60,61,62,67,76],am6_dev_elm0:[46,47,51,60,61,62,67,76],am6_dev_eqep0:[46,47,51,60,61,62,67,76],am6_dev_eqep1:[46,47,51,60,61,62,67,76],am6_dev_eqep2:[46,47,51,60,61,62,67,76],am6_dev_esm0:[46,47,51,60,61,62,67,76],am6_dev_fss_mcu_0:[47,60],am6_dev_gic0:[46,47,51,60,61,62,67,76],am6_dev_gpio0:[46,47,51,60,61,62,67,76],am6_dev_gpio1:[46,47,51,60,61,62,67,76],am6_dev_gpiomux_intrtr0:[46,47,51,57,60,61,62,67,73,76],am6_dev_gpmc0:[46,47,51,60,61,62,67,76],am6_dev_gpu0:[46,47,51,60,61,62,67,76],am6_dev_gs80prg_mcu_wrap_wkup_0:[46,47,60,61,62,76],am6_dev_gs80prg_soc_wrap_wkup_0:[46,47,60,61,62,76],am6_dev_gtc0:[46,47,51,60,61,62,67,76],am6_dev_i2c0:[46,47,51,60,61,62,67,76],am6_dev_i2c1:[46,47,51,60,61,62,67,76],am6_dev_i2c2:[46,47,51,60,61,62,67,76],am6_dev_i2c3:[46,47,51,60,61,62,67,76],am6_dev_icemelter_wkup_0:[47,60,62,76],am6_dev_k3_arm_atb_funnel_3_32_mcu_0:[46,47,60,61,62,76],am6_dev_k3_led_main_0:[47,60,62,76],am6_dev_main2mcu_lvl_intrtr0:[46,47,51,57,60,61,62,67,73,76],am6_dev_main2mcu_pls_intrtr0:[46,47,51,57,60,61,62,67,73,76],am6_dev_mcasp0:[46,47,51,60,61,62,67,76],am6_dev_mcasp1:[46,47,51,60,61,62,67,76],am6_dev_mcasp2:[46,47,51,60,61,62,67,76],am6_dev_mcspi0:[46,47,51,60,61,62,67,76],am6_dev_mcspi1:[46,47,51,60,61,62,67,76],am6_dev_mcspi2:[46,47,51,60,61,62,67,76],am6_dev_mcspi3:[46,47,51,60,61,62,67,76],am6_dev_mcspi4:[46,47,60,61,62,76],am6_dev_mcu_adc0:[46,47,60,61,62,76],am6_dev_mcu_adc1:[46,47,60,61,62,76],am6_dev_mcu_armss0:[47,60,61,62,76],am6_dev_mcu_armss0_cpu0:[46,47,51,60,61,62,67,76],am6_dev_mcu_armss0_cpu1:[46,47,51,60,61,62,67,76],am6_dev_mcu_cbass0:[46,47,60,61,62,76],am6_dev_mcu_cbass_debug0:[46,47,60,61,62,76],am6_dev_mcu_cbass_fw0:[46,47,60,61,62,76],am6_dev_mcu_cpsw0:[46,47,51,60,61,62,67,76],am6_dev_mcu_cpt2_aggr0:[46,47,60,61,62,76],am6_dev_mcu_ctrl_mmr0:[46,47,60,61,62,76],am6_dev_mcu_dcc0:[46,47,60,61,62,76],am6_dev_mcu_dcc1:[46,47,60,61,62,76],am6_dev_mcu_dcc2:[46,47,60,61,62,76],am6_dev_mcu_debugss0:[46,47,60,61,62,76],am6_dev_mcu_ecc_aggr0:[46,47,60,61,62,76],am6_dev_mcu_ecc_aggr1:[46,47,60,61,62,76],am6_dev_mcu_efuse0:[46,47,60,61,62,76],am6_dev_mcu_esm0:[46,47,60,61,62,76],am6_dev_mcu_fss0_fsas_0:[47,60,62,76],am6_dev_mcu_fss0_hyperbus0:[46,47,60,61,62,76],am6_dev_mcu_fss0_ospi_0:[46,47,60,61,62,76],am6_dev_mcu_fss0_ospi_1:[46,47,60,61,62,76],am6_dev_mcu_i2c0:[46,47,60,61,62,76],am6_dev_mcu_mcan0:[46,47,60,61,62,76],am6_dev_mcu_mcan1:[46,47,60,61,62,76],am6_dev_mcu_mcspi0:[46,47,60,61,62,76],am6_dev_mcu_mcspi1:[46,47,60,61,62,76],am6_dev_mcu_mcspi2:[46,47,60,61,62,76],am6_dev_mcu_msram0:[46,47,60,61,62,76],am6_dev_mcu_navss0:[46,47,55,60,61,62,71,76],am6_dev_mcu_navss0_intr_aggr_0:[47,51,57,60,62,67,73,76],am6_dev_mcu_navss0_intr_router_0:[47,51,57,60,62,67,73,76],am6_dev_mcu_navss0_mcrc0:[47,51,60,62,67,76],am6_dev_mcu_navss0_proxy0:[47,54,57,60,62,70,73,76],am6_dev_mcu_navss0_ringacc0:[47,51,56,57,60,62,67,72,73,76],am6_dev_mcu_navss0_udmap0:[47,48,51,57,60,62,63,67,73,76],am6_dev_mcu_pbist0:[46,47,60,61,62,76],am6_dev_mcu_pdma0:[46,47,60,61,62,76],am6_dev_mcu_pdma1:[46,47,60,61,62,76],am6_dev_mcu_pll_mmr0:[46,47,60,61,62,76],am6_dev_mcu_psram0:[46,47,60,61,62,76],am6_dev_mcu_rom0:[46,47,60,61,62,76],am6_dev_mcu_rti0:[46,47,60,61,62,76],am6_dev_mcu_rti1:[46,47,60,61,62,76],am6_dev_mcu_sec_mmr0:[46,47,60,61,62,76],am6_dev_mcu_timer0:[46,47,60,61,62,76],am6_dev_mcu_timer1:[46,47,60,61,62,76],am6_dev_mcu_timer2:[46,47,60,61,62,76],am6_dev_mcu_timer3:[46,47,60,61,62,76],am6_dev_mcu_uart0:[46,47,60,61,62,76],am6_dev_mmcsd0:[46,47,51,60,61,62,67,76],am6_dev_mmcsd1:[46,47,51,60,61,62,67,76],am6_dev_mx_efuse_main_chain_main_0:[47,60,61,62,76],am6_dev_mx_efuse_mcu_chain_mcu_0:[47,60,61,62,76],am6_dev_mx_wakeup_reset_sync_wkup_0:[47,60,62,76],am6_dev_navss0:[46,47,51,55,60,61,62,67,71,76],am6_dev_navss0_cpts0:[47,51,60,62,67,76],am6_dev_navss0_intr_router_0:[47,51,57,60,62,67,73,76],am6_dev_navss0_mailbox0_cluster0:[47,51,60,62,67,76],am6_dev_navss0_mailbox0_cluster10:[47,51,60,62,67,76],am6_dev_navss0_mailbox0_cluster11:[47,51,60,62,67,76],am6_dev_navss0_mailbox0_cluster1:[47,51,60,62,67,76],am6_dev_navss0_mailbox0_cluster2:[47,51,60,62,67,76],am6_dev_navss0_mailbox0_cluster3:[47,51,60,62,67,76],am6_dev_navss0_mailbox0_cluster4:[47,51,60,62,67,76],am6_dev_navss0_mailbox0_cluster5:[47,51,60,62,67,76],am6_dev_navss0_mailbox0_cluster6:[47,51,60,62,67,76],am6_dev_navss0_mailbox0_cluster7:[47,51,60,62,67,76],am6_dev_navss0_mailbox0_cluster8:[47,51,60,62,67,76],am6_dev_navss0_mailbox0_cluster9:[47,51,60,62,67,76],am6_dev_navss0_mcrc0:[47,51,60,62,67,76],am6_dev_navss0_modss_inta0:[47,51,57,60,62,67,73,76],am6_dev_navss0_modss_inta1:[47,51,57,60,62,67,73,76],am6_dev_navss0_proxy0:[47,54,57,60,62,70,73,76],am6_dev_navss0_pvu0:[47,51,60,62,67,76],am6_dev_navss0_pvu1:[47,51,60,62,67,76],am6_dev_navss0_ringacc0:[47,51,56,57,60,62,67,72,73,76],am6_dev_navss0_timer_mgr0:[47,60,62,76],am6_dev_navss0_timer_mgr1:[47,60,62,76],am6_dev_navss0_udmap0:[47,48,51,57,60,62,63,67,73,76],am6_dev_navss0_udmass_inta0:[47,51,57,60,62,67,73,76],am6_dev_oldi_tx_core_main_0:[46,47,60,61,62,76],am6_dev_pbist0:[46,47,60,61,62,76],am6_dev_pbist1:[46,47,60,61,62,76],am6_dev_pcie0:[46,47,51,60,61,62,67,76],am6_dev_pcie1:[46,47,51,60,61,62,67,76],am6_dev_pdma0:[46,47,60,61,62,76],am6_dev_pdma1:[46,47,51,60,61,62,67,76],am6_dev_pdma_debug0:[46,47,60,61,62,76],am6_dev_pll_mmr0:[46,47,60,61,62,76],am6_dev_pllctrl0:[46,47,60,61,62,76],am6_dev_pru_icssg0:[46,47,51,60,61,62,67,76],am6_dev_pru_icssg1:[46,47,51,60,61,62,67,76],am6_dev_pru_icssg2:[46,47,51,60,61,62,67,76],am6_dev_psc0:[46,47,60,61,62,76],am6_dev_psramecc0:[46,47,60,61,62,76],am6_dev_rti0:[46,47,60,61,62,76],am6_dev_rti1:[46,47,60,61,62,76],am6_dev_rti2:[46,47,60,61,62,76],am6_dev_rti3:[46,47,60,61,62,76],am6_dev_sa2_ul0:[46,47,51,60,61,62,67,76,116],am6_dev_serdes0:[46,47,60,61,62,76],am6_dev_serdes1:[46,47,60,61,62,76],am6_dev_stm0:[46,47,60,61,62,76],am6_dev_timer0:[46,47,51,60,61,62,67,76],am6_dev_timer10:[46,47,51,60,61,62,67,76],am6_dev_timer11:[46,47,51,60,61,62,67,76],am6_dev_timer1:[46,47,51,60,61,62,67,76],am6_dev_timer2:[46,47,51,60,61,62,67,76],am6_dev_timer3:[46,47,51,60,61,62,67,76],am6_dev_timer4:[46,47,51,60,61,62,67,76],am6_dev_timer5:[46,47,51,60,61,62,67,76],am6_dev_timer6:[46,47,51,60,61,62,67,76],am6_dev_timer7:[46,47,51,60,61,62,67,76],am6_dev_timer8:[46,47,51,60,61,62,67,76],am6_dev_timer9:[46,47,51,60,61,62,67,76],am6_dev_timesync_intrtr0:[46,47,51,57,60,61,62,67,73,76],am6_dev_uart0:[46,47,51,60,61,62,67,76],am6_dev_uart1:[46,47,51,60,61,62,67,76],am6_dev_uart2:[46,47,51,60,61,62,67,76],am6_dev_usb3ss0:[46,47,51,60,61,62,67,76],am6_dev_usb3ss1:[46,47,51,60,61,62,67,76],am6_dev_vdc_data_vbusm_32b_ref_mcu2wkup:[47,60,62,76],am6_dev_vdc_data_vbusm_32b_ref_wkup2mcu:[47,60,62,76],am6_dev_vdc_data_vbusm_64b_ref_main2mcu:[47,60,62,76],am6_dev_vdc_data_vbusm_64b_ref_mcu2main:[47,60,62,76],am6_dev_vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[47,60,62,76],am6_dev_vdc_infra_vbusp_32b_ref_mcu2main_infra:[47,60,62,76],am6_dev_vdc_infra_vbusp_32b_ref_wkup2main_infra:[47,60,62,76],am6_dev_vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[47,60,62,76],am6_dev_vdc_nav_psil_128b_ref_main2mcu:[47,60,62,76],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[47,60,62,76],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[47,60,62,76],am6_dev_wkup_cbass0:[46,47,60,61,62,76],am6_dev_wkup_cbass_fw0:[46,47,60,61,62,76],am6_dev_wkup_ctrl_mmr0:[46,47,60,61,62,76],am6_dev_wkup_dmsc0:[47,60,61,62,76],am6_dev_wkup_dmsc0_cortex_m3_0:[47,51,60,62,67,76],am6_dev_wkup_ecc_aggr0:[46,47,60,61,62,76],am6_dev_wkup_esm0:[46,47,51,60,61,62,67,76],am6_dev_wkup_gpio0:[46,47,51,60,61,62,67,76],am6_dev_wkup_gpiomux_intrtr0:[46,47,51,57,60,61,62,67,73,76],am6_dev_wkup_i2c0:[46,47,60,61,62,76],am6_dev_wkup_pllctrl0:[46,47,60,61,62,76],am6_dev_wkup_psc0:[46,47,60,61,62,76],am6_dev_wkup_uart0:[46,47,60,61,62,76],am6_dev_wkup_vtm0:[46,47,60,61,62,76],am6x:[2,115,116],among:[5,119],amount:[21,30],ani:[0,2,5,6,8,10,11,12,13,17,21,24,25,26,27,30,39,107,108,110,116,118,119],anoth:[2,5,6,12,13,14,16,22,26,30,40,48,55,63,71,80,87,94,101,110,111],anti:21,api:[0,1,2,4,8,9,10,11,12,20,21,24,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,111,112,113,114,115,116,117,119,120],appdata:118,append:[5,17,21,26,112,117],appli:[5,12,13,15,20,21,111,117,118],applic:[0,3,5,8,10,11,12,13,16,19,20,21,23,24,25,26,33,37,48,52,63,68,80,84,94,98,107,108,110,112,115,118,119],approach:[0,112],appropri:[5,6,13,24,117],aqcmpintr_level:[51,67],arbitrari:30,arch32:13,architectur:[8,23,26,107],area:[27,64,110],argument:[7,26,111,118,119],arm0:37,arm:[0,30,52,68,84,98],arrai:[12,14,15,17,21,23,24,26,33,36,41,48,51,54,56,63,67,70,72,80,83,86,88,94,97,100,102,110,114,115,118],ascend:26,asel:11,asn1:[21,114,115,118],asn:21,assert:[6,13,20],assign:[9,11,12,16,23,30,33,36,41,48,50,51,54,56,63,66,67,70,72,77,80,83,86,88,94,97,100,102,110],associ:[16,20,23,25,31,46,61,78,92],assum:[9,11,12,26,108,118,119],assur:26,asymmetr:[19,112],atcm:13,atcm_en:13,atf:35,attack:13,attempt:[5,6,11,13,20,21,26,30,107],attribut:[21,26,108,111],atyp:[26,30],audio:[84,98],auth_in_plac:21,authent:[0,2,21,24,25,27,30,112,116],authenticate_and_start_imag:13,authinplac:21,author:[24,118],automat:[3,5,20,24,111],avabl:116,avail:[0,2,3,5,12,13,14,15,18,19,20,22,24,25,26,27,30,108,110,114,119],availabler:116,avoid:[13,118,119],back:[2,3,9,10,11,15,23,24,35,50,66,82,96,111,116],backup:114,backward:[5,7,25,26,106,109],bad:30,bad_devic:30,bank:119,base:[0,5,6,8,10,11,12,13,16,20,21,23,24,25,30,33,37,40,41,48,52,54,55,56,63,68,70,71,72,80,84,86,87,88,94,98,100,101,102,108,110,111,114,116,118],baseport:[7,23],basi:26,basic:[0,13,21],basicconstraint:[21,114,115,118],bc_lvl:[51,67],bcdma:[0,2,12],bcdma_chan_data_complet:36,bcdma_chan_error:36,bcdma_chan_ring_complet:36,bcdma_rx:40,bcdma_rx_chan_data_complet:36,bcdma_rx_chan_error:36,bcdma_rx_chan_ring_complet:36,bcdma_tx:40,bcdma_tx_chan_data_complet:36,bcdma_tx_chan_error:36,bcdma_tx_chan_ring_complet:36,bcfg:21,bcfg_hash:21,becaus:[11,13,20,26,107],becom:[109,110,115],been:[2,5,15,20,26,30,110,119],beenabl:116,befor:[2,5,10,13,17,20,21,23,26,27,30,111,112,114,115,117,118],begin:[3,21,24],behav:[0,106],behavior:[3,6,7,26],behaviour:111,behind:[26,116],being:[2,5,6,8,12,13,21,23,25,27,33,42,48,57,63,73,80,89,94,103,107,108,111,115,118],belong:[5,30],below:[0,2,5,6,13,14,16,18,20,21,22,23,24,25,26,27,30,34,49,65,81,95,108,110,111,112,117,118,119],ber:21,best:5,better:[5,13],between:[2,6,8,11,13,20,26],beyond:[2,12,26],big:21,binari:[0,13,17,21,24,26,108,111,112,113,114,115,120],binary_fil:26,bit:[2,3,5,6,8,9,10,11,12,13,15,16,17,18,20,21,23,24,25,26,27,30,42,57,64,73,89,103,107,108,109,110,111,114,115,118],bit_count:115,bitfield:[6,8,9,10,11,12,24,26,107,109],blob:[2,21,23,24,26,112],block:[0,2,5,6,12,21,26,33,114,118],block_copy_chan:[33,41],block_everyon:[34,49,65,81,95],bmek:[17,114],bmpk:[17,114,115,118],bmpkh:[17,114],board0:5,board:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,22,29,30,31,32,33,34,35,36,37,38,39,40,41,43,44,45,46,47,48,49,50,51,52,53,54,55,56,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,90,91,92,93,94,95,96,97,98,99,100,101,102,104,105,106,107,108,109,110,111,113,114,115,116,117,120],boardcfg:[0,18,21,24,25,26,27,34,49,65,81,95,112],boardcfg_abi_maj:23,boardcfg_abi_min:23,boardcfg_abi_rev:[23,27],boardcfg_cfg:23,boardcfg_control_magic_num:23,boardcfg_dbg_cfg:30,boardcfg_dbg_cfg_magic_num:23,boardcfg_desc_t:24,boardcfg_devgrp:23,boardcfg_dkek_cfg_magic_num:23,boardcfg_host_hierarchy_magic_num:23,boardcfg_max_main_host_count:23,boardcfg_max_mcu_host_count:23,boardcfg_msmc:3,boardcfg_msmc_magic_num:23,boardcfg_otp_cfg_magic_num:23,boardcfg_pm_devgrp:25,boardcfg_pm_siz:25,boardcfg_pmp_high:25,boardcfg_pmp_low:25,boardcfg_proc_acl_magic_num:23,boardcfg_rm_devgrp:26,boardcfg_rm_host_cfg:23,boardcfg_rm_host_cfg_magic_num:23,boardcfg_rm_resasg:23,boardcfg_rm_resasg_magic_num:23,boardcfg_rm_siz:26,boardcfg_rmp_high:26,boardcfg_rmp_low:26,boardcfg_sec:27,boardcfg_secproxy_magic_num:23,boardcfg_security_devgrp:27,boardcfg_security_s:27,boardcfg_securityp_high:27,boardcfg_securityp_low:27,boardcfg_siz:23,boardcfg_subhdr:23,boardcfghash:[21,112],boardcfgp_high:23,boardcfgp_low:23,boardconfig:[30,107,114,115],bodi:112,boot:[0,3,4,19,23,25,26,27,30,34,35,37,45,49,50,52,60,65,66,68,76,81,82,84,91,95,96,98,105,107,110,113,114,116,118,119,120],boot_cor:24,boot_seq:21,bootcor:21,bootcoreopts_clr:21,bootcoreopts_set:21,bootload:[0,3,24,37,52,68,84,98,107],bootpin:[37,52,68,84,98],bootvector:13,bootvector_hi:13,bootvector_lo:13,both:[0,2,5,8,10,13,21,23,24,25,26,27,111,112,114,118,119],boundari:26,bp_init_complet:30,brdcfg:[114,115],brddat:118,bring:[7,107,117],broadcast:26,btcm:13,btcm_en:13,buffer:[12,21,23],build:[24,30,43,58,74],built:[25,30],burnt:108,burst:[12,30],bus:[11,12,13,26],bus_intr_64:[59,75],bus_intr_65:[59,75],bus_intr_66:[59,75],bus_intr_67:[59,75],bus_spi_64:[59,75],bus_spi_65:[59,75],bus_spi_66:[59,75],bus_spi_67:[59,75],bus_spi_68:[59,75],bus_spi_69:[59,75],bus_spi_70:[59,75],bus_spi_71:[59,75],bus_spi_72:[59,75],bus_spi_73:[59,75],bus_spi_74:[59,75],bus_spi_75:[59,75],bus_spi_76:[59,75],bus_spi_77:[59,75],bus_spi_78:[59,75],bus_spi_79:[59,75],c47d9ca8d1aae57b8e8784a12f636b2b:118,c66:[13,98],c66_event_in_sync:97,c66_event_in_sync_4:104,c66_event_in_sync_5:104,c66_event_in_sync_6:104,c66_event_in_sync_7:104,c66ss0_core0:[99,104],c66ss1_core0:[99,104],c6x_0:96,c6x_0_0:[96,104],c6x_0_1:[96,104],c6x_1:96,c6x_1_0:[96,104],c6x_1_1:[96,104],c71ss0:99,c7x:[96,98],c7x_0:[96,104],c7x_1:[96,104],cach:[3,23,34,49,65,81,95],cal0_rx:[55,71],calc_val:2,calcul:[11,19,112,117],call:[5,7,8,13,24,25,107,108,109,112,119],can:[0,2,5,6,7,8,10,11,12,13,16,17,18,20,21,22,23,24,25,26,27,30,31,32,34,37,46,47,48,49,52,61,62,63,65,68,78,79,80,81,84,92,93,94,95,98,107,108,109,110,114,115,116,118,119],cannot:[11,12,13,20,26,27,33,36,40,41,48,50,51,54,55,56,63,66,67,70,71,72,80,83,86,87,88,94,97,100,101,102,111,116,118],canon:21,capabl:[0,5,8,10,25,26,27,107],captur:[24,25,26],card:118,care:[6,25,107,112],carefulli:6,carri:[108,110],categori:[110,111],caus:[3,26,114],cba:0,cba_permission_0:[34,49,65,81,95],cba_permission_1:[34,49,65,81,95],cba_permission_2:[34,49,65,81,95],cba_permission_x:[34,49,65,81,95],cbc:[21,112,117],ccboard0:118,cccccccccccccccccccccccccccccccc:118,ccdc_intr_pend:97,ccs1010:118,ccs:118,ccs_base:118,ccs_version:118,center:3,cer:21,ceritif:115,cert_addr_hi:18,cert_addr_lo:18,certain:[2,5,6,7,22,24,114],certif:[4,13,17,18,19,20,24,27,30,114,117],certifc:114,certifi:108,certificate_address_hi:13,certificate_address_lo:13,certtyp:24,cfg:[11,12,13,17,26,27],challeng:0,chanc:[114,115],chang:[5,8,12,30,112,117],channel:[2,8,9,10,11,16,23,26,30,51,67,83,97,111],chapter:[0,5,6,8,9,10,11,12,13,14,15,16,17,18,19,22,24,31,32,33,34,35,36,37,38,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,110,111,120],charact:118,character:25,characterist:108,chart:5,check:[5,11,12,13,20,21,23,26,27,107,108,111,114,118],chip:112,choic:[0,23],choos:[2,5,26,31,46,61,78,92,107,112,114,116,117,118],chose:2,chosen:[2,6,7,21,112,117],claim:[6,13,111,116],cleanup:13,clear:[6,8,10,12,13,20,21,25,30,119],clk32:5,clk:[5,30],clk_gate:13,clk_id:5,clk_stop:13,clkout:[37,52,68,84,98],clock:[0,4,13,30,37,52,68,77,84,98],clock_dis:30,clock_en:30,clock_set_par:30,clock_set_r:30,clockstatu:5,close:[5,20,114,118],closest:5,clstr_cfg:13,club:[21,115],cluster:[13,38,53,69,85,99,118],cmac:108,cnt:[11,114],code:[2,5,13,25,26,30,115,118,119],coher:[13,23,26],cold:110,collect:0,com:[21,26,114,115,118],combin:[0,3,8,11,17,20,21,25,26,28,34,49,65,81,95,112,114,118,120],come:[30,112],command:[4,5,13,19,24,118],comment:115,common:[12,15,16,19,24,26,30,48,63,80,94,118],commun:[0,3,20,25,44,59,75,82,90,96,104,107,118],comp:24,comp_opt:24,comp_siz:24,comp_typ:24,compact:[23,30],compait:106,compar:[21,107,110,112,118],comparison:[12,30],compat:[0,7,23,25,26,109],compatibl:2,compil:115,complet:[2,6,8,11,12,13,20,23,25,26,27,30,37,52,68,84,98,107,108,117,119],complex:[0,117],complianc:6,complic:13,compon:[0,3,24],component1:24,component2:24,component3:24,component4:24,component5:24,compos:118,comprehend:30,comptyp:24,compulsorili:119,comput:[35,50,66,82,96,108,114],compute_cluster0_clec:104,compute_cluster0_gic500ss:[90,104],compute_cluster0_msmc_1mb:90,compute_cluster0_msmc_en:90,compute_cluster_j7es_tb_vdc_main_0_dmsc_wrap:99,compute_cluster_j7vcl_tb_vdc_main_0_msmc_en:85,compute_cluster_msmc0:[53,69,118],concaten:[115,118],concept:[0,13,107,111],concern:107,condit:[0,13],config:[3,10,13,16,18,24,30,107,114,115,118],config_flags_1:13,config_flags_1_clear:13,config_flags_1_set:13,config_security_keystore_s:[43,58,74],configflags_clr:21,configflags_set:21,configur:[0,1,2,3,4,7,8,14,15,17,18,19,20,22,29,31,32,33,34,35,36,37,38,39,40,41,43,44,45,46,47,48,49,50,51,52,53,54,55,56,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,90,91,92,93,94,95,96,97,98,99,100,101,102,104,105,106,107,108,109,113,115,116,117,120],configutaion:24,confirm:[5,13,116],confirugr:[43,58,74],conform:[26,111],confus:[38,53,69,85,99,107],conjunct:[6,13],connect:[5,8,25,36,37,51,52,67,68,83,84,97,98,118],consecut:13,consid:[2,3,9,11,12,13,25,26],consider:30,consist:[3,5,6,7,13,23,25,26,27],consol:[26,30],constant:12,constraint:[13,26],consum:26,contact:110,contain:[0,2,3,5,6,7,13,14,17,19,20,21,23,24,25,26,27,39,108,109,110,118],content:[0,3,16,21,26,30,114,118],context:[2,6,14,35,50,66,82,96,108,110],context_loss_count:6,contigu:[12,26,114],continu:[13,26,119],control:[0,4,8,9,12,16,20,21,23,26,27,31,35,45,46,50,60,61,66,76,78,82,91,92,96,105,107,108,111,116,119,120],control_flags_1:13,control_flags_1_clear:13,control_flags_1_set:13,conveni:[107,118],convent:[30,118],convert:[11,114],copi:[5,12,21,26,33,115],core:[0,2,3,13,21,22,24,27,30,108,109,110,111,117,118,119],core_halt:13,coredbgen:[21,118],coredbgsecen:[21,118],corepac:13,coresecdbgen:118,correct:[12,13,114],correctli:[2,27,119],correl:108,correspond:[2,5,8,9,11,12,13,21,24,31,34,46,49,61,65,78,81,92,95,107,109,111,112,114,118,119],corrupt:[23,114,115],cortex:[35,50,66,82,96],could:[7,13,23,26,107,110,115],count:[10,11,12,17,25,30,110,114,115],count_leading_zero:115,counter:[6,11,108,112],cover:[9,10,11,116],cpsw2_rx:40,cpsw2_tx:40,cpsw:[52,68,84,98],cpsw_rx_chan:[33,41],cpsw_tx_chan:[33,41],cpts0_comp:[51,67,83,97],cpts0_genf0:[51,67,83,97],cpts0_genf1:[51,67,83,97],cpts0_genf2:[51,67,83,97],cpts0_genf3:[51,67,83,97],cpts0_genf4:[51,67,83,97],cpts0_genf5:[51,67,83,97],cpts0_hw1_push:[51,67,83,97],cpts0_hw2_push:[51,67,83,97],cpts0_hw3_push:[51,67,83,97],cpts0_hw4_push:[51,67,83,97],cpts0_hw5_push:[51,67,83,97],cpts0_hw6_push:[51,67,83,97],cpts0_hw7_push:[51,67,83,97],cpts0_hw8_push:[51,67,83,97],cpts0_sync:[51,67,83,97],cpts_comp:[36,51,67,83,97],cpts_genf0:[36,51,67,83,97],cpts_genf1:[36,51,67,83,97],cpts_genf2:36,cpts_genf3:36,cpts_genf4:36,cpts_genf5:36,cpts_hw1_push:[36,83,97],cpts_hw2_push:[36,83,97],cpts_hw3_push:[36,51,67,83,97],cpts_hw4_push:[36,51,67,83,97],cpts_hw5_push:[36,83,97],cpts_hw6_push:[36,83,97],cpts_hw7_push:[36,83,97],cpts_hw8_push:[36,83,97],cpts_sync:[36,51,67,83,97],cpu1:13,cpu:[0,13,108],creat:[3,5,6,7,13,23,25,26,27,108,112,114],credenti:[11,27],credit:[10,12,23,30],criteria:26,critic:[0,2,3,13,60,76,91,105,107],crypto:[0,2,116],cryptograph:116,crystal:[37,52,68,84,98],cs_dap:118,cs_dap_0:118,csi_err_irq:97,csi_interrupt:97,csi_irq:97,csi_level:97,csl_efail:5,ctm_level:[51,67],ctrl:25,ctrl_mmr:13,ctrlmmr_:13,ctrlmmr_sec_clstrx_cfg:13,cumul:[25,26],current:[3,5,6,13,15,16,18,21,23,25,26,27,30,42,57,73,89,103,111,114,115,118],current_st:[5,6],custmpk:118,custom:[0,5,17,20,21,23,26,110,114,118],dalla:115,dat:118,data0_v:11,data1_v:11,data:[0,2,9,11,13,17,21,107,108,110,111,114,115,116,118,120],databas:108,dbg_en:13,dbg_niden:13,dbg_spiden:13,dbg_spniden:13,dbgauth:118,ddr:[37,52,68,84,98],ddrss_control:[83,97],ddrss_hs_phy_global_error:[83,97],ddrss_pll_freq_change_req:[83,97],ddrss_v2a_other_err_lvl:[83,97],ddrss_v2h_other_err_lvl:[51,67],deal:[107,110],deassert:13,debug:[0,4,13,17,20,34,49,65,81,95,107,113,120],debug_cert_addr:19,debug_cfg:23,debug_core_sel:21,debug_dis:21,debug_ful:[21,118],debug_preserv:21,debug_priv_level:[21,118],debug_publ:21,debug_public_us:21,debug_respons:17,debug_secure_us:21,debug_unlock_cert:118,debugctrl:21,debugg:[20,118],debugss:20,debugtyp:[21,118],debuguid:[21,118],decis:[21,114,118],decod:[18,21,30,114],decoupl:11,decrypt:[2,17,21,24,108,110,112,116,117],dedic:[0,23,116],def:24,defer:[27,30],defin:[0,2,7,8,9,10,11,12,16,21,23,24,25,26,27,30,31,32,43,46,47,50,58,61,62,66,74,78,79,92,93,106,107,108,109,111,112],definit:[2,7,23,26,118],deiniti:7,delai:[13,20],delay_before_iteration_loop_start_u:13,delay_per_iteration_u:13,deleg:[48,63,80,94],delegated_host:12,deliveri:110,demand:23,denot:109,dep:30,depend:[6,7,8,13,20,21,24,25,26,27,30,107,110,118],deprec:[111,112],depth:[12,107],der:[21,114,118],deriv:[0,4,23,25,34,49,65,81,95,113,116,120],desc:24,describ:[0,2,3,5,6,7,8,11,12,19,20,21,23,24,26,27,30,31,33,36,40,41,46,48,51,54,55,56,61,63,67,70,71,72,78,80,83,86,87,88,92,94,97,100,101,102,108,110,111,112,114,116,117,118,119],descript:[2,3,4,5,6,7,20,21,23,24,25,26,27,31,46,61,77,78,92,107,108,109,110,111,114,115,116,118,119],descriptor:[12,24,30],design:[3,5,27,30,119],desir:[2,5,6,8,13,27,107,108,111,112,119],desrib:0,dest_addr:24,destaddr:21,destin:[2,8,10,12,21,24,30],detail:[2,13,21,24,30,34,49,65,81,95,107,110,114,115,116],detect:[26,33,36,41,48,51,54,56,63,67,70,72,80,83,86,88,94,97,100,102,107],determin:[5,6,10,21,37,52,68,84,98,117,118],determinist:108,dev:[26,30],dev_a53ss0_a53_divh_clk4_obsclk_out_clk:31,dev_a53ss0_core_0_a53_core0_arm_clk_clk:31,dev_a53ss0_core_1_a53_core1_arm_clk_clk:31,dev_a53ss0_corepac_arm_clk_clk:31,dev_a53ss0_pll_ctrl_clk:31,dev_a72ss0_arm_clk_clk:92,dev_a72ss0_core0_0_arm_clk_clk:78,dev_a72ss0_core0_1_arm_clk_clk:78,dev_a72ss0_core0_arm_clk_clk:[78,92],dev_a72ss0_core0_msmc_clk:78,dev_a72ss0_core0_pll_ctrl_clk:78,dev_a72ss0_core1_arm_clk_clk:92,dev_a72ss0_msmc_clk:92,dev_a72ss0_pll_ctrl_clk:92,dev_aasrc0_rx0_sync:92,dev_aasrc0_rx0_sync_parent_board_0_ext_refclk1_out:92,dev_aasrc0_rx0_sync_parent_board_0_mcasp0_afsr_out:92,dev_aasrc0_rx0_sync_parent_board_0_mcasp0_afsx_out:92,dev_aasrc0_rx0_sync_parent_board_0_mcasp10_afsr_out:92,dev_aasrc0_rx0_sync_parent_board_0_mcasp10_afsx_out:92,dev_aasrc0_rx0_sync_parent_board_0_mcasp11_afsr_out:92,dev_aasrc0_rx0_sync_parent_board_0_mcasp11_afsx_out:92,dev_aasrc0_rx0_sync_parent_board_0_mcasp1_afsr_out:92,dev_aasrc0_rx0_sync_parent_board_0_mcasp1_afsx_out:92,dev_aasrc0_rx0_sync_parent_board_0_mcasp2_afsr_out:92,dev_aasrc0_rx0_sync_parent_board_0_mcasp2_afsx_out:92,dev_aasrc0_rx0_sync_parent_board_0_mcasp3_afsr_out:92,dev_aasrc0_rx0_sync_parent_board_0_mcasp3_afsx_out:92,dev_aasrc0_rx0_sync_parent_board_0_mcasp4_afsr_out:92,dev_aasrc0_rx0_sync_parent_board_0_mcasp4_afsx_out:92,dev_aasrc0_rx0_sync_parent_board_0_mcasp5_afsr_out:92,dev_aasrc0_rx0_sync_parent_board_0_mcasp5_afsx_out:92,dev_aasrc0_rx0_sync_parent_board_0_mcasp6_afsr_out:92,dev_aasrc0_rx0_sync_parent_board_0_mcasp6_afsx_out:92,dev_aasrc0_rx0_sync_parent_board_0_mcasp7_afsr_out:92,dev_aasrc0_rx0_sync_parent_board_0_mcasp7_afsx_out:92,dev_aasrc0_rx0_sync_parent_board_0_mcasp8_afsr_out:92,dev_aasrc0_rx0_sync_parent_board_0_mcasp8_afsx_out:92,dev_aasrc0_rx0_sync_parent_board_0_mcasp9_afsr_out:92,dev_aasrc0_rx0_sync_parent_board_0_mcasp9_afsx_out:92,dev_aasrc0_rx0_sync_parent_board_0_mcu_ext_refclk0_out:92,dev_aasrc0_rx0_sync_parent_board_0_mlb0_mlbclk_out:92,dev_aasrc0_rx0_sync_parent_board_0_mlb0_mlbcp_out2:92,dev_aasrc0_rx0_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:92,dev_aasrc0_rx0_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:92,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out0:92,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out1:92,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out2:92,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out3:92,dev_aasrc0_rx0_sync_parent_mcu_adc_clk_sel_out0:92,dev_aasrc0_rx0_sync_parent_mcu_adc_clk_sel_out1:92,dev_aasrc0_rx1_sync:92,dev_aasrc0_rx1_sync_parent_board_0_ext_refclk1_out:92,dev_aasrc0_rx1_sync_parent_board_0_mcasp0_afsr_out:92,dev_aasrc0_rx1_sync_parent_board_0_mcasp0_afsx_out:92,dev_aasrc0_rx1_sync_parent_board_0_mcasp10_afsr_out:92,dev_aasrc0_rx1_sync_parent_board_0_mcasp10_afsx_out:92,dev_aasrc0_rx1_sync_parent_board_0_mcasp11_afsr_out:92,dev_aasrc0_rx1_sync_parent_board_0_mcasp11_afsx_out:92,dev_aasrc0_rx1_sync_parent_board_0_mcasp1_afsr_out:92,dev_aasrc0_rx1_sync_parent_board_0_mcasp1_afsx_out:92,dev_aasrc0_rx1_sync_parent_board_0_mcasp2_afsr_out:92,dev_aasrc0_rx1_sync_parent_board_0_mcasp2_afsx_out:92,dev_aasrc0_rx1_sync_parent_board_0_mcasp3_afsr_out:92,dev_aasrc0_rx1_sync_parent_board_0_mcasp3_afsx_out:92,dev_aasrc0_rx1_sync_parent_board_0_mcasp4_afsr_out:92,dev_aasrc0_rx1_sync_parent_board_0_mcasp4_afsx_out:92,dev_aasrc0_rx1_sync_parent_board_0_mcasp5_afsr_out:92,dev_aasrc0_rx1_sync_parent_board_0_mcasp5_afsx_out:92,dev_aasrc0_rx1_sync_parent_board_0_mcasp6_afsr_out:92,dev_aasrc0_rx1_sync_parent_board_0_mcasp6_afsx_out:92,dev_aasrc0_rx1_sync_parent_board_0_mcasp7_afsr_out:92,dev_aasrc0_rx1_sync_parent_board_0_mcasp7_afsx_out:92,dev_aasrc0_rx1_sync_parent_board_0_mcasp8_afsr_out:92,dev_aasrc0_rx1_sync_parent_board_0_mcasp8_afsx_out:92,dev_aasrc0_rx1_sync_parent_board_0_mcasp9_afsr_out:92,dev_aasrc0_rx1_sync_parent_board_0_mcasp9_afsx_out:92,dev_aasrc0_rx1_sync_parent_board_0_mcu_ext_refclk0_out:92,dev_aasrc0_rx1_sync_parent_board_0_mlb0_mlbclk_out:92,dev_aasrc0_rx1_sync_parent_board_0_mlb0_mlbcp_out2:92,dev_aasrc0_rx1_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:92,dev_aasrc0_rx1_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:92,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out0:92,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out1:92,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out2:92,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out3:92,dev_aasrc0_rx1_sync_parent_mcu_adc_clk_sel_out0:92,dev_aasrc0_rx1_sync_parent_mcu_adc_clk_sel_out1:92,dev_aasrc0_rx2_sync:92,dev_aasrc0_rx2_sync_parent_board_0_ext_refclk1_out:92,dev_aasrc0_rx2_sync_parent_board_0_mcasp0_afsr_out:92,dev_aasrc0_rx2_sync_parent_board_0_mcasp0_afsx_out:92,dev_aasrc0_rx2_sync_parent_board_0_mcasp10_afsr_out:92,dev_aasrc0_rx2_sync_parent_board_0_mcasp10_afsx_out:92,dev_aasrc0_rx2_sync_parent_board_0_mcasp11_afsr_out:92,dev_aasrc0_rx2_sync_parent_board_0_mcasp11_afsx_out:92,dev_aasrc0_rx2_sync_parent_board_0_mcasp1_afsr_out:92,dev_aasrc0_rx2_sync_parent_board_0_mcasp1_afsx_out:92,dev_aasrc0_rx2_sync_parent_board_0_mcasp2_afsr_out:92,dev_aasrc0_rx2_sync_parent_board_0_mcasp2_afsx_out:92,dev_aasrc0_rx2_sync_parent_board_0_mcasp3_afsr_out:92,dev_aasrc0_rx2_sync_parent_board_0_mcasp3_afsx_out:92,dev_aasrc0_rx2_sync_parent_board_0_mcasp4_afsr_out:92,dev_aasrc0_rx2_sync_parent_board_0_mcasp4_afsx_out:92,dev_aasrc0_rx2_sync_parent_board_0_mcasp5_afsr_out:92,dev_aasrc0_rx2_sync_parent_board_0_mcasp5_afsx_out:92,dev_aasrc0_rx2_sync_parent_board_0_mcasp6_afsr_out:92,dev_aasrc0_rx2_sync_parent_board_0_mcasp6_afsx_out:92,dev_aasrc0_rx2_sync_parent_board_0_mcasp7_afsr_out:92,dev_aasrc0_rx2_sync_parent_board_0_mcasp7_afsx_out:92,dev_aasrc0_rx2_sync_parent_board_0_mcasp8_afsr_out:92,dev_aasrc0_rx2_sync_parent_board_0_mcasp8_afsx_out:92,dev_aasrc0_rx2_sync_parent_board_0_mcasp9_afsr_out:92,dev_aasrc0_rx2_sync_parent_board_0_mcasp9_afsx_out:92,dev_aasrc0_rx2_sync_parent_board_0_mcu_ext_refclk0_out:92,dev_aasrc0_rx2_sync_parent_board_0_mlb0_mlbclk_out:92,dev_aasrc0_rx2_sync_parent_board_0_mlb0_mlbcp_out2:92,dev_aasrc0_rx2_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:92,dev_aasrc0_rx2_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:92,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out0:92,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out1:92,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out2:92,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out3:92,dev_aasrc0_rx2_sync_parent_mcu_adc_clk_sel_out0:92,dev_aasrc0_rx2_sync_parent_mcu_adc_clk_sel_out1:92,dev_aasrc0_rx3_sync:92,dev_aasrc0_rx3_sync_parent_board_0_ext_refclk1_out:92,dev_aasrc0_rx3_sync_parent_board_0_mcasp0_afsr_out:92,dev_aasrc0_rx3_sync_parent_board_0_mcasp0_afsx_out:92,dev_aasrc0_rx3_sync_parent_board_0_mcasp10_afsr_out:92,dev_aasrc0_rx3_sync_parent_board_0_mcasp10_afsx_out:92,dev_aasrc0_rx3_sync_parent_board_0_mcasp11_afsr_out:92,dev_aasrc0_rx3_sync_parent_board_0_mcasp11_afsx_out:92,dev_aasrc0_rx3_sync_parent_board_0_mcasp1_afsr_out:92,dev_aasrc0_rx3_sync_parent_board_0_mcasp1_afsx_out:92,dev_aasrc0_rx3_sync_parent_board_0_mcasp2_afsr_out:92,dev_aasrc0_rx3_sync_parent_board_0_mcasp2_afsx_out:92,dev_aasrc0_rx3_sync_parent_board_0_mcasp3_afsr_out:92,dev_aasrc0_rx3_sync_parent_board_0_mcasp3_afsx_out:92,dev_aasrc0_rx3_sync_parent_board_0_mcasp4_afsr_out:92,dev_aasrc0_rx3_sync_parent_board_0_mcasp4_afsx_out:92,dev_aasrc0_rx3_sync_parent_board_0_mcasp5_afsr_out:92,dev_aasrc0_rx3_sync_parent_board_0_mcasp5_afsx_out:92,dev_aasrc0_rx3_sync_parent_board_0_mcasp6_afsr_out:92,dev_aasrc0_rx3_sync_parent_board_0_mcasp6_afsx_out:92,dev_aasrc0_rx3_sync_parent_board_0_mcasp7_afsr_out:92,dev_aasrc0_rx3_sync_parent_board_0_mcasp7_afsx_out:92,dev_aasrc0_rx3_sync_parent_board_0_mcasp8_afsr_out:92,dev_aasrc0_rx3_sync_parent_board_0_mcasp8_afsx_out:92,dev_aasrc0_rx3_sync_parent_board_0_mcasp9_afsr_out:92,dev_aasrc0_rx3_sync_parent_board_0_mcasp9_afsx_out:92,dev_aasrc0_rx3_sync_parent_board_0_mcu_ext_refclk0_out:92,dev_aasrc0_rx3_sync_parent_board_0_mlb0_mlbclk_out:92,dev_aasrc0_rx3_sync_parent_board_0_mlb0_mlbcp_out2:92,dev_aasrc0_rx3_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:92,dev_aasrc0_rx3_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:92,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out0:92,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out1:92,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out2:92,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out3:92,dev_aasrc0_rx3_sync_parent_mcu_adc_clk_sel_out0:92,dev_aasrc0_rx3_sync_parent_mcu_adc_clk_sel_out1:92,dev_aasrc0_sys_clk:92,dev_aasrc0_tx0_sync:92,dev_aasrc0_tx0_sync_parent_board_0_ext_refclk1_out:92,dev_aasrc0_tx0_sync_parent_board_0_mcasp0_afsx_out:92,dev_aasrc0_tx0_sync_parent_board_0_mcasp0_afsx_out_dup0:92,dev_aasrc0_tx0_sync_parent_board_0_mcasp10_afsx_out:92,dev_aasrc0_tx0_sync_parent_board_0_mcasp10_afsx_out_dup0:92,dev_aasrc0_tx0_sync_parent_board_0_mcasp11_afsx_out:92,dev_aasrc0_tx0_sync_parent_board_0_mcasp11_afsx_out_dup0:92,dev_aasrc0_tx0_sync_parent_board_0_mcasp1_afsx_out:92,dev_aasrc0_tx0_sync_parent_board_0_mcasp1_afsx_out_dup0:92,dev_aasrc0_tx0_sync_parent_board_0_mcasp2_afsx_out:92,dev_aasrc0_tx0_sync_parent_board_0_mcasp2_afsx_out_dup0:92,dev_aasrc0_tx0_sync_parent_board_0_mcasp3_afsx_out:92,dev_aasrc0_tx0_sync_parent_board_0_mcasp3_afsx_out_dup0:92,dev_aasrc0_tx0_sync_parent_board_0_mcasp4_afsx_out:92,dev_aasrc0_tx0_sync_parent_board_0_mcasp4_afsx_out_dup0:92,dev_aasrc0_tx0_sync_parent_board_0_mcasp5_afsx_out:92,dev_aasrc0_tx0_sync_parent_board_0_mcasp5_afsx_out_dup0:92,dev_aasrc0_tx0_sync_parent_board_0_mcasp6_afsx_out:92,dev_aasrc0_tx0_sync_parent_board_0_mcasp6_afsx_out_dup0:92,dev_aasrc0_tx0_sync_parent_board_0_mcasp7_afsx_out:92,dev_aasrc0_tx0_sync_parent_board_0_mcasp7_afsx_out_dup0:92,dev_aasrc0_tx0_sync_parent_board_0_mcasp8_afsx_out:92,dev_aasrc0_tx0_sync_parent_board_0_mcasp8_afsx_out_dup0:92,dev_aasrc0_tx0_sync_parent_board_0_mcasp9_afsx_out:92,dev_aasrc0_tx0_sync_parent_board_0_mcasp9_afsx_out_dup0:92,dev_aasrc0_tx0_sync_parent_board_0_mcu_ext_refclk0_out:92,dev_aasrc0_tx0_sync_parent_board_0_mlb0_mlbclk_out:92,dev_aasrc0_tx0_sync_parent_board_0_mlb0_mlbcp_out2:92,dev_aasrc0_tx0_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:92,dev_aasrc0_tx0_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:92,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out0:92,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out1:92,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out2:92,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out3:92,dev_aasrc0_tx0_sync_parent_mcu_adc_clk_sel_out0:92,dev_aasrc0_tx0_sync_parent_mcu_adc_clk_sel_out1:92,dev_aasrc0_tx1_sync:92,dev_aasrc0_tx1_sync_parent_board_0_ext_refclk1_out:92,dev_aasrc0_tx1_sync_parent_board_0_mcasp0_afsx_out:92,dev_aasrc0_tx1_sync_parent_board_0_mcasp0_afsx_out_dup0:92,dev_aasrc0_tx1_sync_parent_board_0_mcasp10_afsx_out:92,dev_aasrc0_tx1_sync_parent_board_0_mcasp10_afsx_out_dup0:92,dev_aasrc0_tx1_sync_parent_board_0_mcasp11_afsx_out:92,dev_aasrc0_tx1_sync_parent_board_0_mcasp11_afsx_out_dup0:92,dev_aasrc0_tx1_sync_parent_board_0_mcasp1_afsx_out:92,dev_aasrc0_tx1_sync_parent_board_0_mcasp1_afsx_out_dup0:92,dev_aasrc0_tx1_sync_parent_board_0_mcasp2_afsx_out:92,dev_aasrc0_tx1_sync_parent_board_0_mcasp2_afsx_out_dup0:92,dev_aasrc0_tx1_sync_parent_board_0_mcasp3_afsx_out:92,dev_aasrc0_tx1_sync_parent_board_0_mcasp3_afsx_out_dup0:92,dev_aasrc0_tx1_sync_parent_board_0_mcasp4_afsx_out:92,dev_aasrc0_tx1_sync_parent_board_0_mcasp4_afsx_out_dup0:92,dev_aasrc0_tx1_sync_parent_board_0_mcasp5_afsx_out:92,dev_aasrc0_tx1_sync_parent_board_0_mcasp5_afsx_out_dup0:92,dev_aasrc0_tx1_sync_parent_board_0_mcasp6_afsx_out:92,dev_aasrc0_tx1_sync_parent_board_0_mcasp6_afsx_out_dup0:92,dev_aasrc0_tx1_sync_parent_board_0_mcasp7_afsx_out:92,dev_aasrc0_tx1_sync_parent_board_0_mcasp7_afsx_out_dup0:92,dev_aasrc0_tx1_sync_parent_board_0_mcasp8_afsx_out:92,dev_aasrc0_tx1_sync_parent_board_0_mcasp8_afsx_out_dup0:92,dev_aasrc0_tx1_sync_parent_board_0_mcasp9_afsx_out:92,dev_aasrc0_tx1_sync_parent_board_0_mcasp9_afsx_out_dup0:92,dev_aasrc0_tx1_sync_parent_board_0_mcu_ext_refclk0_out:92,dev_aasrc0_tx1_sync_parent_board_0_mlb0_mlbclk_out:92,dev_aasrc0_tx1_sync_parent_board_0_mlb0_mlbcp_out2:92,dev_aasrc0_tx1_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:92,dev_aasrc0_tx1_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:92,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out0:92,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out1:92,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out2:92,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out3:92,dev_aasrc0_tx1_sync_parent_mcu_adc_clk_sel_out0:92,dev_aasrc0_tx1_sync_parent_mcu_adc_clk_sel_out1:92,dev_aasrc0_tx2_sync:92,dev_aasrc0_tx2_sync_parent_board_0_ext_refclk1_out:92,dev_aasrc0_tx2_sync_parent_board_0_mcasp0_afsx_out:92,dev_aasrc0_tx2_sync_parent_board_0_mcasp0_afsx_out_dup0:92,dev_aasrc0_tx2_sync_parent_board_0_mcasp10_afsx_out:92,dev_aasrc0_tx2_sync_parent_board_0_mcasp10_afsx_out_dup0:92,dev_aasrc0_tx2_sync_parent_board_0_mcasp11_afsx_out:92,dev_aasrc0_tx2_sync_parent_board_0_mcasp11_afsx_out_dup0:92,dev_aasrc0_tx2_sync_parent_board_0_mcasp1_afsx_out:92,dev_aasrc0_tx2_sync_parent_board_0_mcasp1_afsx_out_dup0:92,dev_aasrc0_tx2_sync_parent_board_0_mcasp2_afsx_out:92,dev_aasrc0_tx2_sync_parent_board_0_mcasp2_afsx_out_dup0:92,dev_aasrc0_tx2_sync_parent_board_0_mcasp3_afsx_out:92,dev_aasrc0_tx2_sync_parent_board_0_mcasp3_afsx_out_dup0:92,dev_aasrc0_tx2_sync_parent_board_0_mcasp4_afsx_out:92,dev_aasrc0_tx2_sync_parent_board_0_mcasp4_afsx_out_dup0:92,dev_aasrc0_tx2_sync_parent_board_0_mcasp5_afsx_out:92,dev_aasrc0_tx2_sync_parent_board_0_mcasp5_afsx_out_dup0:92,dev_aasrc0_tx2_sync_parent_board_0_mcasp6_afsx_out:92,dev_aasrc0_tx2_sync_parent_board_0_mcasp6_afsx_out_dup0:92,dev_aasrc0_tx2_sync_parent_board_0_mcasp7_afsx_out:92,dev_aasrc0_tx2_sync_parent_board_0_mcasp7_afsx_out_dup0:92,dev_aasrc0_tx2_sync_parent_board_0_mcasp8_afsx_out:92,dev_aasrc0_tx2_sync_parent_board_0_mcasp8_afsx_out_dup0:92,dev_aasrc0_tx2_sync_parent_board_0_mcasp9_afsx_out:92,dev_aasrc0_tx2_sync_parent_board_0_mcasp9_afsx_out_dup0:92,dev_aasrc0_tx2_sync_parent_board_0_mcu_ext_refclk0_out:92,dev_aasrc0_tx2_sync_parent_board_0_mlb0_mlbclk_out:92,dev_aasrc0_tx2_sync_parent_board_0_mlb0_mlbcp_out2:92,dev_aasrc0_tx2_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:92,dev_aasrc0_tx2_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:92,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out0:92,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out1:92,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out2:92,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out3:92,dev_aasrc0_tx2_sync_parent_mcu_adc_clk_sel_out0:92,dev_aasrc0_tx2_sync_parent_mcu_adc_clk_sel_out1:92,dev_aasrc0_tx3_sync:92,dev_aasrc0_tx3_sync_parent_board_0_ext_refclk1_out:92,dev_aasrc0_tx3_sync_parent_board_0_mcasp0_afsx_out:92,dev_aasrc0_tx3_sync_parent_board_0_mcasp0_afsx_out_dup0:92,dev_aasrc0_tx3_sync_parent_board_0_mcasp10_afsx_out:92,dev_aasrc0_tx3_sync_parent_board_0_mcasp10_afsx_out_dup0:92,dev_aasrc0_tx3_sync_parent_board_0_mcasp11_afsx_out:92,dev_aasrc0_tx3_sync_parent_board_0_mcasp11_afsx_out_dup0:92,dev_aasrc0_tx3_sync_parent_board_0_mcasp1_afsx_out:92,dev_aasrc0_tx3_sync_parent_board_0_mcasp1_afsx_out_dup0:92,dev_aasrc0_tx3_sync_parent_board_0_mcasp2_afsx_out:92,dev_aasrc0_tx3_sync_parent_board_0_mcasp2_afsx_out_dup0:92,dev_aasrc0_tx3_sync_parent_board_0_mcasp3_afsx_out:92,dev_aasrc0_tx3_sync_parent_board_0_mcasp3_afsx_out_dup0:92,dev_aasrc0_tx3_sync_parent_board_0_mcasp4_afsx_out:92,dev_aasrc0_tx3_sync_parent_board_0_mcasp4_afsx_out_dup0:92,dev_aasrc0_tx3_sync_parent_board_0_mcasp5_afsx_out:92,dev_aasrc0_tx3_sync_parent_board_0_mcasp5_afsx_out_dup0:92,dev_aasrc0_tx3_sync_parent_board_0_mcasp6_afsx_out:92,dev_aasrc0_tx3_sync_parent_board_0_mcasp6_afsx_out_dup0:92,dev_aasrc0_tx3_sync_parent_board_0_mcasp7_afsx_out:92,dev_aasrc0_tx3_sync_parent_board_0_mcasp7_afsx_out_dup0:92,dev_aasrc0_tx3_sync_parent_board_0_mcasp8_afsx_out:92,dev_aasrc0_tx3_sync_parent_board_0_mcasp8_afsx_out_dup0:92,dev_aasrc0_tx3_sync_parent_board_0_mcasp9_afsx_out:92,dev_aasrc0_tx3_sync_parent_board_0_mcasp9_afsx_out_dup0:92,dev_aasrc0_tx3_sync_parent_board_0_mcu_ext_refclk0_out:92,dev_aasrc0_tx3_sync_parent_board_0_mlb0_mlbclk_out:92,dev_aasrc0_tx3_sync_parent_board_0_mlb0_mlbcp_out2:92,dev_aasrc0_tx3_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:92,dev_aasrc0_tx3_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:92,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out0:92,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out1:92,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out2:92,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out3:92,dev_aasrc0_tx3_sync_parent_mcu_adc_clk_sel_out0:92,dev_aasrc0_tx3_sync_parent_mcu_adc_clk_sel_out1:92,dev_aasrc0_vbusp_clk:92,dev_adc0_adc_clk:31,dev_adc0_adc_clk_parent_board_0_ext_refclk1_out:31,dev_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:31,dev_adc0_adc_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:31,dev_adc0_adc_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:31,dev_adc0_sys_clk:31,dev_adc0_vbus_clk:31,dev_ascpcie_buffer0_clkin0:92,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_0_ref1_out_clk:92,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_0_ref_der_out_clk:92,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_1_ref1_out_clk:92,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_1_ref_der_out_clk:92,dev_ascpcie_buffer0_clkin1:92,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_0_ref1_out_clk:92,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_0_ref_der_out_clk:92,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_1_ref1_out_clk:92,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_1_ref_der_out_clk:92,dev_ascpcie_buffer0_clkout0_n:92,dev_ascpcie_buffer0_clkout0_p:92,dev_ascpcie_buffer0_clkout1_n:92,dev_ascpcie_buffer0_clkout1_p:92,dev_ascpcie_buffer1_clkin0:92,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_2_ref1_out_clk:92,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_2_ref_der_out_clk:92,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_3_ref1_out_clk:92,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_3_ref_der_out_clk:92,dev_ascpcie_buffer1_clkin1:92,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_2_ref1_out_clk:92,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_2_ref_der_out_clk:92,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_3_ref1_out_clk:92,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_3_ref_der_out_clk:92,dev_ascpcie_buffer1_clkout0_n:92,dev_ascpcie_buffer1_clkout0_p:92,dev_ascpcie_buffer1_clkout1_n:92,dev_ascpcie_buffer1_clkout1_p:92,dev_atl0_atl_clk:[78,92],dev_atl0_atl_clk_parent_board_0_ext_refclk1_out:[78,92],dev_atl0_atl_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_atl0_atl_clk_parent_hsdiv2_16fft_main_4_hsdivout1_clk:78,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_15_hsdivout1_clk:92,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_4_hsdivout1_clk:92,dev_atl0_atl_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[78,92],dev_atl0_atl_clk_parent_postdiv2_16fft_main_0_hsdivout7_clk:78,dev_atl0_atl_clk_parent_postdiv3_16fft_main_0_hsdivout7_clk:92,dev_atl0_atl_io_port_atclk_out:[78,92],dev_atl0_atl_io_port_atclk_out_1:[78,92],dev_atl0_atl_io_port_atclk_out_2:[78,92],dev_atl0_atl_io_port_atclk_out_3:[78,92],dev_atl0_vbus_clk:[78,92],dev_board0_audio_ext_refclk0_in:[78,92],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out:[78,92],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_1:[78,92],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_2:[78,92],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_3:[78,92],dev_board0_audio_ext_refclk0_in_parent_board_0_audio_ext_refclk0_out:92,dev_board0_audio_ext_refclk0_in_parent_hsdiv2_16fft_main_4_hsdivout2_clk:78,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:92,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:92,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[78,92],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[78,92],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[78,92],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[78,92],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[78,92],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[78,92],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk0_out:[78,92],dev_board0_audio_ext_refclk1_in:[78,92],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out:[78,92],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_1:[78,92],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_2:[78,92],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_3:[78,92],dev_board0_audio_ext_refclk1_in_parent_board_0_audio_ext_refclk1_out:92,dev_board0_audio_ext_refclk1_in_parent_hsdiv2_16fft_main_4_hsdivout2_clk:78,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:92,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:92,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[78,92],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[78,92],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[78,92],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[78,92],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[78,92],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[78,92],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk1_out:[78,92],dev_board0_audio_ext_refclk2_in:92,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out:92,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_board0_audio_ext_refclk2_in_parent_board_0_audio_ext_refclk2_out:92,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:92,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:92,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk2_out:92,dev_board0_audio_ext_refclk3_in:92,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out:92,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_board0_audio_ext_refclk3_in_parent_board_0_audio_ext_refclk3_out:92,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:92,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:92,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkr_pout:92,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkx_pout:92,dev_board0_audio_ext_refclk3_out:92,dev_board0_bus_ccdc0_pclk_out:[46,61],dev_board0_bus_cpts_rft_clk_out:[46,61],dev_board0_bus_dss0extpclkin_out:[46,61],dev_board0_bus_dss0pclk_in:[46,61],dev_board0_bus_ext_refclk1_out:[46,61],dev_board0_bus_gpmcclk_out:[46,61],dev_board0_bus_mcasp0aclkr_out:[46,61],dev_board0_bus_mcasp0aclkx_out:[46,61],dev_board0_bus_mcasp0ahclkr_out:[46,61],dev_board0_bus_mcasp0ahclkx_out:[46,61],dev_board0_bus_mcasp1aclkr_out:[46,61],dev_board0_bus_mcasp1aclkx_out:[46,61],dev_board0_bus_mcasp1ahclkr_out:[46,61],dev_board0_bus_mcasp1ahclkx_out:[46,61],dev_board0_bus_mcasp2aclkr_out:[46,61],dev_board0_bus_mcasp2aclkx_out:[46,61],dev_board0_bus_mcasp2ahclkr_out:[46,61],dev_board0_bus_mcasp2ahclkx_out:[46,61],dev_board0_bus_mcu_clkout_in:[46,61],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk10:[46,61],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[46,61],dev_board0_bus_mcu_cpts_rft_clk_out:[46,61],dev_board0_bus_mcu_ext_refclk0_out:[46,61],dev_board0_bus_mcu_hyperbus_clk_in:61,dev_board0_bus_mcu_hyperbus_nclk_in:61,dev_board0_bus_mcu_obsclk_in:[46,61],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk:[46,61],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk_dup0:[46,61],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[46,61],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[46,61],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[46,61],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:[46,61],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[46,61],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout1_clk:[46,61],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[46,61],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[46,61],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:[46,61],dev_board0_bus_mcu_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[46,61],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk_dup0:[46,61],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[46,61],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[46,61],dev_board0_bus_mcu_ospi0clk_in:[46,61],dev_board0_bus_mcu_ospi0dqs_out:[46,61],dev_board0_bus_mcu_ospi0lbclko_in:[46,61],dev_board0_bus_mcu_ospi1clk_in:[46,61],dev_board0_bus_mcu_ospi1dqs_out:[46,61],dev_board0_bus_mcu_ospi1lbclko_in:[46,61],dev_board0_bus_mcu_rgmii1_rclk_out:[46,61],dev_board0_bus_mcu_rgmii1_tclk_out:[46,61],dev_board0_bus_mcu_rmii1_refclk_out:[46,61],dev_board0_bus_mcu_scl0_in:61,dev_board0_bus_mcu_spi0clk_out:[46,61],dev_board0_bus_mcu_spi1clk_out:[46,61],dev_board0_bus_mcu_sysclkout_in:[46,61],dev_board0_bus_obsclk_in:[46,61],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[46,61],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout1_clk:[46,61],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk:[46,61],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_1_bus_clkout_clk:[46,61],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_3_bus_clkout_clk:[46,61],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_4_bus_clkout_clk:[46,61],dev_board0_bus_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[46,61],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_6_bus_clkout_clk:[46,61],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_7_bus_clkout_clk:[46,61],dev_board0_bus_obsclk_in_parent_board_0_hfosc1_clk_out:[46,61],dev_board0_bus_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[46,61],dev_board0_bus_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf2_0:61,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf3_0:61,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf4_0:61,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf5_0:61,dev_board0_bus_pcie1refclkm_out:61,dev_board0_bus_pcie1refclkp_out:61,dev_board0_bus_prg0_rgmii1_rclk_out:[46,61],dev_board0_bus_prg0_rgmii1_tclk_in:61,dev_board0_bus_prg0_rgmii1_tclk_out:46,dev_board0_bus_prg0_rgmii2_rclk_out:[46,61],dev_board0_bus_prg0_rgmii2_tclk_in:61,dev_board0_bus_prg0_rgmii2_tclk_out:46,dev_board0_bus_prg1_rgmii1_rclk_out:[46,61],dev_board0_bus_prg1_rgmii1_tclk_in:61,dev_board0_bus_prg1_rgmii1_tclk_out:46,dev_board0_bus_prg1_rgmii2_rclk_out:[46,61],dev_board0_bus_prg1_rgmii2_tclk_out:46,dev_board0_bus_prg2_rgmii1_rclk_out:[46,61],dev_board0_bus_prg2_rgmii1_tclk_in:61,dev_board0_bus_prg2_rgmii1_tclk_out:46,dev_board0_bus_prg2_rgmii2_rclk_out:[46,61],dev_board0_bus_prg2_rgmii2_tclk_in:61,dev_board0_bus_prg2_rgmii2_tclk_out:46,dev_board0_bus_refclk0m_in:61,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:61,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:61,dev_board0_bus_refclk0m_in_parent_board_0_hfosc1_clk_out:61,dev_board0_bus_refclk0m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:61,dev_board0_bus_refclk0p_in:[46,61],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[46,61],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[46,61],dev_board0_bus_refclk0p_in_parent_board_0_hfosc1_clk_out:[46,61],dev_board0_bus_refclk0p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_board0_bus_refclk1m_in:61,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:61,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:61,dev_board0_bus_refclk1m_in_parent_board_0_hfosc1_clk_out:61,dev_board0_bus_refclk1m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:61,dev_board0_bus_refclk1p_in:[46,61],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[46,61],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[46,61],dev_board0_bus_refclk1p_in_parent_board_0_hfosc1_clk_out:[46,61],dev_board0_bus_refclk1p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_board0_bus_scl0_in:61,dev_board0_bus_scl1_in:61,dev_board0_bus_scl2_in:61,dev_board0_bus_scl3_in:61,dev_board0_bus_spi0clk_out:[46,61],dev_board0_bus_spi1clk_out:[46,61],dev_board0_bus_spi2clk_out:[46,61],dev_board0_bus_spi3clk_out:[46,61],dev_board0_bus_sysclkout_in:[46,61],dev_board0_bus_usb0refclkm_out:61,dev_board0_bus_usb0refclkp_out:61,dev_board0_bus_wkup_scl0_in:61,dev_board0_bus_wkup_tck_out:[46,61],dev_board0_clkout_in:[78,92],dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk10:[78,92],dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk5:[78,92],dev_board0_cp_gemac_cpts0_rft_clk_out:31,dev_board0_cpts0_rft_clk_out:[31,78,92],dev_board0_ddr0_ck0_in:92,dev_board0_ddr0_ck0_n_in:92,dev_board0_dsi_txclkn_in:92,dev_board0_dsi_txclkp_in:92,dev_board0_ext_refclk1_out:[31,78,92],dev_board0_fsi_rx0_clk_out:31,dev_board0_fsi_rx1_clk_out:31,dev_board0_fsi_rx2_clk_out:31,dev_board0_fsi_rx3_clk_out:31,dev_board0_fsi_rx4_clk_out:31,dev_board0_fsi_rx5_clk_out:31,dev_board0_fsi_tx0_clk_in:31,dev_board0_fsi_tx1_clk_in:31,dev_board0_gpmc0_clk_in:[31,78,92],dev_board0_gpmc0_clk_out:[78,92],dev_board0_gpmc0_clklb_in:31,dev_board0_gpmc0_clklb_out:31,dev_board0_gpmc0_clkout_in:78,dev_board0_gpmc0_fclk_mux_in:[31,78,92],dev_board0_gpmc0_fclk_mux_in_parent_hsdiv4_16fft_main_0_hsdivout3_clk:31,dev_board0_gpmc0_fclk_mux_in_parent_postdiv4_16ff_main_2_hsdivout7_clk:31,dev_board0_hfosc1_clk_out:[46,61,78,92],dev_board0_i2c0_scl_in:31,dev_board0_i2c0_scl_out:[31,78,92],dev_board0_i2c1_scl_in:31,dev_board0_i2c1_scl_out:[31,78,92],dev_board0_i2c2_scl_in:31,dev_board0_i2c2_scl_out:[31,78,92],dev_board0_i2c3_scl_in:31,dev_board0_i2c3_scl_out:[31,78,92],dev_board0_i2c4_scl_out:[78,92],dev_board0_i2c5_scl_out:[78,92],dev_board0_i2c6_scl_out:[78,92],dev_board0_i3c0_scl_in:[78,92],dev_board0_i3c0_scl_out:[78,92],dev_board0_led_clk_out:[31,78,92],dev_board0_mcasp0_aclkr_in:[78,92],dev_board0_mcasp0_aclkr_out:[78,92],dev_board0_mcasp0_aclkx_in:[78,92],dev_board0_mcasp0_aclkx_out:[78,92],dev_board0_mcasp0_afsr_out:92,dev_board0_mcasp0_afsx_out:92,dev_board0_mcasp10_aclkr_in:92,dev_board0_mcasp10_aclkr_out:92,dev_board0_mcasp10_aclkx_in:92,dev_board0_mcasp10_aclkx_out:92,dev_board0_mcasp10_afsr_out:92,dev_board0_mcasp10_afsx_out:92,dev_board0_mcasp11_aclkr_in:92,dev_board0_mcasp11_aclkr_out:92,dev_board0_mcasp11_aclkx_in:92,dev_board0_mcasp11_aclkx_out:92,dev_board0_mcasp11_afsr_out:92,dev_board0_mcasp11_afsx_out:92,dev_board0_mcasp1_aclkr_in:[78,92],dev_board0_mcasp1_aclkr_out:[78,92],dev_board0_mcasp1_aclkx_in:[78,92],dev_board0_mcasp1_aclkx_out:[78,92],dev_board0_mcasp1_afsr_out:92,dev_board0_mcasp1_afsx_out:92,dev_board0_mcasp2_aclkr_in:[78,92],dev_board0_mcasp2_aclkr_out:[78,92],dev_board0_mcasp2_aclkx_in:[78,92],dev_board0_mcasp2_aclkx_out:[78,92],dev_board0_mcasp2_afsr_out:92,dev_board0_mcasp2_afsx_out:92,dev_board0_mcasp3_aclkr_in:92,dev_board0_mcasp3_aclkr_out:92,dev_board0_mcasp3_aclkx_in:92,dev_board0_mcasp3_aclkx_out:92,dev_board0_mcasp3_afsr_out:92,dev_board0_mcasp3_afsx_out:92,dev_board0_mcasp4_aclkr_in:92,dev_board0_mcasp4_aclkr_out:92,dev_board0_mcasp4_aclkx_in:92,dev_board0_mcasp4_aclkx_out:92,dev_board0_mcasp4_afsr_out:92,dev_board0_mcasp4_afsx_out:92,dev_board0_mcasp5_aclkr_in:92,dev_board0_mcasp5_aclkr_out:92,dev_board0_mcasp5_aclkx_in:92,dev_board0_mcasp5_aclkx_out:92,dev_board0_mcasp5_afsr_out:92,dev_board0_mcasp5_afsx_out:92,dev_board0_mcasp6_aclkr_in:92,dev_board0_mcasp6_aclkr_out:92,dev_board0_mcasp6_aclkx_in:92,dev_board0_mcasp6_aclkx_out:92,dev_board0_mcasp6_afsr_out:92,dev_board0_mcasp6_afsx_out:92,dev_board0_mcasp7_aclkr_in:92,dev_board0_mcasp7_aclkr_out:92,dev_board0_mcasp7_aclkx_in:92,dev_board0_mcasp7_aclkx_out:92,dev_board0_mcasp7_afsr_out:92,dev_board0_mcasp7_afsx_out:92,dev_board0_mcasp8_aclkr_in:92,dev_board0_mcasp8_aclkr_out:92,dev_board0_mcasp8_aclkx_in:92,dev_board0_mcasp8_aclkx_out:92,dev_board0_mcasp8_afsr_out:92,dev_board0_mcasp8_afsx_out:92,dev_board0_mcasp9_aclkr_in:92,dev_board0_mcasp9_aclkr_out:92,dev_board0_mcasp9_aclkx_in:92,dev_board0_mcasp9_aclkx_out:92,dev_board0_mcasp9_afsr_out:92,dev_board0_mcasp9_afsx_out:92,dev_board0_mcu_clkout0_in:[78,92],dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk10:[78,92],dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk5:[78,92],dev_board0_mcu_cpts0_rft_clk_out:[78,92],dev_board0_mcu_ext_refclk0_out:[31,78,92],dev_board0_mcu_hyperbus0_ck_in:[78,92],dev_board0_mcu_hyperbus0_ckn_in:[78,92],dev_board0_mcu_i2c0_scl_in:[31,78,92],dev_board0_mcu_i2c0_scl_out:[31,78,92],dev_board0_mcu_i2c1_scl_in:31,dev_board0_mcu_i2c1_scl_out:[31,78,92],dev_board0_mcu_i3c0_scl_in:[78,92],dev_board0_mcu_i3c0_scl_out:[78,92],dev_board0_mcu_i3c1_scl_in:92,dev_board0_mcu_i3c1_scl_out:92,dev_board0_mcu_mdio0_mdc_in:[78,92],dev_board0_mcu_obsclk0_in:[31,78,92],dev_board0_mcu_obsclk0_in_parent_gluelogic_hfosc0_clkout:[31,78,92],dev_board0_mcu_obsclk0_in_parent_mcu_obsclk_div_out0:[31,78,92],dev_board0_mcu_ospi0_clk_in:[78,92],dev_board0_mcu_ospi0_dqs_out:[78,92],dev_board0_mcu_ospi0_lbclko_in:[78,92],dev_board0_mcu_ospi1_clk_in:92,dev_board0_mcu_ospi1_dqs_out:92,dev_board0_mcu_ospi1_lbclko_in:92,dev_board0_mcu_rgmii1_rxc_out:[78,92],dev_board0_mcu_rgmii1_txc_in:[78,92],dev_board0_mcu_rgmii1_txc_out:92,dev_board0_mcu_rmii1_ref_clk_out:[78,92],dev_board0_mcu_spi0_clk_in:[31,78,92],dev_board0_mcu_spi0_clk_out:31,dev_board0_mcu_spi1_clk_in:[31,78,92],dev_board0_mcu_spi1_clk_out:31,dev_board0_mcu_sysclkout0_in:[31,78,92],dev_board0_mcu_timer_io0_in:31,dev_board0_mcu_timer_io1_in:31,dev_board0_mcu_timer_io2_in:31,dev_board0_mcu_timer_io3_in:31,dev_board0_mdio0_mdc_in:[78,92],dev_board0_mlb0_mlbclk_out:92,dev_board0_mlb0_mlbcp_out:92,dev_board0_mmc0_clk_in:92,dev_board0_mmc1_clk_in:[31,78,92],dev_board0_mmc1_clklb_out:31,dev_board0_mmc2_clk_in:92,dev_board0_obsclk0_in:[31,78,92],dev_board0_obsclk0_in_parent_board_0_hfosc1_clk_out:[78,92],dev_board0_obsclk0_in_parent_board_0_wkup_lf_clkin_out:78,dev_board0_obsclk0_in_parent_cpsw_3guss_main_0_cpts_genf0:31,dev_board0_obsclk0_in_parent_cpsw_3guss_main_0_cpts_genf1:31,dev_board0_obsclk0_in_parent_gluelogic_hfosc0_clkout:[31,78,92],dev_board0_obsclk0_in_parent_gluelogic_lpxosc_clkout:92,dev_board0_obsclk0_in_parent_gluelogic_rcosc_clk_1p0v_97p65k3:31,dev_board0_obsclk0_in_parent_gluelogic_rcosc_clkout:31,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:[31,78,92],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_24_hsdivout0_clk:92,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:92,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk:31,dev_board0_obsclk0_in_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:31,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_14_hsdivout0_clk:[31,78,92],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:92,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:92,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_18_hsdivout0_clk:92,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:92,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_23_hsdivout0_clk:92,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:92,dev_board0_obsclk0_in_parent_hsdiv2_16fft_main_4_hsdivout0_clk:78,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_15_hsdivout0_clk:92,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_4_hsdivout0_clk:92,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_5_hsdivout0_clk:92,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:[31,78,92],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:[31,78,92],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:[31,78,92],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[31,78,92],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:[78,92],dev_board0_obsclk0_in_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_board0_obsclk0_in_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf1:31,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf2:31,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf3:31,dev_board0_obsclk0_in_parent_navss256vcl_main_0_cpts0_genf3:78,dev_board0_obsclk0_in_parent_navss512l_main_0_cpts0_genf3:92,dev_board0_obsclk0_in_parent_obsclk1_mux_out0:[78,92],dev_board0_obsclk1_in:[78,92],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_7_hsdivout0_clk4:92,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk8:92,dev_board0_obsclk1_in_parent_hsdiv3_16fft_main_13_hsdivout0_clk4:92,dev_board0_obsclk2_in:78,dev_board0_ospi0_dqs_out:31,dev_board0_ospi0_lbclko_in:31,dev_board0_ospi0_lbclko_out:31,dev_board0_pcie_refclk0n_in:92,dev_board0_pcie_refclk0n_out:92,dev_board0_pcie_refclk0n_out_in:92,dev_board0_pcie_refclk0p_in:92,dev_board0_pcie_refclk0p_out:92,dev_board0_pcie_refclk0p_out_in:92,dev_board0_pcie_refclk1n_in:92,dev_board0_pcie_refclk1n_out:92,dev_board0_pcie_refclk1n_out_in:92,dev_board0_pcie_refclk1p_in:92,dev_board0_pcie_refclk1p_out:92,dev_board0_pcie_refclk1p_out_in:92,dev_board0_pcie_refclk2n_in:92,dev_board0_pcie_refclk2n_out:92,dev_board0_pcie_refclk2p_in:92,dev_board0_pcie_refclk2p_out:92,dev_board0_pcie_refclk3n_in:92,dev_board0_pcie_refclk3n_out:92,dev_board0_pcie_refclk3p_in:92,dev_board0_pcie_refclk3p_out:92,dev_board0_prg0_mdio0_mdc_in:[31,92],dev_board0_prg0_rgmii1_rxc_out:[31,92],dev_board0_prg0_rgmii1_txc_in:[31,92],dev_board0_prg0_rgmii1_txc_out:[31,92],dev_board0_prg0_rgmii2_rxc_out:[31,92],dev_board0_prg0_rgmii2_txc_in:[31,92],dev_board0_prg0_rgmii2_txc_out:[31,92],dev_board0_prg1_mdio0_mdc_in:[31,92],dev_board0_prg1_rgmii1_rxc_out:[31,92],dev_board0_prg1_rgmii1_txc_in:[31,92],dev_board0_prg1_rgmii1_txc_out:[31,92],dev_board0_prg1_rgmii2_rxc_out:[31,92],dev_board0_prg1_rgmii2_txc_in:[31,92],dev_board0_prg1_rgmii2_txc_out:[31,92],dev_board0_rgmii1_rxc_out:[31,78],dev_board0_rgmii1_txc_in:[31,78],dev_board0_rgmii1_txc_out:31,dev_board0_rgmii2_rxc_out:[31,78],dev_board0_rgmii2_txc_in:[31,78],dev_board0_rgmii2_txc_out:31,dev_board0_rgmii3_rxc_out:[78,92],dev_board0_rgmii3_txc_in:78,dev_board0_rgmii4_rxc_out:[78,92],dev_board0_rgmii4_txc_in:78,dev_board0_rgmii5_rxc_out:92,dev_board0_rgmii6_rxc_out:92,dev_board0_rgmii7_rxc_out:92,dev_board0_rgmii8_rxc_out:92,dev_board0_rmii_ref_clk_out:[31,78,92],dev_board0_spi0_clk_in:[31,78,92],dev_board0_spi0_clk_out:31,dev_board0_spi1_clk_in:[31,78,92],dev_board0_spi1_clk_out:31,dev_board0_spi2_clk_in:[31,78,92],dev_board0_spi2_clk_out:31,dev_board0_spi3_clk_in:[31,78,92],dev_board0_spi3_clk_out:31,dev_board0_spi4_clk_in:31,dev_board0_spi4_clk_out:31,dev_board0_spi5_clk_in:[78,92],dev_board0_spi6_clk_in:[78,92],dev_board0_spi7_clk_in:[78,92],dev_board0_sysclkout0_in:[31,78,92],dev_board0_tck_out:[31,78,92],dev_board0_timer_io0_in:31,dev_board0_timer_io10_in:31,dev_board0_timer_io11_in:31,dev_board0_timer_io1_in:31,dev_board0_timer_io2_in:31,dev_board0_timer_io3_in:31,dev_board0_timer_io4_in:31,dev_board0_timer_io5_in:31,dev_board0_timer_io6_in:31,dev_board0_timer_io7_in:31,dev_board0_timer_io8_in:31,dev_board0_timer_io9_in:31,dev_board0_trc_clk_in:[78,92],dev_board0_ufs0_ref_clk_in:92,dev_board0_vout1_extpclkin_out:92,dev_board0_vout1_pclk_in:92,dev_board0_vout2_extpclkin_out:92,dev_board0_vout2_pclk_in:92,dev_board0_vpfe0_pclk_out:92,dev_board0_wkup_i2c0_scl_in:[78,92],dev_board0_wkup_i2c0_scl_out:[78,92],dev_board0_wkup_lf_clkin_out:78,dev_c66ss0_core0_gem_clk2_out_clk:92,dev_c66ss0_core0_gem_clkin_clk:92,dev_c66ss0_core0_gem_pbist_rom_clk:92,dev_c66ss0_core0_gem_trc_clk:92,dev_c66ss0_introuter0_intr_clk:92,dev_c66ss1_core0_gem_clk2_out_clk:92,dev_c66ss1_core0_gem_clkin_clk:92,dev_c66ss1_core0_gem_pbist_rom_clk:92,dev_c66ss1_core0_gem_trc_clk:92,dev_c66ss1_introuter0_intr_clk:92,dev_c71ss0_c7x_clk:92,dev_c71ss0_mma_mma_clk:92,dev_c71ss0_mma_pll_ctrl_clk:92,dev_c71ss0_pll_ctrl_clk:92,dev_cal0_bus_clk:[46,61],dev_cal0_bus_cp_c_clk:[46,61],dev_cbass0_bus_main_sysclk0_2_clk:[46,61],dev_cbass0_bus_main_sysclk0_4_clk:[46,61],dev_cbass_debug0_bus_main_sysclk0_2_clk:[46,61],dev_cbass_debug0_bus_main_sysclk0_4_clk:[46,61],dev_cbass_fw0_bus_main_sysclk0_2_clk:[46,61],dev_cbass_fw0_bus_main_sysclk0_4_clk:[46,61],dev_cbass_infra0_bus_gtc_clock_1_clk:[46,61],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[46,61],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[46,61],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_cpts_rft_clk_out:[46,61],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_ext_refclk1_out:[46,61],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[46,61],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[46,61],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[46,61],dev_cbass_infra0_bus_main_sysclk0_2_clk:[46,61],dev_cbass_infra0_bus_main_sysclk0_4_clk:[46,61],dev_ccdebugss0_bus_atb0_clk:[46,61],dev_ccdebugss0_bus_atb1_clk:[46,61],dev_ccdebugss0_bus_cfg_clk:[46,61],dev_ccdebugss0_bus_dbg_clk:[46,61],dev_ccdebugss0_bus_sys_clk:[46,61],dev_cmp_event_introuter0_intr_clk:31,dev_cmpevent_intrtr0_bus_intr_clk:[46,61],dev_cmpevent_intrtr0_intr_clk:[78,92],dev_compute_cluster0_cfg_wrap_clk4_clk:92,dev_compute_cluster0_clec_clk1_clk:92,dev_compute_cluster0_clec_clk4_clk:92,dev_compute_cluster0_core_core_clk1_clk:92,dev_compute_cluster0_core_core_psil_leaf_clk:92,dev_compute_cluster0_ddr32ss_emif0_ddr_pll_clk:78,dev_compute_cluster0_ddr32ss_emif0_ew_ddrss_ddr_pll_clk:92,dev_compute_cluster0_ddr32ss_emif0_ew_pll_ctrl_clk:92,dev_compute_cluster0_ddr32ss_emif0_pll_ctrl_clk:78,dev_compute_cluster0_debug_wrap_clk1_clk_clk:92,dev_compute_cluster0_debug_wrap_clk2_clk_clk:92,dev_compute_cluster0_dmsc_wrap_clk4_clk_clk:92,dev_compute_cluster0_en_msmc_domain_msmc_clk1_clk:92,dev_compute_cluster0_gic500ss_vclk_clk:92,dev_compute_cluster0_pbist_wrap_divh_clk2_clk_clk:92,dev_compute_cluster0_pbist_wrap_divh_clk4_clk_clk:[78,92],dev_compute_cluster0_pbist_wrap_divp_clk1_clk_clk:92,dev_compute_cluster0_tb_soc_gic_clk:78,dev_compute_cluster0_tb_soc_vbusp_cfg_clk:78,dev_compute_cluster0_tb_soc_vbusp_dbg_clk:78,dev_compute_cluster0_tb_soc_vbusp_dmsc_clk:78,dev_compute_cluster_a53_0_bus_arm0_clk:[46,61],dev_compute_cluster_a53_1_bus_arm0_clk:[46,61],dev_compute_cluster_a53_2_bus_arm1_clk:[46,61],dev_compute_cluster_a53_3_bus_arm1_clk:[46,61],dev_compute_cluster_cpac0_bus_arm0_clk:61,dev_compute_cluster_cpac1_bus_arm1_clk:61,dev_compute_cluster_msmc0_bus_msmc_clk:[46,61],dev_compute_cluster_msmc0_bus_tb_soc_gic_clk:61,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_cfg_clk:61,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dbg_clk:61,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dmsc_clk:61,dev_compute_cluster_pbist0_bus_divh_clk4_clk_clk:46,dev_compute_cluster_pbist0_bus_divp_clk1_clk_clk:46,dev_cpsw0_cppi_clk_clk:[31,78,92],dev_cpsw0_cpts_genf0:[31,78,92],dev_cpsw0_cpts_genf1:31,dev_cpsw0_cpts_rft_clk:[31,78,92],dev_cpsw0_cpts_rft_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:31,dev_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[31,78,92],dev_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:[31,78,92],dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[78,92],dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[31,78,92],dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[78,92],dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[78,92],dev_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[31,78,92],dev_cpsw0_cpts_rft_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:78,dev_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:92,dev_cpsw0_cpts_rft_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:31,dev_cpsw0_cpts_rft_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:31,dev_cpsw0_cpts_rft_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:31,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:92,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:92,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:92,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:92,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:92,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:92,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:92,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:92,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:78,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:78,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:78,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:78,dev_cpsw0_gmii1_mr_clk:[31,78,92],dev_cpsw0_gmii1_mt_clk:[31,78,92],dev_cpsw0_gmii2_mr_clk:[31,78,92],dev_cpsw0_gmii2_mt_clk:[31,78,92],dev_cpsw0_gmii3_mr_clk:[78,92],dev_cpsw0_gmii3_mt_clk:[78,92],dev_cpsw0_gmii4_mr_clk:[78,92],dev_cpsw0_gmii4_mt_clk:[78,92],dev_cpsw0_gmii5_mr_clk:92,dev_cpsw0_gmii5_mt_clk:92,dev_cpsw0_gmii6_mr_clk:92,dev_cpsw0_gmii6_mt_clk:92,dev_cpsw0_gmii7_mr_clk:92,dev_cpsw0_gmii7_mt_clk:92,dev_cpsw0_gmii8_mr_clk:92,dev_cpsw0_gmii8_mt_clk:92,dev_cpsw0_gmii_rft_clk:[31,78,92],dev_cpsw0_mdio_mdclk_o:[78,92],dev_cpsw0_pre_rgmii1_tclk:78,dev_cpsw0_pre_rgmii2_tclk:78,dev_cpsw0_pre_rgmii3_tclk:78,dev_cpsw0_pre_rgmii4_tclk:78,dev_cpsw0_rgmii1_rxc_i:[31,78],dev_cpsw0_rgmii1_txc_i:31,dev_cpsw0_rgmii1_txc_o:31,dev_cpsw0_rgmii2_rxc_i:[31,78],dev_cpsw0_rgmii2_txc_i:31,dev_cpsw0_rgmii2_txc_o:31,dev_cpsw0_rgmii3_rxc_i:78,dev_cpsw0_rgmii4_rxc_i:78,dev_cpsw0_rgmii_mhz_250_clk:[31,78,92],dev_cpsw0_rgmii_mhz_50_clk:[31,78,92],dev_cpsw0_rgmii_mhz_5_clk:[31,78,92],dev_cpsw0_rmii_mhz_50_clk:[31,78,92],dev_cpsw0_serdes1_refclk:[78,92],dev_cpsw0_serdes1_rxclk:[78,92],dev_cpsw0_serdes1_rxfclk:[78,92],dev_cpsw0_serdes1_txclk:[78,92],dev_cpsw0_serdes1_txfclk:[78,92],dev_cpsw0_serdes1_txmclk:[78,92],dev_cpsw0_serdes2_refclk:[78,92],dev_cpsw0_serdes2_rxclk:[78,92],dev_cpsw0_serdes2_rxfclk:[78,92],dev_cpsw0_serdes2_txclk:[78,92],dev_cpsw0_serdes2_txfclk:[78,92],dev_cpsw0_serdes2_txmclk:[78,92],dev_cpsw0_serdes3_refclk:[78,92],dev_cpsw0_serdes3_rxclk:[78,92],dev_cpsw0_serdes3_rxfclk:[78,92],dev_cpsw0_serdes3_txclk:[78,92],dev_cpsw0_serdes3_txfclk:[78,92],dev_cpsw0_serdes3_txmclk:[78,92],dev_cpsw0_serdes4_refclk:[78,92],dev_cpsw0_serdes4_rxclk:[78,92],dev_cpsw0_serdes4_rxfclk:[78,92],dev_cpsw0_serdes4_txclk:[78,92],dev_cpsw0_serdes4_txfclk:[78,92],dev_cpsw0_serdes4_txmclk:[78,92],dev_cpsw0_serdes5_refclk:92,dev_cpsw0_serdes5_rxclk:92,dev_cpsw0_serdes5_rxfclk:92,dev_cpsw0_serdes5_txclk:92,dev_cpsw0_serdes5_txfclk:92,dev_cpsw0_serdes5_txmclk:92,dev_cpsw0_serdes6_refclk:92,dev_cpsw0_serdes6_rxclk:92,dev_cpsw0_serdes6_rxfclk:92,dev_cpsw0_serdes6_txclk:92,dev_cpsw0_serdes6_txfclk:92,dev_cpsw0_serdes6_txmclk:92,dev_cpsw0_serdes7_refclk:92,dev_cpsw0_serdes7_rxclk:92,dev_cpsw0_serdes7_rxfclk:92,dev_cpsw0_serdes7_txclk:92,dev_cpsw0_serdes7_txfclk:92,dev_cpsw0_serdes7_txmclk:92,dev_cpsw0_serdes8_refclk:92,dev_cpsw0_serdes8_rxclk:92,dev_cpsw0_serdes8_rxfclk:92,dev_cpsw0_serdes8_txclk:92,dev_cpsw0_serdes8_txfclk:92,dev_cpsw0_serdes8_txmclk:92,dev_cpsw_tx_rgmii0_io__rgmii1_txc__a:78,dev_cpsw_tx_rgmii0_io__rgmii2_txc__a:78,dev_cpsw_tx_rgmii0_io__rgmii3_txc__a:78,dev_cpsw_tx_rgmii0_io__rgmii4_txc__a:78,dev_cpsw_tx_rgmii0_pre_rgmii1_tclk:78,dev_cpsw_tx_rgmii0_pre_rgmii2_tclk:78,dev_cpsw_tx_rgmii0_pre_rgmii3_tclk:78,dev_cpsw_tx_rgmii0_pre_rgmii4_tclk:78,dev_cpt2_aggr0_bus_vclk_clk:[46,61],dev_cpt2_aggr0_vclk_clk:[31,78,92],dev_cpt2_aggr1_vclk_clk:[78,92],dev_cpt2_aggr2_vclk_clk:[78,92],dev_cpt2_aggr3_vclk_clk:78,dev_cpt2_probe_vbusm_main_cal0_0_bus_probe_clk:[46,61],dev_cpt2_probe_vbusm_main_cal0_0_bus_vbus_clk:[46,61],dev_cpt2_probe_vbusm_main_dss_2_bus_probe_clk:[46,61],dev_cpt2_probe_vbusm_main_dss_2_bus_vbus_clk:[46,61],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_probe_clk:[46,61],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_vbus_clk:[46,61],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_probe_clk:[46,61],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_vbus_clk:[46,61],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_probe_clk:[46,61],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_vbus_clk:[46,61],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_probe_clk:[46,61],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_vbus_clk:[46,61],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_probe_clk:[46,61],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_vbus_clk:[46,61],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_probe_clk:[46,61],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_vbus_clk:[46,61],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_probe_clk:[46,61],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_vbus_clk:[46,61],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_probe_clk:[46,61],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_vbus_clk:[46,61],dev_cpts0_cpts_genf1:31,dev_cpts0_cpts_genf2:31,dev_cpts0_cpts_genf3:31,dev_cpts0_cpts_genf4:31,dev_cpts0_cpts_rft_clk:31,dev_cpts0_cpts_rft_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:31,dev_cpts0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:31,dev_cpts0_cpts_rft_clk_parent_board_0_ext_refclk1_out:31,dev_cpts0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:31,dev_cpts0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:31,dev_cpts0_cpts_rft_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:31,dev_cpts0_cpts_rft_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:31,dev_cpts0_cpts_rft_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:31,dev_cpts0_vbusp_clk:31,dev_csi_psilss0_main_clk:92,dev_csi_rx_if0_main_clk_clk:92,dev_csi_rx_if0_ppi_rx_byte_clk:92,dev_csi_rx_if0_vbus_clk_clk:92,dev_csi_rx_if0_vp_clk_clk:92,dev_csi_rx_if1_main_clk_clk:92,dev_csi_rx_if1_ppi_rx_byte_clk:92,dev_csi_rx_if1_vbus_clk_clk:92,dev_csi_rx_if1_vp_clk_clk:92,dev_csi_tx_if0_dphy_txbyteclkhs_cl_clk:92,dev_csi_tx_if0_esc_clk_clk:92,dev_csi_tx_if0_main_clk_clk:92,dev_csi_tx_if0_vbus_clk_clk:92,dev_ctrl_mmr0_bus_vbusp_clk:[46,61],dev_dbgsuspendrouter0_intr_clk:31,dev_dcc0_bus_dcc_clksrc0_clk:[46,61],dev_dcc0_bus_dcc_clksrc1_clk:[46,61],dev_dcc0_bus_dcc_clksrc2_clk:[46,61],dev_dcc0_bus_dcc_clksrc3_clk:[46,61],dev_dcc0_bus_dcc_clksrc4_clk:[46,61],dev_dcc0_bus_dcc_clksrc5_clk:[46,61],dev_dcc0_bus_dcc_clksrc6_clk:[46,61],dev_dcc0_bus_dcc_input00_clk:[46,61],dev_dcc0_bus_dcc_input01_clk:[46,61],dev_dcc0_bus_dcc_input02_clk:[46,61],dev_dcc0_bus_dcc_input10_clk:[46,61],dev_dcc0_bus_vbus_clk:[46,61],dev_dcc0_dcc_clksrc0_clk:[31,78,92],dev_dcc0_dcc_clksrc1_clk:[31,78,92],dev_dcc0_dcc_clksrc2_clk:[31,78,92],dev_dcc0_dcc_clksrc3_clk:[31,78,92],dev_dcc0_dcc_clksrc4_clk:[31,78,92],dev_dcc0_dcc_clksrc5_clk:[31,78,92],dev_dcc0_dcc_clksrc6_clk:[31,78,92],dev_dcc0_dcc_clksrc7_clk:[31,92],dev_dcc0_dcc_input00_clk:[31,78,92],dev_dcc0_dcc_input01_clk:[31,78,92],dev_dcc0_dcc_input02_clk:[31,78,92],dev_dcc0_dcc_input10_clk:[31,78,92],dev_dcc0_vbus_clk:[31,78,92],dev_dcc10_dcc_clksrc0_clk:92,dev_dcc10_dcc_clksrc1_clk:92,dev_dcc10_dcc_clksrc2_clk:92,dev_dcc10_dcc_clksrc3_clk:92,dev_dcc10_dcc_clksrc4_clk:92,dev_dcc10_dcc_clksrc5_clk:92,dev_dcc10_dcc_clksrc6_clk:92,dev_dcc10_dcc_clksrc7_clk:92,dev_dcc10_dcc_input00_clk:92,dev_dcc10_dcc_input01_clk:92,dev_dcc10_dcc_input02_clk:92,dev_dcc10_dcc_input10_clk:92,dev_dcc10_vbus_clk:92,dev_dcc11_dcc_clksrc0_clk:92,dev_dcc11_dcc_clksrc1_clk:92,dev_dcc11_dcc_clksrc2_clk:92,dev_dcc11_dcc_clksrc3_clk:92,dev_dcc11_dcc_clksrc4_clk:92,dev_dcc11_dcc_clksrc5_clk:92,dev_dcc11_dcc_clksrc6_clk:92,dev_dcc11_dcc_clksrc7_clk:92,dev_dcc11_dcc_input00_clk:92,dev_dcc11_dcc_input01_clk:92,dev_dcc11_dcc_input02_clk:92,dev_dcc11_dcc_input10_clk:92,dev_dcc11_vbus_clk:92,dev_dcc12_dcc_clksrc0_clk:92,dev_dcc12_dcc_clksrc1_clk:92,dev_dcc12_dcc_clksrc2_clk:92,dev_dcc12_dcc_clksrc3_clk:92,dev_dcc12_dcc_clksrc4_clk:92,dev_dcc12_dcc_clksrc5_clk:92,dev_dcc12_dcc_clksrc6_clk:92,dev_dcc12_dcc_clksrc7_clk:92,dev_dcc12_dcc_input00_clk:92,dev_dcc12_dcc_input01_clk:92,dev_dcc12_dcc_input02_clk:92,dev_dcc12_dcc_input10_clk:92,dev_dcc12_vbus_clk:92,dev_dcc1_bus_dcc_clksrc0_clk:[46,61],dev_dcc1_bus_dcc_clksrc1_clk:[46,61],dev_dcc1_bus_dcc_clksrc2_clk:[46,61],dev_dcc1_bus_dcc_clksrc3_clk:[46,61],dev_dcc1_bus_dcc_clksrc4_clk:[46,61],dev_dcc1_bus_dcc_clksrc5_clk:[46,61],dev_dcc1_bus_dcc_clksrc6_clk:[46,61],dev_dcc1_bus_dcc_clksrc7_clk:[46,61],dev_dcc1_bus_dcc_input00_clk:[46,61],dev_dcc1_bus_dcc_input01_clk:[46,61],dev_dcc1_bus_dcc_input02_clk:[46,61],dev_dcc1_bus_dcc_input10_clk:[46,61],dev_dcc1_bus_vbus_clk:[46,61],dev_dcc1_dcc_clksrc0_clk:[31,78,92],dev_dcc1_dcc_clksrc1_clk:[31,78,92],dev_dcc1_dcc_clksrc2_clk:[31,78,92],dev_dcc1_dcc_clksrc3_clk:[31,78,92],dev_dcc1_dcc_clksrc4_clk:[31,78,92],dev_dcc1_dcc_clksrc5_clk:[31,78,92],dev_dcc1_dcc_clksrc6_clk:[31,78,92],dev_dcc1_dcc_clksrc7_clk:[31,92],dev_dcc1_dcc_input00_clk:[31,78,92],dev_dcc1_dcc_input01_clk:[31,78,92],dev_dcc1_dcc_input02_clk:[31,78,92],dev_dcc1_dcc_input10_clk:[31,78,92],dev_dcc1_vbus_clk:[31,78,92],dev_dcc2_bus_dcc_clksrc0_clk:[46,61],dev_dcc2_bus_dcc_clksrc1_clk:[46,61],dev_dcc2_bus_dcc_clksrc2_clk:[46,61],dev_dcc2_bus_dcc_clksrc3_clk:[46,61],dev_dcc2_bus_dcc_clksrc4_clk:[46,61],dev_dcc2_bus_dcc_clksrc5_clk:[46,61],dev_dcc2_bus_dcc_clksrc6_clk:[46,61],dev_dcc2_bus_dcc_clksrc7_clk:[46,61],dev_dcc2_bus_dcc_input00_clk:[46,61],dev_dcc2_bus_dcc_input01_clk:[46,61],dev_dcc2_bus_dcc_input02_clk:[46,61],dev_dcc2_bus_dcc_input10_clk:[46,61],dev_dcc2_bus_vbus_clk:[46,61],dev_dcc2_dcc_clksrc0_clk:[31,78,92],dev_dcc2_dcc_clksrc1_clk:[31,92],dev_dcc2_dcc_clksrc2_clk:[31,78,92],dev_dcc2_dcc_clksrc3_clk:[31,78,92],dev_dcc2_dcc_clksrc4_clk:[31,78,92],dev_dcc2_dcc_clksrc5_clk:[31,78,92],dev_dcc2_dcc_clksrc6_clk:[31,78,92],dev_dcc2_dcc_clksrc7_clk:[31,78,92],dev_dcc2_dcc_input00_clk:[31,78,92],dev_dcc2_dcc_input01_clk:[31,78,92],dev_dcc2_dcc_input02_clk:[31,78,92],dev_dcc2_dcc_input10_clk:[31,78,92],dev_dcc2_vbus_clk:[31,78,92],dev_dcc3_bus_dcc_clksrc0_clk:[46,61],dev_dcc3_bus_dcc_clksrc1_clk:[46,61],dev_dcc3_bus_dcc_clksrc2_clk:[46,61],dev_dcc3_bus_dcc_clksrc3_clk:[46,61],dev_dcc3_bus_dcc_clksrc4_clk:[46,61],dev_dcc3_bus_dcc_clksrc5_clk:[46,61],dev_dcc3_bus_dcc_clksrc7_clk:[46,61],dev_dcc3_bus_dcc_input00_clk:[46,61],dev_dcc3_bus_dcc_input01_clk:[46,61],dev_dcc3_bus_dcc_input02_clk:[46,61],dev_dcc3_bus_dcc_input10_clk:[46,61],dev_dcc3_bus_vbus_clk:[46,61],dev_dcc3_dcc_clksrc0_clk:[31,78,92],dev_dcc3_dcc_clksrc1_clk:[31,92],dev_dcc3_dcc_clksrc2_clk:[31,78,92],dev_dcc3_dcc_clksrc3_clk:[31,78,92],dev_dcc3_dcc_clksrc4_clk:[31,78,92],dev_dcc3_dcc_clksrc5_clk:[31,78,92],dev_dcc3_dcc_clksrc6_clk:[31,78,92],dev_dcc3_dcc_clksrc7_clk:[31,78,92],dev_dcc3_dcc_input00_clk:[31,78,92],dev_dcc3_dcc_input01_clk:[31,78,92],dev_dcc3_dcc_input02_clk:[31,78,92],dev_dcc3_dcc_input10_clk:[31,78,92],dev_dcc3_vbus_clk:[31,78,92],dev_dcc4_bus_dcc_clksrc0_clk:[46,61],dev_dcc4_bus_dcc_clksrc2_clk:[46,61],dev_dcc4_bus_dcc_clksrc3_clk:[46,61],dev_dcc4_bus_dcc_clksrc4_clk:[46,61],dev_dcc4_bus_dcc_clksrc5_clk:[46,61],dev_dcc4_bus_dcc_clksrc6_clk:[46,61],dev_dcc4_bus_dcc_clksrc7_clk:[46,61],dev_dcc4_bus_dcc_input00_clk:[46,61],dev_dcc4_bus_dcc_input01_clk:[46,61],dev_dcc4_bus_dcc_input02_clk:[46,61],dev_dcc4_bus_dcc_input10_clk:[46,61],dev_dcc4_bus_vbus_clk:[46,61],dev_dcc4_dcc_clksrc0_clk:[31,78,92],dev_dcc4_dcc_clksrc0_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:31,dev_dcc4_dcc_clksrc0_clk_parent_postdiv4_16ff_main_2_hsdivout7_clk:31,dev_dcc4_dcc_clksrc1_clk:[31,78,92],dev_dcc4_dcc_clksrc2_clk:[31,78,92],dev_dcc4_dcc_clksrc3_clk:[31,78,92],dev_dcc4_dcc_clksrc4_clk:[31,78,92],dev_dcc4_dcc_clksrc5_clk:[31,78,92],dev_dcc4_dcc_clksrc6_clk:[31,78,92],dev_dcc4_dcc_clksrc7_clk:[31,78,92],dev_dcc4_dcc_input00_clk:[31,78,92],dev_dcc4_dcc_input01_clk:[31,78,92],dev_dcc4_dcc_input02_clk:[31,78,92],dev_dcc4_dcc_input10_clk:[31,78,92],dev_dcc4_vbus_clk:[31,78,92],dev_dcc5_bus_dcc_clksrc0_clk:[46,61],dev_dcc5_bus_dcc_clksrc1_clk:[46,61],dev_dcc5_bus_dcc_clksrc2_clk:[46,61],dev_dcc5_bus_dcc_clksrc3_clk:[46,61],dev_dcc5_bus_dcc_clksrc4_clk:[46,61],dev_dcc5_bus_dcc_clksrc5_clk:[46,61],dev_dcc5_bus_dcc_clksrc6_clk:[46,61],dev_dcc5_bus_dcc_clksrc7_clk:[46,61],dev_dcc5_bus_dcc_input00_clk:[46,61],dev_dcc5_bus_dcc_input01_clk:[46,61],dev_dcc5_bus_dcc_input02_clk:[46,61],dev_dcc5_bus_dcc_input10_clk:[46,61],dev_dcc5_bus_vbus_clk:[46,61],dev_dcc5_dcc_clksrc0_clk:[31,78,92],dev_dcc5_dcc_clksrc1_clk:[31,78,92],dev_dcc5_dcc_clksrc2_clk:[31,92],dev_dcc5_dcc_clksrc3_clk:[31,92],dev_dcc5_dcc_clksrc4_clk:[31,78,92],dev_dcc5_dcc_clksrc5_clk:[31,92],dev_dcc5_dcc_clksrc6_clk:[31,78,92],dev_dcc5_dcc_clksrc7_clk:[31,92],dev_dcc5_dcc_input00_clk:[31,78,92],dev_dcc5_dcc_input01_clk:[31,78,92],dev_dcc5_dcc_input02_clk:[31,78,92],dev_dcc5_dcc_input10_clk:[31,78,92],dev_dcc5_vbus_clk:[31,78,92],dev_dcc6_bus_dcc_clksrc0_clk:[46,61],dev_dcc6_bus_dcc_clksrc1_clk:[46,61],dev_dcc6_bus_dcc_clksrc2_clk:[46,61],dev_dcc6_bus_dcc_clksrc3_clk:[46,61],dev_dcc6_bus_dcc_clksrc4_clk:[46,61],dev_dcc6_bus_dcc_clksrc5_clk:[46,61],dev_dcc6_bus_dcc_clksrc6_clk:[46,61],dev_dcc6_bus_dcc_clksrc7_clk:[46,61],dev_dcc6_bus_dcc_input00_clk:[46,61],dev_dcc6_bus_dcc_input01_clk:[46,61],dev_dcc6_bus_dcc_input02_clk:[46,61],dev_dcc6_bus_dcc_input10_clk:[46,61],dev_dcc6_bus_vbus_clk:[46,61],dev_dcc6_dcc_clksrc0_clk:[78,92],dev_dcc6_dcc_clksrc1_clk:[78,92],dev_dcc6_dcc_clksrc2_clk:[78,92],dev_dcc6_dcc_clksrc3_clk:[78,92],dev_dcc6_dcc_clksrc4_clk:[78,92],dev_dcc6_dcc_clksrc5_clk:[78,92],dev_dcc6_dcc_clksrc6_clk:[78,92],dev_dcc6_dcc_clksrc7_clk:[78,92],dev_dcc6_dcc_input00_clk:[78,92],dev_dcc6_dcc_input01_clk:[78,92],dev_dcc6_dcc_input02_clk:[78,92],dev_dcc6_dcc_input10_clk:[78,92],dev_dcc6_vbus_clk:[78,92],dev_dcc7_bus_dcc_clksrc0_clk:[46,61],dev_dcc7_bus_dcc_clksrc1_clk:[46,61],dev_dcc7_bus_dcc_clksrc2_clk:[46,61],dev_dcc7_bus_dcc_clksrc3_clk:[46,61],dev_dcc7_bus_dcc_clksrc4_clk:[46,61],dev_dcc7_bus_dcc_clksrc5_clk:[46,61],dev_dcc7_bus_dcc_clksrc6_clk:[46,61],dev_dcc7_bus_dcc_clksrc7_clk:[46,61],dev_dcc7_bus_dcc_input00_clk:[46,61],dev_dcc7_bus_dcc_input01_clk:[46,61],dev_dcc7_bus_dcc_input02_clk:[46,61],dev_dcc7_bus_dcc_input10_clk:[46,61],dev_dcc7_bus_vbus_clk:[46,61],dev_dcc7_dcc_clksrc0_clk:92,dev_dcc7_dcc_clksrc1_clk:92,dev_dcc7_dcc_clksrc2_clk:92,dev_dcc7_dcc_clksrc3_clk:92,dev_dcc7_dcc_clksrc4_clk:92,dev_dcc7_dcc_clksrc5_clk:92,dev_dcc7_dcc_clksrc6_clk:92,dev_dcc7_dcc_clksrc7_clk:92,dev_dcc7_dcc_input00_clk:92,dev_dcc7_dcc_input01_clk:92,dev_dcc7_dcc_input02_clk:92,dev_dcc7_dcc_input10_clk:92,dev_dcc7_vbus_clk:92,dev_dcc8_dcc_clksrc0_clk:92,dev_dcc8_dcc_clksrc1_clk:92,dev_dcc8_dcc_clksrc2_clk:92,dev_dcc8_dcc_clksrc3_clk:92,dev_dcc8_dcc_clksrc4_clk:92,dev_dcc8_dcc_clksrc5_clk:92,dev_dcc8_dcc_clksrc6_clk:92,dev_dcc8_dcc_clksrc7_clk:92,dev_dcc8_dcc_input00_clk:92,dev_dcc8_dcc_input01_clk:92,dev_dcc8_dcc_input02_clk:92,dev_dcc8_dcc_input10_clk:92,dev_dcc8_vbus_clk:92,dev_dcc9_dcc_clksrc0_clk:92,dev_dcc9_dcc_clksrc1_clk:92,dev_dcc9_dcc_clksrc2_clk:92,dev_dcc9_dcc_clksrc3_clk:92,dev_dcc9_dcc_clksrc4_clk:92,dev_dcc9_dcc_clksrc5_clk:92,dev_dcc9_dcc_clksrc6_clk:92,dev_dcc9_dcc_clksrc7_clk:92,dev_dcc9_dcc_input00_clk:92,dev_dcc9_dcc_input01_clk:92,dev_dcc9_dcc_input02_clk:92,dev_dcc9_dcc_input10_clk:92,dev_dcc9_vbus_clk:92,dev_ddpa0_ddpa_clk:31,dev_ddr0_ddrss_cfg_clk:92,dev_ddr0_ddrss_ddr_pll_clk:[78,92],dev_ddr0_ddrss_io_ck:92,dev_ddr0_ddrss_io_ck_n:92,dev_ddr0_ddrss_vbus_clk:92,dev_ddr0_pll_ctrl_clk:[78,92],dev_ddr16ss0_ddrss_ddr_pll_clk:31,dev_ddr16ss0_pll_ctrl_clk:31,dev_ddrss0_bus_ddrss_byp_4x_clk:[46,61],dev_ddrss0_bus_ddrss_byp_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[46,61],dev_ddrss0_bus_ddrss_byp_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[46,61],dev_ddrss0_bus_ddrss_cfg_clk:[46,61],dev_ddrss0_bus_ddrss_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[46,61],dev_ddrss0_bus_ddrss_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[46,61],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[46,61],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[46,61],dev_ddrss0_bus_ddrss_tclk:[46,61],dev_ddrss0_bus_ddrss_vbus_clk:[46,61],dev_debugss0_bus_atb0_clk:[46,61],dev_debugss0_bus_atb1_clk:[46,61],dev_debugss0_bus_atb2_clk:[46,61],dev_debugss0_bus_atb3_clk:[46,61],dev_debugss0_bus_atb4_clk:[46,61],dev_debugss0_bus_atb5_clk:[46,61],dev_debugss0_bus_cfg_clk:[46,61],dev_debugss0_bus_dbg_clk:[46,61],dev_debugss0_bus_sys_clk:[46,61],dev_debugss_wrap0_atb_clk:[31,78,92],dev_debugss_wrap0_bus_atb_clk:[46,61],dev_debugss_wrap0_bus_core_clk:[46,61],dev_debugss_wrap0_bus_jtag_tck:[46,61],dev_debugss_wrap0_bus_trexpt_clk:[46,61],dev_debugss_wrap0_core_clk:[31,78,92],dev_debugss_wrap0_cstpiu_traceclk:[78,92],dev_debugss_wrap0_jtag_tck:[31,78,92],dev_debugss_wrap0_trexpt_clk:[31,78,92],dev_debugsuspendrtr0_bus_intr_clk:[46,61],dev_decoder0_sys_clk:92,dev_dftss0_bus_vbusp_clk_clk:[46,61],dev_dmass0_bcdma_0_clk:31,dev_dmass0_cbass_0_clk:31,dev_dmass0_intaggr_0_clk:31,dev_dmass0_ipcss_0_clk:31,dev_dmass0_pktdma_0_clk:31,dev_dmass0_psilcfg_0_clk:31,dev_dmass0_psilss_0_pdma_main0_clk:31,dev_dmass0_psilss_0_pdma_main1_clk:31,dev_dmass0_psilss_0_vd2clk:31,dev_dmass0_ringacc_0_clk:31,dev_dmpac0_clk:92,dev_dmpac0_pll_dco_clk:92,dev_dmpac0_sde_0_clk:92,dev_dphy_rx0_main_clk_clk:92,dev_dphy_rx0_ppi_rx_byte_clk:92,dev_dphy_rx1_main_clk_clk:92,dev_dphy_rx1_ppi_rx_byte_clk:92,dev_dphy_tx0_ck_m:92,dev_dphy_tx0_ck_p:92,dev_dphy_tx0_clk:92,dev_dphy_tx0_dphy_ref_clk:92,dev_dphy_tx0_dphy_ref_clk_parent_board_0_hfosc1_clk_out:92,dev_dphy_tx0_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:92,dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:92,dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:92,dev_dphy_tx0_ip1_ppi_m_rxclkesc_clk:92,dev_dphy_tx0_ip1_ppi_m_txclkesc_clk:92,dev_dphy_tx0_ip1_ppi_txbyteclkhs_cl_clk:92,dev_dphy_tx0_ip2_ppi_txbyteclkhs_cl_clk:92,dev_dphy_tx0_psm_clk:92,dev_dss0_bus_dpi_0_in_clk_bus_in0_clockdivider_dss_bus_out0:61,dev_dss0_bus_dpi_0_in_clk_bus_in0_dss_bus_out0:46,dev_dss0_bus_dpi_0_in_clk_bus_in1_clockdivider_dss_bus_out0:61,dev_dss0_bus_dpi_0_in_clk_bus_in1_dss_bus_out0:46,dev_dss0_bus_dpi_1_in_clk:[46,61],dev_dss0_bus_dpi_1_in_clk_parent_board_0_bus_dss0extpclkin_out:[46,61],dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out07:61,dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out1:61,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out07:46,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out1:46,dev_dss0_bus_dpi_1_out_clk:[46,61],dev_dss0_bus_dss_func_clk:[46,61],dev_dss0_dpi0_ext_clksel:92,dev_dss0_dpi0_ext_clksel_parent_board_0_vout1_extpclkin_out:92,dev_dss0_dpi0_ext_clksel_parent_hsdiv1_16fft_main_19_hsdivout0_clk:92,dev_dss0_dpi1_ext_clksel:92,dev_dss0_dpi1_ext_clksel_parent_board_0_vout2_extpclkin_out:92,dev_dss0_dpi1_ext_clksel_parent_hsdiv1_16fft_main_23_hsdivout0_clk:92,dev_dss0_dss_func_clk:92,dev_dss0_dss_inst0_dpi_0_in_2x_clk:92,dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_dpi_1_pclk_sel_out0:92,dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:92,dev_dss0_dss_inst0_dpi_0_out_2x_clk:92,dev_dss0_dss_inst0_dpi_0_out_clk:92,dev_dss0_dss_inst0_dpi_1_in_2x_clk:92,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0:92,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi1_ext_clksel_out0:92,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:92,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:92,dev_dss0_dss_inst0_dpi_1_out_clk:92,dev_dss0_dss_inst0_dpi_2_in_2x_clk:92,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_dpi0_ext_clksel_out0:92,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:92,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout0_clk:92,dev_dss0_dss_inst0_dpi_2_out_clk:92,dev_dss0_dss_inst0_dpi_3_in_2x_clk:92,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0:92,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi1_ext_clksel_out0:92,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout1_clk:92,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk:92,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout1_clk:92,dev_dss0_dss_inst0_dpi_3_out_clk:92,dev_dss_dsi0_dphy_0_rx_esc_clk:92,dev_dss_dsi0_dphy_0_tx_esc_clk:92,dev_dss_dsi0_dpi_0_clk:92,dev_dss_dsi0_pll_ctrl_clk:92,dev_dss_dsi0_ppi_0_txbyteclkhs_cl_clk:92,dev_dss_dsi0_sys_clk:92,dev_dss_edp0_aif_i2s_clk:92,dev_dss_edp0_dpi_2_2x_clk:92,dev_dss_edp0_dpi_2_clk:92,dev_dss_edp0_dpi_3_clk:92,dev_dss_edp0_dpi_4_clk:92,dev_dss_edp0_dpi_5_clk:92,dev_dss_edp0_dptx_mod_clk:92,dev_dss_edp0_phy_ln0_refclk:92,dev_dss_edp0_phy_ln0_rxclk:92,dev_dss_edp0_phy_ln0_rxfclk:92,dev_dss_edp0_phy_ln0_txclk:92,dev_dss_edp0_phy_ln0_txfclk:92,dev_dss_edp0_phy_ln0_txmclk:92,dev_dss_edp0_phy_ln1_refclk:92,dev_dss_edp0_phy_ln1_rxclk:92,dev_dss_edp0_phy_ln1_rxfclk:92,dev_dss_edp0_phy_ln1_txclk:92,dev_dss_edp0_phy_ln1_txfclk:92,dev_dss_edp0_phy_ln1_txmclk:92,dev_dss_edp0_phy_ln2_refclk:92,dev_dss_edp0_phy_ln2_rxclk:92,dev_dss_edp0_phy_ln2_rxfclk:92,dev_dss_edp0_phy_ln2_txclk:92,dev_dss_edp0_phy_ln2_txfclk:92,dev_dss_edp0_phy_ln2_txmclk:92,dev_dss_edp0_phy_ln3_refclk:92,dev_dss_edp0_phy_ln3_rxclk:92,dev_dss_edp0_phy_ln3_rxfclk:92,dev_dss_edp0_phy_ln3_txclk:92,dev_dss_edp0_phy_ln3_txfclk:92,dev_dss_edp0_phy_ln3_txmclk:92,dev_dss_edp0_pll_ctrl_clk:92,dev_ecap0_bus_vbus_clk:[46,61],dev_ecap0_vbus_clk:[31,78,92],dev_ecap1_vbus_clk:[31,78,92],dev_ecap2_vbus_clk:[31,78,92],dev_ecc_aggr0_bus_aggr_clk:[46,61],dev_ecc_aggr1_bus_aggr_clk:[46,61],dev_ecc_aggr2_bus_aggr_clk:[46,61],dev_efuse0_bus_efc0_ctl_fclk:61,dev_efuse0_bus_efc1_ctl_fclk:61,dev_efuse0_bus_vbusp_pll_clk_clk:[46,61],dev_ehrpwm0_bus_vbusp_clk:[46,61],dev_ehrpwm0_vbusp_clk:[78,92],dev_ehrpwm1_bus_vbusp_clk:[46,61],dev_ehrpwm1_vbusp_clk:[78,92],dev_ehrpwm2_bus_vbusp_clk:[46,61],dev_ehrpwm2_vbusp_clk:[78,92],dev_ehrpwm3_bus_vbusp_clk:[46,61],dev_ehrpwm3_vbusp_clk:[78,92],dev_ehrpwm4_bus_vbusp_clk:[46,61],dev_ehrpwm4_vbusp_clk:[78,92],dev_ehrpwm5_bus_vbusp_clk:[46,61],dev_ehrpwm5_vbusp_clk:[78,92],dev_elm0_bus_vbusp_clk:[46,61],dev_elm0_vbusp_clk:[31,78,92],dev_encoder0_sys_clk:92,dev_epwm0_vbusp_clk:31,dev_epwm1_vbusp_clk:31,dev_epwm2_vbusp_clk:31,dev_epwm3_vbusp_clk:31,dev_epwm4_vbusp_clk:31,dev_epwm5_vbusp_clk:31,dev_epwm6_vbusp_clk:31,dev_epwm7_vbusp_clk:31,dev_epwm8_vbusp_clk:31,dev_eqep0_bus_vbus_clk:[46,61],dev_eqep0_vbus_clk:[31,78,92],dev_eqep1_bus_vbus_clk:[46,61],dev_eqep1_vbus_clk:[31,78,92],dev_eqep2_bus_vbus_clk:[46,61],dev_eqep2_vbus_clk:[31,78,92],dev_esm0_bus_clk:[46,61],dev_esm0_clk:[31,78,92],dev_fsirx0_fsi_rx_ck:31,dev_fsirx0_fsi_rx_lpbk_ck:31,dev_fsirx0_fsi_rx_vbus_clk:31,dev_fsirx1_fsi_rx_ck:31,dev_fsirx1_fsi_rx_lpbk_ck:31,dev_fsirx1_fsi_rx_vbus_clk:31,dev_fsirx2_fsi_rx_ck:31,dev_fsirx2_fsi_rx_lpbk_ck:31,dev_fsirx2_fsi_rx_vbus_clk:31,dev_fsirx3_fsi_rx_ck:31,dev_fsirx3_fsi_rx_lpbk_ck:31,dev_fsirx3_fsi_rx_vbus_clk:31,dev_fsirx4_fsi_rx_ck:31,dev_fsirx4_fsi_rx_lpbk_ck:31,dev_fsirx4_fsi_rx_vbus_clk:31,dev_fsirx5_fsi_rx_ck:31,dev_fsirx5_fsi_rx_lpbk_ck:31,dev_fsirx5_fsi_rx_vbus_clk:31,dev_fsitx0_fsi_tx_ck:31,dev_fsitx0_fsi_tx_pll_clk:31,dev_fsitx0_fsi_tx_vbus_clk:31,dev_fsitx1_fsi_tx_ck:31,dev_fsitx1_fsi_tx_pll_clk:31,dev_fsitx1_fsi_tx_vbus_clk:31,dev_fss0_fsas_0_gclk:31,dev_fss0_ospi_0_ospi_dqs_clk:31,dev_fss0_ospi_0_ospi_hclk_clk:31,dev_fss0_ospi_0_ospi_iclk_clk:31,dev_fss0_ospi_0_ospi_iclk_clk_parent_board_0_ospi0_dqs_out:31,dev_fss0_ospi_0_ospi_iclk_clk_parent_board_0_ospi0_lbclko_out:31,dev_fss0_ospi_0_ospi_oclk_clk:31,dev_fss0_ospi_0_ospi_pclk_clk:31,dev_fss0_ospi_0_ospi_rclk_clk:31,dev_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:31,dev_fss0_ospi_0_ospi_rclk_clk_parent_postdiv1_16fft_main_1_hsdivout5_clk:31,dev_gic0_bus_vclk_clk:[46,61],dev_gicss0_vclk_clk:31,dev_gpio0_bus_mmr_clk:[46,61],dev_gpio0_mmr_clk:[31,78,92],dev_gpio1_bus_mmr_clk:[46,61],dev_gpio1_mmr_clk:[31,92],dev_gpio2_mmr_clk:[78,92],dev_gpio3_mmr_clk:92,dev_gpio4_mmr_clk:[78,92],dev_gpio5_mmr_clk:92,dev_gpio6_mmr_clk:[78,92],dev_gpio7_mmr_clk:92,dev_gpiomux_intrtr0_bus_intr_clk:[46,61],dev_gpiomux_intrtr0_intr_clk:[78,92],dev_gpmc0_bus_func_clk:[46,61],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk2:[46,61],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk3:[46,61],dev_gpmc0_bus_func_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[46,61],dev_gpmc0_bus_func_clk_parent_k3_pll_ctrl_wrap_main_0_bus_chip_div1_clk_clk4:[46,61],dev_gpmc0_bus_pi_gpmc_ret_clk:[46,61],dev_gpmc0_bus_po_gpmc_dev_clk:[46,61],dev_gpmc0_bus_vbusp_clk:[46,61],dev_gpmc0_func_clk:[31,78,92],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:[31,78,92],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk4:[78,92],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk6:[78,92],dev_gpmc0_func_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk4:[78,92],dev_gpmc0_func_clk_parent_postdiv4_16ff_main_2_hsdivout7_clk:31,dev_gpmc0_pi_gpmc_ret_clk:[31,78,92],dev_gpmc0_po_gpmc_dev_clk:[31,78,92],dev_gpmc0_vbusm_clk:31,dev_gpmc0_vbusp_clk:[78,92],dev_gpu0_bus_hyd_core_clk:[46,61],dev_gpu0_bus_mem_clk:[46,61],dev_gpu0_bus_sgx_core_clk:[46,61],dev_gpu0_bus_sys_clk:[46,61],dev_gpu0_gpu_0_gpu_pll_clk:92,dev_gs80prg_mcu_wrap_wkup_0_bus_clk:[46,61],dev_gs80prg_mcu_wrap_wkup_0_bus_osc_clk:[46,61],dev_gs80prg_soc_wrap_wkup_0_bus_clk:[46,61],dev_gs80prg_soc_wrap_wkup_0_bus_osc_clk:[46,61],dev_gtc0_bus_vbusp_clk:[46,61],dev_gtc0_bus_vbusp_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[46,61],dev_gtc0_bus_vbusp_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[46,61],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_cpts_rft_clk_out:[46,61],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_ext_refclk1_out:[46,61],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[46,61],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[46,61],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[46,61],dev_gtc0_gtc_clk:[31,78,92],dev_gtc0_gtc_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:31,dev_gtc0_gtc_clk_parent_board_0_cpts0_rft_clk_out:[31,78,92],dev_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:[31,78,92],dev_gtc0_gtc_clk_parent_board_0_mcu_cpts0_rft_clk_out:[78,92],dev_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:[31,78,92],dev_gtc0_gtc_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[78,92],dev_gtc0_gtc_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[78,92],dev_gtc0_gtc_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[31,78,92],dev_gtc0_gtc_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:78,dev_gtc0_gtc_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:92,dev_gtc0_gtc_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:31,dev_gtc0_gtc_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:31,dev_gtc0_gtc_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:31,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:92,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:92,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:92,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:92,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:92,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:92,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:92,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:92,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:78,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:78,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:78,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:78,dev_gtc0_vbusp_clk:[31,78,92],dev_i2c0_bus_clk:[46,61],dev_i2c0_bus_piscl:61,dev_i2c0_bus_pisys_clk:[46,61],dev_i2c0_clk:[31,78,92],dev_i2c0_piscl:[31,78,92],dev_i2c0_pisys_clk:[31,78,92],dev_i2c0_porscl:[31,78,92],dev_i2c1_bus_clk:[46,61],dev_i2c1_bus_piscl:61,dev_i2c1_bus_pisys_clk:[46,61],dev_i2c1_clk:[31,78,92],dev_i2c1_piscl:[31,78,92],dev_i2c1_pisys_clk:[31,78,92],dev_i2c1_porscl:[31,78,92],dev_i2c2_bus_clk:[46,61],dev_i2c2_bus_piscl:61,dev_i2c2_bus_pisys_clk:[46,61],dev_i2c2_clk:[31,78,92],dev_i2c2_piscl:[31,78,92],dev_i2c2_pisys_clk:[31,78,92],dev_i2c2_porscl:[31,78,92],dev_i2c3_bus_clk:[46,61],dev_i2c3_bus_piscl:61,dev_i2c3_bus_pisys_clk:[46,61],dev_i2c3_clk:[31,78,92],dev_i2c3_piscl:[31,78,92],dev_i2c3_pisys_clk:[31,78,92],dev_i2c3_porscl:[31,78,92],dev_i2c4_clk:[78,92],dev_i2c4_piscl:[78,92],dev_i2c4_pisys_clk:[78,92],dev_i2c4_porscl:[78,92],dev_i2c5_clk:[78,92],dev_i2c5_piscl:[78,92],dev_i2c5_pisys_clk:[78,92],dev_i2c5_porscl:[78,92],dev_i2c6_clk:[78,92],dev_i2c6_piscl:[78,92],dev_i2c6_pisys_clk:[78,92],dev_i2c6_porscl:[78,92],dev_i3c0_i3c_pclk_clk:[78,92],dev_i3c0_i3c_scl_di:[78,92],dev_i3c0_i3c_scl_do:[78,92],dev_i3c0_i3c_sclk_clk:[78,92],dev_id:12,dev_k3_arm_atb_funnel_3_32_mcu_0_bus_dbg_clk:[46,61],dev_led0_led_clk:[31,78,92],dev_led0_vbus_clk:[78,92],dev_led0_vbusp_clk:31,dev_main2mcu_lvl_intrtr0_bus_intr_clk:[46,61],dev_main2mcu_lvl_intrtr0_intr_clk:92,dev_main2mcu_pls_intrtr0_bus_intr_clk:[46,61],dev_main2mcu_pls_intrtr0_intr_clk:92,dev_main_gpiomux_introuter0_intr_clk:31,dev_mcan0_mcanss_cclk_clk:[31,78,92],dev_mcan0_mcanss_cclk_clk_parent_board_0_ext_refclk1_out:31,dev_mcan0_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,78,92],dev_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[31,78,92],dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:31,dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[78,92],dev_mcan0_mcanss_hclk_clk:[31,78,92],dev_mcan10_mcanss_cclk_clk:[78,92],dev_mcan10_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_mcan10_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_mcan10_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcan10_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[78,92],dev_mcan10_mcanss_hclk_clk:[78,92],dev_mcan11_mcanss_cclk_clk:[78,92],dev_mcan11_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_mcan11_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_mcan11_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcan11_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[78,92],dev_mcan11_mcanss_hclk_clk:[78,92],dev_mcan12_mcanss_cclk_clk:[78,92],dev_mcan12_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_mcan12_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_mcan12_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcan12_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[78,92],dev_mcan12_mcanss_hclk_clk:[78,92],dev_mcan13_mcanss_cclk_clk:[78,92],dev_mcan13_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_mcan13_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_mcan13_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcan13_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[78,92],dev_mcan13_mcanss_hclk_clk:[78,92],dev_mcan14_mcanss_cclk_clk:78,dev_mcan14_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:78,dev_mcan14_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:78,dev_mcan14_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:78,dev_mcan14_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:78,dev_mcan14_mcanss_hclk_clk:78,dev_mcan15_mcanss_cclk_clk:78,dev_mcan15_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:78,dev_mcan15_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:78,dev_mcan15_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:78,dev_mcan15_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:78,dev_mcan15_mcanss_hclk_clk:78,dev_mcan16_mcanss_cclk_clk:78,dev_mcan16_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:78,dev_mcan16_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:78,dev_mcan16_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:78,dev_mcan16_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:78,dev_mcan16_mcanss_hclk_clk:78,dev_mcan17_mcanss_cclk_clk:78,dev_mcan17_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:78,dev_mcan17_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:78,dev_mcan17_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:78,dev_mcan17_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:78,dev_mcan17_mcanss_hclk_clk:78,dev_mcan1_mcanss_cclk_clk:[31,78,92],dev_mcan1_mcanss_cclk_clk_parent_board_0_ext_refclk1_out:31,dev_mcan1_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,78,92],dev_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[31,78,92],dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:31,dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[78,92],dev_mcan1_mcanss_hclk_clk:[31,78,92],dev_mcan2_mcanss_cclk_clk:[78,92],dev_mcan2_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_mcan2_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_mcan2_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcan2_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[78,92],dev_mcan2_mcanss_hclk_clk:[78,92],dev_mcan3_mcanss_cclk_clk:[78,92],dev_mcan3_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_mcan3_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_mcan3_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcan3_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[78,92],dev_mcan3_mcanss_hclk_clk:[78,92],dev_mcan4_mcanss_cclk_clk:[78,92],dev_mcan4_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_mcan4_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_mcan4_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcan4_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[78,92],dev_mcan4_mcanss_hclk_clk:[78,92],dev_mcan5_mcanss_cclk_clk:[78,92],dev_mcan5_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_mcan5_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_mcan5_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcan5_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[78,92],dev_mcan5_mcanss_hclk_clk:[78,92],dev_mcan6_mcanss_cclk_clk:[78,92],dev_mcan6_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_mcan6_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_mcan6_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcan6_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[78,92],dev_mcan6_mcanss_hclk_clk:[78,92],dev_mcan7_mcanss_cclk_clk:[78,92],dev_mcan7_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_mcan7_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_mcan7_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcan7_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[78,92],dev_mcan7_mcanss_hclk_clk:[78,92],dev_mcan8_mcanss_cclk_clk:[78,92],dev_mcan8_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_mcan8_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_mcan8_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcan8_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[78,92],dev_mcan8_mcanss_hclk_clk:[78,92],dev_mcan9_mcanss_cclk_clk:[78,92],dev_mcan9_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_mcan9_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_mcan9_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcan9_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[78,92],dev_mcan9_mcanss_hclk_clk:[78,92],dev_mcasp0_aux_clk:[78,92],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[78,92],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[78,92],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[78,92],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[78,92],dev_mcasp0_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:78,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:92,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:92,dev_mcasp0_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[78,92],dev_mcasp0_bus_aux_clk:[46,61],dev_mcasp0_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[46,61],dev_mcasp0_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[46,61],dev_mcasp0_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out:[46,61],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[46,61],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[46,61],dev_mcasp0_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out0:61,dev_mcasp0_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out0:46,dev_mcasp0_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_mcasp0_bus_mcasp_ahclkr_pin:61,dev_mcasp0_bus_mcasp_ahclkx_pin:61,dev_mcasp0_bus_vbusp_clk:[46,61],dev_mcasp0_mcasp_aclkr_pin:[78,92],dev_mcasp0_mcasp_aclkr_pout:[78,92],dev_mcasp0_mcasp_aclkx_pin:[78,92],dev_mcasp0_mcasp_aclkx_pout:[78,92],dev_mcasp0_mcasp_ahclkr_pin:[78,92],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[78,92],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[78,92],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[78,92],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[78,92],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:78,dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:78,dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[78,92],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:92,dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:92,dev_mcasp0_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:92,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:92,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:92,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:92,dev_mcasp0_mcasp_ahclkr_pout:[78,92],dev_mcasp0_mcasp_ahclkx_pin:[78,92],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[78,92],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[78,92],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[78,92],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[78,92],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:78,dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:78,dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[78,92],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:92,dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:92,dev_mcasp0_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:92,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:92,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:92,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:92,dev_mcasp0_mcasp_ahclkx_pout:[78,92],dev_mcasp0_vbusp_clk:[78,92],dev_mcasp10_aux_clk:92,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:92,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:92,dev_mcasp10_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:92,dev_mcasp10_mcasp_aclkr_pin:92,dev_mcasp10_mcasp_aclkr_pout:92,dev_mcasp10_mcasp_aclkx_pin:92,dev_mcasp10_mcasp_aclkx_pout:92,dev_mcasp10_mcasp_ahclkr_pin:92,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:92,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:92,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:92,dev_mcasp10_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:92,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:92,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:92,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:92,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:92,dev_mcasp10_mcasp_ahclkr_pout:92,dev_mcasp10_mcasp_ahclkx_pin:92,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:92,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:92,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:92,dev_mcasp10_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:92,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:92,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:92,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:92,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:92,dev_mcasp10_mcasp_ahclkx_pout:92,dev_mcasp10_vbusp_clk:92,dev_mcasp11_aux_clk:92,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:92,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:92,dev_mcasp11_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:92,dev_mcasp11_mcasp_aclkr_pin:92,dev_mcasp11_mcasp_aclkr_pout:92,dev_mcasp11_mcasp_aclkx_pin:92,dev_mcasp11_mcasp_aclkx_pout:92,dev_mcasp11_mcasp_ahclkr_pin:92,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:92,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:92,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:92,dev_mcasp11_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:92,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:92,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:92,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:92,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:92,dev_mcasp11_mcasp_ahclkr_pout:92,dev_mcasp11_mcasp_ahclkx_pin:92,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:92,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:92,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:92,dev_mcasp11_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:92,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:92,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:92,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:92,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:92,dev_mcasp11_mcasp_ahclkx_pout:92,dev_mcasp11_vbusp_clk:92,dev_mcasp1_aux_clk:[78,92],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[78,92],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[78,92],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[78,92],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[78,92],dev_mcasp1_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:78,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:92,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:92,dev_mcasp1_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[78,92],dev_mcasp1_bus_aux_clk:[46,61],dev_mcasp1_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[46,61],dev_mcasp1_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[46,61],dev_mcasp1_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out:[46,61],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[46,61],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[46,61],dev_mcasp1_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out1:61,dev_mcasp1_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out1:46,dev_mcasp1_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_mcasp1_bus_mcasp_ahclkr_pin:61,dev_mcasp1_bus_mcasp_ahclkx_pin:61,dev_mcasp1_bus_vbusp_clk:[46,61],dev_mcasp1_mcasp_aclkr_pin:[78,92],dev_mcasp1_mcasp_aclkr_pout:[78,92],dev_mcasp1_mcasp_aclkx_pin:[78,92],dev_mcasp1_mcasp_aclkx_pout:[78,92],dev_mcasp1_mcasp_ahclkr_pin:[78,92],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[78,92],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[78,92],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[78,92],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[78,92],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:78,dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:78,dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[78,92],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:92,dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:92,dev_mcasp1_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:92,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:92,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:92,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:92,dev_mcasp1_mcasp_ahclkr_pout:[78,92],dev_mcasp1_mcasp_ahclkx_pin:[78,92],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[78,92],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[78,92],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[78,92],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[78,92],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:78,dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:78,dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[78,92],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:92,dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:92,dev_mcasp1_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:92,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:92,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:92,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:92,dev_mcasp1_mcasp_ahclkx_pout:[78,92],dev_mcasp1_vbusp_clk:[78,92],dev_mcasp2_aux_clk:[78,92],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[78,92],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[78,92],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[78,92],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[78,92],dev_mcasp2_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:78,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:92,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:92,dev_mcasp2_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[78,92],dev_mcasp2_bus_aux_clk:[46,61],dev_mcasp2_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[46,61],dev_mcasp2_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[46,61],dev_mcasp2_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out:[46,61],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[46,61],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[46,61],dev_mcasp2_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out2:61,dev_mcasp2_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out2:46,dev_mcasp2_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_mcasp2_bus_mcasp_ahclkr_pin:61,dev_mcasp2_bus_mcasp_ahclkx_pin:61,dev_mcasp2_bus_vbusp_clk:[46,61],dev_mcasp2_mcasp_aclkr_pin:[78,92],dev_mcasp2_mcasp_aclkr_pout:[78,92],dev_mcasp2_mcasp_aclkx_pin:[78,92],dev_mcasp2_mcasp_aclkx_pout:[78,92],dev_mcasp2_mcasp_ahclkr_pin:[78,92],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[78,92],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[78,92],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[78,92],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[78,92],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:78,dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:78,dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[78,92],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:92,dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:92,dev_mcasp2_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:92,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:92,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:92,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:92,dev_mcasp2_mcasp_ahclkr_pout:[78,92],dev_mcasp2_mcasp_ahclkx_pin:[78,92],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[78,92],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[78,92],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[78,92],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[78,92],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:78,dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:78,dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[78,92],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:92,dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:92,dev_mcasp2_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:92,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:92,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:92,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:92,dev_mcasp2_mcasp_ahclkx_pout:[78,92],dev_mcasp2_vbusp_clk:[78,92],dev_mcasp3_aux_clk:92,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:92,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:92,dev_mcasp3_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:92,dev_mcasp3_mcasp_aclkr_pin:92,dev_mcasp3_mcasp_aclkr_pout:92,dev_mcasp3_mcasp_aclkx_pin:92,dev_mcasp3_mcasp_aclkx_pout:92,dev_mcasp3_mcasp_ahclkr_pin:92,dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:92,dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:92,dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:92,dev_mcasp3_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:92,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:92,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:92,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:92,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:92,dev_mcasp3_mcasp_ahclkr_pout:92,dev_mcasp3_mcasp_ahclkx_pin:92,dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:92,dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:92,dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:92,dev_mcasp3_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:92,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:92,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:92,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:92,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:92,dev_mcasp3_mcasp_ahclkx_pout:92,dev_mcasp3_vbusp_clk:92,dev_mcasp4_aux_clk:92,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:92,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:92,dev_mcasp4_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:92,dev_mcasp4_mcasp_aclkr_pin:92,dev_mcasp4_mcasp_aclkr_pout:92,dev_mcasp4_mcasp_aclkx_pin:92,dev_mcasp4_mcasp_aclkx_pout:92,dev_mcasp4_mcasp_ahclkr_pin:92,dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:92,dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:92,dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:92,dev_mcasp4_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:92,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:92,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:92,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:92,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:92,dev_mcasp4_mcasp_ahclkr_pout:92,dev_mcasp4_mcasp_ahclkx_pin:92,dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:92,dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:92,dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:92,dev_mcasp4_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:92,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:92,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:92,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:92,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:92,dev_mcasp4_mcasp_ahclkx_pout:92,dev_mcasp4_vbusp_clk:92,dev_mcasp5_aux_clk:92,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:92,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:92,dev_mcasp5_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:92,dev_mcasp5_mcasp_aclkr_pin:92,dev_mcasp5_mcasp_aclkr_pout:92,dev_mcasp5_mcasp_aclkx_pin:92,dev_mcasp5_mcasp_aclkx_pout:92,dev_mcasp5_mcasp_ahclkr_pin:92,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:92,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:92,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:92,dev_mcasp5_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:92,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:92,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:92,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:92,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:92,dev_mcasp5_mcasp_ahclkr_pout:92,dev_mcasp5_mcasp_ahclkx_pin:92,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:92,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:92,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:92,dev_mcasp5_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:92,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:92,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:92,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:92,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:92,dev_mcasp5_mcasp_ahclkx_pout:92,dev_mcasp5_vbusp_clk:92,dev_mcasp6_aux_clk:92,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:92,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:92,dev_mcasp6_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:92,dev_mcasp6_mcasp_aclkr_pin:92,dev_mcasp6_mcasp_aclkr_pout:92,dev_mcasp6_mcasp_aclkx_pin:92,dev_mcasp6_mcasp_aclkx_pout:92,dev_mcasp6_mcasp_ahclkr_pin:92,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:92,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:92,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:92,dev_mcasp6_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:92,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:92,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:92,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:92,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:92,dev_mcasp6_mcasp_ahclkr_pout:92,dev_mcasp6_mcasp_ahclkx_pin:92,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:92,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:92,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:92,dev_mcasp6_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:92,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:92,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:92,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:92,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:92,dev_mcasp6_mcasp_ahclkx_pout:92,dev_mcasp6_vbusp_clk:92,dev_mcasp7_aux_clk:92,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:92,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:92,dev_mcasp7_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:92,dev_mcasp7_mcasp_aclkr_pin:92,dev_mcasp7_mcasp_aclkr_pout:92,dev_mcasp7_mcasp_aclkx_pin:92,dev_mcasp7_mcasp_aclkx_pout:92,dev_mcasp7_mcasp_ahclkr_pin:92,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:92,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:92,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:92,dev_mcasp7_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:92,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:92,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:92,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:92,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:92,dev_mcasp7_mcasp_ahclkr_pout:92,dev_mcasp7_mcasp_ahclkx_pin:92,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:92,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:92,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:92,dev_mcasp7_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:92,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:92,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:92,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:92,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:92,dev_mcasp7_mcasp_ahclkx_pout:92,dev_mcasp7_vbusp_clk:92,dev_mcasp8_aux_clk:92,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:92,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:92,dev_mcasp8_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:92,dev_mcasp8_mcasp_aclkr_pin:92,dev_mcasp8_mcasp_aclkr_pout:92,dev_mcasp8_mcasp_aclkx_pin:92,dev_mcasp8_mcasp_aclkx_pout:92,dev_mcasp8_mcasp_ahclkr_pin:92,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:92,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:92,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:92,dev_mcasp8_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:92,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:92,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:92,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:92,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:92,dev_mcasp8_mcasp_ahclkr_pout:92,dev_mcasp8_mcasp_ahclkx_pin:92,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:92,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:92,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:92,dev_mcasp8_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:92,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:92,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:92,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:92,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:92,dev_mcasp8_mcasp_ahclkx_pout:92,dev_mcasp8_vbusp_clk:92,dev_mcasp9_aux_clk:92,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:92,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:92,dev_mcasp9_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:92,dev_mcasp9_mcasp_aclkr_pin:92,dev_mcasp9_mcasp_aclkr_pout:92,dev_mcasp9_mcasp_aclkx_pin:92,dev_mcasp9_mcasp_aclkx_pout:92,dev_mcasp9_mcasp_ahclkr_pin:92,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:92,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:92,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:92,dev_mcasp9_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:92,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:92,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:92,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:92,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:92,dev_mcasp9_mcasp_ahclkr_pout:92,dev_mcasp9_mcasp_ahclkx_pin:92,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:92,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:92,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:92,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:92,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:92,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:92,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:92,dev_mcasp9_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:92,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:92,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:92,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:92,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:92,dev_mcasp9_mcasp_ahclkx_pout:92,dev_mcasp9_vbusp_clk:92,dev_mcspi0_bus_clkspiref_clk:[46,61],dev_mcspi0_bus_io_clkspii_clk:[46,61],dev_mcspi0_bus_io_clkspio_clk:[46,61],dev_mcspi0_bus_vbusp_clk:[46,61],dev_mcspi0_clkspiref_clk:[31,78,92],dev_mcspi0_io_clkspii_clk:31,dev_mcspi0_io_clkspii_clk_parent_board_0_spi0_clk_out:31,dev_mcspi0_io_clkspii_clk_parent_spi_main_0_io_clkspio_clk:31,dev_mcspi0_io_clkspio_clk:[31,78,92],dev_mcspi0_vbusp_clk:[31,78,92],dev_mcspi1_bus_clkspiref_clk:[46,61],dev_mcspi1_bus_io_clkspii_clk:[46,61],dev_mcspi1_bus_io_clkspio_clk:[46,61],dev_mcspi1_bus_vbusp_clk:[46,61],dev_mcspi1_clkspiref_clk:[31,78,92],dev_mcspi1_io_clkspii_clk:31,dev_mcspi1_io_clkspii_clk_parent_board_0_spi1_clk_out:31,dev_mcspi1_io_clkspii_clk_parent_spi_main_1_io_clkspio_clk:31,dev_mcspi1_io_clkspio_clk:[31,78,92],dev_mcspi1_vbusp_clk:[31,78,92],dev_mcspi2_bus_clkspiref_clk:[46,61],dev_mcspi2_bus_io_clkspii_clk:[46,61],dev_mcspi2_bus_io_clkspio_clk:[46,61],dev_mcspi2_bus_vbusp_clk:[46,61],dev_mcspi2_clkspiref_clk:[31,78,92],dev_mcspi2_io_clkspii_clk:31,dev_mcspi2_io_clkspii_clk_parent_board_0_spi2_clk_out:31,dev_mcspi2_io_clkspii_clk_parent_spi_main_2_io_clkspio_clk:31,dev_mcspi2_io_clkspio_clk:[31,78,92],dev_mcspi2_vbusp_clk:[31,78,92],dev_mcspi3_bus_clkspiref_clk:[46,61],dev_mcspi3_bus_io_clkspii_clk:[46,61],dev_mcspi3_bus_io_clkspio_clk:[46,61],dev_mcspi3_bus_vbusp_clk:[46,61],dev_mcspi3_clkspiref_clk:[31,78,92],dev_mcspi3_io_clkspii_clk:[31,78,92],dev_mcspi3_io_clkspii_clk_parent_board_0_spi3_clk_out:31,dev_mcspi3_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:[31,78,92],dev_mcspi3_io_clkspio_clk:[31,78,92],dev_mcspi3_vbusp_clk:[31,78,92],dev_mcspi4_bus_clkspiref_clk:[46,61],dev_mcspi4_bus_io_clkspii_clk:46,dev_mcspi4_bus_io_clkspio_clk:46,dev_mcspi4_bus_vbusp_clk:[46,61],dev_mcspi4_clkspiref_clk:[31,78,92],dev_mcspi4_io_clkspii_clk:[31,78,92],dev_mcspi4_io_clkspii_clk_parent_board_0_spi4_clk_out:31,dev_mcspi4_io_clkspii_clk_parent_spi_main_4_io_clkspio_clk:31,dev_mcspi4_io_clkspio_clk:[31,78,92],dev_mcspi4_vbusp_clk:[31,78,92],dev_mcspi5_clkspiref_clk:[78,92],dev_mcspi5_io_clkspio_clk:[78,92],dev_mcspi5_vbusp_clk:[78,92],dev_mcspi6_clkspiref_clk:[78,92],dev_mcspi6_io_clkspio_clk:[78,92],dev_mcspi6_vbusp_clk:[78,92],dev_mcspi7_clkspiref_clk:[78,92],dev_mcspi7_io_clkspio_clk:[78,92],dev_mcspi7_vbusp_clk:[78,92],dev_mcu_adc0_adc_clk:78,dev_mcu_adc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:78,dev_mcu_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:78,dev_mcu_adc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:78,dev_mcu_adc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:78,dev_mcu_adc0_bus_adc_clk:[46,61],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[46,61],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[46,61],dev_mcu_adc0_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_mcu_adc0_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_mcu_adc0_bus_sys_clk:[46,61],dev_mcu_adc0_bus_vbus_clk:[46,61],dev_mcu_adc0_sys_clk:78,dev_mcu_adc0_vbus_clk:78,dev_mcu_adc12_16ffc0_adc_clk:92,dev_mcu_adc12_16ffc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:92,dev_mcu_adc12_16ffc0_adc_clk_parent_gluelogic_hfosc0_clkout:92,dev_mcu_adc12_16ffc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:92,dev_mcu_adc12_16ffc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:92,dev_mcu_adc12_16ffc0_sys_clk:92,dev_mcu_adc12_16ffc0_vbus_clk:92,dev_mcu_adc12_16ffc1_adc_clk:92,dev_mcu_adc12_16ffc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:92,dev_mcu_adc12_16ffc1_adc_clk_parent_gluelogic_hfosc0_clkout:92,dev_mcu_adc12_16ffc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:92,dev_mcu_adc12_16ffc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:92,dev_mcu_adc12_16ffc1_sys_clk:92,dev_mcu_adc12_16ffc1_vbus_clk:92,dev_mcu_adc1_adc_clk:78,dev_mcu_adc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:78,dev_mcu_adc1_adc_clk_parent_gluelogic_hfosc0_clkout:78,dev_mcu_adc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:78,dev_mcu_adc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:78,dev_mcu_adc1_bus_adc_clk:[46,61],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[46,61],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[46,61],dev_mcu_adc1_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_mcu_adc1_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_mcu_adc1_bus_sys_clk:[46,61],dev_mcu_adc1_bus_vbus_clk:[46,61],dev_mcu_adc1_sys_clk:78,dev_mcu_adc1_vbus_clk:78,dev_mcu_armss0_bus_interface_clk:61,dev_mcu_armss0_cpu0_bus_cpu_clk:[46,61],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[46,61],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[46,61],dev_mcu_armss0_cpu0_bus_interface_clk:[46,61],dev_mcu_armss0_cpu0_bus_interface_phas:[46,61],dev_mcu_armss0_cpu0_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[46,61],dev_mcu_armss0_cpu1_bus_cpu_clk:[46,61],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[46,61],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[46,61],dev_mcu_armss0_cpu1_bus_interface_clk:[46,61],dev_mcu_armss0_cpu1_bus_interface_phas:[46,61],dev_mcu_armss0_cpu1_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[46,61],dev_mcu_cbass0_bus_mcu_sysclk0_2_clk:[46,61],dev_mcu_cbass0_bus_mcu_sysclk0_4_clk:[46,61],dev_mcu_cbass0_bus_mcu_sysclk0_8_clk:[46,61],dev_mcu_cbass_debug0_bus_mcu_sysclk0_2_clk:[46,61],dev_mcu_cbass_fw0_bus_mcu_sysclk0_2_clk:[46,61],dev_mcu_cbass_fw0_bus_mcu_sysclk0_4_clk:[46,61],dev_mcu_cpsw0_bus_cppi_clk_clk:[46,61],dev_mcu_cpsw0_bus_cpts_genf0_0:61,dev_mcu_cpsw0_bus_cpts_rft_clk:[46,61],dev_mcu_cpsw0_bus_gmii1_mr_clk:[46,61],dev_mcu_cpsw0_bus_gmii1_mt_clk:[46,61],dev_mcu_cpsw0_bus_gmii_rft_clk:[46,61],dev_mcu_cpsw0_bus_rgmii_mhz_250_clk:[46,61],dev_mcu_cpsw0_bus_rgmii_mhz_50_clk:[46,61],dev_mcu_cpsw0_bus_rgmii_mhz_5_clk:[46,61],dev_mcu_cpsw0_bus_rmii_mhz_50_clk:[46,61],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[46,61],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_board_0_bus_mcu_rmii1_refclk_out:[46,61],dev_mcu_cpsw0_cppi_clk_clk:[78,92],dev_mcu_cpsw0_cpts_genf0:[78,92],dev_mcu_cpsw0_cpts_rft_clk:[78,92],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[78,92],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:[78,92],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[78,92],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[78,92],dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[78,92],dev_mcu_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:[78,92],dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:78,dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:92,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:92,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:92,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:92,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:92,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:92,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:92,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:92,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:92,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:78,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:78,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:78,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:78,dev_mcu_cpsw0_gmii1_mr_clk:[78,92],dev_mcu_cpsw0_gmii1_mt_clk:[78,92],dev_mcu_cpsw0_gmii_rft_clk:[78,92],dev_mcu_cpsw0_mdio_mdclk_o:[78,92],dev_mcu_cpsw0_rgmii1_rxc_i:[78,92],dev_mcu_cpsw0_rgmii1_txc_i:92,dev_mcu_cpsw0_rgmii1_txc_o:[78,92],dev_mcu_cpsw0_rgmii_mhz_250_clk:[78,92],dev_mcu_cpsw0_rgmii_mhz_50_clk:[78,92],dev_mcu_cpsw0_rgmii_mhz_5_clk:[78,92],dev_mcu_cpsw0_rmii_mhz_50_clk:[78,92],dev_mcu_cpt2_aggr0_bus_vclk_clk:[46,61],dev_mcu_cpt2_aggr0_vclk_clk:[78,92],dev_mcu_ctrl_mmr0_bus_vbusp_clk:[46,61],dev_mcu_dcc0_bus_dcc_clksrc0_clk:[46,61],dev_mcu_dcc0_bus_dcc_clksrc1_clk:[46,61],dev_mcu_dcc0_bus_dcc_clksrc2_clk:[46,61],dev_mcu_dcc0_bus_dcc_clksrc3_clk:[46,61],dev_mcu_dcc0_bus_dcc_clksrc4_clk:[46,61],dev_mcu_dcc0_bus_dcc_clksrc5_clk:[46,61],dev_mcu_dcc0_bus_dcc_clksrc6_clk:[46,61],dev_mcu_dcc0_bus_dcc_clksrc7_clk:[46,61],dev_mcu_dcc0_bus_dcc_input00_clk:[46,61],dev_mcu_dcc0_bus_dcc_input01_clk:[46,61],dev_mcu_dcc0_bus_dcc_input02_clk:[46,61],dev_mcu_dcc0_bus_dcc_input10_clk:[46,61],dev_mcu_dcc0_bus_vbus_clk:[46,61],dev_mcu_dcc0_dcc_clksrc0_clk:[31,78,92],dev_mcu_dcc0_dcc_clksrc1_clk:[31,78,92],dev_mcu_dcc0_dcc_clksrc2_clk:[31,78,92],dev_mcu_dcc0_dcc_clksrc3_clk:[31,78,92],dev_mcu_dcc0_dcc_clksrc4_clk:[31,78,92],dev_mcu_dcc0_dcc_clksrc5_clk:[31,78,92],dev_mcu_dcc0_dcc_clksrc6_clk:[31,78,92],dev_mcu_dcc0_dcc_clksrc7_clk:[31,78,92],dev_mcu_dcc0_dcc_input00_clk:[31,78,92],dev_mcu_dcc0_dcc_input01_clk:[31,78,92],dev_mcu_dcc0_dcc_input02_clk:[31,78,92],dev_mcu_dcc0_dcc_input10_clk:[31,78,92],dev_mcu_dcc0_vbus_clk:[31,78,92],dev_mcu_dcc1_bus_dcc_clksrc0_clk:[46,61],dev_mcu_dcc1_bus_dcc_clksrc1_clk:[46,61],dev_mcu_dcc1_bus_dcc_clksrc2_clk:[46,61],dev_mcu_dcc1_bus_dcc_clksrc3_clk:[46,61],dev_mcu_dcc1_bus_dcc_clksrc4_clk:[46,61],dev_mcu_dcc1_bus_dcc_clksrc5_clk:[46,61],dev_mcu_dcc1_bus_dcc_clksrc6_clk:[46,61],dev_mcu_dcc1_bus_dcc_clksrc7_clk:[46,61],dev_mcu_dcc1_bus_dcc_input00_clk:[46,61],dev_mcu_dcc1_bus_dcc_input01_clk:[46,61],dev_mcu_dcc1_bus_dcc_input02_clk:[46,61],dev_mcu_dcc1_bus_dcc_input10_clk:[46,61],dev_mcu_dcc1_bus_vbus_clk:[46,61],dev_mcu_dcc1_dcc_clksrc0_clk:[78,92],dev_mcu_dcc1_dcc_clksrc1_clk:[78,92],dev_mcu_dcc1_dcc_clksrc2_clk:[78,92],dev_mcu_dcc1_dcc_clksrc3_clk:[78,92],dev_mcu_dcc1_dcc_clksrc4_clk:[78,92],dev_mcu_dcc1_dcc_clksrc5_clk:[78,92],dev_mcu_dcc1_dcc_clksrc6_clk:[78,92],dev_mcu_dcc1_dcc_clksrc7_clk:[78,92],dev_mcu_dcc1_dcc_input00_clk:[78,92],dev_mcu_dcc1_dcc_input01_clk:[78,92],dev_mcu_dcc1_dcc_input02_clk:[78,92],dev_mcu_dcc1_dcc_input10_clk:[78,92],dev_mcu_dcc1_vbus_clk:[78,92],dev_mcu_dcc2_bus_dcc_clksrc0_clk:[46,61],dev_mcu_dcc2_bus_dcc_clksrc1_clk:[46,61],dev_mcu_dcc2_bus_dcc_clksrc2_clk:[46,61],dev_mcu_dcc2_bus_dcc_clksrc3_clk:[46,61],dev_mcu_dcc2_bus_dcc_clksrc4_clk:[46,61],dev_mcu_dcc2_bus_dcc_clksrc5_clk:[46,61],dev_mcu_dcc2_bus_dcc_clksrc6_clk:[46,61],dev_mcu_dcc2_bus_dcc_clksrc7_clk:[46,61],dev_mcu_dcc2_bus_dcc_input00_clk:[46,61],dev_mcu_dcc2_bus_dcc_input01_clk:[46,61],dev_mcu_dcc2_bus_dcc_input02_clk:[46,61],dev_mcu_dcc2_bus_dcc_input10_clk:[46,61],dev_mcu_dcc2_bus_vbus_clk:[46,61],dev_mcu_dcc2_dcc_clksrc0_clk:[78,92],dev_mcu_dcc2_dcc_clksrc1_clk:[78,92],dev_mcu_dcc2_dcc_clksrc3_clk:[78,92],dev_mcu_dcc2_dcc_clksrc4_clk:92,dev_mcu_dcc2_dcc_clksrc6_clk:[78,92],dev_mcu_dcc2_dcc_clksrc7_clk:[78,92],dev_mcu_dcc2_dcc_input00_clk:[78,92],dev_mcu_dcc2_dcc_input01_clk:[78,92],dev_mcu_dcc2_dcc_input02_clk:[78,92],dev_mcu_dcc2_dcc_input10_clk:[78,92],dev_mcu_dcc2_vbus_clk:[78,92],dev_mcu_debugss0_bus_atb0_clk:[46,61],dev_mcu_debugss0_bus_atb1_clk:[46,61],dev_mcu_debugss0_bus_atb2_clk:[46,61],dev_mcu_debugss0_bus_atb3_clk:[46,61],dev_mcu_debugss0_bus_cfg_clk:[46,61],dev_mcu_debugss0_bus_dbg_clk:[46,61],dev_mcu_debugss0_bus_sys_clk:[46,61],dev_mcu_ecc_aggr0_bus_aggr_clk:[46,61],dev_mcu_ecc_aggr1_bus_aggr_clk:[46,61],dev_mcu_efuse0_bus_efc0_ctl_fclk:61,dev_mcu_efuse0_bus_efc1_ctl_fclk:61,dev_mcu_efuse0_bus_efc2_ctl_fclk:61,dev_mcu_efuse0_bus_efc3_ctl_fclk:61,dev_mcu_efuse0_bus_vbusp_clk_clk:[46,61],dev_mcu_esm0_bus_clk:[46,61],dev_mcu_esm0_clk:[31,78,92],dev_mcu_fss0_fsas_0_gclk:[78,92],dev_mcu_fss0_hyperbus0_bus_cba_clk:[46,61],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_clk:[46,61],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_inv_clk:[46,61],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_clk:[46,61],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_inv_clk:61,dev_mcu_fss0_hyperbus0_hpb_out_clk_n:61,dev_mcu_fss0_hyperbus0_hpb_out_clk_p:61,dev_mcu_fss0_hyperbus1p0_0_cba_clk:[78,92],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_clk:[78,92],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_inv_clk:[78,92],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_clk:[78,92],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_inv_clk:[78,92],dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_n:[78,92],dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_p:[78,92],dev_mcu_fss0_ospi_0_bus_ospi0_dqs_clk:61,dev_mcu_fss0_ospi_0_bus_ospi0_hclk_clk:61,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk:61,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:61,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi0_oclk_clk:61,dev_mcu_fss0_ospi_0_bus_ospi0_oclk_clk:61,dev_mcu_fss0_ospi_0_bus_ospi0_pclk_clk:61,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk:61,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:61,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:61,dev_mcu_fss0_ospi_0_bus_ospi_dqs_clk:46,dev_mcu_fss0_ospi_0_bus_ospi_hclk_clk:46,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk:46,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:46,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi_oclk_clk:46,dev_mcu_fss0_ospi_0_bus_ospi_oclk_clk:46,dev_mcu_fss0_ospi_0_bus_ospi_pclk_clk:46,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk:46,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:46,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:46,dev_mcu_fss0_ospi_0_ospi_dqs_clk:[78,92],dev_mcu_fss0_ospi_0_ospi_hclk_clk:[78,92],dev_mcu_fss0_ospi_0_ospi_iclk_clk:[78,92],dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_board_0_mcu_ospi0_dqs_out:[78,92],dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_ospi_oclk_clk:[78,92],dev_mcu_fss0_ospi_0_ospi_oclk_clk:[78,92],dev_mcu_fss0_ospi_0_ospi_pclk_clk:[78,92],dev_mcu_fss0_ospi_0_ospi_rclk_clk:[78,92],dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:[78,92],dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[78,92],dev_mcu_fss0_ospi_1_bus_ospi1_dqs_clk:61,dev_mcu_fss0_ospi_1_bus_ospi1_hclk_clk:61,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk:61,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:61,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi1_oclk_clk:61,dev_mcu_fss0_ospi_1_bus_ospi1_oclk_clk:61,dev_mcu_fss0_ospi_1_bus_ospi1_pclk_clk:61,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk:61,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:61,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:61,dev_mcu_fss0_ospi_1_bus_ospi_dqs_clk:46,dev_mcu_fss0_ospi_1_bus_ospi_hclk_clk:46,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk:46,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:46,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi_oclk_clk:46,dev_mcu_fss0_ospi_1_bus_ospi_oclk_clk:46,dev_mcu_fss0_ospi_1_bus_ospi_pclk_clk:46,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk:46,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:46,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:46,dev_mcu_fss0_ospi_1_ospi_dqs_clk:92,dev_mcu_fss0_ospi_1_ospi_hclk_clk:[78,92],dev_mcu_fss0_ospi_1_ospi_iclk_clk:92,dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_board_0_mcu_ospi1_dqs_out:92,dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_ospi_oclk_clk:92,dev_mcu_fss0_ospi_1_ospi_oclk_clk:92,dev_mcu_fss0_ospi_1_ospi_pclk_clk:[78,92],dev_mcu_fss0_ospi_1_ospi_rclk_clk:[78,92],dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:92,dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:92,dev_mcu_gpio0_mmr_clk:31,dev_mcu_i2c0_bus_clk:[46,61],dev_mcu_i2c0_bus_piscl:61,dev_mcu_i2c0_bus_pisys_clk:[46,61],dev_mcu_i2c0_clk:[31,78,92],dev_mcu_i2c0_piscl:[31,78,92],dev_mcu_i2c0_pisys_clk:[31,78,92],dev_mcu_i2c0_porscl:[31,92],dev_mcu_i2c1_clk:[31,78,92],dev_mcu_i2c1_piscl:[31,78,92],dev_mcu_i2c1_pisys_clk:[31,78,92],dev_mcu_i2c1_porscl:[31,78,92],dev_mcu_i3c0_i3c_pclk_clk:[78,92],dev_mcu_i3c0_i3c_scl_di:[78,92],dev_mcu_i3c0_i3c_scl_do:[78,92],dev_mcu_i3c0_i3c_sclk_clk:[78,92],dev_mcu_i3c1_i3c_pclk_clk:[78,92],dev_mcu_i3c1_i3c_scl_di:92,dev_mcu_i3c1_i3c_scl_do:92,dev_mcu_i3c1_i3c_sclk_clk:[78,92],dev_mcu_m4fss0_core0_dap_clk:31,dev_mcu_m4fss0_core0_vbus_clk:31,dev_mcu_m4fss0_core0_vbus_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:31,dev_mcu_m4fss0_core0_vbus_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:31,dev_mcu_mcan0_bus_mcanss_cclk_clk:[46,61],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[46,61],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[46,61],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[46,61],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_mcu_mcan0_bus_mcanss_hclk_clk:[46,61],dev_mcu_mcan0_mcanss_cclk_clk:[78,92],dev_mcu_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:[78,92],dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:[78,92],dev_mcu_mcan0_mcanss_hclk_clk:[78,92],dev_mcu_mcan1_bus_mcanss_cclk_clk:[46,61],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[46,61],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[46,61],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[46,61],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_mcu_mcan1_bus_mcanss_hclk_clk:[46,61],dev_mcu_mcan1_mcanss_cclk_clk:[78,92],dev_mcu_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:[78,92],dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:[78,92],dev_mcu_mcan1_mcanss_hclk_clk:[78,92],dev_mcu_mcrc64_0_clk:31,dev_mcu_mcspi0_bus_clkspiref_clk:[46,61],dev_mcu_mcspi0_bus_io_clkspii_clk:[46,61],dev_mcu_mcspi0_bus_io_clkspio_clk:[46,61],dev_mcu_mcspi0_bus_vbusp_clk:[46,61],dev_mcu_mcspi0_clkspiref_clk:[31,78,92],dev_mcu_mcspi0_io_clkspii_clk:31,dev_mcu_mcspi0_io_clkspii_clk_parent_board_0_mcu_spi0_clk_out:31,dev_mcu_mcspi0_io_clkspii_clk_parent_spi_mcu_0_io_clkspio_clk:31,dev_mcu_mcspi0_io_clkspio_clk:[31,78,92],dev_mcu_mcspi0_vbusp_clk:[31,78,92],dev_mcu_mcspi1_bus_clkspiref_clk:[46,61],dev_mcu_mcspi1_bus_io_clkspii_clk:[46,61],dev_mcu_mcspi1_bus_io_clkspio_clk:[46,61],dev_mcu_mcspi1_bus_vbusp_clk:[46,61],dev_mcu_mcspi1_clkspiref_clk:[31,78,92],dev_mcu_mcspi1_io_clkspii_clk:[31,78,92],dev_mcu_mcspi1_io_clkspii_clk_parent_board_0_mcu_spi1_clk_out:31,dev_mcu_mcspi1_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:[78,92],dev_mcu_mcspi1_io_clkspii_clk_parent_spi_mcu_1_io_clkspio_clk:31,dev_mcu_mcspi1_io_clkspio_clk:[31,78,92],dev_mcu_mcspi1_vbusp_clk:[31,78,92],dev_mcu_mcspi2_bus_clkspiref_clk:[46,61],dev_mcu_mcspi2_bus_io_clkspii_clk:46,dev_mcu_mcspi2_bus_io_clkspio_clk:46,dev_mcu_mcspi2_bus_vbusp_clk:[46,61],dev_mcu_mcspi2_clkspiref_clk:[78,92],dev_mcu_mcspi2_io_clkspii_clk:[78,92],dev_mcu_mcspi2_io_clkspio_clk:[78,92],dev_mcu_mcspi2_vbusp_clk:[78,92],dev_mcu_mcu_gpiomux_introuter0_intr_clk:31,dev_mcu_msram0_bus_cclk_clk:[46,61],dev_mcu_msram0_bus_vclk_clk:[46,61],dev_mcu_navss0_bus_cpsw0clk:[46,61],dev_mcu_navss0_bus_modss_vd2clk:[46,61],dev_mcu_navss0_bus_pdma_mcu1clk:[46,61],dev_mcu_navss0_bus_udmass_vd2clk:61,dev_mcu_navss0_intr_0_intr_clk:[78,92],dev_mcu_navss0_mcrc_0_clk:[78,92],dev_mcu_navss0_modss_vd2clk:[78,92],dev_mcu_navss0_proxy0_clk_clk:[78,92],dev_mcu_navss0_ringacc0_sys_clk:[78,92],dev_mcu_navss0_udmap_0_sys_clk:[78,92],dev_mcu_navss0_udmass_inta_0_sys_clk:[78,92],dev_mcu_navss0_udmass_vd2clk:[78,92],dev_mcu_pbist0_bus_clk1_clk:[46,61],dev_mcu_pbist0_bus_clk2_clk:[46,61],dev_mcu_pbist0_bus_clk4_clk:[46,61],dev_mcu_pbist0_clk1_clk:78,dev_mcu_pbist0_clk2_clk:78,dev_mcu_pbist0_clk3_clk:78,dev_mcu_pbist0_clk4_clk:78,dev_mcu_pbist0_clk5_clk:78,dev_mcu_pbist0_clk6_clk:78,dev_mcu_pbist0_clk7_clk:78,dev_mcu_pbist0_clk8_clk:78,dev_mcu_pbist1_clk1_clk:78,dev_mcu_pbist1_clk2_clk:78,dev_mcu_pbist1_clk3_clk:78,dev_mcu_pbist1_clk4_clk:78,dev_mcu_pbist1_clk5_clk:78,dev_mcu_pbist1_clk6_clk:78,dev_mcu_pbist1_clk7_clk:78,dev_mcu_pbist1_clk8_clk:78,dev_mcu_pbist2_clk1_clk:78,dev_mcu_pbist2_clk2_clk:78,dev_mcu_pbist2_clk3_clk:78,dev_mcu_pbist2_clk4_clk:78,dev_mcu_pbist2_clk5_clk:78,dev_mcu_pbist2_clk6_clk:78,dev_mcu_pbist2_clk7_clk:78,dev_mcu_pbist2_clk8_clk:78,dev_mcu_pdma0_bus_vclk:[46,61],dev_mcu_pdma1_bus_vclk:[46,61],dev_mcu_pll_mmr0_bus_vbusp_clk:[46,61],dev_mcu_psc0_clk:31,dev_mcu_psc0_slow_clk:31,dev_mcu_psram0_bus_clk_clk:[46,61],dev_mcu_r5fss0_core0_cpu_clk:[78,92],dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:[78,92],dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:[78,92],dev_mcu_r5fss0_core0_interface_clk:[78,92],dev_mcu_r5fss0_core0_interface_phas:[78,92],dev_mcu_r5fss0_core1_cpu_clk:[78,92],dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:[78,92],dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:[78,92],dev_mcu_r5fss0_core1_interface_clk:[78,92],dev_mcu_r5fss0_core1_interface_phas:[78,92],dev_mcu_rom0_bus_clk_clk:[46,61],dev_mcu_rti0_bus_rti_clk:[46,61],dev_mcu_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[46,61],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[46,61],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[46,61],dev_mcu_rti0_bus_vbusp_clk:[46,61],dev_mcu_rti0_rti_clk:[31,78,92],dev_mcu_rti0_rti_clk_parent_board_0_wkup_lf_clkin_out:78,dev_mcu_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[31,78,92],dev_mcu_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:92,dev_mcu_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:31,dev_mcu_rti0_rti_clk_parent_gluelogic_rcosc_clkout:31,dev_mcu_rti0_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:31,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_mcu_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_mcu_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:78,dev_mcu_rti0_vbusp_clk:[31,78,92],dev_mcu_rti1_bus_rti_clk:[46,61],dev_mcu_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[46,61],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[46,61],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[46,61],dev_mcu_rti1_bus_vbusp_clk:[46,61],dev_mcu_rti1_rti_clk:[78,92],dev_mcu_rti1_rti_clk_parent_board_0_wkup_lf_clkin_out:78,dev_mcu_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcu_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:92,dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_mcu_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_mcu_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:78,dev_mcu_rti1_vbusp_clk:[78,92],dev_mcu_sa2_ul0_pka_in_clk:[78,92],dev_mcu_sa2_ul0_x1_clk:[78,92],dev_mcu_sa2_ul0_x2_clk:[78,92],dev_mcu_sec_mmr0_bus_vbusp_clk:[46,61],dev_mcu_timer0_bus_timer_hclk_clk:[46,61],dev_mcu_timer0_bus_timer_tclk_clk:[46,61],dev_mcu_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[46,61],dev_mcu_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_mcu_timer0_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:61,dev_mcu_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[46,61],dev_mcu_timer0_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[46,61],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[46,61],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[46,61],dev_mcu_timer0_timer_hclk_clk:[31,78,92],dev_mcu_timer0_timer_pwm:[31,78,92],dev_mcu_timer0_timer_tclk_clk:[31,78,92],dev_mcu_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,78,92],dev_mcu_timer0_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:78,dev_mcu_timer0_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[78,92],dev_mcu_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:31,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,78,92],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:92,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:31,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:31,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:31,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:31,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[78,92],dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_mcu_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_mcu_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:78,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:31,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:78,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:92,dev_mcu_timer1_bus_timer_hclk_clk:[46,61],dev_mcu_timer1_bus_timer_tclk_clk:[46,61],dev_mcu_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[46,61],dev_mcu_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_mcu_timer1_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:61,dev_mcu_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[46,61],dev_mcu_timer1_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[46,61],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[46,61],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[46,61],dev_mcu_timer1_clksel_vd_clk:[78,92],dev_mcu_timer1_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_mcu_timer1_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:78,dev_mcu_timer1_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[78,92],dev_mcu_timer1_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcu_timer1_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:92,dev_mcu_timer1_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[78,92],dev_mcu_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_mcu_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_mcu_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_mcu_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:78,dev_mcu_timer1_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:78,dev_mcu_timer1_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:92,dev_mcu_timer1_timer_hclk_clk:[31,78,92],dev_mcu_timer1_timer_pwm:31,dev_mcu_timer1_timer_tclk_clk:[31,78,92],dev_mcu_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:31,dev_mcu_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:31,dev_mcu_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_0_timer_pwm:[78,92],dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:31,dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:31,dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:31,dev_mcu_timer1_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:31,dev_mcu_timer1_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:31,dev_mcu_timer1_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:31,dev_mcu_timer1_timer_tclk_clk_parent_mcu_timer_clksel_out1:[78,92],dev_mcu_timer2_bus_timer_hclk_clk:[46,61],dev_mcu_timer2_bus_timer_tclk_clk:[46,61],dev_mcu_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[46,61],dev_mcu_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_mcu_timer2_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:61,dev_mcu_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[46,61],dev_mcu_timer2_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[46,61],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[46,61],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[46,61],dev_mcu_timer2_timer_hclk_clk:[31,78,92],dev_mcu_timer2_timer_pwm:[31,78,92],dev_mcu_timer2_timer_tclk_clk:[31,78,92],dev_mcu_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,78,92],dev_mcu_timer2_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:78,dev_mcu_timer2_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[78,92],dev_mcu_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:31,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,78,92],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:92,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:31,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clkout:31,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:31,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:31,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[78,92],dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_mcu_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_mcu_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:78,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:31,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:78,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:92,dev_mcu_timer3_bus_timer_hclk_clk:[46,61],dev_mcu_timer3_bus_timer_tclk_clk:[46,61],dev_mcu_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[46,61],dev_mcu_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_mcu_timer3_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:61,dev_mcu_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[46,61],dev_mcu_timer3_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[46,61],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[46,61],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[46,61],dev_mcu_timer3_clksel_vd_clk:[78,92],dev_mcu_timer3_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_mcu_timer3_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:78,dev_mcu_timer3_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[78,92],dev_mcu_timer3_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcu_timer3_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:92,dev_mcu_timer3_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[78,92],dev_mcu_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_mcu_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_mcu_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_mcu_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:78,dev_mcu_timer3_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:78,dev_mcu_timer3_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:92,dev_mcu_timer3_timer_hclk_clk:[31,78,92],dev_mcu_timer3_timer_pwm:31,dev_mcu_timer3_timer_tclk_clk:[31,78,92],dev_mcu_timer3_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:31,dev_mcu_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:31,dev_mcu_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_2_timer_pwm:[78,92],dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:31,dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:31,dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clkout:31,dev_mcu_timer3_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:31,dev_mcu_timer3_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:31,dev_mcu_timer3_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:31,dev_mcu_timer3_timer_tclk_clk_parent_mcu_timer_clksel_out3:[78,92],dev_mcu_timer4_timer_hclk_clk:[78,92],dev_mcu_timer4_timer_pwm:[78,92],dev_mcu_timer4_timer_tclk_clk:[78,92],dev_mcu_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_mcu_timer4_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:78,dev_mcu_timer4_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[78,92],dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:92,dev_mcu_timer4_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[78,92],dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_mcu_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_mcu_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:78,dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:78,dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:92,dev_mcu_timer5_clksel_vd_clk:[78,92],dev_mcu_timer5_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_mcu_timer5_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:78,dev_mcu_timer5_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[78,92],dev_mcu_timer5_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcu_timer5_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:92,dev_mcu_timer5_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[78,92],dev_mcu_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_mcu_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_mcu_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_mcu_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:78,dev_mcu_timer5_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:78,dev_mcu_timer5_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:92,dev_mcu_timer5_timer_hclk_clk:[78,92],dev_mcu_timer5_timer_tclk_clk:[78,92],dev_mcu_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_4_timer_pwm:[78,92],dev_mcu_timer5_timer_tclk_clk_parent_mcu_timer_clksel_out5:[78,92],dev_mcu_timer6_timer_hclk_clk:[78,92],dev_mcu_timer6_timer_pwm:[78,92],dev_mcu_timer6_timer_tclk_clk:[78,92],dev_mcu_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_mcu_timer6_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:78,dev_mcu_timer6_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[78,92],dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:92,dev_mcu_timer6_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[78,92],dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_mcu_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_mcu_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:78,dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:78,dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:92,dev_mcu_timer7_clksel_vd_clk:[78,92],dev_mcu_timer7_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_mcu_timer7_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:78,dev_mcu_timer7_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[78,92],dev_mcu_timer7_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcu_timer7_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:92,dev_mcu_timer7_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[78,92],dev_mcu_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_mcu_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_mcu_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_mcu_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:78,dev_mcu_timer7_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:78,dev_mcu_timer7_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:92,dev_mcu_timer7_timer_hclk_clk:[78,92],dev_mcu_timer7_timer_tclk_clk:[78,92],dev_mcu_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_6_timer_pwm:[78,92],dev_mcu_timer7_timer_tclk_clk_parent_mcu_timer_clksel_out7:[78,92],dev_mcu_timer8_timer_hclk_clk:[78,92],dev_mcu_timer8_timer_pwm:[78,92],dev_mcu_timer8_timer_tclk_clk:[78,92],dev_mcu_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_mcu_timer8_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:78,dev_mcu_timer8_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[78,92],dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:92,dev_mcu_timer8_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[78,92],dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_mcu_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_mcu_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:78,dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:78,dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:92,dev_mcu_timer9_clksel_vd_clk:[78,92],dev_mcu_timer9_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_mcu_timer9_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:78,dev_mcu_timer9_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[78,92],dev_mcu_timer9_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_mcu_timer9_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:92,dev_mcu_timer9_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[78,92],dev_mcu_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_mcu_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_mcu_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_mcu_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:78,dev_mcu_timer9_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:78,dev_mcu_timer9_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:92,dev_mcu_timer9_timer_hclk_clk:[78,92],dev_mcu_timer9_timer_tclk_clk:[78,92],dev_mcu_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_8_timer_pwm:[78,92],dev_mcu_timer9_timer_tclk_clk_parent_mcu_timer_clksel_out9:[78,92],dev_mcu_uart0_bus_fclk_clk:[46,61],dev_mcu_uart0_bus_fclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[46,61],dev_mcu_uart0_bus_fclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[46,61],dev_mcu_uart0_bus_vbusp_clk:[46,61],dev_mcu_uart0_fclk_clk:[31,78,92],dev_mcu_uart0_fclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:[78,92],dev_mcu_uart0_fclk_clk_parent_postdiv2_16fft_main_1_hsdivout5_clk:78,dev_mcu_uart0_fclk_clk_parent_postdiv3_16fft_main_1_hsdivout5_clk:92,dev_mcu_uart0_vbusp_clk:[31,78,92],dev_mcu_uart1_fclk_clk:31,dev_mcu_uart1_vbusp_clk:31,dev_mlb0_mlbss_amlb_clk:92,dev_mlb0_mlbss_hclk_clk:92,dev_mlb0_mlbss_mlb_clk:92,dev_mlb0_mlbss_pclk_clk:92,dev_mlb0_mlbss_sclk_clk:92,dev_mmcsd0_bus_emmcsdss_vbus_clk:[46,61],dev_mmcsd0_bus_emmcsdss_xin_clk:[46,61],dev_mmcsd0_emmcss_io_clk:92,dev_mmcsd0_emmcss_vbus_clk:[31,78,92],dev_mmcsd0_emmcss_xin_clk:[31,78,92],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[78,92],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[78,92],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[31,92],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:[78,92],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk_dup0:78,dev_mmcsd0_emmcss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:31,dev_mmcsd1_bus_emmcsdss_vbus_clk:[46,61],dev_mmcsd1_bus_emmcsdss_xin_clk:[46,61],dev_mmcsd1_emmcsdss_io_clk_i:[31,78,92],dev_mmcsd1_emmcsdss_io_clk_i_parent_board_0_mmc1_clklb_out:31,dev_mmcsd1_emmcsdss_io_clk_i_parent_emmcsd4ss_main_0_emmcsdss_io_clk_o:31,dev_mmcsd1_emmcsdss_io_clk_o:[31,78,92],dev_mmcsd1_emmcsdss_vbus_clk:[31,78,92],dev_mmcsd1_emmcsdss_xin_clk:[31,78,92],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[78,92],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[78,92],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[31,92],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:[78,92],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk_dup0:78,dev_mmcsd1_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:31,dev_mmcsd2_emmcsdss_io_clk_i:92,dev_mmcsd2_emmcsdss_io_clk_o:92,dev_mmcsd2_emmcsdss_vbus_clk:92,dev_mmcsd2_emmcsdss_xin_clk:92,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:92,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:92,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:92,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:92,dev_msram_256k0_cclk_clk:31,dev_msram_256k0_vclk_clk:31,dev_msram_256k1_cclk_clk:31,dev_msram_256k1_vclk_clk:31,dev_msram_256k2_cclk_clk:31,dev_msram_256k2_vclk_clk:31,dev_msram_256k3_cclk_clk:31,dev_msram_256k3_vclk_clk:31,dev_msram_256k4_cclk_clk:31,dev_msram_256k4_vclk_clk:31,dev_msram_256k5_cclk_clk:31,dev_msram_256k5_vclk_clk:31,dev_mx_efuse_main_chain_main_0_bus_undefinedchain0_fclk:61,dev_mx_efuse_main_chain_main_0_bus_undefinedchain1_fclk:61,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain0_fclk:61,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain1_fclk:61,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain2_fclk:61,dev_navss0_bus_cpts0_genf2_0:[46,61],dev_navss0_bus_cpts0_genf3_0:[46,61],dev_navss0_bus_cpts0_genf4_0:[46,61],dev_navss0_bus_cpts0_genf5_0:[46,61],dev_navss0_bus_icss_g0clk:[46,61],dev_navss0_bus_icss_g1clk:[46,61],dev_navss0_bus_icss_g2clk:[46,61],dev_navss0_bus_modss_vd2clk:61,dev_navss0_bus_msmc0clk:[46,61],dev_navss0_bus_nbss_vclk:[46,61],dev_navss0_bus_nbss_vd2clk:[46,61],dev_navss0_bus_pdma_main1clk:[46,61],dev_navss0_bus_rclk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[46,61],dev_navss0_bus_rclk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[46,61],dev_navss0_bus_rclk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[46,61],dev_navss0_bus_rclk_bus_in3_board_0_bus_cpts_rft_clk_out:[46,61],dev_navss0_bus_rclk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_navss0_bus_rclk_bus_in5_board_0_bus_ext_refclk1_out:[46,61],dev_navss0_bus_udmass_vd2clk:61,dev_navss0_cpts0_genf2:[78,92],dev_navss0_cpts0_genf3:[78,92],dev_navss0_cpts0_genf4:78,dev_navss0_cpts_0_rclk:[78,92],dev_navss0_cpts_0_rclk_parent_board_0_cpts0_rft_clk_out:[78,92],dev_navss0_cpts_0_rclk_parent_board_0_ext_refclk1_out:[78,92],dev_navss0_cpts_0_rclk_parent_board_0_mcu_cpts0_rft_clk_out:[78,92],dev_navss0_cpts_0_rclk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[78,92],dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[78,92],dev_navss0_cpts_0_rclk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[78,92],dev_navss0_cpts_0_rclk_parent_postdiv2_16fft_main_0_hsdivout6_clk:78,dev_navss0_cpts_0_rclk_parent_postdiv3_16fft_main_0_hsdivout6_clk:92,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:92,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:92,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:92,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:92,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:92,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:92,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:92,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:92,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:78,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:78,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:78,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:78,dev_navss0_cpts_0_ts_genf0:[78,92],dev_navss0_cpts_0_ts_genf1:[78,92],dev_navss0_cpts_0_vbusp_gclk:[78,92],dev_navss0_dti_0_clk_clk:[78,92],dev_navss0_dti_0_ext0_dti_clk_clk:92,dev_navss0_dti_0_ext1_dti_clk_clk:92,dev_navss0_dti_0_ext2_dti_clk_clk:92,dev_navss0_dti_0_ext3_dti_clk_clk:92,dev_navss0_intr_router_0_intr_clk:[78,92],dev_navss0_mailbox_0_vclk_clk:[78,92],dev_navss0_mailbox_10_vclk_clk:[78,92],dev_navss0_mailbox_11_vclk_clk:[78,92],dev_navss0_mailbox_1_vclk_clk:[78,92],dev_navss0_mailbox_2_vclk_clk:[78,92],dev_navss0_mailbox_3_vclk_clk:[78,92],dev_navss0_mailbox_4_vclk_clk:[78,92],dev_navss0_mailbox_5_vclk_clk:[78,92],dev_navss0_mailbox_6_vclk_clk:[78,92],dev_navss0_mailbox_7_vclk_clk:[78,92],dev_navss0_mailbox_8_vclk_clk:[78,92],dev_navss0_mailbox_9_vclk_clk:[78,92],dev_navss0_mcrc_0_clk:[78,92],dev_navss0_modss_inta_0_sys_clk:78,dev_navss0_modss_inta_1_sys_clk:78,dev_navss0_modss_intaggr_0_sys_clk:92,dev_navss0_modss_intaggr_1_sys_clk:92,dev_navss0_modss_vd2clk:[78,92],dev_navss0_proxy_0_clk_clk:[78,92],dev_navss0_ringacc_0_sys_clk:[78,92],dev_navss0_spinlock_0_clk:[78,92],dev_navss0_tbu_0_clk_clk:[78,92],dev_navss0_tcu_0_clk_clk:92,dev_navss0_timermgr_0_eon_tick_evt:[78,92],dev_navss0_timermgr_0_vclk_clk:[78,92],dev_navss0_timermgr_1_eon_tick_evt:[78,92],dev_navss0_timermgr_1_vclk_clk:[78,92],dev_navss0_udmap_0_sys_clk:[78,92],dev_navss0_udmass_inta_0_sys_clk:78,dev_navss0_udmass_intaggr_0_sys_clk:92,dev_navss0_udmass_vd2clk:[78,92],dev_navss0_virtss_vd2clk:[78,92],dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_clockdivider_dss_bus_out0:61,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_dss_bus_out0:46,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_clockdivider_dss_bus_out0:61,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_dss_bus_out0:46,dev_oldi_tx_core_main_0_bus_oldi_pll_clk:[46,61],dev_pbist0_bus_clk1_clk:[46,61],dev_pbist0_bus_clk2_clk:[46,61],dev_pbist0_bus_clk4_clk:[46,61],dev_pbist0_clk1_clk:78,dev_pbist0_clk2_clk:78,dev_pbist0_clk3_clk:78,dev_pbist0_clk4_clk:78,dev_pbist0_clk5_clk:78,dev_pbist0_clk6_clk:78,dev_pbist0_clk7_clk:78,dev_pbist0_clk8_clk:[31,78],dev_pbist1_bus_clk1_clk:[46,61],dev_pbist1_bus_clk2_clk:[46,61],dev_pbist1_bus_clk4_clk:[46,61],dev_pbist1_clk1_clk:78,dev_pbist1_clk2_clk:78,dev_pbist1_clk3_clk:78,dev_pbist1_clk4_clk:78,dev_pbist1_clk5_clk:78,dev_pbist1_clk6_clk:78,dev_pbist1_clk7_clk:78,dev_pbist1_clk8_clk:[31,78],dev_pbist2_clk1_clk:78,dev_pbist2_clk2_clk:78,dev_pbist2_clk3_clk:78,dev_pbist2_clk4_clk:78,dev_pbist2_clk5_clk:78,dev_pbist2_clk6_clk:78,dev_pbist2_clk7_clk:78,dev_pbist2_clk8_clk:[31,78],dev_pbist3_clk8_clk:31,dev_pcie0_bus_pcie_cba_clk:[46,61],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[46,61],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[46,61],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[46,61],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[46,61],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[46,61],dev_pcie0_bus_pcie_txi0_clk:[46,61],dev_pcie0_bus_pcie_txr0_clk:[46,61],dev_pcie0_bus_pcie_txr1_clk:[46,61],dev_pcie0_pcie_cba_clk:[31,92],dev_pcie0_pcie_cpts_rclk_clk:[31,92],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:31,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[31,92],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[31,92],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:92,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,92],dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:92,dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:92,dev_pcie0_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:92,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:92,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:31,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:31,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:31,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:92,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:92,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:92,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:92,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:92,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:92,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:92,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:92,dev_pcie0_pcie_lane0_refclk:[31,92],dev_pcie0_pcie_lane0_rxclk:[31,92],dev_pcie0_pcie_lane0_rxfclk:[31,92],dev_pcie0_pcie_lane0_txclk:[31,92],dev_pcie0_pcie_lane0_txfclk:[31,92],dev_pcie0_pcie_lane0_txmclk:[31,92],dev_pcie0_pcie_lane1_refclk:92,dev_pcie0_pcie_lane1_rxclk:92,dev_pcie0_pcie_lane1_rxfclk:92,dev_pcie0_pcie_lane1_txclk:92,dev_pcie0_pcie_lane1_txfclk:92,dev_pcie0_pcie_lane1_txmclk:92,dev_pcie0_pcie_pm_clk:[31,92],dev_pcie1_bus_pcie_cba_clk:[46,61],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[46,61],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[46,61],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[46,61],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[46,61],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[46,61],dev_pcie1_bus_pcie_txi0_clk:[46,61],dev_pcie1_bus_pcie_txr0_clk:[46,61],dev_pcie1_pcie_cba_clk:[78,92],dev_pcie1_pcie_cpts_rclk_clk:[78,92],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[78,92],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[78,92],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[78,92],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[78,92],dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[78,92],dev_pcie1_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[78,92],dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:78,dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:92,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:92,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:92,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:92,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:92,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:92,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:92,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:92,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:92,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:78,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:78,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:78,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:78,dev_pcie1_pcie_lane0_refclk:[78,92],dev_pcie1_pcie_lane0_rxclk:[78,92],dev_pcie1_pcie_lane0_rxfclk:[78,92],dev_pcie1_pcie_lane0_txclk:[78,92],dev_pcie1_pcie_lane0_txfclk:[78,92],dev_pcie1_pcie_lane0_txmclk:[78,92],dev_pcie1_pcie_lane1_refclk:[78,92],dev_pcie1_pcie_lane1_rxclk:[78,92],dev_pcie1_pcie_lane1_rxfclk:[78,92],dev_pcie1_pcie_lane1_txclk:[78,92],dev_pcie1_pcie_lane1_txfclk:[78,92],dev_pcie1_pcie_lane1_txmclk:[78,92],dev_pcie1_pcie_lane2_refclk:78,dev_pcie1_pcie_lane2_rxclk:78,dev_pcie1_pcie_lane2_rxfclk:78,dev_pcie1_pcie_lane2_txclk:78,dev_pcie1_pcie_lane2_txfclk:78,dev_pcie1_pcie_lane2_txmclk:78,dev_pcie1_pcie_lane3_refclk:78,dev_pcie1_pcie_lane3_rxclk:78,dev_pcie1_pcie_lane3_rxfclk:78,dev_pcie1_pcie_lane3_txclk:78,dev_pcie1_pcie_lane3_txfclk:78,dev_pcie1_pcie_lane3_txmclk:78,dev_pcie1_pcie_pm_clk:[78,92],dev_pcie2_pcie_cba_clk:92,dev_pcie2_pcie_cpts_rclk_clk:92,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:92,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:92,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:92,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:92,dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:92,dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:92,dev_pcie2_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:92,dev_pcie2_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:92,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:92,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:92,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:92,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:92,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:92,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:92,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:92,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:92,dev_pcie2_pcie_lane0_refclk:92,dev_pcie2_pcie_lane0_rxclk:92,dev_pcie2_pcie_lane0_rxfclk:92,dev_pcie2_pcie_lane0_txclk:92,dev_pcie2_pcie_lane0_txfclk:92,dev_pcie2_pcie_lane0_txmclk:92,dev_pcie2_pcie_lane1_refclk:92,dev_pcie2_pcie_lane1_rxclk:92,dev_pcie2_pcie_lane1_rxfclk:92,dev_pcie2_pcie_lane1_txclk:92,dev_pcie2_pcie_lane1_txfclk:92,dev_pcie2_pcie_lane1_txmclk:92,dev_pcie2_pcie_pm_clk:92,dev_pcie3_pcie_cba_clk:92,dev_pcie3_pcie_cpts_rclk_clk:92,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:92,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:92,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:92,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:92,dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:92,dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:92,dev_pcie3_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:92,dev_pcie3_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:92,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:92,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:92,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:92,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:92,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:92,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:92,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:92,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:92,dev_pcie3_pcie_lane0_refclk:92,dev_pcie3_pcie_lane0_rxclk:92,dev_pcie3_pcie_lane0_rxfclk:92,dev_pcie3_pcie_lane0_txclk:92,dev_pcie3_pcie_lane0_txfclk:92,dev_pcie3_pcie_lane0_txmclk:92,dev_pcie3_pcie_lane1_refclk:92,dev_pcie3_pcie_lane1_rxclk:92,dev_pcie3_pcie_lane1_rxfclk:92,dev_pcie3_pcie_lane1_txclk:92,dev_pcie3_pcie_lane1_txfclk:92,dev_pcie3_pcie_lane1_txmclk:92,dev_pcie3_pcie_pm_clk:92,dev_pdma0_bus_vclk:[46,61],dev_pdma1_bus_vclk:[46,61],dev_pdma_debug0_bus_vclk:[46,61],dev_pll_mmr0_bus_vbusp_clk:[46,61],dev_pllctrl0_bus_pll_clkout_clk:[46,61],dev_pllctrl0_bus_pll_refclk_clk:[46,61],dev_pllctrl0_bus_pll_refclk_clk_parent_board_0_hfosc1_clk_out:[46,61],dev_pllctrl0_bus_pll_refclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_pllctrl0_bus_vbus_slv_refclk_clk:[46,61],dev_postdiv1_16fft1_fref_clk:31,dev_postdiv1_16fft1_hsdivout5_clk:31,dev_postdiv1_16fft1_hsdivout6_clk:31,dev_postdiv1_16fft1_postdiv_clkin_clk:31,dev_postdiv4_16ff0_fref_clk:31,dev_postdiv4_16ff0_hsdivout5_clk:31,dev_postdiv4_16ff0_hsdivout6_clk:31,dev_postdiv4_16ff0_hsdivout7_clk:31,dev_postdiv4_16ff0_hsdivout8_clk:31,dev_postdiv4_16ff0_hsdivout9_clk:31,dev_postdiv4_16ff0_postdiv_clkin_clk:31,dev_postdiv4_16ff2_fref_clk:31,dev_postdiv4_16ff2_hsdivout5_clk:31,dev_postdiv4_16ff2_hsdivout6_clk:31,dev_postdiv4_16ff2_hsdivout7_clk:31,dev_postdiv4_16ff2_hsdivout8_clk:31,dev_postdiv4_16ff2_hsdivout9_clk:31,dev_postdiv4_16ff2_postdiv_clkin_clk:31,dev_pru_icssg0_bus_core_clk:[46,61],dev_pru_icssg0_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[46,61],dev_pru_icssg0_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[46,61],dev_pru_icssg0_bus_iep_clk:[46,61],dev_pru_icssg0_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[46,61],dev_pru_icssg0_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[46,61],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[46,61],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[46,61],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[46,61],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[46,61],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[46,61],dev_pru_icssg0_bus_pr1_rgmii0_rxc_i:61,dev_pru_icssg0_bus_pr1_rgmii0_txc_i:61,dev_pru_icssg0_bus_pr1_rgmii1_rxc_i:61,dev_pru_icssg0_bus_pr1_rgmii1_txc_i:61,dev_pru_icssg0_bus_rgmii_mhz_250_clk:[46,61],dev_pru_icssg0_bus_rgmii_mhz_50_clk:[46,61],dev_pru_icssg0_bus_rgmii_mhz_5_clk:[46,61],dev_pru_icssg0_bus_uclk_clk:[46,61],dev_pru_icssg0_bus_vclk_clk:[46,61],dev_pru_icssg0_bus_wiz0_rx_slv_clk:[46,61],dev_pru_icssg0_bus_wiz0_tx_slv_clk:[46,61],dev_pru_icssg0_bus_wiz1_rx_slv_clk:[46,61],dev_pru_icssg0_bus_wiz1_tx_slv_clk:[46,61],dev_pru_icssg0_core_clk:[31,92],dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[31,92],dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:92,dev_pru_icssg0_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:31,dev_pru_icssg0_iep_clk:[31,92],dev_pru_icssg0_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:31,dev_pru_icssg0_iep_clk_parent_board_0_cpts0_rft_clk_out:[31,92],dev_pru_icssg0_iep_clk_parent_board_0_ext_refclk1_out:[31,92],dev_pru_icssg0_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:92,dev_pru_icssg0_iep_clk_parent_board_0_mcu_ext_refclk0_out:[31,92],dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:92,dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:92,dev_pru_icssg0_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[31,92],dev_pru_icssg0_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:92,dev_pru_icssg0_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:31,dev_pru_icssg0_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:31,dev_pru_icssg0_iep_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:31,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:92,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:92,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:92,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:92,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:92,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:92,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:92,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:92,dev_pru_icssg0_pr1_mdio_mdclk_o:[31,92],dev_pru_icssg0_pr1_rgmii0_rxc_i:[31,92],dev_pru_icssg0_pr1_rgmii0_txc_i:[31,92],dev_pru_icssg0_pr1_rgmii0_txc_o:[31,92],dev_pru_icssg0_pr1_rgmii1_rxc_i:[31,92],dev_pru_icssg0_pr1_rgmii1_txc_i:[31,92],dev_pru_icssg0_pr1_rgmii1_txc_o:[31,92],dev_pru_icssg0_rgmii_mhz_250_clk:[31,92],dev_pru_icssg0_rgmii_mhz_50_clk:[31,92],dev_pru_icssg0_rgmii_mhz_5_clk:[31,92],dev_pru_icssg0_uclk_clk:[31,92],dev_pru_icssg0_vclk_clk:[31,92],dev_pru_icssg1_bus_core_clk:[46,61],dev_pru_icssg1_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[46,61],dev_pru_icssg1_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[46,61],dev_pru_icssg1_bus_iep_clk:[46,61],dev_pru_icssg1_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[46,61],dev_pru_icssg1_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[46,61],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[46,61],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[46,61],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[46,61],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[46,61],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[46,61],dev_pru_icssg1_bus_pr1_rgmii0_rxc_i:61,dev_pru_icssg1_bus_pr1_rgmii0_txc_i:61,dev_pru_icssg1_bus_pr1_rgmii1_rxc_i:61,dev_pru_icssg1_bus_pr1_rgmii1_txc_i:61,dev_pru_icssg1_bus_rgmii_mhz_250_clk:[46,61],dev_pru_icssg1_bus_rgmii_mhz_50_clk:[46,61],dev_pru_icssg1_bus_rgmii_mhz_5_clk:[46,61],dev_pru_icssg1_bus_uclk_clk:[46,61],dev_pru_icssg1_bus_vclk_clk:[46,61],dev_pru_icssg1_bus_wiz0_rx_slv_clk:[46,61],dev_pru_icssg1_bus_wiz0_tx_slv_clk:[46,61],dev_pru_icssg1_bus_wiz1_rx_slv_clk:[46,61],dev_pru_icssg1_bus_wiz1_tx_slv_clk:[46,61],dev_pru_icssg1_core_clk:[31,92],dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[31,92],dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:92,dev_pru_icssg1_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:31,dev_pru_icssg1_iep_clk:[31,92],dev_pru_icssg1_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:31,dev_pru_icssg1_iep_clk_parent_board_0_cpts0_rft_clk_out:[31,92],dev_pru_icssg1_iep_clk_parent_board_0_ext_refclk1_out:[31,92],dev_pru_icssg1_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:92,dev_pru_icssg1_iep_clk_parent_board_0_mcu_ext_refclk0_out:[31,92],dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:92,dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:92,dev_pru_icssg1_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[31,92],dev_pru_icssg1_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:92,dev_pru_icssg1_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:31,dev_pru_icssg1_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:31,dev_pru_icssg1_iep_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:31,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:92,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:92,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:92,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:92,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:92,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:92,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:92,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:92,dev_pru_icssg1_pr1_mdio_mdclk_o:[31,92],dev_pru_icssg1_pr1_rgmii0_rxc_i:[31,92],dev_pru_icssg1_pr1_rgmii0_txc_i:[31,92],dev_pru_icssg1_pr1_rgmii0_txc_o:[31,92],dev_pru_icssg1_pr1_rgmii1_rxc_i:[31,92],dev_pru_icssg1_pr1_rgmii1_txc_i:[31,92],dev_pru_icssg1_pr1_rgmii1_txc_o:[31,92],dev_pru_icssg1_rgmii_mhz_250_clk:[31,92],dev_pru_icssg1_rgmii_mhz_50_clk:[31,92],dev_pru_icssg1_rgmii_mhz_5_clk:[31,92],dev_pru_icssg1_serdes0_refclk:92,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_1_ip4_ln0_refclk:92,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_2_ip4_ln0_refclk:92,dev_pru_icssg1_serdes0_rxclk:92,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxclk:92,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxclk:92,dev_pru_icssg1_serdes0_rxfclk:92,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxfclk:92,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxfclk:92,dev_pru_icssg1_serdes0_txclk:92,dev_pru_icssg1_serdes0_txfclk:92,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txfclk:92,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txfclk:92,dev_pru_icssg1_serdes0_txmclk:92,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txmclk:92,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txmclk:92,dev_pru_icssg1_serdes1_refclk:92,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_1_ip4_ln1_refclk:92,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_2_ip4_ln1_refclk:92,dev_pru_icssg1_serdes1_rxclk:92,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxclk:92,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxclk:92,dev_pru_icssg1_serdes1_rxfclk:92,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxfclk:92,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxfclk:92,dev_pru_icssg1_serdes1_txclk:92,dev_pru_icssg1_serdes1_txfclk:92,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txfclk:92,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txfclk:92,dev_pru_icssg1_serdes1_txmclk:92,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txmclk:92,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txmclk:92,dev_pru_icssg1_uclk_clk:[31,92],dev_pru_icssg1_vclk_clk:[31,92],dev_pru_icssg2_bus_core_clk:[46,61],dev_pru_icssg2_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[46,61],dev_pru_icssg2_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[46,61],dev_pru_icssg2_bus_iep_clk:[46,61],dev_pru_icssg2_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[46,61],dev_pru_icssg2_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[46,61],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[46,61],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[46,61],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[46,61],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[46,61],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[46,61],dev_pru_icssg2_bus_pr1_rgmii0_rxc_i:61,dev_pru_icssg2_bus_pr1_rgmii0_txc_i:61,dev_pru_icssg2_bus_pr1_rgmii1_rxc_i:61,dev_pru_icssg2_bus_pr1_rgmii1_txc_i:61,dev_pru_icssg2_bus_rgmii_mhz_250_clk:[46,61],dev_pru_icssg2_bus_rgmii_mhz_50_clk:[46,61],dev_pru_icssg2_bus_rgmii_mhz_5_clk:[46,61],dev_pru_icssg2_bus_uclk_clk:[46,61],dev_pru_icssg2_bus_vclk_clk:[46,61],dev_pru_icssg2_bus_wiz0_rx_slv_clk:[46,61],dev_pru_icssg2_bus_wiz0_tx_mst_clk:[46,61],dev_pru_icssg2_bus_wiz0_tx_slv_clk:[46,61],dev_pru_icssg2_bus_wiz1_rx_slv_clk:[46,61],dev_pru_icssg2_bus_wiz1_tx_mst_clk:[46,61],dev_pru_icssg2_bus_wiz1_tx_slv_clk:[46,61],dev_psc0_bus_clk:[46,61],dev_psc0_bus_slow_clk:[46,61],dev_psc0_clk:[31,78,92],dev_psc0_slow_clk:[31,78,92],dev_psramecc0_bus_clk_clk:[46,61],dev_psramecc0_clk_clk:31,dev_r5fss0_core0_cpu_clk:[31,78,92],dev_r5fss0_core0_interface_clk:[31,78,92],dev_r5fss0_core0_interface_phas:[78,92],dev_r5fss0_core1_cpu_clk:[31,78,92],dev_r5fss0_core1_interface_clk:[31,78,92],dev_r5fss0_core1_interface_phas:[78,92],dev_r5fss0_introuter0_intr_clk:92,dev_r5fss1_core0_cpu_clk:[31,92],dev_r5fss1_core0_interface_clk:[31,92],dev_r5fss1_core0_interface_phas:92,dev_r5fss1_core1_cpu_clk:[31,92],dev_r5fss1_core1_interface_clk:[31,92],dev_r5fss1_core1_interface_phas:92,dev_r5fss1_introuter0_intr_clk:92,dev_rti0_bus_rti_clk:[46,61],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out:[46,61],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[46,61],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[46,61],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[46,61],dev_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[46,61],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[46,61],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[46,61],dev_rti0_bus_vbusp_clk:[46,61],dev_rti0_rti_clk:[31,78,92],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[78,92],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[78,92],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[78,92],dev_rti0_rti_clk_parent_board_0_wkup_lf_clkin_out:78,dev_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[31,78,92],dev_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:92,dev_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:31,dev_rti0_rti_clk_parent_gluelogic_rcosc_clkout:31,dev_rti0_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:31,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:78,dev_rti0_vbusp_clk:[31,78,92],dev_rti10_rti_clk:31,dev_rti10_rti_clk_parent_gluelogic_hfosc0_clkout:31,dev_rti10_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:31,dev_rti10_rti_clk_parent_gluelogic_rcosc_clkout:31,dev_rti10_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:31,dev_rti10_vbusp_clk:31,dev_rti11_rti_clk:31,dev_rti11_rti_clk_parent_gluelogic_hfosc0_clkout:31,dev_rti11_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:31,dev_rti11_rti_clk_parent_gluelogic_rcosc_clkout:31,dev_rti11_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:31,dev_rti11_vbusp_clk:31,dev_rti15_rti_clk:92,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out:92,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup0:92,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup1:92,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup2:92,dev_rti15_rti_clk_parent_gluelogic_hfosc0_clkout:92,dev_rti15_rti_clk_parent_gluelogic_lpxosc_clkout:92,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_rti15_vbusp_clk:92,dev_rti16_rti_clk:92,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out:92,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup0:92,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup1:92,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup2:92,dev_rti16_rti_clk_parent_gluelogic_hfosc0_clkout:92,dev_rti16_rti_clk_parent_gluelogic_lpxosc_clkout:92,dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_rti16_vbusp_clk:92,dev_rti1_bus_rti_clk:[46,61],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out:[46,61],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[46,61],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[46,61],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[46,61],dev_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[46,61],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[46,61],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[46,61],dev_rti1_bus_vbusp_clk:[46,61],dev_rti1_rti_clk:[31,78,92],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[78,92],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[78,92],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[78,92],dev_rti1_rti_clk_parent_board_0_wkup_lf_clkin_out:78,dev_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:[31,78,92],dev_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:92,dev_rti1_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:31,dev_rti1_rti_clk_parent_gluelogic_rcosc_clkout:31,dev_rti1_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:31,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:78,dev_rti1_vbusp_clk:[31,78,92],dev_rti24_rti_clk:92,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out:92,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup0:92,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup1:92,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup2:92,dev_rti24_rti_clk_parent_gluelogic_hfosc0_clkout:92,dev_rti24_rti_clk_parent_gluelogic_lpxosc_clkout:92,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_rti24_vbusp_clk:92,dev_rti25_rti_clk:92,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out:92,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup0:92,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup1:92,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup2:92,dev_rti25_rti_clk_parent_gluelogic_hfosc0_clkout:92,dev_rti25_rti_clk_parent_gluelogic_lpxosc_clkout:92,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_rti25_vbusp_clk:92,dev_rti28_rti_clk:[78,92],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[78,92],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[78,92],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[78,92],dev_rti28_rti_clk_parent_board_0_wkup_lf_clkin_out:78,dev_rti28_rti_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_rti28_rti_clk_parent_gluelogic_lpxosc_clkout:92,dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_rti28_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_rti28_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:78,dev_rti28_vbusp_clk:[78,92],dev_rti29_rti_clk:[78,92],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[78,92],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[78,92],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[78,92],dev_rti29_rti_clk_parent_board_0_wkup_lf_clkin_out:78,dev_rti29_rti_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_rti29_rti_clk_parent_gluelogic_lpxosc_clkout:92,dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_rti29_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_rti29_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:78,dev_rti29_vbusp_clk:[78,92],dev_rti2_bus_rti_clk:[46,61],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out:[46,61],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[46,61],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[46,61],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[46,61],dev_rti2_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[46,61],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[46,61],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[46,61],dev_rti2_bus_vbusp_clk:[46,61],dev_rti30_rti_clk:92,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out:92,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup0:92,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup1:92,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup2:92,dev_rti30_rti_clk_parent_gluelogic_hfosc0_clkout:92,dev_rti30_rti_clk_parent_gluelogic_lpxosc_clkout:92,dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_rti30_vbusp_clk:92,dev_rti31_rti_clk:92,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out:92,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup0:92,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup1:92,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup2:92,dev_rti31_rti_clk_parent_gluelogic_hfosc0_clkout:92,dev_rti31_rti_clk_parent_gluelogic_lpxosc_clkout:92,dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_rti31_vbusp_clk:92,dev_rti3_bus_rti_clk:[46,61],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out:[46,61],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[46,61],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[46,61],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[46,61],dev_rti3_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[46,61],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[46,61],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[46,61],dev_rti3_bus_vbusp_clk:[46,61],dev_rti8_rti_clk:31,dev_rti8_rti_clk_parent_gluelogic_hfosc0_clkout:31,dev_rti8_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:31,dev_rti8_rti_clk_parent_gluelogic_rcosc_clkout:31,dev_rti8_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:31,dev_rti8_vbusp_clk:31,dev_rti9_rti_clk:31,dev_rti9_rti_clk_parent_gluelogic_hfosc0_clkout:31,dev_rti9_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:31,dev_rti9_rti_clk_parent_gluelogic_rcosc_clkout:31,dev_rti9_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:31,dev_rti9_vbusp_clk:31,dev_sa2_ul0_bus_pka_in_clk:[46,61],dev_sa2_ul0_bus_x1_clk:[46,61],dev_sa2_ul0_bus_x2_clk:[46,61],dev_sa2_ul0_pka_in_clk:[31,92],dev_sa2_ul0_x1_clk:[31,92],dev_sa2_ul0_x2_clk:[31,92],dev_serdes0_bus_clk:[46,61],dev_serdes0_bus_ip2_ln0_txrclk:[46,61],dev_serdes0_bus_ip3_ln0_txrclk:[46,61],dev_serdes0_bus_li_refclk:[46,61],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[46,61],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[46,61],dev_serdes0_bus_li_refclk_parent_board_0_hfosc1_clk_out:[46,61],dev_serdes0_bus_li_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_serdes0_bus_ln0_rxclk:[46,61],dev_serdes0_bus_ln0_txclk:[46,61],dev_serdes0_bus_refclkpn:61,dev_serdes0_bus_refclkpp:61,dev_serdes1_bus_clk:[46,61],dev_serdes1_bus_ip1_ln0_txrclk:[46,61],dev_serdes1_bus_ip2_ln0_txrclk:[46,61],dev_serdes1_bus_ip3_ln0_txrclk:[46,61],dev_serdes1_bus_ln0_rxclk:[46,61],dev_serdes1_bus_ln0_txclk:[46,61],dev_serdes1_bus_refclkpn:61,dev_serdes1_bus_refclkpp:61,dev_serdes1_bus_ri_refclk:[46,61],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[46,61],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[46,61],dev_serdes1_bus_ri_refclk_parent_board_0_hfosc1_clk_out:[46,61],dev_serdes1_bus_ri_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_serdes_10g0_clk:[31,92],dev_serdes_10g0_core_ref_clk:[31,92],dev_serdes_10g0_core_ref_clk_parent_board_0_ext_refclk1_out:31,dev_serdes_10g0_core_ref_clk_parent_board_0_hfosc1_clk_out:92,dev_serdes_10g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:[31,92],dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[31,92],dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:92,dev_serdes_10g0_core_ref_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:31,dev_serdes_10g0_ip1_ln0_refclk:[31,92],dev_serdes_10g0_ip1_ln0_rxclk:[31,92],dev_serdes_10g0_ip1_ln0_rxfclk:[31,92],dev_serdes_10g0_ip1_ln0_txclk:[31,92],dev_serdes_10g0_ip1_ln0_txfclk:[31,92],dev_serdes_10g0_ip1_ln0_txmclk:[31,92],dev_serdes_10g0_ip1_ln1_refclk:92,dev_serdes_10g0_ip1_ln1_rxclk:92,dev_serdes_10g0_ip1_ln1_rxfclk:92,dev_serdes_10g0_ip1_ln1_txclk:92,dev_serdes_10g0_ip1_ln1_txfclk:92,dev_serdes_10g0_ip1_ln1_txmclk:92,dev_serdes_10g0_ip1_ln2_refclk:92,dev_serdes_10g0_ip1_ln2_rxclk:92,dev_serdes_10g0_ip1_ln2_rxfclk:92,dev_serdes_10g0_ip1_ln2_txclk:92,dev_serdes_10g0_ip1_ln2_txfclk:92,dev_serdes_10g0_ip1_ln2_txmclk:92,dev_serdes_10g0_ip1_ln3_refclk:92,dev_serdes_10g0_ip1_ln3_rxclk:92,dev_serdes_10g0_ip1_ln3_rxfclk:92,dev_serdes_10g0_ip1_ln3_txclk:92,dev_serdes_10g0_ip1_ln3_txfclk:92,dev_serdes_10g0_ip1_ln3_txmclk:92,dev_serdes_10g0_ip2_ln0_refclk:31,dev_serdes_10g0_ip2_ln0_rxclk:31,dev_serdes_10g0_ip2_ln0_rxfclk:31,dev_serdes_10g0_ip2_ln0_txclk:31,dev_serdes_10g0_ip2_ln0_txfclk:31,dev_serdes_10g0_ip2_ln0_txmclk:31,dev_serdes_10g0_ip3_ln0_refclk:92,dev_serdes_10g0_ip3_ln0_rxclk:92,dev_serdes_10g0_ip3_ln0_rxfclk:92,dev_serdes_10g0_ip3_ln0_txclk:92,dev_serdes_10g0_ip3_ln0_txfclk:92,dev_serdes_10g0_ip3_ln0_txmclk:92,dev_serdes_10g0_ip3_ln1_refclk:92,dev_serdes_10g0_ip3_ln1_rxclk:92,dev_serdes_10g0_ip3_ln1_rxfclk:92,dev_serdes_10g0_ip3_ln1_txclk:92,dev_serdes_10g0_ip3_ln1_txfclk:92,dev_serdes_10g0_ip3_ln1_txmclk:92,dev_serdes_10g0_ip3_ln2_refclk:92,dev_serdes_10g0_ip3_ln2_rxclk:92,dev_serdes_10g0_ip3_ln2_rxfclk:92,dev_serdes_10g0_ip3_ln2_txclk:92,dev_serdes_10g0_ip3_ln2_txfclk:92,dev_serdes_10g0_ip3_ln2_txmclk:92,dev_serdes_10g0_ip3_ln3_refclk:92,dev_serdes_10g0_ip3_ln3_rxclk:92,dev_serdes_10g0_ip3_ln3_rxfclk:92,dev_serdes_10g0_ip3_ln3_txclk:92,dev_serdes_10g0_ip3_ln3_txfclk:92,dev_serdes_10g0_ip3_ln3_txmclk:92,dev_serdes_10g0_ref_out_clk:92,dev_serdes_10g1_clk:78,dev_serdes_10g1_core_ref_clk:78,dev_serdes_10g1_core_ref_clk_parent_board_0_hfosc1_clk_out:78,dev_serdes_10g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:78,dev_serdes_10g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:78,dev_serdes_10g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:78,dev_serdes_10g1_ip1_ln0_refclk:78,dev_serdes_10g1_ip1_ln0_rxclk:78,dev_serdes_10g1_ip1_ln0_rxfclk:78,dev_serdes_10g1_ip1_ln0_txclk:78,dev_serdes_10g1_ip1_ln0_txfclk:78,dev_serdes_10g1_ip1_ln0_txmclk:78,dev_serdes_10g1_ip1_ln1_refclk:78,dev_serdes_10g1_ip1_ln1_rxclk:78,dev_serdes_10g1_ip1_ln1_rxfclk:78,dev_serdes_10g1_ip1_ln1_txclk:78,dev_serdes_10g1_ip1_ln1_txfclk:78,dev_serdes_10g1_ip1_ln1_txmclk:78,dev_serdes_10g1_ip1_ln2_refclk:78,dev_serdes_10g1_ip1_ln2_rxclk:78,dev_serdes_10g1_ip1_ln2_rxfclk:78,dev_serdes_10g1_ip1_ln2_txclk:78,dev_serdes_10g1_ip1_ln2_txfclk:78,dev_serdes_10g1_ip1_ln2_txmclk:78,dev_serdes_10g1_ip1_ln3_refclk:78,dev_serdes_10g1_ip1_ln3_rxclk:78,dev_serdes_10g1_ip1_ln3_rxfclk:78,dev_serdes_10g1_ip1_ln3_txclk:78,dev_serdes_10g1_ip1_ln3_txfclk:78,dev_serdes_10g1_ip1_ln3_txmclk:78,dev_serdes_10g1_ip2_ln0_refclk:78,dev_serdes_10g1_ip2_ln0_rxclk:78,dev_serdes_10g1_ip2_ln0_rxfclk:78,dev_serdes_10g1_ip2_ln0_txclk:78,dev_serdes_10g1_ip2_ln0_txfclk:78,dev_serdes_10g1_ip2_ln0_txmclk:78,dev_serdes_10g1_ip2_ln1_refclk:78,dev_serdes_10g1_ip2_ln1_rxclk:78,dev_serdes_10g1_ip2_ln1_rxfclk:78,dev_serdes_10g1_ip2_ln1_txclk:78,dev_serdes_10g1_ip2_ln1_txfclk:78,dev_serdes_10g1_ip2_ln1_txmclk:78,dev_serdes_10g1_ip2_ln2_refclk:78,dev_serdes_10g1_ip2_ln2_rxclk:78,dev_serdes_10g1_ip2_ln2_rxfclk:78,dev_serdes_10g1_ip2_ln2_txclk:78,dev_serdes_10g1_ip2_ln2_txfclk:78,dev_serdes_10g1_ip2_ln2_txmclk:78,dev_serdes_10g1_ip2_ln3_refclk:78,dev_serdes_10g1_ip2_ln3_rxclk:78,dev_serdes_10g1_ip2_ln3_rxfclk:78,dev_serdes_10g1_ip2_ln3_txclk:78,dev_serdes_10g1_ip2_ln3_txfclk:78,dev_serdes_10g1_ip2_ln3_txmclk:78,dev_serdes_10g1_ip3_ln1_refclk:78,dev_serdes_10g1_ip3_ln1_rxclk:78,dev_serdes_10g1_ip3_ln1_rxfclk:78,dev_serdes_10g1_ip3_ln1_txclk:78,dev_serdes_10g1_ip3_ln1_txfclk:78,dev_serdes_10g1_ip3_ln1_txmclk:78,dev_serdes_10g1_ip3_ln3_refclk:78,dev_serdes_10g1_ip3_ln3_rxclk:78,dev_serdes_10g1_ip3_ln3_rxfclk:78,dev_serdes_10g1_ip3_ln3_txclk:78,dev_serdes_10g1_ip3_ln3_txfclk:78,dev_serdes_10g1_ip3_ln3_txmclk:78,dev_serdes_16g0_clk:92,dev_serdes_16g0_cmn_refclk1_m:92,dev_serdes_16g0_cmn_refclk1_p:92,dev_serdes_16g0_core_ref1_clk:92,dev_serdes_16g0_core_ref1_clk_parent_board_0_hfosc1_clk_out:92,dev_serdes_16g0_core_ref1_clk_parent_gluelogic_hfosc0_clkout:92,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:92,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:92,dev_serdes_16g0_core_ref_clk:92,dev_serdes_16g0_core_ref_clk_parent_board_0_hfosc1_clk_out:92,dev_serdes_16g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:92,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:92,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:92,dev_serdes_16g0_ip1_ln0_refclk:92,dev_serdes_16g0_ip1_ln0_rxclk:92,dev_serdes_16g0_ip1_ln0_rxfclk:92,dev_serdes_16g0_ip1_ln0_txclk:92,dev_serdes_16g0_ip1_ln0_txfclk:92,dev_serdes_16g0_ip1_ln0_txmclk:92,dev_serdes_16g0_ip1_ln1_refclk:92,dev_serdes_16g0_ip1_ln1_rxclk:92,dev_serdes_16g0_ip1_ln1_rxfclk:92,dev_serdes_16g0_ip1_ln1_txclk:92,dev_serdes_16g0_ip1_ln1_txfclk:92,dev_serdes_16g0_ip1_ln1_txmclk:92,dev_serdes_16g0_ip2_ln0_refclk:92,dev_serdes_16g0_ip2_ln0_rxclk:92,dev_serdes_16g0_ip2_ln0_rxfclk:92,dev_serdes_16g0_ip2_ln0_txclk:92,dev_serdes_16g0_ip2_ln0_txfclk:92,dev_serdes_16g0_ip2_ln0_txmclk:92,dev_serdes_16g0_ip2_ln1_refclk:92,dev_serdes_16g0_ip2_ln1_rxclk:92,dev_serdes_16g0_ip2_ln1_rxfclk:92,dev_serdes_16g0_ip2_ln1_txclk:92,dev_serdes_16g0_ip2_ln1_txfclk:92,dev_serdes_16g0_ip2_ln1_txmclk:92,dev_serdes_16g0_ip3_ln1_refclk:92,dev_serdes_16g0_ip3_ln1_rxclk:92,dev_serdes_16g0_ip3_ln1_rxfclk:92,dev_serdes_16g0_ip3_ln1_txclk:92,dev_serdes_16g0_ip3_ln1_txfclk:92,dev_serdes_16g0_ip3_ln1_txmclk:92,dev_serdes_16g0_ref1_out_clk:92,dev_serdes_16g0_ref_der_out_clk:92,dev_serdes_16g0_ref_out_clk:92,dev_serdes_16g1_clk:92,dev_serdes_16g1_cmn_refclk1_m:92,dev_serdes_16g1_cmn_refclk1_p:92,dev_serdes_16g1_core_ref1_clk:92,dev_serdes_16g1_core_ref1_clk_parent_board_0_hfosc1_clk_out:92,dev_serdes_16g1_core_ref1_clk_parent_gluelogic_hfosc0_clkout:92,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:92,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:92,dev_serdes_16g1_core_ref_clk:92,dev_serdes_16g1_core_ref_clk_parent_board_0_hfosc1_clk_out:92,dev_serdes_16g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:92,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:92,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:92,dev_serdes_16g1_ip1_ln0_refclk:92,dev_serdes_16g1_ip1_ln0_rxclk:92,dev_serdes_16g1_ip1_ln0_rxfclk:92,dev_serdes_16g1_ip1_ln0_txclk:92,dev_serdes_16g1_ip1_ln0_txfclk:92,dev_serdes_16g1_ip1_ln0_txmclk:92,dev_serdes_16g1_ip1_ln1_refclk:92,dev_serdes_16g1_ip1_ln1_rxclk:92,dev_serdes_16g1_ip1_ln1_rxfclk:92,dev_serdes_16g1_ip1_ln1_txclk:92,dev_serdes_16g1_ip1_ln1_txfclk:92,dev_serdes_16g1_ip1_ln1_txmclk:92,dev_serdes_16g1_ip2_ln0_refclk:92,dev_serdes_16g1_ip2_ln0_rxclk:92,dev_serdes_16g1_ip2_ln0_rxfclk:92,dev_serdes_16g1_ip2_ln0_txclk:92,dev_serdes_16g1_ip2_ln0_txfclk:92,dev_serdes_16g1_ip2_ln0_txmclk:92,dev_serdes_16g1_ip2_ln1_refclk:92,dev_serdes_16g1_ip2_ln1_rxclk:92,dev_serdes_16g1_ip2_ln1_rxfclk:92,dev_serdes_16g1_ip2_ln1_txclk:92,dev_serdes_16g1_ip2_ln1_txfclk:92,dev_serdes_16g1_ip2_ln1_txmclk:92,dev_serdes_16g1_ip3_ln1_refclk:92,dev_serdes_16g1_ip3_ln1_rxclk:92,dev_serdes_16g1_ip3_ln1_rxfclk:92,dev_serdes_16g1_ip3_ln1_txclk:92,dev_serdes_16g1_ip3_ln1_txfclk:92,dev_serdes_16g1_ip3_ln1_txmclk:92,dev_serdes_16g1_ip4_ln0_refclk:92,dev_serdes_16g1_ip4_ln0_rxclk:92,dev_serdes_16g1_ip4_ln0_rxfclk:92,dev_serdes_16g1_ip4_ln0_txclk:92,dev_serdes_16g1_ip4_ln0_txfclk:92,dev_serdes_16g1_ip4_ln0_txmclk:92,dev_serdes_16g1_ip4_ln1_refclk:92,dev_serdes_16g1_ip4_ln1_rxclk:92,dev_serdes_16g1_ip4_ln1_rxfclk:92,dev_serdes_16g1_ip4_ln1_txclk:92,dev_serdes_16g1_ip4_ln1_txfclk:92,dev_serdes_16g1_ip4_ln1_txmclk:92,dev_serdes_16g1_ref1_out_clk:92,dev_serdes_16g1_ref_der_out_clk:92,dev_serdes_16g1_ref_out_clk:92,dev_serdes_16g2_clk:92,dev_serdes_16g2_cmn_refclk1_m:92,dev_serdes_16g2_cmn_refclk1_p:92,dev_serdes_16g2_core_ref1_clk:92,dev_serdes_16g2_core_ref1_clk_parent_board_0_hfosc1_clk_out:92,dev_serdes_16g2_core_ref1_clk_parent_gluelogic_hfosc0_clkout:92,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:92,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:92,dev_serdes_16g2_core_ref_clk:92,dev_serdes_16g2_core_ref_clk_parent_board_0_hfosc1_clk_out:92,dev_serdes_16g2_core_ref_clk_parent_gluelogic_hfosc0_clkout:92,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:92,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:92,dev_serdes_16g2_ip2_ln0_refclk:92,dev_serdes_16g2_ip2_ln0_rxclk:92,dev_serdes_16g2_ip2_ln0_rxfclk:92,dev_serdes_16g2_ip2_ln0_txclk:92,dev_serdes_16g2_ip2_ln0_txfclk:92,dev_serdes_16g2_ip2_ln0_txmclk:92,dev_serdes_16g2_ip2_ln1_refclk:92,dev_serdes_16g2_ip2_ln1_rxclk:92,dev_serdes_16g2_ip2_ln1_rxfclk:92,dev_serdes_16g2_ip2_ln1_txclk:92,dev_serdes_16g2_ip2_ln1_txfclk:92,dev_serdes_16g2_ip2_ln1_txmclk:92,dev_serdes_16g2_ip3_ln1_refclk:92,dev_serdes_16g2_ip3_ln1_rxclk:92,dev_serdes_16g2_ip3_ln1_rxfclk:92,dev_serdes_16g2_ip3_ln1_txclk:92,dev_serdes_16g2_ip3_ln1_txfclk:92,dev_serdes_16g2_ip3_ln1_txmclk:92,dev_serdes_16g2_ip4_ln0_refclk:92,dev_serdes_16g2_ip4_ln0_rxclk:92,dev_serdes_16g2_ip4_ln0_rxfclk:92,dev_serdes_16g2_ip4_ln0_txclk:92,dev_serdes_16g2_ip4_ln0_txfclk:92,dev_serdes_16g2_ip4_ln0_txmclk:92,dev_serdes_16g2_ip4_ln1_refclk:92,dev_serdes_16g2_ip4_ln1_rxclk:92,dev_serdes_16g2_ip4_ln1_rxfclk:92,dev_serdes_16g2_ip4_ln1_txclk:92,dev_serdes_16g2_ip4_ln1_txfclk:92,dev_serdes_16g2_ip4_ln1_txmclk:92,dev_serdes_16g2_ref1_out_clk:92,dev_serdes_16g2_ref_der_out_clk:92,dev_serdes_16g2_ref_out_clk:92,dev_serdes_16g3_clk:92,dev_serdes_16g3_cmn_refclk1_m:92,dev_serdes_16g3_cmn_refclk1_p:92,dev_serdes_16g3_core_ref1_clk:92,dev_serdes_16g3_core_ref1_clk_parent_board_0_hfosc1_clk_out:92,dev_serdes_16g3_core_ref1_clk_parent_gluelogic_hfosc0_clkout:92,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:92,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:92,dev_serdes_16g3_core_ref_clk:92,dev_serdes_16g3_core_ref_clk_parent_board_0_hfosc1_clk_out:92,dev_serdes_16g3_core_ref_clk_parent_gluelogic_hfosc0_clkout:92,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:92,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:92,dev_serdes_16g3_ip2_ln0_refclk:92,dev_serdes_16g3_ip2_ln0_rxclk:92,dev_serdes_16g3_ip2_ln0_rxfclk:92,dev_serdes_16g3_ip2_ln0_txclk:92,dev_serdes_16g3_ip2_ln0_txfclk:92,dev_serdes_16g3_ip2_ln0_txmclk:92,dev_serdes_16g3_ip2_ln1_refclk:92,dev_serdes_16g3_ip2_ln1_rxclk:92,dev_serdes_16g3_ip2_ln1_rxfclk:92,dev_serdes_16g3_ip2_ln1_txclk:92,dev_serdes_16g3_ip2_ln1_txfclk:92,dev_serdes_16g3_ip2_ln1_txmclk:92,dev_serdes_16g3_ip3_ln1_refclk:92,dev_serdes_16g3_ip3_ln1_rxclk:92,dev_serdes_16g3_ip3_ln1_rxfclk:92,dev_serdes_16g3_ip3_ln1_txclk:92,dev_serdes_16g3_ip3_ln1_txfclk:92,dev_serdes_16g3_ip3_ln1_txmclk:92,dev_serdes_16g3_ref1_out_clk:92,dev_serdes_16g3_ref_der_out_clk:92,dev_serdes_16g3_ref_out_clk:92,dev_spinlock0_vclk_clk:31,dev_stm0_atb_clk:[31,78,92],dev_stm0_bus_atb_clk:[46,61],dev_stm0_bus_core_clk:[46,61],dev_stm0_bus_vbusp_clk:[46,61],dev_stm0_core_clk:[31,78,92],dev_stm0_vbusp_clk:[31,78,92],dev_timer0_bus_timer_hclk_clk:[46,61],dev_timer0_bus_timer_tclk_clk:[46,61],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[46,61],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[46,61],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[46,61],dev_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[46,61],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[46,61],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[46,61],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_timer0_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[46,61],dev_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[46,61],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[46,61],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[46,61],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[46,61],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[46,61],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[46,61],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[46,61],dev_timer0_timer_hclk_clk:[31,78,92],dev_timer0_timer_pwm:[31,78,92],dev_timer0_timer_tclk_clk:[31,78,92],dev_timer0_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:31,dev_timer0_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[31,78,92],dev_timer0_timer_tclk_clk_parent_board_0_ext_refclk1_out:[31,78,92],dev_timer0_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,78,92],dev_timer0_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:78,dev_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:31,dev_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:31,dev_timer0_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:78,dev_timer0_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:92,dev_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,78,92],dev_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:92,dev_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:31,dev_timer0_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:31,dev_timer0_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:78,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:92,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:92,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[78,92],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[31,78,92],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[78,92],dev_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:31,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:31,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:31,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:31,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:78,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:78,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:78,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:92,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:92,dev_timer0_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[78,92],dev_timer0_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:31,dev_timer0_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:31,dev_timer10_bus_timer_hclk_clk:[46,61],dev_timer10_bus_timer_tclk_clk:[46,61],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[46,61],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[46,61],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[46,61],dev_timer10_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[46,61],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[46,61],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[46,61],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_timer10_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[46,61],dev_timer10_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[46,61],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[46,61],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[46,61],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[46,61],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[46,61],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[46,61],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[46,61],dev_timer10_timer_hclk_clk:[31,78,92],dev_timer10_timer_pwm:[31,78,92],dev_timer10_timer_tclk_clk:[31,78,92],dev_timer10_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:31,dev_timer10_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[31,78,92],dev_timer10_timer_tclk_clk_parent_board_0_ext_refclk1_out:[31,78,92],dev_timer10_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_timer10_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,78,92],dev_timer10_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:78,dev_timer10_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:31,dev_timer10_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:31,dev_timer10_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:78,dev_timer10_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:92,dev_timer10_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,78,92],dev_timer10_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:92,dev_timer10_timer_tclk_clk_parent_gluelogic_rcosc_clkout:31,dev_timer10_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:31,dev_timer10_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:78,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:92,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:92,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[78,92],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[31,78,92],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[78,92],dev_timer10_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer10_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:31,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:31,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:31,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:31,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:78,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:78,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:78,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:92,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:92,dev_timer10_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[78,92],dev_timer10_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:31,dev_timer10_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:31,dev_timer11_bus_timer_hclk_clk:[46,61],dev_timer11_bus_timer_tclk_clk:[46,61],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[46,61],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[46,61],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[46,61],dev_timer11_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[46,61],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[46,61],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[46,61],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_timer11_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[46,61],dev_timer11_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[46,61],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[46,61],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[46,61],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[46,61],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[46,61],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[46,61],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[46,61],dev_timer11_clksel_vd_clk:[78,92],dev_timer11_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[78,92],dev_timer11_clksel_vd_clk_parent_board_0_ext_refclk1_out:[78,92],dev_timer11_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_timer11_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_timer11_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:78,dev_timer11_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:78,dev_timer11_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:92,dev_timer11_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_timer11_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:92,dev_timer11_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:78,dev_timer11_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:92,dev_timer11_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:92,dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[78,92],dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[78,92],dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[78,92],dev_timer11_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer11_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:78,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:78,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:78,dev_timer11_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:92,dev_timer11_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:92,dev_timer11_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[78,92],dev_timer11_timer_hclk_clk:[31,78,92],dev_timer11_timer_pwm:31,dev_timer11_timer_tclk_clk:[31,78,92],dev_timer11_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:31,dev_timer11_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:31,dev_timer11_timer_tclk_clk_parent_board_0_ext_refclk1_out:31,dev_timer11_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:31,dev_timer11_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:31,dev_timer11_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:31,dev_timer11_timer_tclk_clk_parent_dmtimer_dmc1ms_main_10_timer_pwm:[78,92],dev_timer11_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:31,dev_timer11_timer_tclk_clk_parent_gluelogic_rcosc_clkout:31,dev_timer11_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:31,dev_timer11_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:31,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:31,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:31,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:31,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:31,dev_timer11_timer_tclk_clk_parent_main_timer_clksel_out11:[78,92],dev_timer11_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:31,dev_timer11_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:31,dev_timer12_timer_hclk_clk:[78,92],dev_timer12_timer_pwm:[78,92],dev_timer12_timer_tclk_clk:[78,92],dev_timer12_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[78,92],dev_timer12_timer_tclk_clk_parent_board_0_ext_refclk1_out:[78,92],dev_timer12_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_timer12_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_timer12_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:78,dev_timer12_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:78,dev_timer12_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:92,dev_timer12_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_timer12_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:92,dev_timer12_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:78,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:92,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:92,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[78,92],dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[78,92],dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[78,92],dev_timer12_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer12_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:78,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:78,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:78,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:92,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:92,dev_timer12_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[78,92],dev_timer13_clksel_vd_clk:[78,92],dev_timer13_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[78,92],dev_timer13_clksel_vd_clk_parent_board_0_ext_refclk1_out:[78,92],dev_timer13_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_timer13_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_timer13_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:78,dev_timer13_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:78,dev_timer13_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:92,dev_timer13_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_timer13_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:92,dev_timer13_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:78,dev_timer13_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:92,dev_timer13_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:92,dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[78,92],dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[78,92],dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[78,92],dev_timer13_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer13_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:78,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:78,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:78,dev_timer13_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:92,dev_timer13_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:92,dev_timer13_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[78,92],dev_timer13_timer_hclk_clk:[78,92],dev_timer13_timer_tclk_clk:[78,92],dev_timer13_timer_tclk_clk_parent_dmtimer_dmc1ms_main_12_timer_pwm:[78,92],dev_timer13_timer_tclk_clk_parent_main_timer_clksel_out13:[78,92],dev_timer14_timer_hclk_clk:[78,92],dev_timer14_timer_pwm:[78,92],dev_timer14_timer_tclk_clk:[78,92],dev_timer14_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[78,92],dev_timer14_timer_tclk_clk_parent_board_0_ext_refclk1_out:[78,92],dev_timer14_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_timer14_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_timer14_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:78,dev_timer14_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:78,dev_timer14_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:92,dev_timer14_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_timer14_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:92,dev_timer14_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:78,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:92,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:92,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[78,92],dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[78,92],dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[78,92],dev_timer14_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer14_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:78,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:78,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:78,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:92,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:92,dev_timer14_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[78,92],dev_timer15_clksel_vd_clk:[78,92],dev_timer15_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[78,92],dev_timer15_clksel_vd_clk_parent_board_0_ext_refclk1_out:[78,92],dev_timer15_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_timer15_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_timer15_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:78,dev_timer15_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:78,dev_timer15_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:92,dev_timer15_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_timer15_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:92,dev_timer15_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:78,dev_timer15_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:92,dev_timer15_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:92,dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[78,92],dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[78,92],dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[78,92],dev_timer15_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer15_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:78,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:78,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:78,dev_timer15_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:92,dev_timer15_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:92,dev_timer15_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[78,92],dev_timer15_timer_hclk_clk:[78,92],dev_timer15_timer_tclk_clk:[78,92],dev_timer15_timer_tclk_clk_parent_dmtimer_dmc1ms_main_14_timer_pwm:[78,92],dev_timer15_timer_tclk_clk_parent_main_timer_clksel_out15:[78,92],dev_timer16_timer_hclk_clk:[78,92],dev_timer16_timer_pwm:[78,92],dev_timer16_timer_tclk_clk:[78,92],dev_timer16_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[78,92],dev_timer16_timer_tclk_clk_parent_board_0_ext_refclk1_out:[78,92],dev_timer16_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_timer16_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_timer16_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:78,dev_timer16_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:78,dev_timer16_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:92,dev_timer16_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_timer16_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:92,dev_timer16_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:78,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:92,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:92,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[78,92],dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[78,92],dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[78,92],dev_timer16_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer16_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:78,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:78,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:78,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:92,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:92,dev_timer16_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[78,92],dev_timer17_clksel_vd_clk:[78,92],dev_timer17_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[78,92],dev_timer17_clksel_vd_clk_parent_board_0_ext_refclk1_out:[78,92],dev_timer17_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_timer17_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_timer17_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:78,dev_timer17_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:78,dev_timer17_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:92,dev_timer17_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_timer17_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:92,dev_timer17_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:78,dev_timer17_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:92,dev_timer17_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:92,dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[78,92],dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[78,92],dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[78,92],dev_timer17_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer17_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:78,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:78,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:78,dev_timer17_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:92,dev_timer17_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:92,dev_timer17_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[78,92],dev_timer17_timer_hclk_clk:[78,92],dev_timer17_timer_tclk_clk:[78,92],dev_timer17_timer_tclk_clk_parent_dmtimer_dmc1ms_main_16_timer_pwm:[78,92],dev_timer17_timer_tclk_clk_parent_main_timer_clksel_out17:[78,92],dev_timer18_timer_hclk_clk:[78,92],dev_timer18_timer_pwm:[78,92],dev_timer18_timer_tclk_clk:[78,92],dev_timer18_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[78,92],dev_timer18_timer_tclk_clk_parent_board_0_ext_refclk1_out:[78,92],dev_timer18_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_timer18_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_timer18_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:78,dev_timer18_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:78,dev_timer18_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:92,dev_timer18_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_timer18_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:92,dev_timer18_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:78,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:92,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:92,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[78,92],dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[78,92],dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[78,92],dev_timer18_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer18_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:78,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:78,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:78,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:92,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:92,dev_timer18_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[78,92],dev_timer19_clksel_vd_clk:[78,92],dev_timer19_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[78,92],dev_timer19_clksel_vd_clk_parent_board_0_ext_refclk1_out:[78,92],dev_timer19_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_timer19_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_timer19_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:78,dev_timer19_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:78,dev_timer19_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:92,dev_timer19_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_timer19_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:92,dev_timer19_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:78,dev_timer19_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:92,dev_timer19_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:92,dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[78,92],dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[78,92],dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[78,92],dev_timer19_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer19_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:78,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:78,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:78,dev_timer19_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:92,dev_timer19_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:92,dev_timer19_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[78,92],dev_timer19_timer_hclk_clk:[78,92],dev_timer19_timer_tclk_clk:[78,92],dev_timer19_timer_tclk_clk_parent_dmtimer_dmc1ms_main_18_timer_pwm:[78,92],dev_timer19_timer_tclk_clk_parent_main_timer_clksel_out19:[78,92],dev_timer1_bus_timer_hclk_clk:[46,61],dev_timer1_bus_timer_tclk_clk:[46,61],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[46,61],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[46,61],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[46,61],dev_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[46,61],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[46,61],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[46,61],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_timer1_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[46,61],dev_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[46,61],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[46,61],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[46,61],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[46,61],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[46,61],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[46,61],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[46,61],dev_timer1_clksel_vd_clk:[78,92],dev_timer1_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[78,92],dev_timer1_clksel_vd_clk_parent_board_0_ext_refclk1_out:[78,92],dev_timer1_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_timer1_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_timer1_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:78,dev_timer1_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:78,dev_timer1_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:92,dev_timer1_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_timer1_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:92,dev_timer1_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:78,dev_timer1_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:92,dev_timer1_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:92,dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[78,92],dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[78,92],dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[78,92],dev_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:78,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:78,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:78,dev_timer1_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:92,dev_timer1_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:92,dev_timer1_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[78,92],dev_timer1_timer_hclk_clk:[31,78,92],dev_timer1_timer_pwm:31,dev_timer1_timer_tclk_clk:[31,78,92],dev_timer1_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:31,dev_timer1_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:31,dev_timer1_timer_tclk_clk_parent_board_0_ext_refclk1_out:31,dev_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:31,dev_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:31,dev_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:31,dev_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_main_0_timer_pwm:[78,92],dev_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:31,dev_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:31,dev_timer1_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:31,dev_timer1_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:31,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:31,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:31,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:31,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:31,dev_timer1_timer_tclk_clk_parent_main_timer_clksel_out1:[78,92],dev_timer1_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:31,dev_timer1_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:31,dev_timer2_bus_timer_hclk_clk:[46,61],dev_timer2_bus_timer_tclk_clk:[46,61],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[46,61],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[46,61],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[46,61],dev_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[46,61],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[46,61],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[46,61],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_timer2_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[46,61],dev_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[46,61],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[46,61],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[46,61],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[46,61],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[46,61],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[46,61],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[46,61],dev_timer2_timer_hclk_clk:[31,78,92],dev_timer2_timer_pwm:[31,78,92],dev_timer2_timer_tclk_clk:[31,78,92],dev_timer2_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:31,dev_timer2_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[31,78,92],dev_timer2_timer_tclk_clk_parent_board_0_ext_refclk1_out:[31,78,92],dev_timer2_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,78,92],dev_timer2_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:78,dev_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:31,dev_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:31,dev_timer2_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:78,dev_timer2_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:92,dev_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,78,92],dev_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:92,dev_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clkout:31,dev_timer2_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:31,dev_timer2_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:78,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:92,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:92,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[78,92],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[31,78,92],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[78,92],dev_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:31,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:31,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:31,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:31,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:78,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:78,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:78,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:92,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:92,dev_timer2_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[78,92],dev_timer2_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:31,dev_timer2_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:31,dev_timer3_bus_timer_hclk_clk:[46,61],dev_timer3_bus_timer_tclk_clk:[46,61],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[46,61],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[46,61],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[46,61],dev_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[46,61],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[46,61],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[46,61],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_timer3_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[46,61],dev_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[46,61],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[46,61],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[46,61],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[46,61],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[46,61],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[46,61],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[46,61],dev_timer3_clksel_vd_clk:[78,92],dev_timer3_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[78,92],dev_timer3_clksel_vd_clk_parent_board_0_ext_refclk1_out:[78,92],dev_timer3_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_timer3_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_timer3_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:78,dev_timer3_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:78,dev_timer3_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:92,dev_timer3_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_timer3_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:92,dev_timer3_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:78,dev_timer3_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:92,dev_timer3_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:92,dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[78,92],dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[78,92],dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[78,92],dev_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:78,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:78,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:78,dev_timer3_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:92,dev_timer3_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:92,dev_timer3_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[78,92],dev_timer3_timer_hclk_clk:[31,78,92],dev_timer3_timer_pwm:31,dev_timer3_timer_tclk_clk:[31,78,92],dev_timer3_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:31,dev_timer3_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:31,dev_timer3_timer_tclk_clk_parent_board_0_ext_refclk1_out:31,dev_timer3_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:31,dev_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:31,dev_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:31,dev_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_main_2_timer_pwm:[78,92],dev_timer3_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:31,dev_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clkout:31,dev_timer3_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:31,dev_timer3_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:31,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:31,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:31,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:31,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:31,dev_timer3_timer_tclk_clk_parent_main_timer_clksel_out3:[78,92],dev_timer3_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:31,dev_timer3_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:31,dev_timer4_bus_timer_hclk_clk:[46,61],dev_timer4_bus_timer_tclk_clk:[46,61],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[46,61],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[46,61],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[46,61],dev_timer4_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[46,61],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[46,61],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[46,61],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_timer4_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[46,61],dev_timer4_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[46,61],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[46,61],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[46,61],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[46,61],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[46,61],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[46,61],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[46,61],dev_timer4_timer_hclk_clk:[31,78,92],dev_timer4_timer_pwm:[31,78,92],dev_timer4_timer_tclk_clk:[31,78,92],dev_timer4_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:31,dev_timer4_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[31,78,92],dev_timer4_timer_tclk_clk_parent_board_0_ext_refclk1_out:[31,78,92],dev_timer4_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,78,92],dev_timer4_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:78,dev_timer4_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:31,dev_timer4_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:31,dev_timer4_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:78,dev_timer4_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:92,dev_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,78,92],dev_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:92,dev_timer4_timer_tclk_clk_parent_gluelogic_rcosc_clkout:31,dev_timer4_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:31,dev_timer4_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:78,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:92,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:92,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[78,92],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[31,78,92],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[78,92],dev_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:31,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:31,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:31,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:31,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:78,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:78,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:78,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:92,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:92,dev_timer4_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[78,92],dev_timer4_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:31,dev_timer4_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:31,dev_timer5_bus_timer_hclk_clk:[46,61],dev_timer5_bus_timer_tclk_clk:[46,61],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[46,61],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[46,61],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[46,61],dev_timer5_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[46,61],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[46,61],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[46,61],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_timer5_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[46,61],dev_timer5_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[46,61],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[46,61],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[46,61],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[46,61],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[46,61],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[46,61],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[46,61],dev_timer5_clksel_vd_clk:[78,92],dev_timer5_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[78,92],dev_timer5_clksel_vd_clk_parent_board_0_ext_refclk1_out:[78,92],dev_timer5_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_timer5_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_timer5_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:78,dev_timer5_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:78,dev_timer5_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:92,dev_timer5_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_timer5_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:92,dev_timer5_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:78,dev_timer5_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:92,dev_timer5_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:92,dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[78,92],dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[78,92],dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[78,92],dev_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:78,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:78,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:78,dev_timer5_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:92,dev_timer5_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:92,dev_timer5_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[78,92],dev_timer5_timer_hclk_clk:[31,78,92],dev_timer5_timer_pwm:31,dev_timer5_timer_tclk_clk:[31,78,92],dev_timer5_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:31,dev_timer5_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:31,dev_timer5_timer_tclk_clk_parent_board_0_ext_refclk1_out:31,dev_timer5_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:31,dev_timer5_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:31,dev_timer5_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:31,dev_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_main_4_timer_pwm:[78,92],dev_timer5_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:31,dev_timer5_timer_tclk_clk_parent_gluelogic_rcosc_clkout:31,dev_timer5_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:31,dev_timer5_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:31,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:31,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:31,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:31,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:31,dev_timer5_timer_tclk_clk_parent_main_timer_clksel_out5:[78,92],dev_timer5_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:31,dev_timer5_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:31,dev_timer6_bus_timer_hclk_clk:[46,61],dev_timer6_bus_timer_tclk_clk:[46,61],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[46,61],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[46,61],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[46,61],dev_timer6_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[46,61],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[46,61],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[46,61],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_timer6_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[46,61],dev_timer6_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[46,61],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[46,61],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[46,61],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[46,61],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[46,61],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[46,61],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[46,61],dev_timer6_timer_hclk_clk:[31,78,92],dev_timer6_timer_pwm:[31,78,92],dev_timer6_timer_tclk_clk:[31,78,92],dev_timer6_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:31,dev_timer6_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[31,78,92],dev_timer6_timer_tclk_clk_parent_board_0_ext_refclk1_out:[31,78,92],dev_timer6_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,78,92],dev_timer6_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:78,dev_timer6_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:31,dev_timer6_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:31,dev_timer6_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:78,dev_timer6_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:92,dev_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,78,92],dev_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:92,dev_timer6_timer_tclk_clk_parent_gluelogic_rcosc_clkout:31,dev_timer6_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:31,dev_timer6_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:78,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:92,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:92,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[78,92],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[31,78,92],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[78,92],dev_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:31,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:31,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:31,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:31,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:78,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:78,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:78,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:92,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:92,dev_timer6_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[78,92],dev_timer6_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:31,dev_timer6_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:31,dev_timer7_bus_timer_hclk_clk:[46,61],dev_timer7_bus_timer_tclk_clk:[46,61],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[46,61],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[46,61],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[46,61],dev_timer7_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[46,61],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[46,61],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[46,61],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_timer7_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[46,61],dev_timer7_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[46,61],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[46,61],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[46,61],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[46,61],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[46,61],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[46,61],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[46,61],dev_timer7_clksel_vd_clk:[78,92],dev_timer7_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[78,92],dev_timer7_clksel_vd_clk_parent_board_0_ext_refclk1_out:[78,92],dev_timer7_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_timer7_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_timer7_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:78,dev_timer7_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:78,dev_timer7_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:92,dev_timer7_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_timer7_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:92,dev_timer7_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:78,dev_timer7_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:92,dev_timer7_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:92,dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[78,92],dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[78,92],dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[78,92],dev_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:78,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:78,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:78,dev_timer7_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:92,dev_timer7_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:92,dev_timer7_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[78,92],dev_timer7_timer_hclk_clk:[31,78,92],dev_timer7_timer_pwm:31,dev_timer7_timer_tclk_clk:[31,78,92],dev_timer7_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:31,dev_timer7_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:31,dev_timer7_timer_tclk_clk_parent_board_0_ext_refclk1_out:31,dev_timer7_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:31,dev_timer7_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:31,dev_timer7_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:31,dev_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_main_6_timer_pwm:[78,92],dev_timer7_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:31,dev_timer7_timer_tclk_clk_parent_gluelogic_rcosc_clkout:31,dev_timer7_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:31,dev_timer7_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:31,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:31,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:31,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:31,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:31,dev_timer7_timer_tclk_clk_parent_main_timer_clksel_out7:[78,92],dev_timer7_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:31,dev_timer7_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:31,dev_timer8_bus_timer_hclk_clk:[46,61],dev_timer8_bus_timer_tclk_clk:[46,61],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[46,61],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[46,61],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[46,61],dev_timer8_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[46,61],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[46,61],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[46,61],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_timer8_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[46,61],dev_timer8_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[46,61],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[46,61],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[46,61],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[46,61],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[46,61],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[46,61],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[46,61],dev_timer8_timer_hclk_clk:[31,78,92],dev_timer8_timer_pwm:[31,78,92],dev_timer8_timer_tclk_clk:[31,78,92],dev_timer8_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:31,dev_timer8_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[31,78,92],dev_timer8_timer_tclk_clk_parent_board_0_ext_refclk1_out:[31,78,92],dev_timer8_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,78,92],dev_timer8_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:78,dev_timer8_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:31,dev_timer8_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:31,dev_timer8_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:78,dev_timer8_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:92,dev_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,78,92],dev_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:92,dev_timer8_timer_tclk_clk_parent_gluelogic_rcosc_clkout:31,dev_timer8_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:31,dev_timer8_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:78,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:92,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:92,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[78,92],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[31,78,92],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[78,92],dev_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:31,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:31,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:31,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:31,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:78,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:78,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:78,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:92,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:92,dev_timer8_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[78,92],dev_timer8_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:31,dev_timer8_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:31,dev_timer9_bus_timer_hclk_clk:[46,61],dev_timer9_bus_timer_tclk_clk:[46,61],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[46,61],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[46,61],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[46,61],dev_timer9_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[46,61],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[46,61],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[46,61],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[46,61],dev_timer9_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[46,61],dev_timer9_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[46,61],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[46,61],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[46,61],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[46,61],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[46,61],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[46,61],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[46,61],dev_timer9_clksel_vd_clk:[78,92],dev_timer9_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[78,92],dev_timer9_clksel_vd_clk_parent_board_0_ext_refclk1_out:[78,92],dev_timer9_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_timer9_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[78,92],dev_timer9_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:78,dev_timer9_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:78,dev_timer9_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:92,dev_timer9_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_timer9_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:92,dev_timer9_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:78,dev_timer9_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:92,dev_timer9_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:92,dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[78,92],dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[78,92],dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[78,92],dev_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:78,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:78,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:78,dev_timer9_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:92,dev_timer9_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:92,dev_timer9_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[78,92],dev_timer9_timer_hclk_clk:[31,78,92],dev_timer9_timer_pwm:31,dev_timer9_timer_tclk_clk:[31,78,92],dev_timer9_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:31,dev_timer9_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:31,dev_timer9_timer_tclk_clk_parent_board_0_ext_refclk1_out:31,dev_timer9_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:31,dev_timer9_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:31,dev_timer9_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:31,dev_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_main_8_timer_pwm:[78,92],dev_timer9_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:31,dev_timer9_timer_tclk_clk_parent_gluelogic_rcosc_clkout:31,dev_timer9_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:31,dev_timer9_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:31,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:31,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:31,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:31,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:31,dev_timer9_timer_tclk_clk_parent_main_timer_clksel_out9:[78,92],dev_timer9_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:31,dev_timer9_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:31,dev_timermgr0_vclk_clk:31,dev_timesync_event_introuter0_intr_clk:31,dev_timesync_intrtr0_bus_intr_clk:[46,61],dev_timesync_intrtr0_intr_clk:92,dev_uart0_bus_fclk_clk:[46,61],dev_uart0_bus_vbusp_clk:[46,61],dev_uart0_fclk_clk:[31,78,92],dev_uart0_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:31,dev_uart0_fclk_clk_parent_usart_programmable_clock_divider_out0:31,dev_uart0_vbusp_clk:[31,78,92],dev_uart1_bus_fclk_clk:[46,61],dev_uart1_bus_vbusp_clk:[46,61],dev_uart1_fclk_clk:[31,78,92],dev_uart1_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:31,dev_uart1_fclk_clk_parent_usart_programmable_clock_divider_out1:31,dev_uart1_vbusp_clk:[31,78,92],dev_uart2_bus_fclk_clk:[46,61],dev_uart2_bus_vbusp_clk:[46,61],dev_uart2_fclk_clk:[31,78,92],dev_uart2_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:31,dev_uart2_fclk_clk_parent_usart_programmable_clock_divider_out2:31,dev_uart2_vbusp_clk:[31,78,92],dev_uart3_fclk_clk:[31,78,92],dev_uart3_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:31,dev_uart3_fclk_clk_parent_usart_programmable_clock_divider_out3:31,dev_uart3_vbusp_clk:[31,78,92],dev_uart4_fclk_clk:[31,78,92],dev_uart4_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:31,dev_uart4_fclk_clk_parent_usart_programmable_clock_divider_out4:31,dev_uart4_vbusp_clk:[31,78,92],dev_uart5_fclk_clk:[31,78,92],dev_uart5_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:31,dev_uart5_fclk_clk_parent_usart_programmable_clock_divider_out5:31,dev_uart5_vbusp_clk:[31,78,92],dev_uart6_fclk_clk:[31,78,92],dev_uart6_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:31,dev_uart6_fclk_clk_parent_usart_programmable_clock_divider_out6:31,dev_uart6_vbusp_clk:[31,78,92],dev_uart7_fclk_clk:[78,92],dev_uart7_vbusp_clk:[78,92],dev_uart8_fclk_clk:[78,92],dev_uart8_vbusp_clk:[78,92],dev_uart9_fclk_clk:[78,92],dev_uart9_vbusp_clk:[78,92],dev_ufs0_ufshci_hclk_clk:92,dev_ufs0_ufshci_mclk_clk:92,dev_ufs0_ufshci_mclk_clk_parent_board_0_ext_refclk1_out:92,dev_ufs0_ufshci_mclk_clk_parent_board_0_hfosc1_clk_out:92,dev_ufs0_ufshci_mclk_clk_parent_gluelogic_hfosc0_clkout:92,dev_ufs0_ufshci_mclk_clk_parent_postdiv3_16fft_main_1_hsdivout6_clk:92,dev_ufs0_ufshci_mphy_refclk:92,dev_usb0_aclk_clk:[31,78,92],dev_usb0_buf_clk:[78,92],dev_usb0_clk_lpm_clk:[31,78,92],dev_usb0_pclk_clk:[31,78,92],dev_usb0_pipe_refclk:[31,78,92],dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_0_ip3_ln1_refclk:92,dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_3_ip3_ln1_refclk:92,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_1_ip3_ln1_refclk:78,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_1_ip3_ln3_refclk:78,dev_usb0_pipe_rxclk:[31,78,92],dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxclk:92,dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxclk:92,dev_usb0_pipe_rxfclk:[31,78,92],dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxfclk:92,dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxfclk:92,dev_usb0_pipe_txclk:[31,78,92],dev_usb0_pipe_txfclk:[31,78,92],dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txfclk:92,dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txfclk:92,dev_usb0_pipe_txmclk:[31,78,92],dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txmclk:92,dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txmclk:92,dev_usb0_usb2_apb_pclk_clk:[31,78,92],dev_usb0_usb2_refclock_clk:[31,78,92],dev_usb0_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:[78,92],dev_usb0_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:[31,78,92],dev_usb0_usb2_refclock_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:31,dev_usb1_aclk_clk:92,dev_usb1_buf_clk:92,dev_usb1_clk_lpm_clk:92,dev_usb1_pclk_clk:92,dev_usb1_pipe_refclk:92,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_1_ip3_ln1_refclk:92,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_2_ip3_ln1_refclk:92,dev_usb1_pipe_rxclk:92,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxclk:92,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxclk:92,dev_usb1_pipe_rxfclk:92,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxfclk:92,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxfclk:92,dev_usb1_pipe_txclk:92,dev_usb1_pipe_txfclk:92,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txfclk:92,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txfclk:92,dev_usb1_pipe_txmclk:92,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txmclk:92,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txmclk:92,dev_usb1_usb2_apb_pclk_clk:92,dev_usb1_usb2_refclock_clk:92,dev_usb1_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:92,dev_usb1_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:92,dev_usb3ss0_bus_bus_clk:[46,61],dev_usb3ss0_bus_hsic_clk_clk:[46,61],dev_usb3ss0_bus_phy2_refclk960m_clk:[46,61],dev_usb3ss0_bus_pipe3_txb_clk:[46,61],dev_usb3ss0_bus_pipe3_txb_clk_parent_clockmux_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:61,dev_usb3ss0_bus_pipe3_txb_clk_parent_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:46,dev_usb3ss0_bus_pipe3_txb_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[46,61],dev_usb3ss0_bus_ref_clk:[46,61],dev_usb3ss0_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[46,61],dev_usb3ss0_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:61,dev_usb3ss0_bus_ref_clk_parent_hfosc_sel_bus_out0:46,dev_usb3ss0_bus_susp_clk:[46,61],dev_usb3ss0_bus_utmi_clk_clk:[46,61],dev_usb3ss1_bus_bus_clk:[46,61],dev_usb3ss1_bus_hsic_clk_clk:[46,61],dev_usb3ss1_bus_phy2_refclk960m_clk:[46,61],dev_usb3ss1_bus_pipe3_txb_clk:[46,61],dev_usb3ss1_bus_ref_clk:[46,61],dev_usb3ss1_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[46,61],dev_usb3ss1_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:61,dev_usb3ss1_bus_ref_clk_parent_hfosc_sel_bus_out0:46,dev_usb3ss1_bus_susp_clk:[46,61],dev_usb3ss1_bus_utmi_clk_clk:[46,61],dev_vpac0_clk:92,dev_vpac0_pll_dco_clk:92,dev_vpfe0_ccd_pclk_clk:92,dev_vpfe0_vpfe_clk:92,dev_vtm0_fix_ref2_clk:31,dev_vtm0_fix_ref_clk:31,dev_vtm0_vbusp_clk:31,dev_wkup_cbass0_bus_wkup_mcu_pll_out_2_clk:[46,61],dev_wkup_cbass0_bus_wkup_mcu_pll_out_4_clk:[46,61],dev_wkup_cbass_fw0_bus_wkup_mcu_pll_out_2_clk:[46,61],dev_wkup_ctrl_mmr0_bus_vbusp_clk:[46,61],dev_wkup_ddpa0_ddpa_clk:[78,92],dev_wkup_dmsc0_bus_dap_clk:61,dev_wkup_dmsc0_bus_ext_clk:61,dev_wkup_dmsc0_bus_func_32k_rc_clk:61,dev_wkup_dmsc0_bus_func_32k_rt_clk:61,dev_wkup_dmsc0_bus_func_mosc_clk:61,dev_wkup_dmsc0_bus_sec_efc_fclk:61,dev_wkup_dmsc0_bus_vbus_clk:61,dev_wkup_ecc_aggr0_bus_aggr_clk:[46,61],dev_wkup_esm0_bus_clk:[46,61],dev_wkup_esm0_clk:[78,92],dev_wkup_gpio0_bus_mmr_clk:[46,61],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4:[46,61],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4_dup0:[46,61],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[46,61],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[46,61],dev_wkup_gpio0_mmr_clk:[78,92],dev_wkup_gpio0_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_wkup_gpio0_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:78,dev_wkup_gpio0_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:78,dev_wkup_gpio0_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6_dup0:78,dev_wkup_gpio1_mmr_clk:[78,92],dev_wkup_gpio1_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:78,dev_wkup_gpio1_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:78,dev_wkup_gpio1_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:78,dev_wkup_gpio1_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6_dup0:78,dev_wkup_gpiomux_intrtr0_bus_intr_clk:[46,61],dev_wkup_gpiomux_intrtr0_intr_clk:92,dev_wkup_i2c0_bus_clk:[46,61],dev_wkup_i2c0_bus_piscl:61,dev_wkup_i2c0_bus_pisys_clk:[46,61],dev_wkup_i2c0_bus_pisys_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[46,61],dev_wkup_i2c0_bus_pisys_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_wkup_i2c0_clk:[78,92],dev_wkup_i2c0_piscl:[78,92],dev_wkup_i2c0_pisys_clk:[78,92],dev_wkup_i2c0_pisys_clk_parent_gluelogic_hfosc0_clkout:92,dev_wkup_i2c0_pisys_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:92,dev_wkup_i2c0_porscl:[78,92],dev_wkup_pllctrl0_bus_pll_clkout_clk:[46,61],dev_wkup_pllctrl0_bus_pll_refclk_clk:[46,61],dev_wkup_pllctrl0_bus_vbus_slv_refclk_clk:[46,61],dev_wkup_porz_sync0_clk_12m_rc_clk:[78,92],dev_wkup_psc0_bus_clk:[46,61],dev_wkup_psc0_bus_slow_clk:[46,61],dev_wkup_psc0_clk:[78,92],dev_wkup_psc0_slow_clk:[78,92],dev_wkup_uart0_bus_fclk_clk:[46,61],dev_wkup_uart0_bus_fclk_clk_parent_clockmux_wkupusart_clk_sel_bus_out0:61,dev_wkup_uart0_bus_fclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[46,61],dev_wkup_uart0_bus_fclk_clk_parent_wkupusart_clk_sel_bus_out0:46,dev_wkup_uart0_bus_vbusp_clk:[46,61],dev_wkup_uart0_fclk_clk:[78,92],dev_wkup_uart0_fclk_clk_parent_gluelogic_hfosc0_clkout:[78,92],dev_wkup_uart0_fclk_clk_parent_wkupusart_clk_sel_out0:[78,92],dev_wkup_uart0_vbusp_clk:[78,92],dev_wkup_vtm0_bus_fix_ref_clk:[46,61],dev_wkup_vtm0_bus_vbusp_clk:[46,61],dev_wkup_vtm0_fix_ref2_clk:[78,92],dev_wkup_vtm0_fix_ref_clk:[78,92],dev_wkup_vtm0_vbusp_clk:[78,92],dev_wkup_wakeup0_pll_ctrl_wkup_clk24_clk:78,dev_wkup_wakeup0_wkup_rcosc_12p5m_clk:78,dev_wkup_wakeup0_wkup_rcosc_32k_clk:78,develop:[24,118],devgrp:[24,25,26,27,30],devgrp_00:[45,60,76,91,105,107],devgrp_01:[45,60,76,91,105,107],devgrp_02:107,devgrp_03:107,devgrp_04:107,devgrp_05:107,devgrp_06:107,devgrp_al:107,devgrp_boardcfg:30,devgrp_devic:30,devgrp_t:[23,25,26,27,107],devgrp_valid:30,devic:[4,5,7,8,9,10,11,12,13,14,15,17,19,20,21,23,24,27,30,35,42,43,50,57,58,66,73,74,77,82,89,96,103,109,111,113,115,116,119,120],device_id:[5,30],device_off:30,device_on:30,devstat:[25,37,52,68,84,98],df2ff3b26e37396b932efde77b1a4bea:118,diagram:[0,2,112,119],did:109,dies:13,differ:[0,2,5,11,20,21,23,24,25,26,35,37,50,52,66,68,82,84,96,98,108,109,110,111,112,114],differenti:[2,109,111],direct:[31,44,46,59,61,75,78,90,92,104,111,116],directli:[2,8,11,12,108],directori:[21,118],dirstring_typ:[21,114,115,118],disabl:[5,6,8,10,12,13,21,23,30,111,118],disable_main_nav_secure_proxi:23,discard:[11,20],discoveri:26,discuss:[23,107],dispc_intr_req_0:[51,67],dispc_intr_req_1:[51,67],disregard:2,distinct:118,distinguish:[13,21,114,118],distinguished_nam:[21,114,115,118],distribut:[2,119],div2:13,div3:13,div4:13,divid:[5,11,13,25],dkek:27,dkek_allowed_host:27,dkek_config:27,dm2dmsc:[82,90,96,104],dma:[0,2,12,77,108],dma_event_intr:[51,67,83,97],dma_pvu0_exp_intr:83,dmass0_bcdma_0:[33,36,41],dmass0_pktdma_0:[33,41],dmass0_ringacc_0:41,dmsc2dm:[82,90,96,104],dmsc:[0,3,9,11,13,16,20,24,26,27,32,33,34,35,36,40,41,47,48,49,50,51,54,55,56,62,63,65,66,67,70,71,72,79,80,81,82,83,86,87,88,93,94,95,96,97,100,101,102,108,114,119],document:[0,13,14,15,17,19,20,22,26,27,31,37,44,46,52,59,61,68,75,78,84,90,92,98,104,107,108,109,110,111,112,114,115,117,118,119,120],doe:[0,3,5,7,8,12,13,21,24,26,27,39,107,108,110,111,114,116,118],doesn:115,domain:[0,6,7,8,45,60,76,77,91,105,107,113,120],domgrp:106,domgrp_00:[106,109],domgrp_01:[106,109],domgrp_02:109,domgrp_03:109,domgrp_04:109,domgrp_05:109,domgrp_06:109,domgrp_compat:[7,106,109],domgrp_t:[7,109],don:[6,12,107],done:[5,13,37,52,68,84,98,108,111,115],doorbel:11,doubl:[23,114,115],down:[13,107],dqhgyaq2y4gffcq0t1yabcyxex9eaxt71f:[21,114,118],dra80x:0,dra821:0,dra829:0,dra82x:0,drbit:118,driven:0,driver:[5,6,8,10,25,26,30],dru:26,dsi_0_func_intr:97,dsp:[0,6],dss:[52,68,98],dss_inst0_dispc_func_irq_proc0:97,dss_inst0_dispc_func_irq_proc1:97,dss_inst0_dispc_safety_error_irq_proc0:97,dss_inst0_dispc_safety_error_irq_proc1:97,dss_inst0_dispc_secure_irq_proc0:97,dss_inst0_dispc_secure_irq_proc1:97,dst_host_irq:8,dst_id:8,dst_thread:10,dual:[13,18,26,30,114],due:[2,5,6,12,13,23,26,30,108,110,112],dump:111,durat:13,dure:[12,13,21,24,26,30,37,43,45,52,58,60,68,74,76,84,91,98,105,107,110,118,119],each:[0,2,5,8,11,13,16,20,21,23,24,25,26,27,30,33,34,40,41,48,49,55,56,63,65,71,72,80,81,87,88,94,95,101,102,107,108,109,110,111,112,116,118],earli:[30,109],earlier:[0,107],earliest:30,early_can:109,eas:[31,46,61,78,92],easili:[30,110],eavesdropp:116,ecap_int:[51,67,83,97],ecc:[0,116],ecc_intr_err_pend:97,ecdsa:114,edit:26,editor:118,effect:[27,30,107,118],effici:[0,109],efus:[0,15,17,18,21,30,108,110,112,114,115,118],egress:116,einval:5,either:[2,11,13,17],el2:35,element:[8,11,23,24,26,27],elm_porocpsinterrupt_lvl:[51,67,83,97],els:[5,21,115],elsiz:11,emailaddress:[21,114,115,118],embed:24,emmcsdss_intr:[51,67,83,97],emmcss_intr:[83,97],emploi:24,empti:[3,5,6,7,13,23,25,26,27],emu_ctrl:12,emu_ctrl_fre:12,emu_ctrl_soft:12,emul:12,emupack:118,enabl:[0,2,3,5,6,8,10,11,12,13,15,19,21,23,25,27,30,111,112,116,118],enc:[21,114],enc_aes_kei:114,enc_bmpk_signed_aes_kei:114,enc_smpk_signed_aes_kei:114,encod:[11,13,18,21,24,26,108,115,118],encrypt:[14,17,23,25,26,27,108,110,114],end:[0,3,5,21,26,30,34,49,65,81,95,107,114,118],end_address:16,endian:[13,21,118],enforc:[13,27,110,112,114,116,117,118],engin:[0,108,116],enodev:5,ensur:[0,5,21,23,25,26,27,112,119],entir:[30,106,107],entiti:[0,5,6,10,13,23,26,27,35,42,44,50,57,59,66,73,75,82,89,90,96,103,104,111],entitl:0,entri:[11,12,18,26,42,57,73,89,103,110,119],enumer:[2,18,21,25,26,31,46,61,78,92],eoe:[12,51,67,83,97],epwm_etint:[51,67,83,97],epwm_synco_o:36,epwm_tripzint:[51,67,83,97],eqep_int:[51,67,83,97],equal:[5,10,107,118],equival:[0,7],eras:14,err_level:97,errataid:11,error:[7,9,11,12,26,30,36,44,51,59,67,75,83,90,97,104,114],esd:26,esm_int_cfg_lvl:97,esm_int_hi_lvl:97,esm_int_low_lvl:97,esm_pls_event0:[36,51,67,83,97],esm_pls_event1:[36,51,67,83,97],esm_pls_event2:[36,51,67,83,97],especi:30,essenti:[3,5,6,7,13,23,25,26,27],establish:[13,112],etc:[0,13,30,107,111],evalu:5,even:[2,11,12,27,35,50,66,82,96,107,108,110,118],event:[0,7,8,9,11,12,13,25,26,30],event_pend_intr:[51,67,83,97],everi:[0,13,26,111],everyon:[34,49,65,81,95],everyth:107,evm:118,evnt_pend:[83,97],exact:[23,37,52,68,84,98],exactli:23,exampl:[2,3,6,17,21,23,24,25,26,107,109,111,115,116],exceed:5,except:[3,13,111,119],exchang:6,exclus:[0,6,30,107,112],exclusive_busi:30,exclusive_devic:30,exe:118,execut:[0,5,8,11,13,30,110,118],exist:[9,10,11,12,25,26],exit:[26,118],exp_intr:[51,67],expans:[9,10],expect:[2,13,23,25,26,107,110,114,118],explain:13,explicitli:[25,26,112],expon:30,expos:108,ext:[17,21,114],ext_boot_info:24,ext_otp:[21,114],extboot_boardcfg_desc:24,extboot_boardcfg_num_field:24,extboot_boardcfg_pm_pres:24,extboot_boardcfg_pm_valid:24,extboot_boardcfg_pres:24,extboot_boardcfg_rm_pres:24,extboot_boardcfg_rm_valid:24,extboot_boardcfg_security_pres:24,extboot_boardcfg_security_valid:24,extboot_boardcfg_valid:24,extboot_pres:24,extboot_statu:[3,24],extboot_valid:24,extboot_x509_comp:24,extboot_x509_t:24,extend:[0,3,4,5,12,18,23,24,30,77,113,120],extended_ch_typ:12,extens:[2,17,18,19,20,24,112,114,117],extern:[5,12,20,25],extra:5,extract:[19,110],extrem:[3,13,26],fact:6,factor:23,factori:[108,110,114],fail:[5,6,13,16,17,20,21,22,24,25,26,30],failur:[2,5,13,16,17,26,30],fals:[15,26,34,49,65,81,95],famili:[0,5,6,13,26,110,111,116,118,120],familiar:[107,108],faq:[113,120],far:[3,8],fashion:118,fast:[13,30],faster:[26,60,76,91,105],fault:[21,23],favour:111,fdepth:[12,30],fdq0:30,fdq1:30,fdq2:30,fdq3:30,featur:[0,2,5,23,26,116,119],fed:108,fek:[17,114],fenc:[23,26],fetch:[3,12,30],few:[0,21],field:[2,5,6,8,10,13,14,16,17,19,20,23,24,26,27,30,107,108,109,110,112,119],fieldvalid:21,fifo:12,figur:[0,112,114],file:[26,118],fill:[19,20,21,114,118],filter:30,finalstatu:5,find:[5,8,118],finer:5,firewal:[0,2,3,4,8,9,10,11,12,23,26,27,30,77,108,113,114,116,118,119,120],firmwar:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,22,24,25,26,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,113,114,115,116,117,119,120],first:[2,13,25,26,27,107,117,118],fix:[23,25,26,27,110,112],flag:[5,6,7,25,26,27,45,60,76,91,105,106,108,118],flagsvalid:21,flat:27,flexbl:[19,20],flexibl:112,flow:[5,26,30,51,67,83,97,107,112,117],flow_index:12,flow_start:12,flowid_cnt:12,flowid_start:12,flush:13,fly:8,focu:109,folder:118,follow:[0,2,3,6,8,11,12,13,16,20,21,23,24,25,26,27,30,31,37,43,46,52,58,61,68,74,78,84,92,98,107,108,109,111,112,114,115,116,117,118],forc:13,form:[26,34,49,65,81,95,115],format:[0,2,10,13,17,18,19,20,21,23,25,26,27,28,107,109,111,114,115,118,120],formula:11,forwar:0,forward:[0,5],found:[5,21,26,30,111,114,118],foundat:24,foundpar:5,four:118,fraction:[23,37,52,68,84,98],fragment:109,framework:21,free:[0,8,12,13,119],freed:[8,10],freeli:116,freq:[5,37,52,68,84,98],freq_hz:5,frequenc:[2,25,30,37,52,68,84,98],from:[0,2,3,5,6,7,8,10,11,12,13,15,16,17,18,19,20,21,23,24,25,26,27,30,31,34,37,46,49,52,61,65,68,78,81,84,92,95,98,108,109,110,111,112,114,115,116,117,118,119],ftbool:23,full:[3,5,6,7,13,21,23,25,26,27,107,112,116,118],fulli:10,fundament:13,further:[20,44,59,75,90,104,107,110,116,118],fuse:114,futur:[2,9,10,17,21,23,27,30,114],fwl:111,fwl_id:16,gain:116,gcfg:[12,30],gen_ign_bootvector:13,gen_level:97,gener:[0,6,8,11,12,14,16,17,22,26,30,45,60,76,91,105,106,107,108,109,110,112,114,116,118,120],generic_debug:30,generic_ipc:41,get:[2,3,5,6,12,18,25,30,107],get_clock_par:5,get_freq_req:5,get_freq_resp:5,get_processor_config:13,get_processor_control:13,get_processor_wake_reason:13,get_reset_cfg:30,getuid:118,gevt:[36,51,67,83,97],gic500ss_main_0:[59,75],gic_output_waker_gic_pwr0_wake_request:97,gic_spi_64:90,gic_spi_65:90,gic_spi_66:90,gic_spi_67:90,gic_spi_68:90,gic_spi_69:90,gic_spi_70:90,gic_spi_71:90,gic_spi_72:90,gic_spi_73:90,gicss0:44,give:[2,5,9,13,37,52,68,84,98,115],given:[0,5,17,25,107,108],glitch:[13,25],global:[8,11,30],global_ev:8,global_soft_lock:15,goe:[2,13],going:13,gpio:[26,36,51,67],gpio_bank:[36,51,67,83,97],gpmc_sinterrupt:[51,67,83,97],gpu:98,gpu_0:[49,50,59,65,66,75,95,96,104],gpu_1:[50,59,66,75],gpu_irq:[51,67],gqe843yqv0sag:[21,114,118],grant:[8,11,12],granular:[13,30,31,46,61,78,92,110],greater:[5,10,11,12,26],group:[23,24,27,30,77,113,120],gtc_push_ev:[36,51,67,83,97],guarante:[5,26,30],guid:[0,13,26,34,49,65,81,95,114,116],guidanc:[107,109],guidelin:26,had:[0,13],halt:13,hand:[13,22,119],handl:[0,6,7,8,12,13,21,30,34,49,65,81,95],handler:[25,26,30],handov:[4,113,120],handover_msg_send:27,handover_processor:13,handover_to_host_id:[27,119],handshak:6,happen:[2,118],hard:13,hardwar:[0,3,5,6,7,12,13,15,20,107,108,111],has:[0,2,5,6,13,15,20,21,22,24,26,27,30,31,46,61,78,92,107,108,110,111,112,114,115,116,119],hash:[21,30,112,114,115,117,118],have:[0,2,3,5,6,8,10,12,13,23,24,26,27,30,31,34,45,46,49,60,61,65,76,78,81,91,92,95,105,108,109,110,111,114,116,118],hdr:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,22,23,24,25,26,27],header:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,22,24,25,26,27,108,111],help:[13,24,26,111,115,118],henc:13,henceforth:0,here:[13,21,27,31,46,61,78,92,107,112,114],heterogen:0,hex:[21,111,114,115,118],hexadecim:118,hfosc:[25,37,52,68,84,98],hierarchi:23,high:[2,3,11,12,23,25,27,107,112,115,116,118],high_prior:[59,75,90,104],higher:[13,17,18,118],highli:23,highlight:0,his:[21,118],hit:13,hlo:[8,107],hold:[5,13],holder:[21,114,118],hole:23,home:[26,118],hop:8,host:[0,2,3,5,6,7,8,9,10,11,12,13,16,18,22,23,25,26,30,33,34,36,38,41,44,48,49,51,53,54,56,59,63,65,67,69,70,72,75,77,80,81,83,85,86,88,90,94,95,97,99,100,102,104,108,110,116,118,119],host_cfg:26,host_cfg_entri:26,host_hierarchi:27,host_hierarchy_entri:27,host_id:[13,26,27,38,53,69,85,99],host_id_al:[26,50,66],host_perm:27,host_system_error:[83,97],how:[0,6,12,13,21,23,25,26,27,30,110,112,116,118],howev:[0,2,6,11,13,20,23,25,26,30,31,46,61,78,92,112,114,119],hpb_intr:97,hsdiv0:[37,84,98],hsdiv1:[37,52,68,84,98],hsdiv2:[37,52,68,84,98],hsdiv3:[37,52,68,84,98],hsdiv4:[37,52,68,84,98],hsdiv5:[37,84,98],hsdiv6:[37,84,98],hsdiv7:[37,84,98],hsdiv8:[37,84,98],hsm:[0,24],html:26,http:[21,26],huge:30,human:[3,30],hw_read_lock:15,hw_write_lock:15,hyp:35,hypervisor:11,hypothet:[5,13],i00_lvl:[51,67],i01_lvl:[51,67],i02_lvl:[51,67],i03_lvl:[51,67],i04_lvl:[51,67],i05_lvl:[51,67],i06_lvl:[51,67],i07_lvl:[51,67],i08_lvl:[51,67],i09_lvl:[51,67],i10_lvl:[51,67],i11_lvl:[51,67],i12_lvl:[51,67],i13_lvl:[51,67],i14_lvl:[51,67],i15_lvl:[51,67],i2023:11,i2c:107,i3c__int:[83,97],ia_global_ev:30,ia_id:8,ia_vint:30,ia_vint_status_bit:30,icss:[6,50,66],icssg0_rx:[40,55,71],icssg0_tx:[40,55,71],icssg1_rx:[40,55,71],icssg1_tx:[40,55,71],icssg2_rx:[55,71],icssg2_tx:[55,71],icssg:[35,49,65,96],icssg_0:[35,44,50,59,66,75,96,104],icssg_0_rx_chan:[33,41],icssg_0_tx_chan:[33,41],icssg_1:[50,59,66,75],icssg_1_rx_chan:[33,41],icssg_1_tx_chan:[33,41],icssg_2:[50,59,66,75],identif:[35,44,50,59,66,75,82,90,96,104,107,109],identifi:[2,5,6,13,19,21,25,26,30,34,49,65,77,81,95,106,108,109,111,118],ids:[30,111],iec:21,ignor:[5,6,11,12,15,27,30,108,118],illustr:114,imag:[3,17,28,112,117,120],image_addr_hi:17,image_addr_lo:17,image_address_hi:13,image_address_lo:13,image_integr:115,image_s:13,images:[21,115],immedi:[23,30],impact:[0,13,30,107],implement:[0,2,3,5,6,7,8,11,13,23,25,26,27,31,46,61,78,92,111],impli:[13,25,31,34,46,49,61,65,78,81,92,95,107,110],improv:112,in_intr:[51,67,83,97],inact:[21,23],inc:115,includ:[0,2,5,6,8,12,21,24,107,111,118,119],inclus:26,incom:[31,46,61,78,92],increas:[11,107,112,117],increment:118,indefinit:116,independ:[0,3,6,13,27,110,112],index:[8,9,10,11,12,15,16,21,26,30,33,36,41,48,51,54,56,63,67,70,72,80,83,86,88,94,97,100,102,114,115],indic:[2,3,5,6,12,13,15,16,17,20,21,22,24,27,30,35,50,66,82,96,107,118],individu:[6,9,11,12,24,37,52,68,84,98,110,114,118],infifo_level:97,info:[3,12,16,24,30],inform:[0,3,5,6,8,9,10,11,12,13,14,15,17,18,19,21,22,24,26,30,31,32,33,34,35,36,37,38,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,114,118,119],infrastructur:3,ingress:116,ingroup_level:97,init:[30,37,45,52,60,68,76,84,91,98,105],init_err:[51,67],initalvector:21,initi:[2,3,5,13,21,27,30,45,60,76,91,105,108,111,112,114,117,119],initialvector:[21,112],inlin:26,inline_sort:26,inner:24,input:[5,8,11,12,14,17,24,25,26,30,31,33,37,40,41,46,48,52,54,55,56,61,63,68,70,71,72,78,80,84,86,87,88,92,94,98,100,101,102,108,109,114,117],insecur:23,insert:2,insid:[30,108,118],instal:118,instanc:[13,14,25,26,107,109,116],instead:[5,21,26,107,108,110,112,114,115,117],instrument:[0,4,115,118,120],insur:6,int_cal_l:[51,67],intact:2,intaggr_levi_pend:[36,83,97],intaggr_vintr_pend:[51,67,83,97],integ:[18,21,114,115,118],integ_check:2,integr:[0,17,23,24,26,27,112,117],intend:[3,27,35,50,66,82,96],intent:[2,16],intention:23,interact:[0,2,3,13],interchang:0,interconnect:[21,34,49,65,81,95,111],interest:[5,30,107],interfac:[0,4,13,19,30,36,51,67,83,97,108,111,120],intern:[5,8,11,12,13,16,17,24,26,34,49,65,81,95,119],interpret:[0,2,5,12,21,30,120],interrupt:[0,2,8,13,30,77],intial:24,intiti:21,intput:26,intr:[36,51,67,83,97],intr_224:[90,104],intr_225:[90,104],intr_226:[90,104],intr_227:[90,104],intr_64:[44,90,104],intr_65:[44,90,104],intr_66:[44,90,104],intr_67:[44,90,104],intr_69:90,intr_70:[90,104],intr_71:[90,104],intr_72:[90,104],intr_73:[90,104],intr_74:[90,104],intr_75:104,intr_done_level:[51,67,83,97],intr_pend:[51,67,83,97],intr_spi:[51,67,83,97],intr_wwd:97,intrins:115,introduc:[0,107,111],introduct:120,invalid:[5,12,15,17,21,23,26,30,51,67,83,97,107],invalid_st:30,invas:13,invoc:13,invok:[6,13,25,107,108,109,119],involv:[13,20,25,26],invovl:13,io_pvu0_exp_intr:83,io_tbu0_ras_intr:97,ir_input:30,ir_inst:26,ir_output:30,iram:119,irbit:118,irq:[4,6,11,12,30,44,59,75,83,90,97,104,111],irq_dst_host_irq:30,irq_dst_id:30,irq_global_ev:30,irq_ia_id:30,irq_ia_init:30,irq_ia_map_vint:30,irq_ia_oes_get:30,irq_ia_oes_set:30,irq_ia_unmap_vint:30,irq_init:30,irq_ir_cfg:30,irq_ir_clr:30,irq_ir_init:30,irq_releaes_respons:8,irq_releas:[8,30],irq_secondary_host:30,irq_set:[8,30],irq_set_respons:8,irq_src_id:30,irq_src_index:30,irq_vint:30,irq_vint_status_bit_index:30,irrespect:110,isc:[11,119],islana:35,island:[0,35,50,66,82,96],iso:21,isol:[6,23,25,27],issu:[5,7,30,108],iter:[11,13],iterationcnt:[21,112],itm:[23,30],its:[2,5,9,11,12,13,21,24,108,115,116,118],itself:[0,13,24,116],itu:21,j7200:[13,24,30,115,120],j7200_dev_a72ss0_core0:[78,79,91],j7200_dev_a72ss0_core0_0:[78,79,91],j7200_dev_a72ss0_core0_1:[78,79,91],j7200_dev_atl0:[78,79,91],j7200_dev_board0:[78,79,91],j7200_dev_cmpevent_intrtr0:[78,79,83,89,91],j7200_dev_compute_cluster0:[78,79,91],j7200_dev_compute_cluster0_cfg_wrap:[79,91],j7200_dev_compute_cluster0_clec:[79,91],j7200_dev_compute_cluster0_core_cor:[79,91],j7200_dev_compute_cluster0_debug_wrap:[79,91],j7200_dev_compute_cluster0_divh2_divh0:[79,91],j7200_dev_compute_cluster0_divp_tft0:[79,91],j7200_dev_compute_cluster0_dmsc_wrap:[79,91],j7200_dev_compute_cluster0_en_msmc_domain:[79,91],j7200_dev_compute_cluster0_gic500ss:[79,83,91],j7200_dev_compute_cluster0_pbist_wrap:[78,79,91],j7200_dev_cpsw0:[78,79,83,91],j7200_dev_cpsw_tx_rgmii0:[78,79,91],j7200_dev_cpt2_aggr0:[78,79,91],j7200_dev_cpt2_aggr1:[78,79,91],j7200_dev_cpt2_aggr2:[78,79,91],j7200_dev_cpt2_aggr3:[78,79,91],j7200_dev_dcc0:[78,79,83,91],j7200_dev_dcc1:[78,79,83,91],j7200_dev_dcc2:[78,79,83,91],j7200_dev_dcc3:[78,79,83,91],j7200_dev_dcc4:[78,79,83,91],j7200_dev_dcc5:[78,79,83,91],j7200_dev_dcc6:[78,79,83,91],j7200_dev_ddr0:[78,79,83,91],j7200_dev_debugss_wrap0:[78,79,91],j7200_dev_ecap0:[78,79,83,91],j7200_dev_ecap1:[78,79,83,91],j7200_dev_ecap2:[78,79,83,91],j7200_dev_ehrpwm0:[78,79,83,91],j7200_dev_ehrpwm1:[78,79,83,91],j7200_dev_ehrpwm2:[78,79,83,91],j7200_dev_ehrpwm3:[78,79,83,91],j7200_dev_ehrpwm4:[78,79,83,91],j7200_dev_ehrpwm5:[78,79,83,91],j7200_dev_elm0:[78,79,83,91],j7200_dev_emif_data_0_vd:[79,91],j7200_dev_eqep0:[78,79,83,91],j7200_dev_eqep1:[78,79,83,91],j7200_dev_eqep2:[78,79,83,91],j7200_dev_esm0:[78,79,83,91],j7200_dev_ffi_main_infra_cbass_vd:[79,91],j7200_dev_ffi_main_ip_cbass_vd:[79,91],j7200_dev_ffi_main_rc_cbass_vd:[79,91],j7200_dev_gpio0:[78,79,83,91],j7200_dev_gpio2:[78,79,83,91],j7200_dev_gpio4:[78,79,83,91],j7200_dev_gpio6:[78,79,83,91],j7200_dev_gpiomux_intrtr0:[78,79,83,89,91],j7200_dev_gpmc0:[78,79,83,91],j7200_dev_gtc0:[78,79,83,91],j7200_dev_i2c0:[78,79,83,91],j7200_dev_i2c1:[78,79,83,91],j7200_dev_i2c2:[78,79,83,91],j7200_dev_i2c3:[78,79,83,91],j7200_dev_i2c4:[78,79,83,91],j7200_dev_i2c5:[78,79,83,91],j7200_dev_i2c6:[78,79,83,91],j7200_dev_i3c0:[78,79,83,91],j7200_dev_led0:[78,79,91],j7200_dev_main0:[79,91],j7200_dev_main2mcu_lvl_intrtr0:[79,83,89,91],j7200_dev_main2mcu_pls_intrtr0:[79,83,89,91],j7200_dev_main2wkupmcu_vd:[79,91],j7200_dev_mcan0:[78,79,83,91],j7200_dev_mcan10:[78,79,83,91],j7200_dev_mcan11:[78,79,83,91],j7200_dev_mcan12:[78,79,83,91],j7200_dev_mcan13:[78,79,83,91],j7200_dev_mcan14:[78,79,83,91],j7200_dev_mcan15:[78,79,83,91],j7200_dev_mcan16:[78,79,83,91],j7200_dev_mcan17:[78,79,83,91],j7200_dev_mcan1:[78,79,83,91],j7200_dev_mcan2:[78,79,83,91],j7200_dev_mcan3:[78,79,83,91],j7200_dev_mcan4:[78,79,83,91],j7200_dev_mcan5:[78,79,83,91],j7200_dev_mcan6:[78,79,83,91],j7200_dev_mcan7:[78,79,83,91],j7200_dev_mcan8:[78,79,83,91],j7200_dev_mcan9:[78,79,83,91],j7200_dev_mcasp0:[78,79,83,91],j7200_dev_mcasp1:[78,79,83,91],j7200_dev_mcasp2:[78,79,83,91],j7200_dev_mcspi0:[78,79,83,91],j7200_dev_mcspi1:[78,79,83,91],j7200_dev_mcspi2:[78,79,83,91],j7200_dev_mcspi3:[78,79,83,91],j7200_dev_mcspi4:[78,79,83,91],j7200_dev_mcspi5:[78,79,83,91],j7200_dev_mcspi6:[78,79,83,91],j7200_dev_mcspi7:[78,79,83,91],j7200_dev_mcu_adc0:[78,79,91],j7200_dev_mcu_adc1:[78,79,91],j7200_dev_mcu_cpsw0:[78,79,83,91],j7200_dev_mcu_cpt2_aggr0:[78,79,91],j7200_dev_mcu_dcc0:[78,79,91],j7200_dev_mcu_dcc1:[78,79,91],j7200_dev_mcu_dcc2:[78,79,91],j7200_dev_mcu_esm0:[78,79,91],j7200_dev_mcu_fss0:[79,91],j7200_dev_mcu_fss0_fsas_0:[78,79,91],j7200_dev_mcu_fss0_hyperbus1p0_0:[78,79,91],j7200_dev_mcu_fss0_ospi_0:[78,79,91],j7200_dev_mcu_fss0_ospi_1:[78,79,91],j7200_dev_mcu_i2c0:[78,79,91],j7200_dev_mcu_i2c1:[78,79,91],j7200_dev_mcu_i3c0:[78,79,91],j7200_dev_mcu_i3c1:[78,79,91],j7200_dev_mcu_mcan0:[78,79,91],j7200_dev_mcu_mcan1:[78,79,91],j7200_dev_mcu_mcspi0:[78,79,91],j7200_dev_mcu_mcspi1:[78,79,91],j7200_dev_mcu_mcspi2:[78,79,91],j7200_dev_mcu_navss0:[79,87,91],j7200_dev_mcu_navss0_intr_0:[78,79,83,89,91],j7200_dev_mcu_navss0_mcrc_0:[78,79,83,91],j7200_dev_mcu_navss0_modss:[78,79,91],j7200_dev_mcu_navss0_proxy0:[78,79,86,89,91],j7200_dev_mcu_navss0_ringacc0:[78,79,83,88,89,91],j7200_dev_mcu_navss0_udmap_0:[78,79,80,83,89,91],j7200_dev_mcu_navss0_udmass:[78,79,91],j7200_dev_mcu_navss0_udmass_inta_0:[78,79,83,89,91],j7200_dev_mcu_pbist0:[78,79,91],j7200_dev_mcu_pbist1:[78,79,91],j7200_dev_mcu_pbist2:[78,79,91],j7200_dev_mcu_r5fss0:[79,91],j7200_dev_mcu_r5fss0_core0:[78,79,83,91],j7200_dev_mcu_r5fss0_core1:[78,79,83,91],j7200_dev_mcu_rti0:[78,79,91],j7200_dev_mcu_rti1:[78,79,91],j7200_dev_mcu_sa2_ul0:[78,79,91],j7200_dev_mcu_timer0:[78,79,91],j7200_dev_mcu_timer1:[78,79,91],j7200_dev_mcu_timer1_clksel_vd:[78,79,91],j7200_dev_mcu_timer2:[78,79,91],j7200_dev_mcu_timer3:[78,79,91],j7200_dev_mcu_timer3_clksel_vd:[78,79,91],j7200_dev_mcu_timer4:[78,79,91],j7200_dev_mcu_timer5:[78,79,91],j7200_dev_mcu_timer5_clksel_vd:[78,79,91],j7200_dev_mcu_timer6:[78,79,91],j7200_dev_mcu_timer7:[78,79,91],j7200_dev_mcu_timer7_clksel_vd:[78,79,91],j7200_dev_mcu_timer8:[78,79,91],j7200_dev_mcu_timer9:[78,79,91],j7200_dev_mcu_timer9_clksel_vd:[78,79,91],j7200_dev_mcu_uart0:[78,79,91],j7200_dev_mmcsd0:[78,79,83,91],j7200_dev_mmcsd1:[78,79,83,91],j7200_dev_navss0:[78,79,83,87,91],j7200_dev_navss0_cpts_0:[78,79,83,91],j7200_dev_navss0_dti_0:[78,79,91],j7200_dev_navss0_intr_router_0:[78,79,83,89,91],j7200_dev_navss0_mailbox_0:[78,79,83,91],j7200_dev_navss0_mailbox_10:[78,79,83,91],j7200_dev_navss0_mailbox_11:[78,79,83,91],j7200_dev_navss0_mailbox_1:[78,79,83,91],j7200_dev_navss0_mailbox_2:[78,79,83,91],j7200_dev_navss0_mailbox_3:[78,79,83,91],j7200_dev_navss0_mailbox_4:[78,79,83,91],j7200_dev_navss0_mailbox_5:[78,79,83,91],j7200_dev_navss0_mailbox_6:[78,79,83,91],j7200_dev_navss0_mailbox_7:[78,79,83,91],j7200_dev_navss0_mailbox_8:[78,79,83,91],j7200_dev_navss0_mailbox_9:[78,79,83,91],j7200_dev_navss0_mcrc_0:[78,79,83,91],j7200_dev_navss0_modss:[78,79,91],j7200_dev_navss0_modss_inta_0:[78,79,83,89,91],j7200_dev_navss0_modss_inta_1:[78,79,83,89,91],j7200_dev_navss0_proxy_0:[78,79,86,89,91],j7200_dev_navss0_ringacc_0:[78,79,83,88,89,91],j7200_dev_navss0_spinlock_0:[78,79,91],j7200_dev_navss0_tbu_0:[78,79,91],j7200_dev_navss0_timermgr_0:[78,79,91],j7200_dev_navss0_timermgr_1:[78,79,91],j7200_dev_navss0_udmap_0:[78,79,80,83,89,91],j7200_dev_navss0_udmass:[78,79,91],j7200_dev_navss0_udmass_inta_0:[78,79,83,89,91],j7200_dev_navss0_virtss:[78,79,83,91],j7200_dev_pbist0:[78,79,91],j7200_dev_pbist1:[78,79,91],j7200_dev_pbist2:[78,79,91],j7200_dev_pcie1:[78,79,83,91],j7200_dev_psc0:[78,79,91],j7200_dev_r5fss0:[79,91],j7200_dev_r5fss0_core0:[78,79,83,91],j7200_dev_r5fss0_core1:[78,79,83,91],j7200_dev_rti0:[78,79,91],j7200_dev_rti1:[78,79,91],j7200_dev_rti28:[78,79,91],j7200_dev_rti29:[78,79,91],j7200_dev_serdes_10g1:[78,79,91],j7200_dev_stm0:[78,79,91],j7200_dev_timer0:[78,79,83,91],j7200_dev_timer10:[78,79,83,91],j7200_dev_timer11:[78,79,83,91],j7200_dev_timer11_clksel_vd:[78,79,91],j7200_dev_timer12:[78,79,83,91],j7200_dev_timer13:[78,79,83,91],j7200_dev_timer13_clksel_vd:[78,79,91],j7200_dev_timer14:[78,79,83,91],j7200_dev_timer15:[78,79,83,91],j7200_dev_timer15_clksel_vd:[78,79,91],j7200_dev_timer16:[78,79,83,91],j7200_dev_timer17:[78,79,83,91],j7200_dev_timer17_clksel_vd:[78,79,91],j7200_dev_timer18:[78,79,83,91],j7200_dev_timer19:[78,79,83,91],j7200_dev_timer19_clksel_vd:[78,79,91],j7200_dev_timer1:[78,79,83,91],j7200_dev_timer1_clksel_vd:[78,79,91],j7200_dev_timer2:[78,79,83,91],j7200_dev_timer3:[78,79,83,91],j7200_dev_timer3_clksel_vd:[78,79,91],j7200_dev_timer4:[78,79,83,91],j7200_dev_timer5:[78,79,83,91],j7200_dev_timer5_clksel_vd:[78,79,91],j7200_dev_timer6:[78,79,83,91],j7200_dev_timer7:[78,79,83,91],j7200_dev_timer7_clksel_vd:[78,79,91],j7200_dev_timer8:[78,79,83,91],j7200_dev_timer9:[78,79,83,91],j7200_dev_timer9_clksel_vd:[78,79,91],j7200_dev_timesync_intrtr0:[79,83,89,91],j7200_dev_uart0:[78,79,83,91],j7200_dev_uart1:[78,79,83,91],j7200_dev_uart2:[78,79,83,91],j7200_dev_uart3:[78,79,83,91],j7200_dev_uart4:[78,79,83,91],j7200_dev_uart5:[78,79,83,91],j7200_dev_uart6:[78,79,83,91],j7200_dev_uart7:[78,79,83,91],j7200_dev_uart8:[78,79,83,91],j7200_dev_uart9:[78,79,83,91],j7200_dev_usb0:[78,79,83,91],j7200_dev_wkup_ddpa0:[78,79,91],j7200_dev_wkup_dmsc0:[79,91],j7200_dev_wkup_esm0:[78,79,83,91],j7200_dev_wkup_gpio0:[78,79,83,91],j7200_dev_wkup_gpio1:[78,79,83,91],j7200_dev_wkup_gpiomux_intrtr0:[79,83,89,91],j7200_dev_wkup_i2c0:[78,79,91],j7200_dev_wkup_porz_sync0:[78,79,91],j7200_dev_wkup_psc0:[78,79,91],j7200_dev_wkup_uart0:[78,79,91],j7200_dev_wkup_vtm0:[78,79,91],j7200_dev_wkup_wakeup0:[78,79,91],j7200_dev_wkupmcu2main_vd:[79,91],j721e:[13,26,30,112,115,116,120],j721e_dev_a72ss0:[92,93,105],j721e_dev_a72ss0_core0:[92,93,105],j721e_dev_a72ss0_core1:[92,93,105],j721e_dev_aasrc0:[92,93,97,105],j721e_dev_ascpcie_buffer0:[92,93,105],j721e_dev_ascpcie_buffer1:[92,93,105],j721e_dev_atl0:[92,93,105],j721e_dev_board0:[92,93,105],j721e_dev_c66ss0:[93,105],j721e_dev_c66ss0_core0:[92,93,97,105],j721e_dev_c66ss0_introuter0:[92,93,97,103,105],j721e_dev_c66ss0_pbist0:[93,105],j721e_dev_c66ss1:[93,105],j721e_dev_c66ss1_core0:[92,93,97,105],j721e_dev_c66ss1_introuter0:[92,93,97,103,105],j721e_dev_c66ss1_pbist0:[93,105],j721e_dev_c71ss0:[92,93,105],j721e_dev_c71ss0_mma:[92,93,105],j721e_dev_c71x_0_pbist_vd:[93,105],j721e_dev_cmpevent_intrtr0:[92,93,97,103,105],j721e_dev_compute_cluster0:[93,97,105],j721e_dev_compute_cluster0_cfg_wrap:[92,93,105],j721e_dev_compute_cluster0_clec:[92,93,97,105],j721e_dev_compute_cluster0_core_cor:[92,93,105],j721e_dev_compute_cluster0_ddr32ss_emif0_ew:[92,93,105],j721e_dev_compute_cluster0_debug_wrap:[92,93,105],j721e_dev_compute_cluster0_divh2_divh0:[93,105],j721e_dev_compute_cluster0_divp_tft0:[93,105],j721e_dev_compute_cluster0_dmsc_wrap:[92,93,105],j721e_dev_compute_cluster0_en_msmc_domain:[92,93,105],j721e_dev_compute_cluster0_gic500ss:[92,93,97,105],j721e_dev_compute_cluster0_pbist_wrap:[92,93,105],j721e_dev_cpsw0:[92,93,97,105],j721e_dev_cpt2_aggr0:[92,93,105],j721e_dev_cpt2_aggr1:[92,93,105],j721e_dev_cpt2_aggr2:[92,93,105],j721e_dev_csi_psilss0:[92,93,105],j721e_dev_csi_rx_if0:[92,93,97,105],j721e_dev_csi_rx_if1:[92,93,97,105],j721e_dev_csi_tx_if0:[92,93,97,105],j721e_dev_dcc0:[92,93,97,105],j721e_dev_dcc10:[92,93,97,105],j721e_dev_dcc11:[92,93,97,105],j721e_dev_dcc12:[92,93,97,105],j721e_dev_dcc1:[92,93,97,105],j721e_dev_dcc2:[92,93,97,105],j721e_dev_dcc3:[92,93,97,105],j721e_dev_dcc4:[92,93,97,105],j721e_dev_dcc5:[92,93,97,105],j721e_dev_dcc6:[92,93,97,105],j721e_dev_dcc7:[92,93,97,105],j721e_dev_dcc8:[92,93,97,105],j721e_dev_dcc9:[92,93,97,105],j721e_dev_ddr0:[92,93,97,105],j721e_dev_debugss_wrap0:[92,93,105],j721e_dev_decoder0:[92,93,97,105],j721e_dev_dmpac0:[92,93,105],j721e_dev_dmpac0_sde_0:[92,93,105],j721e_dev_dphy_rx0:[92,93,105],j721e_dev_dphy_rx1:[92,93,105],j721e_dev_dphy_tx0:[92,93,105],j721e_dev_dss0:[92,93,97,105],j721e_dev_dss_dsi0:[92,93,97,105],j721e_dev_dss_edp0:[92,93,97,105],j721e_dev_ecap0:[92,93,97,105],j721e_dev_ecap1:[92,93,97,105],j721e_dev_ecap2:[92,93,97,105],j721e_dev_ehrpwm0:[92,93,97,105],j721e_dev_ehrpwm1:[92,93,97,105],j721e_dev_ehrpwm2:[92,93,97,105],j721e_dev_ehrpwm3:[92,93,97,105],j721e_dev_ehrpwm4:[92,93,97,105],j721e_dev_ehrpwm5:[92,93,97,105],j721e_dev_elm0:[92,93,97,105],j721e_dev_emif_data_0_vd:[93,105],j721e_dev_encoder0:[92,93,97,105],j721e_dev_eqep0:[92,93,97,105],j721e_dev_eqep1:[92,93,97,105],j721e_dev_eqep2:[92,93,97,105],j721e_dev_esm0:[92,93,97,105],j721e_dev_gpio0:[92,93,97,105],j721e_dev_gpio1:[92,93,97,105],j721e_dev_gpio2:[92,93,97,105],j721e_dev_gpio3:[92,93,97,105],j721e_dev_gpio4:[92,93,97,105],j721e_dev_gpio5:[92,93,97,105],j721e_dev_gpio6:[92,93,97,105],j721e_dev_gpio7:[92,93,97,105],j721e_dev_gpiomux_intrtr0:[92,93,97,103,105],j721e_dev_gpmc0:[92,93,97,105],j721e_dev_gpu0:[93,105],j721e_dev_gpu0_dft_pbist_0:[93,105],j721e_dev_gpu0_gpu_0:[92,93,105],j721e_dev_gpu0_gpucore_0:[93,105],j721e_dev_gtc0:[92,93,97,105],j721e_dev_i2c0:[92,93,97,105],j721e_dev_i2c1:[92,93,97,105],j721e_dev_i2c2:[92,93,97,105],j721e_dev_i2c3:[92,93,97,105],j721e_dev_i2c4:[92,93,97,105],j721e_dev_i2c5:[92,93,97,105],j721e_dev_i2c6:[92,93,97,105],j721e_dev_i3c0:[92,93,97,105],j721e_dev_led0:[92,93,105],j721e_dev_main2mcu_lvl_intrtr0:[92,93,97,103,105],j721e_dev_main2mcu_pls_intrtr0:[92,93,97,103,105],j721e_dev_main2wkupmcu_vd:[93,105],j721e_dev_mcan0:[92,93,97,105],j721e_dev_mcan10:[92,93,97,105],j721e_dev_mcan11:[92,93,97,105],j721e_dev_mcan12:[92,93,97,105],j721e_dev_mcan13:[92,93,97,105],j721e_dev_mcan1:[92,93,97,105],j721e_dev_mcan2:[92,93,97,105],j721e_dev_mcan3:[92,93,97,105],j721e_dev_mcan4:[92,93,97,105],j721e_dev_mcan5:[92,93,97,105],j721e_dev_mcan6:[92,93,97,105],j721e_dev_mcan7:[92,93,97,105],j721e_dev_mcan8:[92,93,97,105],j721e_dev_mcan9:[92,93,97,105],j721e_dev_mcasp0:[92,93,97,105],j721e_dev_mcasp10:[92,93,97,105],j721e_dev_mcasp11:[92,93,97,105],j721e_dev_mcasp1:[92,93,97,105],j721e_dev_mcasp2:[92,93,97,105],j721e_dev_mcasp3:[92,93,97,105],j721e_dev_mcasp4:[92,93,97,105],j721e_dev_mcasp5:[92,93,97,105],j721e_dev_mcasp6:[92,93,97,105],j721e_dev_mcasp7:[92,93,97,105],j721e_dev_mcasp8:[92,93,97,105],j721e_dev_mcasp9:[92,93,97,105],j721e_dev_mcspi0:[92,93,97,105],j721e_dev_mcspi1:[92,93,97,105],j721e_dev_mcspi2:[92,93,97,105],j721e_dev_mcspi3:[92,93,97,105],j721e_dev_mcspi4:[92,93,97,105],j721e_dev_mcspi5:[92,93,97,105],j721e_dev_mcspi6:[92,93,97,105],j721e_dev_mcspi7:[92,93,97,105],j721e_dev_mcu_adc12_16ffc0:[92,93,97,105],j721e_dev_mcu_adc12_16ffc1:[92,93,97,105],j721e_dev_mcu_cpsw0:[92,93,97,105],j721e_dev_mcu_cpt2_aggr0:[92,93,105],j721e_dev_mcu_dcc0:[92,93,97,105],j721e_dev_mcu_dcc1:[92,93,97,105],j721e_dev_mcu_dcc2:[92,93,97,105],j721e_dev_mcu_esm0:[92,93,97,105],j721e_dev_mcu_fss0:[93,105],j721e_dev_mcu_fss0_fsas_0:[92,93,97,105],j721e_dev_mcu_fss0_hyperbus1p0_0:[92,93,97,105],j721e_dev_mcu_fss0_ospi_0:[92,93,97,105],j721e_dev_mcu_fss0_ospi_1:[92,93,97,105],j721e_dev_mcu_i2c0:[92,93,97,105],j721e_dev_mcu_i2c1:[92,93,97,105],j721e_dev_mcu_i3c0:[92,93,97,105],j721e_dev_mcu_i3c1:[92,93,97,105],j721e_dev_mcu_mcan0:[92,93,97,105],j721e_dev_mcu_mcan1:[92,93,97,105],j721e_dev_mcu_mcspi0:[92,93,97,105],j721e_dev_mcu_mcspi1:[92,93,97,105],j721e_dev_mcu_mcspi2:[92,93,97,105],j721e_dev_mcu_navss0:[93,101,105],j721e_dev_mcu_navss0_intr_0:[92,93,97,103,105],j721e_dev_mcu_navss0_mcrc_0:[92,93,97,105],j721e_dev_mcu_navss0_modss:[92,93,105],j721e_dev_mcu_navss0_proxy0:[92,93,100,103,105],j721e_dev_mcu_navss0_ringacc0:[92,93,97,102,103,105],j721e_dev_mcu_navss0_udmap_0:[92,93,94,97,103,105],j721e_dev_mcu_navss0_udmass:[92,93,105],j721e_dev_mcu_navss0_udmass_inta_0:[92,93,97,103,105],j721e_dev_mcu_pbist0:[93,105],j721e_dev_mcu_pbist1:[93,105],j721e_dev_mcu_r5fss0:[93,105],j721e_dev_mcu_r5fss0_core0:[92,93,97,105],j721e_dev_mcu_r5fss0_core1:[92,93,97,105],j721e_dev_mcu_rti0:[92,93,105],j721e_dev_mcu_rti1:[92,93,105],j721e_dev_mcu_sa2_ul0:[92,93,97,105,116],j721e_dev_mcu_timer0:[92,93,97,105],j721e_dev_mcu_timer1:[92,93,97,105],j721e_dev_mcu_timer1_clksel_vd:[92,93,105],j721e_dev_mcu_timer2:[92,93,97,105],j721e_dev_mcu_timer3:[92,93,97,105],j721e_dev_mcu_timer3_clksel_vd:[92,93,105],j721e_dev_mcu_timer4:[92,93,97,105],j721e_dev_mcu_timer5:[92,93,97,105],j721e_dev_mcu_timer5_clksel_vd:[92,93,105],j721e_dev_mcu_timer6:[92,93,97,105],j721e_dev_mcu_timer7:[92,93,97,105],j721e_dev_mcu_timer7_clksel_vd:[92,93,105],j721e_dev_mcu_timer8:[92,93,97,105],j721e_dev_mcu_timer9:[92,93,97,105],j721e_dev_mcu_timer9_clksel_vd:[92,93,105],j721e_dev_mcu_uart0:[92,93,97,105],j721e_dev_mlb0:[92,93,97,105],j721e_dev_mmcsd0:[92,93,97,105],j721e_dev_mmcsd1:[92,93,97,105],j721e_dev_mmcsd2:[92,93,97,105],j721e_dev_navss0:[92,93,97,101,105],j721e_dev_navss0_cpts_0:[92,93,97,105],j721e_dev_navss0_dti_0:[92,93,105],j721e_dev_navss0_intr_router_0:[92,93,97,103,105],j721e_dev_navss0_mailbox_0:[92,93,97,105],j721e_dev_navss0_mailbox_10:[92,93,97,105],j721e_dev_navss0_mailbox_11:[92,93,97,105],j721e_dev_navss0_mailbox_1:[92,93,97,105],j721e_dev_navss0_mailbox_2:[92,93,97,105],j721e_dev_navss0_mailbox_3:[92,93,97,105],j721e_dev_navss0_mailbox_4:[92,93,97,105],j721e_dev_navss0_mailbox_5:[92,93,97,105],j721e_dev_navss0_mailbox_6:[92,93,97,105],j721e_dev_navss0_mailbox_7:[92,93,97,105],j721e_dev_navss0_mailbox_8:[92,93,97,105],j721e_dev_navss0_mailbox_9:[92,93,97,105],j721e_dev_navss0_mcrc_0:[92,93,97,105],j721e_dev_navss0_modss:[92,93,105],j721e_dev_navss0_modss_intaggr_0:[92,93,97,103,105],j721e_dev_navss0_modss_intaggr_1:[92,93,97,103,105],j721e_dev_navss0_proxy_0:[92,93,100,103,105],j721e_dev_navss0_ringacc_0:[92,93,97,102,103,105],j721e_dev_navss0_spinlock_0:[92,93,105],j721e_dev_navss0_tbu_0:[92,93,97,105],j721e_dev_navss0_tcu_0:[92,93,97,105],j721e_dev_navss0_timermgr_0:[92,93,105],j721e_dev_navss0_timermgr_1:[92,93,105],j721e_dev_navss0_udmap_0:[92,93,94,97,103,105],j721e_dev_navss0_udmass:[92,93,105],j721e_dev_navss0_udmass_intaggr_0:[92,93,97,103,105],j721e_dev_navss0_virtss:[92,93,105],j721e_dev_pbist0:[93,105],j721e_dev_pbist10:[93,105],j721e_dev_pbist1:[93,105],j721e_dev_pbist2:[93,105],j721e_dev_pbist3:[93,105],j721e_dev_pbist4:[93,105],j721e_dev_pbist5:[93,105],j721e_dev_pbist6:[93,105],j721e_dev_pbist7:[93,105],j721e_dev_pbist9:[93,105],j721e_dev_pcie0:[92,93,97,105],j721e_dev_pcie1:[92,93,97,105],j721e_dev_pcie2:[92,93,97,105],j721e_dev_pcie3:[92,93,97,105],j721e_dev_pru_icssg0:[92,93,97,105],j721e_dev_pru_icssg1:[92,93,97,105],j721e_dev_psc0:[92,93,105],j721e_dev_r5fss0:[93,105],j721e_dev_r5fss0_core0:[92,93,97,105],j721e_dev_r5fss0_core1:[92,93,97,105],j721e_dev_r5fss0_introuter0:[92,93,97,103,105],j721e_dev_r5fss1:[93,105],j721e_dev_r5fss1_core0:[92,93,97,105],j721e_dev_r5fss1_core1:[92,93,97,105],j721e_dev_r5fss1_introuter0:[92,93,97,103,105],j721e_dev_rti0:[92,93,105],j721e_dev_rti15:[92,93,105],j721e_dev_rti16:[92,93,105],j721e_dev_rti1:[92,93,105],j721e_dev_rti24:[92,93,97,105],j721e_dev_rti25:[92,93,97,105],j721e_dev_rti28:[92,93,105],j721e_dev_rti29:[92,93,105],j721e_dev_rti30:[92,93,105],j721e_dev_rti31:[92,93,105],j721e_dev_sa2_ul0:[92,93,97,105,116],j721e_dev_serdes_10g0:[92,93,105],j721e_dev_serdes_16g0:[92,93,105],j721e_dev_serdes_16g1:[92,93,105],j721e_dev_serdes_16g2:[92,93,105],j721e_dev_serdes_16g3:[92,93,105],j721e_dev_stm0:[92,93,105],j721e_dev_timer0:[92,93,97,105],j721e_dev_timer10:[92,93,97,105],j721e_dev_timer11:[92,93,97,105],j721e_dev_timer11_clksel_vd:[92,93,105],j721e_dev_timer12:[92,93,97,105],j721e_dev_timer13:[92,93,97,105],j721e_dev_timer13_clksel_vd:[92,93,105],j721e_dev_timer14:[92,93,97,105],j721e_dev_timer15:[92,93,97,105],j721e_dev_timer15_clksel_vd:[92,93,105],j721e_dev_timer16:[92,93,97,105],j721e_dev_timer17:[92,93,97,105],j721e_dev_timer17_clksel_vd:[92,93,105],j721e_dev_timer18:[92,93,97,105],j721e_dev_timer19:[92,93,97,105],j721e_dev_timer19_clksel_vd:[92,93,105],j721e_dev_timer1:[92,93,97,105],j721e_dev_timer1_clksel_vd:[92,93,105],j721e_dev_timer2:[92,93,97,105],j721e_dev_timer3:[92,93,97,105],j721e_dev_timer3_clksel_vd:[92,93,105],j721e_dev_timer4:[92,93,97,105],j721e_dev_timer5:[92,93,97,105],j721e_dev_timer5_clksel_vd:[92,93,105],j721e_dev_timer6:[92,93,97,105],j721e_dev_timer7:[92,93,97,105],j721e_dev_timer7_clksel_vd:[92,93,105],j721e_dev_timer8:[92,93,97,105],j721e_dev_timer9:[92,93,97,105],j721e_dev_timer9_clksel_vd:[92,93,105],j721e_dev_timesync_intrtr0:[92,93,97,103,105],j721e_dev_uart0:[92,93,97,105],j721e_dev_uart1:[92,93,97,105],j721e_dev_uart2:[92,93,97,105],j721e_dev_uart3:[92,93,97,105],j721e_dev_uart4:[92,93,97,105],j721e_dev_uart5:[92,93,97,105],j721e_dev_uart6:[92,93,97,105],j721e_dev_uart7:[92,93,97,105],j721e_dev_uart8:[92,93,97,105],j721e_dev_uart9:[92,93,97,105],j721e_dev_ufs0:[92,93,97,105],j721e_dev_usb0:[92,93,97,105],j721e_dev_usb1:[92,93,97,105],j721e_dev_vpac0:[92,93,105],j721e_dev_vpfe0:[92,93,97,105],j721e_dev_wkup_ddpa0:[92,93,105],j721e_dev_wkup_dmsc0:[93,105],j721e_dev_wkup_esm0:[92,93,97,105],j721e_dev_wkup_gpio0:[92,93,97,105],j721e_dev_wkup_gpio1:[92,93,97,105],j721e_dev_wkup_gpiomux_intrtr0:[92,93,97,103,105],j721e_dev_wkup_i2c0:[92,93,97,105],j721e_dev_wkup_porz_sync0:[92,93,105],j721e_dev_wkup_psc0:[92,93,105],j721e_dev_wkup_uart0:[92,93,97,105],j721e_dev_wkup_vtm0:[92,93,97,105],j721e_dev_wkupmcu2main_vd:[93,105],j7_main_sec_mmr_main_0:99,j7_mcu_sec_mmr_mcu_0:99,j7vcl_main_sec_mmr_main_0:85,j7vcl_mcu_sec_mmr_mcu_0:85,jitter:5,job:8,json:26,jtag:[0,19,21,23,27,114],jtag_unlock_host:[27,118],judgement:13,judici:26,just:[13,35,50,66,82,96,116],kdf:14,kdf_context_len:14,kdf_label_and_context:14,kdf_label_and_context_len_max:14,kdf_label_len:14,keep:[2,3,6,26,30],kei:[0,2,14,19,20,23,25,26,110,112,113,115,116,117,118,120],kek:[4,23,113,120],kept:[0,5],key_prog_mask:17,keycnt:[18,21,114],keycount:[18,115],keyrev:[18,21,27,30,113,114,120],keyrevis:[18,21,115],keyston:118,keystor:[20,77],keywr:[21,114],keywr_aes_enc_bmek:21,keywr_aes_enc_bmpkh:21,keywr_aes_enc_ext_otp:21,keywr_aes_enc_smek:21,keywr_aes_enc_smpkh:21,keywr_enc_a:21,keywr_enc_bmpk_sign_a:21,keywr_enc_smpk_sign_a:21,keywr_err_decrypt_aes256_kei:17,keywr_err_decrypt_bmek:17,keywr_err_decrypt_bmpkh:17,keywr_err_decrypt_ext_otp:17,keywr_err_decrypt_smek:17,keywr_err_decrypt_smpkh:17,keywr_err_img_integ_smpk_cert:17,keywr_err_interal_op:17,keywr_err_invalid_ext_count:17,keywr_err_parse_cert:17,keywr_err_parse_fek:17,keywr_err_parse_smpk_cert:17,keywr_err_progr_bmek:17,keywr_err_progr_bmpkh_part_1:17,keywr_err_progr_bmpkh_part_2:17,keywr_err_progr_ext_otp:17,keywr_err_progr_fw_cfg_rev:17,keywr_err_progr_keycount:17,keywr_err_progr_keyrev:17,keywr_err_progr_msv:17,keywr_err_progr_smek:17,keywr_err_progr_smpkh_part_1:17,keywr_err_progr_smpkh_part_2:17,keywr_err_progr_swrev:17,keywr_err_validation_bmpk_kei:17,keywr_err_validation_cert:17,keywr_err_validation_smpk_cert:17,keywr_err_validation_smpk_kei:17,keywr_err_write_prot_keycount:17,keywr_err_write_prot_keyrev:17,keywr_keycnt:21,keywr_keyrev:21,keywr_mek_opt:21,keywr_mpk_opt:21,keywr_msv:21,keywr_swrev_sbl:21,keywr_swrev_sec_bcfg:21,keywr_swrev_sysfw:21,keywr_vers:21,keywrit:[4,114],keywriter_error_cod:17,kfp5ugcgwxxcfxi:[21,114,118],kind:0,kindli:0,knob:[13,20],know:[0,3,5,24,107],knowledg:0,known:[7,10,26,48,63,80,94],l2_access_latency_valu:13,l2_pipeline_latency_valu:13,l2flush_don:13,l2flushreq:13,label:[14,108,119],lack:[0,5],larg:[30,107],larger:5,last:[6,13,21,25,26,118,119],latenc:[13,107],later:[3,107,112,118],latest:26,launch:118,layer:[2,29,120],layout:[2,12],lead:[7,115],least:13,leav:[2,7,114],left:[8,12,30,115,119],legal:12,length:[2,14,20,21,26,108,112,114,117],less:5,lesser:107,let:[3,13],level:[2,13,21,24,27,118],levent_in:[51,67],leverag:115,levt:36,librari:[0,24],like:[0,2,6,13,20,24,116],limit:[2,5,13,14,20,23,26,107,108,111,116,118,119],line:[6,21,118],link:[3,35,40,50,55,66,71,82,87,96,101,111],linux:[0,2,118],list:[0,2,5,9,11,12,13,14,16,18,20,22,23,26,30,107,108,111,114,116,117,118,119],lite:2,littl:[13,118],load:[3,6,13,24,112,117],loader:118,local:[6,11,26,30,118],local_rm_boardcfg:26,locat:[0,2,9,11,12,13,21,23,24,25,26,27,38,53,69,85,99,112,117,118],lock:[21,25,110,118],lockstep:[0,13],lockstep_permit:13,log2:11,log:[13,25,26,30],log_output_consol:26,log_output_fil:26,logic:[13,21,107,114],longer:13,look:[2,37,52,68,84,98,118],loop:[5,13,25],lost:6,low:[2,3,6,11,12,23,25,26,27],low_prior:[44,59,75,90,104],lower:[13,17,18,21,30,108],lpsc:[13,30],lpsc_main_debug_err_intr:[51,67],lpsc_main_infra_err_intr:[51,67],lpsc_per_common_err_intr:[51,67],lrst:6,lsb:[2,11,20,26,114,115],m4_0:[34,35,44],machin:[30,35,50,66,82,96],macro:23,made:[0,5,23,26,35,50,66,82,96,108],magic:[24,26,27],magic_word:24,mai:[2,5,6,7,12,13,21,24,25,35,50,66,82,96,107,109,116],main2mcu:26,main:[0,21,23,25,26,27,35,37,50,52,66,68,82,84,96,98,106,109],main_0_c6x_0_nonsecur:95,main_0_c6x_0_secur:95,main_0_c6x_1_nonsecur:95,main_0_c6x_1_secur:95,main_0_c7x_0_nonsecur:95,main_0_c7x_0_secur:95,main_0_icssg_0:[34,95],main_0_r5_0:[35,44,82,90,96,104],main_0_r5_0_nonsecur:[34,81,95],main_0_r5_0_secur:[34,81,95],main_0_r5_1:[35,44,82,90,96,104],main_0_r5_1_nonsecur:[34,81,95],main_0_r5_1_secur:[34,81,95],main_0_r5_2:[35,44,82,90,96,104],main_0_r5_3:[35,44,82,90,96,104],main_1_r5_0:[35,44,96,104],main_1_r5_0_nonsecur:[34,95],main_1_r5_0_secur:[34,95],main_1_r5_1:[35,44,96,104],main_1_r5_1_nonsecur:[34,95],main_1_r5_1_secur:[34,95],main_1_r5_2:[35,44,96,104],main_1_r5_3:[35,44,96,104],main_isolation_en:23,main_isolation_hostid:23,maintain:[2,7,37,52,68,84,98,108,110,111,119],major:[2,3,23,30],make:[2,5,8,9,11,12,13,21,25,26,27,107,114,118],manag:[3,7,14,15,16,21,23,28,31,32,34,35,46,47,49,50,61,62,65,66,77,78,79,81,82,92,93,95,96,108,115,119,120],mandatori:[2,19,20,24,27,35,44,50,59,66,75,82,90,96,104,118],mani:[5,6,12,13,25,30],manipul:8,manner:[2,16,107,108,118],manual:[6,13,111],manufactur:[108,114],map:[8,10,11,12,24,25,26,27,30,31,36,46,61,78,92,110,111,114],mark:[2,5,13,27,31,33,36,40,41,46,48,51,54,55,56,61,63,67,70,71,72,78,80,83,86,87,88,92,94,97,100,101,102,108,110,111],mask:[15,110,114],maskabl:13,master:[13,27,34,49,65,81,95],match:[5,13,23,26,27,118],materi:108,max:[5,115],max_cpu_cor:21,max_freq_hz:5,max_hz:5,maximum:[2,5,11,12,14,20,23,26,42,57,73,89,103,110,114,115],mcanss_ext_ts_rollover_lvl_int:[83,97],mcanss_mcan_lvl_int:[83,97],mcu0:[52,68],mcu:[0,2,13,23,24,26,27,37,45,50,60,66,76,82,91,96,105,106,109],mcu_0_r5_0:[82,90,96,104],mcu_0_r5_1:[82,90,96,104],mcu_0_r5_2:[82,90,96,104],mcu_0_r5_3:[82,90,96,104],mcu_armss0_cpu0:[59,75],mcu_armss0_cpu1:[59,75],mcu_cpsw:[84,98],mcu_m4fss0_core0:38,mcu_navss0_ringacc0:[56,72,88,102],mcu_navss0_udmap0:[48,51,63,67],mcu_navss0_udmap_0:[80,83,94,97],mcu_per:[84,98],mcu_pulsar:[84,98],mcu_r5:13,mcu_r5fss0_core0:[85,90,99,104],mcu_r5fss0_core1:[85,90,99,104],mcu_sec_mmr0:[53,69,118],mcusram:119,mdio_pend:[83,97],mean:[3,6,13,17,21,23,26,30],meant:[5,13,109],meanwhil:3,mechan:[2,12,26],mek:[112,117],mem_init_di:13,member:[21,27],memori:[0,2,3,16,23,24,25,26,27,35,50,66,82,96,108,110,112,115,116,117,118,119],memset:5,mention:107,messag:[0,13,24,30,31,32,33,36,37,40,41,44,46,47,48,51,52,54,55,56,59,61,62,63,67,68,70,71,72,75,78,79,80,83,84,86,87,88,90,92,93,94,97,98,100,101,102,104,108,110,111,117,118,119,120],method:[19,20,24,111],mevt:[36,51,67,83,97],mhz:[0,37,52,68,84,98],micro:13,might:[5,13,35,50,66,82,96],milli:13,millisecond:112,min:[5,114],min_cert_rev:[27,118],min_freq_hz:5,min_hz:5,mind:[3,6,35,50,66,82,96],minim:[0,11,24],minimum:[5,13,27,118],minor:[3,23,30,117],misc_lvl:[51,67],misconfigur:23,mismatch:23,mitig:[0,108],mix:107,mlbss_mlb_ahb_int:97,mlbss_mlb_int:97,mmr:[12,25,27,64,110,115,116],mmr_idx:15,mmr_val:15,mmra:116,mmu:[0,2,13],mode:[0,2,11,13,30,107,108,112,117,118],model:114,modif:110,modifi:[5,6,11,13,20,30,32,47,62,79,93,110,116,117,118],modul:[0,2,5,6,13,23,25,30,37,52,68,84,98,116],module_get:30,module_put:30,moduleclockparentchang:5,moment:[9,10],monitor:[30,51,56,67,72,83,88,97,102],monoton:6,more:[0,2,12,19,21,24,25,26,30,34,42,45,49,57,60,65,73,76,81,89,91,95,103,105,106,107,110,111,114,115,116],most:[5,11,20,26,110,115,119],motiv:107,mount:[31,46,61,78,92],move:[21,25],movement:0,mpk:[112,117],mpu:[2,23],mrst:6,msb:[2,11,20,114],msd:30,msg_device_sw_state_auto_off:6,msg_device_sw_state_on:6,msg_flag_clock_allow_freq_chang:5,msg_param_dev_clk_id:30,msg_param_v:30,msg_receiv:30,msmc0_rx:[55,71],msmc0_tx:[55,71],msmc:23,msmc_cache_s:[3,23],msmc_end_high:3,msmc_end_low:3,msmc_start_high:3,msmc_start_low:3,msv:17,multi:5,multipl:[0,2,5,6,24,25,26,30,108,110,111,112,114,116,117,118,119],multipli:5,must:[2,3,5,6,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,107,108,110,111,112,114,116,117,118,119],mutlipl:118,mutual:107,mux:[8,31,46,61,78,92],n_permission_reg:16,nack:[5,10,12,16,22,25,26,42,57,73,89,103,119],nak:[2,5,6,7,13,23],name:[5,6,8,9,10,11,12,13,14,15,16,17,18,19,21,22,23,30,31,32,33,34,35,36,37,38,40,41,42,44,45,46,47,48,49,50,51,52,53,54,55,56,57,59,60,61,62,63,65,66,67,68,69,70,71,72,73,75,76,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,107,114,115,118,119],natur:2,nav:23,nav_id:[9,10,11,12],navig:[0,2,9,10,11,12],navss0_ringacc0:[56,72],navss0_ringacc_0:[88,102],navss0_udmap0:[48,51,63,67],navss0_udmap_0:[80,83,94,97],navss:[16,30,111],navss_main_cpsw5_rx:87,navss_main_cpsw5_tx:87,navss_main_cpsw9_rx:101,navss_main_cpsw9_tx:101,navss_main_csi_rx:[87,101],navss_main_csi_tx:[87,101],navss_main_dmpac_tc0_cc_rx:[87,101],navss_main_dmpac_tc0_cc_tx:[87,101],navss_main_icssg0_rx:[87,101],navss_main_icssg0_tx:[87,101],navss_main_icssg1_rx:[87,101],navss_main_icssg1_tx:[87,101],navss_main_msmc0_rx:[87,101],navss_main_msmc0_tx:[87,101],navss_main_pdma_main_aasrc_rx:[87,101],navss_main_pdma_main_aasrc_tx:[87,101],navss_main_pdma_main_debug_ccmcu_rx:[87,101],navss_main_pdma_main_debug_mainc66_rx:[87,101],navss_main_pdma_main_mcan_rx:[87,101],navss_main_pdma_main_mcan_tx:[87,101],navss_main_pdma_main_mcasp_g0_rx:[87,101],navss_main_pdma_main_mcasp_g0_tx:[87,101],navss_main_pdma_main_mcasp_g1_rx:[87,101],navss_main_pdma_main_mcasp_g1_tx:[87,101],navss_main_pdma_main_misc_g0_rx:101,navss_main_pdma_main_misc_g0_tx:101,navss_main_pdma_main_misc_g1_rx:[87,101],navss_main_pdma_main_misc_g1_tx:[87,101],navss_main_pdma_main_misc_g2_rx:[87,101],navss_main_pdma_main_misc_g2_tx:[87,101],navss_main_pdma_main_misc_g3_rx:[87,101],navss_main_pdma_main_misc_g3_tx:[87,101],navss_main_pdma_main_spi_g0_rx:87,navss_main_pdma_main_spi_g0_tx:87,navss_main_pdma_main_spi_g1_rx:87,navss_main_pdma_main_spi_g1_tx:87,navss_main_pdma_main_usart_g0_rx:[87,101],navss_main_pdma_main_usart_g0_tx:[87,101],navss_main_pdma_main_usart_g1_rx:[87,101],navss_main_pdma_main_usart_g1_tx:[87,101],navss_main_pdma_main_usart_g2_rx:[87,101],navss_main_pdma_main_usart_g2_tx:[87,101],navss_main_saul0_rx:[87,101],navss_main_saul0_tx:[87,101],navss_main_udmap0_rx:[87,101],navss_main_udmap0_tx:[87,101],navss_main_vpac_tc0_cc_rx:[87,101],navss_main_vpac_tc0_cc_tx:[87,101],navss_main_vpac_tc1_cc_rx:[87,101],navss_main_vpac_tc1_cc_tx:[87,101],navss_mcu_pdma_adc_rx:[87,101],navss_mcu_pdma_adc_tx:[87,101],navss_mcu_pdma_cpsw0_rx:[87,101],navss_mcu_pdma_cpsw0_tx:[87,101],navss_mcu_pdma_mcu0_rx:[87,101],navss_mcu_pdma_mcu0_tx:[87,101],navss_mcu_pdma_mcu1_rx:[87,101],navss_mcu_pdma_mcu1_tx:[87,101],navss_mcu_pdma_mcu2_rx:[87,101],navss_mcu_pdma_mcu2_tx:[87,101],navss_mcu_saul0_rx:[87,101],navss_mcu_saul0_tx:[87,101],navss_mcu_udmap0_rx:[87,101],navss_mcu_udmap0_tx:[87,101],necessari:[7,13,27,30,110],need:[0,2,3,9,10,11,13,20,21,23,24,25,26,107,112,114,117,118,119],never:110,newer:5,next:[2,25,26,110,118],nich:26,nist:108,nmfi_en:13,nobmp:[21,114,115,118],node:118,non:[0,10,11,12,13,15,21,24,26,27,34,35,49,50,60,65,66,76,81,82,91,95,96,105,108,110,111,114,118],none:[23,26,34,49,65,81,95,111,114,116],nonsec_a72_2_notify_tx:[90,104],nonsec_a72_2_response_tx:[90,104],nonsec_a72_3_notify_tx:[90,104],nonsec_a72_3_response_tx:[90,104],nonsec_a72_4_notify_tx:[90,104],nonsec_a72_4_response_tx:[90,104],nonsec_c6x_0_1_notify_tx:104,nonsec_c6x_0_1_response_tx:104,nonsec_c6x_1_1_notify_tx:104,nonsec_c6x_1_1_response_tx:104,nonsec_c7x_1_notify_tx:104,nonsec_c7x_1_response_tx:104,nonsec_dmsc2dm_notify_tx:[90,104],nonsec_dmsc2dm_response_tx:[90,104],nonsec_gpu_0_notify_tx:104,nonsec_gpu_0_response_tx:104,nonsec_high_priority_rx:[90,104],nonsec_icssg_0_notify_tx:104,nonsec_icssg_0_response_tx:104,nonsec_low_priority_rx:[90,104],nonsec_main_0_r5_0_notify_tx:[90,104],nonsec_main_0_r5_0_response_tx:[90,104],nonsec_main_0_r5_2_notify_tx:[90,104],nonsec_main_0_r5_2_response_tx:[90,104],nonsec_main_1_r5_0_notify_tx:104,nonsec_main_1_r5_0_response_tx:104,nonsec_main_1_r5_2_notify_tx:104,nonsec_main_1_r5_2_response_tx:104,nonsec_mcu_0_r5_0_notify_tx:[90,104],nonsec_mcu_0_r5_0_response_tx:[90,104],nonsec_mcu_0_r5_2_notify_tx:[90,104],nonsec_mcu_0_r5_2_response_tx:[90,104],nonsec_notify_resp_rx:[90,104],normal:[3,5,6,7,8,9,10,11,12,13,14,16,18,19,21,22,23,25,26,27,112,118],notat:21,note:[0,5,6,8,13,20,27,30,31,38,46,48,53,61,63,69,78,80,85,92,94,99,111,114,118],notif:[2,3,23,24,25,26,27],notifi:[3,26,59,75,90,104],notify_resp:[59,75,90,104],now:[15,21,24,25,26,107,112],num:5,num_comp:24,num_elem:24,num_match_iter:13,num_par:5,num_parents32:5,num_resourc:26,num_wait_iter:13,number:[2,3,5,6,8,11,12,13,14,15,16,20,24,25,26,27,30,42,44,57,59,64,73,75,89,90,103,104,107,110,114,115,116,118],numpar:5,nvic:[36,51,67],obtain:[19,21,108,111,116,118],occup:11,occur:[12,13,20,30,111],ocmc:[23,26,27],oct:[21,114,115,118],octet:[21,114],oem:114,oes_reg_index:30,ofc:25,off:[5,6,13,30],offer:[2,110,112],offici:25,offset:[12,13,24,30,33,115],often:[2,110],oid:[21,115],old:5,older:[5,118],onc:[5,6,13,20,24,25,26,30,37,52,68,84,98,108,110,118,119],one:[0,5,11,13,14,15,20,23,25,26,27,31,46,61,78,92,107,108,110,111,112,114,116,118],onetim:0,onli:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,30,107,108,110,111,112,114,115,116,117,118,119],onto:23,open:[21,26,114,116,118,119],openssl:118,oper:[0,2,5,6,10,12,13,15,16,17,20,21,25,26,27,30,107,108,110,112,117,118],opt:[21,114,118],optim:[24,107],option:[0,2,5,8,11,12,13,20,23,24,26,27,31,45,46,60,61,76,78,91,92,105,108,109,118],order:[2,6,11,12,13,23,24,25,26,27,30,48,63,80,94,107,111,114,116,117],order_id:11,orderid:[11,12],organ:[31,46,61,78,92,107,110,112],origin:[5,11,12,25,112],origpar:5,os1:35,os2:35,osal:30,ospi_lvl_intr:97,otfa_intr_err_pend:97,otg_lvl:[51,67],otgirq:[83,97],other:[0,2,5,6,8,11,12,13,15,17,19,20,21,23,26,27,30,107,108,110,111,112,116,117,118,119],otherwis:[2,5,8,12,26,27,118],otp:[4,23,30,77,113,120],otp_config:27,otp_entri:27,otp_rev_id_sbl:18,otp_rev_id_sec_brdcfg:18,otp_rev_id_sysfw:18,out:[6,13,108,111,112,114,117,118,119],outer:21,outfifo_level:97,outform:118,outgo:[31,46,61,78,92],outgroup_level:97,outl_intr:[51,67,97],outp:[83,97],output:[5,8,12,21,26,30,31,46,61,78,92,112,117,118],output_binary_fil:26,outsid:[113,120],over:[2,13,22,24,27,30,107,119],overal:[6,13,23,26],overhead:13,overlap:[26,33,36,41,48,51,54,56,63,67,70,72,80,83,86,88,94,97,100,102,109],overrid:[13,21,111],overridden:111,overview:[2,116],ovrd:21,own:[5,10,11,12,13,23,24,26,34,48,49,63,65,80,81,94,95,108,110,111,116],owner:[10,11,12,13,26,30,34,49,65,81,95,110,111,116],owner_index:16,owner_permission_bit:16,owner_privid:16,ownership:[13,16,27,107,116],packet:[12,30],pad:[112,117],page:0,pair:[17,30,116],parallel:[0,24],paramet:[2,3,5,6,7,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,31,32,33,36,40,41,46,47,48,51,54,55,56,61,62,63,67,70,71,72,78,79,80,83,86,87,88,92,93,94,97,100,101,102,109,112],paramt:23,parent32:5,parent:[5,30,31,46,61,78,92],pars:[17,24,30],parser:21,part1:114,part:[7,11,12,13,17,21,24,25,30,33,36,40,41,48,51,54,55,56,63,67,70,71,72,80,83,86,87,88,94,97,100,101,102,107,114,118],parti:0,particular:[13,31,32,46,47,61,62,78,79,92,93],partit:[30,109],pass:[5,6,7,9,11,12,21,23,25,26,27,118],patch:[3,30],patch_vers:3,path:[5,44,59,75,90,104,111,118],pattern:115,paus:[12,30],payload:[2,20,21,117],pbu:115,pcie0_pend:[51,67],pcie10_pend:[51,67],pcie11_pend:[51,67],pcie12_pend:[51,67],pcie13_pend:[51,67],pcie14_pend:[51,67],pcie1_pend:[51,67],pcie2_pend:[51,67],pcie3_pend:[51,67],pcie4_pend:[51,67],pcie5_pend:[51,67],pcie6_pend:[51,67],pcie7_pend:[51,67],pcie8_pend:[51,67],pcie9_pend:[51,67],pcie_cpts_comp:[36,51,67,83,97],pcie_cpts_genf0:[36,51,67,83,97],pcie_cpts_hw1_push:[36,51,67,83,97],pcie_cpts_hw2_push:[36,51,67,83,97],pcie_cpts_pend:[51,67,83,97],pcie_cpts_sync:[36,51,67,83,97],pcie_downstream_puls:[83,97],pcie_dpa_puls:83,pcie_error_puls:[83,97],pcie_flr_puls:[83,97],pcie_hot_reset_puls:[83,97],pcie_legacy_puls:[83,97],pcie_link_state_puls:[83,97],pcie_local_level:[83,97],pcie_phy_level:[83,97],pcie_ptm_valid_puls:[36,83,97],pcie_pwr_state_puls:[83,97],pd_get:30,pd_init:30,pd_inv_dep_data:30,pd_put:30,pd_rstdne_timeout:30,pd_trans_timeout:30,pdk:17,pdma_cpsw0_rx:[55,71],pdma_cpsw0_tx:[55,71],pdma_debug_cc_rx:[55,71],pdma_debug_main_rx:[55,71],pdma_debug_mcu_rx:[55,71],pdma_main0_mcasp0_rx:[55,71],pdma_main0_mcasp0_tx:[55,71],pdma_main0_mcasp1_rx:[55,71],pdma_main0_mcasp1_tx:[55,71],pdma_main0_mcasp2_rx:[55,71],pdma_main0_mcasp2_tx:[55,71],pdma_main0_mcspi0_rx:40,pdma_main0_mcspi0_tx:40,pdma_main0_mcspi1_rx:40,pdma_main0_mcspi1_tx:40,pdma_main0_mcspi2_rx:40,pdma_main0_mcspi2_tx:40,pdma_main0_mcspi3_rx:40,pdma_main0_mcspi3_tx:40,pdma_main0_uart0_rx:40,pdma_main0_uart0_tx:40,pdma_main0_uart1_rx:40,pdma_main0_uart1_tx:40,pdma_main1_adc0_rx:40,pdma_main1_mcan0_rx:40,pdma_main1_mcan0_tx:40,pdma_main1_mcan1_rx:40,pdma_main1_mcan1_tx:40,pdma_main1_mcspi4_rx:40,pdma_main1_mcspi4_tx:40,pdma_main1_spi0_rx:[55,71],pdma_main1_spi0_tx:[55,71],pdma_main1_spi1_rx:[55,71],pdma_main1_spi1_tx:[55,71],pdma_main1_spi2_rx:[55,71],pdma_main1_spi2_tx:[55,71],pdma_main1_spi3_rx:[55,71],pdma_main1_spi3_tx:[55,71],pdma_main1_spi4_rx:[55,71],pdma_main1_spi4_tx:[55,71],pdma_main1_uart2_rx:40,pdma_main1_uart2_tx:40,pdma_main1_uart3_rx:40,pdma_main1_uart3_tx:40,pdma_main1_uart4_rx:40,pdma_main1_uart4_tx:40,pdma_main1_uart5_rx:40,pdma_main1_uart5_tx:40,pdma_main1_uart6_rx:40,pdma_main1_uart6_tx:40,pdma_main1_usart0_rx:[55,71],pdma_main1_usart0_tx:[55,71],pdma_main1_usart1_rx:[55,71],pdma_main1_usart1_tx:[55,71],pdma_main1_usart2_rx:[55,71],pdma_main1_usart2_tx:[55,71],pdma_mcu0_adc12_rx:[55,71],pdma_mcu0_adc12_tx:[55,71],pdma_mcu1_mcan0_rx:[55,71],pdma_mcu1_mcan0_tx:[55,71],pdma_mcu1_mcan1_rx:[55,71],pdma_mcu1_mcan1_tx:[55,71],pdma_mcu1_spi0_rx:[55,71],pdma_mcu1_spi0_tx:[55,71],pdma_mcu1_spi1_rx:[55,71],pdma_mcu1_spi1_tx:[55,71],pdma_mcu1_spi2_rx:[55,71],pdma_mcu1_spi2_tx:[55,71],pdma_mcu1_usart0_rx:[55,71],pdma_mcu1_usart0_tx:[55,71],peer:30,pem:118,pend:6,pend_intr:[51,67,83,97],per0:[37,52,68,84,98],per1:[37,52,68,98],per:[2,11,12,13,23,24,25,26,27,30,31,46,61,64,78,92,108,111,118],perf_ctrl:12,perf_ctrl_timeout_cnt:12,perform:[2,7,10,11,12,13,15,16,19,20,21,22,25,26,27,30,106,107,108,110,111,112,113,116,120],peripher:[0,8,25,26,45,60,76,91,105,107,109,114],perman:110,permiss:[11,16,27,34,49,65,81,95,110,116],permit:[13,23,32,35,38,42,44,45,47,50,53,57,59,60,62,66,69,73,75,76,79,82,85,89,90,91,93,96,99,103,104,105,106,107],perspect:[24,31,46,61,78,92,111],physic:[2,3,13,19,23,25,26,27,38,53,69,85,99,107,118],pick:21,piec:[3,110],pin:25,pinmux:25,pipelin:13,piyali:26,pka:[0,116],pkh:112,pktdma:[0,2,12],pktdma_rx:40,pktdma_rx_chan_error:36,pktdma_rx_flow_complet:36,pktdma_rx_flow_firewal:36,pktdma_rx_flow_starv:36,pktdma_tx:40,pktdma_tx_chan_error:36,pktdma_tx_flow_complet:36,place:[2,5,10,13,21,23,24,26,27,112,114,118],placement:2,plain:[13,23,26,114],plain_key_cnt:114,plain_key_rev:114,plain_keywr_min_vers:114,plain_mek_opt:114,plain_mpk_opt:114,plain_msv:114,plain_swrev_sbl:114,plain_swrev_sec_brdcfg:114,plain_swrev_sysfw:114,plaintext:114,platform:[22,109],pleas:[6,13,20,21,23,25,26,27,107,109,110,111,114,116,117,118,119],pll:[25,77],pllfrac2_ssmod_16fft_main_0:98,pllfrac2_ssmod_16fft_main_13:98,pllfrac2_ssmod_16fft_main_14:98,pllfrac2_ssmod_16fft_main_15:98,pllfrac2_ssmod_16fft_main_16:98,pllfrac2_ssmod_16fft_main_17:98,pllfrac2_ssmod_16fft_main_18:98,pllfrac2_ssmod_16fft_main_19:98,pllfrac2_ssmod_16fft_main_1:98,pllfrac2_ssmod_16fft_main_23:98,pllfrac2_ssmod_16fft_main_25:98,pllfrac2_ssmod_16fft_main_2:98,pllfrac2_ssmod_16fft_main_3:98,pllfrac2_ssmod_16fft_main_4:98,pllfrac2_ssmod_16fft_main_5:98,pllfrac2_ssmod_16fft_main_6:98,pllfrac2_ssmod_16fft_main_7:98,pllfrac2_ssmod_16fft_main_8:98,pllfrac2_ssmod_16fft_mcu_0:98,pllfrac2_ssmod_16fft_mcu_1:98,pllfrac2_ssmod_16fft_mcu_2:98,pllfracf_ssmod_16fft_main_0:[37,84],pllfracf_ssmod_16fft_main_12:[37,84,98],pllfracf_ssmod_16fft_main_14:[37,84],pllfracf_ssmod_16fft_main_1:[37,84],pllfracf_ssmod_16fft_main_2:37,pllfracf_ssmod_16fft_main_3:84,pllfracf_ssmod_16fft_main_4:84,pllfracf_ssmod_16fft_main_8:[37,84],pllfracf_ssmod_16fft_mcu_0:[37,84],pllfracf_ssmod_16fft_mcu_1:84,pllfracf_ssmod_16fft_mcu_2:84,plu:12,pm_bcfg_hash:21,pm_dev_init:30,pm_init:30,pm_sys_reset:30,pmboardcfghash:[21,112],pme_gen_lvl:[51,67],pmmc:5,point:[3,13,17,20,24,25,26,30,107,118],pointer:[5,11,12,23,25,26,27,112],pointrpend:[51,67,83,97],polic:[2,13],polici:116,poll:[5,20],pool:13,popul:[2,19,24,25,26,27,108,112,114,115,117],por:110,port:[19,20,21,111,114,118],portion:[26,27,116,119],posit:[6,30,115],possess:108,possibl:[3,5,6,11,13,26,108],post:[26,30],potenti:30,power:[0,3,6,7,13,23,28,31,32,46,47,61,62,78,79,92,93,118,120],powerdomain:30,pppp:118,pr1_edc0_latch0_in:[36,51,67,97],pr1_edc0_latch1_in:[36,51,67,97],pr1_edc0_sync0_out:[36,51,67,97],pr1_edc0_sync1_out:[36,51,67,97],pr1_edc1_latch0_in:[36,51,67,97],pr1_edc1_latch1_in:[36,51,67,97],pr1_edc1_sync0_out:[36,51,67,97],pr1_edc1_sync1_out:[36,51,67,97],pr1_host_intr_pend:[51,67,97],pr1_host_intr_req:[36,51,67,97],pr1_iep0_cap_intr_req:[36,51,67,97],pr1_iep0_cmp_intr_req:[36,51,67,97],pr1_iep1_cap_intr_req:[36,51,67,97],pr1_iep1_cmp_intr_req:[36,51,67,97],pr1_rx_sof_intr_req:[51,67,97],pr1_slv_intr:[36,51,67,97],pr1_tx_sof_intr_req:[51,67,97],precaut:23,preclud:26,predefin:[107,109,110],prefix:2,prepar:[2,24],prepend:2,present:[2,3,5,12,20,24,27,30,108,118],preserv:21,presum:23,prevent:[6,13,15,25,26,107,110,111,116,118],previou:107,previous:13,prf:108,primari:[2,19,20,26,27,107,115,116],prime:24,primer:[113,120],print:[30,118],print_freq:5,printf:5,prior:[5,6,8,12,13,30],prioriti:[2,12,23,26,30],priv:[16,21,30],privat:[112,114,115,117],privid:108,priviledg:2,privileg:[2,21,34,49,65,81,95,111,118],privilig:108,probabl:13,proc_access_list:27,proc_access_mast:27,proc_access_secondari:27,proc_auth_load_config:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120],proc_id:13,proce:118,procedur:[108,118],proceess:19,process:[0,2,3,5,6,7,8,9,11,12,13,16,19,20,21,23,24,27,35,42,44,50,57,59,66,73,75,82,89,90,96,103,104,109,110,114,117,118,119],processor:[0,2,4,8,21,23,26,35,44,50,59,66,75,77,82,90,96,104,118,119],processor_access_list:27,processor_acl_list:27,processor_id:[13,27],produc:108,product:[25,107,118],profil:23,program:[2,6,8,9,10,11,12,16,17,18,21,25,26,27,30,37,52,68,84,98,114,115,119],programm:[11,15,110],programmed_st:[5,6],progress:30,project:26,prompt:[21,114,115,118],proper:[2,25],properli:[25,30],protect:[0,17,21,25,27,107,108,110,111,112,114,117,119],protocol:[2,12,118],provid:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,30,31,32,33,34,35,36,37,38,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,114,118],proxi:[0,2,4,5,8,10,12,16,23,27,30,77,111],proxy_cfg:[9,30],proxy_cfg_respons:9,proxy_init:30,proxy_oes_get:30,proxy_oes_set:30,psc:[6,13,25,30],psc_inv_data:30,pseudo:[5,108],pseudorandom:108,psi:[0,2,4,12,30,77],psil:[10,116],psil_dst_thread:30,psil_init:30,psil_pair:30,psil_read:30,psil_src_thread:30,psil_src_thread_p:30,psil_thread:30,psil_thread_cfg_reg_addr:30,psil_thread_cfg_reg_val_hi:30,psil_thread_cfg_reg_val_lo:30,psil_thread_dis:30,psil_thread_en:30,psil_to:12,psil_to_tout:12,psil_to_tout_cnt:12,psil_unpair:30,psil_writ:30,psinfo:30,psuedo:5,pub:21,pub_boardcfg_rm_tisci:26,pulsar_0:[49,65,81,95],pulsar_1:[49,65,81,95],purpos:[0,13,21,30,35,50,66,82,96,108,109,110,112,116,118],put:[30,114],put_actflag_aesenc_bmek:114,put_actflag_aesenc_bmpkh:114,put_actflag_aesenc_ext_otp:114,put_actflag_aesenc_smek:114,put_actflag_aesenc_smpkh:114,put_actflag_plain_key_cnt:114,put_actflag_plain_key_rev:114,put_actflag_plain_mek_opt:114,put_actflag_plain_mpk_opt:114,put_actflag_plain_msv:114,put_actflag_plain_swrev_sbl:114,put_actflag_plain_swrev_sec_brdcfg:114,put_actflag_plain_swrev_sysfw:114,put_aesenc_bmek:114,put_aesenc_bmpkh:114,put_aesenc_ext_otp:114,put_aesenc_smek:114,put_aesenc_smpkh:114,put_enc_aes_kei:114,put_enc_bmpk_signed_aes_kei:114,put_enc_smpk_signed_aes_kei:114,put_indx_aesenc_ext_otp:114,put_iv_aesenc_bmek:114,put_iv_aesenc_bmpkh:114,put_iv_aesenc_ext_otp:114,put_iv_aesenc_smek:114,put_iv_aesenc_smpkh:114,put_plain_key_cnt:114,put_plain_key_rev:114,put_plain_keywr_min_v:114,put_plain_mek_opt:114,put_plain_mpk_opt:114,put_plain_msv:114,put_plain_swrev_sbl:114,put_plain_swrev_sec_brdcfg:114,put_plain_swrev_sysfw:114,put_rs_aesenc_bmek:114,put_rs_aesenc_bmpkh:114,put_rs_aesenc_ext_otp:114,put_rs_aesenc_smek:114,put_rs_aesenc_smpkh:114,put_size_aesenc_bmek:114,put_size_aesenc_bmpkh:114,put_size_aesenc_ext_otp:114,put_size_aesenc_smek:114,put_size_aesenc_smpkh:114,put_size_enc_a:114,put_size_enc_bmpk_signed_a:114,put_size_enc_smpk_signed_a:114,put_wprp_aesenc_ext_otp:114,qmode:11,qos:12,qqqq:118,queri:[5,15,16,26,110],query_freq_resp:5,question:16,queue:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,22,23,25,26,27,30],quick:[107,109],quietli:[11,12],quirk:0,r5_0:[35,50,59,66,75,82,96],r5_1:[35,50,59,66,75,96],r5_2:[50,59,66,75],r5_3:[50,59,66,75],r5_cl0_c0:[53,69,118],r5_cl0_c1:[53,69,118],r5_lpsc:13,r5_reset:13,r5f:[0,2,13,37,84,98],r5fss0_core0:[38,44,85,90,99,104],r5fss0_core1:[38,44,85,90,99,104],r5fss1_core0:[38,44,99,104],r5fss1_core1:[38,44,99,104],ra_init:30,ra_inst:26,ram:[3,9,13],random:[21,108,112,114,117,118],randomli:[17,108],randomstr:[21,112],rang:[3,5,9,11,12,20,23,30,33,36,40,41,42,48,50,51,54,55,56,57,63,66,67,70,71,72,73,80,83,86,87,88,89,94,97,100,101,102,103],range_num:26,range_num_sec:26,range_start:26,range_start_sec:26,rapidli:5,rare:5,rat:13,rat_exp_intr:97,rate:[5,13],rather:5,rational:13,raw:112,rchan_rcfg:12,rchan_rcq:12,rchan_rflow_rng:12,rchan_rpri_ctrl:12,rchan_rst_sch:12,rchan_thrd_id:10,read:[2,3,4,9,11,12,13,14,17,20,21,22,25,27,30,34,37,44,49,52,59,65,68,75,81,84,90,95,98,104,107,108,111,113,114,116,118,119,120],readabl:[3,30,31,46,61,78,92],readback:111,readi:[3,13,24],real:[5,8,10,11,12,26],realli:107,reamin:27,reason:[11,13,23,25,26,107,110],reboot:[30,108,110],rec_intr_pend:[51,67,83,97],receipt:[25,27],receiv:[2,3,5,10,13,23,27,30,33,48,51,63,67,80,83,94,97,108,119],recept:26,reciev:[0,24],recommend:[23,25,26,107,108],reconfigur:[7,23,25],record:11,recov:13,recoveri:[7,13,27],reduc:[26,27,112,114,115],redund:[114,115],ref:[8,10,11,12,26],refer:[0,2,5,6,13,17,23,24,25,26,27,34,37,49,52,65,68,81,84,95,98,107,109,110,111,114,115,116,117,118],reflect:[21,24,25,26,118],refresh:110,regard:[0,2,6,12],regardless:[5,6],region:[0,9,10,11,12,30,109,110,116,119],regist:[2,5,8,9,11,12,13,14,15,16,20,21,25,26,27,30,37,52,68,84,98,108,110,115],regular:[23,26],reject:[12,23,26,33,36,41,48,51,54,56,63,67,70,72,80,83,86,88,94,97,100,102],rel:5,relat:[12,108,116],relationship:3,releas:[0,2,6,26,108,116,119],release_processor:13,relev:[13,21,107],reli:112,relinquish:13,reloc:3,remain:[0,3,5,20,25,27,107,111,112,114,118],remot:10,remov:[23,119],reorder:118,repeat:[20,107],replac:[11,21,109,114,115],repons:0,report:[13,26,30,118],repres:[5,21,26,30,31,32,35,38,42,44,46,47,50,53,57,59,61,62,66,69,73,75,78,79,82,85,89,90,92,93,96,99,103,104,115],represent:[21,115],reprogram:111,req:[21,114,115,118],req_distinguished_nam:[21,114,115,118],request:[0,3,5,6,7,10,14,15,16,17,18,19,22,23,24,25,26,27,30,33,36,40,41,48,51,54,55,56,63,67,70,71,72,80,83,86,87,88,94,97,100,101,102,108,119],request_processor:13,requir:[0,2,5,6,8,11,13,16,19,20,21,23,25,26,27,30,33,36,40,41,48,51,54,55,56,63,67,70,71,72,80,83,86,87,88,94,97,100,101,102,107,108,109,111,112,114,115,116,117,118,119],requisit:5,resasg:26,resasg_entri:26,resasg_entries_s:26,resasg_firewall_cfg:30,resasg_fwl_ch:30,resasg_fwl_id:30,resasg_subtype_bcdma_block_copy_chan:42,resasg_subtype_bcdma_ring_block_copy_chan:42,resasg_subtype_bcdma_ring_split_tr_rx_chan:42,resasg_subtype_bcdma_ring_split_tr_tx_chan:42,resasg_subtype_bcdma_split_tr_rx_chan:42,resasg_subtype_bcdma_split_tr_tx_chan:42,resasg_subtype_global_event_sevt:[42,57,73,89,103],resasg_subtype_global_event_trigg:[42,57,73,89,103],resasg_subtype_ia_bcdma_chan_data_completion_o:42,resasg_subtype_ia_bcdma_chan_error_o:42,resasg_subtype_ia_bcdma_chan_ring_completion_o:42,resasg_subtype_ia_bcdma_rx_chan_data_completion_o:42,resasg_subtype_ia_bcdma_rx_chan_error_o:42,resasg_subtype_ia_bcdma_rx_chan_ring_completion_o:42,resasg_subtype_ia_bcdma_tx_chan_data_completion_o:42,resasg_subtype_ia_bcdma_tx_chan_error_o:42,resasg_subtype_ia_bcdma_tx_chan_ring_completion_o:42,resasg_subtype_ia_pktdma_rx_chan_error_o:42,resasg_subtype_ia_pktdma_rx_flow_completion_o:42,resasg_subtype_ia_pktdma_rx_flow_firewall_o:42,resasg_subtype_ia_pktdma_rx_flow_starvation_o:42,resasg_subtype_ia_pktdma_tx_chan_error_o:42,resasg_subtype_ia_pktdma_tx_flow_completion_o:42,resasg_subtype_ia_timermgr_evt_o:42,resasg_subtype_ia_vint:[42,57,73,89,103],resasg_subtype_ir_output:[42,57,73,89,103],resasg_subtype_pktdma_cpsw_rx_chan:42,resasg_subtype_pktdma_cpsw_tx_chan:42,resasg_subtype_pktdma_flow_cpsw_rx_chan:42,resasg_subtype_pktdma_flow_icssg_0_rx_chan:42,resasg_subtype_pktdma_flow_icssg_1_rx_chan:42,resasg_subtype_pktdma_flow_saul_rx_0_chan:42,resasg_subtype_pktdma_flow_saul_rx_1_chan:42,resasg_subtype_pktdma_flow_saul_rx_2_chan:42,resasg_subtype_pktdma_flow_saul_rx_3_chan:42,resasg_subtype_pktdma_flow_unmapped_rx_chan:42,resasg_subtype_pktdma_icssg_0_rx_chan:42,resasg_subtype_pktdma_icssg_0_tx_chan:42,resasg_subtype_pktdma_icssg_1_rx_chan:42,resasg_subtype_pktdma_icssg_1_tx_chan:42,resasg_subtype_pktdma_ring_cpsw_rx_chan:42,resasg_subtype_pktdma_ring_cpsw_tx_chan:42,resasg_subtype_pktdma_ring_icssg_0_rx_chan:42,resasg_subtype_pktdma_ring_icssg_0_tx_chan:42,resasg_subtype_pktdma_ring_icssg_1_rx_chan:42,resasg_subtype_pktdma_ring_icssg_1_tx_chan:42,resasg_subtype_pktdma_ring_saul_rx_0_chan:42,resasg_subtype_pktdma_ring_saul_rx_1_chan:42,resasg_subtype_pktdma_ring_saul_rx_2_chan:42,resasg_subtype_pktdma_ring_saul_rx_3_chan:42,resasg_subtype_pktdma_ring_saul_tx_0_chan:42,resasg_subtype_pktdma_ring_saul_tx_1_chan:42,resasg_subtype_pktdma_ring_unmapped_rx_chan:42,resasg_subtype_pktdma_ring_unmapped_tx_chan:42,resasg_subtype_pktdma_saul_rx_0_chan:42,resasg_subtype_pktdma_saul_rx_1_chan:42,resasg_subtype_pktdma_saul_rx_2_chan:42,resasg_subtype_pktdma_saul_rx_3_chan:42,resasg_subtype_pktdma_saul_tx_0_chan:42,resasg_subtype_pktdma_saul_tx_1_chan:42,resasg_subtype_pktdma_unmapped_rx_chan:42,resasg_subtype_pktdma_unmapped_tx_chan:42,resasg_subtype_proxy_proxi:[57,73,89,103],resasg_subtype_ra_error_o:[42,57,73,89,103],resasg_subtype_ra_generic_ipc:42,resasg_subtype_ra_gp:[57,73,89,103],resasg_subtype_ra_monitor:[26,57,73,89,103],resasg_subtype_ra_udmap_rx:[57,73,89,103],resasg_subtype_ra_udmap_rx_h:[57,73,89,103],resasg_subtype_ra_udmap_rx_uh:[89,103],resasg_subtype_ra_udmap_tx:[57,73,89,103],resasg_subtype_ra_udmap_tx_ext:[57,73,103],resasg_subtype_ra_udmap_tx_h:[57,73,89,103],resasg_subtype_ra_udmap_tx_uh:[89,103],resasg_subtype_ra_virtid:[42,57,73,89,103],resasg_subtype_udmap_global_config:[42,57,73,89,103],resasg_subtype_udmap_invalid_flow_o:[57,73,89,103],resasg_subtype_udmap_rx_chan:[57,73,89,103],resasg_subtype_udmap_rx_flow_common:[57,73,89,103],resasg_subtype_udmap_rx_hchan:[57,73,89,103],resasg_subtype_udmap_rx_uhchan:[89,103],resasg_subtype_udmap_tx_chan:[57,73,89,103],resasg_subtype_udmap_tx_echan:[57,73,103],resasg_subtype_udmap_tx_hchan:[57,73,89,103],resasg_subtype_udmap_tx_uhchan:[89,103],resasg_utyp:30,resasg_validate_host:30,resasg_validate_resourc:30,resend:[7,20],resent:20,reserv:[2,3,5,6,11,12,13,17,21,24,25,26,30,33,36,40,41,48,51,54,55,56,63,67,70,71,72,80,83,86,87,88,94,97,100,101,102,114,116,118],reserved_cfg_entri:27,reset:[2,4,5,6,13,20,21,30,106,109,110,117],resetdon:30,resetvec:21,resid:8,resourc:[0,3,6,7,13,16,23,27,28,32,33,34,36,41,45,47,48,49,50,51,54,56,60,62,63,65,66,67,70,72,76,77,79,80,81,83,86,88,91,93,94,95,97,100,102,105,107,119,120],resource_get:30,resource_get_range_num:30,resource_get_range_start:30,resource_get_secondary_host:30,resource_get_subtyp:30,resource_get_typ:30,respect:[112,114],respfreq_hz:5,respon:15,respond:[3,5],respons:[0,3,5,6,7,10,13,14,16,17,18,19,20,22,23,24,25,26,27,30,44,59,75,90,104,107,108,109,110,115,119],rest:[0,2,13,111,112,118],restor:[5,13],restrict:[12,30,111,116],result:[2,5,8,9,11,12,26,30,42,57,73,89,103,108,111,115],ret:5,retain:108,retent:[5,6,30],retention_get:30,retention_put:30,retriev:[3,6,11,16,26,30],reus:21,rev:[17,26,114],revers:5,review:20,revis:[4,17,24,26,27,30,110,112,114,117],rflow_rf:12,rflow_rfa:12,rflow_rfb:12,rflow_rfc:12,rflow_rfd:12,rflow_rff:12,rflow_rfg:12,rflow_rfh:12,rflowfwstat:12,rflowfwstat_pend:12,rgx:96,right:[5,26],ring:[0,2,4,8,12,23,30,36,51,67,77,83,97,111,119],ring_ba_hi:11,ring_ba_lo:11,ring_ba_lo_hi:30,ring_ba_lo_lo:30,ring_configur:30,ring_control2:11,ring_count_hi:30,ring_count_lo:30,ring_get_cfg:30,ring_mod:30,ring_mon_cfg:[11,30],ring_mon_cfg_respons:11,ring_monitor_mod:30,ring_monitor_queu:30,ring_monitor_sourc:30,ring_oes_get:30,ring_oes_set:30,ring_orderid:[11,30],ring_siz:[11,30],ring_validate_index:30,ring_virtid:30,ringacc:11,ringacc_control:11,ringacc_data0:11,ringacc_data1:11,ringacc_occ_j:11,ringacc_queu:11,rm_bcfg_hash:21,rm_boardcfg:26,rm_core_init:30,rm_init:30,rma:114,rmboardcfghash:[21,112],role:23,rollback:[0,21,27,112,117],rom:[19,21,25,28,37,52,68,84,98,112,114,118,120],rom_msg_cert_auth_fail:24,rom_msg_cert_auth_pass:24,rom_msg_m3_to_r5_m3fw_result:24,rom_msg_r5_to_m3_m3fw:24,root:[0,2,18,19,23,26,110,111,112,114,118],round:23,rout:[12,26,30],router:[0,2,8,26],routin:108,row:[17,21,64,110,114,115],row_idx:15,row_mask:15,row_soft_lock:15,row_val:15,rsa:[0,114],rsdv2:21,rsdv3:21,rsvd1:21,rsvd2:21,rsvd3:21,rsvd:[2,27],rto:[0,2],rule:[21,26],rules_fil:26,run:[0,2,3,5,13,20,24,26,30,107,108,110,111,113,118,119,120],runtim:[4,20,26,27,30,45,60,76,77,91,105,117,118],rwcd:[34,49,65,81,95],rwd:[34,49,65,81,95],rx_atyp:12,rx_burst_siz:12,rx_chan:[48,63,80,94],rx_chan_typ:12,rx_desc_typ:12,rx_dest_qnum:12,rx_dest_tag_hi:12,rx_dest_tag_hi_sel:12,rx_dest_tag_lo:12,rx_dest_tag_lo_sel:12,rx_einfo_pres:12,rx_error_handl:12,rx_fdq0_sz0_qnum:12,rx_fdq0_sz1_qnum:12,rx_fdq0_sz2_qnum:12,rx_fdq0_sz3_qnum:12,rx_fdq1_qnum:12,rx_fdq1_sz0_qnum:12,rx_fdq2_qnum:12,rx_fdq2_sz0_qnum:12,rx_fdq3_qnum:12,rx_fdq3_sz0_qnum:12,rx_fetch_siz:12,rx_hchan:[48,63,80,94],rx_ignore_long:12,rx_ignore_short:12,rx_orderid:12,rx_pause_on_err:12,rx_prioriti:12,rx_ps_locat:12,rx_psinfo_pres:12,rx_qo:12,rx_sched_prior:12,rx_size_thresh0:12,rx_size_thresh1:12,rx_size_thresh2:12,rx_size_thresh_en:12,rx_sop_offset:12,rx_src_tag_hi:12,rx_src_tag_hi_sel:12,rx_src_tag_lo:12,rx_src_tag_lo_sel:12,rx_uhchan:[80,94],rxcq_qnum:12,sa2:2,sa2ul:[14,113,119,120],sa2ul_dkek_key_len:14,sa2ul_inst:14,sa_ul_pka:[51,67,97],sa_ul_trng:[51,67,97],safeti:[0,109],salt:[21,112],same:[0,2,5,6,11,20,21,26,27,30,35,50,66,82,96,106,108,110,112,115,118],sane:13,satisfi:5,saul0_rx:[40,55,71],saul0_tx:[40,55,71],saul_rx_0_chan:[33,41],saul_rx_1_chan:[33,41],saul_rx_2_chan:[33,41],saul_rx_3_chan:[33,41],saul_tx_0_chan:[33,41],saul_tx_1_chan:[33,41],save:11,sbl:[18,24,114],sbl_data:24,scalabl:26,scale:23,scaling_factor:23,scaling_profil:23,scan:13,scenario:[0,13],schedul:[12,26,30],scheme:107,sci:[2,15,16,19,23,24,25,27,30],sciserv:0,script:26,sdbg_debug_ctrl:21,sdk:2,search:5,sec:[20,114,118],sec_bcfg_enc_iv:21,sec_bcfg_enc_r:21,sec_bcfg_hash:21,sec_bcfg_key_derive_index:21,sec_bcfg_key_derive_salt:21,sec_bcfg_ver:21,sec_boot_ctrl:21,sec_debug_core_sel:21,secboardcfghash:[21,112],secboardcfgv:[21,112],secmgr_swrv_status_reg_i:115,second:[13,26],secondari:[8,26,30,114,115],secondary_host:[8,26],secondarybootload:24,secproxi:23,secreci:108,secret:[25,27,119],section:[2,11,12,13,21,24,26,27,31,33,34,36,40,41,46,48,49,51,54,55,56,61,63,65,67,70,71,72,78,80,81,83,86,87,88,92,94,95,97,100,101,102,107,108,111,116,117,118],secur:[1,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,23,24,25,26,28,29,31,32,33,34,35,36,37,38,39,40,41,42,43,45,46,47,48,49,50,51,52,53,54,55,56,57,58,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,76,77,78,79,80,81,82,83,84,85,86,87,88,89,91,92,93,94,95,96,97,98,99,100,101,102,103,105,106,107,108,109,110,111,113,115,116,120],see:[3,5,6,12,13,14,19,20,21,26,27,30,44,59,75,90,104,108,110,111,112,114,118],seen:30,select:[5,11,23,30,118],selector:[12,30],self:13,send:[2,3,5,11,23,24,25,26,27,30,42,57,73,89,103,111],send_receive_with_timeout:5,sender:[2,119],sensit:[107,116],sent:[2,3,5,18,22,23,24,25,26,27,30,37,52,68,84,98,111,112,119],separ:[0,2,11,13,23,26,27,108,112],seq:2,sequenc:[2,3,5,21,24,25,26,45,60,76,91,105,107,112,114,115,118,119],serv:[23,26],server:24,servic:[0,2,24,26,27,107,116],set:[0,2,3,5,6,9,10,11,12,15,18,20,21,23,25,26,27,30,37,45,52,60,68,76,84,91,98,105,107,108,110,111,112,114,115,116,118,119],set_clock_freq:5,set_clock_par:5,set_devic:6,set_freq_req:5,set_local_reset:30,set_processor_config:[13,21],set_processor_control:13,set_processor_suspend_readi:13,sete:18,setup:[5,9,13,110],sever:3,sevt:[36,51,67,83,97],sfals:8,sgx544:[50,66],sha2:[0,21,112,117],sha512:[115,118],sha:[21,114],shall:[13,107],share:[3,6,26,48,63,80,94,108,118],shatyp:[21,115],shavalu:[21,115],she:0,shift:[12,115],should:[2,5,13,17,19,20,21,24,26,30,38,53,69,85,99,107,114,118],show:[21,26,112,118,119],shown:[2,21,26,111,112,117,118],shutdown:13,side:[14,22,107,108,110,114,119],sigend:114,sign:[17,18,19,20,23,25,26,27,30,113,114,118,120],signatur:[20,118],signific:115,significand:30,signing_config:118,silicon:[13,25],similar:[2,13,107,111,118],similarli:5,simpl:16,simplest:107,simplifi:5,simutan:23,sinc:[0,2,6,13,21,23,24,25,107],singl:[13,24,26,30,108,110,112,118],single_cor:13,singlecore_onli:13,situat:[24,108],size:[3,11,13,14,20,21,23,24,25,26,27,30,108,114,115],size_byt:11,sizeof:[5,23,115],skip:[21,118],slave:[2,111],slight:0,slightli:6,slot:[34,49,65,81,95],small:5,smaller:110,smek:[17,114],smpk:[17,114,115,118],smpkh:[17,114],snapshot:5,snippet:[5,115],snoop:13,soc:[0,2,3,5,6,7,8,9,10,11,12,13,17,20,21,23,24,25,26,27,30,32,33,35,36,37,38,40,41,42,43,44,45,47,48,50,51,52,53,54,55,56,57,58,59,60,62,63,64,66,67,68,69,70,71,72,73,74,75,76,79,80,82,83,84,85,86,87,88,89,90,91,93,94,96,97,98,99,100,101,102,103,104,105,106,107,109,110,111,114,116,119,120],soc_doc_am6_public_host_desc_host_list:23,soc_events_in:97,soc_events_in_64:104,soc_events_in_65:104,soc_events_in_66:104,soc_events_in_67:104,soc_events_in_68:104,soc_events_in_69:104,soc_events_in_70:104,soc_events_in_71:104,soc_events_in_72:104,soc_events_in_732:104,soc_events_in_733:104,soc_events_in_734:104,soc_events_in_735:104,soc_events_in_73:104,soc_events_out_level:97,soc_phys_addr_t:16,soc_uid:19,soft:110,softwar:[2,3,7,20,23,24,25,26,107,108,110,111,112,114,115,116,117,118],sofwar:18,some:[5,6,8,9,11,12,13,23,32,33,35,36,40,41,47,48,50,51,54,55,56,62,63,66,67,70,71,72,79,80,82,83,86,87,88,93,94,96,97,100,101,102,111,117,119],soon:108,sop:30,sort:26,sound:107,sourc:[5,6,8,10,11,12,30,31,46,61,78,92,112],space:5,span:[107,111],special:[6,13,21,31,46,61,78,92,118],specif:[0,2,3,5,6,12,14,15,19,21,22,23,24,25,26,30,33,36,40,41,45,48,51,54,55,56,60,63,67,70,71,72,76,80,83,86,87,88,91,94,97,100,101,102,105,106,107,108,109,110,111,114,118,119,120],specifi:[8,10,11,12,13,15,16,19,20,21,22,23,24,25,26,27,30,31,32,35,46,47,50,61,62,66,78,79,82,92,93,96,110,112,114,118,119],spectrum:5,speed:107,spi:[36,51,67,83,97],spi_64:[44,90,104],spi_65:[44,90,104],spi_66:[44,90,104],spi_67:[44,90,104],spi_68:[90,104],spi_69:[90,104],spi_70:[90,104],spi_71:[90,104],spi_72:[90,104],spi_732:104,spi_733:104,spi_734:104,spi_735:104,spi_73:[90,104],spl:24,split:[0,12,13,114],split_tr_rx_chan:[33,41],split_tr_tx_chan:[33,41],spmkh:114,spread:5,sproxi:[44,59,75,90,104],sproxy_priv:[34,49,65,81,95],sr1:[111,120],sr2:120,sram:[3,13,23,24,26,27],src_id:8,src_index:8,src_thread:10,ss_device_id:30,ssc:5,ssclk_mode_div_clk_mode_valu:13,stabil:0,stabl:13,stack:0,stage:[13,45,60,76,91,105,107],stai:6,standalon:[27,110],standard:[0,2,6,8,9,10,11,12,13,17,18,25,26,27,30,111],standbywfil2:13,start:[3,6,10,12,13,15,16,21,25,26,30,34,42,49,57,65,73,81,89,95,103,107,114,115,118],start_address:16,start_resourc:26,startup:[3,13,16,107],stat_pend:[83,97],state:[0,3,5,6,7,11,13,25,26,30,107,110,114,119],state_on:6,state_retent:6,statu:[3,5,8,9,11,12,24,30,35,50,66,82,96,110,116,118],status_flags_1:13,status_flags_1_clr_all_wait:13,status_flags_1_clr_any_wait:13,status_flags_1_set_all_wait:13,status_flags_1_set_any_wait:13,steadi:119,steer:[8,26],step:[11,13,20,24,25,26,107,112,114,117,118,119],still:[2,5,24,25,26,118],stop:13,storag:26,store:[2,5,12,14,25,27,108,110,115],str:3,stream:0,stricter:116,string:[3,21,30,108,112,117,118],strongli:[25,107],struct:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,21,22,23,24,25,26,27],structur:[13,21,24,112,118],structutr:24,strucutr:24,strue:8,studio:118,sub:3,sub_vers:3,subhdr:[23,26,27],subject:8,subordin:[11,12],subpath:118,subsect:[2,24,111],subsequ:[20,26,27,114],subset:[12,22,107],substructur:[25,26],subsystem:[0,2,8,9,10,11,12,30,31,32,46,47,61,62,78,79,92,93,116],subtyp:[26,30,42,57,73,89,103],subvers:30,succe:[5,21,23],succeed:2,succes:[16,118],success:[2,5,6,10,13,17,20,21,22,112,117],successfulli:[16,118],suffic:[5,118],summari:0,superset:112,superstructur:23,supervisor:[10,11,12,23,27],supervisor_host_id:27,supervisori:27,suppli:[12,31,46,61,78,92,111,112,118],support:[0,2,5,11,12,13,14,18,19,20,21,23,24,25,26,30,42,57,73,89,103,110,112,115,116,117,118,119],suppress:[12,30],sure:[8,12,13,25,26,107],suspend:13,sw_main_warmrst:106,sw_mcu_warmrst:106,sw_rev:24,swrev:[17,18,21,24,27,30,113,120],swrev_sbl:115,swrev_sysfw:115,swrstdisabl:6,swrv:[21,118],symmetr:[0,108],synchron:11,syncreset:6,syntax:21,sysfw:[0,13,18,24,26,107,109,112,113,114,120],sysfw_boardcfg_rul:26,sysfw_boardcfg_valid:26,sysfw_boot_seq:21,sysfw_data:24,sysfw_hs_boardcfg:21,sysfw_image_integr:21,sysfw_image_load:21,sysfw_vers:30,sysreset:109,system:[0,1,3,4,5,6,8,9,10,11,12,13,14,15,16,17,18,19,20,22,24,25,26,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,113,114,115,116,117,119,120],systemresetwhileconnect:118,sz0:30,sz1:30,sz2:30,sz3:30,tabl:[0,2,6,8,11,12,13,21,23,24,25,31,34,37,46,49,52,61,65,68,78,81,84,92,95,98,112,116,118],taddr:10,tag:[12,30],take:[0,10,11,23,24,26,27,30,33,34,36,40,41,48,49,51,54,55,56,63,65,67,70,71,72,80,81,83,86,87,88,94,95,97,100,101,102,107,110,111,118,119],taken:[2,25],target:[0,5,9,19,20,21,30,112,114,117,118,119],target_err:[51,67],target_freq_hz:5,task:[11,23],tchan_tcfg:12,tchan_tcq:12,tchan_tcredit:12,tchan_tfifo_depth:12,tchan_thrd_id:10,tchan_tpri_ctrl:12,tchan_tst_sch:12,tcm:13,tcm_rstbase:13,tcu_cmd_sync_ns_intr:97,tcu_cmd_sync_s_intr:97,tcu_event_q_ns_intr:97,tcu_event_q_s_intr:97,tcu_global_ns_intr:97,tcu_global_s_intr:97,tcu_ras_intr:97,tda4vm:0,tda4x:0,tdtype:12,te_init:13,teardown:[12,30],technic:[6,13,111],technolog:21,templat:115,term:[0,107],termin:[5,26],test_image_enc_iv:21,test_image_enc_r:21,test_image_key_derive_index:21,test_image_key_derive_salt:21,test_image_length:21,test_image_s:115,test_image_sha512:[21,115],tester:108,texa:[0,4,115,118,120],text:[23,26,118],than:[5,10,11,12,26,42,57,73,89,103,107,118,119],thei:[2,5,11,12,26,30,110,111,112,114,118,119],them:[24,30,31,46,48,61,63,78,80,92,94,118],themselv:13,theorit:20,therefor:[10,11,23,26,110],therm_lvl_gt_th1_intr:97,therm_lvl_gt_th2_intr:97,therm_lvl_lt_th0_intr:97,thi:[0,2,3,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,30,31,32,33,34,35,36,37,38,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,114,115,116,117,118,119],thing:[35,50,66,82,96],those:3,though:[27,35,50,66,82,96,107,118],thrd_id:10,thread:[2,26,27,30,116],three:16,threshold:[11,30,44,59,75,90,104],through:[2,8,10,11,12,18,19,20,25,26,27,108,110,111,116,118],throughout:30,throughput:108,thu:[8,23,24,26,114],thumb:13,ti_bcfg_info:21,ti_enc_info:21,ti_load_info:21,tied:[18,19,110],tif:[0,2,13,17,21,24],tifek:21,till:25,time:[6,8,10,11,12,13,15,20,24,25,26,27,30,34,49,65,81,95,107,108,110,113,114,120],timedout:13,timeout:[12,13,30],timer_pwm:[36,83,97],timermgr_evt:36,timpk:114,tisci:[0,20,21,24,30,31,32,33,34,36,40,41,46,47,48,49,51,54,55,56,61,62,63,65,67,70,71,72,78,79,80,81,83,86,87,88,92,93,94,95,97,100,101,102,110,111,114,117,119],tisci_head:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,22,23,24,25,26,27],tisci_msg_:2,tisci_msg_board_config:[23,24,26,30,107],tisci_msg_board_config_pm:[23,24,25,107],tisci_msg_board_config_pm_handl:25,tisci_msg_board_config_pm_req:25,tisci_msg_board_config_pm_resp:25,tisci_msg_board_config_req:23,tisci_msg_board_config_resp:23,tisci_msg_board_config_rm:[24,26,107],tisci_msg_board_config_rm_handl:26,tisci_msg_board_config_rm_req:26,tisci_msg_board_config_rm_resp:26,tisci_msg_board_config_secur:[24,27,107,112],tisci_msg_board_config_security_req:27,tisci_msg_board_config_security_resp:27,tisci_msg_boot_notif:24,tisci_msg_boot_notification_req:[3,24],tisci_msg_boot_notification_resp:3,tisci_msg_change_fwl_own:[111,116],tisci_msg_data:5,tisci_msg_flag_:2,tisci_msg_flag_ack:[2,5],tisci_msg_flag_aop:[2,5],tisci_msg_flag_clock_allow_freq_chang:5,tisci_msg_flag_clock_allow_ssc:5,tisci_msg_flag_clock_input_term:5,tisci_msg_flag_clock_ssc_act:5,tisci_msg_flag_device_exclus:6,tisci_msg_flag_device_reset_iso:6,tisci_msg_flag_device_wake_en:6,tisci_msg_flag_reserved0:2,tisci_msg_fwl_change_owner_info_req:16,tisci_msg_fwl_change_owner_info_resp:16,tisci_msg_fwl_get_firewall_region_req:16,tisci_msg_fwl_get_firewall_region_resp:16,tisci_msg_fwl_set_firewall_region_req:16,tisci_msg_fwl_set_firewall_region_resp:16,tisci_msg_get_clock:25,tisci_msg_get_clock_par:25,tisci_msg_get_clock_parent_req:5,tisci_msg_get_clock_parent_resp:5,tisci_msg_get_clock_req:5,tisci_msg_get_clock_resp:5,tisci_msg_get_devic:[13,25],tisci_msg_get_device_req:6,tisci_msg_get_device_resp:6,tisci_msg_get_freq:25,tisci_msg_get_freq_req:5,tisci_msg_get_freq_resp:5,tisci_msg_get_fwl_region:111,tisci_msg_get_keycnt_keyrev_req:18,tisci_msg_get_keycnt_keyrev_resp:18,tisci_msg_get_num_clock_par:25,tisci_msg_get_num_clock_parents_req:5,tisci_msg_get_num_clock_parents_resp:5,tisci_msg_get_otp_row_lock_statu:110,tisci_msg_get_otp_row_lock_status_req:15,tisci_msg_get_otp_row_lock_status_resp:15,tisci_msg_get_soc_uid:118,tisci_msg_get_soc_uid_req:19,tisci_msg_get_soc_uid_resp:19,tisci_msg_get_swrev_req:18,tisci_msg_get_swrev_resp:18,tisci_msg_keywriter_req:17,tisci_msg_keywriter_resp:17,tisci_msg_lock_otp_row:110,tisci_msg_lock_otp_row_req:15,tisci_msg_lock_otp_row_resp:15,tisci_msg_open_debug_fwl:118,tisci_msg_open_debug_fwls_req:19,tisci_msg_open_debug_fwls_resp:19,tisci_msg_pm_board_config_pm:25,tisci_msg_proc_auth_boot:[30,117,119],tisci_msg_proc_auth_boot_req:13,tisci_msg_proc_auth_boot_resp:13,tisci_msg_proc_get_statu:119,tisci_msg_proc_get_status_req:13,tisci_msg_proc_get_status_resp:13,tisci_msg_proc_handov:119,tisci_msg_proc_handover_req:13,tisci_msg_proc_handover_resp:13,tisci_msg_proc_releas:119,tisci_msg_proc_release_req:13,tisci_msg_proc_release_resp:13,tisci_msg_proc_request:119,tisci_msg_proc_request_req:13,tisci_msg_proc_request_resp:13,tisci_msg_proc_set_config:119,tisci_msg_proc_set_config_req:13,tisci_msg_proc_set_config_resp:13,tisci_msg_proc_set_control:119,tisci_msg_proc_set_control_req:13,tisci_msg_proc_set_control_resp:13,tisci_msg_proc_status_wait_req:13,tisci_msg_proc_status_wait_resp:13,tisci_msg_proc_wait_statu:119,tisci_msg_query_freq:[25,37,52,68,84,98],tisci_msg_query_freq_req:5,tisci_msg_query_freq_resp:5,tisci_msg_queue_nonsec_high_tx:5,tisci_msg_read_keycnt_keyrev:115,tisci_msg_read_otp_mmr:110,tisci_msg_read_otp_mmr_req:15,tisci_msg_read_otp_mmr_resp:15,tisci_msg_read_swrev:115,tisci_msg_receiv:30,tisci_msg_rm_board_config_rm:26,tisci_msg_rm_get_resource_rang:26,tisci_msg_rm_get_resource_range_req:26,tisci_msg_rm_get_resource_range_resp:26,tisci_msg_rm_irq_releas:26,tisci_msg_rm_irq_release_req:8,tisci_msg_rm_irq_release_resp:8,tisci_msg_rm_irq_set:26,tisci_msg_rm_irq_set_req:8,tisci_msg_rm_irq_set_resp:8,tisci_msg_rm_proxy_cfg:26,tisci_msg_rm_proxy_cfg_req:9,tisci_msg_rm_proxy_cfg_resp:9,tisci_msg_rm_psil_pair:[26,116],tisci_msg_rm_psil_pair_req:10,tisci_msg_rm_psil_pair_resp:10,tisci_msg_rm_psil_read:26,tisci_msg_rm_psil_read_req:10,tisci_msg_rm_psil_read_resp:10,tisci_msg_rm_psil_unpair:26,tisci_msg_rm_psil_unpair_req:10,tisci_msg_rm_psil_unpair_resp:10,tisci_msg_rm_psil_writ:[26,116],tisci_msg_rm_psil_write_req:10,tisci_msg_rm_psil_write_resp:10,tisci_msg_rm_ring_cfg:26,tisci_msg_rm_ring_cfg_req:11,tisci_msg_rm_ring_cfg_resp:11,tisci_msg_rm_ring_mon_cfg:26,tisci_msg_rm_ring_mon_cfg_req:11,tisci_msg_rm_ring_mon_cfg_resp:11,tisci_msg_rm_udmap_flow_cfg:26,tisci_msg_rm_udmap_flow_cfg_req:12,tisci_msg_rm_udmap_flow_cfg_resp:12,tisci_msg_rm_udmap_flow_deleg:[48,63,80,94],tisci_msg_rm_udmap_flow_delegate_req:12,tisci_msg_rm_udmap_flow_delegate_resp:12,tisci_msg_rm_udmap_flow_size_thresh_cfg:26,tisci_msg_rm_udmap_flow_size_thresh_cfg_req:12,tisci_msg_rm_udmap_flow_size_thresh_cfg_resp:12,tisci_msg_rm_udmap_gcfg_cfg:26,tisci_msg_rm_udmap_gcfg_cfg_req:12,tisci_msg_rm_udmap_gcfg_cfg_resp:12,tisci_msg_rm_udmap_rx_ch_cfg:26,tisci_msg_rm_udmap_rx_ch_cfg_req:12,tisci_msg_rm_udmap_rx_ch_cfg_resp:12,tisci_msg_rm_udmap_tx_ch_cfg:26,tisci_msg_rm_udmap_tx_ch_cfg_req:12,tisci_msg_rm_udmap_tx_ch_cfg_resp:12,tisci_msg_sa2ul_get_dkek:108,tisci_msg_sa2ul_get_dkek_req:14,tisci_msg_sa2ul_get_dkek_resp:14,tisci_msg_sa2ul_release_dkek:108,tisci_msg_sa2ul_release_dkek_req:14,tisci_msg_sa2ul_release_dkek_resp:14,tisci_msg_sa2ul_set_dkek:108,tisci_msg_sa2ul_set_dkek_req:14,tisci_msg_sa2ul_set_dkek_resp:14,tisci_msg_sec_handov:119,tisci_msg_security_handover_req:22,tisci_msg_security_handover_resp:22,tisci_msg_sender_host_id:30,tisci_msg_set_clock:25,tisci_msg_set_clock_par:25,tisci_msg_set_clock_parent_req:5,tisci_msg_set_clock_parent_resp:5,tisci_msg_set_clock_req:5,tisci_msg_set_clock_resp:5,tisci_msg_set_devic:25,tisci_msg_set_device_req:6,tisci_msg_set_device_reset:25,tisci_msg_set_device_resets_req:6,tisci_msg_set_device_resets_resp:6,tisci_msg_set_device_resp:6,tisci_msg_set_freq:[25,37,52,68,84,98],tisci_msg_set_freq_req:5,tisci_msg_set_freq_resp:5,tisci_msg_set_fwl_region:[111,116],tisci_msg_set_keyrev_req:[18,115],tisci_msg_set_keyrev_resp:18,tisci_msg_set_swrev_req:18,tisci_msg_set_swrev_resp:18,tisci_msg_soft_lock_otp_write_glob:110,tisci_msg_soft_lock_otp_write_global_req:15,tisci_msg_soft_lock_otp_write_global_resp:15,tisci_msg_sys_reset:[25,109],tisci_msg_sys_reset_req:7,tisci_msg_sys_reset_resp:7,tisci_msg_value_clock_hw_state_not_readi:5,tisci_msg_value_clock_hw_state_readi:5,tisci_msg_value_clock_sw_state_auto:5,tisci_msg_value_clock_sw_state_req:5,tisci_msg_value_clock_sw_state_unreq:5,tisci_msg_value_device_hw_state_off:6,tisci_msg_value_device_hw_state_on:6,tisci_msg_value_device_hw_state_tran:6,tisci_msg_value_device_sw_state_auto_off:6,tisci_msg_value_device_sw_state_on:6,tisci_msg_value_device_sw_state_retent:6,tisci_msg_value_rm_dst_host_irq_valid:8,tisci_msg_value_rm_dst_id_valid:8,tisci_msg_value_rm_global_event_valid:8,tisci_msg_value_rm_ia_id_valid:8,tisci_msg_value_rm_mon_data0_val_valid:11,tisci_msg_value_rm_mon_data1_val_valid:11,tisci_msg_value_rm_mon_mode_dis:11,tisci_msg_value_rm_mon_mode_push_pop:11,tisci_msg_value_rm_mon_mode_starv:11,tisci_msg_value_rm_mon_mode_threshold:11,tisci_msg_value_rm_mon_mode_valid:11,tisci_msg_value_rm_mon_mode_watermark:11,tisci_msg_value_rm_mon_queue_valid:11,tisci_msg_value_rm_mon_source_valid:11,tisci_msg_value_rm_mon_src_accum_q_s:11,tisci_msg_value_rm_mon_src_elem_cnt:11,tisci_msg_value_rm_mon_src_head_pkt_s:11,tisci_msg_value_rm_ring_addr_hi_valid:11,tisci_msg_value_rm_ring_addr_lo_valid:11,tisci_msg_value_rm_ring_asel_valid:11,tisci_msg_value_rm_ring_count_valid:11,tisci_msg_value_rm_ring_mode_credenti:11,tisci_msg_value_rm_ring_mode_messag:11,tisci_msg_value_rm_ring_mode_qm:11,tisci_msg_value_rm_ring_mode_r:11,tisci_msg_value_rm_ring_mode_valid:11,tisci_msg_value_rm_ring_order_id_valid:11,tisci_msg_value_rm_ring_size_128b:11,tisci_msg_value_rm_ring_size_16b:11,tisci_msg_value_rm_ring_size_256b:11,tisci_msg_value_rm_ring_size_32b:11,tisci_msg_value_rm_ring_size_4b:11,tisci_msg_value_rm_ring_size_64b:11,tisci_msg_value_rm_ring_size_8b:11,tisci_msg_value_rm_ring_size_valid:11,tisci_msg_value_rm_ring_virtid_valid:11,tisci_msg_value_rm_udmap_ch_atype_intermedi:12,tisci_msg_value_rm_udmap_ch_atype_non_coher:12,tisci_msg_value_rm_udmap_ch_atype_phi:12,tisci_msg_value_rm_udmap_ch_atype_valid:12,tisci_msg_value_rm_udmap_ch_atype_virtu:12,tisci_msg_value_rm_udmap_ch_burst_size_128_byt:12,tisci_msg_value_rm_udmap_ch_burst_size_256_byt:12,tisci_msg_value_rm_udmap_ch_burst_size_64_byt:12,tisci_msg_value_rm_udmap_ch_burst_size_valid:12,tisci_msg_value_rm_udmap_ch_chan_type_valid:12,tisci_msg_value_rm_udmap_ch_cq_qnum_valid:12,tisci_msg_value_rm_udmap_ch_fetch_size_max:12,tisci_msg_value_rm_udmap_ch_fetch_size_valid:12,tisci_msg_value_rm_udmap_ch_order_id_max:12,tisci_msg_value_rm_udmap_ch_order_id_valid:12,tisci_msg_value_rm_udmap_ch_pause_on_err_valid:12,tisci_msg_value_rm_udmap_ch_pause_on_error_dis:12,tisci_msg_value_rm_udmap_ch_pause_on_error_en:12,tisci_msg_value_rm_udmap_ch_priority_max:12,tisci_msg_value_rm_udmap_ch_priority_valid:12,tisci_msg_value_rm_udmap_ch_qos_max:12,tisci_msg_value_rm_udmap_ch_qos_valid:12,tisci_msg_value_rm_udmap_ch_rx_flowid_cnt_valid:12,tisci_msg_value_rm_udmap_ch_rx_flowid_start_valid:12,tisci_msg_value_rm_udmap_ch_rx_ignore_long_valid:12,tisci_msg_value_rm_udmap_ch_rx_ignore_short_valid:12,tisci_msg_value_rm_udmap_ch_sched_prior_high:12,tisci_msg_value_rm_udmap_ch_sched_prior_low:12,tisci_msg_value_rm_udmap_ch_sched_prior_medhigh:12,tisci_msg_value_rm_udmap_ch_sched_prior_medlow:12,tisci_msg_value_rm_udmap_ch_sched_priority_valid:12,tisci_msg_value_rm_udmap_ch_tx_credit_count_valid:12,tisci_msg_value_rm_udmap_ch_tx_fdepth_valid:12,tisci_msg_value_rm_udmap_ch_tx_filt_einfo_valid:12,tisci_msg_value_rm_udmap_ch_tx_filt_pswords_valid:12,tisci_msg_value_rm_udmap_ch_tx_supr_tdpkt_valid:12,tisci_msg_value_rm_udmap_ch_tx_tdtype_valid:12,tisci_msg_value_rm_udmap_ch_type_3p_block_ref:12,tisci_msg_value_rm_udmap_ch_type_3p_block_v:12,tisci_msg_value_rm_udmap_ch_type_3p_dma_ref:12,tisci_msg_value_rm_udmap_ch_type_3p_dma_v:12,tisci_msg_value_rm_udmap_ch_type_packet:12,tisci_msg_value_rm_udmap_ch_type_packet_single_buf:12,tisci_msg_value_rm_udmap_flow_delegate_clear:12,tisci_msg_value_rm_udmap_flow_delegate_clear_valid:12,tisci_msg_value_rm_udmap_flow_delegate_host_valid:12,tisci_msg_value_rm_udmap_flow_desc_type_valid:12,tisci_msg_value_rm_udmap_flow_dest_qnum_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_hi_sel_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_hi_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_lo_sel_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_lo_valid:12,tisci_msg_value_rm_udmap_flow_einfo_present_valid:12,tisci_msg_value_rm_udmap_flow_error_handling_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz0_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz1_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz2_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz3_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq1_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq2_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq3_qnum_valid:12,tisci_msg_value_rm_udmap_flow_ps_location_valid:12,tisci_msg_value_rm_udmap_flow_psinfo_present_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh0_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh1_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh2_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh_en_valid:12,tisci_msg_value_rm_udmap_flow_sop_offset_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_hi_sel_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_hi_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_lo_sel_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_lo_valid:12,tisci_msg_value_rm_udmap_gcfg_emu_ctrl_valid:12,tisci_msg_value_rm_udmap_gcfg_perf_ctrl_valid:12,tisci_msg_value_rm_udmap_gcfg_psil_to_valid:12,tisci_msg_value_rm_udmap_gcfg_rflowfwstat_valid:12,tisci_msg_value_rm_udmap_rx_ch_packet_except:12,tisci_msg_value_rm_udmap_rx_ch_packet_ignor:12,tisci_msg_value_rm_udmap_rx_flow_desc_host:12,tisci_msg_value_rm_udmap_rx_flow_desc_mono:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_cfg_tag:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_hi:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_lo:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_flow_id:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_non:12,tisci_msg_value_rm_udmap_rx_flow_einfo_not_pres:12,tisci_msg_value_rm_udmap_rx_flow_einfo_pres:12,tisci_msg_value_rm_udmap_rx_flow_err_drop:12,tisci_msg_value_rm_udmap_rx_flow_err_retri:12,tisci_msg_value_rm_udmap_rx_flow_ps_begin_db:12,tisci_msg_value_rm_udmap_rx_flow_ps_end_pd:12,tisci_msg_value_rm_udmap_rx_flow_psinfo_not_pres:12,tisci_msg_value_rm_udmap_rx_flow_psinfo_pres:12,tisci_msg_value_rm_udmap_rx_flow_size_thresh_max:12,tisci_msg_value_rm_udmap_rx_flow_sop_max:12,tisci_msg_value_rm_udmap_rx_flow_src_select_cfg_tag:12,tisci_msg_value_rm_udmap_rx_flow_src_select_flow_id:12,tisci_msg_value_rm_udmap_rx_flow_src_select_non:12,tisci_msg_value_rm_udmap_rx_flow_src_select_src_tag:12,tisci_msg_value_rm_udmap_tx_ch_credit_cnt_max:12,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_dis:12,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_en:12,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_dis:12,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_en:12,tisci_msg_value_rm_udmap_tx_ch_suppress_td_dis:12,tisci_msg_value_rm_udmap_tx_ch_suppress_td_en:12,tisci_msg_value_rm_udmap_tx_ch_tdtype_immedi:12,tisci_msg_value_rm_udmap_tx_ch_tdtype_wait:12,tisci_msg_value_rm_unused_secondary_host:26,tisci_msg_value_rm_vint_status_bit_index_valid:8,tisci_msg_value_rm_vint_valid:8,tisci_msg_version_req:3,tisci_msg_version_resp:3,tisci_msg_write_keyrev:[27,115],tisci_msg_write_otp_row:110,tisci_msg_write_otp_row_req:15,tisci_msg_write_otp_row_resp:15,tisci_msg_write_swrev:[27,115],tisci_otp_revision_identifi:18,tisci_query_msmc_req:3,tisci_query_msmc_resp:3,tisci_sec_head:2,todo:112,togeth:[12,21,115],toler:[5,21,23],too:30,tool:[26,118],top:[13,24,27],topic:[0,120],total:[11,13,14,64,108,116],toward:119,trace:[0,8,23,111,120],trace_data_vers:30,trace_dst:23,trace_dst_en:23,trace_dst_itm:23,trace_dst_mem:23,trace_dst_uart0:23,trace_src:23,trace_src_bas:23,trace_src_en:23,trace_src_pm:23,trace_src_rm:23,trace_src_sec:23,trace_src_supr:23,trace_src_us:23,track:[2,107],tradit:0,transact:[20,108,111],transfer:[2,12,16,27,111,118],transit:[6,30,116],translat:[8,115],transmit:[2,10,30,51,67,83,97],transmitt:2,travers:111,treatment:12,tree:[25,27],tremend:0,tri:13,tricki:108,trigger:[8,17,36,51,67,83,97],tripl:23,trivial:13,trm:[12,13,16,24,34,49,65,81,95,111,116],trng:116,trust:[0,2,18,19,20,23,110,112,114,118],tune:27,turn:[6,13,30],tweak:[25,37,52,68,84,98],two:[2,13,20,21,23,26,107,110,111,112,114,118,119],tx_atyp:12,tx_burst_siz:12,tx_chan:[48,63,80,94],tx_chan_typ:12,tx_credit_count:12,tx_echan:[48,63,94],tx_fetch_siz:12,tx_filt_einfo:12,tx_filt_psword:12,tx_hchan:[48,63,80,94],tx_orderid:12,tx_pause_on_err:12,tx_prioriti:12,tx_qo:12,tx_sched_prior:12,tx_supr_tdpkt:12,tx_tdtype:12,tx_uhchan:[80,94],txcq_qnum:12,txt:118,type:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,22,23,24,25,26,27,30,33,40,41,48,55,56,63,71,72,77,80,87,88,94,101,102,107,109,112],typic:[0,5,6,11,13,35,50,66,82,96,107,114,118],u16:[2,3,8,9,10,11,12,16,21,23,24,25,26,27],u32:[2,3,5,6,8,9,10,11,12,13,15,16,17,18,19,21,23,24,25,26,27,30],u64:[5,19,21,24],uart0:23,uart:[25,30,107],udma:[0,12,51,67,83,97,111],udma_ch_atyp:30,udma_ch_burst_s:30,udma_ch_cq_qnum:30,udma_ch_fetch_s:30,udma_ch_orderid:30,udma_ch_pause_on_err:30,udma_ch_prior:30,udma_ch_qo:30,udma_ch_sched_prior:30,udma_ch_thread_id:30,udma_ch_typ:30,udma_flow_desc_typ:30,udma_flow_dest_tag_sel:30,udma_flow_rx_dest_qnum:30,udma_flow_rx_einfo_pres:30,udma_flow_rx_error_handl:30,udma_flow_rx_fdq0_sz0_qnum:30,udma_flow_rx_fdq0_sz1_qnum:30,udma_flow_rx_fdq0_sz2_qnum:30,udma_flow_rx_fdq0_sz3_qnum:30,udma_flow_rx_fdq1_qnum:30,udma_flow_rx_fdq2_qnum:30,udma_flow_rx_fdq3_qnum:30,udma_flow_rx_ps_loc:30,udma_flow_rx_psinfo_pres:30,udma_flow_rx_size_thresh_en:30,udma_flow_rx_sop_offset:30,udma_flow_src_tag_sel:30,udma_rx_ch_flow_id_count:30,udma_rx_ch_flow_id_start:30,udma_rx_ch_ignore_long:30,udma_rx_ch_ignore_short:30,udma_tx_ch_credit_count:30,udma_tx_ch_fdepth:30,udma_tx_ch_filt_einfo:30,udma_tx_ch_filt_psword:30,udma_tx_ch_supr_tdpkt:30,udma_tx_ch_tdtyp:30,udma_utc_ctrl:26,udmap0_cfgstrm_tx:[55,71,87,101],udmap0_rx:[55,71],udmap0_trstrm_tx:[55,71,87,101],udmap0_tx:[55,71],udmap:[2,4,8,10,11,26,30],udmap_flow_cfg:30,udmap_flow_get_cfg:30,udmap_flow_sz_cfg:30,udmap_flow_sz_get_cfg:30,udmap_gcfg_cfg:[12,30],udmap_gcfg_cfg_respons:12,udmap_gcfg_get_cfg:30,udmap_init:30,udmap_oes_get:30,udmap_oes_set:30,udmap_rx:[55,56,71,72,88,102],udmap_rx_ch_cfg:30,udmap_rx_ch_get_cfg:30,udmap_rx_ch_set_thrd_id:30,udmap_rx_h:[56,72,88,102],udmap_rx_uh:[88,102],udmap_tx:[55,56,71,72,88,102],udmap_tx_ch_cfg:30,udmap_tx_ch_get_cfg:30,udmap_tx_ch_set_thrd_id:30,udmap_tx_ext:[56,72,102],udmap_tx_h:[56,72,88,102],udmap_tx_uh:[88,102],ufs_intr:97,uid:[21,27],uid_len_word:19,uint32_t:[5,115],unabl:118,unavail:119,unawar:2,undefin:[26,111],under:[2,25,26,111],underli:[5,110,111],understand:[2,3,27,107],understood:[37,52,68,84,98],unencrypt:114,unifi:0,uniqu:[0,19,20,21,23,25,26,30,34,42,49,57,65,73,81,89,95,103,108],unit:[0,12,23],unknown:12,unless:[5,13,118],unlock:[0,19,20,21,25],unmap:[8,30],unmapped_rx_chan:[33,41],unmapped_tx_chan:[33,41],unown:116,unpair:[30,116],unprivileg:111,unrel:111,unsign:[23,26,112],unsuccess:20,unsupport:27,until:[3,13,20,25,26,27,30,108,110,112,115,117],unus:[5,9,10,16,26,27,30],updat:[13,21,25,26,112,116,118],upfront:107,upon:[26,27,107],upper:[11,21,30],upto:13,url:26,usag:[2,14,16,18,19,22,24,30,108,109],usart_irq:[51,67,83,97],uscif:118,use:[0,2,3,6,7,9,10,11,12,13,17,21,23,26,27,30,33,35,36,40,41,45,48,50,51,54,55,56,60,63,66,67,70,71,72,76,80,82,83,86,87,88,91,94,96,97,100,101,102,105,107,108,109,110,111,112,114,116,118,119],use_dkek:108,useabl:[50,66],usecas:[3,5,13,21,23,25,37,52,68,84,98,117,119],used:[0,2,3,5,6,7,8,9,10,11,12,13,16,17,18,19,20,21,23,24,25,26,27,30,31,35,36,40,41,45,46,50,51,54,55,56,60,61,66,67,70,71,72,76,78,82,83,86,87,88,91,92,96,97,100,101,102,105,106,107,108,109,110,112,114,115,116,117,118,119],useful:30,user:[0,2,5,7,12,13,21,23,25,26,30,31,32,34,37,46,47,49,52,61,62,65,68,78,79,81,84,92,93,95,98,107,108,109,114,115,119],uses:[2,3,8,21,108,114,119],using:[0,10,12,13,16,19,20,23,24,25,26,27,30,48,63,80,94,107,108,110,111,112,114,117,118],usual:[2,5],utc_chan_start:12,util:[0,8,10,30,60,76,91,105],v2020:0,v3_ca:[21,114,115,118],val:[21,114],valid:[2,3,5,10,13,17,21,23,24,30,33,36,40,41,48,51,54,55,56,63,67,70,71,72,80,83,86,87,88,94,97,100,101,102,107,119],valid_param:[8,9,10,11,12,30],valid_param_hi:30,valid_param_lo:30,valu:[2,3,5,7,8,9,10,11,12,13,14,15,17,18,20,21,23,24,25,26,27,30,33,36,37,40,41,45,48,51,52,54,55,56,60,63,64,67,68,70,71,72,76,80,83,84,86,87,88,91,94,97,98,100,101,102,105,106,108,110,111,114,115,116,117,118],vari:[6,7,13,26,107,110],variabl:26,variant:[21,118],variat:0,variou:[0,2,5,6,13,20,21,27,30,107,111,112,116,117],vector:[13,21,112,117],ver:114,veri:[5,13],verif:115,verifi:[2,10,12,20,21,25,26,112,115,117,118],version:[3,5,23,26,27,30,112,114,118],versu:0,via:[0,2,3,5,8,9,10,11,12,13,14,19,20,23,26,27,31,32,46,47,61,62,78,79,92,93,111,119],video:98,view:[0,5,6],vint:[8,36,51,67,83,97],vint_status_bit_index:8,virt:[11,30],virtid:11,virtual:[0,8,26,30,35,50,66,82,96],vision:98,vm2:35,voltag:107,vshs9c9qqwgrb:[21,114,118],wai:[2,21,30,108,112,118],wait:[20,24,30],wake:[6,109],wake_arm:30,wake_handl:30,wakeup:[13,30,60,76,91,105],wakeupss:23,warm:[7,110],warn:[2,13,42,57,73,89,103],well:[2,5,11,20,23,25,26,27,30,112,115,118],were:114,wfe:13,wfi:13,what:[0,5,8,10,23,26,37,52,68,84,98,107,109],whatev:2,when:[2,3,5,6,7,8,9,11,12,13,20,21,23,24,26,27,30,37,52,68,84,98,107,108,109,111,112,117,118,119],whenev:26,where:[0,5,8,9,11,12,20,21,25,26,27,34,49,65,81,95,107,108,115,116,117,118],wherev:108,whether:[0,2,9,11,12,21,26,27],which:[0,2,5,6,8,10,11,12,13,17,21,23,24,25,26,27,30,31,35,37,44,46,50,52,59,61,66,68,75,78,82,84,90,92,96,98,104,107,108,110,112,114,116,118],who:[11,12,26,27,108,119],whole:[25,26],whose:[10,26,115],wide:[5,6,7,11,25,27,30,118],wider:107,width:[10,110],wild:118,wildcard:[27,118],window:118,wipe:119,wise:24,wish:27,within:[5,6,8,9,10,11,12,13,20,24,26,27,30,33,36,41,48,51,54,56,63,67,70,72,80,83,86,88,94,97,100,102],without:[2,114],wkup:[25,106,109],word:[10,12,19,20,24,26,30,111,118],work:[12,26,27,110],workaround:[0,11],worst:13,would:[5,7,13,17,21,23,24,25,26,31,46,61,78,92,114,115,116,118],wprp:[21,114],wrap:[2,11],writabl:111,write:[2,3,4,9,11,12,13,17,20,21,27,30,34,44,49,59,65,75,81,90,95,104,108,113,114,116,118,120],write_host:[27,110],writeback:[23,26],writer:[110,113,120],written:[10,11,15,20,30,108,110],x0fsqgtpwbgpuiv:[21,114,118],x509:[4,13,17,19,20,24,27,112,117,118],x509_extens:[21,114,115,118],xds110:118,xmit_intr_pend:[51,67,83,97],xyz:[31,46,61,78,92],yes:13,yet:[5,8,20,21],you:[2,12,13,27,107,118],your:[5,6,13],zero:[2,5,8,11,12,13,15,16,20,21,25,26,112,114,115,117,118]},titles:["Introduction","Chapter 1: Introduction","Texas Instruments System Controller Interface (TISCI)","TISCI General Message API Documentation","Chapter 2: TISCI Message Documentation","TISCI PM Clock API Documentation","TISCI PM Device API Documentation","TISCI PM System Reset API Documentation","Resource Management IRQ TISCI Message Description","Resource Management Proxy TISCI Message Description","Resource Management PSI-L TISCI Message Description","Resource Management Ring Accelerator TISCI Message Description","Resource Management UDMAP TISCI Message Description","Processor Boot Management TISCI Description","Derived KEK TISCI Description","Extended OTP TISCI Description","Firewall TISCI Description","OTP Keywriter TISCI Description","OTP Revision Read/Write Message Description","Runtime Debug TISCI Description","Secure AP Command Interface","Security X509 Certificate Documentation","Security Handover Message Description","Board Configuration","Board Configuration with ROM Combined Image format","Power Management Board Configuration","Resource Management Board Configuration","Security Board Configuration","Chapter 3: Board Configuration","Chapter 4: Interpreting Trace Data","Trace Layer","AM64X Clock Identifiers","AM64X Devices Descriptions","AM64X DMA Device Descriptions","AM64X Firewall Descriptions","AM64X Host Descriptions","AM64X Interrupt Management Device Descriptions","AM64X PLL Defaults","AM64X Processor Descriptions","AM64X Proxy Device Descriptions","AM64X PSI-L Device Descriptions","AM64X Ring Accelerator Device Descriptions","AM64X Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM64X Secure Proxy Descriptions","AM64X Device Group descriptions","AM6 Clock Identifiers","AM6 Devices Descriptions","AM65X_SR2 DMA Device Descriptions","AM6 Firewall Descriptions","AM6 Host Descriptions","AM65X_SR2 Interrupt Management Device Descriptions","AM6 PLL Defaults","AM6 Processor Descriptions","AM65X_SR2 Proxy Device Descriptions","AM65X_SR2 PSI-L Device Descriptions","AM65X_SR2 Ring Accelerator Device Descriptions","AM65X_SR2 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","AM6 Clock Identifiers","AM6 Devices Descriptions","AM6 DMA Device Descriptions","AM65x Extended OTP Information","AM6 Firewall Descriptions","AM6 Host Descriptions","AM6 Interrupt Management Device Descriptions","AM6 PLL Defaults","AM6 Processor Descriptions","AM6 Proxy Device Descriptions","AM6 PSI-L Device Descriptions","AM6 Ring Accelerator Device Descriptions","AM6 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","Chapter 5: SoC Family Specific Documentation","J7200 Clock Identifiers","J7200 Devices Descriptions","J7200 DMA Device Descriptions","J7200 Firewall Descriptions","J7200 Host Descriptions","J7200 Interrupt Management Device Descriptions","J7200 PLL Defaults","J7200 Processor Descriptions","J7200 Proxy Device Descriptions","J7200 PSI-L Device Descriptions","J7200 Ring Accelerator Device Descriptions","J7200 Board Configuration Resource Assignment Type Descriptions","J7200 Secure Proxy Descriptions","J7200 Device Group descriptions","J721E Clock Identifiers","J721E Devices Descriptions","J721E DMA Device Descriptions","J721E Firewall Descriptions","J721E Host Descriptions","J721E Interrupt Management Device Descriptions","J721E PLL Defaults","J721E Processor Descriptions","J721E Proxy Device Descriptions","J721E PSI-L Device Descriptions","J721E Ring Accelerator Device Descriptions","J721E Board Configuration Resource Assignment Type Descriptions","J721E Secure Proxy Descriptions","J721E Device Group descriptions","J721E Domain Group descriptions","Device Group Primer","Using Derived KEK on HS devices","Domain Group Primer","Using Extended OTP on HS devices","Firewall FAQ","Signing Board Configuration on HS devices","Chapter 6: Topic User Guides","Key  Writer","Run time read/write to KEYREV and SWREV","SA2UL Access Outside of SYSFW","Signing binaries for Secure Boot on HS Devices","Secure Debug User Guide","Performing Security Handover","TISCI User Guide"],titleterms:{"default":[37,52,68,84,98,118],"function":23,"static":26,AES:21,Are:111,IDs:[30,32,33,35,36,38,40,41,45,47,48,50,51,53,54,55,56,60,62,63,66,67,69,70,71,72,76,79,80,82,83,85,86,87,88,91,93,94,96,97,99,100,101,102,105,106],Used:[5,6,7],Using:[108,110,118],a53ss0:31,a53ss0_core_0:31,a53ss0_core_1:31,a72ss0:92,a72ss0_core0:[78,92],a72ss0_core0_0:78,a72ss0_core0_1:78,a72ss0_core1:92,aasrc0:92,abi:23,acceler:[11,26,41,56,72,88,102],access:[13,27,45,60,76,91,105,116],action:[21,30],adc0:31,after:[25,26],aggreg:[36,51,67,83,97],all:[107,111],alloc:[44,59,75,90,104],am64x:[31,32,33,34,35,36,37,38,39,40,41,42,44,45,77],am65x:[64,77],am65x_sr2:[48,51,54,55,56,57],am6:[43,46,47,49,50,52,53,58,59,60,61,62,63,65,66,67,68,69,70,71,72,73,74,75,76],ani:111,api:[3,5,6,7,13,14,15,16,17,18,19,22,23,25,26,27,110,118],approach:108,architectur:0,arm:13,armv8:13,arrai:27,ascpcie_buffer0:92,ascpcie_buffer1:92,assign:[26,42,57,73,89,103],atl0:[78,92],authent:13,avail:116,background:[16,111],base:[26,34,36,49,51,65,67,81,83,95,97],baseport:30,bch:114,between:[0,111],binari:117,bmek:21,bmpk:21,bmpkh:21,board0:[31,46,61,78,92],board:[21,23,24,25,26,27,28,42,57,73,89,103,112,118,119],boardcfg:23,boardcfg_control:23,boardcfg_dbg_cfg:23,boardcfg_dbg_dst_port:23,boardcfg_dbg_src:23,boardcfg_host_hierarchi:27,boardcfg_msmc:23,boardcfg_pm:25,boardcfg_proc:27,boardcfg_rm:26,boardcfg_rm_host_cfg:26,boardcfg_rm_host_cfg_entri:26,boardcfg_rm_resasg:26,boardcfg_rm_resasg_entri:26,boardcfg_secproxi:23,boardconfig:[21,24],book:13,boot:[13,21,24,112,117],buffer:30,c66ss0:92,c66ss0_core0:92,c66ss0_introuter0:[92,97],c66ss0_pbist0:92,c66ss1:92,c66ss1_core0:92,c66ss1_introuter0:[92,97],c66ss1_pbist0:92,c6x:13,c71ss0:92,c71ss0_mma:92,c71x_0_pbist_vd:92,c7x:13,cal0:[46,61],calcul:2,can:111,caveat:108,cbass0:[46,61],cbass_debug0:[46,61],cbass_fw0:[46,61],cbass_infra0:[46,61],ccdebugss0:[46,61],central:0,certif:[21,112,115,118],chang:[0,16],channel:[12,33,34,48,49,63,65,80,81,94,95],chapter:[1,4,28,29,77,113],check:2,clock:[2,5,25,31,46,61,78,92],cmp_event_introuter0:[31,36],cmpevent_intrtr0:[46,51,61,67,78,83,92,97],code:[17,114],combin:24,command:20,commun:2,compar:108,comparison:108,compat:5,compil:23,compute_cluster0:[31,78,92],compute_cluster0_cfg_wrap:[78,92],compute_cluster0_clec:[78,92],compute_cluster0_core_cor:[78,92],compute_cluster0_ddr32ss_emif0_ew:92,compute_cluster0_debug_wrap:[78,92],compute_cluster0_dmsc_wrap:[78,92],compute_cluster0_en_msmc_domain:[78,92],compute_cluster0_gic500ss:[78,92],compute_cluster0_pbist_0:31,compute_cluster0_pbist_wrap:[78,92],compute_cluster_a53_0:[46,61],compute_cluster_a53_1:[46,61],compute_cluster_a53_2:[46,61],compute_cluster_a53_3:[46,61],compute_cluster_cpac0:[46,61],compute_cluster_cpac1:[46,61],compute_cluster_cpac_pbist0:[46,61],compute_cluster_cpac_pbist1:[46,61],compute_cluster_msmc0:[46,61],compute_cluster_pbist0:[46,61],config:[23,25,26,27],configur:[5,6,9,10,11,12,13,16,21,23,24,25,26,27,28,30,42,57,73,89,103,110,111,112,114,118,119],consol:23,control:[2,5,6,13,118],convers:114,core:[25,26,112],count:[18,21],cpsw0:[31,78,92],cpsw_tx_rgmii0:78,cpt2_aggr0:[31,46,61,78,92],cpt2_aggr1:[78,92],cpt2_aggr2:[78,92],cpt2_aggr3:78,cpt2_probe_vbusm_main_cal0_0:[46,61],cpt2_probe_vbusm_main_dss_2:[46,61],cpt2_probe_vbusm_main_navddrhi_5:[46,61],cpt2_probe_vbusm_main_navddrlo_6:[46,61],cpt2_probe_vbusm_main_navsramhi_3:[46,61],cpt2_probe_vbusm_main_navsramlo_4:[46,61],cpt2_probe_vbusm_mcu_export_slv_0:[46,61],cpt2_probe_vbusm_mcu_fss_s0_2:[46,61],cpt2_probe_vbusm_mcu_fss_s1_3:[46,61],cpt2_probe_vbusm_mcu_sram_slv_1:[46,61],cpts0:31,creat:118,csi_psilss0:92,csi_rx_if0:92,csi_rx_if1:92,csi_tx_if0:92,ctrl_mmr0:[46,61],data:[3,5,6,7,10,20,23,24,25,26,27,29,30],dbgsuspendrouter0:31,dcc0:[31,46,61,78,92],dcc10:92,dcc11:92,dcc12:92,dcc1:[31,46,61,78,92],dcc2:[31,46,61,78,92],dcc3:[31,46,61,78,92],dcc4:[31,46,61,78,92],dcc5:[31,46,61,78,92],dcc6:[46,61,78,92],dcc7:[46,61,92],dcc8:92,dcc9:92,ddpa0:31,ddr0:[78,92],ddr16ss0:31,ddrss0:[46,61],debug:[19,21,23,27,30,111,118],debugss0:[46,61],debugss_wrap0:[31,46,61,78,92],debugsuspendrtr0:[46,61],decod:115,decoder0:92,definit:[13,107,109],deleg:12,deriv:[14,27,108],descript:[8,9,10,11,12,13,14,15,16,17,18,19,22,32,33,34,35,36,38,39,40,41,42,44,45,47,48,49,50,51,53,54,55,56,57,59,60,62,63,65,66,67,69,70,71,72,73,75,76,79,80,81,82,83,85,86,87,88,89,90,91,93,94,95,96,97,99,100,101,102,103,104,105,106],design:[23,26],destin:[36,40,51,55,67,71,83,87,97,101],detail:[23,26],develop:112,devgrp:[45,60,76,91,105,107],devic:[0,2,6,25,26,31,32,33,36,37,39,40,41,45,46,47,48,51,52,54,55,56,60,61,62,63,67,68,70,71,72,76,78,79,80,83,84,86,87,88,91,92,93,94,97,98,100,101,102,105,107,108,110,112,114,117,118],dftss0:[46,61],directli:111,dkek:[14,108],dma:[26,33,48,63,80,94],dmass0:31,dmass0_bcdma_0:31,dmass0_cbass_0:31,dmass0_intaggr_0:[31,36],dmass0_ipcss_0:31,dmass0_pktdma_0:31,dmass0_psilcfg_0:31,dmass0_psilss_0:31,dmass0_ringacc_0:31,dmass0_sec_proxy_0:44,dmpac0:92,dmpac0_sde_0:92,dmsc0:31,dmsc:[25,111],document:[3,4,5,6,7,21,77],domain:[30,106,109],domgrp:109,done:118,dphy_rx0:92,dphy_rx1:92,dphy_tx0:92,dsp:13,dss0:[46,61,92],dss_dsi0:92,dss_edp0:92,dual:115,dummy_ip_lpsc_debug2dmsc_vd:[46,61],dummy_ip_lpsc_dmsc_vd:[46,61],dummy_ip_lpsc_emif_data_vd:[46,61],dummy_ip_lpsc_main2mcu_vd:[46,61],dummy_ip_lpsc_mcu2main_infra_vd:[46,61],dummy_ip_lpsc_mcu2main_vd:[46,61],dummy_ip_lpsc_mcu2wkup_vd:[46,61],dummy_ip_lpsc_wkup2main_infra_vd:[46,61],dummy_ip_lpsc_wkup2mcu_vd:[46,61],dure:[20,112],ecap0:[31,46,61,78,92],ecap1:[31,78,92],ecap2:[31,78,92],ecc_aggr0:[46,61],ecc_aggr1:[46,61],ecc_aggr2:[46,61],efuse0:[46,61],ehrpwm0:[46,61,78,92],ehrpwm1:[46,61,78,92],ehrpwm2:[46,61,78,92],ehrpwm3:[46,61,78,92],ehrpwm4:[46,61,78,92],ehrpwm5:[46,61,78,92],elig:2,elm0:[31,46,61,78,92],emif_data_0_vd:[31,78,92],enabl:107,encoder0:92,encrypt:[21,112,117],entiti:2,entri:27,enumer:[23,27,32,35,38,44,45,47,50,53,59,60,62,66,69,75,76,79,82,85,90,91,93,96,99,104,105,106],epwm0:31,epwm1:31,epwm2:31,epwm3:31,epwm4:31,epwm5:31,epwm6:31,epwm7:31,epwm8:31,eqep0:[31,46,61,78,92],eqep1:[31,46,61,78,92],eqep2:[31,46,61,78,92],error:17,esm0:[31,46,61,78,92],event:[36,51,67,83,97],exampl:[5,13,114,118],extend:[15,21,27,64,110,114],extens:[21,118],famili:77,faq:111,ffi_main_infra_cbass_vd:78,ffi_main_ip_cbass_vd:78,ffi_main_rc_cbass_vd:78,field:[9,11,12,21,114,118],firewal:[16,19,34,49,65,81,95,111],firmwar:[21,23,27,112,118],flag:[2,13,21],flow:[12,24,33,48,63,80,94],foreground:111,format:[24,30,112],foundat:[0,2],frequenc:5,fsirx0:31,fsirx1:31,fsirx2:31,fsirx3:31,fsirx4:31,fsirx5:31,fsitx0:31,fsitx1:31,fss0:31,fss0_fsas_0:31,fss0_ospi_0:31,fss_mcu_0:46,further:0,gener:[2,3,4,13],get:[13,14,15,16,19,20,26],gic0:[46,61],gicss0:31,global:[12,15,36,51,67,83,97],glossari:0,goal:23,gpio0:[31,46,61,78,92],gpio1:[31,46,61,92],gpio2:[78,92],gpio3:92,gpio4:[78,92],gpio5:92,gpio6:[78,92],gpio7:92,gpiomux_intrtr0:[46,51,61,67,78,83,92,97],gpmc0:[31,46,61,78,92],gpu0:[46,61,92],gpu0_dft_pbist_0:92,gpu0_gpu_0:92,gpu0_gpucore_0:92,group:[25,26,45,60,76,91,105,106,107,109],gs80prg_mcu_wrap_wkup_0:[46,61],gs80prg_soc_wrap_wkup_0:[46,61],gtc0:[31,46,61,78,92],guid:[113,118,120],handov:[13,22,27,119],hardwar:110,header:[2,23],hierarchi:27,high:[26,114],host:[27,35,50,66,82,96,111],how:111,i2c0:[31,46,61,78,92],i2c1:[31,46,61,78,92],i2c2:[31,46,61,78,92],i2c3:[31,46,61,78,92],i2c4:[78,92],i2c5:[78,92],i2c6:[78,92],i3c0:[78,92],icemelter_wkup_0:[46,61],identifi:[18,31,46,61,78,92],ids:[34,49,65,81,95],imag:[13,21,24],includ:112,increment:107,index:5,indic:[33,41,48,54,56,63,70,72,80,86,88,94,100,102],inform:[16,64,112],init:[25,26],initi:[16,25,26,107],input:[36,51,67,83,97],instrument:2,integr:[2,21],interfac:[2,20,118],interpret:29,interrupt:[26,36,51,67,83,97],introduct:[0,1,5,6,8,9,10,11,12,13,19,20,21,24,25,26,32,33,34,35,36,38,40,41,42,43,44,45,47,48,49,50,51,53,54,55,56,57,58,59,60,62,63,64,65,66,67,69,70,71,72,73,74,75,76,79,80,81,82,83,85,86,87,88,89,90,91,93,94,95,96,97,99,100,101,102,103,104,105,106,107,109,116,118],irq:[8,26],issu:111,j7200:[77,78,79,80,81,82,83,84,85,86,87,88,89,90,91],j721e:[77,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106],jtag:[20,118],k3_arm_atb_funnel_3_32_mcu_0:[46,61],k3_led_main_0:[46,61],keep:13,kei:[17,18,21,108,114],kek:[14,27,108],keyrev:115,keystor:[43,58,74],keywrit:[17,21],know:111,larg:5,layer:30,led0:[31,78,92],level:26,list:[27,31,34,46,49,61,65,78,81,92,95],load:21,locat:30,lock:15,logic:115,m4f:13,macro:[5,6,7],magic:23,mailbox0:31,main0:78,main2mcu_lvl_intrtr0:[46,51,61,67,78,83,92,97],main2mcu_pls_intrtr0:[46,51,61,67,78,83,92,97],main2mcu_vd:31,main2wkupmcu_vd:[78,92],main:[45,60,76,91,105],main_gpiomux_introuter0:[31,36],main_sec_proxy0:[59,75],manag:[0,2,4,5,8,9,10,11,12,13,25,26,27,30,36,51,67,83,97,111],map:0,mcan0:[31,78,92],mcan10:[78,92],mcan11:[78,92],mcan12:[78,92],mcan13:[78,92],mcan14:78,mcan15:78,mcan16:78,mcan17:78,mcan1:[31,78,92],mcan2:[78,92],mcan3:[78,92],mcan4:[78,92],mcan5:[78,92],mcan6:[78,92],mcan7:[78,92],mcan8:[78,92],mcan9:[78,92],mcasp0:[46,61,78,92],mcasp10:92,mcasp11:92,mcasp1:[46,61,78,92],mcasp2:[46,61,78,92],mcasp3:92,mcasp4:92,mcasp5:92,mcasp6:92,mcasp7:92,mcasp8:92,mcasp9:92,mcspi0:[31,46,61,78,92],mcspi1:[31,46,61,78,92],mcspi2:[31,46,61,78,92],mcspi3:[31,46,61,78,92],mcspi4:[31,46,61,78,92],mcspi5:[78,92],mcspi6:[78,92],mcspi7:[78,92],mcu2main_vd:31,mcu_adc0:[46,61,78],mcu_adc12_16ffc0:92,mcu_adc12_16ffc1:92,mcu_adc1:[46,61,78],mcu_armss0:[46,61],mcu_armss0_cpu0:[46,61],mcu_armss0_cpu1:[46,61],mcu_cbass0:[46,61],mcu_cbass_debug0:[46,61],mcu_cbass_fw0:[46,61],mcu_cpsw0:[46,61,78,92],mcu_cpt2_aggr0:[46,61,78,92],mcu_ctrl_mmr0:[46,61],mcu_dcc0:[31,46,61,78,92],mcu_dcc1:[46,61,78,92],mcu_dcc2:[46,61,78,92],mcu_debugss0:[46,61],mcu_ecc_aggr0:[46,61],mcu_ecc_aggr1:[46,61],mcu_efuse0:[46,61],mcu_esm0:[31,46,61,78,92],mcu_fss0:[78,92],mcu_fss0_fsas_0:[46,61,78,92],mcu_fss0_hyperbus0:[46,61],mcu_fss0_hyperbus1p0_0:[78,92],mcu_fss0_ospi_0:[46,61,78,92],mcu_fss0_ospi_1:[46,61,78,92],mcu_gpio0:31,mcu_i2c0:[31,46,61,78,92],mcu_i2c1:[31,78,92],mcu_i3c0:[78,92],mcu_i3c1:[78,92],mcu_m4fss0:31,mcu_m4fss0_core0:31,mcu_mcan0:[46,61,78,92],mcu_mcan1:[46,61,78,92],mcu_mcrc64_0:31,mcu_mcspi0:[31,46,61,78,92],mcu_mcspi1:[31,46,61,78,92],mcu_mcspi2:[46,61,78,92],mcu_mcu_gpiomux_introuter0:[31,36],mcu_msram0:[46,61],mcu_navss0:[46,61,78,92],mcu_navss0_intr_0:[78,83,92,97],mcu_navss0_intr_aggr_0:[46,51,61,67],mcu_navss0_intr_router_0:[46,51,61,67],mcu_navss0_mcrc0:[46,61],mcu_navss0_mcrc_0:[78,92],mcu_navss0_modss:[78,92],mcu_navss0_proxy0:[46,61,78,92],mcu_navss0_ringacc0:[46,61,78,92],mcu_navss0_sec_proxy0:[90,104],mcu_navss0_udmap0:[46,61],mcu_navss0_udmap_0:[78,92],mcu_navss0_udmass:[78,92],mcu_navss0_udmass_inta_0:[78,83,92,97],mcu_pbist0:[46,61,78,92],mcu_pbist1:[78,92],mcu_pbist2:78,mcu_pdma0:[46,61],mcu_pdma1:[46,61],mcu_pll_mmr0:[46,61],mcu_psc0:31,mcu_psram0:[46,61],mcu_r5fss0:[78,92],mcu_r5fss0_core0:[78,92],mcu_r5fss0_core1:[78,92],mcu_rom0:[46,61],mcu_rti0:[31,46,61,78,92],mcu_rti1:[46,61,78,92],mcu_sa2_ul0:[78,92],mcu_sec_mmr0:[46,61],mcu_sec_proxy0:[59,75],mcu_timer0:[31,46,61,78,92],mcu_timer1:[31,46,61,78,92],mcu_timer1_clksel_vd:[78,92],mcu_timer2:[31,46,61,78,92],mcu_timer3:[31,46,61,78,92],mcu_timer3_clksel_vd:[78,92],mcu_timer4:[78,92],mcu_timer5:[78,92],mcu_timer5_clksel_vd:[78,92],mcu_timer6:[78,92],mcu_timer7:[78,92],mcu_timer7_clksel_vd:[78,92],mcu_timer8:[78,92],mcu_timer9:[78,92],mcu_timer9_clksel_vd:[78,92],mcu_uart0:[31,46,61,78,92],mcu_uart1:31,mcu_wakeup:[45,60,76,91,105],mek:[21,114],memori:30,messag:[2,3,4,5,6,7,8,9,10,11,12,14,15,16,17,18,19,22,23,25,26,27,112,115],method:108,mlb0:92,mmcsd0:[31,46,61,78,92],mmcsd1:[31,46,61,78,92],mmcsd2:92,mmr:15,model:107,monitor:11,mpk:[21,114],msmc:3,msram_256k0:31,msram_256k1:31,msram_256k2:31,msram_256k3:31,msram_256k4:31,msram_256k5:31,msv:[21,114],multiplex:5,mux:5,mx_efuse_main_chain_main_0:[46,61],mx_efuse_mcu_chain_mcu_0:[46,61],mx_wakeup_reset_sync_wkup_0:[46,61],navss0:[46,61,78,92],navss0_cpts0:[46,61],navss0_cpts_0:[78,92],navss0_dti_0:[78,92],navss0_intr_router_0:[46,51,61,67,78,83,92,97],navss0_mailbox0_cluster0:[46,61],navss0_mailbox0_cluster10:[46,61],navss0_mailbox0_cluster11:[46,61],navss0_mailbox0_cluster1:[46,61],navss0_mailbox0_cluster2:[46,61],navss0_mailbox0_cluster3:[46,61],navss0_mailbox0_cluster4:[46,61],navss0_mailbox0_cluster5:[46,61],navss0_mailbox0_cluster6:[46,61],navss0_mailbox0_cluster7:[46,61],navss0_mailbox0_cluster8:[46,61],navss0_mailbox0_cluster9:[46,61],navss0_mailbox_0:[78,92],navss0_mailbox_10:[78,92],navss0_mailbox_11:[78,92],navss0_mailbox_1:[78,92],navss0_mailbox_2:[78,92],navss0_mailbox_3:[78,92],navss0_mailbox_4:[78,92],navss0_mailbox_5:[78,92],navss0_mailbox_6:[78,92],navss0_mailbox_7:[78,92],navss0_mailbox_8:[78,92],navss0_mailbox_9:[78,92],navss0_mcrc0:[46,61],navss0_mcrc_0:[78,92],navss0_modss:[78,92],navss0_modss_inta0:[46,51,61,67],navss0_modss_inta1:[46,51,61,67],navss0_modss_inta_0:[78,83],navss0_modss_inta_1:[78,83],navss0_modss_intaggr_0:[92,97],navss0_modss_intaggr_1:[92,97],navss0_proxy0:[46,61],navss0_proxy_0:[78,92],navss0_pvu0:[46,61],navss0_pvu1:[46,61],navss0_ringacc0:[46,61],navss0_ringacc_0:[78,92],navss0_sec_proxy_0:[90,104],navss0_spinlock_0:[78,92],navss0_tbu_0:[78,92],navss0_tcu_0:92,navss0_timer_mgr0:[46,61],navss0_timer_mgr1:[46,61],navss0_timermgr_0:[78,92],navss0_timermgr_1:[78,92],navss0_udmap0:[46,61],navss0_udmap_0:[78,92],navss0_udmass:[78,92],navss0_udmass_inta0:[46,51,61,67],navss0_udmass_inta_0:[78,83],navss0_udmass_intaggr_0:[92,97],navss0_virtss:[78,92],non:2,normal:119,note:14,number:23,object:[3,5,6,7],oldi_tx_core_main_0:[46,61],open:[19,20],oper:119,optim:112,option:[21,30,114],osal:[25,26],otp:[15,17,18,21,27,64,110,114,115],outer:112,output:[36,51,67,83,97],outsid:116,over:118,overlap:111,overview:30,owner:16,ownership:111,pair:10,paramet:[8,9,10,11,12,64],part:26,pass:24,path:2,payload:112,pbist0:[31,46,61,78,92],pbist10:92,pbist1:[31,46,61,78,92],pbist2:[31,78,92],pbist3:[31,92],pbist4:92,pbist5:92,pbist6:92,pbist7:92,pbist9:92,pcie0:[31,46,61,92],pcie1:[46,61,78,92],pcie2:92,pcie3:92,pdma0:[46,61],pdma1:[46,61],pdma_debug0:[46,61],per:[44,59,75,90,104],perform:[118,119],permiss:111,pll:[37,52,68,84,98],pll_mmr0:[46,61],pllctrl0:[46,61],popul:[21,118],post:119,postdiv1_16fft1:31,postdiv4_16ff0:31,postdiv4_16ff2:31,power:[2,4,5,25,30],pre:26,primer:[107,109],priv:[34,49,65,81,95,111],procedur:[11,112,114],process:26,processor:[13,27,38,53,69,85,99],program:[5,108,110,111],programm:111,protocol:20,proxi:[9,26,39,40,44,54,55,59,70,71,75,86,87,90,100,101,104],pru_icssg0:[31,46,61,92],pru_icssg1:[31,46,61,92],pru_icssg2:[46,61],psc0:[31,46,61,78,92],psi:[10,40,55,71,87,101],psil:26,psramecc0:[31,46,61],queri:3,r5fss0:[31,78,92],r5fss0_core0:[31,78,92],r5fss0_core1:[31,78,92],r5fss0_introuter0:[92,97],r5fss1:[31,92],r5fss1_core0:[31,92],r5fss1_core1:[31,92],r5fss1_introuter0:[92,97],rang:26,read:[0,10,15,18,110,115],receiv:[12,20,25,26],refer:21,region:[16,34,49,65,81,95,111],regist:[10,111],relat:115,relationship:111,releas:[8,13,14],request:[2,9,11,12,13],reserv:27,reset:[7,11],resourc:[2,4,8,9,10,11,12,26,30,42,57,73,89,103,111,116],respons:[2,8,9,11,12],retriev:118,revis:[18,21,23,115,118],ring:[11,26,41,56,72,88,102],rom:24,rout:8,router:[36,51,67,83,97],row:[15,27],rti0:[31,46,61,78,92],rti10:31,rti11:31,rti15:92,rti16:92,rti1:[31,46,61,78,92],rti24:92,rti25:92,rti28:[78,92],rti29:[78,92],rti2:[46,61],rti30:92,rti31:92,rti3:[46,61],rti8:31,rti9:31,run:115,runtim:[19,43,58,74,119],sa2_ul0:[31,46,61,92],sa2ul:[108,116],same:111,sampl:21,sbl:[21,115],sci:[0,26],sdk:0,sec:21,secur:[0,2,4,20,21,22,27,30,44,59,75,90,104,112,114,117,118,119],send:118,sequenc:13,serdes0:[46,61],serdes1:[46,61],serdes_10g0:[31,92],serdes_10g1:78,serdes_16g0:92,serdes_16g1:92,serdes_16g2:92,serdes_16g3:92,server:0,set:[8,13,14,16],sign:[21,112,115,117],size:[12,43,58,74],smek:21,smpk:21,smpkh:21,soc:[19,31,46,61,77,78,92,118],soft:15,softwar:[0,18,21],sourc:[36,40,51,55,67,71,83,87,97,101],specif:[13,77],specifi:111,spinlock0:31,sr1:77,sr2:77,state:118,statu:[13,15],stm0:[31,46,61,78,92],structur:[3,5,6,7,10,23,25,26,27,115],sub:[30,114],substructur:[23,27],subsystem:[25,26],suppli:108,support:[111,114],swrev:[114,115],sysfw:[21,115,116],system:[2,7,21,23,27,112,118],templat:[21,114],texa:2,thi:[5,6,7],thread:[10,40,44,55,59,71,75,87,90,101,104],threshold:12,time:[23,112,115],timeout:20,timer0:[31,46,61,78,92],timer10:[31,46,61,78,92],timer11:[31,46,61,78,92],timer11_clksel_vd:[78,92],timer12:[78,92],timer13:[78,92],timer13_clksel_vd:[78,92],timer14:[78,92],timer15:[78,92],timer15_clksel_vd:[78,92],timer16:[78,92],timer17:[78,92],timer17_clksel_vd:[78,92],timer18:[78,92],timer19:[78,92],timer19_clksel_vd:[78,92],timer1:[31,46,61,78,92],timer1_clksel_vd:[78,92],timer2:[31,46,61,78,92],timer3:[31,46,61,78,92],timer3_clksel_vd:[78,92],timer4:[31,46,61,78,92],timer5:[31,46,61,78,92],timer5_clksel_vd:[78,92],timer6:[31,46,61,78,92],timer7:[31,46,61,78,92],timer7_clksel_vd:[78,92],timer8:[31,46,61,78,92],timer9:[31,46,61,78,92],timer9_clksel_vd:[78,92],timermgr0:31,timesync_event_introuter0:[31,36],timesync_intrtr0:[46,51,61,67,78,83,92,97],tisci:[2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,22,23,25,26,27,108,112,115,118,120],tisci_msg_board_config:3,tisci_msg_board_config_pm:3,tisci_msg_board_config_rm:3,tisci_msg_board_config_secur:3,tisci_msg_boot_notif:3,tisci_msg_change_fwl_own:16,tisci_msg_get_clock:5,tisci_msg_get_clock_par:5,tisci_msg_get_devic:6,tisci_msg_get_freq:5,tisci_msg_get_fwl_region:16,tisci_msg_get_num_clock_par:5,tisci_msg_get_otp_row_lock_statu:15,tisci_msg_get_soc_uid:19,tisci_msg_key_writ:17,tisci_msg_lock_otp_row:15,tisci_msg_open_debug_fwl:19,tisci_msg_proc_auth_boot:13,tisci_msg_proc_get_statu:13,tisci_msg_proc_handov:13,tisci_msg_proc_releas:13,tisci_msg_proc_request:13,tisci_msg_proc_set_config:13,tisci_msg_proc_set_control:13,tisci_msg_proc_wait_statu:13,tisci_msg_query_freq:5,tisci_msg_query_msmc:3,tisci_msg_read_keycnt_keyrev:18,tisci_msg_read_otp_mmr:15,tisci_msg_read_swrev:18,tisci_msg_rm_irq_releas:8,tisci_msg_rm_irq_set:8,tisci_msg_rm_proxy_cfg:9,tisci_msg_rm_psil_pair:10,tisci_msg_rm_psil_read:10,tisci_msg_rm_psil_unpair:10,tisci_msg_rm_psil_writ:10,tisci_msg_rm_ring_cfg:11,tisci_msg_rm_ring_mon_cfg:11,tisci_msg_rm_udmap_flow_cfg:12,tisci_msg_rm_udmap_flow_deleg:12,tisci_msg_rm_udmap_flow_size_thresh_cfg:12,tisci_msg_rm_udmap_gcfg_cfg:12,tisci_msg_rm_udmap_rx_ch_cfg:12,tisci_msg_rm_udmap_tx_ch_cfg:12,tisci_msg_sa2ul_get_dkek:14,tisci_msg_sa2ul_release_dkek:14,tisci_msg_sa2ul_set_dkek:14,tisci_msg_sec_handov:22,tisci_msg_set_clock:5,tisci_msg_set_clock_par:5,tisci_msg_set_devic:6,tisci_msg_set_device_reset:6,tisci_msg_set_freq:5,tisci_msg_set_fwl_region:16,tisci_msg_soft_lock_otp_write_glob:15,tisci_msg_sys_reset:7,tisci_msg_vers:3,tisci_msg_write_keyrev:18,tisci_msg_write_otp_row:15,tisci_msg_write_swrev:18,topic:113,trace:[29,30],transfer:20,transmit:[12,20],transport:2,trigger:119,two:108,type:[42,57,73,89,103,114,118],uart0:[31,46,61,78,92],uart1:[31,46,61,78,92],uart2:[31,46,61,78,92],uart3:[31,78,92],uart4:[31,78,92],uart5:[31,78,92],uart6:[31,78,92],uart7:[78,92],uart8:[78,92],uart9:[78,92],uart:118,udmap:12,ufs0:92,uid:[19,20,118],unencrypt:117,unlock:[27,118],unpair:10,usag:[3,5,6,7,8,9,10,11,12,13,15,17,23,25,26,27,107],usb0:[31,78,92],usb1:92,usb3ss0:[46,61],usb3ss1:[46,61],user:[111,113,118,120],valid:[8,9,11,12,25,26,118],valu:[107,109],variou:118,vdc_data_vbusm_32b_ref_mcu2wkup:[46,61],vdc_data_vbusm_32b_ref_wkup2mcu:[46,61],vdc_data_vbusm_64b_ref_main2mcu:[46,61],vdc_data_vbusm_64b_ref_mcu2main:[46,61],vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[46,61],vdc_infra_vbusp_32b_ref_mcu2main_infra:[46,61],vdc_infra_vbusp_32b_ref_wkup2main_infra:[46,61],vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[46,61],vdc_nav_psil_128b_ref_main2mcu:[46,61],vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[46,61],vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[46,61],version:21,via:[108,118],virtual:[36,51,67,83,97],vpac0:92,vpfe0:92,vtm0:31,wait:13,what:111,which:111,wise:[31,46,61,78,92],without:[5,24],wkup_cbass0:[46,61],wkup_cbass_fw0:[46,61],wkup_ctrl_mmr0:[46,61],wkup_ddpa0:[78,92],wkup_dmsc0:[46,61,78,92],wkup_dmsc0_cortex_m3_0:[46,61],wkup_ecc_aggr0:[46,61],wkup_esm0:[46,61,78,92],wkup_gpio0:[46,61,78,92],wkup_gpio1:[78,92],wkup_gpiomux_intrtr0:[46,51,61,67,78,83,92,97],wkup_i2c0:[46,61,78,92],wkup_pllctrl0:[46,61],wkup_porz_sync0:[78,92],wkup_psc0:[46,61,78,92],wkup_uart0:[46,61,78,92],wkup_vtm0:[46,61,78,92],wkup_wakeup0:78,wkupmcu2main_vd:[78,92],write:[10,15,18,110,111,115],writer:[17,114],x509:[21,114]}})