<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="0" build_time="0">
            <Task name="IBIS" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVlg" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVHD" build_result="0" update_result="2" update_time="1609978104"/>
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1610377762"/>
            <Task name="Jedecgen" build_result="0" update_result="3" update_time="0"/>
            <Task name="Jedec4Xo3l" build_result="0" update_result="3" update_time="0"/>
            <Task name="Bitgen4Xo3l" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1610377692">
            <Task name="Map" build_result="2" update_result="0" update_time="1610377692"/>
            <Task name="MapTrace" build_result="2" update_result="0" update_time="1610377694"/>
            <Task name="MapVerilogSimFile" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVHDLSimFile" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1610377741">
            <Task name="PAR" build_result="2" update_result="0" update_time="1610377741"/>
            <Task name="PARTrace" build_result="2" update_result="0" update_time="1610377744"/>
            <Task name="IOTiming" build_result="2" update_result="0" update_time="1610377749"/>
            <Task name="PowerCal" build_result="0" update_result="2" update_time="1609978103"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1610377688">
            <Task name="Lattice_Synthesis" build_result="2" update_result="0" update_time="1610377688"/>
            <Task name="LSE_Compile" build_result="2" update_result="0" update_time="1610377762"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="0" update_result="2" update_time="1610377440"/>
            <Task name="BKM" build_result="0" update_result="2" update_time="0"/>
            <Task name="SSO" build_result="0" update_result="2" update_time="0"/>
            <Task name="PIODRC" build_result="0" update_result="2" update_time="0"/>
            <Task name="DEC" build_result="0" update_result="2" update_time="0"/>
        </Milestone>
        <Report name=".vdbs/WallPanel_FPGA_impl1_map.vdb" last_build_time="1610377692" last_build_size="1079676"/>
        <Report name="WallPanel_FPGA_impl1.bgn" last_build_time="1610377762" last_build_size="4271"/>
        <Report name="WallPanel_FPGA_impl1.bit" last_build_time="1610377762" last_build_size="90296"/>
        <Report name="WallPanel_FPGA_impl1.ior" last_build_time="1610377749" last_build_size="13282"/>
        <Report name="WallPanel_FPGA_impl1.lsedata" last_build_time="1610377676" last_build_size="4554246"/>
        <Report name="WallPanel_FPGA_impl1.ncd" last_build_time="1610377741" last_build_size="4570006"/>
        <Report name="WallPanel_FPGA_impl1.ngd" last_build_time="1610377687" last_build_size="3127518"/>
        <Report name="WallPanel_FPGA_impl1.pwrp" last_build_time="1609538190" last_build_size="3443"/>
        <Report name="WallPanel_FPGA_impl1.tw1" last_build_time="1610377694" last_build_size="34715"/>
        <Report name="WallPanel_FPGA_impl1.twr" last_build_time="1610377744" last_build_size="158232"/>
        <Report name="WallPanel_FPGA_impl1_map.ncd" last_build_time="1610377692" last_build_size="3079996"/>
        <Report name="WallPanel_FPGA_impl1_vho.sdf" last_build_time="1609953777" last_build_size="2926411"/>
        <Report name="WallPanel_FPGA_impl1_vho.vho" last_build_time="1609953777" last_build_size="15834033"/>
    </Strategy>
</BuildStatus>
