Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\FPGA\DE0_nano\Altera_DE0_nano_Exam\prj_niosii_uart\niosii.qsys --block-symbol-file --output-directory=C:\FPGA\DE0_nano\Altera_DE0_nano_Exam\prj_niosii_uart\niosii --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading prj_niosii_uart/niosii.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 15.1]
Progress: Parameterizing module pio_0
Progress: Adding uart_0 [altera_avalon_uart 15.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\FPGA\DE0_nano\Altera_DE0_nano_Exam\prj_niosii_uart\niosii.qsys --synthesis=VHDL --output-directory=C:\FPGA\DE0_nano\Altera_DE0_nano_Exam\prj_niosii_uart\niosii\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading prj_niosii_uart/niosii.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 15.1]
Progress: Parameterizing module pio_0
Progress: Adding uart_0 [altera_avalon_uart 15.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosii: Generating niosii "niosii" for QUARTUS_SYNTH
Warning: niosii: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: niosii: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info: jtag_uart_0: Starting RTL generation for module 'niosii_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosii_jtag_uart_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6805_9200214570651656582.dir/0001_jtag_uart_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6805_9200214570651656582.dir/0001_jtag_uart_0_gen//niosii_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'niosii_jtag_uart_0'
Info: jtag_uart_0: "niosii" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "niosii" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'niosii_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosii_onchip_memory2_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6805_9200214570651656582.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6805_9200214570651656582.dir/0002_onchip_memory2_0_gen//niosii_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'niosii_onchip_memory2_0'
Info: onchip_memory2_0: "niosii" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'niosii_pio_0'
Info: pio_0:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosii_pio_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6805_9200214570651656582.dir/0003_pio_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6805_9200214570651656582.dir/0003_pio_0_gen//niosii_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'niosii_pio_0'
Info: pio_0: "niosii" instantiated altera_avalon_pio "pio_0"
Info: uart_0: Starting RTL generation for module 'niosii_uart_0'
Info: uart_0:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=niosii_uart_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6805_9200214570651656582.dir/0004_uart_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6805_9200214570651656582.dir/0004_uart_0_gen//niosii_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'niosii_uart_0'
Info: uart_0: "niosii" instantiated altera_avalon_uart "uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "niosii" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "niosii" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "niosii" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'niosii_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosii_nios2_gen2_0_cpu --dir=C:/Users/Baram/AppData/Local/Temp/alt6805_9200214570651656582.dir/0007_cpu_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6805_9200214570651656582.dir/0007_cpu_gen//niosii_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.01.05 23:23:03 (*) Starting Nios II generation
Info: cpu: # 2016.01.05 23:23:03 (*)   Checking for plaintext license.
Info: cpu: # 2016.01.05 23:23:06 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/15.1/quartus/bin64/
Info: cpu: # 2016.01.05 23:23:06 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2016.01.05 23:23:06 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2016.01.05 23:23:06 (*)   Plaintext license not found.
Info: cpu: # 2016.01.05 23:23:06 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2016.01.05 23:23:06 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.01.05 23:23:06 (*)   Creating all objects for CPU
Info: cpu: # 2016.01.05 23:23:07 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.01.05 23:23:07 (*)   Creating plain-text RTL
Info: cpu: # 2016.01.05 23:23:08 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'niosii_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_uart/niosii/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: niosii: Done "niosii" with 23 modules, 36 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
