From 5198023c6d1214df546ea4d9264a2d99d4228432 Mon Sep 17 00:00:00 2001
From: hjc <hjc@rock-chips.com>
Date: Wed, 30 Apr 2014 19:56:23 +0800
Subject: [PATCH] Documentation: add rockchip fb lcdc lvds specific content

---
 .../devicetree/bindings/video/rockchip_fb.txt | 15 +++++
 .../bindings/video/rockchip_lcdc.txt          | 66 +++++++++++++++++++
 .../bindings/video/rockchip_lvds.txt          | 22 +++++++
 3 files changed, 103 insertions(+)
 create mode 100755 Documentation/devicetree/bindings/video/rockchip_fb.txt
 create mode 100755 Documentation/devicetree/bindings/video/rockchip_lcdc.txt
 create mode 100644 Documentation/devicetree/bindings/video/rockchip_lvds.txt

diff --git a/Documentation/devicetree/bindings/video/rockchip_fb.txt b/Documentation/devicetree/bindings/video/rockchip_fb.txt
new file mode 100755
index 000000000000..9fff601c67b9
--- /dev/null
+++ b/Documentation/devicetree/bindings/video/rockchip_fb.txt
@@ -0,0 +1,15 @@
+Device-Tree bindings for Rockchip framebuffer.
+ 
+Required properties:
+- compatible: value should be "rockchip,rk-fb".
+- rockchip,disp-mode: DUAL :for dual lcdc and dual display;
+					  ONE_DUAL : for one lcdc and dual display.
+
+Example:
+
+DT entry:
+	fb: fb{
+		compatible = "rockchip,rk-fb";
+		rockchip,disp-mode = <DUAL>;
+	};
+        
diff --git a/Documentation/devicetree/bindings/video/rockchip_lcdc.txt b/Documentation/devicetree/bindings/video/rockchip_lcdc.txt
new file mode 100755
index 000000000000..3a0bfb4369de
--- /dev/null
+++ b/Documentation/devicetree/bindings/video/rockchip_lcdc.txt
@@ -0,0 +1,66 @@
+Device-Tree bindings for Rockchip SoC display controller (VOP / LCDC)
+VOP (Video Output Process) / LCDC is the Display Controller for the
+ROCKCHIP series of SoCs which transfers the image data from a video memory
+buffer to an external LCD interface.
+
+Required properties:
+- compatible: value should be one of the following
+		"rockchip,rk3288-lcdc"; /* for RK3288 SoCs */
+- rockchip,prop: set the lcdc as primary or extend display.
+- rochchip,pwr18: set the controller IO voltage,0 is 3.3v,1 is 1.8v.
+- reg: physical base address and length of the LCDC registers set.
+- interrupts: interrupt number to the cpu and interrupt proterties.
+- pinctrl-names: must contain a "default" entry.
+- pinctrl-0: pin control group to be used for this controller.
+- pinctrl-1: pin control group to be used for gpio.
+- clocks: must include clock specifiers corresponding to entries in the
+         clock-names property.
+- clock-names: list of clock names sorted in the same order as the clocks
+               property..
+
+Optional Properties:
+- rockchip,debug: printk debug message.
+- rockchip,mirror: the lcdc mirror function.
+- lcd_en:lcd_en: contain power control for lcd.
+	- rockchip,power_type: power type,GPIO or REGULATOR.
+	- gpios: pin number for gpio.
+	- rockchip,delay: delay time after set power.
+
+Example:
+
+SoC specific DT entry:
+	lcdc1: lcdc@ff940000 {
+		compatible = "rockchip,rk3288-lcdc";
+		rockchip,prop = <PRMRY>;
+		rochchip,pwr18 = <0>;
+		reg = <0xff940000 0x10000>;
+		interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
+		pinctrl-names = "default", "gpio";
+		pinctrl-0 = <&lcdc0_lcdc>;
+		pinctrl-1 = <&lcdc0_gpio>;		
+		status = "disabled";
+		clocks = <&clk_gates15 7>, <&dclk_lcdc1>, <&clk_gates15 8>, <&pd_vop1>;
+		clock-names = "aclk_lcdc", "dclk_lcdc", "hclk_lcdc", "pd_lcdc";
+	};
+
+
+Board specific DT entry:
+
+&lcdc1 {
+	status = "okay";
+	power_ctr: power_ctr {
+		rockchip,debug = <0>;
+		rockchip,mirror = <NO_MIRROR>;
+		lcd_en:lcd_en {
+			rockchip,power_type = <GPIO>;
+			gpios = <&gpio7 GPIO_A3 GPIO_ACTIVE_HIGH>;
+			rockchip,delay = <10>;
+		};	
+		lcd_cs:lcd_cs {
+			rockchip,power_type = <GPIO>;
+			gpios = <&gpio7 GPIO_A4 GPIO_ACTIVE_HIGH>;
+			rockchip,delay = <10>;
+		};
+	};
+};
+
diff --git a/Documentation/devicetree/bindings/video/rockchip_lvds.txt b/Documentation/devicetree/bindings/video/rockchip_lvds.txt
new file mode 100644
index 000000000000..d7f6f08b2cdf
--- /dev/null
+++ b/Documentation/devicetree/bindings/video/rockchip_lvds.txt
@@ -0,0 +1,22 @@
+The Rockchip display port interface should be configured based on
+the type of panel connected to it.
+ 
+Required properties:
+- compatible: value should be "rockchip,rk32-lvds".
+- reg: physical base address and length of the LVDS registers set.
+- interrupts: interrupt number to the cpu and interrupt proterties.
+- clocks: must include clock specifiers corresponding to entries in the
+         clock-names property.
+- clock-names: list of clock names sorted in the same order as the clocks
+               property..
+
+Example:
+
+SoC specific DT entry:
+	lvds: lvds@ff96c000 {
+		compatible = "rockchip,rk32-lvds";
+		reg = <0xff96c000 0x4000>;
+		clocks = <&clk_gates16 7>;
+		clock-names = "pclk_lvds";
+        };
+        
-- 
2.35.3

