// Seed: 1307684617
module module_0 ();
  assign id_1 = id_1;
  initial id_2 <= id_1;
  wire id_3, id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    output wor id_4,
    input wor id_5,
    input wire id_6,
    id_18,
    input supply1 id_7,
    input tri0 id_8,
    output supply0 id_9,
    input tri id_10,
    id_19 = -1'b0 - {-1'h0},
    output tri1 id_11,
    output tri1 id_12,
    input supply1 id_13,
    input wor id_14,
    input uwire id_15,
    input tri0 id_16
);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  id_20(
      -1, -1'b0, id_8, id_12, -1, id_6
  );
endmodule
