#ifndef         __AW_CPU_CLK_H__
#define         __AW_CPU_CLK_H__

typedef enum {
    IMX1010_CLK_INVALID = -1,
    IMX1010_CLK_OSC_32K = 0,
    IMX1010_CLK_CKIL = IMX1010_CLK_OSC_32K,
    IMX1010_CLK_OSC_24M = 1,
    IMX1010_CLK_CKIH = IMX1010_CLK_OSC_24M,

    IMX1010_CLK_PLL_SYS,
    IMX1010_CLK_PLL_USB1,
    IMX1010_CLK_PLL_AUDIO,

    IMX1010_CLK_PLL2_PFD0,
    IMX1010_CLK_PLL2_PFD1,
    IMX1010_CLK_PLL2_PFD2,
    IMX1010_CLK_PLL2_PFD3,

    IMX1010_CLK_PLL3_PFD0,
    IMX1010_CLK_PLL3_PFD1,
    IMX1010_CLK_PLL3_PFD2,
    IMX1010_CLK_PLL3_PFD3,

    IMX1010_CLK_PRE_PERIPH_CLK_SEL,
    IMX1010_CLK_PERIPH_CLK_SEL,
    IMX1010_CLK_AHB_PODF,
    IMX1010_CLK_AHB_CLK_ROOT = IMX1010_CLK_AHB_PODF,
    IMX1010_CLK_IPG_PODF,
    IMX1010_CLK_IPG_CLK_ROOT = IMX1010_CLK_IPG_PODF,

    IMX1010_CLK_PERCLK_CLK_SEL,
    IMX1010_CLK_PERCLK_PODF,
    IMX1010_CLK_PERCLK_CLK_ROOT = IMX1010_CLK_PERCLK_PODF,

    IMX1010_CLK_PLL3_DIV_4,
    IMX1010_CLK_PLL3_DIV_6,
    IMX1010_CLK_PLL3_DIV_8,

    IMX1010_CLK_FLEXSPI_CLK_SEL,
    IMX1010_CLK_FLEXSPI_PODF,
    IMX1010_CLK_FLEXSPI_CLK_ROOT = IMX1010_CLK_FLEXSPI_PODF,

    IMX1010_CLK_LPSPI_CLK_SEL,
    IMX1010_CLK_LPSPI_PODF,
    IMX1010_CLK_LPSPI_CLK_ROOT = IMX1010_CLK_LPSPI_PODF,

    IMX1010_CLK_TRACE_CLK_SEL,
    IMX1010_CLK_TRACE_PODF,
    IMX1010_CLK_TRACE_CLK_ROOT = IMX1010_CLK_TRACE_PODF,

    IMX1010_CLK_SAI1_CLK_SEL,
    IMX1010_CLK_SAI1_PRED,
    IMX1010_CLK_SAI1_PODF,
    IMX1010_CLK_SAI1_CLK_ROOT = IMX1010_CLK_SAI1_PODF,

    IMX1010_CLK_SAI3_CLK_SEL,
    IMX1010_CLK_SAI3_PRED,
    IMX1010_CLK_SAI3_PODF,
    IMX1010_CLK_SAI3_CLK_ROOT = IMX1010_CLK_SAI3_PODF,

    IMX1010_CLK_LPI2C_CLK_SEL,
    IMX1010_CLK_LPI2C_PODF,
    IMX1010_CLK_LPI2C_CLK_ROOT = IMX1010_CLK_LPI2C_PODF,

    IMX1010_CLK_UART_CLK_SEL,
    IMX1010_CLK_UART_PODF,
    IMX1010_CLK_UART_CLK_ROOT = IMX1010_CLK_UART_PODF,

    IMX1010_CLK_SPDIF0_CLK_SEL,
    IMX1010_CLK_SPDIF0_PRED,
    IMX1010_CLK_SPDIF0_PODF,
    IMX1010_CLK_SPDIF0_CLK_ROOT = IMX1010_CLK_SPDIF0_PODF,

    IMX1010_CLK_FLEXIO1_CLK_SEL,
    IMX1010_CLK_FLEXIO1_PRED,
    IMX1010_CLK_FLEXIO1_PODF,
    IMX1010_CLK_FLEXIO1_CLK_ROOT = IMX1010_CLK_FLEXIO1_PODF,

    IMX1010_CLK_FLEXIO2_CLK_SEL,
    IMX1010_CLK_FLEXIO2_PRED,
    IMX1010_CLK_FLEXIO2_PODF,
    IMX1010_CLK_FLEXIO2_CLK_ROOT = IMX1010_CLK_FLEXIO2_PODF,

/******************************************************************************/
    // CG时钟必须按序排列，不可修改
    IMX1010_CLK_CG_AIPS_TZ1,
    IMX1010_CLK_CG_AIPS_TZ2,
    IMX1010_CLK_CG_MQS,
    IMX1010_CLK_CG_FLEXSPI_EXSC,
    IMX1010_CLK_CG_SIM_M_CLK_R,
    IMX1010_CLK_CG_DCP,
    IMX1010_CLK_CG_LPUART3,
    CCGR0_RESERVED1,
    CCGR0_RESERVED2,
    CCGR0_RESERVED3,
    CCGR0_RESERVED4,
    IMX1010_CLK_CG_TRACE,
    IMX1010_CLK_CG_GPT2_BUS,
    IMX1010_CLK_CG_GPT2_SERIAL,
    IMX1010_CLK_CG_LPUART2,
    IMX1010_CLK_CG_GPIO2,

/******************************************************************************/
    IMX1010_CLK_CG_LPSPI1,
    IMX1010_CLK_CG_LPSPI2,
    CCGR1_RESERVED1,
    CCGR1_RESERVED2,
    CCGR1_RESERVED3,
    CCGR1_RESERVED4,
    IMX1010_CLK_CG_PIT,
    CCGR1_RESERVED5,
    IMX1010_CLK_CG_ADC1,
    CCGR1_RESERVED6,
    IMX1010_CLK_CG_GPT1_BUS,
    IMX1010_CLK_CG_GPT1_SERIAL,
    IMX1010_CLK_CG_LPUART4,
    IMX1010_CLK_CG_GPIO1,
    IMX1010_CLK_CG_CSU,
    IMX1010_CLK_CG_GPIO5,

/******************************************************************************/
    IMX1010_CLK_CG_OCRAM_EXSC,
    CCGR2_RESERVED1,
    IMX1010_CLK_CG_IOMUXC_SNVS,
    IMX1010_CLK_CG_LPI2C1,
    IMX1010_CLK_CG_LPI2C2,
    CCGR2_RESERVED2,
    IMX1010_CLK_CG_OCOTP,
    CCGR2_RESERVED3,
    CCGR2_RESERVED4,
    CCGR2_RESERVED5,
    CCGR2_RESERVED6,
    IMX1010_CLK_CG_XBAR1,
    CCGR2_RESERVED7,
    CCGR2_RESERVED8,
    CCGR2_RESERVED9,
    CCGR2_RESERVED10,
    
/******************************************************************************/
    CCGR3_RESERVED1,
    CCGR3_RESERVED2,
    CCGR3_RESERVED3,
    CCGR3_RESERVED4,
    IMX1010_CLK_CG_AOI1,
    CCGR3_RESERVED5,
    CCGR3_RESERVED6,
    IMX1010_CLK_CG_EWM,
    IMX1010_CLK_CG_WDOG1,
    IMX1010_CLK_CG_FLEX_RAM,
    CCGR3_RESERVED7,
    CCGR3_RESERVED8,
    CCGR3_RESERVED9,
    CCGR3_RESERVED10,
    IMX1010_CLK_CG_OCRAM,
    IMX1010_CLK_CG_IOMUXC_SNVS_GPR,

/******************************************************************************/
    IMX1010_CLK_CG_SIM_M7_CLK_R,
    IMX1010_CLK_CG_IOMUXC,
    IMX1010_CLK_CG_IOMUXC_GPR,
    CCGR4_RESERVED1,
    IMX1010_CLK_CG_SIM_M7,
    CCGR4_RESERVED2,
    IMX1010_CLK_CG_SIM_M,
    IMX1010_CLK_CG_SIM_EMS,
    IMX1010_CLK_CG_PWM1,
    CCGR4_RESERVED3,
    CCGR4_RESERVED4,
    CCGR4_RESERVED5,
    CCGR4_RESERVED6,
    CCGR4_RESERVED7,
    CCGR4_RESERVED8,
    IMX1010_CLK_CG_DMA_PS,
/******************************************************************************/
    IMX1010_CLK_CG_ROM,
    IMX1010_CLK_CG_FLEXIO1,
    IMX1010_CLK_CG_WDOG3,
    IMX1010_CLK_CG_DMA,
    IMX1010_CLK_CG_KPP,
    IMX1010_CLK_CG_WDOG2,
    CCGR5_RESERVED1,
    IMX1010_CLK_CG_SPDIF,
    CCGR5_RESERVED2,
    IMX1010_CLK_CG_SAI1,
    CCGR5_RESERVED3,
    IMX1010_CLK_CG_SAI3,
    IMX1010_CLK_CG_LPUART1,
    CCGR5_RESERVED4,
    IMX1010_CLK_CG_SNVS_HP,
    IMX1010_CLK_CG_SNVS_LP,
/******************************************************************************/
    IMX1010_CLK_CG_USBOH3,
    CCGR6_RESERVED1,
    CCGR6_RESERVED2,
    IMX1010_CLK_CG_DCDC,
    CCGR6_RESERVED3,
    IMX1010_CLK_CG_FLEXSPI,
    IMX1010_CLK_CG_TRNG,
    CCGR6_RESERVED4,
    CCGR6_RESERVED5,
    CCGR6_RESERVED6,
    IMX1010_CLK_CG_SIM_PER,
    IMX1010_CLK_CG_ANADIG,
    CCGR6_RESERVED7,
    CCGR6_RESERVED8,
    CCGR6_RESERVED9,
    CCGR6_RESERVED10,

/******************************************************************************/
    IMX1010_CLK_MAX_COUNT,

}aw_clk_id_t;

typedef uint32_t aw_clk_rate_t;
typedef uint64_t aw_clk_rate_tt;

typedef uint32_t aw_clk_reg_t;

aw_local aw_inline aw_clk_reg_t clk_readl(void *p_reg)
{
    return readl(p_reg);
}

aw_local aw_inline void clk_writel(aw_clk_reg_t val, void *reg)
{
    writel(val, reg);
}

#define CONFIG_CLK_NO_SET_RATE_RECURSIVE
#define CONFIG_CLK_NO_CACHE_RATE
#define CONFIG_CLK_NO_CACHE_ID
#define CONFIG_CLK_NO_CACHE_CHILD

#endif
