.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* DC */
.set DC__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set DC__0__MASK, 0x20
.set DC__0__PC, CYREG_PRT2_PC5
.set DC__0__PORT, 2
.set DC__0__SHIFT, 5
.set DC__AG, CYREG_PRT2_AG
.set DC__AMUX, CYREG_PRT2_AMUX
.set DC__BIE, CYREG_PRT2_BIE
.set DC__BIT_MASK, CYREG_PRT2_BIT_MASK
.set DC__BYP, CYREG_PRT2_BYP
.set DC__CTL, CYREG_PRT2_CTL
.set DC__DM0, CYREG_PRT2_DM0
.set DC__DM1, CYREG_PRT2_DM1
.set DC__DM2, CYREG_PRT2_DM2
.set DC__DR, CYREG_PRT2_DR
.set DC__INP_DIS, CYREG_PRT2_INP_DIS
.set DC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set DC__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set DC__LCD_EN, CYREG_PRT2_LCD_EN
.set DC__MASK, 0x20
.set DC__PORT, 2
.set DC__PRT, CYREG_PRT2_PRT
.set DC__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set DC__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set DC__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set DC__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set DC__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set DC__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set DC__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set DC__PS, CYREG_PRT2_PS
.set DC__SHIFT, 5
.set DC__SLW, CYREG_PRT2_SLW

/* SS */
.set SS__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set SS__0__MASK, 0x80
.set SS__0__PC, CYREG_PRT2_PC7
.set SS__0__PORT, 2
.set SS__0__SHIFT, 7
.set SS__AG, CYREG_PRT2_AG
.set SS__AMUX, CYREG_PRT2_AMUX
.set SS__BIE, CYREG_PRT2_BIE
.set SS__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SS__BYP, CYREG_PRT2_BYP
.set SS__CTL, CYREG_PRT2_CTL
.set SS__DM0, CYREG_PRT2_DM0
.set SS__DM1, CYREG_PRT2_DM1
.set SS__DM2, CYREG_PRT2_DM2
.set SS__DR, CYREG_PRT2_DR
.set SS__INP_DIS, CYREG_PRT2_INP_DIS
.set SS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SS__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SS__LCD_EN, CYREG_PRT2_LCD_EN
.set SS__MASK, 0x80
.set SS__PORT, 2
.set SS__PRT, CYREG_PRT2_PRT
.set SS__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SS__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SS__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SS__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SS__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SS__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SS__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SS__PS, CYREG_PRT2_PS
.set SS__SHIFT, 7
.set SS__SLW, CYREG_PRT2_SLW

/* LED */
.set LED__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set LED__0__MASK, 0x04
.set LED__0__PC, CYREG_PRT2_PC2
.set LED__0__PORT, 2
.set LED__0__SHIFT, 2
.set LED__AG, CYREG_PRT2_AG
.set LED__AMUX, CYREG_PRT2_AMUX
.set LED__BIE, CYREG_PRT2_BIE
.set LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED__BYP, CYREG_PRT2_BYP
.set LED__CTL, CYREG_PRT2_CTL
.set LED__DM0, CYREG_PRT2_DM0
.set LED__DM1, CYREG_PRT2_DM1
.set LED__DM2, CYREG_PRT2_DM2
.set LED__DR, CYREG_PRT2_DR
.set LED__INP_DIS, CYREG_PRT2_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT2_LCD_EN
.set LED__MASK, 0x04
.set LED__PORT, 2
.set LED__PRT, CYREG_PRT2_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED__PS, CYREG_PRT2_PS
.set LED__SHIFT, 2
.set LED__SLW, CYREG_PRT2_SLW

/* MISO */
.set MISO__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set MISO__0__MASK, 0x02
.set MISO__0__PC, CYREG_PRT2_PC1
.set MISO__0__PORT, 2
.set MISO__0__SHIFT, 1
.set MISO__AG, CYREG_PRT2_AG
.set MISO__AMUX, CYREG_PRT2_AMUX
.set MISO__BIE, CYREG_PRT2_BIE
.set MISO__BIT_MASK, CYREG_PRT2_BIT_MASK
.set MISO__BYP, CYREG_PRT2_BYP
.set MISO__CTL, CYREG_PRT2_CTL
.set MISO__DM0, CYREG_PRT2_DM0
.set MISO__DM1, CYREG_PRT2_DM1
.set MISO__DM2, CYREG_PRT2_DM2
.set MISO__DR, CYREG_PRT2_DR
.set MISO__INP_DIS, CYREG_PRT2_INP_DIS
.set MISO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set MISO__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set MISO__LCD_EN, CYREG_PRT2_LCD_EN
.set MISO__MASK, 0x02
.set MISO__PORT, 2
.set MISO__PRT, CYREG_PRT2_PRT
.set MISO__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set MISO__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set MISO__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set MISO__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set MISO__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set MISO__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set MISO__PS, CYREG_PRT2_PS
.set MISO__SHIFT, 1
.set MISO__SLW, CYREG_PRT2_SLW

/* MOSI */
.set MOSI__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set MOSI__0__MASK, 0x10
.set MOSI__0__PC, CYREG_PRT2_PC4
.set MOSI__0__PORT, 2
.set MOSI__0__SHIFT, 4
.set MOSI__AG, CYREG_PRT2_AG
.set MOSI__AMUX, CYREG_PRT2_AMUX
.set MOSI__BIE, CYREG_PRT2_BIE
.set MOSI__BIT_MASK, CYREG_PRT2_BIT_MASK
.set MOSI__BYP, CYREG_PRT2_BYP
.set MOSI__CTL, CYREG_PRT2_CTL
.set MOSI__DM0, CYREG_PRT2_DM0
.set MOSI__DM1, CYREG_PRT2_DM1
.set MOSI__DM2, CYREG_PRT2_DM2
.set MOSI__DR, CYREG_PRT2_DR
.set MOSI__INP_DIS, CYREG_PRT2_INP_DIS
.set MOSI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set MOSI__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set MOSI__LCD_EN, CYREG_PRT2_LCD_EN
.set MOSI__MASK, 0x10
.set MOSI__PORT, 2
.set MOSI__PRT, CYREG_PRT2_PRT
.set MOSI__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set MOSI__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set MOSI__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set MOSI__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set MOSI__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set MOSI__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set MOSI__PS, CYREG_PRT2_PS
.set MOSI__SHIFT, 4
.set MOSI__SLW, CYREG_PRT2_SLW

/* SCLK */
.set SCLK__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set SCLK__0__MASK, 0x08
.set SCLK__0__PC, CYREG_PRT2_PC3
.set SCLK__0__PORT, 2
.set SCLK__0__SHIFT, 3
.set SCLK__AG, CYREG_PRT2_AG
.set SCLK__AMUX, CYREG_PRT2_AMUX
.set SCLK__BIE, CYREG_PRT2_BIE
.set SCLK__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SCLK__BYP, CYREG_PRT2_BYP
.set SCLK__CTL, CYREG_PRT2_CTL
.set SCLK__DM0, CYREG_PRT2_DM0
.set SCLK__DM1, CYREG_PRT2_DM1
.set SCLK__DM2, CYREG_PRT2_DM2
.set SCLK__DR, CYREG_PRT2_DR
.set SCLK__INP_DIS, CYREG_PRT2_INP_DIS
.set SCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SCLK__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SCLK__LCD_EN, CYREG_PRT2_LCD_EN
.set SCLK__MASK, 0x08
.set SCLK__PORT, 2
.set SCLK__PRT, CYREG_PRT2_PRT
.set SCLK__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SCLK__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SCLK__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SCLK__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SCLK__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SCLK__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SCLK__PS, CYREG_PRT2_PS
.set SCLK__SHIFT, 3
.set SCLK__SLW, CYREG_PRT2_SLW

/* T_CS */
.set T_CS__0__INTTYPE, CYREG_PICU5_INTTYPE2
.set T_CS__0__MASK, 0x04
.set T_CS__0__PC, CYREG_PRT5_PC2
.set T_CS__0__PORT, 5
.set T_CS__0__SHIFT, 2
.set T_CS__AG, CYREG_PRT5_AG
.set T_CS__AMUX, CYREG_PRT5_AMUX
.set T_CS__BIE, CYREG_PRT5_BIE
.set T_CS__BIT_MASK, CYREG_PRT5_BIT_MASK
.set T_CS__BYP, CYREG_PRT5_BYP
.set T_CS__CTL, CYREG_PRT5_CTL
.set T_CS__DM0, CYREG_PRT5_DM0
.set T_CS__DM1, CYREG_PRT5_DM1
.set T_CS__DM2, CYREG_PRT5_DM2
.set T_CS__DR, CYREG_PRT5_DR
.set T_CS__INP_DIS, CYREG_PRT5_INP_DIS
.set T_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set T_CS__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set T_CS__LCD_EN, CYREG_PRT5_LCD_EN
.set T_CS__MASK, 0x04
.set T_CS__PORT, 5
.set T_CS__PRT, CYREG_PRT5_PRT
.set T_CS__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set T_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set T_CS__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set T_CS__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set T_CS__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set T_CS__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set T_CS__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set T_CS__PS, CYREG_PRT5_PS
.set T_CS__SHIFT, 2
.set T_CS__SLW, CYREG_PRT5_SLW

/* T_DO */
.set T_DO__0__INTTYPE, CYREG_PICU5_INTTYPE4
.set T_DO__0__MASK, 0x10
.set T_DO__0__PC, CYREG_PRT5_PC4
.set T_DO__0__PORT, 5
.set T_DO__0__SHIFT, 4
.set T_DO__AG, CYREG_PRT5_AG
.set T_DO__AMUX, CYREG_PRT5_AMUX
.set T_DO__BIE, CYREG_PRT5_BIE
.set T_DO__BIT_MASK, CYREG_PRT5_BIT_MASK
.set T_DO__BYP, CYREG_PRT5_BYP
.set T_DO__CTL, CYREG_PRT5_CTL
.set T_DO__DM0, CYREG_PRT5_DM0
.set T_DO__DM1, CYREG_PRT5_DM1
.set T_DO__DM2, CYREG_PRT5_DM2
.set T_DO__DR, CYREG_PRT5_DR
.set T_DO__INP_DIS, CYREG_PRT5_INP_DIS
.set T_DO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set T_DO__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set T_DO__LCD_EN, CYREG_PRT5_LCD_EN
.set T_DO__MASK, 0x10
.set T_DO__PORT, 5
.set T_DO__PRT, CYREG_PRT5_PRT
.set T_DO__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set T_DO__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set T_DO__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set T_DO__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set T_DO__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set T_DO__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set T_DO__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set T_DO__PS, CYREG_PRT5_PS
.set T_DO__SHIFT, 4
.set T_DO__SLW, CYREG_PRT5_SLW

/* RESET */
.set RESET__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set RESET__0__MASK, 0x40
.set RESET__0__PC, CYREG_PRT2_PC6
.set RESET__0__PORT, 2
.set RESET__0__SHIFT, 6
.set RESET__AG, CYREG_PRT2_AG
.set RESET__AMUX, CYREG_PRT2_AMUX
.set RESET__BIE, CYREG_PRT2_BIE
.set RESET__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RESET__BYP, CYREG_PRT2_BYP
.set RESET__CTL, CYREG_PRT2_CTL
.set RESET__DM0, CYREG_PRT2_DM0
.set RESET__DM1, CYREG_PRT2_DM1
.set RESET__DM2, CYREG_PRT2_DM2
.set RESET__DR, CYREG_PRT2_DR
.set RESET__INP_DIS, CYREG_PRT2_INP_DIS
.set RESET__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RESET__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RESET__LCD_EN, CYREG_PRT2_LCD_EN
.set RESET__MASK, 0x40
.set RESET__PORT, 2
.set RESET__PRT, CYREG_PRT2_PRT
.set RESET__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RESET__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RESET__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RESET__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RESET__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RESET__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RESET__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RESET__PS, CYREG_PRT2_PS
.set RESET__SHIFT, 6
.set RESET__SLW, CYREG_PRT2_SLW

/* T_CLK */
.set T_CLK__0__INTTYPE, CYREG_PICU5_INTTYPE1
.set T_CLK__0__MASK, 0x02
.set T_CLK__0__PC, CYREG_PRT5_PC1
.set T_CLK__0__PORT, 5
.set T_CLK__0__SHIFT, 1
.set T_CLK__AG, CYREG_PRT5_AG
.set T_CLK__AMUX, CYREG_PRT5_AMUX
.set T_CLK__BIE, CYREG_PRT5_BIE
.set T_CLK__BIT_MASK, CYREG_PRT5_BIT_MASK
.set T_CLK__BYP, CYREG_PRT5_BYP
.set T_CLK__CTL, CYREG_PRT5_CTL
.set T_CLK__DM0, CYREG_PRT5_DM0
.set T_CLK__DM1, CYREG_PRT5_DM1
.set T_CLK__DM2, CYREG_PRT5_DM2
.set T_CLK__DR, CYREG_PRT5_DR
.set T_CLK__INP_DIS, CYREG_PRT5_INP_DIS
.set T_CLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set T_CLK__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set T_CLK__LCD_EN, CYREG_PRT5_LCD_EN
.set T_CLK__MASK, 0x02
.set T_CLK__PORT, 5
.set T_CLK__PRT, CYREG_PRT5_PRT
.set T_CLK__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set T_CLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set T_CLK__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set T_CLK__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set T_CLK__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set T_CLK__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set T_CLK__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set T_CLK__PS, CYREG_PRT5_PS
.set T_CLK__SHIFT, 1
.set T_CLK__SLW, CYREG_PRT5_SLW

/* T_DIN */
.set T_DIN__0__INTTYPE, CYREG_PICU5_INTTYPE3
.set T_DIN__0__MASK, 0x08
.set T_DIN__0__PC, CYREG_PRT5_PC3
.set T_DIN__0__PORT, 5
.set T_DIN__0__SHIFT, 3
.set T_DIN__AG, CYREG_PRT5_AG
.set T_DIN__AMUX, CYREG_PRT5_AMUX
.set T_DIN__BIE, CYREG_PRT5_BIE
.set T_DIN__BIT_MASK, CYREG_PRT5_BIT_MASK
.set T_DIN__BYP, CYREG_PRT5_BYP
.set T_DIN__CTL, CYREG_PRT5_CTL
.set T_DIN__DM0, CYREG_PRT5_DM0
.set T_DIN__DM1, CYREG_PRT5_DM1
.set T_DIN__DM2, CYREG_PRT5_DM2
.set T_DIN__DR, CYREG_PRT5_DR
.set T_DIN__INP_DIS, CYREG_PRT5_INP_DIS
.set T_DIN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set T_DIN__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set T_DIN__LCD_EN, CYREG_PRT5_LCD_EN
.set T_DIN__MASK, 0x08
.set T_DIN__PORT, 5
.set T_DIN__PRT, CYREG_PRT5_PRT
.set T_DIN__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set T_DIN__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set T_DIN__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set T_DIN__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set T_DIN__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set T_DIN__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set T_DIN__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set T_DIN__PS, CYREG_PRT5_PS
.set T_DIN__SHIFT, 3
.set T_DIN__SLW, CYREG_PRT5_SLW

/* T_IRQ */
.set T_IRQ__0__INTTYPE, CYREG_PICU5_INTTYPE5
.set T_IRQ__0__MASK, 0x20
.set T_IRQ__0__PC, CYREG_PRT5_PC5
.set T_IRQ__0__PORT, 5
.set T_IRQ__0__SHIFT, 5
.set T_IRQ__AG, CYREG_PRT5_AG
.set T_IRQ__AMUX, CYREG_PRT5_AMUX
.set T_IRQ__BIE, CYREG_PRT5_BIE
.set T_IRQ__BIT_MASK, CYREG_PRT5_BIT_MASK
.set T_IRQ__BYP, CYREG_PRT5_BYP
.set T_IRQ__CTL, CYREG_PRT5_CTL
.set T_IRQ__DM0, CYREG_PRT5_DM0
.set T_IRQ__DM1, CYREG_PRT5_DM1
.set T_IRQ__DM2, CYREG_PRT5_DM2
.set T_IRQ__DR, CYREG_PRT5_DR
.set T_IRQ__INP_DIS, CYREG_PRT5_INP_DIS
.set T_IRQ__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set T_IRQ__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set T_IRQ__LCD_EN, CYREG_PRT5_LCD_EN
.set T_IRQ__MASK, 0x20
.set T_IRQ__PORT, 5
.set T_IRQ__PRT, CYREG_PRT5_PRT
.set T_IRQ__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set T_IRQ__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set T_IRQ__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set T_IRQ__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set T_IRQ__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set T_IRQ__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set T_IRQ__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set T_IRQ__PS, CYREG_PRT5_PS
.set T_IRQ__SHIFT, 5
.set T_IRQ__SLW, CYREG_PRT5_SLW

/* VDAC8_viDAC8 */
.set VDAC8_viDAC8__CR0, CYREG_DAC1_CR0
.set VDAC8_viDAC8__CR1, CYREG_DAC1_CR1
.set VDAC8_viDAC8__D, CYREG_DAC1_D
.set VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_viDAC8__PM_ACT_MSK, 0x02
.set VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_viDAC8__PM_STBY_MSK, 0x02
.set VDAC8_viDAC8__STROBE, CYREG_DAC1_STROBE
.set VDAC8_viDAC8__SW0, CYREG_DAC1_SW0
.set VDAC8_viDAC8__SW2, CYREG_DAC1_SW2
.set VDAC8_viDAC8__SW3, CYREG_DAC1_SW3
.set VDAC8_viDAC8__SW4, CYREG_DAC1_SW4
.set VDAC8_viDAC8__TR, CYREG_DAC1_TR
.set VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set VDAC8_viDAC8__TST, CYREG_DAC1_TST

/* SPIM_1_BSPIM */
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB09_CTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB09_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB09_MSK
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set SPIM_1_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB09_MSK
.set SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB09_ST
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set SPIM_1_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_RxStsReg__4__POS, 4
.set SPIM_1_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_1_BSPIM_RxStsReg__5__POS, 5
.set SPIM_1_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_1_BSPIM_RxStsReg__6__POS, 6
.set SPIM_1_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_1_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB07_MSK
.set SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SPIM_1_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB07_ST
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B1_UDB10_A0
.set SPIM_1_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B1_UDB10_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B1_UDB10_D0
.set SPIM_1_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B1_UDB10_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B1_UDB10_F0
.set SPIM_1_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B1_UDB10_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPIM_1_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_1_BSPIM_TxStsReg__0__POS, 0
.set SPIM_1_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_1_BSPIM_TxStsReg__1__POS, 1
.set SPIM_1_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_1_BSPIM_TxStsReg__2__POS, 2
.set SPIM_1_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_1_BSPIM_TxStsReg__3__POS, 3
.set SPIM_1_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_TxStsReg__4__POS, 4
.set SPIM_1_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_1_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB11_MSK
.set SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set SPIM_1_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB11_ST

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x02
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x04
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x04

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x03
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x08
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x08

/* DmaDone */
.set DmaDone__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set DmaDone__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set DmaDone__INTC_MASK, 0x01
.set DmaDone__INTC_NUMBER, 0
.set DmaDone__INTC_PRIOR_NUM, 7
.set DmaDone__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set DmaDone__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set DmaDone__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Speaker */
.set Speaker__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Speaker__0__MASK, 0x80
.set Speaker__0__PC, CYREG_PRT1_PC7
.set Speaker__0__PORT, 1
.set Speaker__0__SHIFT, 7
.set Speaker__AG, CYREG_PRT1_AG
.set Speaker__AMUX, CYREG_PRT1_AMUX
.set Speaker__BIE, CYREG_PRT1_BIE
.set Speaker__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Speaker__BYP, CYREG_PRT1_BYP
.set Speaker__CTL, CYREG_PRT1_CTL
.set Speaker__DM0, CYREG_PRT1_DM0
.set Speaker__DM1, CYREG_PRT1_DM1
.set Speaker__DM2, CYREG_PRT1_DM2
.set Speaker__DR, CYREG_PRT1_DR
.set Speaker__INP_DIS, CYREG_PRT1_INP_DIS
.set Speaker__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Speaker__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Speaker__LCD_EN, CYREG_PRT1_LCD_EN
.set Speaker__MASK, 0x80
.set Speaker__PORT, 1
.set Speaker__PRT, CYREG_PRT1_PRT
.set Speaker__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Speaker__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Speaker__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Speaker__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Speaker__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Speaker__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Speaker__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Speaker__PS, CYREG_PRT1_PS
.set Speaker__SHIFT, 7
.set Speaker__SLW, CYREG_PRT1_SLW

/* USBUART_arb_int */
.set USBUART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_arb_int__INTC_MASK, 0x400000
.set USBUART_arb_int__INTC_NUMBER, 22
.set USBUART_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_bus_reset */
.set USBUART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_bus_reset__INTC_MASK, 0x800000
.set USBUART_bus_reset__INTC_NUMBER, 23
.set USBUART_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_Dm */
.set USBUART_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_Dm__0__MASK, 0x80
.set USBUART_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_Dm__0__PORT, 15
.set USBUART_Dm__0__SHIFT, 7
.set USBUART_Dm__AG, CYREG_PRT15_AG
.set USBUART_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_Dm__DR, CYREG_PRT15_DR
.set USBUART_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dm__MASK, 0x80
.set USBUART_Dm__PORT, 15
.set USBUART_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dm__PS, CYREG_PRT15_PS
.set USBUART_Dm__SHIFT, 7
.set USBUART_Dm__SLW, CYREG_PRT15_SLW

/* USBUART_Dp */
.set USBUART_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_Dp__0__MASK, 0x40
.set USBUART_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_Dp__0__PORT, 15
.set USBUART_Dp__0__SHIFT, 6
.set USBUART_Dp__AG, CYREG_PRT15_AG
.set USBUART_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_Dp__DR, CYREG_PRT15_DR
.set USBUART_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dp__MASK, 0x40
.set USBUART_Dp__PORT, 15
.set USBUART_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dp__PS, CYREG_PRT15_PS
.set USBUART_Dp__SHIFT, 6
.set USBUART_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USBUART_dp_int */
.set USBUART_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_dp_int__INTC_MASK, 0x1000
.set USBUART_dp_int__INTC_NUMBER, 12
.set USBUART_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_0 */
.set USBUART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_0__INTC_MASK, 0x1000000
.set USBUART_ep_0__INTC_NUMBER, 24
.set USBUART_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_1 */
.set USBUART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_1__INTC_MASK, 0x08
.set USBUART_ep_1__INTC_NUMBER, 3
.set USBUART_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USBUART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_2 */
.set USBUART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_2__INTC_MASK, 0x10
.set USBUART_ep_2__INTC_NUMBER, 4
.set USBUART_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set USBUART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_3 */
.set USBUART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_3__INTC_MASK, 0x20
.set USBUART_ep_3__INTC_NUMBER, 5
.set USBUART_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USBUART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_sof_int */
.set USBUART_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_sof_int__INTC_MASK, 0x200000
.set USBUART_sof_int__INTC_NUMBER, 21
.set USBUART_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_USB */
.set USBUART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_USB__CR0, CYREG_USB_CR0
.set USBUART_USB__CR1, CYREG_USB_CR1
.set USBUART_USB__CWA, CYREG_USB_CWA
.set USBUART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_USB__PM_ACT_MSK, 0x01
.set USBUART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_USB__PM_STBY_MSK, 0x01
.set USBUART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_USB__SOF0, CYREG_USB_SOF0
.set USBUART_USB__SOF1, CYREG_USB_SOF1
.set USBUART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* ESP_UART_BUART */
.set ESP_UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set ESP_UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set ESP_UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set ESP_UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set ESP_UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set ESP_UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set ESP_UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set ESP_UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set ESP_UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set ESP_UART_BUART_sCR_SyncCtl_CtrlReg__5__MASK, 0x20
.set ESP_UART_BUART_sCR_SyncCtl_CtrlReg__5__POS, 5
.set ESP_UART_BUART_sCR_SyncCtl_CtrlReg__6__MASK, 0x40
.set ESP_UART_BUART_sCR_SyncCtl_CtrlReg__6__POS, 6
.set ESP_UART_BUART_sCR_SyncCtl_CtrlReg__7__MASK, 0x80
.set ESP_UART_BUART_sCR_SyncCtl_CtrlReg__7__POS, 7
.set ESP_UART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set ESP_UART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set ESP_UART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set ESP_UART_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB02_CTL
.set ESP_UART_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set ESP_UART_BUART_sCR_SyncCtl_CtrlReg__MASK, 0xE0
.set ESP_UART_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set ESP_UART_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set ESP_UART_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set ESP_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set ESP_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set ESP_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set ESP_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set ESP_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set ESP_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set ESP_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set ESP_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set ESP_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set ESP_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set ESP_UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB06_CTL
.set ESP_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set ESP_UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB06_CTL
.set ESP_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set ESP_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set ESP_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set ESP_UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB06_MSK
.set ESP_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set ESP_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set ESP_UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB06_MSK
.set ESP_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set ESP_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set ESP_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set ESP_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set ESP_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set ESP_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB06_ST
.set ESP_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set ESP_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set ESP_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set ESP_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set ESP_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set ESP_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set ESP_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set ESP_UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set ESP_UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB07_A0
.set ESP_UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB07_A1
.set ESP_UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set ESP_UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB07_D0
.set ESP_UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB07_D1
.set ESP_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set ESP_UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set ESP_UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB07_F0
.set ESP_UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB07_F1
.set ESP_UART_BUART_sRX_RxSts__0__MASK, 0x01
.set ESP_UART_BUART_sRX_RxSts__0__POS, 0
.set ESP_UART_BUART_sRX_RxSts__1__MASK, 0x02
.set ESP_UART_BUART_sRX_RxSts__1__POS, 1
.set ESP_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set ESP_UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set ESP_UART_BUART_sRX_RxSts__3__MASK, 0x08
.set ESP_UART_BUART_sRX_RxSts__3__POS, 3
.set ESP_UART_BUART_sRX_RxSts__4__MASK, 0x10
.set ESP_UART_BUART_sRX_RxSts__4__POS, 4
.set ESP_UART_BUART_sRX_RxSts__5__MASK, 0x20
.set ESP_UART_BUART_sRX_RxSts__5__POS, 5
.set ESP_UART_BUART_sRX_RxSts__6__MASK, 0x40
.set ESP_UART_BUART_sRX_RxSts__6__POS, 6
.set ESP_UART_BUART_sRX_RxSts__MASK, 0x7B
.set ESP_UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB04_MSK
.set ESP_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set ESP_UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB04_ST
.set ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_REG, CYREG_B1_UDB05_CTL
.set ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__COUNT_REG, CYREG_B1_UDB05_CTL
.set ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__PERIOD_REG, CYREG_B1_UDB05_MSK
.set ESP_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set ESP_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set ESP_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__MASK_REG, CYREG_B1_UDB05_MSK
.set ESP_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set ESP_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set ESP_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set ESP_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set ESP_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set ESP_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_REG, CYREG_B1_UDB05_ST
.set ESP_UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set ESP_UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set ESP_UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set ESP_UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set ESP_UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set ESP_UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set ESP_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set ESP_UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set ESP_UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set ESP_UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set ESP_UART_BUART_sTX_TxSts__0__MASK, 0x01
.set ESP_UART_BUART_sTX_TxSts__0__POS, 0
.set ESP_UART_BUART_sTX_TxSts__1__MASK, 0x02
.set ESP_UART_BUART_sTX_TxSts__1__POS, 1
.set ESP_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set ESP_UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set ESP_UART_BUART_sTX_TxSts__2__MASK, 0x04
.set ESP_UART_BUART_sTX_TxSts__2__POS, 2
.set ESP_UART_BUART_sTX_TxSts__3__MASK, 0x08
.set ESP_UART_BUART_sTX_TxSts__3__POS, 3
.set ESP_UART_BUART_sTX_TxSts__MASK, 0x0F
.set ESP_UART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set ESP_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set ESP_UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB08_ST

/* ESP_UART_IntClock */
.set ESP_UART_IntClock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set ESP_UART_IntClock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set ESP_UART_IntClock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set ESP_UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set ESP_UART_IntClock__INDEX, 0x04
.set ESP_UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ESP_UART_IntClock__PM_ACT_MSK, 0x10
.set ESP_UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ESP_UART_IntClock__PM_STBY_MSK, 0x10

/* ESP_UART_RX */
.set ESP_UART_RX__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set ESP_UART_RX__0__MASK, 0x02
.set ESP_UART_RX__0__PC, CYREG_PRT3_PC1
.set ESP_UART_RX__0__PORT, 3
.set ESP_UART_RX__0__SHIFT, 1
.set ESP_UART_RX__AG, CYREG_PRT3_AG
.set ESP_UART_RX__AMUX, CYREG_PRT3_AMUX
.set ESP_UART_RX__BIE, CYREG_PRT3_BIE
.set ESP_UART_RX__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ESP_UART_RX__BYP, CYREG_PRT3_BYP
.set ESP_UART_RX__CTL, CYREG_PRT3_CTL
.set ESP_UART_RX__DM0, CYREG_PRT3_DM0
.set ESP_UART_RX__DM1, CYREG_PRT3_DM1
.set ESP_UART_RX__DM2, CYREG_PRT3_DM2
.set ESP_UART_RX__DR, CYREG_PRT3_DR
.set ESP_UART_RX__INP_DIS, CYREG_PRT3_INP_DIS
.set ESP_UART_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set ESP_UART_RX__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ESP_UART_RX__LCD_EN, CYREG_PRT3_LCD_EN
.set ESP_UART_RX__MASK, 0x02
.set ESP_UART_RX__PORT, 3
.set ESP_UART_RX__PRT, CYREG_PRT3_PRT
.set ESP_UART_RX__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ESP_UART_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ESP_UART_RX__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ESP_UART_RX__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ESP_UART_RX__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ESP_UART_RX__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ESP_UART_RX__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ESP_UART_RX__PS, CYREG_PRT3_PS
.set ESP_UART_RX__SHIFT, 1
.set ESP_UART_RX__SLW, CYREG_PRT3_SLW

/* ESP_UART_TX */
.set ESP_UART_TX__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set ESP_UART_TX__0__MASK, 0x01
.set ESP_UART_TX__0__PC, CYREG_PRT3_PC0
.set ESP_UART_TX__0__PORT, 3
.set ESP_UART_TX__0__SHIFT, 0
.set ESP_UART_TX__AG, CYREG_PRT3_AG
.set ESP_UART_TX__AMUX, CYREG_PRT3_AMUX
.set ESP_UART_TX__BIE, CYREG_PRT3_BIE
.set ESP_UART_TX__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ESP_UART_TX__BYP, CYREG_PRT3_BYP
.set ESP_UART_TX__CTL, CYREG_PRT3_CTL
.set ESP_UART_TX__DM0, CYREG_PRT3_DM0
.set ESP_UART_TX__DM1, CYREG_PRT3_DM1
.set ESP_UART_TX__DM2, CYREG_PRT3_DM2
.set ESP_UART_TX__DR, CYREG_PRT3_DR
.set ESP_UART_TX__INP_DIS, CYREG_PRT3_INP_DIS
.set ESP_UART_TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set ESP_UART_TX__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ESP_UART_TX__LCD_EN, CYREG_PRT3_LCD_EN
.set ESP_UART_TX__MASK, 0x01
.set ESP_UART_TX__PORT, 3
.set ESP_UART_TX__PRT, CYREG_PRT3_PRT
.set ESP_UART_TX__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ESP_UART_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ESP_UART_TX__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ESP_UART_TX__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ESP_UART_TX__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ESP_UART_TX__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ESP_UART_TX__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ESP_UART_TX__PS, CYREG_PRT3_PS
.set ESP_UART_TX__SHIFT, 0
.set ESP_UART_TX__SLW, CYREG_PRT3_SLW

/* VDAC_DMA */
.set VDAC_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set VDAC_DMA__DRQ_NUMBER, 0
.set VDAC_DMA__NUMBEROF_TDS, 0
.set VDAC_DMA__PRIORITY, 2
.set VDAC_DMA__TERMIN_EN, 0
.set VDAC_DMA__TERMIN_SEL, 0
.set VDAC_DMA__TERMOUT0_EN, 1
.set VDAC_DMA__TERMOUT0_SEL, 0
.set VDAC_DMA__TERMOUT1_EN, 0
.set VDAC_DMA__TERMOUT1_SEL, 0

/* emFile_1_Clock_1 */
.set emFile_1_Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set emFile_1_Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set emFile_1_Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set emFile_1_Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set emFile_1_Clock_1__INDEX, 0x00
.set emFile_1_Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set emFile_1_Clock_1__PM_ACT_MSK, 0x01
.set emFile_1_Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set emFile_1_Clock_1__PM_STBY_MSK, 0x01

/* emFile_1_miso0 */
.set emFile_1_miso0__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set emFile_1_miso0__0__MASK, 0x40
.set emFile_1_miso0__0__PC, CYREG_PRT3_PC6
.set emFile_1_miso0__0__PORT, 3
.set emFile_1_miso0__0__SHIFT, 6
.set emFile_1_miso0__AG, CYREG_PRT3_AG
.set emFile_1_miso0__AMUX, CYREG_PRT3_AMUX
.set emFile_1_miso0__BIE, CYREG_PRT3_BIE
.set emFile_1_miso0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set emFile_1_miso0__BYP, CYREG_PRT3_BYP
.set emFile_1_miso0__CTL, CYREG_PRT3_CTL
.set emFile_1_miso0__DM0, CYREG_PRT3_DM0
.set emFile_1_miso0__DM1, CYREG_PRT3_DM1
.set emFile_1_miso0__DM2, CYREG_PRT3_DM2
.set emFile_1_miso0__DR, CYREG_PRT3_DR
.set emFile_1_miso0__INP_DIS, CYREG_PRT3_INP_DIS
.set emFile_1_miso0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set emFile_1_miso0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set emFile_1_miso0__LCD_EN, CYREG_PRT3_LCD_EN
.set emFile_1_miso0__MASK, 0x40
.set emFile_1_miso0__PORT, 3
.set emFile_1_miso0__PRT, CYREG_PRT3_PRT
.set emFile_1_miso0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set emFile_1_miso0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set emFile_1_miso0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set emFile_1_miso0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set emFile_1_miso0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set emFile_1_miso0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set emFile_1_miso0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set emFile_1_miso0__PS, CYREG_PRT3_PS
.set emFile_1_miso0__SHIFT, 6
.set emFile_1_miso0__SLW, CYREG_PRT3_SLW

/* emFile_1_mosi0 */
.set emFile_1_mosi0__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set emFile_1_mosi0__0__MASK, 0x20
.set emFile_1_mosi0__0__PC, CYREG_PRT3_PC5
.set emFile_1_mosi0__0__PORT, 3
.set emFile_1_mosi0__0__SHIFT, 5
.set emFile_1_mosi0__AG, CYREG_PRT3_AG
.set emFile_1_mosi0__AMUX, CYREG_PRT3_AMUX
.set emFile_1_mosi0__BIE, CYREG_PRT3_BIE
.set emFile_1_mosi0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set emFile_1_mosi0__BYP, CYREG_PRT3_BYP
.set emFile_1_mosi0__CTL, CYREG_PRT3_CTL
.set emFile_1_mosi0__DM0, CYREG_PRT3_DM0
.set emFile_1_mosi0__DM1, CYREG_PRT3_DM1
.set emFile_1_mosi0__DM2, CYREG_PRT3_DM2
.set emFile_1_mosi0__DR, CYREG_PRT3_DR
.set emFile_1_mosi0__INP_DIS, CYREG_PRT3_INP_DIS
.set emFile_1_mosi0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set emFile_1_mosi0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set emFile_1_mosi0__LCD_EN, CYREG_PRT3_LCD_EN
.set emFile_1_mosi0__MASK, 0x20
.set emFile_1_mosi0__PORT, 3
.set emFile_1_mosi0__PRT, CYREG_PRT3_PRT
.set emFile_1_mosi0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set emFile_1_mosi0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set emFile_1_mosi0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set emFile_1_mosi0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set emFile_1_mosi0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set emFile_1_mosi0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set emFile_1_mosi0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set emFile_1_mosi0__PS, CYREG_PRT3_PS
.set emFile_1_mosi0__SHIFT, 5
.set emFile_1_mosi0__SLW, CYREG_PRT3_SLW

/* emFile_1_sclk0 */
.set emFile_1_sclk0__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set emFile_1_sclk0__0__MASK, 0x80
.set emFile_1_sclk0__0__PC, CYREG_PRT3_PC7
.set emFile_1_sclk0__0__PORT, 3
.set emFile_1_sclk0__0__SHIFT, 7
.set emFile_1_sclk0__AG, CYREG_PRT3_AG
.set emFile_1_sclk0__AMUX, CYREG_PRT3_AMUX
.set emFile_1_sclk0__BIE, CYREG_PRT3_BIE
.set emFile_1_sclk0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set emFile_1_sclk0__BYP, CYREG_PRT3_BYP
.set emFile_1_sclk0__CTL, CYREG_PRT3_CTL
.set emFile_1_sclk0__DM0, CYREG_PRT3_DM0
.set emFile_1_sclk0__DM1, CYREG_PRT3_DM1
.set emFile_1_sclk0__DM2, CYREG_PRT3_DM2
.set emFile_1_sclk0__DR, CYREG_PRT3_DR
.set emFile_1_sclk0__INP_DIS, CYREG_PRT3_INP_DIS
.set emFile_1_sclk0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set emFile_1_sclk0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set emFile_1_sclk0__LCD_EN, CYREG_PRT3_LCD_EN
.set emFile_1_sclk0__MASK, 0x80
.set emFile_1_sclk0__PORT, 3
.set emFile_1_sclk0__PRT, CYREG_PRT3_PRT
.set emFile_1_sclk0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set emFile_1_sclk0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set emFile_1_sclk0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set emFile_1_sclk0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set emFile_1_sclk0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set emFile_1_sclk0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set emFile_1_sclk0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set emFile_1_sclk0__PS, CYREG_PRT3_PS
.set emFile_1_sclk0__SHIFT, 7
.set emFile_1_sclk0__SLW, CYREG_PRT3_SLW

/* emFile_1_SPI0_BSPIM */
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set emFile_1_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB05_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB05_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB05_MSK
.set emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB05_MSK
.set emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB05_ST
.set emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set emFile_1_SPI0_BSPIM_RxStsReg__4__MASK, 0x10
.set emFile_1_SPI0_BSPIM_RxStsReg__4__POS, 4
.set emFile_1_SPI0_BSPIM_RxStsReg__5__MASK, 0x20
.set emFile_1_SPI0_BSPIM_RxStsReg__5__POS, 5
.set emFile_1_SPI0_BSPIM_RxStsReg__6__MASK, 0x40
.set emFile_1_SPI0_BSPIM_RxStsReg__6__POS, 6
.set emFile_1_SPI0_BSPIM_RxStsReg__MASK, 0x70
.set emFile_1_SPI0_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB06_MSK
.set emFile_1_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set emFile_1_SPI0_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB06_ST
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB08_A0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB08_A1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB08_D0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB08_D1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB08_F0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB08_F1
.set emFile_1_SPI0_BSPIM_TxStsReg__0__MASK, 0x01
.set emFile_1_SPI0_BSPIM_TxStsReg__0__POS, 0
.set emFile_1_SPI0_BSPIM_TxStsReg__1__MASK, 0x02
.set emFile_1_SPI0_BSPIM_TxStsReg__1__POS, 1
.set emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set emFile_1_SPI0_BSPIM_TxStsReg__2__MASK, 0x04
.set emFile_1_SPI0_BSPIM_TxStsReg__2__POS, 2
.set emFile_1_SPI0_BSPIM_TxStsReg__3__MASK, 0x08
.set emFile_1_SPI0_BSPIM_TxStsReg__3__POS, 3
.set emFile_1_SPI0_BSPIM_TxStsReg__4__MASK, 0x10
.set emFile_1_SPI0_BSPIM_TxStsReg__4__POS, 4
.set emFile_1_SPI0_BSPIM_TxStsReg__MASK, 0x1F
.set emFile_1_SPI0_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB03_MSK
.set emFile_1_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set emFile_1_SPI0_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB03_ST

/* emFile_1_SPI0_CS */
.set emFile_1_SPI0_CS__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set emFile_1_SPI0_CS__0__MASK, 0x10
.set emFile_1_SPI0_CS__0__PC, CYREG_PRT3_PC4
.set emFile_1_SPI0_CS__0__PORT, 3
.set emFile_1_SPI0_CS__0__SHIFT, 4
.set emFile_1_SPI0_CS__AG, CYREG_PRT3_AG
.set emFile_1_SPI0_CS__AMUX, CYREG_PRT3_AMUX
.set emFile_1_SPI0_CS__BIE, CYREG_PRT3_BIE
.set emFile_1_SPI0_CS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set emFile_1_SPI0_CS__BYP, CYREG_PRT3_BYP
.set emFile_1_SPI0_CS__CTL, CYREG_PRT3_CTL
.set emFile_1_SPI0_CS__DM0, CYREG_PRT3_DM0
.set emFile_1_SPI0_CS__DM1, CYREG_PRT3_DM1
.set emFile_1_SPI0_CS__DM2, CYREG_PRT3_DM2
.set emFile_1_SPI0_CS__DR, CYREG_PRT3_DR
.set emFile_1_SPI0_CS__INP_DIS, CYREG_PRT3_INP_DIS
.set emFile_1_SPI0_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set emFile_1_SPI0_CS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set emFile_1_SPI0_CS__LCD_EN, CYREG_PRT3_LCD_EN
.set emFile_1_SPI0_CS__MASK, 0x10
.set emFile_1_SPI0_CS__PORT, 3
.set emFile_1_SPI0_CS__PRT, CYREG_PRT3_PRT
.set emFile_1_SPI0_CS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set emFile_1_SPI0_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set emFile_1_SPI0_CS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set emFile_1_SPI0_CS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set emFile_1_SPI0_CS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set emFile_1_SPI0_CS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set emFile_1_SPI0_CS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set emFile_1_SPI0_CS__PS, CYREG_PRT3_PS
.set emFile_1_SPI0_CS__SHIFT, 4
.set emFile_1_SPI0_CS__SLW, CYREG_PRT3_SLW

/* SampleClk */
.set SampleClk__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set SampleClk__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set SampleClk__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set SampleClk__CFG2_SRC_SEL_MASK, 0x07
.set SampleClk__INDEX, 0x05
.set SampleClk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SampleClk__PM_ACT_MSK, 0x20
.set SampleClk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SampleClk__PM_STBY_MSK, 0x20

/* HAMMER_PWM_PWMUDB */
.set HAMMER_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set HAMMER_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set HAMMER_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set HAMMER_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set HAMMER_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set HAMMER_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set HAMMER_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set HAMMER_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set HAMMER_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set HAMMER_PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set HAMMER_PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set HAMMER_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set HAMMER_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set HAMMER_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set HAMMER_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB10_CTL
.set HAMMER_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set HAMMER_PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set HAMMER_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set HAMMER_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set HAMMER_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB10_MSK
.set HAMMER_PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set HAMMER_PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set HAMMER_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set HAMMER_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set HAMMER_PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set HAMMER_PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set HAMMER_PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set HAMMER_PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set HAMMER_PWM_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set HAMMER_PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB10_MSK
.set HAMMER_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set HAMMER_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set HAMMER_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set HAMMER_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set HAMMER_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set HAMMER_PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB10_ST
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL

/* SELECT_PWM_PWMUDB */
.set SELECT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SELECT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set SELECT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set SELECT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set SELECT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set SELECT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set SELECT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set SELECT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set SELECT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set SELECT_PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set SELECT_PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set SELECT_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SELECT_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set SELECT_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set SELECT_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set SELECT_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set SELECT_PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set SELECT_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SELECT_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SELECT_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set SELECT_PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set SELECT_PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set SELECT_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set SELECT_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set SELECT_PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set SELECT_PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set SELECT_PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set SELECT_PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set SELECT_PWM_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set SELECT_PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB04_MSK
.set SELECT_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set SELECT_PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB04_ST
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB01_A0
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB01_A1
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB01_D0
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB01_D1
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB01_F0
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB01_F1
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB02_A0
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB02_A1
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB02_D0
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB02_D1
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB02_F0
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB02_F1
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set SELECT_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL

/* HAMMER_SERVO */
.set HAMMER_SERVO__0__INTTYPE, CYREG_PICU5_INTTYPE6
.set HAMMER_SERVO__0__MASK, 0x40
.set HAMMER_SERVO__0__PC, CYREG_PRT5_PC6
.set HAMMER_SERVO__0__PORT, 5
.set HAMMER_SERVO__0__SHIFT, 6
.set HAMMER_SERVO__AG, CYREG_PRT5_AG
.set HAMMER_SERVO__AMUX, CYREG_PRT5_AMUX
.set HAMMER_SERVO__BIE, CYREG_PRT5_BIE
.set HAMMER_SERVO__BIT_MASK, CYREG_PRT5_BIT_MASK
.set HAMMER_SERVO__BYP, CYREG_PRT5_BYP
.set HAMMER_SERVO__CTL, CYREG_PRT5_CTL
.set HAMMER_SERVO__DM0, CYREG_PRT5_DM0
.set HAMMER_SERVO__DM1, CYREG_PRT5_DM1
.set HAMMER_SERVO__DM2, CYREG_PRT5_DM2
.set HAMMER_SERVO__DR, CYREG_PRT5_DR
.set HAMMER_SERVO__INP_DIS, CYREG_PRT5_INP_DIS
.set HAMMER_SERVO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set HAMMER_SERVO__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set HAMMER_SERVO__LCD_EN, CYREG_PRT5_LCD_EN
.set HAMMER_SERVO__MASK, 0x40
.set HAMMER_SERVO__PORT, 5
.set HAMMER_SERVO__PRT, CYREG_PRT5_PRT
.set HAMMER_SERVO__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set HAMMER_SERVO__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set HAMMER_SERVO__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set HAMMER_SERVO__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set HAMMER_SERVO__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set HAMMER_SERVO__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set HAMMER_SERVO__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set HAMMER_SERVO__PS, CYREG_PRT5_PS
.set HAMMER_SERVO__SHIFT, 6
.set HAMMER_SERVO__SLW, CYREG_PRT5_SLW

/* SELECTOR_SERVO */
.set SELECTOR_SERVO__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set SELECTOR_SERVO__0__MASK, 0x01
.set SELECTOR_SERVO__0__PC, CYREG_PRT5_PC0
.set SELECTOR_SERVO__0__PORT, 5
.set SELECTOR_SERVO__0__SHIFT, 0
.set SELECTOR_SERVO__AG, CYREG_PRT5_AG
.set SELECTOR_SERVO__AMUX, CYREG_PRT5_AMUX
.set SELECTOR_SERVO__BIE, CYREG_PRT5_BIE
.set SELECTOR_SERVO__BIT_MASK, CYREG_PRT5_BIT_MASK
.set SELECTOR_SERVO__BYP, CYREG_PRT5_BYP
.set SELECTOR_SERVO__CTL, CYREG_PRT5_CTL
.set SELECTOR_SERVO__DM0, CYREG_PRT5_DM0
.set SELECTOR_SERVO__DM1, CYREG_PRT5_DM1
.set SELECTOR_SERVO__DM2, CYREG_PRT5_DM2
.set SELECTOR_SERVO__DR, CYREG_PRT5_DR
.set SELECTOR_SERVO__INP_DIS, CYREG_PRT5_INP_DIS
.set SELECTOR_SERVO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set SELECTOR_SERVO__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set SELECTOR_SERVO__LCD_EN, CYREG_PRT5_LCD_EN
.set SELECTOR_SERVO__MASK, 0x01
.set SELECTOR_SERVO__PORT, 5
.set SELECTOR_SERVO__PRT, CYREG_PRT5_PRT
.set SELECTOR_SERVO__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set SELECTOR_SERVO__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set SELECTOR_SERVO__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set SELECTOR_SERVO__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set SELECTOR_SERVO__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set SELECTOR_SERVO__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set SELECTOR_SERVO__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set SELECTOR_SERVO__PS, CYREG_PRT5_PS
.set SELECTOR_SERVO__SHIFT, 0
.set SELECTOR_SERVO__SLW, CYREG_PRT5_SLW

/* ISR_ESP_UART_RX */
.set ISR_ESP_UART_RX__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ISR_ESP_UART_RX__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ISR_ESP_UART_RX__INTC_MASK, 0x02
.set ISR_ESP_UART_RX__INTC_NUMBER, 1
.set ISR_ESP_UART_RX__INTC_PRIOR_NUM, 7
.set ISR_ESP_UART_RX__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ISR_ESP_UART_RX__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ISR_ESP_UART_RX__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ISR_ESP_UART_TX */
.set ISR_ESP_UART_TX__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ISR_ESP_UART_TX__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ISR_ESP_UART_TX__INTC_MASK, 0x04
.set ISR_ESP_UART_TX__INTC_NUMBER, 2
.set ISR_ESP_UART_TX__INTC_PRIOR_NUM, 7
.set ISR_ESP_UART_TX__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set ISR_ESP_UART_TX__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ISR_ESP_UART_TX__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PHOTO_INTERRUPTER_ISR */
.set PHOTO_INTERRUPTER_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set PHOTO_INTERRUPTER_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set PHOTO_INTERRUPTER_ISR__INTC_MASK, 0x100
.set PHOTO_INTERRUPTER_ISR__INTC_NUMBER, 8
.set PHOTO_INTERRUPTER_ISR__INTC_PRIOR_NUM, 7
.set PHOTO_INTERRUPTER_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set PHOTO_INTERRUPTER_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set PHOTO_INTERRUPTER_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PHOTO_INTERRUPTER_PINS */
.set PHOTO_INTERRUPTER_PINS__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set PHOTO_INTERRUPTER_PINS__0__MASK, 0x01
.set PHOTO_INTERRUPTER_PINS__0__PC, CYREG_PRT4_PC0
.set PHOTO_INTERRUPTER_PINS__0__PORT, 4
.set PHOTO_INTERRUPTER_PINS__0__SHIFT, 0
.set PHOTO_INTERRUPTER_PINS__1__INTTYPE, CYREG_PICU4_INTTYPE1
.set PHOTO_INTERRUPTER_PINS__1__MASK, 0x02
.set PHOTO_INTERRUPTER_PINS__1__PC, CYREG_PRT4_PC1
.set PHOTO_INTERRUPTER_PINS__1__PORT, 4
.set PHOTO_INTERRUPTER_PINS__1__SHIFT, 1
.set PHOTO_INTERRUPTER_PINS__2__INTTYPE, CYREG_PICU4_INTTYPE2
.set PHOTO_INTERRUPTER_PINS__2__MASK, 0x04
.set PHOTO_INTERRUPTER_PINS__2__PC, CYREG_PRT4_PC2
.set PHOTO_INTERRUPTER_PINS__2__PORT, 4
.set PHOTO_INTERRUPTER_PINS__2__SHIFT, 2
.set PHOTO_INTERRUPTER_PINS__3__INTTYPE, CYREG_PICU4_INTTYPE3
.set PHOTO_INTERRUPTER_PINS__3__MASK, 0x08
.set PHOTO_INTERRUPTER_PINS__3__PC, CYREG_PRT4_PC3
.set PHOTO_INTERRUPTER_PINS__3__PORT, 4
.set PHOTO_INTERRUPTER_PINS__3__SHIFT, 3
.set PHOTO_INTERRUPTER_PINS__4__INTTYPE, CYREG_PICU4_INTTYPE4
.set PHOTO_INTERRUPTER_PINS__4__MASK, 0x10
.set PHOTO_INTERRUPTER_PINS__4__PC, CYREG_PRT4_PC4
.set PHOTO_INTERRUPTER_PINS__4__PORT, 4
.set PHOTO_INTERRUPTER_PINS__4__SHIFT, 4
.set PHOTO_INTERRUPTER_PINS__5__INTTYPE, CYREG_PICU4_INTTYPE5
.set PHOTO_INTERRUPTER_PINS__5__MASK, 0x20
.set PHOTO_INTERRUPTER_PINS__5__PC, CYREG_PRT4_PC5
.set PHOTO_INTERRUPTER_PINS__5__PORT, 4
.set PHOTO_INTERRUPTER_PINS__5__SHIFT, 5
.set PHOTO_INTERRUPTER_PINS__6__INTTYPE, CYREG_PICU4_INTTYPE6
.set PHOTO_INTERRUPTER_PINS__6__MASK, 0x40
.set PHOTO_INTERRUPTER_PINS__6__PC, CYREG_PRT4_PC6
.set PHOTO_INTERRUPTER_PINS__6__PORT, 4
.set PHOTO_INTERRUPTER_PINS__6__SHIFT, 6
.set PHOTO_INTERRUPTER_PINS__AG, CYREG_PRT4_AG
.set PHOTO_INTERRUPTER_PINS__AMUX, CYREG_PRT4_AMUX
.set PHOTO_INTERRUPTER_PINS__BIE, CYREG_PRT4_BIE
.set PHOTO_INTERRUPTER_PINS__BIT_MASK, CYREG_PRT4_BIT_MASK
.set PHOTO_INTERRUPTER_PINS__BYP, CYREG_PRT4_BYP
.set PHOTO_INTERRUPTER_PINS__CTL, CYREG_PRT4_CTL
.set PHOTO_INTERRUPTER_PINS__DM0, CYREG_PRT4_DM0
.set PHOTO_INTERRUPTER_PINS__DM1, CYREG_PRT4_DM1
.set PHOTO_INTERRUPTER_PINS__DM2, CYREG_PRT4_DM2
.set PHOTO_INTERRUPTER_PINS__DR, CYREG_PRT4_DR
.set PHOTO_INTERRUPTER_PINS__INP_DIS, CYREG_PRT4_INP_DIS
.set PHOTO_INTERRUPTER_PINS__INTSTAT, CYREG_PICU4_INTSTAT
.set PHOTO_INTERRUPTER_PINS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set PHOTO_INTERRUPTER_PINS__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set PHOTO_INTERRUPTER_PINS__LCD_EN, CYREG_PRT4_LCD_EN
.set PHOTO_INTERRUPTER_PINS__MASK, 0x7F
.set PHOTO_INTERRUPTER_PINS__PORT, 4
.set PHOTO_INTERRUPTER_PINS__PRT, CYREG_PRT4_PRT
.set PHOTO_INTERRUPTER_PINS__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set PHOTO_INTERRUPTER_PINS__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set PHOTO_INTERRUPTER_PINS__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set PHOTO_INTERRUPTER_PINS__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set PHOTO_INTERRUPTER_PINS__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set PHOTO_INTERRUPTER_PINS__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set PHOTO_INTERRUPTER_PINS__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set PHOTO_INTERRUPTER_PINS__PS, CYREG_PRT4_PS
.set PHOTO_INTERRUPTER_PINS__SHIFT, 0
.set PHOTO_INTERRUPTER_PINS__SLW, CYREG_PRT4_SLW
.set PHOTO_INTERRUPTER_PINS__SNAP, CYREG_PICU4_SNAP

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000006
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000001
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
