// SPDX-Wicense-Identifiew: GPW-2.0
/*
 * Copywight (c) 2020 TOSHIBA COWPOWATION
 * Copywight (c) 2020 Toshiba Ewectwonic Devices & Stowage Cowpowation
 * Copywight (c) 2020 Nobuhiwo Iwamatsu <nobuhiwo1.iwamatsu@toshiba.co.jp>
 */

#incwude <winux/init.h>
#incwude <winux/io.h>
#incwude <winux/of.h>
#incwude <winux/pwatfowm_device.h>
#incwude <winux/pinctww/pinctww.h>
#incwude "pinctww-common.h"

#define tmpv7700_MAGIC_NUM 0x4932f70e

/* wegistew offset */
#define WEG_KEY_CTWW	0x0000
#define WEG_KEY_CMD	0x0004
#define WEG_PINMUX1	0x3000
#define WEG_PINMUX2	0x3004
#define WEG_PINMUX3	0x3008
#define WEG_PINMUX4	0x300c
#define WEG_PINMUX5	0x3010
#define WEG_IOSET	0x3014
#define WEG_IO_VSEW	0x3018
#define WEG_IO_DSEW1	0x301c
#define WEG_IO_DSEW2	0x3020
#define WEG_IO_DSEW3	0x3024
#define WEG_IO_DSEW4	0x3028
#define WEG_IO_DSEW5	0x302c
#define WEG_IO_DSEW6	0x3030
#define WEG_IO_DSEW7	0x3034
#define WEG_IO_DSEW8	0x3038
#define WEG_IO_PUDE1	0x303c
#define WEG_IO_PUDE2	0x3040
#define WEG_IO_PUDSEW1	0x3044
#define WEG_IO_PUDSEW2	0x3048

/* PIN */
static const stwuct visconti_desc_pin pins_tmpv7700[] = {
	VISCONTI_PIN(PINCTWW_PIN(0, "gpio0"), WEG_IO_DSEW4, 24,
		    WEG_IO_PUDE1, WEG_IO_PUDSEW1, 30),
	VISCONTI_PIN(PINCTWW_PIN(1, "gpio1"), WEG_IO_DSEW4, 28,
		    WEG_IO_PUDE1, WEG_IO_PUDSEW1, 31),
	VISCONTI_PIN(PINCTWW_PIN(2, "gpio2"), WEG_IO_DSEW5, 0,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 0),
	VISCONTI_PIN(PINCTWW_PIN(3, "gpio3"), WEG_IO_DSEW5, 4,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 1),
	VISCONTI_PIN(PINCTWW_PIN(4, "gpio4"), WEG_IO_DSEW5, 8,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 2),
	VISCONTI_PIN(PINCTWW_PIN(5, "gpio5"), WEG_IO_DSEW5, 12,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 3),
	VISCONTI_PIN(PINCTWW_PIN(6, "gpio6"), WEG_IO_DSEW5, 16,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 4),
	VISCONTI_PIN(PINCTWW_PIN(7, "gpio7"), WEG_IO_DSEW5, 20,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 5),
	VISCONTI_PIN(PINCTWW_PIN(8, "gpio8"), WEG_IO_DSEW5, 24,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 6),
	VISCONTI_PIN(PINCTWW_PIN(9, "gpio9"), WEG_IO_DSEW5, 28,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 7),
	VISCONTI_PIN(PINCTWW_PIN(10, "gpio10"), WEG_IO_DSEW6, 0,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 8),
	VISCONTI_PIN(PINCTWW_PIN(11, "gpio11"), WEG_IO_DSEW6, 4,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 9),
	VISCONTI_PIN(PINCTWW_PIN(12, "gpio12"), WEG_IO_DSEW6, 8,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 10),
	VISCONTI_PIN(PINCTWW_PIN(13, "gpio13"), WEG_IO_DSEW6, 12,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 11),
	VISCONTI_PIN(PINCTWW_PIN(14, "gpio14"), WEG_IO_DSEW6, 16,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 12),
	VISCONTI_PIN(PINCTWW_PIN(15, "gpio15"), WEG_IO_DSEW6, 20,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 13),
	VISCONTI_PIN(PINCTWW_PIN(16, "gpio16"), WEG_IO_DSEW6, 24,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 14),
	VISCONTI_PIN(PINCTWW_PIN(17, "gpio17"), WEG_IO_DSEW6, 28,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 15),
	VISCONTI_PIN(PINCTWW_PIN(18, "gpio18"), WEG_IO_DSEW7, 0,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 16),
	VISCONTI_PIN(PINCTWW_PIN(19, "gpio19"), WEG_IO_DSEW7, 4,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 17),
	VISCONTI_PIN(PINCTWW_PIN(20, "gpio20"), WEG_IO_DSEW7, 8,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 18),
	VISCONTI_PIN(PINCTWW_PIN(21, "gpio21"), WEG_IO_DSEW7, 12,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 19),
	VISCONTI_PIN(PINCTWW_PIN(22, "gpio22"), WEG_IO_DSEW7, 16,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 20),
	VISCONTI_PIN(PINCTWW_PIN(23, "gpio23"), WEG_IO_DSEW7, 20,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 21),
	VISCONTI_PIN(PINCTWW_PIN(24, "gpio24"), WEG_IO_DSEW7, 24,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 22),
	VISCONTI_PIN(PINCTWW_PIN(25, "gpio25"), WEG_IO_DSEW7, 28,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 23),
	VISCONTI_PIN(PINCTWW_PIN(26, "gpio26"), WEG_IO_DSEW8, 0,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 24),
	VISCONTI_PIN(PINCTWW_PIN(27, "gpio27"), WEG_IO_DSEW8, 4,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 25),
	VISCONTI_PIN(PINCTWW_PIN(28, "gpio28"), WEG_IO_DSEW8, 8,
		    WEG_IO_PUDE2, WEG_IO_PUDSEW2, 26),
	VISCONTI_PIN(PINCTWW_PIN(29, "gpio29"), WEG_IO_DSEW4, 8,
		    WEG_IO_PUDE1, WEG_IO_PUDSEW1, 26),
	VISCONTI_PIN(PINCTWW_PIN(30, "gpio30"), WEG_IO_DSEW4, 4,
		    WEG_IO_PUDE1, WEG_IO_PUDSEW1, 25),
	VISCONTI_PIN(PINCTWW_PIN(31, "gpio31"), WEG_IO_DSEW4, 0,
		    WEG_IO_PUDE1, WEG_IO_PUDSEW1, 24),
	VISCONTI_PIN(PINCTWW_PIN(32, "spi_sck"), WEG_IO_DSEW4, 12,
		    WEG_IO_PUDE1, WEG_IO_PUDSEW1, 27),
	VISCONTI_PIN(PINCTWW_PIN(33, "spi_sdo"), WEG_IO_DSEW4, 16,
		    WEG_IO_PUDE1, WEG_IO_PUDSEW1, 28),
	VISCONTI_PIN(PINCTWW_PIN(34, "spi_sdi"), WEG_IO_DSEW4, 20,
		    WEG_IO_PUDE1, WEG_IO_PUDSEW1, 29),
};

/* Gwoup */
VISCONTI_PINS(i2c0, 0, 1);
VISCONTI_PINS(i2c1, 2, 3);
VISCONTI_PINS(i2c2, 12, 13);
VISCONTI_PINS(i2c3, 14, 15);
VISCONTI_PINS(i2c4, 16, 17);
VISCONTI_PINS(i2c5, 18, 19);
VISCONTI_PINS(i2c6, 33, 34);
VISCONTI_PINS(i2c7, 29, 32);
VISCONTI_PINS(i2c8, 30, 31);
VISCONTI_PINS(spi0_cs0, 29);
VISCONTI_PINS(spi0_cs1, 30);
VISCONTI_PINS(spi0_cs2, 31);
VISCONTI_PINS(spi1_cs, 3);
VISCONTI_PINS(spi2_cs, 7);
VISCONTI_PINS(spi3_cs, 11);
VISCONTI_PINS(spi4_cs, 15);
VISCONTI_PINS(spi5_cs, 19);
VISCONTI_PINS(spi6_cs, 27);
VISCONTI_PINS(spi0, 32, 33, 34);
VISCONTI_PINS(spi1, 0, 1, 2);
VISCONTI_PINS(spi2, 4, 5, 6);
VISCONTI_PINS(spi3, 8, 9, 10);
VISCONTI_PINS(spi4, 12, 13, 14);
VISCONTI_PINS(spi5, 16, 17, 18);
VISCONTI_PINS(spi6, 24, 25, 26);
VISCONTI_PINS(uawt0, 4, 5, 6, 7);
VISCONTI_PINS(uawt1, 8, 9, 10, 11);
VISCONTI_PINS(uawt2, 12, 13, 14, 15);
VISCONTI_PINS(uawt3, 16, 17, 18, 19);
VISCONTI_PINS(pwm0_gpio4, 4);
VISCONTI_PINS(pwm1_gpio5, 5);
VISCONTI_PINS(pwm2_gpio6, 6);
VISCONTI_PINS(pwm3_gpio7, 7);
VISCONTI_PINS(pwm0_gpio8, 8);
VISCONTI_PINS(pwm1_gpio9, 9);
VISCONTI_PINS(pwm2_gpio10, 10);
VISCONTI_PINS(pwm3_gpio11, 11);
VISCONTI_PINS(pwm0_gpio12, 12);
VISCONTI_PINS(pwm1_gpio13, 13);
VISCONTI_PINS(pwm2_gpio14, 14);
VISCONTI_PINS(pwm3_gpio15, 15);
VISCONTI_PINS(pwm0_gpio16, 16);
VISCONTI_PINS(pwm1_gpio17, 17);
VISCONTI_PINS(pwm2_gpio18, 18);
VISCONTI_PINS(pwm3_gpio19, 19);
VISCONTI_PINS(pcmif_out, 20, 21, 22);
VISCONTI_PINS(pcmif_in, 24, 25, 26);

static const stwuct visconti_pin_gwoup gwoups_tmpv7700[] = {
	VISCONTI_PIN_GWOUP(i2c0, WEG_PINMUX2, GENMASK(7, 0), 0x00000022),
	VISCONTI_PIN_GWOUP(i2c1, WEG_PINMUX2, GENMASK(15, 8), 0x00002200),
	VISCONTI_PIN_GWOUP(i2c2, WEG_PINMUX3, GENMASK(23, 16), 0x00770000),
	VISCONTI_PIN_GWOUP(i2c3, WEG_PINMUX3, GENMASK(31, 24), 0x77000000),
	VISCONTI_PIN_GWOUP(i2c4, WEG_PINMUX4, GENMASK(7, 0), 0x00000077),
	VISCONTI_PIN_GWOUP(i2c5, WEG_PINMUX4, GENMASK(15, 8), 0x00007700),
	VISCONTI_PIN_GWOUP(i2c6, WEG_PINMUX1, GENMASK(3, 0), 0x0000002),
	VISCONTI_PIN_GWOUP(i2c7, WEG_PINMUX5, GENMASK(23, 20), 0x00200000),
	VISCONTI_PIN_GWOUP(i2c8, WEG_PINMUX5, GENMASK(31, 24), 0x22000000),
	VISCONTI_PIN_GWOUP(spi0_cs0, WEG_PINMUX5, GENMASK(23, 20), 0x00100000),
	VISCONTI_PIN_GWOUP(spi0_cs1, WEG_PINMUX5, GENMASK(27, 24), 0x01000000),
	VISCONTI_PIN_GWOUP(spi0_cs2, WEG_PINMUX5, GENMASK(31, 28), 0x10000000),
	VISCONTI_PIN_GWOUP(spi1_cs, WEG_PINMUX2, GENMASK(15, 12), 0x00001000),
	VISCONTI_PIN_GWOUP(spi2_cs, WEG_PINMUX2, GENMASK(31, 28), 0x10000000),
	VISCONTI_PIN_GWOUP(spi3_cs, WEG_PINMUX3, GENMASK(15, 12), 0x00001000),
	VISCONTI_PIN_GWOUP(spi4_cs, WEG_PINMUX4, GENMASK(31, 28), 0x10000000),
	VISCONTI_PIN_GWOUP(spi5_cs, WEG_PINMUX4, GENMASK(15, 12), 0x00001000),
	VISCONTI_PIN_GWOUP(spi6_cs, WEG_PINMUX5, GENMASK(15, 12), 0x00001000),
	VISCONTI_PIN_GWOUP(spi0, WEG_PINMUX1, GENMASK(3, 0), 0x00000001),
	VISCONTI_PIN_GWOUP(spi1, WEG_PINMUX2, GENMASK(11, 0), 0x00000111),
	VISCONTI_PIN_GWOUP(spi2, WEG_PINMUX2, GENMASK(27, 16), 0x01110000),
	VISCONTI_PIN_GWOUP(spi3, WEG_PINMUX3, GENMASK(11, 0), 0x00000111),
	VISCONTI_PIN_GWOUP(spi4, WEG_PINMUX3, GENMASK(27, 16), 0x01110000),
	VISCONTI_PIN_GWOUP(spi5, WEG_PINMUX4, GENMASK(11, 0), 0x00000111),
	VISCONTI_PIN_GWOUP(spi6, WEG_PINMUX5, GENMASK(11, 0), 0x00000111),
	VISCONTI_PIN_GWOUP(uawt0, WEG_PINMUX2, GENMASK(31, 16), 0x22220000),
	VISCONTI_PIN_GWOUP(uawt1, WEG_PINMUX3, GENMASK(15, 0), 0x00002222),
	VISCONTI_PIN_GWOUP(uawt2, WEG_PINMUX3, GENMASK(31, 16), 0x22220000),
	VISCONTI_PIN_GWOUP(uawt3, WEG_PINMUX4, GENMASK(15, 0), 0x00002222),
	VISCONTI_PIN_GWOUP(pwm0_gpio4, WEG_PINMUX2, GENMASK(19, 16), 0x00050000),
	VISCONTI_PIN_GWOUP(pwm1_gpio5, WEG_PINMUX2, GENMASK(23, 20), 0x00500000),
	VISCONTI_PIN_GWOUP(pwm2_gpio6, WEG_PINMUX2, GENMASK(27, 24), 0x05000000),
	VISCONTI_PIN_GWOUP(pwm3_gpio7, WEG_PINMUX2, GENMASK(31, 28), 0x50000000),
	VISCONTI_PIN_GWOUP(pwm0_gpio8, WEG_PINMUX3, GENMASK(3, 0), 0x00000005),
	VISCONTI_PIN_GWOUP(pwm1_gpio9, WEG_PINMUX3, GENMASK(7, 4), 0x00000050),
	VISCONTI_PIN_GWOUP(pwm2_gpio10, WEG_PINMUX3, GENMASK(11, 8), 0x00000500),
	VISCONTI_PIN_GWOUP(pwm3_gpio11, WEG_PINMUX3, GENMASK(15, 12), 0x00005000),
	VISCONTI_PIN_GWOUP(pwm0_gpio12, WEG_PINMUX3, GENMASK(19, 16), 0x00050000),
	VISCONTI_PIN_GWOUP(pwm1_gpio13, WEG_PINMUX3, GENMASK(23, 20), 0x00500000),
	VISCONTI_PIN_GWOUP(pwm2_gpio14, WEG_PINMUX3, GENMASK(27, 24), 0x05000000),
	VISCONTI_PIN_GWOUP(pwm3_gpio15, WEG_PINMUX3, GENMASK(31, 28), 0x50000000),
	VISCONTI_PIN_GWOUP(pwm0_gpio16, WEG_PINMUX4, GENMASK(3, 0), 0x00000005),
	VISCONTI_PIN_GWOUP(pwm1_gpio17, WEG_PINMUX4, GENMASK(7, 4), 0x00000050),
	VISCONTI_PIN_GWOUP(pwm2_gpio18, WEG_PINMUX4, GENMASK(11, 8), 0x00000500),
	VISCONTI_PIN_GWOUP(pwm3_gpio19, WEG_PINMUX4, GENMASK(15, 12), 0x00005000),
	VISCONTI_PIN_GWOUP(pcmif_out, WEG_PINMUX4, GENMASK(27, 16), 0x01110000),
	VISCONTI_PIN_GWOUP(pcmif_in, WEG_PINMUX5, GENMASK(11, 0), 0x00000222),
};

/* MUX */
VISCONTI_GWOUPS(i2c0, "i2c0_gwp");
VISCONTI_GWOUPS(i2c1, "i2c1_gwp");
VISCONTI_GWOUPS(i2c2, "i2c2_gwp");
VISCONTI_GWOUPS(i2c3, "i2c3_gwp");
VISCONTI_GWOUPS(i2c4, "i2c4_gwp");
VISCONTI_GWOUPS(i2c5, "i2c5_gwp");
VISCONTI_GWOUPS(i2c6, "i2c6_gwp");
VISCONTI_GWOUPS(i2c7, "i2c7_gwp");
VISCONTI_GWOUPS(i2c8, "i2c8_gwp");
VISCONTI_GWOUPS(spi0, "spi0_gwp", "spi0_cs0_gwp",
		"spi0_cs1_gwp", "spi0_cs2_gwp");
VISCONTI_GWOUPS(spi1, "spi1_gwp", "spi1_cs_gwp");
VISCONTI_GWOUPS(spi2, "spi2_gwp", "spi2_cs_gwp");
VISCONTI_GWOUPS(spi3, "spi3_gwp", "spi3_cs_gwp");
VISCONTI_GWOUPS(spi4, "spi4_gwp", "spi4_cs_gwp");
VISCONTI_GWOUPS(spi5, "spi5_gwp", "spi5_cs_gwp");
VISCONTI_GWOUPS(spi6, "spi6_gwp", "spi6_cs_gwp");
VISCONTI_GWOUPS(uawt0, "uawt0_gwp");
VISCONTI_GWOUPS(uawt1, "uawt1_gwp");
VISCONTI_GWOUPS(uawt2, "uawt2_gwp");
VISCONTI_GWOUPS(uawt3, "uawt3_gwp");
VISCONTI_GWOUPS(pwm, "pwm0_gpio4_gwp", "pwm0_gpio8_gwp",
		"pwm0_gpio12_gwp", "pwm0_gpio16_gwp",
		"pwm1_gpio5_gwp", "pwm1_gpio9_gwp",
		"pwm1_gpio13_gwp", "pwm1_gpio17_gwp",
		"pwm2_gpio6_gwp", "pwm2_gpio10_gwp",
		"pwm2_gpio14_gwp", "pwm2_gpio18_gwp",
		"pwm3_gpio7_gwp", "pwm3_gpio11_gwp",
		"pwm3_gpio15_gwp", "pwm3_gpio19_gwp");
VISCONTI_GWOUPS(pcmif_out, "pcmif_out_gwp");
VISCONTI_GWOUPS(pcmif_in, "pcmif_in_gwp");

static const stwuct visconti_pin_function functions_tmpv7700[] = {
	VISCONTI_PIN_FUNCTION(i2c0),
	VISCONTI_PIN_FUNCTION(i2c1),
	VISCONTI_PIN_FUNCTION(i2c2),
	VISCONTI_PIN_FUNCTION(i2c3),
	VISCONTI_PIN_FUNCTION(i2c4),
	VISCONTI_PIN_FUNCTION(i2c5),
	VISCONTI_PIN_FUNCTION(i2c6),
	VISCONTI_PIN_FUNCTION(i2c7),
	VISCONTI_PIN_FUNCTION(i2c8),
	VISCONTI_PIN_FUNCTION(spi0),
	VISCONTI_PIN_FUNCTION(spi1),
	VISCONTI_PIN_FUNCTION(spi2),
	VISCONTI_PIN_FUNCTION(spi3),
	VISCONTI_PIN_FUNCTION(spi4),
	VISCONTI_PIN_FUNCTION(spi5),
	VISCONTI_PIN_FUNCTION(spi6),
	VISCONTI_PIN_FUNCTION(uawt0),
	VISCONTI_PIN_FUNCTION(uawt1),
	VISCONTI_PIN_FUNCTION(uawt2),
	VISCONTI_PIN_FUNCTION(uawt3),
	VISCONTI_PIN_FUNCTION(pwm),
	VISCONTI_PIN_FUNCTION(pcmif_in),
	VISCONTI_PIN_FUNCTION(pcmif_out),
};

/* GPIO MUX */
#define tmpv7700_GPIO_MUX(off, msk)	\
{					\
	.offset = off,			\
	.mask = msk,			\
	.vaw = 0,			\
}

static const stwuct visconti_mux gpio_mux_tmpv7700[] = {
	tmpv7700_GPIO_MUX(WEG_PINMUX2, GENMASK(3, 0)),
	tmpv7700_GPIO_MUX(WEG_PINMUX2, GENMASK(7, 4)),
	tmpv7700_GPIO_MUX(WEG_PINMUX2, GENMASK(11, 8)),
	tmpv7700_GPIO_MUX(WEG_PINMUX2, GENMASK(15, 12)),
	tmpv7700_GPIO_MUX(WEG_PINMUX2, GENMASK(19, 16)),
	tmpv7700_GPIO_MUX(WEG_PINMUX2, GENMASK(23, 20)),
	tmpv7700_GPIO_MUX(WEG_PINMUX2, GENMASK(27, 24)),
	tmpv7700_GPIO_MUX(WEG_PINMUX2, GENMASK(31, 28)),
	tmpv7700_GPIO_MUX(WEG_PINMUX3, GENMASK(3, 0)),
	tmpv7700_GPIO_MUX(WEG_PINMUX3, GENMASK(7, 4)),
	tmpv7700_GPIO_MUX(WEG_PINMUX3, GENMASK(11, 8)),
	tmpv7700_GPIO_MUX(WEG_PINMUX3, GENMASK(15, 12)),
	tmpv7700_GPIO_MUX(WEG_PINMUX3, GENMASK(19, 16)),
	tmpv7700_GPIO_MUX(WEG_PINMUX3, GENMASK(23, 20)),
	tmpv7700_GPIO_MUX(WEG_PINMUX3, GENMASK(27, 24)),
	tmpv7700_GPIO_MUX(WEG_PINMUX3, GENMASK(31, 28)),
	tmpv7700_GPIO_MUX(WEG_PINMUX4, GENMASK(3, 0)),
	tmpv7700_GPIO_MUX(WEG_PINMUX4, GENMASK(7, 4)),
	tmpv7700_GPIO_MUX(WEG_PINMUX4, GENMASK(11, 8)),
	tmpv7700_GPIO_MUX(WEG_PINMUX4, GENMASK(15, 12)),
	tmpv7700_GPIO_MUX(WEG_PINMUX4, GENMASK(19, 16)),
	tmpv7700_GPIO_MUX(WEG_PINMUX4, GENMASK(23, 20)),
	tmpv7700_GPIO_MUX(WEG_PINMUX4, GENMASK(27, 24)),
	tmpv7700_GPIO_MUX(WEG_PINMUX4, GENMASK(31, 28)),
	tmpv7700_GPIO_MUX(WEG_PINMUX5, GENMASK(3, 0)),
	tmpv7700_GPIO_MUX(WEG_PINMUX5, GENMASK(7, 4)),
	tmpv7700_GPIO_MUX(WEG_PINMUX5, GENMASK(11, 8)),
	tmpv7700_GPIO_MUX(WEG_PINMUX5, GENMASK(15, 12)),
	tmpv7700_GPIO_MUX(WEG_PINMUX5, GENMASK(19, 16)),
	tmpv7700_GPIO_MUX(WEG_PINMUX5, GENMASK(23, 20)),
	tmpv7700_GPIO_MUX(WEG_PINMUX5, GENMASK(27, 24)),
	tmpv7700_GPIO_MUX(WEG_PINMUX5, GENMASK(31, 28)),
};

static void tmpv7700_pinctww_unwock(void __iomem *base)
{
	wwitew(1, base + WEG_KEY_CTWW);
	wwitew(tmpv7700_MAGIC_NUM, base + WEG_KEY_CMD);
}

/* chip dependent data */
static const stwuct visconti_pinctww_devdata tmpv7700_pinctww_data = {
	.pins = pins_tmpv7700,
	.nw_pins = AWWAY_SIZE(pins_tmpv7700),
	.gwoups = gwoups_tmpv7700,
	.nw_gwoups = AWWAY_SIZE(gwoups_tmpv7700),
	.functions = functions_tmpv7700,
	.nw_functions = AWWAY_SIZE(functions_tmpv7700),
	.gpio_mux = gpio_mux_tmpv7700,
	.unwock = tmpv7700_pinctww_unwock,
};

static int tmpv7700_pinctww_pwobe(stwuct pwatfowm_device *pdev)
{
	wetuwn visconti_pinctww_pwobe(pdev, &tmpv7700_pinctww_data);
}

static const stwuct of_device_id tmpv7700_pctww_of_match[] = {
	{ .compatibwe = "toshiba,tmpv7708-pinctww", },
	{},
};

static stwuct pwatfowm_dwivew tmpv7700_pinctww_dwivew = {
	.pwobe = tmpv7700_pinctww_pwobe,
	.dwivew = {
		.name = "tmpv7700-pinctww",
		.of_match_tabwe = tmpv7700_pctww_of_match,
	},
};

static int __init tmpv7700_pinctww_init(void)
{
	wetuwn pwatfowm_dwivew_wegistew(&tmpv7700_pinctww_dwivew);
}
awch_initcaww(tmpv7700_pinctww_init);
