

================================================================
== Vitis HLS Report for 'MVAU_hls_4'
================================================================
* Date:           Fri Nov  8 14:16:47 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_MVAU_hls_4
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.175 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   246075|   246075|  2.461 ms|  2.461 ms|  246076|  246076|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_Matrix_Vector_Activate_Stream_Batch_fu_86  |Matrix_Vector_Activate_Stream_Batch  |   246072|   246072|  2.461 ms|  2.461 ms|  246072|  246072|       no|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   24|    3449|   2196|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     43|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   24|    3454|   2241|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   10|       3|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |grp_Matrix_Vector_Activate_Stream_Batch_fu_86  |Matrix_Vector_Activate_Stream_Batch  |        0|  24|  3449|  2196|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                          |                                     |        0|  24|  3449|  2196|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY  |       and|   0|  0|   2|           1|           1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                       |          |   0|  0|   2|           1|           1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  25|          5|    1|          5|
    |in0_V_TREADY_int_regslice      |   9|          2|    1|          2|
    |weights_V_TREADY_int_regslice  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  43|          9|    3|          9|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                   |  4|   0|    4|          0|
    |grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       |  5|   0|    5|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------+-----+-----+--------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_none|    MVAU_hls_4|  return value|
|ap_rst_n          |   in|    1|  ap_ctrl_none|    MVAU_hls_4|  return value|
|in0_V_TDATA       |   in|   32|          axis|         in0_V|       pointer|
|in0_V_TVALID      |   in|    1|          axis|         in0_V|       pointer|
|in0_V_TREADY      |  out|    1|          axis|         in0_V|       pointer|
|weights_V_TDATA   |   in|  288|          axis|     weights_V|       pointer|
|weights_V_TVALID  |   in|    1|          axis|     weights_V|       pointer|
|weights_V_TREADY  |  out|    1|          axis|     weights_V|       pointer|
|out_V_TDATA       |  out|   16|          axis|         out_V|       pointer|
|out_V_TVALID      |  out|    1|          axis|         out_V|       pointer|
|out_V_TREADY      |   in|    1|          axis|         out_V|       pointer|
+------------------+-----+-----+--------------+--------------+--------------+

