\section{Experiment}

\subsection{Environment Settings (TODO)}
\begin{frame}
    \frametitle{Environment}
    \begin{itemize}
    	\item Intel Xeon E5-2620 2.40 GHz
    		\begin{itemize}
    		 	\item L1 cache 384 KiB
    		 	\item L2 cache 1536 KiB
    		 	\item L3 cache 15 MiB
    		 \end{itemize}
    	\item Intel 2013 Xeon Phi Coprocessor 31S1P 1.1 GHz
    		\begin{itemize}
    			\item 57 Cores
    			\item L2 cache 512 KiB per core with 32 KiB L1 cache
    			\footnote{\url{http://www.cpu-world.com/CPUs/Xeon_Phi/}}
    			\item Physical memory 8GB
    		\end{itemize}
    	\item (No) Intel 2016 Xeon Phi Coprocessor 7290 1.5 GHz
    		\begin{itemize}
    			\item \$6254 (about NTD 180,000)
    			\item 72 Cores
    			\item L2 cache 1 MiB per core with 32 KiB L1 cache
    			\item Physical memory 384 GB
    		\end{itemize}
    \end{itemize}
\end{frame}

\subsection{Parallel VGLCS}
\begin{frame}
	\frametitle{Runtime}
	\begin{figure}[!ht]
		\centering
		\subfigure[Runtime]{
			\input{./figure/fig-parallel-n}
			\label{fig:fig-parallel}
		}
		%\subfigure[Little core cluster]{
		%	\input{./data/light_little}
		%	\label{fig:light_little}
		%}
		\caption{Serial Algorithm and Parallel Algorithm}
		\label{fig:light_weight}
	\end{figure}
\end{frame}

\begin{frame}
	\frametitle{Scalability}
	\begin{figure}[!ht]
		\centering
		\subfigure[Scalability]{
			\input{./figure/fig-parallel-p}
			\label{fig:fig-parallel}
		}
		%\subfigure[Little core cluster]{
		%	\input{./data/light_little}
		%	\label{fig:light_little}
		%}
		\caption{Parallel Algorithm}
		\label{fig:light_weight}
	\end{figure}
\end{frame}

\subsection{Parallel RMQ and Cache-Oblivious Cartesian Tree}
\begin{frame}
	\frametitle{Speedup}
	We have $N$ elements of an array and $N$ querys.
	\begin{itemize}
		\setlength\itemsep{1em}
		\item When $N = 30000$ and maximum length of interval $L \le 100$, \texttt{CORQM} can speedup $1.25\times$ 
		because of less cache-misses.
	\end{itemize}
\end{frame}