$comment
	File created using the following command:
		vcd file ram.msim.vcd -direction
$end
$date
	Mon Oct 14 21:19:22 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ram_vhd_vec_tst $end
$var wire 1 ! address [4] $end
$var wire 1 " address [3] $end
$var wire 1 # address [2] $end
$var wire 1 $ address [1] $end
$var wire 1 % address [0] $end
$var wire 1 & clock $end
$var wire 1 ' data [3] $end
$var wire 1 ( data [2] $end
$var wire 1 ) data [1] $end
$var wire 1 * data [0] $end
$var wire 1 + q [3] $end
$var wire 1 , q [2] $end
$var wire 1 - q [1] $end
$var wire 1 . q [0] $end
$var wire 1 / wren $end

$scope module i1 $end
$var wire 1 0 gnd $end
$var wire 1 1 vcc $end
$var wire 1 2 unknown $end
$var wire 1 3 devoe $end
$var wire 1 4 devclrn $end
$var wire 1 5 devpor $end
$var wire 1 6 ww_devoe $end
$var wire 1 7 ww_devclrn $end
$var wire 1 8 ww_devpor $end
$var wire 1 9 ww_address [4] $end
$var wire 1 : ww_address [3] $end
$var wire 1 ; ww_address [2] $end
$var wire 1 < ww_address [1] $end
$var wire 1 = ww_address [0] $end
$var wire 1 > ww_clock $end
$var wire 1 ? ww_data [3] $end
$var wire 1 @ ww_data [2] $end
$var wire 1 A ww_data [1] $end
$var wire 1 B ww_data [0] $end
$var wire 1 C ww_wren $end
$var wire 1 D ww_q [3] $end
$var wire 1 E ww_q [2] $end
$var wire 1 F ww_q [1] $end
$var wire 1 G ww_q [0] $end
$var wire 1 H \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 I \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 J \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 K \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 L \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 M \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 N \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 O \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 P \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 Q \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 R \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 S \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 T \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 U \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 V \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 W \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 X \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 Y \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 Z \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 [ \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 \ \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 ] \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 ^ \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 _ \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [17] $end
$var wire 1 ` \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [16] $end
$var wire 1 a \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [15] $end
$var wire 1 b \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [14] $end
$var wire 1 c \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [13] $end
$var wire 1 d \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [12] $end
$var wire 1 e \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [11] $end
$var wire 1 f \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [10] $end
$var wire 1 g \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [9] $end
$var wire 1 h \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [8] $end
$var wire 1 i \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [7] $end
$var wire 1 j \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [6] $end
$var wire 1 k \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [5] $end
$var wire 1 l \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 m \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 n \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 o \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 p \ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 q \clock~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 r \clock~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 s \clock~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 t \clock~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 u \q[0]~output_o\ $end
$var wire 1 v \q[1]~output_o\ $end
$var wire 1 w \q[2]~output_o\ $end
$var wire 1 x \q[3]~output_o\ $end
$var wire 1 y \wren~input_o\ $end
$var wire 1 z \clock~input_o\ $end
$var wire 1 { \clock~inputclkctrl_outclk\ $end
$var wire 1 | \data[0]~input_o\ $end
$var wire 1 } \address[0]~input_o\ $end
$var wire 1 ~ \address[1]~input_o\ $end
$var wire 1 !! \address[2]~input_o\ $end
$var wire 1 "! \address[3]~input_o\ $end
$var wire 1 #! \address[4]~input_o\ $end
$var wire 1 $! \data[1]~input_o\ $end
$var wire 1 %! \data[2]~input_o\ $end
$var wire 1 &! \data[3]~input_o\ $end
$var wire 1 '! \ram_instance|altsyncram_component|auto_generated|q_a\ [3] $end
$var wire 1 (! \ram_instance|altsyncram_component|auto_generated|q_a\ [2] $end
$var wire 1 )! \ram_instance|altsyncram_component|auto_generated|q_a\ [1] $end
$var wire 1 *! \ram_instance|altsyncram_component|auto_generated|q_a\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
1/
00
11
x2
13
14
15
16
17
18
0>
1C
0u
0v
0w
0x
xy
xz
x{
x|
x}
x~
x!!
x"!
x#!
x$!
x%!
x&!
0!
0"
0#
0$
0%
1'
1(
1)
1*
09
0:
0;
0<
0=
1?
1@
1A
1B
0D
0E
0F
0G
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0'!
0(!
0)!
0*!
1q
1r
1s
xt
0+
0,
0-
0.
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
xV
xW
xX
xY
xZ
x[
x\
x]
x^
$end
#594
1y
1&!
1%!
1$!
1|
1Y
1X
1W
1V
#759
0#!
0"!
0!!
0~
0}
0^
0]
0\
0[
0Z
#761
0z
0t
#919
0{
#50000
1&
1>
#50596
1z
1t
#50776
1{
#55015
1p
1o
1n
1m
1*!
1)!
1(!
1'!
#58126
1x
1D
1+
#58559
1u
1G
1.
#58841
1w
1E
1,
#59810
1v
1F
1-
#100000
0&
0>
#100761
0z
0t
#100919
0{
#150000
1&
1>
#150596
1z
1t
#150776
1{
#200000
0&
0>
#200761
0z
0t
#200919
0{
#250000
1&
1>
#250596
1z
1t
#250776
1{
#300000
0&
0>
#300761
0z
0t
#300919
0{
#350000
1&
1>
#350596
1z
1t
#350776
1{
#400000
0&
0>
#400761
0z
0t
#400919
0{
#450000
1&
1>
#450596
1z
1t
#450776
1{
#500000
0&
0>
#500761
0z
0t
#500919
0{
#550000
1&
1>
#550596
1z
1t
#550776
1{
#600000
0&
0>
#600761
0z
0t
#600919
0{
#650000
1&
1>
#650596
1z
1t
#650776
1{
#700000
0&
0>
#700761
0z
0t
#700919
0{
#750000
1&
1>
#750596
1z
1t
#750776
1{
#800000
0&
0>
#800761
0z
0t
#800919
0{
#850000
1&
1>
#850596
1z
1t
#850776
1{
#900000
0&
0>
#900761
0z
0t
#900919
0{
#950000
1&
1>
#950596
1z
1t
#950776
1{
#1000000
