// Seed: 783472996
macromodule module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1,
    input uwire id_2,
    input tri id_3,
    output uwire id_4,
    input supply0 id_5,
    input tri id_6
);
  tri id_8 = 1;
  module_0 modCall_1 (
      id_8,
      id_8
  );
endmodule
module module_2 ();
  wire id_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1
  );
endmodule
module module_3 (
    output uwire id_0,
    input tri id_1,
    input wor id_2,
    output uwire id_3,
    input supply1 id_4,
    input uwire id_5
    , id_9,
    output wand id_6,
    output wor id_7
);
  id_10(
      .id_0(1), .id_1(1), .id_2(id_5)
  );
  assign module_4.type_4 = 0;
endmodule
module module_4 (
    input tri1 id_0,
    input wand id_1
);
  supply0 id_3 = id_0;
  module_3 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3
  );
endmodule
