Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Nov 12 13:44:05 2018
| Host         : lin11-418cvlb.ece.tamu.edu running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file combination_lock_timing_summary_routed.rpt -rpx combination_lock_timing_summary_routed.rpx
| Design       : combination_lock
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: U1/FSM_sequential_state_reg[0]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U1/FSM_sequential_state_reg[1]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U1/FSM_sequential_state_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.574        0.000                      0                    9        0.224        0.000                      0                    9        7.500        0.000                       0                    13  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 8.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        18.574        0.000                      0                    9        0.224        0.000                      0                    9        7.500        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       18.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.574ns  (required time - arrival time)
  Source:                 syncC/buff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            U1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.580ns (41.440%)  route 0.820ns (58.560%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 24.764 - 20.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.744     5.196    syncC/Clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  syncC/buff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  syncC/buff2_reg/Q
                         net (fo=3, routed)           0.820     6.472    U1/O3
    SLICE_X43Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.596 r  U1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.596    U1/FSM_sequential_state[0]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  U1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.569    24.764    U1/Clk
    SLICE_X43Y31         FDRE                                         r  U1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.410    25.174    
                         clock uncertainty           -0.035    25.139    
    SLICE_X43Y31         FDRE (Setup_fdre_C_D)        0.031    25.170    U1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         25.170    
                         arrival time                          -6.596    
  -------------------------------------------------------------------
                         slack                                 18.574    

Slack (MET) :             18.574ns  (required time - arrival time)
  Source:                 syncC/buff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            U1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.580ns (41.499%)  route 0.818ns (58.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 24.764 - 20.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.744     5.196    syncC/Clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  syncC/buff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  syncC/buff2_reg/Q
                         net (fo=3, routed)           0.818     6.470    U1/O3
    SLICE_X43Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.594 r  U1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.594    U1/FSM_sequential_state[1]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  U1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.569    24.764    U1/Clk
    SLICE_X43Y31         FDRE                                         r  U1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.410    25.174    
                         clock uncertainty           -0.035    25.139    
    SLICE_X43Y31         FDRE (Setup_fdre_C_D)        0.029    25.168    U1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         25.168    
                         arrival time                          -6.594    
  -------------------------------------------------------------------
                         slack                                 18.574    

Slack (MET) :             18.592ns  (required time - arrival time)
  Source:                 syncC/buff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            U1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.608ns (42.648%)  route 0.818ns (57.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 24.764 - 20.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.744     5.196    syncC/Clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  syncC/buff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  syncC/buff2_reg/Q
                         net (fo=3, routed)           0.818     6.470    U1/O3
    SLICE_X43Y31         LUT2 (Prop_lut2_I1_O)        0.152     6.622 r  U1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.622    U1/FSM_sequential_state[2]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  U1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.569    24.764    U1/Clk
    SLICE_X43Y31         FDRE                                         r  U1/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.410    25.174    
                         clock uncertainty           -0.035    25.139    
    SLICE_X43Y31         FDRE (Setup_fdre_C_D)        0.075    25.214    U1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         25.214    
                         arrival time                          -6.622    
  -------------------------------------------------------------------
                         slack                                 18.592    

Slack (MET) :             18.830ns  (required time - arrival time)
  Source:                 syncB/buff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncB/buff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.456ns (43.274%)  route 0.598ns (56.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 24.763 - 20.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.744     5.196    syncB/Clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  syncB/buff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  syncB/buff1_reg/Q
                         net (fo=1, routed)           0.598     6.250    syncB/buff1_reg_n_0
    SLICE_X43Y29         FDRE                                         r  syncB/buff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.568    24.763    syncB/Clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  syncB/buff2_reg/C
                         clock pessimism              0.433    25.196    
                         clock uncertainty           -0.035    25.161    
    SLICE_X43Y29         FDRE (Setup_fdre_C_D)       -0.081    25.080    syncB/buff2_reg
  -------------------------------------------------------------------
                         required time                         25.080    
                         arrival time                          -6.250    
  -------------------------------------------------------------------
                         slack                                 18.830    

Slack (MET) :             18.841ns  (required time - arrival time)
  Source:                 syncC/buff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncC/buff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.776%)  route 0.610ns (57.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 24.763 - 20.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.744     5.196    syncC/Clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  syncC/buff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  syncC/buff1_reg/Q
                         net (fo=1, routed)           0.610     6.262    syncC/buff1_reg_n_0
    SLICE_X43Y29         FDRE                                         r  syncC/buff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.568    24.763    syncC/Clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  syncC/buff2_reg/C
                         clock pessimism              0.433    25.196    
                         clock uncertainty           -0.035    25.161    
    SLICE_X43Y29         FDRE (Setup_fdre_C_D)       -0.058    25.103    syncC/buff2_reg
  -------------------------------------------------------------------
                         required time                         25.103    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                 18.841    

Slack (MET) :             18.881ns  (required time - arrival time)
  Source:                 syncA/buff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncA/buff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.518ns (49.891%)  route 0.520ns (50.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 24.763 - 20.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.744     5.196    syncA/Clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  syncA/buff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.518     5.714 r  syncA/buff1_reg/Q
                         net (fo=1, routed)           0.520     6.235    syncA/buff1
    SLICE_X42Y29         FDRE                                         r  syncA/buff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.568    24.763    syncA/Clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  syncA/buff2_reg/C
                         clock pessimism              0.433    25.196    
                         clock uncertainty           -0.035    25.161    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)       -0.045    25.116    syncA/buff2_reg
  -------------------------------------------------------------------
                         required time                         25.116    
                         arrival time                          -6.235    
  -------------------------------------------------------------------
                         slack                                 18.881    

Slack (MET) :             18.952ns  (required time - arrival time)
  Source:                 syncB/buff0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncB/buff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.456ns (49.132%)  route 0.472ns (50.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 24.763 - 20.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.739     5.191    syncB/Clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  syncB/buff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456     5.647 r  syncB/buff0_reg/Q
                         net (fo=1, routed)           0.472     6.119    syncB/buff0_reg_n_0
    SLICE_X43Y29         FDRE                                         r  syncB/buff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.568    24.763    syncB/Clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  syncB/buff1_reg/C
                         clock pessimism              0.410    25.173    
                         clock uncertainty           -0.035    25.138    
    SLICE_X43Y29         FDRE (Setup_fdre_C_D)       -0.067    25.071    syncB/buff1_reg
  -------------------------------------------------------------------
                         required time                         25.071    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                 18.952    

Slack (MET) :             18.956ns  (required time - arrival time)
  Source:                 syncC/buff0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncC/buff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.456ns (49.025%)  route 0.474ns (50.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 24.763 - 20.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.739     5.191    syncC/Clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  syncC/buff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456     5.647 r  syncC/buff0_reg/Q
                         net (fo=1, routed)           0.474     6.121    syncC/buff0_reg_n_0
    SLICE_X43Y29         FDRE                                         r  syncC/buff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.568    24.763    syncC/Clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  syncC/buff1_reg/C
                         clock pessimism              0.410    25.173    
                         clock uncertainty           -0.035    25.138    
    SLICE_X43Y29         FDRE (Setup_fdre_C_D)       -0.061    25.077    syncC/buff1_reg
  -------------------------------------------------------------------
                         required time                         25.077    
                         arrival time                          -6.121    
  -------------------------------------------------------------------
                         slack                                 18.956    

Slack (MET) :             18.986ns  (required time - arrival time)
  Source:                 syncA/buff0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncA/buff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.456ns (49.025%)  route 0.474ns (50.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 24.763 - 20.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.739     5.191    syncA/Clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  syncA/buff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456     5.647 r  syncA/buff0_reg/Q
                         net (fo=1, routed)           0.474     6.121    syncA/buff0
    SLICE_X42Y29         FDRE                                         r  syncA/buff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.568    24.763    syncA/Clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  syncA/buff1_reg/C
                         clock pessimism              0.410    25.173    
                         clock uncertainty           -0.035    25.138    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)       -0.031    25.107    syncA/buff1_reg
  -------------------------------------------------------------------
                         required time                         25.107    
                         arrival time                          -6.121    
  -------------------------------------------------------------------
                         slack                                 18.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 syncB/buff0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncB/buff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.582     1.425    syncB/Clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  syncB/buff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     1.566 r  syncB/buff0_reg/Q
                         net (fo=1, routed)           0.170     1.736    syncB/buff0_reg_n_0
    SLICE_X43Y29         FDRE                                         r  syncB/buff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.852     1.930    syncB/Clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  syncB/buff1_reg/C
                         clock pessimism             -0.488     1.442    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.070     1.512    syncB/buff1_reg
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 syncC/buff0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncC/buff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.582     1.425    syncC/Clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  syncC/buff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     1.566 r  syncC/buff0_reg/Q
                         net (fo=1, routed)           0.172     1.738    syncC/buff0_reg_n_0
    SLICE_X43Y29         FDRE                                         r  syncC/buff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.852     1.930    syncC/Clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  syncC/buff1_reg/C
                         clock pessimism             -0.488     1.442    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.070     1.512    syncC/buff1_reg
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 syncA/buff0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncA/buff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.582     1.425    syncA/Clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  syncA/buff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     1.566 r  syncA/buff0_reg/Q
                         net (fo=1, routed)           0.172     1.738    syncA/buff0
    SLICE_X42Y29         FDRE                                         r  syncA/buff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.852     1.930    syncA/Clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  syncA/buff1_reg/C
                         clock pessimism             -0.488     1.442    
    SLICE_X42Y29         FDRE (Hold_fdre_C_D)         0.059     1.501    syncA/buff1_reg
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 syncC/buff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncC/buff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.585     1.428    syncC/Clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  syncC/buff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  syncC/buff1_reg/Q
                         net (fo=1, routed)           0.201     1.770    syncC/buff1_reg_n_0
    SLICE_X43Y29         FDRE                                         r  syncC/buff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.852     1.930    syncC/Clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  syncC/buff2_reg/C
                         clock pessimism             -0.502     1.428    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.072     1.500    syncC/buff2_reg
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 syncB/buff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncB/buff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.500%)  route 0.199ns (58.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.585     1.428    syncB/Clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  syncB/buff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  syncB/buff1_reg/Q
                         net (fo=1, routed)           0.199     1.767    syncB/buff1_reg_n_0
    SLICE_X43Y29         FDRE                                         r  syncB/buff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.852     1.930    syncB/Clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  syncB/buff2_reg/C
                         clock pessimism             -0.502     1.428    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.066     1.494    syncB/buff2_reg
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 syncA/buff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncA/buff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.585     1.428    syncA/Clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  syncA/buff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  syncA/buff1_reg/Q
                         net (fo=1, routed)           0.170     1.762    syncA/buff1
    SLICE_X42Y29         FDRE                                         r  syncA/buff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.852     1.930    syncA/Clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  syncA/buff2_reg/C
                         clock pessimism             -0.502     1.428    
    SLICE_X42Y29         FDRE (Hold_fdre_C_D)         0.052     1.480    syncA/buff2_reg
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 syncC/buff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            U1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.185ns (38.896%)  route 0.291ns (61.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.585     1.428    syncC/Clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  syncC/buff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.569 f  syncC/buff2_reg/Q
                         net (fo=3, routed)           0.291     1.859    U1/O3
    SLICE_X43Y31         LUT2 (Prop_lut2_I1_O)        0.044     1.903 r  U1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.903    U1/FSM_sequential_state[2]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  U1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.854     1.932    U1/Clk
    SLICE_X43Y31         FDRE                                         r  U1/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.488     1.444    
    SLICE_X43Y31         FDRE (Hold_fdre_C_D)         0.107     1.551    U1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 syncC/buff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            U1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.106%)  route 0.290ns (60.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.585     1.428    syncC/Clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  syncC/buff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.569 f  syncC/buff2_reg/Q
                         net (fo=3, routed)           0.290     1.858    U1/O3
    SLICE_X43Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.903 r  U1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.903    U1/FSM_sequential_state[0]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  U1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.854     1.932    U1/Clk
    SLICE_X43Y31         FDRE                                         r  U1/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.488     1.444    
    SLICE_X43Y31         FDRE (Hold_fdre_C_D)         0.092     1.536    U1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 syncC/buff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            U1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (39.024%)  route 0.291ns (60.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.585     1.428    syncC/Clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  syncC/buff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.569 f  syncC/buff2_reg/Q
                         net (fo=3, routed)           0.291     1.859    U1/O3
    SLICE_X43Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.904 r  U1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.904    U1/FSM_sequential_state[1]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  U1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.854     1.932    U1/Clk
    SLICE_X43Y31         FDRE                                         r  U1/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.488     1.444    
    SLICE_X43Y31         FDRE (Hold_fdre_C_D)         0.091     1.535    U1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 8.000 }
Period(ns):         20.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y31    U1/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y31    U1/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y31    U1/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y26    syncA/buff0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y29    syncA/buff1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y29    syncA/buff2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y26    syncB/buff0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y29    syncB/buff1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y29    syncB/buff2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y31    U1/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y31    U1/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y31    U1/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y31    U1/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y31    U1/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y31    U1/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X42Y29    syncA/buff1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X42Y29    syncA/buff2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y29    syncB/buff1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y29    syncB/buff2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X42Y29    syncA/buff1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X42Y29    syncA/buff2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y29    syncB/buff1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y29    syncB/buff2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y29    syncC/buff1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y29    syncC/buff2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y31    U1/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y31    U1/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y31    U1/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y26    syncA/buff0_reg/C



