{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510967084048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510967084048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 20:04:43 2017 " "Processing started: Fri Nov 17 20:04:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510967084048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510967084048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map g03_lab4 -c g03_lab4 --generate_functional_sim_netlist " "Command: quartus_map g03_lab4 -c g03_lab4 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510967084048 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1510967084371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g03_rules.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g03_rules.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g03_rules-rules " "Found design unit 1: g03_rules-rules" {  } { { "g03_rules.vhd" "" { Text "C:/altera/13.0sp1/projects/Lab4/g03_rules.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510967084895 ""} { "Info" "ISGN_ENTITY_NAME" "1 g03_rules " "Found entity 1: g03_rules" {  } { { "g03_rules.vhd" "" { Text "C:/altera/13.0sp1/projects/Lab4/g03_rules.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510967084895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510967084895 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Lab2/g03_lab4.bdf " "Can't analyze file -- file ../Lab2/g03_lab4.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1510967084899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g03_lab4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g03_lab4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g03_lab4 " "Found entity 1: g03_lab4" {  } { { "g03_lab4.bdf" "" { Schematic "C:/altera/13.0sp1/projects/Lab4/g03_lab4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510967084903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510967084903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g03_lab4 " "Elaborating entity \"g03_lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1510967084936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g03_rules g03_rules:inst1 " "Elaborating entity \"g03_rules\" for hierarchy \"g03_rules:inst1\"" {  } { { "g03_lab4.bdf" "inst1" { Schematic "C:/altera/13.0sp1/projects/Lab4/g03_lab4.bdf" { { 248 320 536 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510967084940 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_hand g03_rules.vhd(31) " "VHDL Process Statement warning at g03_rules.vhd(31): signal \"current_hand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g03_rules.vhd" "" { Text "C:/altera/13.0sp1/projects/Lab4/g03_rules.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510967084942 "|g03_lab4|g03_rules:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_card g03_rules.vhd(32) " "VHDL Process Statement warning at g03_rules.vhd(32): signal \"next_card\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g03_rules.vhd" "" { Text "C:/altera/13.0sp1/projects/Lab4/g03_rules.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510967084942 "|g03_lab4|g03_rules:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "play_card g03_rules.vhd(34) " "VHDL Process Statement warning at g03_rules.vhd(34): signal \"play_card\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g03_rules.vhd" "" { Text "C:/altera/13.0sp1/projects/Lab4/g03_rules.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510967084943 "|g03_lab4|g03_rules:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "play_card g03_rules.vhd(37) " "VHDL Process Statement warning at g03_rules.vhd(37): signal \"play_card\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g03_rules.vhd" "" { Text "C:/altera/13.0sp1/projects/Lab4/g03_rules.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510967084943 "|g03_lab4|g03_rules:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hand_card g03_rules.vhd(37) " "VHDL Process Statement warning at g03_rules.vhd(37): signal \"hand_card\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g03_rules.vhd" "" { Text "C:/altera/13.0sp1/projects/Lab4/g03_rules.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510967084943 "|g03_lab4|g03_rules:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hand_card g03_rules.vhd(41) " "VHDL Process Statement warning at g03_rules.vhd(41): signal \"hand_card\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g03_rules.vhd" "" { Text "C:/altera/13.0sp1/projects/Lab4/g03_rules.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510967084943 "|g03_lab4|g03_rules:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "play_card g03_rules.vhd(41) " "VHDL Process Statement warning at g03_rules.vhd(41): signal \"play_card\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g03_rules.vhd" "" { Text "C:/altera/13.0sp1/projects/Lab4/g03_rules.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510967084943 "|g03_lab4|g03_rules:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "legal_play g03_rules.vhd(28) " "VHDL Process Statement warning at g03_rules.vhd(28): inferring latch(es) for signal or variable \"legal_play\", which holds its previous value in one or more paths through the process" {  } { { "g03_rules.vhd" "" { Text "C:/altera/13.0sp1/projects/Lab4/g03_rules.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510967084944 "|g03_lab4|g03_rules:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "legal_play g03_rules.vhd(28) " "Inferred latch for \"legal_play\" at g03_rules.vhd(28)" {  } { { "g03_rules.vhd" "" { Text "C:/altera/13.0sp1/projects/Lab4/g03_rules.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510967084945 "|g03_lab4|g03_rules:inst1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "g03_rules:inst1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"g03_rules:inst1\|Mod0\"" {  } { { "g03_rules.vhd" "Mod0" { Text "C:/altera/13.0sp1/projects/Lab4/g03_rules.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510967084991 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1510967084991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "g03_rules:inst1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"g03_rules:inst1\|lpm_divide:Mod0\"" {  } { { "g03_rules.vhd" "" { Text "C:/altera/13.0sp1/projects/Lab4/g03_rules.vhd" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510967085036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g03_rules:inst1\|lpm_divide:Mod0 " "Instantiated megafunction \"g03_rules:inst1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510967085037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510967085037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510967085037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510967085037 ""}  } { { "g03_rules.vhd" "" { Text "C:/altera/13.0sp1/projects/Lab4/g03_rules.vhd" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510967085037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "C:/altera/13.0sp1/projects/Lab4/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510967085107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510967085107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/altera/13.0sp1/projects/Lab4/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510967085121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510967085121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/altera/13.0sp1/projects/Lab4/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510967085140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510967085140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/altera/13.0sp1/projects/Lab4/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510967085242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510967085242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/altera/13.0sp1/projects/Lab4/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510967085313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510967085313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "569 " "Peak virtual memory: 569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510967085441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 20:04:45 2017 " "Processing ended: Fri Nov 17 20:04:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510967085441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510967085441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510967085441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510967085441 ""}
