 Starting Cynthesizer DPOpt (Linux)
  Time: August 04, 2016. 23:02:00
  Host: zhang-01.ece.cornell.edu
  User: yw777
  Args: --dofile /opt/cadence/STRATUS152/share/stratus/tcl/bdw_cmd_shell.tcl -x bdw_server_start

               Cynthesizer DpOpt
               =================
              Version: 2015.1.01 

  Copyright (c) 2014-2015 Cadence Design Systems.  All rights reserved worldwide.
  
  Warning: This computer program is protected by copyright law and 
  international treaties.  Unauthorized reproduction, modification, 
  or distribution of this program, or any portion of it, may result 
  in severe civil and criminal penalties.
INFO: Using installation at: /opt/cadence/STRATUS152/tools.lnx86/cellmath/ (DPEAPI-3)
  
  Info: Script "/opt/cadence/STRATUS152/share/stratus/tcl/bdw_cmd_shell.tcl" run successfully

##########################################################################
# Starting in server mode with port 56394
#   client pid = 1930
##########################################################################
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /opt/cadence/STRATUS152/tools.lnx86/cellmath/ (DPEAPI-3)
WARNING: No library loaded, loading generic library. (CMDSHELL-13)
WARNING: No directories in variable lib_path  (CMDSHELL-10)
INFO: Reading LBF file '/opt/cadence/STRATUS152/tools.lnx86/cellmath/libs/generic.lbf' and building datastructures (LBFPARSE-1)
INFO: Reading LBF file '/opt/cadence/STRATUS152/tools.lnx86/cellmath/libs/gencount.lbf' and building datastructures (LBFPARSE-1)
INFO: Constructing composite cells (CMDSHELL-4)
INFO: Library load complete (CMDSHELL-5)
INFO: Instantiating implementation module "vv_add_Equal_10Ux2U_1U_4" (CMDSHELL-8)
/home/staff/yw777/Stratus_HLS/vv_add/bdw_work/modules/vv_add/VIVADO_DSP/vv_add_Equal_10Ux2U_1U_4.sdl(3,3): INFO: Running flattening on "vv_add_Equal_10Ux2U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "vv_add_Equal_10Ux2U_1U_4" is now selected. (CMDSHELL-12)
  Writing Verilog Bvrl Model vv_add_Equal_10Ux2U_1U_4 for output to /home/staff/yw777/Stratus_HLS/vv_add/bdw_work/modules/vv_add/VIVADO_DSP/v_rtl/vv_add_Equal_10Ux2U_1U_4.input.v
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /opt/cadence/STRATUS152/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "vv_add_And_1U_0_4" (CMDSHELL-8)
/home/staff/yw777/Stratus_HLS/vv_add/bdw_work/modules/vv_add/VIVADO_DSP/vv_add_And_1U_0_4.sdl(3,3): INFO: Running flattening on "vv_add_And_1U_0_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "vv_add_And_1U_0_4" is now selected. (CMDSHELL-12)
  Writing Verilog Bvrl Model vv_add_And_1U_0_4 for output to /home/staff/yw777/Stratus_HLS/vv_add/bdw_work/modules/vv_add/VIVADO_DSP/v_rtl/vv_add_And_1U_0_4.input.v
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /opt/cadence/STRATUS152/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "vv_add_Add_64U_3_4" (CMDSHELL-8)
/home/staff/yw777/Stratus_HLS/vv_add/bdw_work/modules/vv_add/VIVADO_DSP/vv_add_Add_64U_3_4.sdl(3,3): INFO: Running flattening on "vv_add_Add_64U_3_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "vv_add_Add_64U_3_4" is now selected. (CMDSHELL-12)
  Writing Verilog Bvrl Model vv_add_Add_64U_3_4 for output to /home/staff/yw777/Stratus_HLS/vv_add/bdw_work/modules/vv_add/VIVADO_DSP/v_rtl/vv_add_Add_64U_3_4.input.v
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /opt/cadence/STRATUS152/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "vv_add_Eqi3u10_4" (CMDSHELL-8)
/home/staff/yw777/Stratus_HLS/vv_add/bdw_work/modules/vv_add/VIVADO_DSP/vv_add_Eqi3u10_4.sdl(3,3): INFO: Running flattening on "vv_add_Eqi3u10_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "vv_add_Eqi3u10_4" is now selected. (CMDSHELL-12)
  Writing Verilog Bvrl Model vv_add_Eqi3u10_4 for output to /home/staff/yw777/Stratus_HLS/vv_add/bdw_work/modules/vv_add/VIVADO_DSP/v_rtl/vv_add_Eqi3u10_4.input.v
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /opt/cadence/STRATUS152/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "vv_add_Eqi2u10_4" (CMDSHELL-8)
/home/staff/yw777/Stratus_HLS/vv_add/bdw_work/modules/vv_add/VIVADO_DSP/vv_add_Eqi2u10_4.sdl(3,3): INFO: Running flattening on "vv_add_Eqi2u10_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "vv_add_Eqi2u10_4" is now selected. (CMDSHELL-12)
  Writing Verilog Bvrl Model vv_add_Eqi2u10_4 for output to /home/staff/yw777/Stratus_HLS/vv_add/bdw_work/modules/vv_add/VIVADO_DSP/v_rtl/vv_add_Eqi2u10_4.input.v
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /opt/cadence/STRATUS152/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.

  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /opt/cadence/STRATUS152/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.

  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /opt/cadence/STRATUS152/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.

  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /opt/cadence/STRATUS152/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.

  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /opt/cadence/STRATUS152/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.

  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /opt/cadence/STRATUS152/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "vv_add_DECODE_128U_9_4" (CMDSHELL-8)
/home/staff/yw777/Stratus_HLS/vv_add/bdw_work/modules/vv_add/VIVADO_DSP/vv_add_DECODE_128U_9_4.sdl(3,3): INFO: Running flattening on "vv_add_DECODE_128U_9_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "vv_add_DECODE_128U_9_4" is now selected. (CMDSHELL-12)
  Writing Verilog Bvrl Model vv_add_DECODE_128U_9_4 for output to /home/staff/yw777/Stratus_HLS/vv_add/bdw_work/modules/vv_add/VIVADO_DSP/v_rtl/vv_add_DECODE_128U_9_4.input.v
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /opt/cadence/STRATUS152/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "vv_add_DECODE_16U_8_4" (CMDSHELL-8)
/home/staff/yw777/Stratus_HLS/vv_add/bdw_work/modules/vv_add/VIVADO_DSP/vv_add_DECODE_16U_8_4.sdl(3,3): INFO: Running flattening on "vv_add_DECODE_16U_8_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "vv_add_DECODE_16U_8_4" is now selected. (CMDSHELL-12)
  Writing Verilog Bvrl Model vv_add_DECODE_16U_8_4 for output to /home/staff/yw777/Stratus_HLS/vv_add/bdw_work/modules/vv_add/VIVADO_DSP/v_rtl/vv_add_DECODE_16U_8_4.input.v
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /opt/cadence/STRATUS152/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "vv_add_NotBit_1U_7_4" (CMDSHELL-8)
/home/staff/yw777/Stratus_HLS/vv_add/bdw_work/modules/vv_add/VIVADO_DSP/vv_add_NotBit_1U_7_4.sdl(3,3): INFO: Running flattening on "vv_add_NotBit_1U_7_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "vv_add_NotBit_1U_7_4" is now selected. (CMDSHELL-12)
  Writing Verilog Bvrl Model vv_add_NotBit_1U_7_4 for output to /home/staff/yw777/Stratus_HLS/vv_add/bdw_work/modules/vv_add/VIVADO_DSP/v_rtl/vv_add_NotBit_1U_7_4.input.v
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /opt/cadence/STRATUS152/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "vv_add_Add_4U_6_4" (CMDSHELL-8)
/home/staff/yw777/Stratus_HLS/vv_add/bdw_work/modules/vv_add/VIVADO_DSP/vv_add_Add_4U_6_4.sdl(3,3): INFO: Running flattening on "vv_add_Add_4U_6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "vv_add_Add_4U_6_4" is now selected. (CMDSHELL-12)
  Writing Verilog Bvrl Model vv_add_Add_4U_6_4 for output to /home/staff/yw777/Stratus_HLS/vv_add/bdw_work/modules/vv_add/VIVADO_DSP/v_rtl/vv_add_Add_4U_6_4.input.v
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /opt/cadence/STRATUS152/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "vv_add_Equal_1U_5_4" (CMDSHELL-8)
/home/staff/yw777/Stratus_HLS/vv_add/bdw_work/modules/vv_add/VIVADO_DSP/vv_add_Equal_1U_5_4.sdl(3,3): INFO: Running flattening on "vv_add_Equal_1U_5_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "vv_add_Equal_1U_5_4" is now selected. (CMDSHELL-12)
  Writing Verilog Bvrl Model vv_add_Equal_1U_5_4 for output to /home/staff/yw777/Stratus_HLS/vv_add/bdw_work/modules/vv_add/VIVADO_DSP/v_rtl/vv_add_Equal_1U_5_4.input.v
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /opt/cadence/STRATUS152/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "vv_add_Or_1U_4_4" (CMDSHELL-8)
/home/staff/yw777/Stratus_HLS/vv_add/bdw_work/modules/vv_add/VIVADO_DSP/vv_add_Or_1U_4_4.sdl(3,3): INFO: Running flattening on "vv_add_Or_1U_4_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "vv_add_Or_1U_4_4" is now selected. (CMDSHELL-12)
  Writing Verilog Bvrl Model vv_add_Or_1U_4_4 for output to /home/staff/yw777/Stratus_HLS/vv_add/bdw_work/modules/vv_add/VIVADO_DSP/v_rtl/vv_add_Or_1U_4_4.input.v
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /opt/cadence/STRATUS152/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.

  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /opt/cadence/STRATUS152/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.

  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /opt/cadence/STRATUS152/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.

  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /opt/cadence/STRATUS152/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.

  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /opt/cadence/STRATUS152/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.

  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /opt/cadence/STRATUS152/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.

