-- generated by newgenasym Wed Mar 22 04:53:50 2006

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity adr441 is
    port (    
	GND:       IN     STD_LOGIC;    
	NC:        INOUT  STD_LOGIC;    
	NC1:       INOUT  STD_LOGIC;    
	TP:        INOUT  STD_LOGIC;    
	TP1:       INOUT  STD_LOGIC;    
	TRIM:      INOUT  STD_LOGIC;    
	VIN:       IN     STD_LOGIC;    
	VOUT:      OUT    STD_LOGIC);
end adr441;
