set_max_delay 30 -rise -fall -fall_from and1 -rise_to port* -fall_to clk* -ignore_clock_latency -probe -reset_path
