{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-300,-66",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_mgt -pg 1 -lvl 3 -x 690 -y 220 -defaultsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD
preplace port M_AXI_B -pg 1 -lvl 3 -x 690 -y 200 -defaultsOSRD
preplace port S_AXI_B -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_pcie_perst -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace port port-id_axi_aclk -pg 1 -lvl 3 -x 690 -y 280 -defaultsOSRD
preplace port port-id_axi_aresetn -pg 1 -lvl 3 -x 690 -y 300 -defaultsOSRD
preplace inst pcie_bridge -pg 1 -lvl 2 -x 510 -y 200 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 94 95 93 98 99 96 97 100 101 102 103} -defaultsOSRD -pinDir S_AXI_B left -pinY S_AXI_B 0L -pinDir M_AXI_B right -pinY M_AXI_B 0R -pinDir S_AXI_LITE left -pinY S_AXI_LITE 20L -pinDir pcie_mgt right -pinY pcie_mgt 20R -pinDir sys_clk left -pinY sys_clk 160L -pinDir sys_clk_gt left -pinY sys_clk_gt 180L -pinDir sys_rst_n left -pinY sys_rst_n 100L -pinBusDir cfg_ltssm_state right -pinBusY cfg_ltssm_state 120R -pinDir user_lnk_up right -pinY user_lnk_up 140R -pinDir axi_aclk right -pinY axi_aclk 80R -pinDir axi_aresetn right -pinY axi_aresetn 100R -pinDir axi_ctl_aresetn right -pinY axi_ctl_aresetn 160R -pinBusDir usr_irq_req left -pinBusY usr_irq_req 200L -pinBusDir usr_irq_ack right -pinBusY usr_irq_ack 180R -pinDir interrupt_out right -pinY interrupt_out 200R
preplace inst clock_buffer -pg 1 -lvl 1 -x 170 -y 360 -swap {0 1 2 4 3} -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 0L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 20R -pinBusDir IBUF_DS_ODIV2 right -pinBusY IBUF_DS_ODIV2 0R
preplace inst system_ila -pg 1 -lvl 2 -x 510 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 39 38} -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 0L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 20L
preplace inst axi4_master_plug -pg 1 -lvl 1 -x 170 -y 220 -defaultsOSRD -pinDir AXI right -pinY AXI 0R -pinDir clk right -pinY clk 20R
preplace netloc sys_rst_n_0_1 1 0 2 NJ 300 NJ
preplace netloc util_ds_buf_0_IBUF_DS_ODIV2 1 1 1 N 360
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 1 N 380
preplace netloc xdma_0_axi_aclk 1 1 2 340 460 670
preplace netloc xdma_0_axi_aresetn 1 2 1 NJ 300
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 360
preplace netloc S_AXI_B_1 1 0 2 NJ 60 320
preplace netloc axi4_master_plug_AXI 1 1 1 N 220
preplace netloc xdma_0_M_AXI_B 1 2 1 NJ 200
preplace netloc xdma_0_pcie_mgt 1 2 1 NJ 220
levelinfo -pg 1 0 170 510 690
pagesize -pg 1 -db -bbox -sgen -130 0 830 470
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-330,-29",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_mgt_0 -pg 1 -lvl 3 -x 670 -y 70 -defaultsOSRD
preplace port PCIE_REFCLK -pg 1 -lvl 0 -x -10 -y 80 -defaultsOSRD
preplace port port-id_PCIE_PERST_LS_65 -pg 1 -lvl 0 -x -10 -y 150 -defaultsOSRD
preplace inst xdma_0 -pg 1 -lvl 2 -x 490 -y 130 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 160 -y 80 -defaultsOSRD
preplace netloc util_ds_buf_0_IBUF_DS_ODIV2 1 1 1 310 90n
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 1 320 70n
preplace netloc sys_rst_n_0_1 1 0 2 NJ 150 NJ
preplace netloc xdma_0_pcie_mgt 1 2 1 N 70
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 80
levelinfo -pg 1 -10 160 490 670
pagesize -pg 1 -db -bbox -sgen -200 -10 810 270
"
}
0
