
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//col_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401278 <.init>:
  401278:	stp	x29, x30, [sp, #-16]!
  40127c:	mov	x29, sp
  401280:	bl	401d68 <ferror@plt+0x768>
  401284:	ldp	x29, x30, [sp], #16
  401288:	ret

Disassembly of section .plt:

0000000000401290 <memcpy@plt-0x20>:
  401290:	stp	x16, x30, [sp, #-16]!
  401294:	adrp	x16, 414000 <ferror@plt+0x12a00>
  401298:	ldr	x17, [x16, #4088]
  40129c:	add	x16, x16, #0xff8
  4012a0:	br	x17
  4012a4:	nop
  4012a8:	nop
  4012ac:	nop

00000000004012b0 <memcpy@plt>:
  4012b0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4012b4:	ldr	x17, [x16]
  4012b8:	add	x16, x16, #0x0
  4012bc:	br	x17

00000000004012c0 <_exit@plt>:
  4012c0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4012c4:	ldr	x17, [x16, #8]
  4012c8:	add	x16, x16, #0x8
  4012cc:	br	x17

00000000004012d0 <strtoul@plt>:
  4012d0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4012d4:	ldr	x17, [x16, #16]
  4012d8:	add	x16, x16, #0x10
  4012dc:	br	x17

00000000004012e0 <strlen@plt>:
  4012e0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4012e4:	ldr	x17, [x16, #24]
  4012e8:	add	x16, x16, #0x18
  4012ec:	br	x17

00000000004012f0 <fputs@plt>:
  4012f0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4012f4:	ldr	x17, [x16, #32]
  4012f8:	add	x16, x16, #0x20
  4012fc:	br	x17

0000000000401300 <exit@plt>:
  401300:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401304:	ldr	x17, [x16, #40]
  401308:	add	x16, x16, #0x28
  40130c:	br	x17

0000000000401310 <dup@plt>:
  401310:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401314:	ldr	x17, [x16, #48]
  401318:	add	x16, x16, #0x30
  40131c:	br	x17

0000000000401320 <strtoimax@plt>:
  401320:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401324:	ldr	x17, [x16, #56]
  401328:	add	x16, x16, #0x38
  40132c:	br	x17

0000000000401330 <strtod@plt>:
  401330:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401334:	ldr	x17, [x16, #64]
  401338:	add	x16, x16, #0x40
  40133c:	br	x17

0000000000401340 <__cxa_atexit@plt>:
  401340:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401344:	ldr	x17, [x16, #72]
  401348:	add	x16, x16, #0x48
  40134c:	br	x17

0000000000401350 <fputc@plt>:
  401350:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401354:	ldr	x17, [x16, #80]
  401358:	add	x16, x16, #0x50
  40135c:	br	x17

0000000000401360 <putwchar@plt>:
  401360:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401364:	ldr	x17, [x16, #88]
  401368:	add	x16, x16, #0x58
  40136c:	br	x17

0000000000401370 <snprintf@plt>:
  401370:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401374:	ldr	x17, [x16, #96]
  401378:	add	x16, x16, #0x60
  40137c:	br	x17

0000000000401380 <localeconv@plt>:
  401380:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401384:	ldr	x17, [x16, #104]
  401388:	add	x16, x16, #0x68
  40138c:	br	x17

0000000000401390 <fileno@plt>:
  401390:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401394:	ldr	x17, [x16, #112]
  401398:	add	x16, x16, #0x70
  40139c:	br	x17

00000000004013a0 <iswspace@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4013a4:	ldr	x17, [x16, #120]
  4013a8:	add	x16, x16, #0x78
  4013ac:	br	x17

00000000004013b0 <malloc@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4013b4:	ldr	x17, [x16, #128]
  4013b8:	add	x16, x16, #0x80
  4013bc:	br	x17

00000000004013c0 <wcwidth@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4013c4:	ldr	x17, [x16, #136]
  4013c8:	add	x16, x16, #0x88
  4013cc:	br	x17

00000000004013d0 <strncmp@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4013d4:	ldr	x17, [x16, #144]
  4013d8:	add	x16, x16, #0x90
  4013dc:	br	x17

00000000004013e0 <bindtextdomain@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4013e4:	ldr	x17, [x16, #152]
  4013e8:	add	x16, x16, #0x98
  4013ec:	br	x17

00000000004013f0 <__libc_start_main@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4013f4:	ldr	x17, [x16, #160]
  4013f8:	add	x16, x16, #0xa0
  4013fc:	br	x17

0000000000401400 <fgetc@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401404:	ldr	x17, [x16, #168]
  401408:	add	x16, x16, #0xa8
  40140c:	br	x17

0000000000401410 <memset@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401414:	ldr	x17, [x16, #176]
  401418:	add	x16, x16, #0xb0
  40141c:	br	x17

0000000000401420 <realloc@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401424:	ldr	x17, [x16, #184]
  401428:	add	x16, x16, #0xb8
  40142c:	br	x17

0000000000401430 <strdup@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401434:	ldr	x17, [x16, #192]
  401438:	add	x16, x16, #0xc0
  40143c:	br	x17

0000000000401440 <close@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401444:	ldr	x17, [x16, #200]
  401448:	add	x16, x16, #0xc8
  40144c:	br	x17

0000000000401450 <__gmon_start__@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401454:	ldr	x17, [x16, #208]
  401458:	add	x16, x16, #0xd0
  40145c:	br	x17

0000000000401460 <strtoumax@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401464:	ldr	x17, [x16, #216]
  401468:	add	x16, x16, #0xd8
  40146c:	br	x17

0000000000401470 <abort@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401474:	ldr	x17, [x16, #224]
  401478:	add	x16, x16, #0xe0
  40147c:	br	x17

0000000000401480 <feof@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401484:	ldr	x17, [x16, #232]
  401488:	add	x16, x16, #0xe8
  40148c:	br	x17

0000000000401490 <textdomain@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401494:	ldr	x17, [x16, #240]
  401498:	add	x16, x16, #0xf0
  40149c:	br	x17

00000000004014a0 <getopt_long@plt>:
  4014a0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4014a4:	ldr	x17, [x16, #248]
  4014a8:	add	x16, x16, #0xf8
  4014ac:	br	x17

00000000004014b0 <strcmp@plt>:
  4014b0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4014b4:	ldr	x17, [x16, #256]
  4014b8:	add	x16, x16, #0x100
  4014bc:	br	x17

00000000004014c0 <warn@plt>:
  4014c0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4014c4:	ldr	x17, [x16, #264]
  4014c8:	add	x16, x16, #0x108
  4014cc:	br	x17

00000000004014d0 <__ctype_b_loc@plt>:
  4014d0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4014d4:	ldr	x17, [x16, #272]
  4014d8:	add	x16, x16, #0x110
  4014dc:	br	x17

00000000004014e0 <strtol@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4014e4:	ldr	x17, [x16, #280]
  4014e8:	add	x16, x16, #0x118
  4014ec:	br	x17

00000000004014f0 <iswgraph@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4014f4:	ldr	x17, [x16, #288]
  4014f8:	add	x16, x16, #0x120
  4014fc:	br	x17

0000000000401500 <free@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401504:	ldr	x17, [x16, #296]
  401508:	add	x16, x16, #0x128
  40150c:	br	x17

0000000000401510 <vasprintf@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401514:	ldr	x17, [x16, #304]
  401518:	add	x16, x16, #0x130
  40151c:	br	x17

0000000000401520 <strndup@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401524:	ldr	x17, [x16, #312]
  401528:	add	x16, x16, #0x138
  40152c:	br	x17

0000000000401530 <strspn@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401534:	ldr	x17, [x16, #320]
  401538:	add	x16, x16, #0x140
  40153c:	br	x17

0000000000401540 <strchr@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401544:	ldr	x17, [x16, #328]
  401548:	add	x16, x16, #0x148
  40154c:	br	x17

0000000000401550 <getwchar@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401554:	ldr	x17, [x16, #336]
  401558:	add	x16, x16, #0x150
  40155c:	br	x17

0000000000401560 <fflush@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401564:	ldr	x17, [x16, #344]
  401568:	add	x16, x16, #0x158
  40156c:	br	x17

0000000000401570 <warnx@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401574:	ldr	x17, [x16, #352]
  401578:	add	x16, x16, #0x160
  40157c:	br	x17

0000000000401580 <dcgettext@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401584:	ldr	x17, [x16, #360]
  401588:	add	x16, x16, #0x168
  40158c:	br	x17

0000000000401590 <errx@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401594:	ldr	x17, [x16, #368]
  401598:	add	x16, x16, #0x170
  40159c:	br	x17

00000000004015a0 <strcspn@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4015a4:	ldr	x17, [x16, #376]
  4015a8:	add	x16, x16, #0x178
  4015ac:	br	x17

00000000004015b0 <printf@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4015b4:	ldr	x17, [x16, #384]
  4015b8:	add	x16, x16, #0x180
  4015bc:	br	x17

00000000004015c0 <__errno_location@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4015c4:	ldr	x17, [x16, #392]
  4015c8:	add	x16, x16, #0x188
  4015cc:	br	x17

00000000004015d0 <fprintf@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4015d4:	ldr	x17, [x16, #400]
  4015d8:	add	x16, x16, #0x190
  4015dc:	br	x17

00000000004015e0 <err@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4015e4:	ldr	x17, [x16, #408]
  4015e8:	add	x16, x16, #0x198
  4015ec:	br	x17

00000000004015f0 <setlocale@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x13a00>
  4015f4:	ldr	x17, [x16, #416]
  4015f8:	add	x16, x16, #0x1a0
  4015fc:	br	x17

0000000000401600 <ferror@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x13a00>
  401604:	ldr	x17, [x16, #424]
  401608:	add	x16, x16, #0x1a8
  40160c:	br	x17

Disassembly of section .text:

0000000000401610 <.text>:
  401610:	stp	x29, x30, [sp, #-144]!
  401614:	mov	x29, sp
  401618:	stp	x19, x20, [sp, #16]
  40161c:	mov	w19, w0
  401620:	mov	x20, x1
  401624:	mov	w0, #0x6                   	// #6
  401628:	adrp	x1, 403000 <ferror@plt+0x1a00>
  40162c:	add	x1, x1, #0xeb8
  401630:	stp	x21, x22, [sp, #32]
  401634:	adrp	x21, 403000 <ferror@plt+0x1a00>
  401638:	stp	x23, x24, [sp, #48]
  40163c:	add	x21, x21, #0xc78
  401640:	adrp	x23, 403000 <ferror@plt+0x1a00>
  401644:	stp	x25, x26, [sp, #64]
  401648:	adrp	x24, 403000 <ferror@plt+0x1a00>
  40164c:	add	x23, x23, #0xfc0
  401650:	stp	x27, x28, [sp, #80]
  401654:	bl	4015f0 <setlocale@plt>
  401658:	adrp	x1, 403000 <ferror@plt+0x1a00>
  40165c:	add	x1, x1, #0xc66
  401660:	mov	x0, x21
  401664:	bl	4013e0 <bindtextdomain@plt>
  401668:	add	x24, x24, #0xf90
  40166c:	mov	x0, x21
  401670:	adrp	x21, 403000 <ferror@plt+0x1a00>
  401674:	bl	401490 <textdomain@plt>
  401678:	add	x21, x21, #0xf02
  40167c:	adrp	x0, 401000 <memcpy@plt-0x2b0>
  401680:	add	x0, x0, #0xeb0
  401684:	bl	403c08 <ferror@plt+0x2608>
  401688:	mov	w25, #0x1                   	// #1
  40168c:	adrp	x0, 415000 <ferror@plt+0x13a00>
  401690:	add	x22, x0, #0x200
  401694:	mov	w1, #0x100                 	// #256
  401698:	str	x0, [sp, #120]
  40169c:	str	w25, [x22, #44]
  4016a0:	stp	w1, wzr, [x22, #72]
  4016a4:	mov	x3, x23
  4016a8:	mov	x2, x21
  4016ac:	mov	x1, x20
  4016b0:	mov	w0, w19
  4016b4:	mov	x4, #0x0                   	// #0
  4016b8:	bl	4014a0 <getopt_long@plt>
  4016bc:	cmn	w0, #0x1
  4016c0:	b.ne	4016f0 <ferror@plt+0xf0>  // b.any
  4016c4:	adrp	x0, 415000 <ferror@plt+0x13a00>
  4016c8:	ldr	w0, [x0, #472]
  4016cc:	cmp	w0, w19
  4016d0:	b.eq	401908 <ferror@plt+0x308>  // b.none
  4016d4:	adrp	x1, 403000 <ferror@plt+0x1a00>
  4016d8:	add	x1, x1, #0xf0c
  4016dc:	mov	w2, #0x5                   	// #5
  4016e0:	mov	x0, #0x0                   	// #0
  4016e4:	bl	401580 <dcgettext@plt>
  4016e8:	bl	401570 <warnx@plt>
  4016ec:	b	401714 <ferror@plt+0x114>
  4016f0:	cmp	w0, #0x70
  4016f4:	b.gt	401768 <ferror@plt+0x168>
  4016f8:	cmp	w0, #0x61
  4016fc:	b.gt	40174c <ferror@plt+0x14c>
  401700:	cmp	w0, #0x48
  401704:	adrp	x20, 415000 <ferror@plt+0x13a00>
  401708:	b.eq	4017f8 <ferror@plt+0x1f8>  // b.none
  40170c:	cmp	w0, #0x56
  401710:	b.eq	4017cc <ferror@plt+0x1cc>  // b.none
  401714:	adrp	x0, 415000 <ferror@plt+0x13a00>
  401718:	mov	w2, #0x5                   	// #5
  40171c:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401720:	add	x1, x1, #0xedb
  401724:	ldr	x19, [x0, #456]
  401728:	mov	x0, #0x0                   	// #0
  40172c:	bl	401580 <dcgettext@plt>
  401730:	adrp	x1, 415000 <ferror@plt+0x13a00>
  401734:	ldr	x2, [x1, #496]
  401738:	mov	x1, x0
  40173c:	mov	x0, x19
  401740:	bl	4015d0 <fprintf@plt>
  401744:	mov	w0, #0x1                   	// #1
  401748:	b	4017f4 <ferror@plt+0x1f4>
  40174c:	sub	w2, w0, #0x62
  401750:	cmp	w2, #0xe
  401754:	b.hi	401714 <ferror@plt+0x114>  // b.pmore
  401758:	ldrb	w0, [x24, w2, uxtw]
  40175c:	adr	x1, 401768 <ferror@plt+0x168>
  401760:	add	x0, x1, w0, sxtb #2
  401764:	br	x0
  401768:	cmp	w0, #0x78
  40176c:	b.ne	401714 <ferror@plt+0x114>  // b.any
  401770:	str	wzr, [x22, #44]
  401774:	b	4016a4 <ferror@plt+0xa4>
  401778:	str	w25, [x22, #40]
  40177c:	b	4016a4 <ferror@plt+0xa4>
  401780:	str	w25, [x22, #4]
  401784:	b	4016a4 <ferror@plt+0xa4>
  401788:	str	w25, [x22, #44]
  40178c:	b	4016a4 <ferror@plt+0xa4>
  401790:	adrp	x0, 415000 <ferror@plt+0x13a00>
  401794:	mov	w2, #0x5                   	// #5
  401798:	adrp	x1, 403000 <ferror@plt+0x1a00>
  40179c:	add	x1, x1, #0xc83
  4017a0:	ldr	x26, [x0, #464]
  4017a4:	mov	x0, #0x0                   	// #0
  4017a8:	bl	401580 <dcgettext@plt>
  4017ac:	mov	x1, x0
  4017b0:	mov	x0, x26
  4017b4:	bl	402c20 <ferror@plt+0x1620>
  4017b8:	lsl	w0, w0, #1
  4017bc:	str	w0, [x22, #72]
  4017c0:	b	4016a4 <ferror@plt+0xa4>
  4017c4:	str	w25, [x22, #76]
  4017c8:	b	4016a4 <ferror@plt+0xa4>
  4017cc:	mov	w2, #0x5                   	// #5
  4017d0:	adrp	x1, 403000 <ferror@plt+0x1a00>
  4017d4:	mov	x0, #0x0                   	// #0
  4017d8:	add	x1, x1, #0xc93
  4017dc:	bl	401580 <dcgettext@plt>
  4017e0:	ldr	x1, [x20, #496]
  4017e4:	adrp	x2, 403000 <ferror@plt+0x1a00>
  4017e8:	add	x2, x2, #0xc9f
  4017ec:	bl	4015b0 <printf@plt>
  4017f0:	mov	w0, #0x0                   	// #0
  4017f4:	bl	401300 <exit@plt>
  4017f8:	adrp	x0, 415000 <ferror@plt+0x13a00>
  4017fc:	mov	w2, #0x5                   	// #5
  401800:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401804:	add	x1, x1, #0xcb1
  401808:	ldr	x19, [x0, #480]
  40180c:	mov	x0, #0x0                   	// #0
  401810:	bl	401580 <dcgettext@plt>
  401814:	mov	x1, x0
  401818:	ldr	x2, [x20, #496]
  40181c:	mov	x0, x19
  401820:	bl	4015d0 <fprintf@plt>
  401824:	mov	x1, x19
  401828:	mov	w0, #0xa                   	// #10
  40182c:	bl	401350 <fputc@plt>
  401830:	mov	w2, #0x5                   	// #5
  401834:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401838:	mov	x0, #0x0                   	// #0
  40183c:	add	x1, x1, #0xcc8
  401840:	bl	401580 <dcgettext@plt>
  401844:	mov	x1, x19
  401848:	bl	4012f0 <fputs@plt>
  40184c:	mov	w2, #0x5                   	// #5
  401850:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401854:	mov	x0, #0x0                   	// #0
  401858:	add	x1, x1, #0xce8
  40185c:	bl	401580 <dcgettext@plt>
  401860:	mov	x1, x0
  401864:	mov	x0, x19
  401868:	bl	4015d0 <fprintf@plt>
  40186c:	mov	w2, #0x5                   	// #5
  401870:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401874:	mov	x0, #0x0                   	// #0
  401878:	add	x1, x1, #0xe22
  40187c:	bl	401580 <dcgettext@plt>
  401880:	mov	x1, x0
  401884:	adrp	x0, 403000 <ferror@plt+0x1a00>
  401888:	add	x0, x0, #0xe34
  40188c:	bl	4015b0 <printf@plt>
  401890:	mov	w2, #0x5                   	// #5
  401894:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401898:	mov	x0, #0x0                   	// #0
  40189c:	add	x1, x1, #0xe50
  4018a0:	bl	401580 <dcgettext@plt>
  4018a4:	mov	x1, x0
  4018a8:	adrp	x0, 403000 <ferror@plt+0x1a00>
  4018ac:	add	x0, x0, #0xe60
  4018b0:	bl	4015b0 <printf@plt>
  4018b4:	mov	x1, x19
  4018b8:	mov	w0, #0xa                   	// #10
  4018bc:	bl	401350 <fputc@plt>
  4018c0:	mov	w2, #0x5                   	// #5
  4018c4:	adrp	x1, 403000 <ferror@plt+0x1a00>
  4018c8:	mov	x0, #0x0                   	// #0
  4018cc:	add	x1, x1, #0xe7c
  4018d0:	bl	401580 <dcgettext@plt>
  4018d4:	mov	x1, x0
  4018d8:	ldr	x2, [x20, #496]
  4018dc:	mov	x0, x19
  4018e0:	bl	4015d0 <fprintf@plt>
  4018e4:	mov	w2, #0x5                   	// #5
  4018e8:	adrp	x1, 403000 <ferror@plt+0x1a00>
  4018ec:	mov	x0, #0x0                   	// #0
  4018f0:	add	x1, x1, #0xeb9
  4018f4:	bl	401580 <dcgettext@plt>
  4018f8:	adrp	x1, 403000 <ferror@plt+0x1a00>
  4018fc:	add	x1, x1, #0xed4
  401900:	bl	4015b0 <printf@plt>
  401904:	b	4017f0 <ferror@plt+0x1f0>
  401908:	mov	w0, #0x1                   	// #1
  40190c:	strb	w0, [x22, #48]
  401910:	mov	w25, #0x0                   	// #0
  401914:	mov	w19, #0x0                   	// #0
  401918:	bl	4022f0 <ferror@plt+0xcf0>
  40191c:	mov	x27, x0
  401920:	mov	w0, #0x1                   	// #1
  401924:	stp	wzr, w0, [sp, #104]
  401928:	adrp	x0, 403000 <ferror@plt+0x1a00>
  40192c:	add	x0, x0, #0xf28
  401930:	mov	w23, #0x0                   	// #0
  401934:	mov	w20, #0x0                   	// #0
  401938:	mov	w21, #0x0                   	// #0
  40193c:	mov	x24, #0x0                   	// #0
  401940:	str	x27, [x22, #64]
  401944:	stp	wzr, wzr, [sp, #112]
  401948:	str	x0, [sp, #128]
  40194c:	adrp	x0, 403000 <ferror@plt+0x1a00>
  401950:	add	x0, x0, #0xf53
  401954:	str	x0, [sp, #136]
  401958:	adrp	x0, 415000 <ferror@plt+0x13a00>
  40195c:	ldr	x0, [x0, #488]
  401960:	bl	401480 <feof@plt>
  401964:	cbz	w0, 401970 <ferror@plt+0x370>
  401968:	mov	w20, #0x0                   	// #0
  40196c:	b	4019b8 <ferror@plt+0x3b8>
  401970:	bl	4015c0 <__errno_location@plt>
  401974:	str	wzr, [x0]
  401978:	mov	x28, x0
  40197c:	bl	401550 <getwchar@plt>
  401980:	mov	w26, w0
  401984:	cmn	w0, #0x1
  401988:	b.ne	4019f8 <ferror@plt+0x3f8>  // b.any
  40198c:	ldr	w0, [x28]
  401990:	cmp	w0, #0x54
  401994:	b.ne	401968 <ferror@plt+0x368>  // b.any
  401998:	mov	w2, #0x5                   	// #5
  40199c:	mov	w20, #0x1                   	// #1
  4019a0:	adrp	x1, 403000 <ferror@plt+0x1a00>
  4019a4:	mov	x0, #0x0                   	// #0
  4019a8:	add	x1, x1, #0xf16
  4019ac:	bl	401580 <dcgettext@plt>
  4019b0:	add	w1, w23, #0x1
  4019b4:	bl	4014c0 <warn@plt>
  4019b8:	ldr	x27, [x27, #16]
  4019bc:	cbnz	x27, 401cc4 <ferror@plt+0x6c4>
  4019c0:	cbz	w23, 401ce8 <ferror@plt+0x6e8>
  4019c4:	ldr	w1, [sp, #112]
  4019c8:	sub	w0, w19, w25
  4019cc:	add	w0, w0, w1
  4019d0:	add	w0, w0, #0x1
  4019d4:	bl	402384 <ferror@plt+0xd84>
  4019d8:	ldrsb	w0, [x22, #48]
  4019dc:	cmp	w0, #0x1
  4019e0:	b.eq	401ccc <ferror@plt+0x6cc>  // b.none
  4019e4:	mov	w0, #0xf                   	// #15
  4019e8:	bl	401360 <putwchar@plt>
  4019ec:	cmn	w0, #0x1
  4019f0:	b.ne	401ccc <ferror@plt+0x6cc>  // b.any
  4019f4:	bl	401f24 <ferror@plt+0x924>
  4019f8:	bl	4014f0 <iswgraph@plt>
  4019fc:	cbnz	w0, 401ae4 <ferror@plt+0x4e4>
  401a00:	sub	w1, w26, #0x8
  401a04:	cmp	w1, #0x18
  401a08:	b.hi	401ab0 <ferror@plt+0x4b0>  // b.pmore
  401a0c:	adrp	x0, 403000 <ferror@plt+0x1a00>
  401a10:	add	x0, x0, #0xfa0
  401a14:	ldrb	w0, [x0, w1, uxtw]
  401a18:	adr	x1, 401a24 <ferror@plt+0x424>
  401a1c:	add	x0, x1, w0, sxtb #2
  401a20:	br	x0
  401a24:	mov	w0, #0x1                   	// #1
  401a28:	str	w0, [sp, #108]
  401a2c:	b	401958 <ferror@plt+0x358>
  401a30:	cbz	w21, 401958 <ferror@plt+0x358>
  401a34:	cbz	x24, 401a44 <ferror@plt+0x444>
  401a38:	ldr	w0, [x24, #12]
  401a3c:	sub	w21, w21, w0
  401a40:	b	401958 <ferror@plt+0x358>
  401a44:	sub	w21, w21, #0x1
  401a48:	b	401958 <ferror@plt+0x358>
  401a4c:	bl	401550 <getwchar@plt>
  401a50:	cmp	w0, #0x8
  401a54:	b.eq	401a70 <ferror@plt+0x470>  // b.none
  401a58:	cmp	w0, #0x9
  401a5c:	b.eq	401a78 <ferror@plt+0x478>  // b.none
  401a60:	cmp	w0, #0x7
  401a64:	b.ne	401958 <ferror@plt+0x358>  // b.any
  401a68:	sub	w20, w20, #0x2
  401a6c:	b	401958 <ferror@plt+0x358>
  401a70:	sub	w20, w20, #0x1
  401a74:	b	401958 <ferror@plt+0x358>
  401a78:	add	w20, w20, #0x1
  401a7c:	cmp	w23, w20
  401a80:	csel	w23, w23, w20, ge  // ge = tcont
  401a84:	b	401958 <ferror@plt+0x358>
  401a88:	add	w20, w20, #0x2
  401a8c:	cmp	w23, w20
  401a90:	csel	w23, w23, w20, ge  // ge = tcont
  401a94:	mov	w21, #0x0                   	// #0
  401a98:	b	401958 <ferror@plt+0x358>
  401a9c:	mov	w0, #0x2                   	// #2
  401aa0:	b	401a28 <ferror@plt+0x428>
  401aa4:	orr	w21, w21, #0x7
  401aa8:	add	w21, w21, #0x1
  401aac:	b	401958 <ferror@plt+0x358>
  401ab0:	mov	w0, w26
  401ab4:	bl	4013a0 <iswspace@plt>
  401ab8:	cbz	w0, 401adc <ferror@plt+0x4dc>
  401abc:	mov	w0, w26
  401ac0:	bl	4013c0 <wcwidth@plt>
  401ac4:	cmp	w0, #0x0
  401ac8:	b.le	401958 <ferror@plt+0x358>
  401acc:	mov	w0, w26
  401ad0:	bl	4013c0 <wcwidth@plt>
  401ad4:	add	w21, w21, w0
  401ad8:	b	401958 <ferror@plt+0x358>
  401adc:	ldr	w0, [x22, #76]
  401ae0:	cbz	w0, 401958 <ferror@plt+0x358>
  401ae4:	ldr	w0, [sp, #104]
  401ae8:	sub	w0, w19, w0
  401aec:	cmp	w0, w20
  401af0:	b.eq	401b98 <ferror@plt+0x598>  // b.none
  401af4:	ldr	w0, [x22, #4]
  401af8:	sub	w28, w20, w19
  401afc:	cbnz	w0, 401b58 <ferror@plt+0x558>
  401b00:	and	w0, w20, #0x1
  401b04:	str	w0, [sp, #104]
  401b08:	add	w28, w28, w0
  401b0c:	tbz	w28, #31, 401c8c <ferror@plt+0x68c>
  401b10:	mov	x19, x27
  401b14:	ldr	x27, [x27, #8]
  401b18:	cbnz	x27, 401b60 <ferror@plt+0x560>
  401b1c:	cbnz	w25, 401c2c <ferror@plt+0x62c>
  401b20:	mov	w27, w28
  401b24:	mov	x24, x19
  401b28:	bl	4022f0 <ferror@plt+0xcf0>
  401b2c:	str	x0, [x22, #64]
  401b30:	mov	x19, x0
  401b34:	adds	w27, w27, #0x1
  401b38:	str	x0, [x24, #8]
  401b3c:	str	x24, [x0, #16]
  401b40:	b.ne	401b24 <ferror@plt+0x524>  // b.any
  401b44:	ldr	w0, [sp, #112]
  401b48:	sub	w0, w0, w28
  401b4c:	str	w0, [sp, #112]
  401b50:	mov	x27, x19
  401b54:	b	401b68 <ferror@plt+0x568>
  401b58:	str	wzr, [sp, #104]
  401b5c:	b	401b0c <ferror@plt+0x50c>
  401b60:	adds	w28, w28, #0x1
  401b64:	b.ne	401b10 <ferror@plt+0x510>  // b.any
  401b68:	ldr	w0, [sp, #104]
  401b6c:	add	w19, w20, w0
  401b70:	sub	w0, w19, w25
  401b74:	cmp	w0, #0x0
  401b78:	b.le	401b98 <ferror@plt+0x598>
  401b7c:	ldr	w1, [x22, #72]
  401b80:	add	w2, w1, #0x20
  401b84:	cmp	w2, w0
  401b88:	b.hi	401b98 <ferror@plt+0x598>  // b.pmore
  401b8c:	sub	w0, w0, w1
  401b90:	add	w25, w25, w0
  401b94:	bl	402384 <ferror@plt+0xd84>
  401b98:	ldp	w0, w1, [x27, #24]
  401b9c:	add	w1, w1, #0x1
  401ba0:	cmp	w1, w0
  401ba4:	b.lt	401bd0 <ferror@plt+0x5d0>  // b.tstop
  401ba8:	cmp	w0, #0x0
  401bac:	lsl	w24, w0, #1
  401bb0:	mov	w0, #0x5a                  	// #90
  401bb4:	csel	w24, w24, w0, ne  // ne = any
  401bb8:	ldr	x0, [x27]
  401bbc:	mov	w1, w24
  401bc0:	lsl	x1, x1, #4
  401bc4:	bl	401f4c <ferror@plt+0x94c>
  401bc8:	str	x0, [x27]
  401bcc:	str	w24, [x27, #24]
  401bd0:	ldr	x0, [x27]
  401bd4:	cmp	w21, #0x0
  401bd8:	ldr	w24, [x27, #28]
  401bdc:	ldrb	w2, [sp, #108]
  401be0:	add	w1, w24, #0x1
  401be4:	str	w1, [x27, #28]
  401be8:	sbfiz	x1, x24, #4, #32
  401bec:	add	x24, x0, w24, sxtw #4
  401bf0:	strb	w2, [x24, #4]
  401bf4:	csel	w2, w21, wzr, ge  // ge = tcont
  401bf8:	str	w26, [x24, #8]
  401bfc:	str	w2, [x0, x1]
  401c00:	mov	w0, w26
  401c04:	bl	4013c0 <wcwidth@plt>
  401c08:	ldr	w1, [x27, #36]
  401c0c:	str	w0, [x24, #12]
  401c10:	cmp	w1, w21
  401c14:	b.le	401cbc <ferror@plt+0x6bc>
  401c18:	mov	w1, #0x1                   	// #1
  401c1c:	str	w1, [x27, #32]
  401c20:	cmp	w0, #0x0
  401c24:	b.gt	401ad4 <ferror@plt+0x4d4>
  401c28:	b	401958 <ferror@plt+0x358>
  401c2c:	ldr	w0, [sp, #116]
  401c30:	add	w27, w0, #0x1
  401c34:	cbnz	w0, 401c70 <ferror@plt+0x670>
  401c38:	ldr	x1, [sp, #128]
  401c3c:	mov	w2, #0x5                   	// #5
  401c40:	mov	x0, #0x0                   	// #0
  401c44:	bl	401580 <dcgettext@plt>
  401c48:	mov	x24, x0
  401c4c:	mov	w2, #0x5                   	// #5
  401c50:	tbz	w20, #31, 401c7c <ferror@plt+0x67c>
  401c54:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401c58:	add	x1, x1, #0xf43
  401c5c:	mov	x0, #0x0                   	// #0
  401c60:	bl	401580 <dcgettext@plt>
  401c64:	mov	x1, x0
  401c68:	mov	x0, x24
  401c6c:	bl	401570 <warnx@plt>
  401c70:	sub	w20, w20, w28
  401c74:	str	w27, [sp, #116]
  401c78:	b	401b50 <ferror@plt+0x550>
  401c7c:	ldr	x1, [sp, #136]
  401c80:	b	401c5c <ferror@plt+0x65c>
  401c84:	mov	w28, w1
  401c88:	mov	x27, x0
  401c8c:	cbz	w28, 401b68 <ferror@plt+0x568>
  401c90:	ldr	x0, [x27, #16]
  401c94:	sub	w1, w28, #0x1
  401c98:	cbnz	x0, 401c84 <ferror@plt+0x684>
  401c9c:	mov	x19, x27
  401ca0:	bl	4022f0 <ferror@plt+0xcf0>
  401ca4:	str	x19, [x0, #8]
  401ca8:	mov	x27, x0
  401cac:	subs	w28, w28, #0x1
  401cb0:	str	x0, [x19, #16]
  401cb4:	b.ne	401c9c <ferror@plt+0x69c>  // b.any
  401cb8:	b	401b68 <ferror@plt+0x568>
  401cbc:	str	w21, [x27, #36]
  401cc0:	b	401c20 <ferror@plt+0x620>
  401cc4:	add	w19, w19, #0x1
  401cc8:	b	4019b8 <ferror@plt+0x3b8>
  401ccc:	sub	w19, w23, w19
  401cd0:	tbz	w23, #0, 401d08 <ferror@plt+0x708>
  401cd4:	add	w19, w19, #0x1
  401cd8:	ldr	x0, [sp, #120]
  401cdc:	mov	w23, w20
  401ce0:	str	w19, [x0, #512]
  401ce4:	bl	401f8c <ferror@plt+0x98c>
  401ce8:	mov	w0, w23
  401cec:	ldp	x19, x20, [sp, #16]
  401cf0:	ldp	x21, x22, [sp, #32]
  401cf4:	ldp	x23, x24, [sp, #48]
  401cf8:	ldp	x25, x26, [sp, #64]
  401cfc:	ldp	x27, x28, [sp, #80]
  401d00:	ldp	x29, x30, [sp], #144
  401d04:	ret
  401d08:	cmp	w19, #0x0
  401d0c:	mov	w0, #0x2                   	// #2
  401d10:	csel	w19, w19, w0, ne  // ne = any
  401d14:	b	401cd8 <ferror@plt+0x6d8>
  401d18:	mov	x29, #0x0                   	// #0
  401d1c:	mov	x30, #0x0                   	// #0
  401d20:	mov	x5, x0
  401d24:	ldr	x1, [sp]
  401d28:	add	x2, sp, #0x8
  401d2c:	mov	x6, sp
  401d30:	movz	x0, #0x0, lsl #48
  401d34:	movk	x0, #0x0, lsl #32
  401d38:	movk	x0, #0x40, lsl #16
  401d3c:	movk	x0, #0x1610
  401d40:	movz	x3, #0x0, lsl #48
  401d44:	movk	x3, #0x0, lsl #32
  401d48:	movk	x3, #0x40, lsl #16
  401d4c:	movk	x3, #0x3b80
  401d50:	movz	x4, #0x0, lsl #48
  401d54:	movk	x4, #0x0, lsl #32
  401d58:	movk	x4, #0x40, lsl #16
  401d5c:	movk	x4, #0x3c00
  401d60:	bl	4013f0 <__libc_start_main@plt>
  401d64:	bl	401470 <abort@plt>
  401d68:	adrp	x0, 414000 <ferror@plt+0x12a00>
  401d6c:	ldr	x0, [x0, #4064]
  401d70:	cbz	x0, 401d78 <ferror@plt+0x778>
  401d74:	b	401450 <__gmon_start__@plt>
  401d78:	ret
  401d7c:	adrp	x0, 415000 <ferror@plt+0x13a00>
  401d80:	add	x1, x0, #0x1c8
  401d84:	adrp	x0, 415000 <ferror@plt+0x13a00>
  401d88:	add	x0, x0, #0x1c8
  401d8c:	cmp	x1, x0
  401d90:	b.eq	401dbc <ferror@plt+0x7bc>  // b.none
  401d94:	sub	sp, sp, #0x10
  401d98:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401d9c:	ldr	x1, [x1, #3120]
  401da0:	str	x1, [sp, #8]
  401da4:	cbz	x1, 401db4 <ferror@plt+0x7b4>
  401da8:	mov	x16, x1
  401dac:	add	sp, sp, #0x10
  401db0:	br	x16
  401db4:	add	sp, sp, #0x10
  401db8:	ret
  401dbc:	ret
  401dc0:	adrp	x0, 415000 <ferror@plt+0x13a00>
  401dc4:	add	x1, x0, #0x1c8
  401dc8:	adrp	x0, 415000 <ferror@plt+0x13a00>
  401dcc:	add	x0, x0, #0x1c8
  401dd0:	sub	x1, x1, x0
  401dd4:	mov	x2, #0x2                   	// #2
  401dd8:	asr	x1, x1, #3
  401ddc:	sdiv	x1, x1, x2
  401de0:	cbz	x1, 401e0c <ferror@plt+0x80c>
  401de4:	sub	sp, sp, #0x10
  401de8:	adrp	x2, 403000 <ferror@plt+0x1a00>
  401dec:	ldr	x2, [x2, #3128]
  401df0:	str	x2, [sp, #8]
  401df4:	cbz	x2, 401e04 <ferror@plt+0x804>
  401df8:	mov	x16, x2
  401dfc:	add	sp, sp, #0x10
  401e00:	br	x16
  401e04:	add	sp, sp, #0x10
  401e08:	ret
  401e0c:	ret
  401e10:	stp	x29, x30, [sp, #-32]!
  401e14:	mov	x29, sp
  401e18:	str	x19, [sp, #16]
  401e1c:	adrp	x19, 415000 <ferror@plt+0x13a00>
  401e20:	ldrb	w0, [x19, #504]
  401e24:	cbnz	w0, 401e34 <ferror@plt+0x834>
  401e28:	bl	401d7c <ferror@plt+0x77c>
  401e2c:	mov	w0, #0x1                   	// #1
  401e30:	strb	w0, [x19, #504]
  401e34:	ldr	x19, [sp, #16]
  401e38:	ldp	x29, x30, [sp], #32
  401e3c:	ret
  401e40:	b	401dc0 <ferror@plt+0x7c0>
  401e44:	stp	x29, x30, [sp, #-32]!
  401e48:	mov	x29, sp
  401e4c:	stp	x19, x20, [sp, #16]
  401e50:	mov	x19, x0
  401e54:	bl	4015c0 <__errno_location@plt>
  401e58:	str	wzr, [x0]
  401e5c:	mov	x20, x0
  401e60:	mov	x0, x19
  401e64:	bl	401600 <ferror@plt>
  401e68:	cbz	w0, 401e84 <ferror@plt+0x884>
  401e6c:	ldr	w0, [x20]
  401e70:	cmp	w0, #0x9
  401e74:	csetm	w0, ne  // ne = any
  401e78:	ldp	x19, x20, [sp, #16]
  401e7c:	ldp	x29, x30, [sp], #32
  401e80:	ret
  401e84:	mov	x0, x19
  401e88:	bl	401560 <fflush@plt>
  401e8c:	cbnz	w0, 401e6c <ferror@plt+0x86c>
  401e90:	mov	x0, x19
  401e94:	bl	401390 <fileno@plt>
  401e98:	tbnz	w0, #31, 401e6c <ferror@plt+0x86c>
  401e9c:	bl	401310 <dup@plt>
  401ea0:	tbnz	w0, #31, 401e6c <ferror@plt+0x86c>
  401ea4:	bl	401440 <close@plt>
  401ea8:	cbz	w0, 401e78 <ferror@plt+0x878>
  401eac:	b	401e6c <ferror@plt+0x86c>
  401eb0:	stp	x29, x30, [sp, #-16]!
  401eb4:	adrp	x0, 415000 <ferror@plt+0x13a00>
  401eb8:	mov	x29, sp
  401ebc:	ldr	x0, [x0, #480]
  401ec0:	bl	401e44 <ferror@plt+0x844>
  401ec4:	cbz	w0, 401f0c <ferror@plt+0x90c>
  401ec8:	bl	4015c0 <__errno_location@plt>
  401ecc:	ldr	w0, [x0]
  401ed0:	cmp	w0, #0x20
  401ed4:	b.eq	401f0c <ferror@plt+0x90c>  // b.none
  401ed8:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401edc:	mov	w2, #0x5                   	// #5
  401ee0:	add	x1, x1, #0xc40
  401ee4:	cbz	w0, 401efc <ferror@plt+0x8fc>
  401ee8:	mov	x0, #0x0                   	// #0
  401eec:	bl	401580 <dcgettext@plt>
  401ef0:	bl	4014c0 <warn@plt>
  401ef4:	mov	w0, #0x1                   	// #1
  401ef8:	bl	4012c0 <_exit@plt>
  401efc:	mov	x0, #0x0                   	// #0
  401f00:	bl	401580 <dcgettext@plt>
  401f04:	bl	401570 <warnx@plt>
  401f08:	b	401ef4 <ferror@plt+0x8f4>
  401f0c:	adrp	x0, 415000 <ferror@plt+0x13a00>
  401f10:	ldr	x0, [x0, #456]
  401f14:	bl	401e44 <ferror@plt+0x844>
  401f18:	cbnz	w0, 401ef4 <ferror@plt+0x8f4>
  401f1c:	ldp	x29, x30, [sp], #16
  401f20:	ret
  401f24:	stp	x29, x30, [sp, #-16]!
  401f28:	mov	w2, #0x5                   	// #5
  401f2c:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401f30:	mov	x29, sp
  401f34:	add	x1, x1, #0xc40
  401f38:	mov	x0, #0x0                   	// #0
  401f3c:	bl	401580 <dcgettext@plt>
  401f40:	mov	x1, x0
  401f44:	mov	w0, #0x1                   	// #1
  401f48:	bl	401590 <errx@plt>
  401f4c:	stp	x29, x30, [sp, #-32]!
  401f50:	mov	x29, sp
  401f54:	str	x19, [sp, #16]
  401f58:	mov	x19, x1
  401f5c:	bl	401420 <realloc@plt>
  401f60:	cmp	x0, #0x0
  401f64:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  401f68:	b.eq	401f80 <ferror@plt+0x980>  // b.none
  401f6c:	adrp	x1, 403000 <ferror@plt+0x1a00>
  401f70:	mov	x2, x19
  401f74:	add	x1, x1, #0xc4c
  401f78:	mov	w0, #0x1                   	// #1
  401f7c:	bl	4015e0 <err@plt>
  401f80:	ldr	x19, [sp, #16]
  401f84:	ldp	x29, x30, [sp], #32
  401f88:	ret
  401f8c:	stp	x29, x30, [sp, #-48]!
  401f90:	adrp	x1, 415000 <ferror@plt+0x13a00>
  401f94:	mov	x29, sp
  401f98:	ldr	w0, [x1, #512]
  401f9c:	stp	x19, x20, [sp, #16]
  401fa0:	stp	x21, x22, [sp, #32]
  401fa4:	and	w22, w0, #0x1
  401fa8:	mov	x21, x1
  401fac:	tbz	w0, #0, 401fc4 <ferror@plt+0x9c4>
  401fb0:	add	x2, x1, #0x200
  401fb4:	ldr	w1, [x2, #4]
  401fb8:	cbnz	w1, 401fc4 <ferror@plt+0x9c4>
  401fbc:	add	w0, w0, #0x1
  401fc0:	mov	w22, #0x0                   	// #0
  401fc4:	mov	w19, #0x2                   	// #2
  401fc8:	sdiv	w19, w0, w19
  401fcc:	mov	w20, w19
  401fd0:	subs	w20, w20, #0x1
  401fd4:	b.pl	402024 <ferror@plt+0xa24>  // b.nfrst
  401fd8:	cbz	w22, 402010 <ferror@plt+0xa10>
  401fdc:	mov	w0, #0x1b                  	// #27
  401fe0:	bl	401360 <putwchar@plt>
  401fe4:	cmn	w0, #0x1
  401fe8:	b.eq	402034 <ferror@plt+0xa34>  // b.none
  401fec:	mov	w0, #0x39                  	// #57
  401ff0:	bl	401360 <putwchar@plt>
  401ff4:	cmn	w0, #0x1
  401ff8:	b.eq	402034 <ferror@plt+0xa34>  // b.none
  401ffc:	cbnz	w19, 402010 <ferror@plt+0xa10>
  402000:	mov	w0, #0xd                   	// #13
  402004:	bl	401360 <putwchar@plt>
  402008:	cmn	w0, #0x1
  40200c:	b.eq	402034 <ferror@plt+0xa34>  // b.none
  402010:	str	wzr, [x21, #512]
  402014:	ldp	x19, x20, [sp, #16]
  402018:	ldp	x21, x22, [sp, #32]
  40201c:	ldp	x29, x30, [sp], #48
  402020:	ret
  402024:	mov	w0, #0xa                   	// #10
  402028:	bl	401360 <putwchar@plt>
  40202c:	cmn	w0, #0x1
  402030:	b.ne	401fd0 <ferror@plt+0x9d0>  // b.any
  402034:	bl	401f24 <ferror@plt+0x924>
  402038:	stp	x29, x30, [sp, #-80]!
  40203c:	mov	x29, sp
  402040:	stp	x19, x20, [sp, #16]
  402044:	mov	x20, x0
  402048:	stp	x21, x22, [sp, #32]
  40204c:	ldp	w21, w0, [x0, #28]
  402050:	stp	x23, x24, [sp, #48]
  402054:	stp	x25, x26, [sp, #64]
  402058:	cbz	w0, 40218c <ferror@plt+0xb8c>
  40205c:	adrp	x19, 415000 <ferror@plt+0x13a00>
  402060:	add	x19, x19, #0x200
  402064:	ldr	w1, [x20, #24]
  402068:	ldr	w0, [x19, #8]
  40206c:	cmp	w1, w0
  402070:	b.le	402088 <ferror@plt+0xa88>
  402074:	ldr	x0, [x19, #16]
  402078:	str	w1, [x19, #8]
  40207c:	lsl	w1, w1, #4
  402080:	bl	401f4c <ferror@plt+0x94c>
  402084:	str	x0, [x19, #16]
  402088:	ldr	w0, [x19, #24]
  40208c:	ldr	w1, [x20, #36]
  402090:	cmp	w1, w0
  402094:	b.lt	4020b0 <ferror@plt+0xab0>  // b.tstop
  402098:	ldr	x0, [x19, #32]
  40209c:	add	w1, w1, #0x1
  4020a0:	str	w1, [x19, #24]
  4020a4:	lsl	w1, w1, #2
  4020a8:	bl	401f4c <ferror@plt+0x94c>
  4020ac:	str	x0, [x19, #32]
  4020b0:	ldr	x3, [x19, #32]
  4020b4:	mov	x0, #0x1                   	// #1
  4020b8:	ldr	w2, [x20, #36]
  4020bc:	mov	w1, #0x0                   	// #0
  4020c0:	add	x2, x0, w2, sxtw #2
  4020c4:	mov	x0, x3
  4020c8:	bl	401410 <memset@plt>
  4020cc:	mov	x3, x0
  4020d0:	ldr	x1, [x20]
  4020d4:	mov	w2, w21
  4020d8:	mov	x4, x1
  4020dc:	cbz	x4, 4020e8 <ferror@plt+0xae8>
  4020e0:	subs	w2, w2, #0x1
  4020e4:	b.pl	4020f4 <ferror@plt+0xaf4>  // b.nfrst
  4020e8:	mov	x0, #0x0                   	// #0
  4020ec:	mov	w2, #0x0                   	// #0
  4020f0:	b	40211c <ferror@plt+0xb1c>
  4020f4:	ldrsw	x0, [x4], #16
  4020f8:	lsl	x0, x0, #2
  4020fc:	ldr	w5, [x3, x0]
  402100:	add	w5, w5, #0x1
  402104:	str	w5, [x3, x0]
  402108:	b	4020dc <ferror@plt+0xadc>
  40210c:	ldr	w4, [x3, x0, lsl #2]
  402110:	str	w2, [x3, x0, lsl #2]
  402114:	add	x0, x0, #0x1
  402118:	add	w2, w2, w4
  40211c:	ldr	w4, [x20, #36]
  402120:	cmp	w4, w0
  402124:	b.ge	40210c <ferror@plt+0xb0c>  // b.tcont
  402128:	mov	w5, w21
  40212c:	subs	w5, w5, #0x1
  402130:	ldr	x0, [x19, #16]
  402134:	b.pl	402168 <ferror@plt+0xb68>  // b.nfrst
  402138:	adrp	x24, 415000 <ferror@plt+0x13a00>
  40213c:	add	x24, x24, #0x200
  402140:	mov	w20, #0x0                   	// #0
  402144:	mov	w25, #0x8                   	// #8
  402148:	cmp	w21, #0x0
  40214c:	b.gt	402194 <ferror@plt+0xb94>
  402150:	ldp	x19, x20, [sp, #16]
  402154:	ldp	x21, x22, [sp, #32]
  402158:	ldp	x23, x24, [sp, #48]
  40215c:	ldp	x25, x26, [sp, #64]
  402160:	ldp	x29, x30, [sp], #80
  402164:	ret
  402168:	ldrsw	x4, [x1]
  40216c:	lsl	x4, x4, #2
  402170:	ldr	w2, [x3, x4]
  402174:	add	w6, w2, #0x1
  402178:	str	w6, [x3, x4]
  40217c:	add	x0, x0, w2, sxtw #4
  402180:	ldp	x6, x7, [x1], #16
  402184:	stp	x6, x7, [x0]
  402188:	b	40212c <ferror@plt+0xb2c>
  40218c:	ldr	x0, [x20]
  402190:	b	402138 <ferror@plt+0xb38>
  402194:	ldr	w23, [x0]
  402198:	mov	x22, x0
  40219c:	mov	x19, x22
  4021a0:	subs	w21, w21, #0x1
  4021a4:	add	x22, x22, #0x10
  4021a8:	b.eq	4021b8 <ferror@plt+0xbb8>  // b.none
  4021ac:	ldr	w1, [x22]
  4021b0:	cmp	w1, w23
  4021b4:	b.eq	40219c <ferror@plt+0xb9c>  // b.none
  4021b8:	ldr	w1, [x24, #40]
  4021bc:	cbz	w1, 4021dc <ferror@plt+0xbdc>
  4021c0:	cbz	w21, 4021e0 <ferror@plt+0xbe0>
  4021c4:	ldp	w0, w1, [x22, #-4]
  4021c8:	add	w0, w23, w0
  4021cc:	cmp	w0, w1
  4021d0:	b.le	4021e0 <ferror@plt+0xbe0>
  4021d4:	mov	x0, x19
  4021d8:	b	402148 <ferror@plt+0xb48>
  4021dc:	mov	x19, x0
  4021e0:	cmp	w20, w23
  4021e4:	b.ge	402230 <ferror@plt+0xc30>  // b.tcont
  4021e8:	ldr	w0, [x24, #44]
  4021ec:	sub	w26, w23, w20
  4021f0:	cbz	w0, 402220 <ferror@plt+0xc20>
  4021f4:	cmp	w26, #0x1
  4021f8:	b.eq	402220 <ferror@plt+0xc20>  // b.none
  4021fc:	sdiv	w0, w23, w25
  402200:	sdiv	w1, w20, w25
  402204:	sub	w20, w0, w1
  402208:	cmp	w20, #0x0
  40220c:	b.le	402220 <ferror@plt+0xc20>
  402210:	and	w26, w23, #0x7
  402214:	sub	w20, w20, #0x1
  402218:	cmn	w20, #0x1
  40221c:	b.ne	40227c <ferror@plt+0xc7c>  // b.any
  402220:	sub	w26, w26, #0x1
  402224:	cmn	w26, #0x1
  402228:	b.ne	402290 <ferror@plt+0xc90>  // b.any
  40222c:	mov	w20, w23
  402230:	ldrsb	w0, [x19, #4]
  402234:	ldrsb	w1, [x24, #48]
  402238:	cmp	w1, w0
  40223c:	b.eq	402258 <ferror@plt+0xc58>  // b.none
  402240:	cmp	w0, #0x1
  402244:	b.eq	4022a4 <ferror@plt+0xca4>  // b.none
  402248:	cmp	w0, #0x2
  40224c:	b.eq	4022b8 <ferror@plt+0xcb8>  // b.none
  402250:	ldrb	w0, [x19, #4]
  402254:	strb	w0, [x24, #48]
  402258:	ldr	w0, [x19, #8]
  40225c:	bl	401360 <putwchar@plt>
  402260:	cmn	w0, #0x1
  402264:	b.eq	40228c <ferror@plt+0xc8c>  // b.none
  402268:	add	x19, x19, #0x10
  40226c:	cmp	x19, x22
  402270:	b.cs	4022e4 <ferror@plt+0xce4>  // b.hs, b.nlast
  402274:	mov	w23, #0x0                   	// #0
  402278:	b	4022d4 <ferror@plt+0xcd4>
  40227c:	mov	w0, #0x9                   	// #9
  402280:	bl	401360 <putwchar@plt>
  402284:	cmn	w0, #0x1
  402288:	b.ne	402214 <ferror@plt+0xc14>  // b.any
  40228c:	bl	401f24 <ferror@plt+0x924>
  402290:	mov	w0, #0x20                  	// #32
  402294:	bl	401360 <putwchar@plt>
  402298:	cmn	w0, #0x1
  40229c:	b.ne	402220 <ferror@plt+0xc20>  // b.any
  4022a0:	b	40228c <ferror@plt+0xc8c>
  4022a4:	mov	w0, #0xf                   	// #15
  4022a8:	bl	401360 <putwchar@plt>
  4022ac:	cmn	w0, #0x1
  4022b0:	b.ne	402250 <ferror@plt+0xc50>  // b.any
  4022b4:	b	40228c <ferror@plt+0xc8c>
  4022b8:	mov	w0, #0xe                   	// #14
  4022bc:	b	4022a8 <ferror@plt+0xca8>
  4022c0:	mov	w0, #0x8                   	// #8
  4022c4:	bl	401360 <putwchar@plt>
  4022c8:	cmn	w0, #0x1
  4022cc:	b.eq	40228c <ferror@plt+0xc8c>  // b.none
  4022d0:	add	w23, w23, #0x1
  4022d4:	ldur	w0, [x19, #-4]
  4022d8:	cmp	w0, w23
  4022dc:	b.gt	4022c0 <ferror@plt+0xcc0>
  4022e0:	b	402230 <ferror@plt+0xc30>
  4022e4:	ldur	w0, [x19, #-4]
  4022e8:	add	w20, w20, w0
  4022ec:	b	4021d4 <ferror@plt+0xbd4>
  4022f0:	stp	x29, x30, [sp, #-32]!
  4022f4:	mov	x29, sp
  4022f8:	str	x19, [sp, #16]
  4022fc:	adrp	x19, 415000 <ferror@plt+0x13a00>
  402300:	add	x19, x19, #0x200
  402304:	ldr	x0, [x19, #56]
  402308:	cbnz	x0, 402348 <ferror@plt+0xd48>
  40230c:	mov	x0, #0xa00                 	// #2560
  402310:	bl	4013b0 <malloc@plt>
  402314:	cbnz	x0, 40232c <ferror@plt+0xd2c>
  402318:	adrp	x1, 403000 <ferror@plt+0x1a00>
  40231c:	mov	x2, #0xa00                 	// #2560
  402320:	add	x1, x1, #0xc4c
  402324:	mov	w0, #0x1                   	// #1
  402328:	bl	4015e0 <err@plt>
  40232c:	add	x1, x0, #0x9d8
  402330:	str	x0, [x19, #56]
  402334:	add	x0, x0, #0x28
  402338:	cmp	x0, x1
  40233c:	stur	x0, [x0, #-24]
  402340:	b.ne	402334 <ferror@plt+0xd34>  // b.any
  402344:	str	xzr, [x0, #16]
  402348:	ldr	x0, [x19, #56]
  40234c:	stp	xzr, xzr, [x0]
  402350:	str	xzr, [x0, #32]
  402354:	ldr	x1, [x0, #16]
  402358:	stp	xzr, xzr, [x0, #16]
  40235c:	str	x1, [x19, #56]
  402360:	ldr	x19, [sp, #16]
  402364:	ldp	x29, x30, [sp], #32
  402368:	ret
  40236c:	adrp	x1, 415000 <ferror@plt+0x13a00>
  402370:	add	x1, x1, #0x200
  402374:	ldr	x2, [x1, #56]
  402378:	str	x2, [x0, #16]
  40237c:	str	x0, [x1, #56]
  402380:	ret
  402384:	stp	x29, x30, [sp, #-48]!
  402388:	mov	x29, sp
  40238c:	stp	x19, x20, [sp, #16]
  402390:	adrp	x20, 415000 <ferror@plt+0x13a00>
  402394:	add	x20, x20, #0x200
  402398:	str	x21, [sp, #32]
  40239c:	mov	w21, w0
  4023a0:	subs	w21, w21, #0x1
  4023a4:	ldr	x19, [x20, #64]
  4023a8:	b.pl	4023c4 <ferror@plt+0xdc4>  // b.nfrst
  4023ac:	cbz	x19, 4023b4 <ferror@plt+0xdb4>
  4023b0:	str	xzr, [x19, #8]
  4023b4:	ldp	x19, x20, [sp, #16]
  4023b8:	ldr	x21, [sp, #32]
  4023bc:	ldp	x29, x30, [sp], #48
  4023c0:	ret
  4023c4:	ldr	x0, [x19, #16]
  4023c8:	str	x0, [x20, #64]
  4023cc:	ldr	x0, [x19]
  4023d0:	cbz	x0, 4023e0 <ferror@plt+0xde0>
  4023d4:	bl	401f8c <ferror@plt+0x98c>
  4023d8:	mov	x0, x19
  4023dc:	bl	402038 <ferror@plt+0xa38>
  4023e0:	ldr	w0, [x20]
  4023e4:	add	w0, w0, #0x1
  4023e8:	str	w0, [x20]
  4023ec:	ldr	x0, [x19]
  4023f0:	bl	401500 <free@plt>
  4023f4:	mov	x0, x19
  4023f8:	bl	40236c <ferror@plt+0xd6c>
  4023fc:	b	4023a0 <ferror@plt+0xda0>
  402400:	str	xzr, [x1]
  402404:	cbz	x0, 40243c <ferror@plt+0xe3c>
  402408:	ldrsb	w2, [x0]
  40240c:	cmp	w2, #0x2f
  402410:	b.ne	40245c <ferror@plt+0xe5c>  // b.any
  402414:	ldrsb	w2, [x0, #1]
  402418:	cmp	w2, #0x2f
  40241c:	b.eq	402440 <ferror@plt+0xe40>  // b.none
  402420:	mov	x2, #0x1                   	// #1
  402424:	str	x2, [x1]
  402428:	add	x2, x0, x2
  40242c:	ldrsb	w3, [x2]
  402430:	cmp	w3, #0x2f
  402434:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402438:	b.ne	402448 <ferror@plt+0xe48>  // b.any
  40243c:	ret
  402440:	add	x0, x0, #0x1
  402444:	b	402404 <ferror@plt+0xe04>
  402448:	ldr	x3, [x1]
  40244c:	add	x2, x2, #0x1
  402450:	add	x3, x3, #0x1
  402454:	str	x3, [x1]
  402458:	b	40242c <ferror@plt+0xe2c>
  40245c:	cbnz	w2, 402420 <ferror@plt+0xe20>
  402460:	mov	x0, #0x0                   	// #0
  402464:	b	40243c <ferror@plt+0xe3c>
  402468:	stp	x29, x30, [sp, #-64]!
  40246c:	mov	x29, sp
  402470:	stp	x21, x22, [sp, #32]
  402474:	mov	x22, x0
  402478:	str	x23, [sp, #48]
  40247c:	mov	x23, x1
  402480:	stp	x19, x20, [sp, #16]
  402484:	mov	x20, #0x0                   	// #0
  402488:	mov	w19, #0x0                   	// #0
  40248c:	ldrsb	w1, [x22, x20]
  402490:	mov	w21, w20
  402494:	cbz	w1, 4024b0 <ferror@plt+0xeb0>
  402498:	cbnz	w19, 4024cc <ferror@plt+0xecc>
  40249c:	cmp	w1, #0x5c
  4024a0:	b.eq	4024d8 <ferror@plt+0xed8>  // b.none
  4024a4:	mov	x0, x23
  4024a8:	bl	401540 <strchr@plt>
  4024ac:	cbz	x0, 4024d0 <ferror@plt+0xed0>
  4024b0:	sub	w0, w21, w19
  4024b4:	ldp	x19, x20, [sp, #16]
  4024b8:	sxtw	x0, w0
  4024bc:	ldp	x21, x22, [sp, #32]
  4024c0:	ldr	x23, [sp, #48]
  4024c4:	ldp	x29, x30, [sp], #64
  4024c8:	ret
  4024cc:	mov	w19, #0x0                   	// #0
  4024d0:	add	x20, x20, #0x1
  4024d4:	b	40248c <ferror@plt+0xe8c>
  4024d8:	mov	w19, #0x1                   	// #1
  4024dc:	b	4024d0 <ferror@plt+0xed0>
  4024e0:	stp	x29, x30, [sp, #-64]!
  4024e4:	mov	x29, sp
  4024e8:	stp	x19, x20, [sp, #16]
  4024ec:	mov	x19, x0
  4024f0:	stp	x21, x22, [sp, #32]
  4024f4:	mov	x21, x1
  4024f8:	mov	w22, w2
  4024fc:	str	xzr, [sp, #56]
  402500:	bl	4015c0 <__errno_location@plt>
  402504:	str	wzr, [x0]
  402508:	mov	x20, x0
  40250c:	cbz	x19, 402548 <ferror@plt+0xf48>
  402510:	ldrsb	w0, [x19]
  402514:	cbz	w0, 402548 <ferror@plt+0xf48>
  402518:	add	x1, sp, #0x38
  40251c:	mov	w2, w22
  402520:	mov	x0, x19
  402524:	bl	401460 <strtoumax@plt>
  402528:	ldr	w1, [x20]
  40252c:	cbnz	w1, 402548 <ferror@plt+0xf48>
  402530:	ldr	x1, [sp, #56]
  402534:	cmp	x1, x19
  402538:	b.eq	402548 <ferror@plt+0xf48>  // b.none
  40253c:	cbz	x1, 402574 <ferror@plt+0xf74>
  402540:	ldrsb	w1, [x1]
  402544:	cbz	w1, 402574 <ferror@plt+0xf74>
  402548:	ldr	w1, [x20]
  40254c:	adrp	x0, 415000 <ferror@plt+0x13a00>
  402550:	mov	x3, x19
  402554:	mov	x2, x21
  402558:	cmp	w1, #0x22
  40255c:	ldr	w0, [x0, #448]
  402560:	adrp	x1, 404000 <ferror@plt+0x2a00>
  402564:	add	x1, x1, #0xe0
  402568:	b.ne	402570 <ferror@plt+0xf70>  // b.any
  40256c:	bl	4015e0 <err@plt>
  402570:	bl	401590 <errx@plt>
  402574:	ldp	x19, x20, [sp, #16]
  402578:	ldp	x21, x22, [sp, #32]
  40257c:	ldp	x29, x30, [sp], #64
  402580:	ret
  402584:	stp	x29, x30, [sp, #-32]!
  402588:	mov	x29, sp
  40258c:	stp	x19, x20, [sp, #16]
  402590:	mov	x19, x1
  402594:	mov	x20, x0
  402598:	bl	4015c0 <__errno_location@plt>
  40259c:	mov	w1, #0x22                  	// #34
  4025a0:	str	w1, [x0]
  4025a4:	adrp	x0, 415000 <ferror@plt+0x13a00>
  4025a8:	adrp	x1, 404000 <ferror@plt+0x2a00>
  4025ac:	mov	x3, x20
  4025b0:	mov	x2, x19
  4025b4:	ldr	w0, [x0, #448]
  4025b8:	add	x1, x1, #0xe0
  4025bc:	bl	4015e0 <err@plt>
  4025c0:	stp	x29, x30, [sp, #-32]!
  4025c4:	mov	x29, sp
  4025c8:	stp	x19, x20, [sp, #16]
  4025cc:	mov	x20, x1
  4025d0:	mov	x19, x0
  4025d4:	bl	4024e0 <ferror@plt+0xee0>
  4025d8:	mov	x1, #0xffffffff            	// #4294967295
  4025dc:	cmp	x0, x1
  4025e0:	b.ls	4025f0 <ferror@plt+0xff0>  // b.plast
  4025e4:	mov	x1, x20
  4025e8:	mov	x0, x19
  4025ec:	bl	402584 <ferror@plt+0xf84>
  4025f0:	ldp	x19, x20, [sp, #16]
  4025f4:	ldp	x29, x30, [sp], #32
  4025f8:	ret
  4025fc:	adrp	x1, 415000 <ferror@plt+0x13a00>
  402600:	str	w0, [x1, #448]
  402604:	ret
  402608:	stp	x29, x30, [sp, #-128]!
  40260c:	mov	x29, sp
  402610:	stp	x19, x20, [sp, #16]
  402614:	stp	x21, x22, [sp, #32]
  402618:	stp	x23, x24, [sp, #48]
  40261c:	stp	x25, x26, [sp, #64]
  402620:	stp	x27, x28, [sp, #80]
  402624:	str	xzr, [x1]
  402628:	cbnz	x0, 402640 <ferror@plt+0x1040>
  40262c:	mov	w23, #0xffffffea            	// #-22
  402630:	bl	4015c0 <__errno_location@plt>
  402634:	neg	w1, w23
  402638:	str	w1, [x0]
  40263c:	b	40293c <ferror@plt+0x133c>
  402640:	mov	x21, x0
  402644:	ldrsb	w0, [x0]
  402648:	cbz	w0, 40262c <ferror@plt+0x102c>
  40264c:	mov	x20, x1
  402650:	mov	x22, x2
  402654:	bl	4014d0 <__ctype_b_loc@plt>
  402658:	mov	x25, x0
  40265c:	mov	x0, x21
  402660:	ldr	x3, [x25]
  402664:	ldrb	w2, [x0]
  402668:	ldrsb	w1, [x0]
  40266c:	ldrh	w2, [x3, x2, lsl #1]
  402670:	tbnz	w2, #13, 4026d4 <ferror@plt+0x10d4>
  402674:	cmp	w1, #0x2d
  402678:	b.eq	40262c <ferror@plt+0x102c>  // b.none
  40267c:	bl	4015c0 <__errno_location@plt>
  402680:	mov	x24, x0
  402684:	add	x26, sp, #0x78
  402688:	mov	x0, x21
  40268c:	mov	x1, x26
  402690:	mov	w2, #0x0                   	// #0
  402694:	str	wzr, [x24]
  402698:	str	xzr, [sp, #120]
  40269c:	bl	401460 <strtoumax@plt>
  4026a0:	ldr	w23, [x24]
  4026a4:	ldr	x28, [sp, #120]
  4026a8:	mov	x19, x0
  4026ac:	cmp	x28, x21
  4026b0:	b.eq	4026c4 <ferror@plt+0x10c4>  // b.none
  4026b4:	cbz	w23, 4026dc <ferror@plt+0x10dc>
  4026b8:	sub	x0, x0, #0x1
  4026bc:	cmn	x0, #0x3
  4026c0:	b.ls	4026dc <ferror@plt+0x10dc>  // b.plast
  4026c4:	cbz	w23, 40262c <ferror@plt+0x102c>
  4026c8:	neg	w23, w23
  4026cc:	tbnz	w23, #31, 402630 <ferror@plt+0x1030>
  4026d0:	b	40293c <ferror@plt+0x133c>
  4026d4:	add	x0, x0, #0x1
  4026d8:	b	402664 <ferror@plt+0x1064>
  4026dc:	cbz	x28, 402934 <ferror@plt+0x1334>
  4026e0:	ldrsb	w0, [x28]
  4026e4:	cbz	w0, 402934 <ferror@plt+0x1334>
  4026e8:	mov	w21, #0x0                   	// #0
  4026ec:	mov	x27, #0x0                   	// #0
  4026f0:	ldrsb	w0, [x28, #1]
  4026f4:	cmp	w0, #0x69
  4026f8:	b.ne	4027d0 <ferror@plt+0x11d0>  // b.any
  4026fc:	ldrsb	w0, [x28, #2]
  402700:	and	w0, w0, #0xffffffdf
  402704:	cmp	w0, #0x42
  402708:	b.ne	402714 <ferror@plt+0x1114>  // b.any
  40270c:	ldrsb	w0, [x28, #3]
  402710:	cbz	w0, 4028dc <ferror@plt+0x12dc>
  402714:	bl	401380 <localeconv@plt>
  402718:	mov	x3, x0
  40271c:	cbz	x0, 4028b8 <ferror@plt+0x12b8>
  402720:	ldr	x3, [x0]
  402724:	cbz	x3, 4028b8 <ferror@plt+0x12b8>
  402728:	mov	x0, x3
  40272c:	str	x3, [sp, #104]
  402730:	bl	4012e0 <strlen@plt>
  402734:	mov	x23, x0
  402738:	ldr	x3, [sp, #104]
  40273c:	cbnz	x27, 40262c <ferror@plt+0x102c>
  402740:	ldrsb	w0, [x28]
  402744:	cbz	w0, 40262c <ferror@plt+0x102c>
  402748:	cbz	x3, 40262c <ferror@plt+0x102c>
  40274c:	mov	x2, x23
  402750:	mov	x1, x28
  402754:	mov	x0, x3
  402758:	bl	4013d0 <strncmp@plt>
  40275c:	cbnz	w0, 40262c <ferror@plt+0x102c>
  402760:	add	x23, x28, x23
  402764:	sub	w1, w21, w23
  402768:	ldrsb	w0, [x23]
  40276c:	add	w21, w1, w23
  402770:	cmp	w0, #0x30
  402774:	b.eq	4028c0 <ferror@plt+0x12c0>  // b.none
  402778:	ldr	x1, [x25]
  40277c:	ldrh	w0, [x1, w0, sxtw #1]
  402780:	tbz	w0, #11, 4028c8 <ferror@plt+0x12c8>
  402784:	str	wzr, [x24]
  402788:	mov	x0, x23
  40278c:	mov	x1, x26
  402790:	mov	w2, #0x0                   	// #0
  402794:	str	xzr, [sp, #120]
  402798:	bl	401460 <strtoumax@plt>
  40279c:	mov	x27, x0
  4027a0:	ldr	x0, [sp, #120]
  4027a4:	cmp	x0, x23
  4027a8:	ldr	w23, [x24]
  4027ac:	b.eq	4026c4 <ferror@plt+0x10c4>  // b.none
  4027b0:	cbz	w23, 4028d4 <ferror@plt+0x12d4>
  4027b4:	sub	x1, x27, #0x1
  4027b8:	cmn	x1, #0x3
  4027bc:	b.hi	4026c4 <ferror@plt+0x10c4>  // b.pmore
  4027c0:	cbz	x0, 40262c <ferror@plt+0x102c>
  4027c4:	ldrsb	w0, [x0]
  4027c8:	cbnz	w0, 4028cc <ferror@plt+0x12cc>
  4027cc:	b	40262c <ferror@plt+0x102c>
  4027d0:	and	w1, w0, #0xffffffdf
  4027d4:	cmp	w1, #0x42
  4027d8:	b.ne	402710 <ferror@plt+0x1110>  // b.any
  4027dc:	ldrsb	w0, [x28, #2]
  4027e0:	cbnz	w0, 402714 <ferror@plt+0x1114>
  4027e4:	mov	w24, #0x3e8                 	// #1000
  4027e8:	adrp	x3, 404000 <ferror@plt+0x2a00>
  4027ec:	ldrsb	w25, [x28]
  4027f0:	add	x23, x3, #0xe9
  4027f4:	mov	w1, w25
  4027f8:	mov	x0, x23
  4027fc:	bl	401540 <strchr@plt>
  402800:	mov	x3, x0
  402804:	cbz	x0, 4028e4 <ferror@plt+0x12e4>
  402808:	sub	x3, x3, x23
  40280c:	sxtw	x4, w24
  402810:	add	w3, w3, #0x1
  402814:	mov	w1, w3
  402818:	mov	w0, w3
  40281c:	cbnz	w0, 402904 <ferror@plt+0x1304>
  402820:	mov	w23, #0x0                   	// #0
  402824:	cbz	x22, 40282c <ferror@plt+0x122c>
  402828:	str	w3, [x22]
  40282c:	cmp	x27, #0x0
  402830:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402834:	b.eq	4028b0 <ferror@plt+0x12b0>  // b.none
  402838:	sxtw	x0, w24
  40283c:	mov	x2, #0x1                   	// #1
  402840:	umulh	x3, x2, x0
  402844:	sub	w1, w1, #0x1
  402848:	cbnz	x3, 402854 <ferror@plt+0x1254>
  40284c:	mul	x2, x2, x0
  402850:	cbnz	w1, 402840 <ferror@plt+0x1240>
  402854:	mov	x0, #0xa                   	// #10
  402858:	mov	x1, x0
  40285c:	cmp	x27, x0
  402860:	b.hi	402920 <ferror@plt+0x1320>  // b.pmore
  402864:	mov	w1, #0x0                   	// #0
  402868:	mov	x3, #0xa                   	// #10
  40286c:	cmp	w21, w1
  402870:	b.ne	402928 <ferror@plt+0x1328>  // b.any
  402874:	mov	x3, #0x1                   	// #1
  402878:	mov	x4, #0xa                   	// #10
  40287c:	udiv	x1, x27, x4
  402880:	mov	x6, x27
  402884:	msub	x5, x1, x4, x27
  402888:	mov	x27, x1
  40288c:	mov	x1, x3
  402890:	mul	x3, x3, x4
  402894:	cbz	x5, 4028a8 <ferror@plt+0x12a8>
  402898:	udiv	x1, x0, x1
  40289c:	udiv	x1, x1, x5
  4028a0:	udiv	x1, x2, x1
  4028a4:	add	x19, x19, x1
  4028a8:	cmp	x6, #0x9
  4028ac:	b.hi	40287c <ferror@plt+0x127c>  // b.pmore
  4028b0:	str	x19, [x20]
  4028b4:	b	4026cc <ferror@plt+0x10cc>
  4028b8:	mov	x23, #0x0                   	// #0
  4028bc:	b	40273c <ferror@plt+0x113c>
  4028c0:	add	x23, x23, #0x1
  4028c4:	b	402768 <ferror@plt+0x1168>
  4028c8:	str	x23, [sp, #120]
  4028cc:	ldr	x28, [sp, #120]
  4028d0:	b	4026f0 <ferror@plt+0x10f0>
  4028d4:	cbnz	x27, 4027c0 <ferror@plt+0x11c0>
  4028d8:	b	4028cc <ferror@plt+0x12cc>
  4028dc:	mov	w24, #0x400                 	// #1024
  4028e0:	b	4027e8 <ferror@plt+0x11e8>
  4028e4:	adrp	x3, 404000 <ferror@plt+0x2a00>
  4028e8:	add	x23, x3, #0xf2
  4028ec:	mov	w1, w25
  4028f0:	mov	x0, x23
  4028f4:	bl	401540 <strchr@plt>
  4028f8:	mov	x3, x0
  4028fc:	cbnz	x0, 402808 <ferror@plt+0x1208>
  402900:	b	40262c <ferror@plt+0x102c>
  402904:	umulh	x2, x19, x4
  402908:	sub	w0, w0, #0x1
  40290c:	cbnz	x2, 402918 <ferror@plt+0x1318>
  402910:	mul	x19, x19, x4
  402914:	b	40281c <ferror@plt+0x121c>
  402918:	mov	w23, #0xffffffde            	// #-34
  40291c:	b	402824 <ferror@plt+0x1224>
  402920:	mul	x0, x0, x1
  402924:	b	40285c <ferror@plt+0x125c>
  402928:	mul	x0, x0, x3
  40292c:	add	w1, w1, #0x1
  402930:	b	40286c <ferror@plt+0x126c>
  402934:	mov	w23, #0x0                   	// #0
  402938:	str	x19, [x20]
  40293c:	mov	w0, w23
  402940:	ldp	x19, x20, [sp, #16]
  402944:	ldp	x21, x22, [sp, #32]
  402948:	ldp	x23, x24, [sp, #48]
  40294c:	ldp	x25, x26, [sp, #64]
  402950:	ldp	x27, x28, [sp, #80]
  402954:	ldp	x29, x30, [sp], #128
  402958:	ret
  40295c:	mov	x2, #0x0                   	// #0
  402960:	b	402608 <ferror@plt+0x1008>
  402964:	stp	x29, x30, [sp, #-48]!
  402968:	mov	x29, sp
  40296c:	stp	x19, x20, [sp, #16]
  402970:	mov	x20, x1
  402974:	mov	x19, x0
  402978:	stp	x21, x22, [sp, #32]
  40297c:	mov	x21, x0
  402980:	cbz	x19, 4029dc <ferror@plt+0x13dc>
  402984:	ldrsb	w22, [x19]
  402988:	cbnz	w22, 4029b8 <ferror@plt+0x13b8>
  40298c:	cbnz	x20, 4029e0 <ferror@plt+0x13e0>
  402990:	cmp	x19, #0x0
  402994:	ccmp	x21, x19, #0x2, ne  // ne = any
  402998:	b.cs	4029a4 <ferror@plt+0x13a4>  // b.hs, b.nlast
  40299c:	ldrsb	w0, [x19]
  4029a0:	cbz	w0, 4029d4 <ferror@plt+0x13d4>
  4029a4:	mov	w0, #0x0                   	// #0
  4029a8:	ldp	x19, x20, [sp, #16]
  4029ac:	ldp	x21, x22, [sp, #32]
  4029b0:	ldp	x29, x30, [sp], #48
  4029b4:	ret
  4029b8:	bl	4014d0 <__ctype_b_loc@plt>
  4029bc:	ubfiz	x22, x22, #1, #8
  4029c0:	ldr	x0, [x0]
  4029c4:	ldrh	w0, [x0, x22]
  4029c8:	tbz	w0, #11, 40298c <ferror@plt+0x138c>
  4029cc:	add	x19, x19, #0x1
  4029d0:	b	402980 <ferror@plt+0x1380>
  4029d4:	mov	w0, #0x1                   	// #1
  4029d8:	b	4029a8 <ferror@plt+0x13a8>
  4029dc:	cbz	x20, 4029a4 <ferror@plt+0x13a4>
  4029e0:	str	x19, [x20]
  4029e4:	b	402990 <ferror@plt+0x1390>
  4029e8:	stp	x29, x30, [sp, #-48]!
  4029ec:	mov	x29, sp
  4029f0:	stp	x19, x20, [sp, #16]
  4029f4:	mov	x20, x1
  4029f8:	mov	x19, x0
  4029fc:	stp	x21, x22, [sp, #32]
  402a00:	mov	x21, x0
  402a04:	cbz	x19, 402a60 <ferror@plt+0x1460>
  402a08:	ldrsb	w22, [x19]
  402a0c:	cbnz	w22, 402a3c <ferror@plt+0x143c>
  402a10:	cbnz	x20, 402a64 <ferror@plt+0x1464>
  402a14:	cmp	x19, #0x0
  402a18:	ccmp	x21, x19, #0x2, ne  // ne = any
  402a1c:	b.cs	402a28 <ferror@plt+0x1428>  // b.hs, b.nlast
  402a20:	ldrsb	w0, [x19]
  402a24:	cbz	w0, 402a58 <ferror@plt+0x1458>
  402a28:	mov	w0, #0x0                   	// #0
  402a2c:	ldp	x19, x20, [sp, #16]
  402a30:	ldp	x21, x22, [sp, #32]
  402a34:	ldp	x29, x30, [sp], #48
  402a38:	ret
  402a3c:	bl	4014d0 <__ctype_b_loc@plt>
  402a40:	ubfiz	x22, x22, #1, #8
  402a44:	ldr	x0, [x0]
  402a48:	ldrh	w0, [x0, x22]
  402a4c:	tbz	w0, #12, 402a10 <ferror@plt+0x1410>
  402a50:	add	x19, x19, #0x1
  402a54:	b	402a04 <ferror@plt+0x1404>
  402a58:	mov	w0, #0x1                   	// #1
  402a5c:	b	402a2c <ferror@plt+0x142c>
  402a60:	cbz	x20, 402a28 <ferror@plt+0x1428>
  402a64:	str	x19, [x20]
  402a68:	b	402a14 <ferror@plt+0x1414>
  402a6c:	stp	x29, x30, [sp, #-128]!
  402a70:	mov	x29, sp
  402a74:	stp	x19, x20, [sp, #16]
  402a78:	mov	x19, x0
  402a7c:	add	x0, sp, #0x80
  402a80:	mov	x20, x1
  402a84:	stp	x21, x22, [sp, #32]
  402a88:	add	x21, sp, #0x80
  402a8c:	stp	x0, x0, [sp, #48]
  402a90:	add	x0, sp, #0x50
  402a94:	str	x0, [sp, #64]
  402a98:	mov	w0, #0xffffffd0            	// #-48
  402a9c:	str	w0, [sp, #72]
  402aa0:	str	wzr, [sp, #76]
  402aa4:	stp	x2, x3, [sp, #80]
  402aa8:	stp	x4, x5, [sp, #96]
  402aac:	stp	x6, x7, [sp, #112]
  402ab0:	ldr	w1, [sp, #72]
  402ab4:	ldr	x0, [sp, #48]
  402ab8:	tbnz	w1, #31, 402b1c <ferror@plt+0x151c>
  402abc:	add	x1, x0, #0xf
  402ac0:	and	x1, x1, #0xfffffffffffffff8
  402ac4:	str	x1, [sp, #48]
  402ac8:	ldr	x1, [x0]
  402acc:	cbz	x1, 402b4c <ferror@plt+0x154c>
  402ad0:	ldr	w2, [sp, #72]
  402ad4:	ldr	x0, [sp, #48]
  402ad8:	tbnz	w2, #31, 402b34 <ferror@plt+0x1534>
  402adc:	add	x2, x0, #0xf
  402ae0:	and	x2, x2, #0xfffffffffffffff8
  402ae4:	str	x2, [sp, #48]
  402ae8:	ldr	x22, [x0]
  402aec:	cbz	x22, 402b4c <ferror@plt+0x154c>
  402af0:	mov	x0, x19
  402af4:	bl	4014b0 <strcmp@plt>
  402af8:	cbz	w0, 402b68 <ferror@plt+0x1568>
  402afc:	mov	x1, x22
  402b00:	mov	x0, x19
  402b04:	bl	4014b0 <strcmp@plt>
  402b08:	cbnz	w0, 402ab0 <ferror@plt+0x14b0>
  402b0c:	ldp	x19, x20, [sp, #16]
  402b10:	ldp	x21, x22, [sp, #32]
  402b14:	ldp	x29, x30, [sp], #128
  402b18:	ret
  402b1c:	add	w2, w1, #0x8
  402b20:	str	w2, [sp, #72]
  402b24:	cmp	w2, #0x0
  402b28:	b.gt	402abc <ferror@plt+0x14bc>
  402b2c:	add	x0, x21, w1, sxtw
  402b30:	b	402ac8 <ferror@plt+0x14c8>
  402b34:	add	w3, w2, #0x8
  402b38:	str	w3, [sp, #72]
  402b3c:	cmp	w3, #0x0
  402b40:	b.gt	402adc <ferror@plt+0x14dc>
  402b44:	add	x0, x21, w2, sxtw
  402b48:	b	402ae8 <ferror@plt+0x14e8>
  402b4c:	adrp	x0, 415000 <ferror@plt+0x13a00>
  402b50:	adrp	x1, 404000 <ferror@plt+0x2a00>
  402b54:	mov	x3, x19
  402b58:	mov	x2, x20
  402b5c:	ldr	w0, [x0, #448]
  402b60:	add	x1, x1, #0xe0
  402b64:	bl	401590 <errx@plt>
  402b68:	mov	w0, #0x1                   	// #1
  402b6c:	b	402b0c <ferror@plt+0x150c>
  402b70:	add	x1, x0, x1
  402b74:	sxtb	w2, w2
  402b78:	cmp	x0, x1
  402b7c:	b.eq	402b88 <ferror@plt+0x1588>  // b.none
  402b80:	ldrsb	w3, [x0]
  402b84:	cbnz	w3, 402b90 <ferror@plt+0x1590>
  402b88:	mov	x0, #0x0                   	// #0
  402b8c:	ret
  402b90:	cmp	w2, w3
  402b94:	b.eq	402b8c <ferror@plt+0x158c>  // b.none
  402b98:	add	x0, x0, #0x1
  402b9c:	b	402b78 <ferror@plt+0x1578>
  402ba0:	stp	x29, x30, [sp, #-32]!
  402ba4:	mov	w2, #0xa                   	// #10
  402ba8:	mov	x29, sp
  402bac:	stp	x19, x20, [sp, #16]
  402bb0:	mov	x20, x1
  402bb4:	mov	x19, x0
  402bb8:	bl	4025c0 <ferror@plt+0xfc0>
  402bbc:	mov	w1, #0xffff                	// #65535
  402bc0:	cmp	w0, w1
  402bc4:	b.ls	402bd4 <ferror@plt+0x15d4>  // b.plast
  402bc8:	mov	x1, x20
  402bcc:	mov	x0, x19
  402bd0:	bl	402584 <ferror@plt+0xf84>
  402bd4:	ldp	x19, x20, [sp, #16]
  402bd8:	ldp	x29, x30, [sp], #32
  402bdc:	ret
  402be0:	stp	x29, x30, [sp, #-32]!
  402be4:	mov	w2, #0x10                  	// #16
  402be8:	mov	x29, sp
  402bec:	stp	x19, x20, [sp, #16]
  402bf0:	mov	x20, x1
  402bf4:	mov	x19, x0
  402bf8:	bl	4025c0 <ferror@plt+0xfc0>
  402bfc:	mov	w1, #0xffff                	// #65535
  402c00:	cmp	w0, w1
  402c04:	b.ls	402c14 <ferror@plt+0x1614>  // b.plast
  402c08:	mov	x1, x20
  402c0c:	mov	x0, x19
  402c10:	bl	402584 <ferror@plt+0xf84>
  402c14:	ldp	x19, x20, [sp, #16]
  402c18:	ldp	x29, x30, [sp], #32
  402c1c:	ret
  402c20:	mov	w2, #0xa                   	// #10
  402c24:	b	4025c0 <ferror@plt+0xfc0>
  402c28:	mov	w2, #0x10                  	// #16
  402c2c:	b	4025c0 <ferror@plt+0xfc0>
  402c30:	stp	x29, x30, [sp, #-64]!
  402c34:	mov	x29, sp
  402c38:	stp	x19, x20, [sp, #16]
  402c3c:	mov	x19, x0
  402c40:	str	x21, [sp, #32]
  402c44:	mov	x21, x1
  402c48:	str	xzr, [sp, #56]
  402c4c:	bl	4015c0 <__errno_location@plt>
  402c50:	str	wzr, [x0]
  402c54:	mov	x20, x0
  402c58:	cbz	x19, 402c94 <ferror@plt+0x1694>
  402c5c:	ldrsb	w0, [x19]
  402c60:	cbz	w0, 402c94 <ferror@plt+0x1694>
  402c64:	add	x1, sp, #0x38
  402c68:	mov	x0, x19
  402c6c:	mov	w2, #0xa                   	// #10
  402c70:	bl	401320 <strtoimax@plt>
  402c74:	ldr	w1, [x20]
  402c78:	cbnz	w1, 402c94 <ferror@plt+0x1694>
  402c7c:	ldr	x1, [sp, #56]
  402c80:	cmp	x1, x19
  402c84:	b.eq	402c94 <ferror@plt+0x1694>  // b.none
  402c88:	cbz	x1, 402cc0 <ferror@plt+0x16c0>
  402c8c:	ldrsb	w1, [x1]
  402c90:	cbz	w1, 402cc0 <ferror@plt+0x16c0>
  402c94:	ldr	w1, [x20]
  402c98:	adrp	x0, 415000 <ferror@plt+0x13a00>
  402c9c:	mov	x3, x19
  402ca0:	mov	x2, x21
  402ca4:	cmp	w1, #0x22
  402ca8:	ldr	w0, [x0, #448]
  402cac:	adrp	x1, 404000 <ferror@plt+0x2a00>
  402cb0:	add	x1, x1, #0xe0
  402cb4:	b.ne	402cbc <ferror@plt+0x16bc>  // b.any
  402cb8:	bl	4015e0 <err@plt>
  402cbc:	bl	401590 <errx@plt>
  402cc0:	ldp	x19, x20, [sp, #16]
  402cc4:	ldr	x21, [sp, #32]
  402cc8:	ldp	x29, x30, [sp], #64
  402ccc:	ret
  402cd0:	stp	x29, x30, [sp, #-32]!
  402cd4:	mov	x29, sp
  402cd8:	stp	x19, x20, [sp, #16]
  402cdc:	mov	x19, x1
  402ce0:	mov	x20, x0
  402ce4:	bl	402c30 <ferror@plt+0x1630>
  402ce8:	mov	x1, #0x80000000            	// #2147483648
  402cec:	add	x1, x0, x1
  402cf0:	mov	x2, #0xffffffff            	// #4294967295
  402cf4:	cmp	x1, x2
  402cf8:	b.ls	402d24 <ferror@plt+0x1724>  // b.plast
  402cfc:	bl	4015c0 <__errno_location@plt>
  402d00:	mov	w1, #0x22                  	// #34
  402d04:	str	w1, [x0]
  402d08:	adrp	x0, 415000 <ferror@plt+0x13a00>
  402d0c:	adrp	x1, 404000 <ferror@plt+0x2a00>
  402d10:	mov	x3, x20
  402d14:	mov	x2, x19
  402d18:	ldr	w0, [x0, #448]
  402d1c:	add	x1, x1, #0xe0
  402d20:	bl	4015e0 <err@plt>
  402d24:	ldp	x19, x20, [sp, #16]
  402d28:	ldp	x29, x30, [sp], #32
  402d2c:	ret
  402d30:	stp	x29, x30, [sp, #-32]!
  402d34:	mov	x29, sp
  402d38:	stp	x19, x20, [sp, #16]
  402d3c:	mov	x19, x1
  402d40:	mov	x20, x0
  402d44:	bl	402cd0 <ferror@plt+0x16d0>
  402d48:	add	w2, w0, #0x8, lsl #12
  402d4c:	mov	w1, #0xffff                	// #65535
  402d50:	cmp	w2, w1
  402d54:	b.ls	402d80 <ferror@plt+0x1780>  // b.plast
  402d58:	bl	4015c0 <__errno_location@plt>
  402d5c:	mov	w1, #0x22                  	// #34
  402d60:	str	w1, [x0]
  402d64:	adrp	x0, 415000 <ferror@plt+0x13a00>
  402d68:	adrp	x1, 404000 <ferror@plt+0x2a00>
  402d6c:	mov	x3, x20
  402d70:	mov	x2, x19
  402d74:	ldr	w0, [x0, #448]
  402d78:	add	x1, x1, #0xe0
  402d7c:	bl	4015e0 <err@plt>
  402d80:	ldp	x19, x20, [sp, #16]
  402d84:	ldp	x29, x30, [sp], #32
  402d88:	ret
  402d8c:	mov	w2, #0xa                   	// #10
  402d90:	b	4024e0 <ferror@plt+0xee0>
  402d94:	mov	w2, #0x10                  	// #16
  402d98:	b	4024e0 <ferror@plt+0xee0>
  402d9c:	stp	x29, x30, [sp, #-64]!
  402da0:	mov	x29, sp
  402da4:	stp	x19, x20, [sp, #16]
  402da8:	mov	x19, x0
  402dac:	str	x21, [sp, #32]
  402db0:	mov	x21, x1
  402db4:	str	xzr, [sp, #56]
  402db8:	bl	4015c0 <__errno_location@plt>
  402dbc:	str	wzr, [x0]
  402dc0:	mov	x20, x0
  402dc4:	cbz	x19, 402dfc <ferror@plt+0x17fc>
  402dc8:	ldrsb	w0, [x19]
  402dcc:	cbz	w0, 402dfc <ferror@plt+0x17fc>
  402dd0:	mov	x0, x19
  402dd4:	add	x1, sp, #0x38
  402dd8:	bl	401330 <strtod@plt>
  402ddc:	ldr	w0, [x20]
  402de0:	cbnz	w0, 402dfc <ferror@plt+0x17fc>
  402de4:	ldr	x0, [sp, #56]
  402de8:	cmp	x0, x19
  402dec:	b.eq	402dfc <ferror@plt+0x17fc>  // b.none
  402df0:	cbz	x0, 402e28 <ferror@plt+0x1828>
  402df4:	ldrsb	w0, [x0]
  402df8:	cbz	w0, 402e28 <ferror@plt+0x1828>
  402dfc:	ldr	w1, [x20]
  402e00:	adrp	x0, 415000 <ferror@plt+0x13a00>
  402e04:	mov	x3, x19
  402e08:	mov	x2, x21
  402e0c:	cmp	w1, #0x22
  402e10:	ldr	w0, [x0, #448]
  402e14:	adrp	x1, 404000 <ferror@plt+0x2a00>
  402e18:	add	x1, x1, #0xe0
  402e1c:	b.ne	402e24 <ferror@plt+0x1824>  // b.any
  402e20:	bl	4015e0 <err@plt>
  402e24:	bl	401590 <errx@plt>
  402e28:	ldp	x19, x20, [sp, #16]
  402e2c:	ldr	x21, [sp, #32]
  402e30:	ldp	x29, x30, [sp], #64
  402e34:	ret
  402e38:	stp	x29, x30, [sp, #-64]!
  402e3c:	mov	x29, sp
  402e40:	stp	x19, x20, [sp, #16]
  402e44:	mov	x19, x0
  402e48:	str	x21, [sp, #32]
  402e4c:	mov	x21, x1
  402e50:	str	xzr, [sp, #56]
  402e54:	bl	4015c0 <__errno_location@plt>
  402e58:	str	wzr, [x0]
  402e5c:	mov	x20, x0
  402e60:	cbz	x19, 402e9c <ferror@plt+0x189c>
  402e64:	ldrsb	w0, [x19]
  402e68:	cbz	w0, 402e9c <ferror@plt+0x189c>
  402e6c:	add	x1, sp, #0x38
  402e70:	mov	x0, x19
  402e74:	mov	w2, #0xa                   	// #10
  402e78:	bl	4014e0 <strtol@plt>
  402e7c:	ldr	w1, [x20]
  402e80:	cbnz	w1, 402e9c <ferror@plt+0x189c>
  402e84:	ldr	x1, [sp, #56]
  402e88:	cmp	x1, x19
  402e8c:	b.eq	402e9c <ferror@plt+0x189c>  // b.none
  402e90:	cbz	x1, 402ec8 <ferror@plt+0x18c8>
  402e94:	ldrsb	w1, [x1]
  402e98:	cbz	w1, 402ec8 <ferror@plt+0x18c8>
  402e9c:	ldr	w1, [x20]
  402ea0:	adrp	x0, 415000 <ferror@plt+0x13a00>
  402ea4:	mov	x3, x19
  402ea8:	mov	x2, x21
  402eac:	cmp	w1, #0x22
  402eb0:	ldr	w0, [x0, #448]
  402eb4:	adrp	x1, 404000 <ferror@plt+0x2a00>
  402eb8:	add	x1, x1, #0xe0
  402ebc:	b.ne	402ec4 <ferror@plt+0x18c4>  // b.any
  402ec0:	bl	4015e0 <err@plt>
  402ec4:	bl	401590 <errx@plt>
  402ec8:	ldp	x19, x20, [sp, #16]
  402ecc:	ldr	x21, [sp, #32]
  402ed0:	ldp	x29, x30, [sp], #64
  402ed4:	ret
  402ed8:	stp	x29, x30, [sp, #-64]!
  402edc:	mov	x29, sp
  402ee0:	stp	x19, x20, [sp, #16]
  402ee4:	mov	x19, x0
  402ee8:	str	x21, [sp, #32]
  402eec:	mov	x21, x1
  402ef0:	str	xzr, [sp, #56]
  402ef4:	bl	4015c0 <__errno_location@plt>
  402ef8:	str	wzr, [x0]
  402efc:	mov	x20, x0
  402f00:	cbz	x19, 402f3c <ferror@plt+0x193c>
  402f04:	ldrsb	w0, [x19]
  402f08:	cbz	w0, 402f3c <ferror@plt+0x193c>
  402f0c:	add	x1, sp, #0x38
  402f10:	mov	x0, x19
  402f14:	mov	w2, #0xa                   	// #10
  402f18:	bl	4012d0 <strtoul@plt>
  402f1c:	ldr	w1, [x20]
  402f20:	cbnz	w1, 402f3c <ferror@plt+0x193c>
  402f24:	ldr	x1, [sp, #56]
  402f28:	cmp	x1, x19
  402f2c:	b.eq	402f3c <ferror@plt+0x193c>  // b.none
  402f30:	cbz	x1, 402f68 <ferror@plt+0x1968>
  402f34:	ldrsb	w1, [x1]
  402f38:	cbz	w1, 402f68 <ferror@plt+0x1968>
  402f3c:	ldr	w1, [x20]
  402f40:	adrp	x0, 415000 <ferror@plt+0x13a00>
  402f44:	mov	x3, x19
  402f48:	mov	x2, x21
  402f4c:	cmp	w1, #0x22
  402f50:	ldr	w0, [x0, #448]
  402f54:	adrp	x1, 404000 <ferror@plt+0x2a00>
  402f58:	add	x1, x1, #0xe0
  402f5c:	b.ne	402f64 <ferror@plt+0x1964>  // b.any
  402f60:	bl	4015e0 <err@plt>
  402f64:	bl	401590 <errx@plt>
  402f68:	ldp	x19, x20, [sp, #16]
  402f6c:	ldr	x21, [sp, #32]
  402f70:	ldp	x29, x30, [sp], #64
  402f74:	ret
  402f78:	stp	x29, x30, [sp, #-48]!
  402f7c:	mov	x29, sp
  402f80:	stp	x19, x20, [sp, #16]
  402f84:	mov	x19, x1
  402f88:	mov	x20, x0
  402f8c:	add	x1, sp, #0x28
  402f90:	bl	40295c <ferror@plt+0x135c>
  402f94:	cbnz	w0, 402fa8 <ferror@plt+0x19a8>
  402f98:	ldp	x19, x20, [sp, #16]
  402f9c:	ldr	x0, [sp, #40]
  402fa0:	ldp	x29, x30, [sp], #48
  402fa4:	ret
  402fa8:	bl	4015c0 <__errno_location@plt>
  402fac:	mov	x1, x0
  402fb0:	adrp	x0, 415000 <ferror@plt+0x13a00>
  402fb4:	mov	x3, x20
  402fb8:	ldr	w2, [x1]
  402fbc:	adrp	x1, 404000 <ferror@plt+0x2a00>
  402fc0:	ldr	w0, [x0, #448]
  402fc4:	cbz	w2, 402fd4 <ferror@plt+0x19d4>
  402fc8:	mov	x2, x19
  402fcc:	add	x1, x1, #0xe0
  402fd0:	bl	4015e0 <err@plt>
  402fd4:	mov	x2, x19
  402fd8:	add	x1, x1, #0xe0
  402fdc:	bl	401590 <errx@plt>
  402fe0:	stp	x29, x30, [sp, #-32]!
  402fe4:	mov	x29, sp
  402fe8:	str	x19, [sp, #16]
  402fec:	mov	x19, x1
  402ff0:	mov	x1, x2
  402ff4:	bl	402d9c <ferror@plt+0x179c>
  402ff8:	fcvtzs	d1, d0
  402ffc:	mov	x0, #0x848000000000        	// #145685290680320
  403000:	movk	x0, #0x412e, lsl #48
  403004:	str	d1, [x19]
  403008:	scvtf	d1, d1
  40300c:	fsub	d0, d0, d1
  403010:	fmov	d1, x0
  403014:	fmul	d0, d0, d1
  403018:	fcvtzs	d0, d0
  40301c:	str	d0, [x19, #8]
  403020:	ldr	x19, [sp, #16]
  403024:	ldp	x29, x30, [sp], #32
  403028:	ret
  40302c:	mov	w3, w0
  403030:	mov	x0, x1
  403034:	and	w1, w3, #0xf000
  403038:	cmp	w1, #0x4, lsl #12
  40303c:	b.ne	40316c <ferror@plt+0x1b6c>  // b.any
  403040:	mov	w1, #0x64                  	// #100
  403044:	mov	w2, #0x1                   	// #1
  403048:	strb	w1, [x0]
  40304c:	and	x4, x2, #0xffff
  403050:	add	w5, w2, #0x1
  403054:	and	x5, x5, #0x3
  403058:	tst	x3, #0x100
  40305c:	mov	w6, #0x2d                  	// #45
  403060:	mov	w1, #0x72                  	// #114
  403064:	csel	w1, w1, w6, ne  // ne = any
  403068:	tst	x3, #0x80
  40306c:	strb	w1, [x0, x4]
  403070:	mov	w1, #0x77                  	// #119
  403074:	csel	w1, w1, w6, ne  // ne = any
  403078:	strb	w1, [x0, x5]
  40307c:	add	w4, w2, #0x2
  403080:	and	w1, w3, #0x40
  403084:	and	w4, w4, #0xffff
  403088:	tbz	w3, #11, 4031d4 <ferror@plt+0x1bd4>
  40308c:	cmp	w1, #0x0
  403090:	mov	w5, #0x53                  	// #83
  403094:	mov	w1, #0x73                  	// #115
  403098:	csel	w1, w1, w5, ne  // ne = any
  40309c:	and	x4, x4, #0xffff
  4030a0:	add	w5, w2, #0x3
  4030a4:	and	x5, x5, #0x7
  4030a8:	tst	x3, #0x20
  4030ac:	mov	w6, #0x2d                  	// #45
  4030b0:	strb	w1, [x0, x4]
  4030b4:	add	w4, w2, #0x4
  4030b8:	and	x4, x4, #0xf
  4030bc:	mov	w1, #0x72                  	// #114
  4030c0:	csel	w1, w1, w6, ne  // ne = any
  4030c4:	tst	x3, #0x10
  4030c8:	strb	w1, [x0, x5]
  4030cc:	mov	w1, #0x77                  	// #119
  4030d0:	csel	w1, w1, w6, ne  // ne = any
  4030d4:	strb	w1, [x0, x4]
  4030d8:	add	w5, w2, #0x5
  4030dc:	and	w1, w3, #0x8
  4030e0:	and	w5, w5, #0xffff
  4030e4:	tbz	w3, #10, 4031e4 <ferror@plt+0x1be4>
  4030e8:	cmp	w1, #0x0
  4030ec:	mov	w4, #0x53                  	// #83
  4030f0:	mov	w1, #0x73                  	// #115
  4030f4:	csel	w1, w1, w4, ne  // ne = any
  4030f8:	and	x5, x5, #0xffff
  4030fc:	add	w4, w2, #0x6
  403100:	and	x4, x4, #0xf
  403104:	tst	x3, #0x4
  403108:	mov	w6, #0x2d                  	// #45
  40310c:	strb	w1, [x0, x5]
  403110:	add	w5, w2, #0x7
  403114:	and	x5, x5, #0xf
  403118:	mov	w1, #0x72                  	// #114
  40311c:	csel	w1, w1, w6, ne  // ne = any
  403120:	tst	x3, #0x2
  403124:	strb	w1, [x0, x4]
  403128:	mov	w1, #0x77                  	// #119
  40312c:	csel	w1, w1, w6, ne  // ne = any
  403130:	strb	w1, [x0, x5]
  403134:	add	w4, w2, #0x8
  403138:	and	w1, w3, #0x1
  40313c:	and	w4, w4, #0xffff
  403140:	tbz	w3, #9, 4031f4 <ferror@plt+0x1bf4>
  403144:	cmp	w1, #0x0
  403148:	mov	w3, #0x54                  	// #84
  40314c:	mov	w1, #0x74                  	// #116
  403150:	csel	w1, w1, w3, ne  // ne = any
  403154:	and	x3, x4, #0xffff
  403158:	add	w2, w2, #0x9
  40315c:	and	x2, x2, #0xffff
  403160:	strb	w1, [x0, x3]
  403164:	strb	wzr, [x0, x2]
  403168:	ret
  40316c:	cmp	w1, #0xa, lsl #12
  403170:	b.ne	40317c <ferror@plt+0x1b7c>  // b.any
  403174:	mov	w1, #0x6c                  	// #108
  403178:	b	403044 <ferror@plt+0x1a44>
  40317c:	cmp	w1, #0x2, lsl #12
  403180:	b.ne	40318c <ferror@plt+0x1b8c>  // b.any
  403184:	mov	w1, #0x63                  	// #99
  403188:	b	403044 <ferror@plt+0x1a44>
  40318c:	cmp	w1, #0x6, lsl #12
  403190:	b.ne	40319c <ferror@plt+0x1b9c>  // b.any
  403194:	mov	w1, #0x62                  	// #98
  403198:	b	403044 <ferror@plt+0x1a44>
  40319c:	cmp	w1, #0xc, lsl #12
  4031a0:	b.ne	4031ac <ferror@plt+0x1bac>  // b.any
  4031a4:	mov	w1, #0x73                  	// #115
  4031a8:	b	403044 <ferror@plt+0x1a44>
  4031ac:	cmp	w1, #0x1, lsl #12
  4031b0:	b.ne	4031bc <ferror@plt+0x1bbc>  // b.any
  4031b4:	mov	w1, #0x70                  	// #112
  4031b8:	b	403044 <ferror@plt+0x1a44>
  4031bc:	cmp	w1, #0x8, lsl #12
  4031c0:	b.ne	4031cc <ferror@plt+0x1bcc>  // b.any
  4031c4:	mov	w1, #0x2d                  	// #45
  4031c8:	b	403044 <ferror@plt+0x1a44>
  4031cc:	mov	w2, #0x0                   	// #0
  4031d0:	b	40304c <ferror@plt+0x1a4c>
  4031d4:	cmp	w1, #0x0
  4031d8:	mov	w1, #0x78                  	// #120
  4031dc:	csel	w1, w1, w6, ne  // ne = any
  4031e0:	b	40309c <ferror@plt+0x1a9c>
  4031e4:	cmp	w1, #0x0
  4031e8:	mov	w1, #0x78                  	// #120
  4031ec:	csel	w1, w1, w6, ne  // ne = any
  4031f0:	b	4030f8 <ferror@plt+0x1af8>
  4031f4:	cmp	w1, #0x0
  4031f8:	mov	w1, #0x78                  	// #120
  4031fc:	csel	w1, w1, w6, ne  // ne = any
  403200:	b	403154 <ferror@plt+0x1b54>
  403204:	stp	x29, x30, [sp, #-96]!
  403208:	mov	x29, sp
  40320c:	stp	x19, x20, [sp, #16]
  403210:	stp	x21, x22, [sp, #32]
  403214:	add	x21, sp, #0x38
  403218:	tbz	w0, #1, 40332c <ferror@plt+0x1d2c>
  40321c:	add	x4, x21, #0x1
  403220:	mov	w2, #0x20                  	// #32
  403224:	strb	w2, [sp, #56]
  403228:	mov	w2, #0xa                   	// #10
  40322c:	mov	x3, #0x1                   	// #1
  403230:	lsl	x5, x3, x2
  403234:	cmp	x1, x5
  403238:	b.cc	403248 <ferror@plt+0x1c48>  // b.lo, b.ul, b.last
  40323c:	add	w2, w2, #0xa
  403240:	cmp	w2, #0x46
  403244:	b.ne	403230 <ferror@plt+0x1c30>  // b.any
  403248:	subs	w5, w2, #0xa
  40324c:	b.eq	403334 <ferror@plt+0x1d34>  // b.none
  403250:	mov	w3, #0xa                   	// #10
  403254:	udiv	w3, w5, w3
  403258:	sxtw	x3, w3
  40325c:	adrp	x6, 404000 <ferror@plt+0x2a00>
  403260:	add	x6, x6, #0xfb
  403264:	ldrsb	w6, [x3, x6]
  403268:	cbz	w5, 40333c <ferror@plt+0x1d3c>
  40326c:	mov	x19, #0xffffffffffffffff    	// #-1
  403270:	lsr	x20, x1, x5
  403274:	lsl	x19, x19, x5
  403278:	bic	x1, x1, x19
  40327c:	mov	x3, x4
  403280:	strb	w6, [x3], #1
  403284:	tbz	w0, #0, 40329c <ferror@plt+0x1c9c>
  403288:	cmp	w6, #0x42
  40328c:	b.eq	40329c <ferror@plt+0x1c9c>  // b.none
  403290:	add	x3, x4, #0x3
  403294:	mov	w5, #0x4269                	// #17001
  403298:	sturh	w5, [x4, #1]
  40329c:	strb	wzr, [x3]
  4032a0:	add	x22, sp, #0x40
  4032a4:	cbz	x1, 403360 <ferror@plt+0x1d60>
  4032a8:	sub	w2, w2, #0x14
  4032ac:	lsr	x1, x1, x2
  4032b0:	tbz	w0, #2, 403348 <ferror@plt+0x1d48>
  4032b4:	add	x1, x1, #0x5
  4032b8:	mov	x0, #0xa                   	// #10
  4032bc:	udiv	x19, x1, x0
  4032c0:	udiv	x1, x19, x0
  4032c4:	msub	x0, x1, x0, x19
  4032c8:	cmp	x0, #0x0
  4032cc:	csel	x19, x19, x1, ne  // ne = any
  4032d0:	cbz	x19, 403360 <ferror@plt+0x1d60>
  4032d4:	bl	401380 <localeconv@plt>
  4032d8:	cbz	x0, 4032ec <ferror@plt+0x1cec>
  4032dc:	ldr	x4, [x0]
  4032e0:	cbz	x4, 4032ec <ferror@plt+0x1cec>
  4032e4:	ldrsb	w1, [x4]
  4032e8:	cbnz	w1, 4032f4 <ferror@plt+0x1cf4>
  4032ec:	adrp	x0, 403000 <ferror@plt+0x1a00>
  4032f0:	add	x4, x0, #0xf41
  4032f4:	adrp	x2, 404000 <ferror@plt+0x2a00>
  4032f8:	mov	x6, x21
  4032fc:	mov	x5, x19
  403300:	mov	w3, w20
  403304:	add	x2, x2, #0x103
  403308:	mov	x0, x22
  40330c:	mov	x1, #0x20                  	// #32
  403310:	bl	401370 <snprintf@plt>
  403314:	mov	x0, x22
  403318:	bl	401430 <strdup@plt>
  40331c:	ldp	x19, x20, [sp, #16]
  403320:	ldp	x21, x22, [sp, #32]
  403324:	ldp	x29, x30, [sp], #96
  403328:	ret
  40332c:	mov	x4, x21
  403330:	b	403228 <ferror@plt+0x1c28>
  403334:	mov	x3, #0x0                   	// #0
  403338:	b	40325c <ferror@plt+0x1c5c>
  40333c:	mov	w20, w1
  403340:	mov	x1, #0x0                   	// #0
  403344:	b	40327c <ferror@plt+0x1c7c>
  403348:	add	x1, x1, #0x32
  40334c:	mov	x19, #0x64                  	// #100
  403350:	udiv	x19, x1, x19
  403354:	cmp	x19, #0xa
  403358:	b.ne	4032d0 <ferror@plt+0x1cd0>  // b.any
  40335c:	add	w20, w20, #0x1
  403360:	mov	x4, x21
  403364:	mov	w3, w20
  403368:	mov	x0, x22
  40336c:	adrp	x2, 404000 <ferror@plt+0x2a00>
  403370:	mov	x1, #0x20                  	// #32
  403374:	add	x2, x2, #0x10d
  403378:	bl	401370 <snprintf@plt>
  40337c:	b	403314 <ferror@plt+0x1d14>
  403380:	cbnz	x0, 4033a4 <ferror@plt+0x1da4>
  403384:	mov	w0, #0xffffffff            	// #-1
  403388:	ret
  40338c:	mov	w0, #0xffffffff            	// #-1
  403390:	ldp	x19, x20, [sp, #16]
  403394:	ldp	x21, x22, [sp, #32]
  403398:	ldp	x23, x24, [sp, #48]
  40339c:	ldp	x29, x30, [sp], #64
  4033a0:	ret
  4033a4:	stp	x29, x30, [sp, #-64]!
  4033a8:	mov	x29, sp
  4033ac:	stp	x19, x20, [sp, #16]
  4033b0:	mov	x19, x0
  4033b4:	stp	x21, x22, [sp, #32]
  4033b8:	stp	x23, x24, [sp, #48]
  4033bc:	ldrsb	w0, [x0]
  4033c0:	cbz	w0, 40338c <ferror@plt+0x1d8c>
  4033c4:	cmp	x1, #0x0
  4033c8:	mov	x22, x1
  4033cc:	mov	x23, x2
  4033d0:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4033d4:	b.eq	40338c <ferror@plt+0x1d8c>  // b.none
  4033d8:	mov	x24, x3
  4033dc:	cbz	x3, 40338c <ferror@plt+0x1d8c>
  4033e0:	mov	x0, #0x0                   	// #0
  4033e4:	mov	x20, #0x0                   	// #0
  4033e8:	ldrsb	w1, [x19]
  4033ec:	cbnz	w1, 4033f8 <ferror@plt+0x1df8>
  4033f0:	mov	x0, x20
  4033f4:	b	403390 <ferror@plt+0x1d90>
  4033f8:	cmp	x23, x20
  4033fc:	b.ls	403460 <ferror@plt+0x1e60>  // b.plast
  403400:	cmp	x0, #0x0
  403404:	csel	x0, x0, x19, ne  // ne = any
  403408:	cmp	w1, #0x2c
  40340c:	ldrsb	w1, [x19, #1]
  403410:	csel	x21, x19, xzr, eq  // eq = none
  403414:	cbnz	w1, 403454 <ferror@plt+0x1e54>
  403418:	add	x21, x19, #0x1
  40341c:	cmp	x0, x21
  403420:	b.cs	40338c <ferror@plt+0x1d8c>  // b.hs, b.nlast
  403424:	sub	x1, x21, x0
  403428:	blr	x24
  40342c:	mov	w1, w0
  403430:	cmn	w0, #0x1
  403434:	b.eq	40338c <ferror@plt+0x1d8c>  // b.none
  403438:	str	w1, [x22, x20, lsl #2]
  40343c:	add	x0, x20, #0x1
  403440:	ldrsb	w1, [x21]
  403444:	cbz	w1, 403390 <ferror@plt+0x1d90>
  403448:	mov	x20, x0
  40344c:	mov	x0, #0x0                   	// #0
  403450:	b	403458 <ferror@plt+0x1e58>
  403454:	cbnz	x21, 40341c <ferror@plt+0x1e1c>
  403458:	add	x19, x19, #0x1
  40345c:	b	4033e8 <ferror@plt+0x1de8>
  403460:	mov	w0, #0xfffffffe            	// #-2
  403464:	b	403390 <ferror@plt+0x1d90>
  403468:	cbz	x0, 4034dc <ferror@plt+0x1edc>
  40346c:	stp	x29, x30, [sp, #-32]!
  403470:	mov	x29, sp
  403474:	str	x19, [sp, #16]
  403478:	mov	x19, x3
  40347c:	mov	x3, x4
  403480:	ldrsb	w4, [x0]
  403484:	cbz	w4, 4034e4 <ferror@plt+0x1ee4>
  403488:	cbz	x19, 4034e4 <ferror@plt+0x1ee4>
  40348c:	ldr	x5, [x19]
  403490:	cmp	x5, x2
  403494:	b.hi	4034e4 <ferror@plt+0x1ee4>  // b.pmore
  403498:	cmp	w4, #0x2b
  40349c:	b.ne	4034d4 <ferror@plt+0x1ed4>  // b.any
  4034a0:	add	x0, x0, #0x1
  4034a4:	ldr	x4, [x19]
  4034a8:	sub	x2, x2, x4
  4034ac:	add	x1, x1, x4, lsl #2
  4034b0:	bl	403380 <ferror@plt+0x1d80>
  4034b4:	cmp	w0, #0x0
  4034b8:	b.le	4034c8 <ferror@plt+0x1ec8>
  4034bc:	ldr	x1, [x19]
  4034c0:	add	x1, x1, w0, sxtw
  4034c4:	str	x1, [x19]
  4034c8:	ldr	x19, [sp, #16]
  4034cc:	ldp	x29, x30, [sp], #32
  4034d0:	ret
  4034d4:	str	xzr, [x19]
  4034d8:	b	4034a4 <ferror@plt+0x1ea4>
  4034dc:	mov	w0, #0xffffffff            	// #-1
  4034e0:	ret
  4034e4:	mov	w0, #0xffffffff            	// #-1
  4034e8:	b	4034c8 <ferror@plt+0x1ec8>
  4034ec:	cmp	x0, #0x0
  4034f0:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4034f4:	b.eq	4035ac <ferror@plt+0x1fac>  // b.none
  4034f8:	stp	x29, x30, [sp, #-64]!
  4034fc:	mov	x29, sp
  403500:	stp	x19, x20, [sp, #16]
  403504:	mov	x20, x1
  403508:	stp	x21, x22, [sp, #32]
  40350c:	str	x23, [sp, #48]
  403510:	cbz	x1, 4035b4 <ferror@plt+0x1fb4>
  403514:	mov	x22, x2
  403518:	mov	x19, x0
  40351c:	mov	w23, #0x1                   	// #1
  403520:	mov	x0, #0x0                   	// #0
  403524:	ldrsb	w1, [x19]
  403528:	cbz	w1, 403580 <ferror@plt+0x1f80>
  40352c:	cmp	x0, #0x0
  403530:	csel	x0, x0, x19, ne  // ne = any
  403534:	cmp	w1, #0x2c
  403538:	ldrsb	w1, [x19, #1]
  40353c:	csel	x21, x19, xzr, eq  // eq = none
  403540:	cbnz	w1, 403598 <ferror@plt+0x1f98>
  403544:	add	x21, x19, #0x1
  403548:	cmp	x0, x21
  40354c:	b.cs	4035bc <ferror@plt+0x1fbc>  // b.hs, b.nlast
  403550:	sub	x1, x21, x0
  403554:	blr	x22
  403558:	tbnz	w0, #31, 403584 <ferror@plt+0x1f84>
  40355c:	asr	w1, w0, #3
  403560:	and	w3, w0, #0x7
  403564:	sxtw	x1, w1
  403568:	lsl	w3, w23, w3
  40356c:	ldrb	w0, [x20, x1]
  403570:	orr	w3, w3, w0
  403574:	strb	w3, [x20, x1]
  403578:	ldrsb	w0, [x21]
  40357c:	cbnz	w0, 4035a4 <ferror@plt+0x1fa4>
  403580:	mov	w0, #0x0                   	// #0
  403584:	ldp	x19, x20, [sp, #16]
  403588:	ldp	x21, x22, [sp, #32]
  40358c:	ldr	x23, [sp, #48]
  403590:	ldp	x29, x30, [sp], #64
  403594:	ret
  403598:	cbnz	x21, 403548 <ferror@plt+0x1f48>
  40359c:	add	x19, x19, #0x1
  4035a0:	b	403524 <ferror@plt+0x1f24>
  4035a4:	mov	x0, #0x0                   	// #0
  4035a8:	b	40359c <ferror@plt+0x1f9c>
  4035ac:	mov	w0, #0xffffffea            	// #-22
  4035b0:	ret
  4035b4:	mov	w0, #0xffffffea            	// #-22
  4035b8:	b	403584 <ferror@plt+0x1f84>
  4035bc:	mov	w0, #0xffffffff            	// #-1
  4035c0:	b	403584 <ferror@plt+0x1f84>
  4035c4:	cmp	x0, #0x0
  4035c8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4035cc:	b.eq	403668 <ferror@plt+0x2068>  // b.none
  4035d0:	stp	x29, x30, [sp, #-48]!
  4035d4:	mov	x29, sp
  4035d8:	stp	x19, x20, [sp, #16]
  4035dc:	mov	x20, x1
  4035e0:	stp	x21, x22, [sp, #32]
  4035e4:	cbz	x1, 403670 <ferror@plt+0x2070>
  4035e8:	mov	x22, x2
  4035ec:	mov	x19, x0
  4035f0:	mov	x0, #0x0                   	// #0
  4035f4:	ldrsb	w1, [x19]
  4035f8:	cbz	w1, 403640 <ferror@plt+0x2040>
  4035fc:	cmp	x0, #0x0
  403600:	csel	x0, x0, x19, ne  // ne = any
  403604:	cmp	w1, #0x2c
  403608:	ldrsb	w1, [x19, #1]
  40360c:	csel	x21, x19, xzr, eq  // eq = none
  403610:	cbnz	w1, 403654 <ferror@plt+0x2054>
  403614:	add	x21, x19, #0x1
  403618:	cmp	x0, x21
  40361c:	b.cs	403678 <ferror@plt+0x2078>  // b.hs, b.nlast
  403620:	sub	x1, x21, x0
  403624:	blr	x22
  403628:	tbnz	x0, #63, 403644 <ferror@plt+0x2044>
  40362c:	ldr	x1, [x20]
  403630:	orr	x0, x1, x0
  403634:	str	x0, [x20]
  403638:	ldrsb	w0, [x21]
  40363c:	cbnz	w0, 403660 <ferror@plt+0x2060>
  403640:	mov	w0, #0x0                   	// #0
  403644:	ldp	x19, x20, [sp, #16]
  403648:	ldp	x21, x22, [sp, #32]
  40364c:	ldp	x29, x30, [sp], #48
  403650:	ret
  403654:	cbnz	x21, 403618 <ferror@plt+0x2018>
  403658:	add	x19, x19, #0x1
  40365c:	b	4035f4 <ferror@plt+0x1ff4>
  403660:	mov	x0, #0x0                   	// #0
  403664:	b	403658 <ferror@plt+0x2058>
  403668:	mov	w0, #0xffffffea            	// #-22
  40366c:	ret
  403670:	mov	w0, #0xffffffea            	// #-22
  403674:	b	403644 <ferror@plt+0x2044>
  403678:	mov	w0, #0xffffffff            	// #-1
  40367c:	b	403644 <ferror@plt+0x2044>
  403680:	stp	x29, x30, [sp, #-80]!
  403684:	mov	x29, sp
  403688:	stp	x19, x20, [sp, #16]
  40368c:	stp	x21, x22, [sp, #32]
  403690:	stp	x23, x24, [sp, #48]
  403694:	str	xzr, [sp, #72]
  403698:	cbnz	x0, 4036b4 <ferror@plt+0x20b4>
  40369c:	mov	w0, #0x0                   	// #0
  4036a0:	ldp	x19, x20, [sp, #16]
  4036a4:	ldp	x21, x22, [sp, #32]
  4036a8:	ldp	x23, x24, [sp, #48]
  4036ac:	ldp	x29, x30, [sp], #80
  4036b0:	ret
  4036b4:	str	w3, [x1]
  4036b8:	mov	x19, x0
  4036bc:	str	w3, [x2]
  4036c0:	mov	x23, x1
  4036c4:	mov	x21, x2
  4036c8:	mov	w22, w3
  4036cc:	bl	4015c0 <__errno_location@plt>
  4036d0:	str	wzr, [x0]
  4036d4:	mov	x20, x0
  4036d8:	add	x24, sp, #0x48
  4036dc:	ldrsb	w0, [x19]
  4036e0:	cmp	w0, #0x3a
  4036e4:	b.ne	403728 <ferror@plt+0x2128>  // b.any
  4036e8:	add	x19, x19, #0x1
  4036ec:	mov	x1, x24
  4036f0:	mov	x0, x19
  4036f4:	mov	w2, #0xa                   	// #10
  4036f8:	bl	4014e0 <strtol@plt>
  4036fc:	str	w0, [x21]
  403700:	ldr	w0, [x20]
  403704:	cbnz	w0, 403720 <ferror@plt+0x2120>
  403708:	ldr	x0, [sp, #72]
  40370c:	cbz	x0, 403720 <ferror@plt+0x2120>
  403710:	ldrsb	w1, [x0]
  403714:	cbnz	w1, 403720 <ferror@plt+0x2120>
  403718:	cmp	x0, x19
  40371c:	b.ne	40369c <ferror@plt+0x209c>  // b.any
  403720:	mov	w0, #0xffffffff            	// #-1
  403724:	b	4036a0 <ferror@plt+0x20a0>
  403728:	mov	x1, x24
  40372c:	mov	x0, x19
  403730:	mov	w2, #0xa                   	// #10
  403734:	bl	4014e0 <strtol@plt>
  403738:	str	w0, [x23]
  40373c:	str	w0, [x21]
  403740:	ldr	w0, [x20]
  403744:	cbnz	w0, 403720 <ferror@plt+0x2120>
  403748:	ldr	x4, [sp, #72]
  40374c:	cbz	x4, 403720 <ferror@plt+0x2120>
  403750:	cmp	x4, x19
  403754:	b.eq	403720 <ferror@plt+0x2120>  // b.none
  403758:	ldrsb	w1, [x4]
  40375c:	cmp	w1, #0x3a
  403760:	b.ne	403774 <ferror@plt+0x2174>  // b.any
  403764:	ldrsb	w1, [x4, #1]
  403768:	cbnz	w1, 40377c <ferror@plt+0x217c>
  40376c:	str	w22, [x21]
  403770:	b	4036a0 <ferror@plt+0x20a0>
  403774:	cmp	w1, #0x2d
  403778:	b.ne	40369c <ferror@plt+0x209c>  // b.any
  40377c:	add	x19, x4, #0x1
  403780:	str	wzr, [x20]
  403784:	str	xzr, [sp, #72]
  403788:	b	4036ec <ferror@plt+0x20ec>
  40378c:	stp	x29, x30, [sp, #-80]!
  403790:	mov	x29, sp
  403794:	stp	x19, x20, [sp, #16]
  403798:	mov	x19, x1
  40379c:	stp	x21, x22, [sp, #32]
  4037a0:	add	x22, sp, #0x40
  4037a4:	str	x23, [sp, #48]
  4037a8:	add	x23, sp, #0x48
  4037ac:	cmp	x0, #0x0
  4037b0:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  4037b4:	b.ne	4037c0 <ferror@plt+0x21c0>  // b.any
  4037b8:	mov	w0, #0x0                   	// #0
  4037bc:	b	403848 <ferror@plt+0x2248>
  4037c0:	mov	x1, x22
  4037c4:	bl	402400 <ferror@plt+0xe00>
  4037c8:	mov	x1, x23
  4037cc:	mov	x20, x0
  4037d0:	mov	x0, x19
  4037d4:	bl	402400 <ferror@plt+0xe00>
  4037d8:	mov	x19, x0
  4037dc:	ldp	x21, x0, [sp, #64]
  4037e0:	adds	x1, x21, x0
  4037e4:	b.eq	403844 <ferror@plt+0x2244>  // b.none
  4037e8:	cmp	x1, #0x1
  4037ec:	b.ne	403810 <ferror@plt+0x2210>  // b.any
  4037f0:	cbz	x20, 403800 <ferror@plt+0x2200>
  4037f4:	ldrsb	w1, [x20]
  4037f8:	cmp	w1, #0x2f
  4037fc:	b.eq	403844 <ferror@plt+0x2244>  // b.none
  403800:	cbz	x19, 4037b8 <ferror@plt+0x21b8>
  403804:	ldrsb	w1, [x19]
  403808:	cmp	w1, #0x2f
  40380c:	b.eq	403844 <ferror@plt+0x2244>  // b.none
  403810:	cmp	x20, #0x0
  403814:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  403818:	b.eq	4037b8 <ferror@plt+0x21b8>  // b.none
  40381c:	cmp	x21, x0
  403820:	b.ne	4037b8 <ferror@plt+0x21b8>  // b.any
  403824:	mov	x2, x21
  403828:	mov	x1, x19
  40382c:	mov	x0, x20
  403830:	bl	4013d0 <strncmp@plt>
  403834:	cbnz	w0, 4037b8 <ferror@plt+0x21b8>
  403838:	add	x0, x20, x21
  40383c:	add	x19, x19, x21
  403840:	b	4037ac <ferror@plt+0x21ac>
  403844:	mov	w0, #0x1                   	// #1
  403848:	ldp	x19, x20, [sp, #16]
  40384c:	ldp	x21, x22, [sp, #32]
  403850:	ldr	x23, [sp, #48]
  403854:	ldp	x29, x30, [sp], #80
  403858:	ret
  40385c:	stp	x29, x30, [sp, #-64]!
  403860:	mov	x29, sp
  403864:	stp	x19, x20, [sp, #16]
  403868:	stp	x21, x22, [sp, #32]
  40386c:	mov	x21, x1
  403870:	orr	x1, x0, x1
  403874:	stp	x23, x24, [sp, #48]
  403878:	cbnz	x1, 403898 <ferror@plt+0x2298>
  40387c:	adrp	x0, 403000 <ferror@plt+0x1a00>
  403880:	add	x0, x0, #0xeb8
  403884:	ldp	x19, x20, [sp, #16]
  403888:	ldp	x21, x22, [sp, #32]
  40388c:	ldp	x23, x24, [sp, #48]
  403890:	ldp	x29, x30, [sp], #64
  403894:	b	401430 <strdup@plt>
  403898:	mov	x23, x0
  40389c:	mov	x22, x2
  4038a0:	cbnz	x0, 4038c0 <ferror@plt+0x22c0>
  4038a4:	mov	x0, x21
  4038a8:	mov	x1, x2
  4038ac:	ldp	x19, x20, [sp, #16]
  4038b0:	ldp	x21, x22, [sp, #32]
  4038b4:	ldp	x23, x24, [sp, #48]
  4038b8:	ldp	x29, x30, [sp], #64
  4038bc:	b	401520 <strndup@plt>
  4038c0:	cbz	x21, 403884 <ferror@plt+0x2284>
  4038c4:	bl	4012e0 <strlen@plt>
  4038c8:	mov	x20, x0
  4038cc:	mvn	x0, x0
  4038d0:	cmp	x22, x0
  4038d4:	b.hi	403924 <ferror@plt+0x2324>  // b.pmore
  4038d8:	add	x24, x22, x20
  4038dc:	add	x0, x24, #0x1
  4038e0:	bl	4013b0 <malloc@plt>
  4038e4:	mov	x19, x0
  4038e8:	cbz	x0, 40390c <ferror@plt+0x230c>
  4038ec:	mov	x2, x20
  4038f0:	mov	x1, x23
  4038f4:	bl	4012b0 <memcpy@plt>
  4038f8:	mov	x2, x22
  4038fc:	mov	x1, x21
  403900:	add	x0, x19, x20
  403904:	bl	4012b0 <memcpy@plt>
  403908:	strb	wzr, [x19, x24]
  40390c:	mov	x0, x19
  403910:	ldp	x19, x20, [sp, #16]
  403914:	ldp	x21, x22, [sp, #32]
  403918:	ldp	x23, x24, [sp, #48]
  40391c:	ldp	x29, x30, [sp], #64
  403920:	ret
  403924:	mov	x19, #0x0                   	// #0
  403928:	b	40390c <ferror@plt+0x230c>
  40392c:	stp	x29, x30, [sp, #-32]!
  403930:	mov	x29, sp
  403934:	stp	x19, x20, [sp, #16]
  403938:	mov	x20, x0
  40393c:	mov	x19, x1
  403940:	cbz	x1, 403964 <ferror@plt+0x2364>
  403944:	mov	x0, x1
  403948:	bl	4012e0 <strlen@plt>
  40394c:	mov	x2, x0
  403950:	mov	x1, x19
  403954:	mov	x0, x20
  403958:	ldp	x19, x20, [sp, #16]
  40395c:	ldp	x29, x30, [sp], #32
  403960:	b	40385c <ferror@plt+0x225c>
  403964:	mov	x2, #0x0                   	// #0
  403968:	b	403950 <ferror@plt+0x2350>
  40396c:	stp	x29, x30, [sp, #-288]!
  403970:	mov	x29, sp
  403974:	str	x19, [sp, #16]
  403978:	mov	x19, x0
  40397c:	add	x0, sp, #0x120
  403980:	stp	x0, x0, [sp, #80]
  403984:	add	x0, sp, #0xf0
  403988:	str	x0, [sp, #96]
  40398c:	mov	w0, #0xffffffd0            	// #-48
  403990:	str	w0, [sp, #104]
  403994:	mov	w0, #0xffffff80            	// #-128
  403998:	str	w0, [sp, #108]
  40399c:	add	x0, sp, #0x48
  4039a0:	stp	x2, x3, [sp, #240]
  4039a4:	ldp	x2, x3, [sp, #80]
  4039a8:	stp	x2, x3, [sp, #32]
  4039ac:	ldp	x2, x3, [sp, #96]
  4039b0:	stp	x2, x3, [sp, #48]
  4039b4:	add	x2, sp, #0x20
  4039b8:	str	q0, [sp, #112]
  4039bc:	str	q1, [sp, #128]
  4039c0:	str	q2, [sp, #144]
  4039c4:	str	q3, [sp, #160]
  4039c8:	str	q4, [sp, #176]
  4039cc:	str	q5, [sp, #192]
  4039d0:	str	q6, [sp, #208]
  4039d4:	str	q7, [sp, #224]
  4039d8:	stp	x4, x5, [sp, #256]
  4039dc:	stp	x6, x7, [sp, #272]
  4039e0:	bl	401510 <vasprintf@plt>
  4039e4:	tbnz	w0, #31, 403a14 <ferror@plt+0x2414>
  4039e8:	ldr	x1, [sp, #72]
  4039ec:	sxtw	x2, w0
  4039f0:	mov	x0, x19
  4039f4:	bl	40385c <ferror@plt+0x225c>
  4039f8:	mov	x19, x0
  4039fc:	ldr	x0, [sp, #72]
  403a00:	bl	401500 <free@plt>
  403a04:	mov	x0, x19
  403a08:	ldr	x19, [sp, #16]
  403a0c:	ldp	x29, x30, [sp], #288
  403a10:	ret
  403a14:	mov	x19, #0x0                   	// #0
  403a18:	b	403a04 <ferror@plt+0x2404>
  403a1c:	stp	x29, x30, [sp, #-80]!
  403a20:	mov	x29, sp
  403a24:	stp	x23, x24, [sp, #48]
  403a28:	ldr	x23, [x0]
  403a2c:	stp	x19, x20, [sp, #16]
  403a30:	mov	x20, x0
  403a34:	stp	x21, x22, [sp, #32]
  403a38:	ldrsb	w0, [x23]
  403a3c:	cbz	w0, 403a68 <ferror@plt+0x2468>
  403a40:	mov	x0, x23
  403a44:	mov	x22, x1
  403a48:	mov	x21, x2
  403a4c:	mov	w24, w3
  403a50:	mov	x1, x2
  403a54:	bl	401530 <strspn@plt>
  403a58:	add	x19, x23, x0
  403a5c:	ldrsb	w23, [x23, x0]
  403a60:	cbnz	w23, 403a70 <ferror@plt+0x2470>
  403a64:	str	x19, [x20]
  403a68:	mov	x19, #0x0                   	// #0
  403a6c:	b	403adc <ferror@plt+0x24dc>
  403a70:	cbz	w24, 403b24 <ferror@plt+0x2524>
  403a74:	adrp	x0, 404000 <ferror@plt+0x2a00>
  403a78:	mov	w1, w23
  403a7c:	add	x0, x0, #0x112
  403a80:	bl	401540 <strchr@plt>
  403a84:	cbz	x0, 403af4 <ferror@plt+0x24f4>
  403a88:	add	x1, sp, #0x48
  403a8c:	add	x24, x19, #0x1
  403a90:	mov	x0, x24
  403a94:	strb	w23, [sp, #72]
  403a98:	strb	wzr, [sp, #73]
  403a9c:	bl	402468 <ferror@plt+0xe68>
  403aa0:	add	x1, x19, x0
  403aa4:	str	x0, [x22]
  403aa8:	ldrsb	w1, [x1, #1]
  403aac:	cbz	w1, 403a64 <ferror@plt+0x2464>
  403ab0:	cmp	w23, w1
  403ab4:	b.ne	403a64 <ferror@plt+0x2464>  // b.any
  403ab8:	add	x0, x0, #0x2
  403abc:	add	x22, x19, x0
  403ac0:	ldrsb	w1, [x19, x0]
  403ac4:	cbz	w1, 403ad4 <ferror@plt+0x24d4>
  403ac8:	mov	x0, x21
  403acc:	bl	401540 <strchr@plt>
  403ad0:	cbz	x0, 403a64 <ferror@plt+0x2464>
  403ad4:	mov	x19, x24
  403ad8:	str	x22, [x20]
  403adc:	mov	x0, x19
  403ae0:	ldp	x19, x20, [sp, #16]
  403ae4:	ldp	x21, x22, [sp, #32]
  403ae8:	ldp	x23, x24, [sp, #48]
  403aec:	ldp	x29, x30, [sp], #80
  403af0:	ret
  403af4:	mov	x1, x21
  403af8:	mov	x0, x19
  403afc:	bl	402468 <ferror@plt+0xe68>
  403b00:	str	x0, [x22]
  403b04:	add	x22, x19, x0
  403b08:	ldrsb	w1, [x19, x0]
  403b0c:	cbz	w1, 403b1c <ferror@plt+0x251c>
  403b10:	mov	x0, x21
  403b14:	bl	401540 <strchr@plt>
  403b18:	cbz	x0, 403a64 <ferror@plt+0x2464>
  403b1c:	str	x22, [x20]
  403b20:	b	403adc <ferror@plt+0x24dc>
  403b24:	mov	x1, x21
  403b28:	mov	x0, x19
  403b2c:	bl	4015a0 <strcspn@plt>
  403b30:	str	x0, [x22]
  403b34:	add	x0, x19, x0
  403b38:	str	x0, [x20]
  403b3c:	b	403adc <ferror@plt+0x24dc>
  403b40:	stp	x29, x30, [sp, #-32]!
  403b44:	mov	x29, sp
  403b48:	str	x19, [sp, #16]
  403b4c:	mov	x19, x0
  403b50:	mov	x0, x19
  403b54:	bl	401400 <fgetc@plt>
  403b58:	cmn	w0, #0x1
  403b5c:	b.eq	403b78 <ferror@plt+0x2578>  // b.none
  403b60:	cmp	w0, #0xa
  403b64:	b.ne	403b50 <ferror@plt+0x2550>  // b.any
  403b68:	mov	w0, #0x0                   	// #0
  403b6c:	ldr	x19, [sp, #16]
  403b70:	ldp	x29, x30, [sp], #32
  403b74:	ret
  403b78:	mov	w0, #0x1                   	// #1
  403b7c:	b	403b6c <ferror@plt+0x256c>
  403b80:	stp	x29, x30, [sp, #-64]!
  403b84:	mov	x29, sp
  403b88:	stp	x19, x20, [sp, #16]
  403b8c:	adrp	x20, 414000 <ferror@plt+0x12a00>
  403b90:	add	x20, x20, #0xdf0
  403b94:	stp	x21, x22, [sp, #32]
  403b98:	adrp	x21, 414000 <ferror@plt+0x12a00>
  403b9c:	add	x21, x21, #0xde8
  403ba0:	sub	x20, x20, x21
  403ba4:	mov	w22, w0
  403ba8:	stp	x23, x24, [sp, #48]
  403bac:	mov	x23, x1
  403bb0:	mov	x24, x2
  403bb4:	bl	401278 <memcpy@plt-0x38>
  403bb8:	cmp	xzr, x20, asr #3
  403bbc:	b.eq	403be8 <ferror@plt+0x25e8>  // b.none
  403bc0:	asr	x20, x20, #3
  403bc4:	mov	x19, #0x0                   	// #0
  403bc8:	ldr	x3, [x21, x19, lsl #3]
  403bcc:	mov	x2, x24
  403bd0:	add	x19, x19, #0x1
  403bd4:	mov	x1, x23
  403bd8:	mov	w0, w22
  403bdc:	blr	x3
  403be0:	cmp	x20, x19
  403be4:	b.ne	403bc8 <ferror@plt+0x25c8>  // b.any
  403be8:	ldp	x19, x20, [sp, #16]
  403bec:	ldp	x21, x22, [sp, #32]
  403bf0:	ldp	x23, x24, [sp, #48]
  403bf4:	ldp	x29, x30, [sp], #64
  403bf8:	ret
  403bfc:	nop
  403c00:	ret
  403c04:	nop
  403c08:	adrp	x2, 415000 <ferror@plt+0x13a00>
  403c0c:	mov	x1, #0x0                   	// #0
  403c10:	ldr	x2, [x2, #440]
  403c14:	b	401340 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403c18 <.fini>:
  403c18:	stp	x29, x30, [sp, #-16]!
  403c1c:	mov	x29, sp
  403c20:	ldp	x29, x30, [sp], #16
  403c24:	ret
