# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7z020clg484-1
set_property target_language Verilog [current_project]
set_param project.compositeFile.enableAutoGeneration 0
set_property default_lib xil_defaultlib [current_project]
read_verilog -library xil_defaultlib {
  /home/greg/multisite_test_detection_algorithms/xilnx_design/SingleSiteDetection/solution1/impl/verilog/singleDecision_recentVBools_data.v
  /home/greg/multisite_test_detection_algorithms/xilnx_design/SingleSiteDetection/solution1/impl/verilog/singleDecision_recentdatapoints_data.v
  /home/greg/multisite_test_detection_algorithms/xilnx_design/SingleSiteDetection/solution1/impl/verilog/singleDecision_recentABools_data.v
  /home/greg/multisite_test_detection_algorithms/xilnx_design/SingleSiteDetection/solution1/impl/verilog/singleDecision_mul_32s_16s_32_3.v
  /home/greg/multisite_test_detection_algorithms/xilnx_design/SingleSiteDetection/solution1/impl/verilog/singleDecision.v
}
read_xdc /home/greg/multisite_test_detection_algorithms/xilnx_design/SingleSiteDetection/solution1/impl/verilog/singleDecision.xdc
set_property used_in_implementation false [get_files /home/greg/multisite_test_detection_algorithms/xilnx_design/SingleSiteDetection/solution1/impl/verilog/singleDecision.xdc]

set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir /home/greg/multisite_test_detection_algorithms/xilnx_design/SingleSiteDetection/solution1/impl/verilog/project.cache/wt [current_project]
set_property parent.project_dir /home/greg/multisite_test_detection_algorithms/xilnx_design/SingleSiteDetection/solution1/impl/verilog [current_project]
catch { write_hwdef -file singleDecision.hwdef }
synth_design -top singleDecision -part xc7z020clg484-1 -no_lc -no_iobuf -mode out_of_context
write_checkpoint singleDecision.dcp
report_utilization -file singleDecision_utilization_synth.rpt -pb singleDecision_utilization_synth.pb
