

================================================================
== Vitis HLS Report for 'rdc_mont_1'
================================================================
* Date:           Tue May 20 14:36:12 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      190|      352|  1.900 us|  3.520 us|  190|  352|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max   | min | max |                      Type                      |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |grp_rdc_mont_1_Pipeline_VITIS_LOOP_180_1_fu_181  |rdc_mont_1_Pipeline_VITIS_LOOP_180_1  |       10|       10|   0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_rdc_mont_1_Pipeline_VITIS_LOOP_185_3_fu_187  |rdc_mont_1_Pipeline_VITIS_LOOP_185_3  |        2|       17|  20.000 ns|  0.170 us|    1|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_rdc_mont_1_Pipeline_VITIS_LOOP_206_5_fu_203  |rdc_mont_1_Pipeline_VITIS_LOOP_206_5  |       11|       17|   0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_184_2  |       56|      176|    7 ~ 22|          -|          -|     8|        no|
        |- VITIS_LOOP_202_4  |      119|      161|   17 ~ 23|          -|          -|     7|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1376|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   16|    3415|   3698|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    432|    -|
|Register         |        -|    -|     754|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|    4169|   5506|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       3|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |mul_32ns_32ns_64_2_1_U1406                       |mul_32ns_32ns_64_2_1                  |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1407                       |mul_32ns_32ns_64_2_1                  |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1408                       |mul_32ns_32ns_64_2_1                  |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1409                       |mul_32ns_32ns_64_2_1                  |        0|   4|   165|    50|    0|
    |grp_rdc_mont_1_Pipeline_VITIS_LOOP_180_1_fu_181  |rdc_mont_1_Pipeline_VITIS_LOOP_180_1  |        0|   0|     6|    62|    0|
    |grp_rdc_mont_1_Pipeline_VITIS_LOOP_185_3_fu_187  |rdc_mont_1_Pipeline_VITIS_LOOP_185_3  |        0|   0|  1374|  1703|    0|
    |grp_rdc_mont_1_Pipeline_VITIS_LOOP_206_5_fu_203  |rdc_mont_1_Pipeline_VITIS_LOOP_206_5  |        0|   0|  1375|  1733|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                            |                                      |        0|  16|  3415|  3698|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln184_fu_259_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln185_fu_275_p2      |         +|   0|  0|  13|           4|           3|
    |add_ln202_5_fu_498_p2    |         +|   0|  0|  13|           4|           1|
    |add_ln202_fu_466_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln204_fu_446_p2      |         +|   0|  0|  39|          32|           2|
    |t_fu_610_p2              |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_560_p2        |         +|   0|  0|  71|          64|          64|
    |u_86_fu_413_p2           |         +|   0|  0|  71|          64|          64|
    |v_95_fu_319_p2           |         +|   0|  0|  71|          64|          64|
    |v_97_fu_516_p2           |         +|   0|  0|  71|          64|          64|
    |v_99_fu_363_p2           |         +|   0|  0|  71|          64|          64|
    |v_fu_629_p2              |         +|   0|  0|  71|          64|          64|
    |sub66_fu_460_p2          |         -|   0|  0|  39|           4|          32|
    |and_ln105_10_fu_592_p2   |       and|   0|  0|  64|          64|          64|
    |and_ln105_fu_395_p2      |       and|   0|  0|  64|          64|          64|
    |icmp_ln184_fu_253_p2     |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln202_fu_431_p2     |      icmp|   0|  0|  13|           4|           2|
    |icmp_ln203_fu_440_p2     |      icmp|   0|  0|  39|          32|           1|
    |PKB_we0                  |        or|   0|  0|   8|           1|           8|
    |or_ln105_30_fu_537_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln105_fu_340_p2       |        or|   0|  0|  64|          64|          64|
    |count_10_fu_452_p3       |    select|   0|  0|  32|           1|          32|
    |xor_ln105_172_fu_335_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_173_fu_346_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_174_fu_377_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_175_fu_528_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_176_fu_532_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_177_fu_543_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_178_fu_574_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_fu_331_p2      |       xor|   0|  0|  64|          64|          64|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1376|        1184|        1180|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |PKB_address0        |  20|          4|    6|         24|
    |PKB_address0_local  |  20|          4|    6|         24|
    |PKB_ce0             |  20|          4|    1|          4|
    |PKB_d0              |   9|          2|   64|        128|
    |PKB_d0_local        |  20|          4|   64|        256|
    |PKB_we0             |   9|          2|    8|         16|
    |PKB_we0_local       |   9|          2|    8|         16|
    |ap_NS_fsm           |  65|         16|    1|         16|
    |count_fu_104        |   9|          2|   32|         64|
    |grp_fu_832_ce       |  14|          3|    1|          3|
    |grp_fu_832_p0       |  14|          3|   32|         96|
    |grp_fu_832_p1       |  14|          3|   32|         96|
    |grp_fu_836_ce       |  14|          3|    1|          3|
    |grp_fu_836_p0       |  14|          3|   32|         96|
    |grp_fu_836_p1       |  14|          3|   32|         96|
    |grp_fu_840_ce       |  14|          3|    1|          3|
    |grp_fu_840_p0       |  14|          3|   32|         96|
    |grp_fu_840_p1       |  14|          3|   32|         96|
    |grp_fu_844_ce       |  14|          3|    1|          3|
    |grp_fu_844_p0       |  14|          3|   32|         96|
    |grp_fu_844_p1       |  14|          3|   32|         96|
    |i_10_fu_120         |   9|          2|    4|          8|
    |i_9_fu_68           |   9|          2|    4|          8|
    |indvars_iv_fu_116   |   9|          2|    4|          8|
    |ma_address0_local   |  20|          4|    4|         16|
    |u_024_fu_72         |   9|          2|   64|        128|
    |u_fu_108            |   9|          2|   64|        128|
    |v_025_fu_76         |   9|          2|   64|        128|
    |v_46_fu_112         |   9|          2|   64|        128|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 432|         94|  722|       1880|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |add_ln185_reg_709                                             |   4|   0|    4|          0|
    |ap_CS_fsm                                                     |  15|   0|   15|          0|
    |count_fu_104                                                  |  32|   0|   32|          0|
    |grp_rdc_mont_1_Pipeline_VITIS_LOOP_180_1_fu_181_ap_start_reg  |   1|   0|    1|          0|
    |grp_rdc_mont_1_Pipeline_VITIS_LOOP_185_3_fu_187_ap_start_reg  |   1|   0|    1|          0|
    |grp_rdc_mont_1_Pipeline_VITIS_LOOP_206_5_fu_203_ap_start_reg  |   1|   0|    1|          0|
    |i_10_fu_120                                                   |   4|   0|    4|          0|
    |i_21_reg_774                                                  |   4|   0|    4|          0|
    |i_9_fu_68                                                     |   4|   0|    4|          0|
    |indvars_iv_fu_116                                             |   4|   0|    4|          0|
    |reg_223                                                       |  64|   0|   64|          0|
    |sub66_reg_783                                                 |  32|   0|   32|          0|
    |t_reg_827                                                     |  64|   0|   64|          0|
    |trunc_ln184_reg_702                                           |   3|   0|    3|          0|
    |trunc_ln202_11_reg_806                                        |   3|   0|    3|          0|
    |trunc_ln202_reg_801                                           |   3|   0|    3|          0|
    |u_024_fu_72                                                   |  64|   0|   64|          0|
    |u_86_reg_769                                                  |  64|   0|   64|          0|
    |u_fu_108                                                      |  64|   0|   64|          0|
    |v_025_fu_76                                                   |  64|   0|   64|          0|
    |v_46_fu_112                                                   |  64|   0|   64|          0|
    |v_46_load_2_reg_796                                           |  64|   0|   64|          0|
    |v_95_reg_762                                                  |  64|   0|   64|          0|
    |v_97_reg_820                                                  |  64|   0|   64|          0|
    |zext_ln185_reg_749                                            |   3|   0|   32|         29|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 754|   0|  783|         29|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|    rdc_mont.1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|    rdc_mont.1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|    rdc_mont.1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|    rdc_mont.1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|    rdc_mont.1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|    rdc_mont.1|  return value|
|ma_address0   |  out|    4|   ap_memory|            ma|         array|
|ma_ce0        |  out|    1|   ap_memory|            ma|         array|
|ma_q0         |   in|   64|   ap_memory|            ma|         array|
|PKB_address0  |  out|    6|   ap_memory|           PKB|         array|
|PKB_ce0       |  out|    1|   ap_memory|           PKB|         array|
|PKB_we0       |  out|    8|   ap_memory|           PKB|         array|
|PKB_d0        |  out|   64|   ap_memory|           PKB|         array|
|PKB_q0        |   in|   64|   ap_memory|           PKB|         array|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 8 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 14 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 8 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_9 = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 16 'alloca' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%u_024 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 17 'alloca' 'u_024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v_025 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 18 'alloca' 'v_025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%t_25_loc = alloca i32 1"   --->   Operation 19 'alloca' 't_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%u_46_loc = alloca i32 1"   --->   Operation 20 'alloca' 'u_46_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%v_99_loc = alloca i32 1"   --->   Operation 21 'alloca' 'v_99_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%t_loc = alloca i32 1"   --->   Operation 22 'alloca' 't_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%u_45_loc = alloca i32 1"   --->   Operation 23 'alloca' 'u_45_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%v_95_loc = alloca i32 1"   --->   Operation 24 'alloca' 'v_95_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @rdc_mont.1_Pipeline_VITIS_LOOP_180_1, i64 %PKB"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 0, i64 %v_025" [src/generic/fp_generic.c:178]   --->   Operation 26 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 0, i64 %u_024" [src/generic/fp_generic.c:178]   --->   Operation 27 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 0, i4 %i_9" [src/generic/fp_generic.c:177]   --->   Operation 28 'store' 'store_ln177' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.91>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %PKB"   --->   Operation 29 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (4.91ns)   --->   "%call_ln0 = call void @rdc_mont.1_Pipeline_VITIS_LOOP_180_1, i64 %PKB"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln184 = br void %VITIS_LOOP_185_3" [src/generic/fp_generic.c:184]   --->   Operation 31 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%i = load i4 %i_9" [src/generic/fp_generic.c:184]   --->   Operation 32 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%u_81 = load i64 %u_024"   --->   Operation 33 'load' 'u_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%v_94 = load i64 %v_025"   --->   Operation 34 'load' 'v_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.73ns)   --->   "%icmp_ln184 = icmp_eq  i4 %i, i4 8" [src/generic/fp_generic.c:184]   --->   Operation 35 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.73ns)   --->   "%add_ln184 = add i4 %i, i4 1" [src/generic/fp_generic.c:184]   --->   Operation 36 'add' 'add_ln184' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %icmp_ln184, void %VITIS_LOOP_185_3.split, void %for.body56.preheader" [src/generic/fp_generic.c:184]   --->   Operation 37 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i4 %i" [src/generic/fp_generic.c:184]   --->   Operation 38 'trunc' 'trunc_ln184' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln185_10 = zext i3 %trunc_ln184" [src/generic/fp_generic.c:185]   --->   Operation 39 'zext' 'zext_ln185_10' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.65ns)   --->   "%add_ln185 = add i4 %zext_ln185_10, i4 14" [src/generic/fp_generic.c:185]   --->   Operation 40 'add' 'add_ln185' <Predicate = (!icmp_ln184)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [2/2] (3.97ns)   --->   "%call_ln184 = call void @rdc_mont.1_Pipeline_VITIS_LOOP_185_3, i64 %v_94, i64 %u_81, i3 %trunc_ln184, i4 %add_ln185, i64 %PKB, i3 %trunc_ln184, i64 %v_95_loc, i64 %u_45_loc, i64 %t_loc, i64 %p503p1_1" [src/generic/fp_generic.c:184]   --->   Operation 41 'call' 'call_ln184' <Predicate = (!icmp_ln184)> <Delay = 3.97> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %add_ln184, i4 %i_9" [src/generic/fp_generic.c:177]   --->   Operation 42 'store' 'store_ln177' <Predicate = (!icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%count = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 43 'alloca' 'count' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%u = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 44 'alloca' 'u' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%v_46 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 45 'alloca' 'v_46' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 46 'alloca' 'indvars_iv' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%i_10 = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 47 'alloca' 'i_10' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 8, i4 %i_10" [src/generic/fp_generic.c:177]   --->   Operation 48 'store' 'store_ln177' <Predicate = (icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 1, i4 %indvars_iv"   --->   Operation 49 'store' 'store_ln0' <Predicate = (icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_94, i64 %v_46" [src/generic/fp_generic.c:178]   --->   Operation 50 'store' 'store_ln178' <Predicate = (icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_81, i64 %u" [src/generic/fp_generic.c:178]   --->   Operation 51 'store' 'store_ln178' <Predicate = (icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln177 = store i32 3, i32 %count" [src/generic/fp_generic.c:177]   --->   Operation 52 'store' 'store_ln177' <Predicate = (icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln202 = br void %for.body56" [src/generic/fp_generic.c:202]   --->   Operation 53 'br' 'br_ln202' <Predicate = (icmp_ln184)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i3 %trunc_ln184" [src/generic/fp_generic.c:185]   --->   Operation 54 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln184 = call void @rdc_mont.1_Pipeline_VITIS_LOOP_185_3, i64 %v_94, i64 %u_81, i3 %trunc_ln184, i4 %add_ln185, i64 %PKB, i3 %trunc_ln184, i64 %v_95_loc, i64 %u_45_loc, i64 %t_loc, i64 %p503p1_1" [src/generic/fp_generic.c:184]   --->   Operation 55 'call' 'call_ln184' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%ma_addr_9 = getelementptr i64 %ma, i32 0, i32 %zext_ln185" [src/generic/fp_generic.c:193]   --->   Operation 56 'getelementptr' 'ma_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (3.25ns)   --->   "%ma_load_9 = load i4 %ma_addr_9" [src/generic/fp_generic.c:193]   --->   Operation 57 'load' 'ma_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 6.77>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%v_95_loc_load = load i64 %v_95_loc"   --->   Operation 58 'load' 'v_95_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/2] ( I:3.25ns O:3.25ns )   --->   "%ma_load_9 = load i4 %ma_addr_9" [src/generic/fp_generic.c:193]   --->   Operation 59 'load' 'ma_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_5 : Operation 60 [1/1] (3.52ns)   --->   "%v_95 = add i64 %ma_load_9, i64 %v_95_loc_load" [src/generic/fp_generic.c:193]   --->   Operation 60 'add' 'v_95' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.04>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%u_45_loc_load = load i64 %u_45_loc"   --->   Operation 61 'load' 'u_45_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%t_loc_load = load i64 %t_loc"   --->   Operation 62 'load' 't_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node v_99)   --->   "%xor_ln105 = xor i64 %v_95_loc_load, i64 %v_95" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 63 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node v_99)   --->   "%xor_ln105_172 = xor i64 %ma_load_9, i64 %v_95_loc_load" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 64 'xor' 'xor_ln105_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node v_99)   --->   "%or_ln105 = or i64 %xor_ln105_172, i64 %xor_ln105" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 65 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node v_99)   --->   "%xor_ln105_173 = xor i64 %or_ln105, i64 %v_95" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 66 'xor' 'xor_ln105_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node v_99)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_173, i32 63" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 67 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node v_99)   --->   "%zext_ln105 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 68 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (3.52ns) (out node of the LUT)   --->   "%v_99 = add i64 %u_45_loc_load, i64 %zext_ln105" [src/generic/fp_generic.c:194]   --->   Operation 69 'add' 'v_99' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node u_86)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %v_99, i64 63" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 70 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node u_86)   --->   "%xor_ln105_174 = xor i1 %bit_sel1, i1 1" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 71 'xor' 'xor_ln105_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node u_86)   --->   "%trunc_ln105 = trunc i64 %v_99" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 72 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node u_86)   --->   "%xor_ln105_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_174, i63 %trunc_ln105" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 73 'bitconcatenate' 'xor_ln105_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node u_86)   --->   "%and_ln105 = and i64 %u_45_loc_load, i64 %xor_ln105_s" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 74 'and' 'and_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node u_86)   --->   "%carry_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105, i32 63" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 75 'bitselect' 'carry_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node u_86)   --->   "%zext_ln105_49 = zext i1 %carry_50" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 76 'zext' 'zext_ln105_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (3.52ns) (out node of the LUT)   --->   "%u_86 = add i64 %t_loc_load, i64 %zext_ln105_49" [src/generic/fp_generic.c:195]   --->   Operation 77 'add' 'u_86' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%PKB_addr = getelementptr i64 %PKB, i32 0, i32 %zext_ln185" [src/generic/fp_generic.c:196]   --->   Operation 78 'getelementptr' 'PKB_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln196 = store void @_ssdm_op_Write.bram.i64, i6 %PKB_addr, i64 %v_95, i8 255" [src/generic/fp_generic.c:196]   --->   Operation 79 'store' 'store_ln196' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_6 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_99, i64 %v_025" [src/generic/fp_generic.c:178]   --->   Operation 80 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:177]   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln177' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln184 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/generic/fp_generic.c:184]   --->   Operation 82 'specloopname' 'specloopname_ln184' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_86, i64 %u_024" [src/generic/fp_generic.c:178]   --->   Operation 83 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln184 = br void %VITIS_LOOP_185_3" [src/generic/fp_generic.c:184]   --->   Operation 84 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 5.80>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%i_21 = load i4 %i_10" [src/generic/fp_generic.c:202]   --->   Operation 85 'load' 'i_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (1.73ns)   --->   "%icmp_ln202 = icmp_eq  i4 %i_21, i4 15" [src/generic/fp_generic.c:202]   --->   Operation 86 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln202, void %for.body56.split, void %for.end120" [src/generic/fp_generic.c:202]   --->   Operation 87 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%count_load = load i32 %count" [src/generic/fp_generic.c:204]   --->   Operation 88 'load' 'count_load' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (2.55ns)   --->   "%icmp_ln203 = icmp_ne  i32 %count_load, i32 0" [src/generic/fp_generic.c:203]   --->   Operation 89 'icmp' 'icmp_ln203' <Predicate = (!icmp_ln202)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (2.55ns)   --->   "%add_ln204 = add i32 %count_load, i32 4294967295" [src/generic/fp_generic.c:204]   --->   Operation 90 'add' 'add_ln204' <Predicate = (!icmp_ln202)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.69ns)   --->   "%count_10 = select i1 %icmp_ln203, i32 %add_ln204, i32 0" [src/generic/fp_generic.c:203]   --->   Operation 91 'select' 'count_10' <Predicate = (!icmp_ln202)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (2.55ns)   --->   "%sub66 = sub i32 8, i32 %count_10" [src/generic/fp_generic.c:203]   --->   Operation 92 'sub' 'sub66' <Predicate = (!icmp_ln202)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (1.73ns)   --->   "%add_ln202 = add i4 %i_21, i4 1" [src/generic/fp_generic.c:202]   --->   Operation 93 'add' 'add_ln202' <Predicate = (!icmp_ln202)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %add_ln202, i4 %i_10" [src/generic/fp_generic.c:177]   --->   Operation 94 'store' 'store_ln177' <Predicate = (!icmp_ln202)> <Delay = 1.58>
ST_8 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln177 = store i32 %count_10, i32 %count" [src/generic/fp_generic.c:177]   --->   Operation 95 'store' 'store_ln177' <Predicate = (!icmp_ln202)> <Delay = 1.58>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%ma_addr = getelementptr i64 %ma, i32 0, i32 15" [src/generic/fp_generic.c:222]   --->   Operation 96 'getelementptr' 'ma_addr' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_8 : Operation 97 [2/2] (3.25ns)   --->   "%ma_load = load i4 %ma_addr" [src/generic/fp_generic.c:222]   --->   Operation 97 'load' 'ma_load' <Predicate = (icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 9 <SV = 4> <Delay = 5.56>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%u_load = load i64 %u"   --->   Operation 98 'load' 'u_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%v_46_load_2 = load i64 %v_46"   --->   Operation 99 'load' 'v_46_load_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i4 %indvars_iv" [src/generic/fp_generic.c:202]   --->   Operation 100 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln202 = trunc i4 %indvars_iv_load" [src/generic/fp_generic.c:202]   --->   Operation 101 'trunc' 'trunc_ln202' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln202_11 = trunc i4 %i_21" [src/generic/fp_generic.c:202]   --->   Operation 102 'trunc' 'trunc_ln202_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [2/2] (5.56ns)   --->   "%call_ln202 = call void @rdc_mont.1_Pipeline_VITIS_LOOP_206_5, i3 %trunc_ln202, i64 %v_46_load_2, i64 %u_load, i32 %sub66, i64 %PKB, i3 %trunc_ln202_11, i64 %v_99_loc, i64 %u_46_loc, i64 %t_25_loc, i64 %p503p1_1" [src/generic/fp_generic.c:202]   --->   Operation 103 'call' 'call_ln202' <Predicate = true> <Delay = 5.56> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 104 [1/1] (1.73ns)   --->   "%add_ln202_5 = add i4 %indvars_iv_load, i4 1" [src/generic/fp_generic.c:202]   --->   Operation 104 'add' 'add_ln202_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln202 = store i4 %add_ln202_5, i4 %indvars_iv" [src/generic/fp_generic.c:202]   --->   Operation 105 'store' 'store_ln202' <Predicate = true> <Delay = 1.58>

State 10 <SV = 5> <Delay = 3.25>
ST_10 : Operation 106 [1/2] (0.00ns)   --->   "%call_ln202 = call void @rdc_mont.1_Pipeline_VITIS_LOOP_206_5, i3 %trunc_ln202, i64 %v_46_load_2, i64 %u_load, i32 %sub66, i64 %PKB, i3 %trunc_ln202_11, i64 %v_99_loc, i64 %u_46_loc, i64 %t_25_loc, i64 %p503p1_1" [src/generic/fp_generic.c:202]   --->   Operation 106 'call' 'call_ln202' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i4 %i_21" [src/generic/fp_generic.c:214]   --->   Operation 107 'zext' 'zext_ln214' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%ma_addr_10 = getelementptr i64 %ma, i32 0, i32 %zext_ln214" [src/generic/fp_generic.c:214]   --->   Operation 108 'getelementptr' 'ma_addr_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [2/2] (3.25ns)   --->   "%ma_load_10 = load i4 %ma_addr_10" [src/generic/fp_generic.c:214]   --->   Operation 109 'load' 'ma_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 11 <SV = 6> <Delay = 6.77>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%v_99_loc_load = load i64 %v_99_loc"   --->   Operation 110 'load' 'v_99_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/2] ( I:3.25ns O:3.25ns )   --->   "%ma_load_10 = load i4 %ma_addr_10" [src/generic/fp_generic.c:214]   --->   Operation 111 'load' 'ma_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_11 : Operation 112 [1/1] (3.52ns)   --->   "%v_97 = add i64 %ma_load_10, i64 %v_99_loc_load" [src/generic/fp_generic.c:214]   --->   Operation 112 'add' 'v_97' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 7.04>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%u_46_loc_load = load i64 %u_46_loc"   --->   Operation 113 'load' 'u_46_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%t_25_loc_load = load i64 %t_25_loc"   --->   Operation 114 'load' 't_25_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_175 = xor i64 %v_99_loc_load, i64 %v_97" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 115 'xor' 'xor_ln105_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_176 = xor i64 %ma_load_10, i64 %v_99_loc_load" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 116 'xor' 'xor_ln105_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105_30 = or i64 %xor_ln105_176, i64 %xor_ln105_175" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 117 'or' 'or_ln105_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_177 = xor i64 %or_ln105_30, i64 %v_97" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 118 'xor' 'xor_ln105_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_177, i32 63" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 119 'bitselect' 'carry_51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_50 = zext i1 %carry_51" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 120 'zext' 'zext_ln105_50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %u_46_loc_load, i64 %zext_ln105_50" [src/generic/fp_generic.c:215]   --->   Operation 121 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%bit_sel7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 122 'bitselect' 'bit_sel7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln105_178 = xor i1 %bit_sel7, i1 1" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 123 'xor' 'xor_ln105_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln105_32 = trunc i64 %tempReg" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 124 'trunc' 'trunc_ln105_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln105_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_178, i63 %trunc_ln105_32" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 125 'bitconcatenate' 'xor_ln105_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%and_ln105_10 = and i64 %u_46_loc_load, i64 %xor_ln105_9" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 126 'and' 'and_ln105_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%carry_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105_10, i32 63" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 127 'bitselect' 'carry_52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln105_51 = zext i1 %carry_52" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 128 'zext' 'zext_ln105_51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (3.52ns) (out node of the LUT)   --->   "%t = add i64 %t_25_loc_load, i64 %zext_ln105_51" [src/generic/fp_generic.c:216]   --->   Operation 129 'add' 't' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i3 %trunc_ln202_11" [src/generic/fp_generic.c:217]   --->   Operation 130 'zext' 'zext_ln217' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%PKB_addr_4 = getelementptr i64 %PKB, i32 0, i32 %zext_ln217" [src/generic/fp_generic.c:217]   --->   Operation 131 'getelementptr' 'PKB_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store void @_ssdm_op_Write.bram.i64, i6 %PKB_addr_4, i64 %v_97, i8 255" [src/generic/fp_generic.c:217]   --->   Operation 132 'store' 'store_ln217' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_12 : Operation 133 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %tempReg, i64 %v_46" [src/generic/fp_generic.c:178]   --->   Operation 133 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>

State 13 <SV = 8> <Delay = 1.58>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7" [src/generic/fp_generic.c:177]   --->   Operation 134 'speclooptripcount' 'speclooptripcount_ln177' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln202 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [src/generic/fp_generic.c:202]   --->   Operation 135 'specloopname' 'specloopname_ln202' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %t, i64 %u" [src/generic/fp_generic.c:178]   --->   Operation 136 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln202 = br void %for.body56" [src/generic/fp_generic.c:202]   --->   Operation 137 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>

State 14 <SV = 4> <Delay = 3.25>
ST_14 : Operation 138 [1/2] ( I:3.25ns O:3.25ns )   --->   "%ma_load = load i4 %ma_addr" [src/generic/fp_generic.c:222]   --->   Operation 138 'load' 'ma_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 15 <SV = 5> <Delay = 6.77>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%v_46_load = load i64 %v_46" [src/generic/fp_generic.c:222]   --->   Operation 139 'load' 'v_46_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (3.52ns)   --->   "%v = add i64 %ma_load, i64 %v_46_load" [src/generic/fp_generic.c:222]   --->   Operation 140 'add' 'v' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%PKB_addr_3 = getelementptr i64 %PKB, i32 0, i32 7" [src/generic/fp_generic.c:223]   --->   Operation 141 'getelementptr' 'PKB_addr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln223 = store void @_ssdm_op_Write.bram.i64, i6 %PKB_addr_3, i64 %v, i8 255" [src/generic/fp_generic.c:223]   --->   Operation 142 'store' 'store_ln223' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%ret_ln224 = ret" [src/generic/fp_generic.c:224]   --->   Operation 143 'ret' 'ret_ln224' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ma]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ PKB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p503p1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_9                        (alloca                ) [ 0111111100000000]
u_024                      (alloca                ) [ 0111111100000000]
v_025                      (alloca                ) [ 0111111100000000]
t_25_loc                   (alloca                ) [ 0011111111111100]
u_46_loc                   (alloca                ) [ 0011111111111100]
v_99_loc                   (alloca                ) [ 0011111111111100]
t_loc                      (alloca                ) [ 0011111100000000]
u_45_loc                   (alloca                ) [ 0011111100000000]
v_95_loc                   (alloca                ) [ 0011111100000000]
store_ln178                (store                 ) [ 0000000000000000]
store_ln178                (store                 ) [ 0000000000000000]
store_ln177                (store                 ) [ 0000000000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000000000000]
call_ln0                   (call                  ) [ 0000000000000000]
br_ln184                   (br                    ) [ 0000000000000000]
i                          (load                  ) [ 0000000000000000]
u_81                       (load                  ) [ 0000100000000000]
v_94                       (load                  ) [ 0000100000000000]
icmp_ln184                 (icmp                  ) [ 0001111100000000]
add_ln184                  (add                   ) [ 0000000000000000]
br_ln184                   (br                    ) [ 0000000000000000]
trunc_ln184                (trunc                 ) [ 0000100000000000]
zext_ln185_10              (zext                  ) [ 0000000000000000]
add_ln185                  (add                   ) [ 0000100000000000]
store_ln177                (store                 ) [ 0000000000000000]
count                      (alloca                ) [ 0001111111111100]
u                          (alloca                ) [ 0001111111111100]
v_46                       (alloca                ) [ 0001111111111111]
indvars_iv                 (alloca                ) [ 0001111111111100]
i_10                       (alloca                ) [ 0001111111111100]
store_ln177                (store                 ) [ 0000000000000000]
store_ln0                  (store                 ) [ 0000000000000000]
store_ln178                (store                 ) [ 0000000000000000]
store_ln178                (store                 ) [ 0000000000000000]
store_ln177                (store                 ) [ 0000000000000000]
br_ln202                   (br                    ) [ 0000000000000000]
zext_ln185                 (zext                  ) [ 0000011000000000]
call_ln184                 (call                  ) [ 0000000000000000]
ma_addr_9                  (getelementptr         ) [ 0000010000000000]
v_95_loc_load              (load                  ) [ 0000001000000000]
ma_load_9                  (load                  ) [ 0000001000000000]
v_95                       (add                   ) [ 0000001000000000]
u_45_loc_load              (load                  ) [ 0000000000000000]
t_loc_load                 (load                  ) [ 0000000000000000]
xor_ln105                  (xor                   ) [ 0000000000000000]
xor_ln105_172              (xor                   ) [ 0000000000000000]
or_ln105                   (or                    ) [ 0000000000000000]
xor_ln105_173              (xor                   ) [ 0000000000000000]
carry                      (bitselect             ) [ 0000000000000000]
zext_ln105                 (zext                  ) [ 0000000000000000]
v_99                       (add                   ) [ 0000000000000000]
bit_sel1                   (bitselect             ) [ 0000000000000000]
xor_ln105_174              (xor                   ) [ 0000000000000000]
trunc_ln105                (trunc                 ) [ 0000000000000000]
xor_ln105_s                (bitconcatenate        ) [ 0000000000000000]
and_ln105                  (and                   ) [ 0000000000000000]
carry_50                   (bitselect             ) [ 0000000000000000]
zext_ln105_49              (zext                  ) [ 0000000000000000]
u_86                       (add                   ) [ 0000000100000000]
PKB_addr                   (getelementptr         ) [ 0000000000000000]
store_ln196                (store                 ) [ 0000000000000000]
store_ln178                (store                 ) [ 0000000000000000]
speclooptripcount_ln177    (speclooptripcount     ) [ 0000000000000000]
specloopname_ln184         (specloopname          ) [ 0000000000000000]
store_ln178                (store                 ) [ 0000000000000000]
br_ln184                   (br                    ) [ 0000000000000000]
i_21                       (load                  ) [ 0000000001100000]
icmp_ln202                 (icmp                  ) [ 0000000011111100]
br_ln202                   (br                    ) [ 0000000000000000]
count_load                 (load                  ) [ 0000000000000000]
icmp_ln203                 (icmp                  ) [ 0000000000000000]
add_ln204                  (add                   ) [ 0000000000000000]
count_10                   (select                ) [ 0000000000000000]
sub66                      (sub                   ) [ 0000000001100000]
add_ln202                  (add                   ) [ 0000000000000000]
store_ln177                (store                 ) [ 0000000000000000]
store_ln177                (store                 ) [ 0000000000000000]
ma_addr                    (getelementptr         ) [ 0000000000000010]
u_load                     (load                  ) [ 0000000000100000]
v_46_load_2                (load                  ) [ 0000000000100000]
indvars_iv_load            (load                  ) [ 0000000000000000]
trunc_ln202                (trunc                 ) [ 0000000000100000]
trunc_ln202_11             (trunc                 ) [ 0000000000111000]
add_ln202_5                (add                   ) [ 0000000000000000]
store_ln202                (store                 ) [ 0000000000000000]
call_ln202                 (call                  ) [ 0000000000000000]
zext_ln214                 (zext                  ) [ 0000000000000000]
ma_addr_10                 (getelementptr         ) [ 0000000000010000]
v_99_loc_load              (load                  ) [ 0000000000001000]
ma_load_10                 (load                  ) [ 0000000000001000]
v_97                       (add                   ) [ 0000000000001000]
u_46_loc_load              (load                  ) [ 0000000000000000]
t_25_loc_load              (load                  ) [ 0000000000000000]
xor_ln105_175              (xor                   ) [ 0000000000000000]
xor_ln105_176              (xor                   ) [ 0000000000000000]
or_ln105_30                (or                    ) [ 0000000000000000]
xor_ln105_177              (xor                   ) [ 0000000000000000]
carry_51                   (bitselect             ) [ 0000000000000000]
zext_ln105_50              (zext                  ) [ 0000000000000000]
tempReg                    (add                   ) [ 0000000000000000]
bit_sel7                   (bitselect             ) [ 0000000000000000]
xor_ln105_178              (xor                   ) [ 0000000000000000]
trunc_ln105_32             (trunc                 ) [ 0000000000000000]
xor_ln105_9                (bitconcatenate        ) [ 0000000000000000]
and_ln105_10               (and                   ) [ 0000000000000000]
carry_52                   (bitselect             ) [ 0000000000000000]
zext_ln105_51              (zext                  ) [ 0000000000000000]
t                          (add                   ) [ 0000000000000100]
zext_ln217                 (zext                  ) [ 0000000000000000]
PKB_addr_4                 (getelementptr         ) [ 0000000000000000]
store_ln217                (store                 ) [ 0000000000000000]
store_ln178                (store                 ) [ 0000000000000000]
speclooptripcount_ln177    (speclooptripcount     ) [ 0000000000000000]
specloopname_ln202         (specloopname          ) [ 0000000000000000]
store_ln178                (store                 ) [ 0000000000000000]
br_ln202                   (br                    ) [ 0000000000000000]
ma_load                    (load                  ) [ 0000000000000001]
v_46_load                  (load                  ) [ 0000000000000000]
v                          (add                   ) [ 0000000000000000]
PKB_addr_3                 (getelementptr         ) [ 0000000000000000]
store_ln223                (store                 ) [ 0000000000000000]
ret_ln224                  (ret                   ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ma">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ma"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="PKB">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PKB"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p503p1_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503p1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdc_mont.1_Pipeline_VITIS_LOOP_180_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdc_mont.1_Pipeline_VITIS_LOOP_185_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdc_mont.1_Pipeline_VITIS_LOOP_206_5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_9_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_9/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="u_024_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_024/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="v_025_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_025/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="t_25_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_25_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="u_46_loc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_46_loc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="v_99_loc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_99_loc/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="t_loc_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_loc/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="u_45_loc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_45_loc/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="v_95_loc_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_95_loc/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="count_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="u_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="v_46_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_46/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvars_iv_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_10_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_10/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="ma_addr_9_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="3" slack="0"/>
<pin id="128" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ma_addr_9/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="0"/>
<pin id="133" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ma_load_9/4 ma_load/8 ma_load_10/10 "/>
</bind>
</comp>

<comp id="137" class="1004" name="PKB_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="3" slack="2"/>
<pin id="141" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr/6 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/6 store_ln217/12 store_ln223/15 "/>
</bind>
</comp>

<comp id="149" class="1004" name="ma_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="5" slack="0"/>
<pin id="153" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ma_addr/8 "/>
</bind>
</comp>

<comp id="158" class="1004" name="ma_addr_10_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ma_addr_10/10 "/>
</bind>
</comp>

<comp id="166" class="1004" name="PKB_addr_4_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="3" slack="0"/>
<pin id="170" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr_4/12 "/>
</bind>
</comp>

<comp id="173" class="1004" name="PKB_addr_3_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="4" slack="0"/>
<pin id="177" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr_3/15 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_rdc_mont_1_Pipeline_VITIS_LOOP_180_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_rdc_mont_1_Pipeline_VITIS_LOOP_185_3_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="0"/>
<pin id="190" dir="0" index="2" bw="64" slack="0"/>
<pin id="191" dir="0" index="3" bw="3" slack="0"/>
<pin id="192" dir="0" index="4" bw="4" slack="0"/>
<pin id="193" dir="0" index="5" bw="64" slack="0"/>
<pin id="194" dir="0" index="6" bw="3" slack="0"/>
<pin id="195" dir="0" index="7" bw="64" slack="2"/>
<pin id="196" dir="0" index="8" bw="64" slack="2"/>
<pin id="197" dir="0" index="9" bw="64" slack="2"/>
<pin id="198" dir="0" index="10" bw="64" slack="0"/>
<pin id="199" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln184/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_rdc_mont_1_Pipeline_VITIS_LOOP_206_5_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="3" slack="0"/>
<pin id="206" dir="0" index="2" bw="64" slack="0"/>
<pin id="207" dir="0" index="3" bw="64" slack="0"/>
<pin id="208" dir="0" index="4" bw="32" slack="1"/>
<pin id="209" dir="0" index="5" bw="64" slack="0"/>
<pin id="210" dir="0" index="6" bw="3" slack="0"/>
<pin id="211" dir="0" index="7" bw="64" slack="4"/>
<pin id="212" dir="0" index="8" bw="64" slack="4"/>
<pin id="213" dir="0" index="9" bw="64" slack="4"/>
<pin id="214" dir="0" index="10" bw="64" slack="0"/>
<pin id="215" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln202/9 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="2"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_46_load_2/9 v_46_load/15 "/>
</bind>
</comp>

<comp id="223" class="1005" name="reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="1"/>
<pin id="225" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ma_load_9 ma_load_10 ma_load "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln178_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="64" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln178_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln177_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="i_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="2"/>
<pin id="244" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="u_81_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="2"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_81/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="v_94_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="2"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_94/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln184_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln184/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln184_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln184/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln184_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln184/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln185_10_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="0"/>
<pin id="273" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185_10/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln185_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="3" slack="0"/>
<pin id="277" dir="0" index="1" bw="2" slack="0"/>
<pin id="278" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln177_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="4" slack="2"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln177_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="4" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln0_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="4" slack="0"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln178_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="0" index="1" bw="64" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln178_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="0"/>
<pin id="304" dir="0" index="1" bw="64" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln177_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln185_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="v_95_loc_load_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="4"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_95_loc_load/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="v_95_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="0"/>
<pin id="321" dir="0" index="1" bw="64" slack="0"/>
<pin id="322" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_95/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="u_45_loc_load_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="5"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_45_loc_load/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="t_loc_load_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="5"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_loc_load/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="xor_ln105_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="333" dir="0" index="1" bw="64" slack="1"/>
<pin id="334" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="xor_ln105_172_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="1"/>
<pin id="337" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="338" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_172/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="or_ln105_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="0"/>
<pin id="342" dir="0" index="1" bw="64" slack="0"/>
<pin id="343" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="xor_ln105_173_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="0"/>
<pin id="348" dir="0" index="1" bw="64" slack="1"/>
<pin id="349" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_173/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="carry_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="64" slack="0"/>
<pin id="354" dir="0" index="2" bw="7" slack="0"/>
<pin id="355" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln105_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="v_99_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_99/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="bit_sel1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="64" slack="0"/>
<pin id="372" dir="0" index="2" bw="7" slack="0"/>
<pin id="373" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="xor_ln105_174_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_174/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="trunc_ln105_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="64" slack="0"/>
<pin id="385" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="xor_ln105_s_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="64" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="63" slack="0"/>
<pin id="391" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln105_s/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="and_ln105_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="64" slack="0"/>
<pin id="397" dir="0" index="1" bw="64" slack="0"/>
<pin id="398" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="carry_50_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="64" slack="0"/>
<pin id="404" dir="0" index="2" bw="7" slack="0"/>
<pin id="405" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry_50/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln105_49_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_49/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="u_86_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="64" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u_86/6 "/>
</bind>
</comp>

<comp id="419" class="1004" name="store_ln178_store_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="0"/>
<pin id="421" dir="0" index="1" bw="64" slack="5"/>
<pin id="422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln178_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="1"/>
<pin id="426" dir="0" index="1" bw="64" slack="6"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="i_21_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="1"/>
<pin id="430" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_21/8 "/>
</bind>
</comp>

<comp id="431" class="1004" name="icmp_ln202_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="0"/>
<pin id="433" dir="0" index="1" bw="4" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202/8 "/>
</bind>
</comp>

<comp id="437" class="1004" name="count_load_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln203_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/8 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln204_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204/8 "/>
</bind>
</comp>

<comp id="452" class="1004" name="count_10_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="0" index="2" bw="32" slack="0"/>
<pin id="456" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_10/8 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sub66_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="0"/>
<pin id="463" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub66/8 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln202_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202/8 "/>
</bind>
</comp>

<comp id="472" class="1004" name="store_ln177_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="0"/>
<pin id="474" dir="0" index="1" bw="4" slack="1"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/8 "/>
</bind>
</comp>

<comp id="477" class="1004" name="store_ln177_store_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="1"/>
<pin id="480" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/8 "/>
</bind>
</comp>

<comp id="482" class="1004" name="u_load_load_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="2"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_load/9 "/>
</bind>
</comp>

<comp id="486" class="1004" name="indvars_iv_load_load_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="2"/>
<pin id="488" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv_load/9 "/>
</bind>
</comp>

<comp id="489" class="1004" name="trunc_ln202_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="0"/>
<pin id="491" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln202/9 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln202_11_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="1"/>
<pin id="496" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln202_11/9 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln202_5_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202_5/9 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln202_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="0"/>
<pin id="506" dir="0" index="1" bw="4" slack="2"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/9 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln214_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="2"/>
<pin id="511" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln214/10 "/>
</bind>
</comp>

<comp id="513" class="1004" name="v_99_loc_load_load_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="64" slack="6"/>
<pin id="515" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_99_loc_load/11 "/>
</bind>
</comp>

<comp id="516" class="1004" name="v_97_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="0"/>
<pin id="518" dir="0" index="1" bw="64" slack="0"/>
<pin id="519" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_97/11 "/>
</bind>
</comp>

<comp id="522" class="1004" name="u_46_loc_load_load_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="64" slack="7"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_46_loc_load/12 "/>
</bind>
</comp>

<comp id="525" class="1004" name="t_25_loc_load_load_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="64" slack="7"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_25_loc_load/12 "/>
</bind>
</comp>

<comp id="528" class="1004" name="xor_ln105_175_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="530" dir="0" index="1" bw="64" slack="1"/>
<pin id="531" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_175/12 "/>
</bind>
</comp>

<comp id="532" class="1004" name="xor_ln105_176_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="64" slack="1"/>
<pin id="534" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="535" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_176/12 "/>
</bind>
</comp>

<comp id="537" class="1004" name="or_ln105_30_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="0"/>
<pin id="539" dir="0" index="1" bw="64" slack="0"/>
<pin id="540" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_30/12 "/>
</bind>
</comp>

<comp id="543" class="1004" name="xor_ln105_177_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="64" slack="0"/>
<pin id="545" dir="0" index="1" bw="64" slack="1"/>
<pin id="546" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_177/12 "/>
</bind>
</comp>

<comp id="548" class="1004" name="carry_51_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="64" slack="0"/>
<pin id="551" dir="0" index="2" bw="7" slack="0"/>
<pin id="552" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry_51/12 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln105_50_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_50/12 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tempReg_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/12 "/>
</bind>
</comp>

<comp id="566" class="1004" name="bit_sel7_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="64" slack="0"/>
<pin id="569" dir="0" index="2" bw="7" slack="0"/>
<pin id="570" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel7/12 "/>
</bind>
</comp>

<comp id="574" class="1004" name="xor_ln105_178_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_178/12 "/>
</bind>
</comp>

<comp id="580" class="1004" name="trunc_ln105_32_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="64" slack="0"/>
<pin id="582" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105_32/12 "/>
</bind>
</comp>

<comp id="584" class="1004" name="xor_ln105_9_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="0" index="2" bw="63" slack="0"/>
<pin id="588" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln105_9/12 "/>
</bind>
</comp>

<comp id="592" class="1004" name="and_ln105_10_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="64" slack="0"/>
<pin id="594" dir="0" index="1" bw="64" slack="0"/>
<pin id="595" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105_10/12 "/>
</bind>
</comp>

<comp id="598" class="1004" name="carry_52_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="64" slack="0"/>
<pin id="601" dir="0" index="2" bw="7" slack="0"/>
<pin id="602" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry_52/12 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln105_51_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_51/12 "/>
</bind>
</comp>

<comp id="610" class="1004" name="t_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="64" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/12 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln217_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="3" slack="3"/>
<pin id="618" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217/12 "/>
</bind>
</comp>

<comp id="620" class="1004" name="store_ln178_store_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="0"/>
<pin id="622" dir="0" index="1" bw="64" slack="5"/>
<pin id="623" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/12 "/>
</bind>
</comp>

<comp id="625" class="1004" name="store_ln178_store_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="1"/>
<pin id="627" dir="0" index="1" bw="64" slack="6"/>
<pin id="628" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/13 "/>
</bind>
</comp>

<comp id="629" class="1004" name="v_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="64" slack="1"/>
<pin id="631" dir="0" index="1" bw="64" slack="0"/>
<pin id="632" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/15 "/>
</bind>
</comp>

<comp id="636" class="1005" name="i_9_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="4" slack="0"/>
<pin id="638" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="643" class="1005" name="u_024_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="64" slack="0"/>
<pin id="645" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u_024 "/>
</bind>
</comp>

<comp id="650" class="1005" name="v_025_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="0"/>
<pin id="652" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_025 "/>
</bind>
</comp>

<comp id="657" class="1005" name="t_25_loc_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="64" slack="4"/>
<pin id="659" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="t_25_loc "/>
</bind>
</comp>

<comp id="663" class="1005" name="u_46_loc_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="64" slack="4"/>
<pin id="665" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="u_46_loc "/>
</bind>
</comp>

<comp id="669" class="1005" name="v_99_loc_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="64" slack="4"/>
<pin id="671" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="v_99_loc "/>
</bind>
</comp>

<comp id="675" class="1005" name="t_loc_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="64" slack="2"/>
<pin id="677" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="t_loc "/>
</bind>
</comp>

<comp id="681" class="1005" name="u_45_loc_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="64" slack="2"/>
<pin id="683" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="u_45_loc "/>
</bind>
</comp>

<comp id="687" class="1005" name="v_95_loc_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="64" slack="2"/>
<pin id="689" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="v_95_loc "/>
</bind>
</comp>

<comp id="702" class="1005" name="trunc_ln184_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="3" slack="1"/>
<pin id="704" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln184 "/>
</bind>
</comp>

<comp id="709" class="1005" name="add_ln185_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="4" slack="1"/>
<pin id="711" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln185 "/>
</bind>
</comp>

<comp id="714" class="1005" name="count_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="721" class="1005" name="u_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="64" slack="0"/>
<pin id="723" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="728" class="1005" name="v_46_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="64" slack="0"/>
<pin id="730" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_46 "/>
</bind>
</comp>

<comp id="735" class="1005" name="indvars_iv_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="4" slack="0"/>
<pin id="737" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv "/>
</bind>
</comp>

<comp id="742" class="1005" name="i_10_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="4" slack="0"/>
<pin id="744" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="749" class="1005" name="zext_ln185_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="2"/>
<pin id="751" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln185 "/>
</bind>
</comp>

<comp id="754" class="1005" name="ma_addr_9_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="4" slack="1"/>
<pin id="756" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ma_addr_9 "/>
</bind>
</comp>

<comp id="762" class="1005" name="v_95_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="64" slack="1"/>
<pin id="764" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_95 "/>
</bind>
</comp>

<comp id="769" class="1005" name="u_86_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="64" slack="1"/>
<pin id="771" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_86 "/>
</bind>
</comp>

<comp id="774" class="1005" name="i_21_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="4" slack="1"/>
<pin id="776" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_21 "/>
</bind>
</comp>

<comp id="783" class="1005" name="sub66_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="1"/>
<pin id="785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub66 "/>
</bind>
</comp>

<comp id="788" class="1005" name="ma_addr_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="4" slack="1"/>
<pin id="790" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ma_addr "/>
</bind>
</comp>

<comp id="796" class="1005" name="v_46_load_2_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="64" slack="1"/>
<pin id="798" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_46_load_2 "/>
</bind>
</comp>

<comp id="801" class="1005" name="trunc_ln202_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="3" slack="1"/>
<pin id="803" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln202 "/>
</bind>
</comp>

<comp id="806" class="1005" name="trunc_ln202_11_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="3" slack="1"/>
<pin id="808" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln202_11 "/>
</bind>
</comp>

<comp id="812" class="1005" name="ma_addr_10_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="4" slack="1"/>
<pin id="814" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ma_addr_10 "/>
</bind>
</comp>

<comp id="820" class="1005" name="v_97_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="64" slack="1"/>
<pin id="822" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_97 "/>
</bind>
</comp>

<comp id="827" class="1005" name="t_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="64" slack="1"/>
<pin id="829" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="832" class="1004" name="grp_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="834" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="835" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 albl/3 "/>
</bind>
</comp>

<comp id="836" class="1004" name="grp_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="838" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="839" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 albh/3 "/>
</bind>
</comp>

<comp id="840" class="1004" name="grp_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="842" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="843" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 ahbl/3 "/>
</bind>
</comp>

<comp id="844" class="1004" name="grp_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="846" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="847" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 ahbh/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="58" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="157"><net_src comp="149" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="158" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="2" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="66" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="2" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="200"><net_src comp="22" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="187" pin=5"/></net>

<net id="202"><net_src comp="4" pin="0"/><net_sink comp="187" pin=10"/></net>

<net id="216"><net_src comp="60" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="217"><net_src comp="2" pin="0"/><net_sink comp="203" pin=5"/></net>

<net id="218"><net_src comp="4" pin="0"/><net_sink comp="203" pin=10"/></net>

<net id="222"><net_src comp="219" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="226"><net_src comp="131" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="10" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="12" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="248"><net_src comp="245" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="252"><net_src comp="249" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="257"><net_src comp="242" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="16" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="242" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="18" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="242" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="187" pin=3"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="187" pin=6"/></net>

<net id="274"><net_src comp="265" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="20" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="275" pin="2"/><net_sink comp="187" pin=4"/></net>

<net id="286"><net_src comp="259" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="16" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="18" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="249" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="245" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="24" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="312" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="323"><net_src comp="131" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="339"><net_src comp="223" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="335" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="331" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="28" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="346" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="30" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="362"><net_src comp="351" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="325" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="359" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="374"><net_src comp="32" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="363" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="34" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="381"><net_src comp="369" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="36" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="363" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="38" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="377" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="383" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="399"><net_src comp="325" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="387" pin="3"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="28" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="395" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="30" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="412"><net_src comp="401" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="328" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="409" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="363" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="435"><net_src comp="428" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="52" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="444"><net_src comp="437" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="26" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="437" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="54" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="440" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="446" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="26" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="56" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="452" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="428" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="18" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="452" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="482" pin="1"/><net_sink comp="203" pin=3"/></net>

<net id="492"><net_src comp="486" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="497"><net_src comp="494" pin="1"/><net_sink comp="203" pin=6"/></net>

<net id="502"><net_src comp="486" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="18" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="509" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="520"><net_src comp="131" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="513" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="536"><net_src comp="223" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="532" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="528" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="553"><net_src comp="28" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="543" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="30" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="559"><net_src comp="548" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="522" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="556" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="571"><net_src comp="32" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="560" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="34" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="578"><net_src comp="566" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="36" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="560" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="38" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="574" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="580" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="596"><net_src comp="522" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="584" pin="3"/><net_sink comp="592" pin=1"/></net>

<net id="603"><net_src comp="28" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="592" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="30" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="609"><net_src comp="598" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="525" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="606" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="616" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="624"><net_src comp="560" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="633"><net_src comp="223" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="219" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="635"><net_src comp="629" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="639"><net_src comp="68" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="642"><net_src comp="636" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="646"><net_src comp="72" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="649"><net_src comp="643" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="653"><net_src comp="76" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="656"><net_src comp="650" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="660"><net_src comp="80" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="203" pin=9"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="666"><net_src comp="84" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="203" pin=8"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="672"><net_src comp="88" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="203" pin=7"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="678"><net_src comp="92" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="187" pin=9"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="684"><net_src comp="96" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="187" pin=8"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="690"><net_src comp="100" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="187" pin=7"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="705"><net_src comp="265" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="187" pin=3"/></net>

<net id="708"><net_src comp="702" pin="1"/><net_sink comp="187" pin=6"/></net>

<net id="712"><net_src comp="275" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="187" pin=4"/></net>

<net id="717"><net_src comp="104" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="720"><net_src comp="714" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="724"><net_src comp="108" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="727"><net_src comp="721" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="731"><net_src comp="112" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="734"><net_src comp="728" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="738"><net_src comp="116" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="741"><net_src comp="735" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="745"><net_src comp="120" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="748"><net_src comp="742" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="752"><net_src comp="312" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="757"><net_src comp="124" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="765"><net_src comp="319" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="768"><net_src comp="762" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="772"><net_src comp="413" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="777"><net_src comp="428" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="786"><net_src comp="460" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="203" pin=4"/></net>

<net id="791"><net_src comp="149" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="799"><net_src comp="219" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="804"><net_src comp="489" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="809"><net_src comp="494" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="203" pin=6"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="815"><net_src comp="158" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="823"><net_src comp="516" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="826"><net_src comp="820" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="830"><net_src comp="610" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="625" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: PKB | {1 2 6 12 15 }
	Port: p503p1_1 | {}
 - Input state : 
	Port: rdc_mont.1 : ma | {4 5 8 10 11 14 }
	Port: rdc_mont.1 : PKB | {3 4 9 10 }
	Port: rdc_mont.1 : p503p1_1 | {3 4 9 10 }
  - Chain level:
	State 1
		store_ln178 : 1
		store_ln178 : 1
		store_ln177 : 1
	State 2
	State 3
		icmp_ln184 : 1
		add_ln184 : 1
		br_ln184 : 2
		trunc_ln184 : 1
		zext_ln185_10 : 2
		add_ln185 : 3
		call_ln184 : 4
		store_ln177 : 2
		store_ln177 : 1
		store_ln0 : 1
		store_ln178 : 1
		store_ln178 : 1
		store_ln177 : 1
	State 4
		ma_addr_9 : 1
		ma_load_9 : 2
	State 5
		v_95 : 1
	State 6
		zext_ln105 : 1
		v_99 : 2
		bit_sel1 : 3
		xor_ln105_174 : 4
		trunc_ln105 : 3
		xor_ln105_s : 4
		and_ln105 : 5
		carry_50 : 5
		zext_ln105_49 : 6
		u_86 : 7
		store_ln196 : 1
		store_ln178 : 3
	State 7
	State 8
		icmp_ln202 : 1
		br_ln202 : 2
		icmp_ln203 : 1
		add_ln204 : 1
		count_10 : 2
		sub66 : 3
		add_ln202 : 1
		store_ln177 : 2
		store_ln177 : 3
		ma_load : 1
	State 9
		trunc_ln202 : 1
		call_ln202 : 2
		add_ln202_5 : 1
		store_ln202 : 2
	State 10
		ma_addr_10 : 1
		ma_load_10 : 2
	State 11
		v_97 : 1
	State 12
		zext_ln105_50 : 1
		tempReg : 2
		bit_sel7 : 3
		xor_ln105_178 : 4
		trunc_ln105_32 : 3
		xor_ln105_9 : 4
		and_ln105_10 : 5
		carry_52 : 5
		zext_ln105_51 : 6
		t : 7
		PKB_addr_4 : 1
		store_ln217 : 2
		store_ln178 : 3
	State 13
	State 14
	State 15
		v : 1
		store_ln223 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          | grp_rdc_mont_1_Pipeline_VITIS_LOOP_180_1_fu_181 |    0    |    0    |    4    |    26   |
|   call   | grp_rdc_mont_1_Pipeline_VITIS_LOOP_185_3_fu_187 |    16   |  15.88  |   1736  |   1724  |
|          | grp_rdc_mont_1_Pipeline_VITIS_LOOP_206_5_fu_203 |    16   |  15.88  |   1737  |   1754  |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                    grp_fu_832                   |    4    |    0    |   165   |    50   |
|    mul   |                    grp_fu_836                   |    4    |    0    |   165   |    50   |
|          |                    grp_fu_840                   |    4    |    0    |   165   |    50   |
|          |                    grp_fu_844                   |    4    |    0    |   165   |    50   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                 add_ln184_fu_259                |    0    |    0    |    0    |    13   |
|          |                 add_ln185_fu_275                |    0    |    0    |    0    |    11   |
|          |                   v_95_fu_319                   |    0    |    0    |    0    |    71   |
|          |                   v_99_fu_363                   |    0    |    0    |    0    |    71   |
|          |                   u_86_fu_413                   |    0    |    0    |    0    |    71   |
|    add   |                 add_ln204_fu_446                |    0    |    0    |    0    |    39   |
|          |                 add_ln202_fu_466                |    0    |    0    |    0    |    13   |
|          |                add_ln202_5_fu_498               |    0    |    0    |    0    |    13   |
|          |                   v_97_fu_516                   |    0    |    0    |    0    |    71   |
|          |                  tempReg_fu_560                 |    0    |    0    |    0    |    71   |
|          |                     t_fu_610                    |    0    |    0    |    0    |    71   |
|          |                     v_fu_629                    |    0    |    0    |    0    |    71   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                 xor_ln105_fu_331                |    0    |    0    |    0    |    64   |
|          |               xor_ln105_172_fu_335              |    0    |    0    |    0    |    64   |
|          |               xor_ln105_173_fu_346              |    0    |    0    |    0    |    64   |
|    xor   |               xor_ln105_174_fu_377              |    0    |    0    |    0    |    2    |
|          |               xor_ln105_175_fu_528              |    0    |    0    |    0    |    64   |
|          |               xor_ln105_176_fu_532              |    0    |    0    |    0    |    64   |
|          |               xor_ln105_177_fu_543              |    0    |    0    |    0    |    64   |
|          |               xor_ln105_178_fu_574              |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    or    |                 or_ln105_fu_340                 |    0    |    0    |    0    |    64   |
|          |                or_ln105_30_fu_537               |    0    |    0    |    0    |    64   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    and   |                 and_ln105_fu_395                |    0    |    0    |    0    |    64   |
|          |               and_ln105_10_fu_592               |    0    |    0    |    0    |    64   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                icmp_ln184_fu_253                |    0    |    0    |    0    |    13   |
|   icmp   |                icmp_ln202_fu_431                |    0    |    0    |    0    |    13   |
|          |                icmp_ln203_fu_440                |    0    |    0    |    0    |    39   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    sub   |                   sub66_fu_460                  |    0    |    0    |    0    |    39   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|  select  |                 count_10_fu_452                 |    0    |    0    |    0    |    32   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                trunc_ln184_fu_265               |    0    |    0    |    0    |    0    |
|          |                trunc_ln105_fu_383               |    0    |    0    |    0    |    0    |
|   trunc  |                trunc_ln202_fu_489               |    0    |    0    |    0    |    0    |
|          |              trunc_ln202_11_fu_494              |    0    |    0    |    0    |    0    |
|          |              trunc_ln105_32_fu_580              |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |               zext_ln185_10_fu_271              |    0    |    0    |    0    |    0    |
|          |                zext_ln185_fu_312                |    0    |    0    |    0    |    0    |
|          |                zext_ln105_fu_359                |    0    |    0    |    0    |    0    |
|   zext   |               zext_ln105_49_fu_409              |    0    |    0    |    0    |    0    |
|          |                zext_ln214_fu_509                |    0    |    0    |    0    |    0    |
|          |               zext_ln105_50_fu_556              |    0    |    0    |    0    |    0    |
|          |               zext_ln105_51_fu_606              |    0    |    0    |    0    |    0    |
|          |                zext_ln217_fu_616                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                   carry_fu_351                  |    0    |    0    |    0    |    0    |
|          |                 bit_sel1_fu_369                 |    0    |    0    |    0    |    0    |
| bitselect|                 carry_50_fu_401                 |    0    |    0    |    0    |    0    |
|          |                 carry_51_fu_548                 |    0    |    0    |    0    |    0    |
|          |                 bit_sel7_fu_566                 |    0    |    0    |    0    |    0    |
|          |                 carry_52_fu_598                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                xor_ln105_s_fu_387               |    0    |    0    |    0    |    0    |
|          |                xor_ln105_9_fu_584               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |    48   |  31.76  |   4137  |   5070  |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln185_reg_709  |    4   |
|     count_reg_714    |   32   |
|     i_10_reg_742     |    4   |
|     i_21_reg_774     |    4   |
|      i_9_reg_636     |    4   |
|  indvars_iv_reg_735  |    4   |
|  ma_addr_10_reg_812  |    4   |
|   ma_addr_9_reg_754  |    4   |
|    ma_addr_reg_788   |    4   |
|        reg_223       |   64   |
|     sub66_reg_783    |   32   |
|   t_25_loc_reg_657   |   64   |
|     t_loc_reg_675    |   64   |
|       t_reg_827      |   64   |
|  trunc_ln184_reg_702 |    3   |
|trunc_ln202_11_reg_806|    3   |
|  trunc_ln202_reg_801 |    3   |
|     u_024_reg_643    |   64   |
|   u_45_loc_reg_681   |   64   |
|   u_46_loc_reg_663   |   64   |
|     u_86_reg_769     |   64   |
|       u_reg_721      |   64   |
|     v_025_reg_650    |   64   |
|  v_46_load_2_reg_796 |   64   |
|     v_46_reg_728     |   64   |
|   v_95_loc_reg_687   |   64   |
|     v_95_reg_762     |   64   |
|     v_97_reg_820     |   64   |
|   v_99_loc_reg_669   |   64   |
|  zext_ln185_reg_749  |   32   |
+----------------------+--------+
|         Total        |  1161  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                grp_access_fu_131                |  p0  |   6  |   4  |   24   ||    0    ||    31   |
|                grp_access_fu_144                |  p1  |   3  |  64  |   192  ||    0    ||    14   |
| grp_rdc_mont_1_Pipeline_VITIS_LOOP_185_3_fu_187 |  p3  |   2  |   3  |    6   ||    0    ||    9    |
| grp_rdc_mont_1_Pipeline_VITIS_LOOP_185_3_fu_187 |  p4  |   2  |   4  |    8   ||    0    ||    9    |
| grp_rdc_mont_1_Pipeline_VITIS_LOOP_185_3_fu_187 |  p6  |   2  |   3  |    6   ||    0    ||    9    |
| grp_rdc_mont_1_Pipeline_VITIS_LOOP_206_5_fu_203 |  p1  |   2  |   3  |    6   ||    0    ||    9    |
| grp_rdc_mont_1_Pipeline_VITIS_LOOP_206_5_fu_203 |  p2  |   2  |  64  |   128  ||    0    ||    9    |
| grp_rdc_mont_1_Pipeline_VITIS_LOOP_206_5_fu_203 |  p6  |   2  |   3  |    6   ||    0    ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Total                      |      |      |      |   376  || 13.3005 ||    0    ||    99   |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |   31   |  4137  |  5070  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    0   |   99   |
|  Register |    -   |    -   |  1161  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |   45   |  5298  |  5169  |
+-----------+--------+--------+--------+--------+
