{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557167777074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557167777081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 00:06:16 2019 " "Processing started: Tue May 07 00:06:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557167777081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557167777081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rob -c rob " "Command: quartus_map --read_settings_files=on --write_settings_files=off rob -c rob" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557167777081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557167777939 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557167777939 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"generate\";  expecting \"loop\" rob.vhd(117) " "VHDL syntax error at rob.vhd(117) near text \"generate\";  expecting \"loop\"" {  } { { "rob.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd" 117 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557167790013 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end generate first;\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement rob.vhd(132) " "VHDL syntax error at rob.vhd(132) near text \"end generate first;\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "rob.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd" 132 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557167790014 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " rob.vhd(132) " "VHDL syntax error at rob.vhd(132) near text " {  } { { "rob.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd" 132 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557167790014 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" rob.vhd(139) " "VHDL syntax error at rob.vhd(139) near text \"when\";  expecting \";\"" {  } { { "rob.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd" 139 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557167790014 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" rob.vhd(141) " "VHDL syntax error at rob.vhd(141) near text \"when\";  expecting \";\"" {  } { { "rob.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd" 141 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557167790014 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" rob.vhd(143) " "VHDL syntax error at rob.vhd(143) near text \"when\";  expecting \";\"" {  } { { "rob.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd" 143 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557167790014 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" rob.vhd(145) " "VHDL syntax error at rob.vhd(145) near text \"when\";  expecting \";\"" {  } { { "rob.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd" 145 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557167790014 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" rob.vhd(147) " "VHDL syntax error at rob.vhd(147) near text \"when\";  expecting \";\"" {  } { { "rob.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd" 147 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557167790014 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" rob.vhd(153) " "VHDL syntax error at rob.vhd(153) near text \"when\";  expecting \";\"" {  } { { "rob.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd" 153 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557167790014 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" rob.vhd(156) " "VHDL syntax error at rob.vhd(156) near text \"when\";  expecting \";\"" {  } { { "rob.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd" 156 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557167790014 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" rob.vhd(158) " "VHDL syntax error at rob.vhd(158) near text \"when\";  expecting \";\"" {  } { { "rob.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd" 158 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557167790014 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" rob.vhd(160) " "VHDL syntax error at rob.vhd(160) near text \"when\";  expecting \";\"" {  } { { "rob.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd" 160 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557167790014 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" rob.vhd(162) " "VHDL syntax error at rob.vhd(162) near text \"when\";  expecting \";\"" {  } { { "rob.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd" 162 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557167790015 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" rob.vhd(164) " "VHDL syntax error at rob.vhd(164) near text \"when\";  expecting \";\"" {  } { { "rob.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd" 164 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557167790015 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" rob.vhd(169) " "VHDL syntax error at rob.vhd(169) near text \"when\";  expecting \";\"" {  } { { "rob.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd" 169 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557167790015 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" rob.vhd(170) " "VHDL syntax error at rob.vhd(170) near text \"when\";  expecting \";\"" {  } { { "rob.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd" 170 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557167790015 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" rob.vhd(171) " "VHDL syntax error at rob.vhd(171) near text \"when\";  expecting \";\"" {  } { { "rob.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd" 171 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557167790015 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" rob.vhd(172) " "VHDL syntax error at rob.vhd(172) near text \"when\";  expecting \";\"" {  } { { "rob.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd" 172 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557167790015 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" rob.vhd(173) " "VHDL syntax error at rob.vhd(173) near text \"when\";  expecting \";\"" {  } { { "rob.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd" 173 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557167790015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rob.vhd 0 0 " "Found 0 design units, including 0 entities, in source file rob.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557167790016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myRegister-behave " "Found design unit 1: myRegister-behave" {  } { { "register.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557167790024 ""} { "Info" "ISGN_ENTITY_NAME" "1 myRegister " "Found entity 1: myRegister" {  } { { "register.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557167790024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557167790024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_register-behave " "Found design unit 1: bit_register-behave" {  } { { "bit_register.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/bit_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557167790030 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_register " "Found entity 1: bit_register" {  } { { "bit_register.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/bit_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557167790030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557167790030 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557167790143 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 07 00:06:30 2019 " "Processing ended: Tue May 07 00:06:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557167790143 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557167790143 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557167790143 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557167790143 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557167790862 ""}
