$date
	Mon May 26 22:25:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_serial $end
$var wire 1 ! s $end
$var wire 1 " cout $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 % C_next $end
$var wire 4 & a [3:0] $end
$var wire 1 ' ab $end
$var wire 4 ( b [3:0] $end
$var wire 1 # clk $end
$var wire 1 " cout $end
$var wire 1 $ rst $end
$var wire 1 ! s $end
$var wire 1 ) sum_bit $end
$var wire 1 * x1 $end
$var wire 1 + xC $end
$var parameter 32 , t_and $end
$var parameter 32 - t_or $end
$var parameter 32 . t_xor $end
$var reg 1 / C $end
$var reg 4 0 ar [3:0] $end
$var reg 2 1 bit_idx [1:0] $end
$var reg 4 2 br [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 .
b10 -
b11 ,
$end
#0
$dumpvars
bx 2
bx 1
bx 0
x/
x+
x*
x)
b11 (
x'
b110 &
x%
1$
0#
x"
x!
$end
#5000
b11 2
b110 0
b0 1
0"
0/
1#
#7000
1*
#8000
0'
0+
#9000
1!
1)
#10000
0%
0#
0$
#15000
b1 1
1#
#17000
0*
#18000
1'
#19000
0!
0)
#20000
1%
0#
#25000
b10 1
1"
1/
1#
#27000
1*
1!
1)
#28000
0'
#29000
0!
0)
#30000
0%
1+
0#
#32000
1%
#35000
b11 1
1#
#37000
0*
#39000
1!
1)
#40000
0+
0#
#42000
0%
#45000
b0 1
0"
0/
1#
#47000
1*
0!
0)
#49000
1!
1)
#50000
0#
#55000
b1 1
1#
#57000
0*
#58000
1'
#59000
0!
0)
#60000
1%
0#
#65000
b10 1
1"
1/
1#
#67000
1*
1!
1)
#68000
0'
#69000
0!
0)
#70000
0%
1+
0#
