DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "IEEE"
unitName "NUMERIC_STD"
itemName "ALL"
)
]
instances [
(Instance
name "i_wr_en_delay"
duLibraryName "common"
duName "ff"
elements [
]
mwi 0
uid 353,0
)
(Instance
name "i_wr_addr_delay"
duLibraryName "common"
duName "reg"
elements [
(GiElement
name "g_vector_length"
type "positive"
value "2"
)
]
mwi 0
uid 380,0
)
(Instance
name "i_fifo_access_rd"
duLibraryName "COMMON"
duName "linear_rd_addr_seq_2bit"
elements [
(GiElement
name "g_number_cycles"
type "positive"
value "g_fifo_size"
e "Number of accesses to FIFO memory"
)
]
mwi 0
uid 1345,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "T:\\TFG2015\\src\\design\\common\\hdl"
)
(vvPair
variable "HDSDir"
value "T:\\TFG2015\\src\\design\\common\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "T:\\TFG2015\\src\\design\\common\\hds\\fifo_read_2bit\\rtl.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "T:\\TFG2015\\src\\design\\common\\hds\\fifo_read_2bit\\rtl.bd.user"
)
(vvPair
variable "SourceDir"
value "T:\\TFG2015\\src\\design\\common\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "rtl"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "T:\\TFG2015\\src\\design\\common\\hds\\fifo_read_2bit"
)
(vvPair
variable "d_logical"
value "T:\\TFG2015\\src\\design\\common\\hds\\fifo_read_2bit"
)
(vvPair
variable "date"
value "16/05/2015"
)
(vvPair
variable "day"
value "sáb"
)
(vvPair
variable "day_long"
value "sábado"
)
(vvPair
variable "dd"
value "16"
)
(vvPair
variable "entity_name"
value "fifo_read_2bit"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "rtl.bd"
)
(vvPair
variable "f_logical"
value "rtl.bd"
)
(vvPair
variable "f_noext"
value "rtl"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "IKA-W7"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "common"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HOME_PROJECT/tools/designcheck/common"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "$HOME_PROJECT/tools/ise/common"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "$HOME_PROJECT/tools/ise/common"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HOME_PROJECT/src/design/common/work"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HOME_PROJECT/work/compilation"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "$HOME_PROJECT/tools/ise/common"
)
(vvPair
variable "mm"
value "05"
)
(vvPair
variable "module_name"
value "fifo_read_2bit"
)
(vvPair
variable "month"
value "may"
)
(vvPair
variable "month_long"
value "mayo"
)
(vvPair
variable "p"
value "T:\\TFG2015\\src\\design\\common\\hds\\fifo_read_2bit\\rtl.bd"
)
(vvPair
variable "p_logical"
value "T:\\TFG2015\\src\\design\\common\\hds\\fifo_read_2bit\\rtl.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "TFG2015"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "C:\\questasim64_10.1d\\win64"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "rtl"
)
(vvPair
variable "this_file_logical"
value "rtl"
)
(vvPair
variable "time"
value "13:27:19"
)
(vvPair
variable "unit"
value "fifo_read_2bit"
)
(vvPair
variable "user"
value "Ika"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "rtl"
)
(vvPair
variable "year"
value "2015"
)
(vvPair
variable "yy"
value "15"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 84,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "9000,39625,10500,40375"
)
(Line
uid 12,0
sl 0
ro 270
xt "10500,40000,11000,40000"
pts [
"10500,40000"
"11000,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
)
xt "6700,39500,8000,40500"
st "clk"
ju 2
blo "8000,40300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "clk"
t "std_logic"
eolc "Clock"
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,37500,2800"
st "clk     : std_logic -- Clock"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "9000,36625,10500,37375"
)
(Line
uid 26,0
sl 0
ro 270
xt "10500,37000,11000,37000"
pts [
"10500,37000"
"11000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "6700,36500,8000,37500"
st "rst"
ju 2
blo "8000,37300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "rst"
t "std_logic"
eolc "Synch active high reset"
o 2
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,47000,3600"
st "rst     : std_logic -- Synch active high reset"
)
)
*5 (Grouping
uid 41,0
optionalChildren [
*6 (CommentText
uid 43,0
shape (Rectangle
uid 44,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,57000,43000,58000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 45,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,57000,34500,58000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 46,0
shape (Rectangle
uid 47,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "43000,53000,47000,54000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 48,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "43200,53000,46200,54000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 49,0
shape (Rectangle
uid 50,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,55000,43000,56000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 51,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,55000,36200,56000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 52,0
shape (Rectangle
uid 53,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "22000,55000,26000,56000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 54,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "22200,55000,24300,56000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 55,0
shape (Rectangle
uid 56,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "43000,54000,63000,58000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 57,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "43200,54200,52400,55200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 58,0
shape (Rectangle
uid 59,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,53000,63000,54000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 60,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "47200,53000,50800,54000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*12 (CommentText
uid 61,0
shape (Rectangle
uid 62,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "22000,53000,43000,55000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 63,0
va (VaSet
fg "32768,0,0"
)
xt "29950,53500,35050,54500"
st "
UCM-ABSYS
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*13 (CommentText
uid 64,0
shape (Rectangle
uid 65,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "22000,56000,26000,57000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 66,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "22200,56000,24300,57000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*14 (CommentText
uid 67,0
shape (Rectangle
uid 68,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "22000,57000,26000,58000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 69,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "22200,57000,24900,58000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*15 (CommentText
uid 70,0
shape (Rectangle
uid 71,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,56000,43000,57000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 72,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,56000,35800,57000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 42,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "22000,53000,63000,58000"
)
oxt "14000,66000,55000,71000"
)
*16 (PortIoOut
uid 310,0
shape (CompositeShape
uid 311,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 312,0
sl 0
ro 270
xt "64500,19625,66000,20375"
)
(Line
uid 313,0
sl 0
ro 270
xt "64000,20000,64500,20000"
pts [
"64000,20000"
"64500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 314,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 315,0
va (VaSet
)
xt "67000,19500,70100,20500"
st "wr_addr"
blo "67000,20300"
tm "WireNameMgr"
)
)
)
*17 (Net
uid 328,0
decl (Decl
n "rd_en"
t "std_logic"
eolc "Read enable"
o 5
suid 5,0
)
declText (MLText
uid 329,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,40500,6000"
st "rd_en   : std_logic -- Read enable"
)
)
*18 (Net
uid 330,0
decl (Decl
n "rd_addr"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 8
suid 6,0
)
declText (MLText
uid 331,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8600,46500,9400"
st "signal rd_addr : std_logic_vector(1 DOWNTO 0)"
)
)
*19 (SaComponent
uid 353,0
optionalChildren [
*20 (CptPort
uid 336,0
optionalChildren [
*21 (FFT
pts [
"53750,40000"
"53000,40375"
"53000,39625"
]
uid 340,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "53000,39625,53750,40375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 337,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,39625,53000,40375"
)
tg (CPTG
uid 338,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 339,0
va (VaSet
font "arial,8,0"
)
xt "54000,39500,55300,40500"
st "clk"
blo "54000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "clock"
o 1
suid 1,0
)
)
)
*22 (CptPort
uid 341,0
ps "OnEdgeStrategy"
shape (Triangle
uid 342,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,33625,53000,34375"
)
tg (CPTG
uid 343,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 344,0
va (VaSet
font "arial,8,0"
)
xt "54000,33500,55400,34500"
st "din"
blo "54000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "Data in"
o 2
suid 2,0
)
)
)
*23 (CptPort
uid 345,0
ps "OnEdgeStrategy"
shape (Triangle
uid 346,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,33625,59750,34375"
)
tg (CPTG
uid 347,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 348,0
va (VaSet
font "arial,8,0"
)
xt "56200,33500,58000,34500"
st "dout"
ju 2
blo "58000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "Data out"
o 4
suid 3,0
)
)
)
*24 (CptPort
uid 349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,37625,53000,38375"
)
tg (CPTG
uid 351,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 352,0
va (VaSet
font "arial,8,0"
)
xt "54000,37500,55300,38500"
st "rst"
blo "54000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
eolc "Synch active high reset"
o 3
suid 4,0
)
)
)
]
shape (Rectangle
uid 354,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "53000,33000,59000,41000"
)
oxt "39000,28000,45000,36000"
ttg (MlTextGroup
uid 355,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*25 (Text
uid 356,0
va (VaSet
font "arial,8,1"
)
xt "53200,30000,56900,31000"
st "common"
blo "53200,30800"
tm "BdLibraryNameMgr"
)
*26 (Text
uid 357,0
va (VaSet
font "arial,8,1"
)
xt "53200,31000,54200,32000"
st "ff"
blo "53200,31800"
tm "CptNameMgr"
)
*27 (Text
uid 358,0
va (VaSet
font "arial,8,1"
)
xt "53200,32000,58900,33000"
st "i_wr_en_delay"
blo "53200,32800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 359,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 360,0
text (MLText
uid 361,0
va (VaSet
font "Courier New,8,0"
)
xt "51000,41600,51000,41600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 362,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "53250,39250,54750,40750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*28 (SaComponent
uid 380,0
optionalChildren [
*29 (CptPort
uid 363,0
optionalChildren [
*30 (FFT
pts [
"53750,26000"
"53000,26375"
"53000,25625"
]
uid 367,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "53000,25625,53750,26375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,25625,53000,26375"
)
tg (CPTG
uid 365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 366,0
va (VaSet
font "arial,8,0"
)
xt "54000,25500,55300,26500"
st "clk"
blo "54000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "STD_LOGIC"
o 1
suid 1,0
)
)
)
*31 (CptPort
uid 368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 369,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,19625,53000,20375"
)
tg (CPTG
uid 370,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 371,0
va (VaSet
font "arial,8,0"
)
xt "54000,19500,55400,20500"
st "din"
blo "54000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "STD_LOGIC_VECTOR"
b "(g_vector_length-1 DOWNTO 0)"
o 2
suid 2,0
)
)
)
*32 (CptPort
uid 372,0
ps "OnEdgeStrategy"
shape (Triangle
uid 373,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,19625,59750,20375"
)
tg (CPTG
uid 374,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 375,0
va (VaSet
font "arial,8,0"
)
xt "56200,19500,58000,20500"
st "dout"
ju 2
blo "58000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "STD_LOGIC_VECTOR"
b "(g_vector_length-1 DOWNTO 0)"
o 4
suid 3,0
)
)
)
*33 (CptPort
uid 376,0
ps "OnEdgeStrategy"
shape (Triangle
uid 377,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,23625,53000,24375"
)
tg (CPTG
uid 378,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 379,0
va (VaSet
font "arial,8,0"
)
xt "54000,23500,55300,24500"
st "rst"
blo "54000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "STD_LOGIC"
o 3
suid 4,0
)
)
)
]
shape (Rectangle
uid 381,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "53000,19000,59000,27000"
)
oxt "39000,28000,45000,36000"
ttg (MlTextGroup
uid 382,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*34 (Text
uid 383,0
va (VaSet
font "arial,8,1"
)
xt "53200,16000,56900,17000"
st "common"
blo "53200,16800"
tm "BdLibraryNameMgr"
)
*35 (Text
uid 384,0
va (VaSet
font "arial,8,1"
)
xt "53200,17000,54800,18000"
st "reg"
blo "53200,17800"
tm "CptNameMgr"
)
*36 (Text
uid 385,0
va (VaSet
font "arial,8,1"
)
xt "53200,18000,59700,19000"
st "i_wr_addr_delay"
blo "53200,18800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 386,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 387,0
text (MLText
uid 388,0
va (VaSet
font "Courier New,8,0"
)
xt "51000,27600,71000,28400"
st "g_vector_length = 2    ( positive )  "
)
header ""
)
elements [
(GiElement
name "g_vector_length"
type "positive"
value "2"
)
]
)
viewicon (ZoomableIcon
uid 389,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "53250,25250,54750,26750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*37 (PortIoOut
uid 390,0
shape (CompositeShape
uid 391,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 392,0
sl 0
ro 270
xt "64500,33625,66000,34375"
)
(Line
uid 393,0
sl 0
ro 270
xt "64000,34000,64500,34000"
pts [
"64000,34000"
"64500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 394,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 395,0
va (VaSet
)
xt "67000,33500,69400,34500"
st "wr_en"
blo "67000,34300"
tm "WireNameMgr"
)
)
)
*38 (Net
uid 402,0
decl (Decl
n "wr_en"
t "std_logic"
eolc "Write enable"
o 7
suid 8,0
)
declText (MLText
uid 403,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,41000,7600"
st "wr_en   : std_logic -- Write enable"
)
)
*39 (PortIoIn
uid 404,0
shape (CompositeShape
uid 405,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 406,0
sl 0
ro 270
xt "8000,25625,9500,26375"
)
(Line
uid 407,0
sl 0
ro 270
xt "9500,26000,10000,26000"
pts [
"9500,26000"
"10000,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 408,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 409,0
va (VaSet
)
xt "5100,25500,7000,26500"
st "start"
ju 2
blo "7000,26300"
tm "WireNameMgr"
)
)
)
*40 (Net
uid 410,0
decl (Decl
n "start"
t "std_logic"
eolc "Start of reading"
o 3
suid 9,0
)
declText (MLText
uid 411,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,43000,4400"
st "start   : std_logic -- Start of reading"
)
)
*41 (PortIoOut
uid 420,0
shape (CompositeShape
uid 421,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 422,0
sl 0
ro 270
xt "64500,43625,66000,44375"
)
(Line
uid 423,0
sl 0
ro 270
xt "64000,44000,64500,44000"
pts [
"64000,44000"
"64500,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 424,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 425,0
va (VaSet
)
xt "67000,43500,69300,44500"
st "rd_en"
blo "67000,44300"
tm "WireNameMgr"
)
)
)
*42 (Net
uid 444,0
decl (Decl
n "wr_addr"
t "std_logic_vector"
b "(1 DOWNTO 0)"
eolc "Write address"
o 6
suid 11,0
)
declText (MLText
uid 445,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,51500,6800"
st "wr_addr : std_logic_vector(1 DOWNTO 0) -- Write address"
)
)
*43 (PortIoOut
uid 769,0
shape (CompositeShape
uid 770,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 771,0
sl 0
ro 270
xt "64500,51625,66000,52375"
)
(Line
uid 772,0
sl 0
ro 270
xt "64000,52000,64500,52000"
pts [
"64000,52000"
"64500,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 773,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 774,0
va (VaSet
)
xt "67000,51500,69000,52500"
st "done"
blo "67000,52300"
tm "WireNameMgr"
)
)
)
*44 (Net
uid 781,0
decl (Decl
n "done"
t "std_logic"
eolc "Done reading"
o 4
suid 18,0
)
declText (MLText
uid 782,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,41000,5200"
st "done    : std_logic -- Done reading"
)
)
*45 (GlobalConnector
uid 845,0
shape (Circle
uid 846,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "17000,36000,19000,38000"
radius 1000
)
name (Text
uid 847,0
va (VaSet
font "Arial,8,1"
)
xt "17500,36500,18500,37500"
st "G"
blo "17500,37300"
)
)
*46 (GlobalConnector
uid 848,0
shape (Circle
uid 849,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "17000,39000,19000,41000"
radius 1000
)
name (Text
uid 850,0
va (VaSet
font "Arial,8,1"
)
xt "17500,39500,18500,40500"
st "G"
blo "17500,40300"
)
)
*47 (SaComponent
uid 1345,0
optionalChildren [
*48 (CptPort
uid 1318,0
optionalChildren [
*49 (FFT
pts [
"21750,30000"
"21000,30375"
"21000,29625"
]
uid 1322,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "21000,29625,21750,30375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1319,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,29625,21000,30375"
)
tg (CPTG
uid 1320,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1321,0
va (VaSet
font "arial,8,0"
)
xt "22000,29500,23300,30500"
st "clk"
blo "22000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
)
)
*50 (CptPort
uid 1323,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1324,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,28625,21000,29375"
)
tg (CPTG
uid 1325,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1326,0
va (VaSet
font "arial,8,0"
)
xt "22000,28500,23300,29500"
st "rst"
blo "22000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 2
suid 2,0
)
)
)
*51 (CptPort
uid 1327,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1328,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,25625,21000,26375"
)
tg (CPTG
uid 1329,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1330,0
va (VaSet
font "arial,8,0"
)
xt "22000,25500,23900,26500"
st "start"
blo "22000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "start"
t "std_logic"
o 3
suid 3,0
)
)
)
*52 (CptPort
uid 1331,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1332,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,25625,31750,26375"
)
tg (CPTG
uid 1333,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1334,0
va (VaSet
font "arial,8,0"
)
xt "24900,25500,30000,26500"
st "access_addr"
ju 2
blo "30000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "access_addr"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 4
suid 6,0
)
)
)
*53 (CptPort
uid 1335,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1336,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,27625,31750,28375"
)
tg (CPTG
uid 1337,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1338,0
va (VaSet
font "arial,8,0"
)
xt "26000,27500,30000,28500"
st "access_en"
ju 2
blo "30000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "access_en"
t "std_logic"
o 5
suid 7,0
)
)
)
*54 (CptPort
uid 1339,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1340,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,28625,31750,29375"
)
tg (CPTG
uid 1341,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1342,0
va (VaSet
font "arial,8,0"
)
xt "28000,28500,30000,29500"
st "done"
ju 2
blo "30000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "done"
t "std_logic"
o 6
suid 9,0
)
)
)
*55 (CommentGraphic
uid 1343,0
shape (CustomPolygon
pts [
"21003,25002"
"30997,25002"
"30997,31998"
"21003,31998"
"21003,25002"
]
uid 1344,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "21003,25002,30997,31998"
)
oxt "41003,37002,50997,43998"
)
]
shape (Rectangle
uid 1346,0
va (VaSet
vasetType 1
transparent 1
lineColor "26368,26368,26368"
lineStyle 2
)
xt "21000,25000,31000,32000"
fos 1
)
oxt "41000,37000,51000,44000"
ttg (MlTextGroup
uid 1347,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*56 (Text
uid 1348,0
va (VaSet
font "arial,8,1"
)
xt "21200,22000,25400,23000"
st "COMMON"
blo "21200,22800"
tm "BdLibraryNameMgr"
)
*57 (Text
uid 1349,0
va (VaSet
font "arial,8,1"
)
xt "21200,23000,31200,24000"
st "linear_rd_addr_seq_2bit"
blo "21200,23800"
tm "CptNameMgr"
)
*58 (Text
uid 1350,0
va (VaSet
font "arial,8,1"
)
xt "21200,24000,27900,25000"
st "i_fifo_access_rd"
blo "21200,24800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1351,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1352,0
text (MLText
uid 1353,0
va (VaSet
font "Courier New,8,0"
)
xt "0,32200,43000,33000"
st "g_number_cycles = g_fifo_size    ( positive ) --Number of accesses to FIFO memory "
)
header ""
)
elements [
(GiElement
name "g_number_cycles"
type "positive"
value "g_fifo_size"
e "Number of accesses to FIFO memory"
)
]
)
viewicon (ZoomableIcon
uid 1354,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "21250,30250,22750,31750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
sed 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*59 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "11000,40000,17000,40000"
pts [
"11000,40000"
"17000,40000"
]
)
start &1
end &46
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
)
xt "13000,40000,14300,41000"
st "clk"
blo "13000,40800"
tm "WireNameMgr"
)
)
on &2
)
*60 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "11000,37000,17000,37000"
pts [
"11000,37000"
"17000,37000"
]
)
start &3
end &45
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "13000,37000,14300,38000"
st "rst"
blo "13000,37800"
tm "WireNameMgr"
)
)
on &4
)
*61 (Wire
uid 318,0
optionalChildren [
*62 (BdJunction
uid 430,0
ps "OnConnectorStrategy"
shape (Circle
uid 431,0
va (VaSet
vasetType 1
)
xt "46600,33600,47400,34400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 319,0
va (VaSet
vasetType 3
)
xt "31750,28000,52250,34000"
pts [
"31750,28000"
"38000,28000"
"38000,34000"
"52250,34000"
]
)
start &53
end &22
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 320,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 321,0
va (VaSet
)
xt "38000,27000,40300,28000"
st "rd_en"
blo "38000,27800"
tm "WireNameMgr"
)
)
on &17
)
*63 (Wire
uid 324,0
shape (OrthoPolyLine
uid 325,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "31750,20000,52250,26000"
pts [
"31750,26000"
"38000,26000"
"38000,20000"
"52250,20000"
]
)
start &52
end &31
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 326,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 327,0
va (VaSet
isHidden 1
)
xt "33750,25000,36750,26000"
st "rd_addr"
blo "33750,25800"
tm "WireNameMgr"
)
)
on &18
)
*64 (Wire
uid 398,0
shape (OrthoPolyLine
uid 399,0
va (VaSet
vasetType 3
)
xt "59750,34000,64000,34000"
pts [
"59750,34000"
"64000,34000"
]
)
start &23
end &37
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 400,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 401,0
va (VaSet
isHidden 1
)
xt "61750,33000,64150,34000"
st "wr_en"
blo "61750,33800"
tm "WireNameMgr"
)
)
on &38
)
*65 (Wire
uid 412,0
shape (OrthoPolyLine
uid 413,0
va (VaSet
vasetType 3
)
xt "10000,26000,20250,26000"
pts [
"10000,26000"
"20250,26000"
]
)
start &39
end &51
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 414,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 415,0
va (VaSet
isHidden 1
)
xt "12000,25000,13900,26000"
st "start"
blo "12000,25800"
tm "WireNameMgr"
)
)
on &40
)
*66 (Wire
uid 426,0
shape (OrthoPolyLine
uid 427,0
va (VaSet
vasetType 3
)
xt "47000,34000,64000,44000"
pts [
"47000,34000"
"47000,44000"
"64000,44000"
]
)
start &62
end &41
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 428,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 429,0
va (VaSet
isHidden 1
)
xt "61000,43000,63300,44000"
st "rd_en"
blo "61000,43800"
tm "WireNameMgr"
)
)
on &17
)
*67 (Wire
uid 440,0
shape (OrthoPolyLine
uid 441,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "59750,20000,64000,20000"
pts [
"59750,20000"
"64000,20000"
]
)
start &32
end &16
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 442,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 443,0
va (VaSet
isHidden 1
)
xt "61750,19000,64850,20000"
st "wr_addr"
blo "61750,19800"
tm "WireNameMgr"
)
)
on &42
)
*68 (Wire
uid 452,0
shape (OrthoPolyLine
uid 453,0
va (VaSet
vasetType 3
)
xt "49000,24000,52250,24000"
pts [
"52250,24000"
"49000,24000"
]
)
start &33
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 456,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 457,0
va (VaSet
)
xt "49250,23000,50550,24000"
st "rst"
blo "49250,23800"
tm "WireNameMgr"
)
)
on &4
)
*69 (Wire
uid 460,0
shape (OrthoPolyLine
uid 461,0
va (VaSet
vasetType 3
)
xt "49000,26000,52250,26000"
pts [
"52250,26000"
"49000,26000"
]
)
start &29
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 464,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 465,0
va (VaSet
)
xt "49250,25000,50550,26000"
st "clk"
blo "49250,25800"
tm "WireNameMgr"
)
)
on &2
)
*70 (Wire
uid 468,0
shape (OrthoPolyLine
uid 469,0
va (VaSet
vasetType 3
)
xt "50000,38000,52250,38000"
pts [
"52250,38000"
"50000,38000"
]
)
start &24
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 472,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 473,0
va (VaSet
)
xt "49250,37000,50550,38000"
st "rst"
blo "49250,37800"
tm "WireNameMgr"
)
)
on &4
)
*71 (Wire
uid 476,0
shape (OrthoPolyLine
uid 477,0
va (VaSet
vasetType 3
)
xt "50000,40000,52250,40000"
pts [
"52250,40000"
"50000,40000"
"50000,40000"
]
)
start &20
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 480,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 481,0
va (VaSet
)
xt "49000,41000,50300,42000"
st "clk"
blo "49000,41800"
tm "WireNameMgr"
)
)
on &2
)
*72 (Wire
uid 775,0
shape (OrthoPolyLine
uid 776,0
va (VaSet
vasetType 3
)
xt "31750,29000,64000,52000"
pts [
"31750,29000"
"36000,29000"
"36000,52000"
"64000,52000"
]
)
start &54
end &43
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 779,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 780,0
va (VaSet
isHidden 1
)
xt "33750,28000,35750,29000"
st "done"
blo "33750,28800"
tm "WireNameMgr"
)
)
on &44
)
*73 (Wire
uid 882,0
shape (OrthoPolyLine
uid 883,0
va (VaSet
vasetType 3
)
xt "17000,29000,20250,29000"
pts [
"17000,29000"
"20250,29000"
]
)
end &50
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 886,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 887,0
va (VaSet
)
xt "18000,28000,19300,29000"
st "rst"
blo "18000,28800"
tm "WireNameMgr"
)
)
on &4
)
*74 (Wire
uid 888,0
shape (OrthoPolyLine
uid 889,0
va (VaSet
vasetType 3
)
xt "17000,30000,20250,30000"
pts [
"17000,30000"
"20250,30000"
]
)
end &48
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 892,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 893,0
va (VaSet
)
xt "18000,29000,19300,30000"
st "clk"
blo "18000,29800"
tm "WireNameMgr"
)
)
on &2
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *75 (PackageList
uid 73,0
stg "VerticalLayoutStrategy"
textVec [
*76 (Text
uid 74,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*77 (MLText
uid 75,0
va (VaSet
)
xt "0,1000,12000,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
use IEEE.NUMERIC_STD.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 76,0
stg "VerticalLayoutStrategy"
textVec [
*78 (Text
uid 77,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*79 (Text
uid 78,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*80 (MLText
uid 79,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*81 (Text
uid 80,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*82 (MLText
uid 81,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*83 (Text
uid 82,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*84 (MLText
uid 83,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-1366,0,1,768"
viewArea "-3200,13500,87920,62700"
cachedDiagramExtent "0,0,71000,58000"
hasePageBreakOrigin 1
pageBreakOrigin "-5000,0"
lastUid 1424,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*86 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*87 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*89 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*90 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*91 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*92 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*93 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*95 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*96 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*98 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*99 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*101 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*103 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*104 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*105 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "20000,7600,27100,8600"
st "Diagram Signals:"
blo "20000,8400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 18,0
usingSuid 1
emptyRow *106 (LEmptyRow
)
uid 86,0
optionalChildren [
*107 (RefLabelRowHdr
)
*108 (TitleRowHdr
)
*109 (FilterRowHdr
)
*110 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*111 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*112 (GroupColHdr
tm "GroupColHdrMgr"
)
*113 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*114 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*115 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*116 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*117 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*118 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*119 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "Clock"
o 1
suid 1,0
)
)
uid 37,0
)
*120 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
eolc "Synch active high reset"
o 2
suid 2,0
)
)
uid 39,0
)
*121 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rd_en"
t "std_logic"
eolc "Read enable"
o 5
suid 5,0
)
)
uid 332,0
)
*122 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd_addr"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 8
suid 6,0
)
)
uid 334,0
)
*123 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "wr_en"
t "std_logic"
eolc "Write enable"
o 7
suid 8,0
)
)
uid 416,0
)
*124 (LeafLogPort
port (LogicalPort
decl (Decl
n "start"
t "std_logic"
eolc "Start of reading"
o 3
suid 9,0
)
)
uid 418,0
)
*125 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "wr_addr"
t "std_logic_vector"
b "(1 DOWNTO 0)"
eolc "Write address"
o 6
suid 11,0
)
)
uid 446,0
)
*126 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "done"
t "std_logic"
eolc "Done reading"
o 4
suid 18,0
)
)
uid 767,0
scheme 0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 99,0
optionalChildren [
*127 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *128 (MRCItem
litem &106
pos 8
dimension 20
)
uid 101,0
optionalChildren [
*129 (MRCItem
litem &107
pos 0
dimension 20
uid 102,0
)
*130 (MRCItem
litem &108
pos 1
dimension 23
uid 103,0
)
*131 (MRCItem
litem &109
pos 2
hidden 1
dimension 20
uid 104,0
)
*132 (MRCItem
litem &119
pos 0
dimension 20
uid 38,0
)
*133 (MRCItem
litem &120
pos 1
dimension 20
uid 40,0
)
*134 (MRCItem
litem &121
pos 3
dimension 20
uid 333,0
)
*135 (MRCItem
litem &122
pos 7
dimension 20
uid 335,0
)
*136 (MRCItem
litem &123
pos 5
dimension 20
uid 417,0
)
*137 (MRCItem
litem &124
pos 2
dimension 20
uid 419,0
)
*138 (MRCItem
litem &125
pos 4
dimension 20
uid 447,0
)
*139 (MRCItem
litem &126
pos 6
dimension 20
uid 768,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 105,0
optionalChildren [
*140 (MRCItem
litem &110
pos 0
dimension 20
uid 106,0
)
*141 (MRCItem
litem &112
pos 1
dimension 50
uid 107,0
)
*142 (MRCItem
litem &113
pos 2
dimension 100
uid 108,0
)
*143 (MRCItem
litem &114
pos 3
dimension 50
uid 109,0
)
*144 (MRCItem
litem &115
pos 4
dimension 100
uid 110,0
)
*145 (MRCItem
litem &116
pos 5
dimension 100
uid 111,0
)
*146 (MRCItem
litem &117
pos 6
dimension 50
uid 112,0
)
*147 (MRCItem
litem &118
pos 7
dimension 80
uid 113,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 100,0
vaOverrides [
]
)
]
)
uid 85,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *148 (LEmptyRow
)
uid 115,0
optionalChildren [
*149 (RefLabelRowHdr
)
*150 (TitleRowHdr
)
*151 (FilterRowHdr
)
*152 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*153 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*154 (GroupColHdr
tm "GroupColHdrMgr"
)
*155 (NameColHdr
tm "GenericNameColHdrMgr"
)
*156 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*157 (InitColHdr
tm "GenericValueColHdrMgr"
)
*158 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*159 (EolColHdr
tm "GenericEolColHdrMgr"
)
*160 (LogGeneric
generic (GiElement
name "g_fifo_size"
type "positive"
value "3"
)
uid 964,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 127,0
optionalChildren [
*161 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *162 (MRCItem
litem &148
pos 1
dimension 20
)
uid 129,0
optionalChildren [
*163 (MRCItem
litem &149
pos 0
dimension 20
uid 130,0
)
*164 (MRCItem
litem &150
pos 1
dimension 23
uid 131,0
)
*165 (MRCItem
litem &151
pos 2
hidden 1
dimension 20
uid 132,0
)
*166 (MRCItem
litem &160
pos 0
dimension 20
uid 965,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 133,0
optionalChildren [
*167 (MRCItem
litem &152
pos 0
dimension 20
uid 134,0
)
*168 (MRCItem
litem &154
pos 1
dimension 50
uid 135,0
)
*169 (MRCItem
litem &155
pos 2
dimension 100
uid 136,0
)
*170 (MRCItem
litem &156
pos 3
dimension 100
uid 137,0
)
*171 (MRCItem
litem &157
pos 4
dimension 50
uid 138,0
)
*172 (MRCItem
litem &158
pos 5
dimension 50
uid 139,0
)
*173 (MRCItem
litem &159
pos 6
dimension 80
uid 140,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 128,0
vaOverrides [
]
)
]
)
uid 114,0
type 1
)
activeModelName "BlockDiag"
)
