{
  "board": {
    "active_layer": 5,
    "active_layer_preset": "",
    "auto_track_width": true,
    "hidden_netclasses": [
      "LVDS",
      "PWR"
    ],
    "hidden_nets": [
      "/VCM",
      "Net-(U18H-VCCADC_0)",
      "/TRIM_1",
      "/TRIM_2",
      "/TRIM_3",
      "/TRIM_4",
      "+2V5",
      "AGND",
      "+3V3",
      "+1V8",
      "+1V2_MGT",
      "+1V0",
      "+1V0_MGT",
      "-5V",
      "+VBIAS",
      "+3V3_PGA",
      "+1V8APLL",
      "+5V2",
      "-VBIAS",
      "/Front End Trim and Bias/TRIM_SCL",
      "/Front End Trim and Bias/TRIM_SDA",
      "+1V8_ACQ",
      "Net-(U18D-INIT_B_0)",
      "Net-(U18D-PROGRAM_B_0)",
      "/TERM_1",
      "/TERM_2",
      "/TERM_3",
      "/TERM_4",
      "/ATTEN_1",
      "/ATTEN_2",
      "/ATTEN_3",
      "/ATTEN_4",
      "/PGA_CSn_1",
      "/PGA_CSn_2",
      "/PGA_CSn_3",
      "/PGA_CSn_4",
      "/DC_CPL_1",
      "/DC_CPL_2",
      "/DC_CPL_3",
      "/DC_CPL_4",
      "Net-(U18D-DONE_0)",
      "GND",
      "+5V",
      "/FPGA/FPGA IO Banks/FE_PG",
      "/PGA_SDIO",
      "/PGA_SCLK",
      "+VUSB",
      "+3V3_ACQ",
      "/TS-USB4 Components/REFINOUT1",
      "/TS-USB4 Components/SYNC1",
      "/TS-PCIe Components/REFINOUT2",
      "/TS-PCIe Components/SYNC2",
      "/FPGA/LED_G",
      "/COMP",
      "/FPGA/PROBE_COMP",
      "/FPGA/FPGA IO Banks/ACQ_PG",
      "/FPGA/LED_R",
      "/FPGA/LED_B",
      "/ACQ and FE Voltage Regs/FE_EN"
    ],
    "high_contrast_mode": 0,
    "net_color_mode": 1,
    "opacity": {
      "images": 0.6,
      "pads": 1.0,
      "shapes": 1.0,
      "tracks": 1.0,
      "vias": 1.0,
      "zones": 0.6
    },
    "selection_filter": {
      "dimensions": true,
      "footprints": true,
      "graphics": true,
      "keepouts": true,
      "lockedItems": false,
      "otherItems": true,
      "pads": true,
      "text": true,
      "tracks": true,
      "vias": true,
      "zones": true
    },
    "visible_items": [
      "vias",
      "footprint_text",
      "footprint_anchors",
      "ratsnest",
      "grid",
      "footprints_front",
      "footprints_back",
      "footprint_values",
      "footprint_references",
      "tracks",
      "drc_errors",
      "drawing_sheet",
      "bitmaps",
      "pads",
      "zones",
      "drc_warnings",
      "conflict_shadows",
      "shapes"
    ],
    "visible_layers": "ffffffff_ffffffff_ffffffff_ffffffff",
    "zone_display_mode": 0
  },
  "git": {
    "repo_password": "",
    "repo_type": "",
    "repo_username": "",
    "ssh_key": ""
  },
  "meta": {
    "filename": "Thunderscope_Rev5.kicad_prl",
    "version": 5
  },
  "net_inspector_panel": {
    "col_hidden": [
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false
    ],
    "col_order": [
      0,
      1,
      2,
      3,
      4,
      5,
      6,
      7,
      8,
      9,
      10,
      11,
      12,
      13
    ],
    "col_widths": [
      162,
      147,
      91,
      67,
      91,
      91,
      91,
      71,
      91,
      91,
      91,
      91,
      91,
      570
    ],
    "custom_group_rules": [],
    "expanded_rows": [],
    "filter_by_net_name": true,
    "filter_by_netclass": true,
    "filter_text": "",
    "group_by_constraint": false,
    "group_by_netclass": false,
    "show_unconnected_nets": false,
    "show_zero_pad_nets": false,
    "sort_ascending": true,
    "sorting_column": 0
  },
  "open_jobsets": [],
  "project": {
    "files": []
  },
  "schematic": {
    "selection_filter": {
      "graphics": true,
      "images": true,
      "labels": true,
      "lockedItems": false,
      "otherItems": true,
      "pins": true,
      "symbols": true,
      "text": true,
      "wires": true
    }
  }
}
