{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 12 11:36:56 2020 " "Info: Processing started: Fri Jun 12 11:36:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab1_5 -c lab1_5 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab1_5 -c lab1_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 2 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "freq_div:red\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\] " "Info: Detected ripple clock \"freq_div:red\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:red\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freq_div:green\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] " "Info: Detected ripple clock \"freq_div:green\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:green\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clk_work~1 " "Info: Detected gated clock \"clk_work~1\" as buffer" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_work~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lab01_4:M2\|pattern\[8\] " "Info: Detected ripple clock \"lab01_4:M2\|pattern\[8\]\" as buffer" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lab01_4:M2\|pattern\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lab01_4:M2\|pattern\[2\] register lab01_4:M2\|pattern\[2\] 59.88 MHz 16.7 ns Internal " "Info: Clock \"clk\" has Internal fmax of 59.88 MHz between source register \"lab01_4:M2\|pattern\[2\]\" and destination register \"lab01_4:M2\|pattern\[2\]\" (period= 16.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.800 ns + Longest register register " "Info: + Longest register to register delay is 13.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lab01_4:M2\|pattern\[2\] 1 REG LC6_D4 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_D4; Fanout = 13; REG Node = 'lab01_4:M2\|pattern\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lab01_4:M2|pattern[2] } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.200 ns) 4.400 ns lab01_4:M2\|WideOr3~6 2 COMB LC2_D7 1 " "Info: 2: + IC(2.200 ns) + CELL(2.200 ns) = 4.400 ns; Loc. = LC2_D7; Fanout = 1; COMB Node = 'lab01_4:M2\|WideOr3~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { lab01_4:M2|pattern[2] lab01_4:M2|WideOr3~6 } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.200 ns) 8.300 ns lab01_4:M2\|WideOr3~3 3 COMB LC8_D4 1 " "Info: 3: + IC(1.700 ns) + CELL(2.200 ns) = 8.300 ns; Loc. = LC8_D4; Fanout = 1; COMB Node = 'lab01_4:M2\|WideOr3~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { lab01_4:M2|WideOr3~6 lab01_4:M2|WideOr3~3 } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.400 ns) 9.900 ns lab01_4:M2\|WideOr3~30 4 COMB LC3_D4 1 " "Info: 4: + IC(0.200 ns) + CELL(1.400 ns) = 9.900 ns; Loc. = LC3_D4; Fanout = 1; COMB Node = 'lab01_4:M2\|WideOr3~30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { lab01_4:M2|WideOr3~3 lab01_4:M2|WideOr3~30 } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 12.200 ns lab01_4:M2\|WideOr3~22 5 COMB LC4_D4 1 " "Info: 5: + IC(0.000 ns) + CELL(2.300 ns) = 12.200 ns; Loc. = LC4_D4; Fanout = 1; COMB Node = 'lab01_4:M2\|WideOr3~22'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { lab01_4:M2|WideOr3~30 lab01_4:M2|WideOr3~22 } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.400 ns) 13.800 ns lab01_4:M2\|pattern\[2\] 6 REG LC6_D4 13 " "Info: 6: + IC(0.200 ns) + CELL(1.400 ns) = 13.800 ns; Loc. = LC6_D4; Fanout = 13; REG Node = 'lab01_4:M2\|pattern\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { lab01_4:M2|WideOr3~22 lab01_4:M2|pattern[2] } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.500 ns ( 68.84 % ) " "Info: Total cell delay = 9.500 ns ( 68.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 31.16 % ) " "Info: Total interconnect delay = 4.300 ns ( 31.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.800 ns" { lab01_4:M2|pattern[2] lab01_4:M2|WideOr3~6 lab01_4:M2|WideOr3~3 lab01_4:M2|WideOr3~30 lab01_4:M2|WideOr3~22 lab01_4:M2|pattern[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.800 ns" { lab01_4:M2|pattern[2] {} lab01_4:M2|WideOr3~6 {} lab01_4:M2|WideOr3~3 {} lab01_4:M2|WideOr3~30 {} lab01_4:M2|WideOr3~22 {} lab01_4:M2|pattern[2] {} } { 0.000ns 2.200ns 1.700ns 0.200ns 0.000ns 0.200ns } { 0.000ns 2.200ns 2.200ns 1.400ns 2.300ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.800 ns - Smallest " "Info: - Smallest clock skew is -0.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.200 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 12.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 43 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 43; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:red\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\] 2 REG LC6_D15 2 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC6_D15; Fanout = 2; REG Node = 'freq_div:red\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:red|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(2.200 ns) 8.500 ns clk_work~1 3 COMB LC1_D3 8 " "Info: 3: + IC(2.000 ns) + CELL(2.200 ns) = 8.500 ns; Loc. = LC1_D3; Fanout = 8; COMB Node = 'clk_work~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { freq_div:red|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] clk_work~1 } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(0.000 ns) 12.200 ns lab01_4:M2\|pattern\[2\] 4 REG LC6_D4 13 " "Info: 4: + IC(3.700 ns) + CELL(0.000 ns) = 12.200 ns; Loc. = LC6_D4; Fanout = 13; REG Node = 'lab01_4:M2\|pattern\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { clk_work~1 lab01_4:M2|pattern[2] } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 35.25 % ) " "Info: Total cell delay = 4.300 ns ( 35.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.900 ns ( 64.75 % ) " "Info: Total interconnect delay = 7.900 ns ( 64.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { clk freq_div:red|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] clk_work~1 lab01_4:M2|pattern[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { clk {} clk~out {} freq_div:red|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] {} clk_work~1 {} lab01_4:M2|pattern[2] {} } { 0.000ns 0.000ns 2.200ns 2.000ns 3.700ns } { 0.000ns 1.400ns 0.700ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 13.000 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 13.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 43 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 43; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:green\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC8_D26 2 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC8_D26; Fanout = 2; REG Node = 'freq_div:green\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.200 ns) 9.300 ns clk_work~1 3 COMB LC1_D3 8 " "Info: 3: + IC(2.800 ns) + CELL(2.200 ns) = 9.300 ns; Loc. = LC1_D3; Fanout = 8; COMB Node = 'clk_work~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] clk_work~1 } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(0.000 ns) 13.000 ns lab01_4:M2\|pattern\[2\] 4 REG LC6_D4 13 " "Info: 4: + IC(3.700 ns) + CELL(0.000 ns) = 13.000 ns; Loc. = LC6_D4; Fanout = 13; REG Node = 'lab01_4:M2\|pattern\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { clk_work~1 lab01_4:M2|pattern[2] } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 33.08 % ) " "Info: Total cell delay = 4.300 ns ( 33.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.700 ns ( 66.92 % ) " "Info: Total interconnect delay = 8.700 ns ( 66.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { clk freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] clk_work~1 lab01_4:M2|pattern[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { clk {} clk~out {} freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] {} clk_work~1 {} lab01_4:M2|pattern[2] {} } { 0.000ns 0.000ns 2.200ns 2.800ns 3.700ns } { 0.000ns 1.400ns 0.700ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { clk freq_div:red|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] clk_work~1 lab01_4:M2|pattern[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { clk {} clk~out {} freq_div:red|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] {} clk_work~1 {} lab01_4:M2|pattern[2] {} } { 0.000ns 0.000ns 2.200ns 2.000ns 3.700ns } { 0.000ns 1.400ns 0.700ns 2.200ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { clk freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] clk_work~1 lab01_4:M2|pattern[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { clk {} clk~out {} freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] {} clk_work~1 {} lab01_4:M2|pattern[2] {} } { 0.000ns 0.000ns 2.200ns 2.800ns 3.700ns } { 0.000ns 1.400ns 0.700ns 2.200ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.800 ns" { lab01_4:M2|pattern[2] lab01_4:M2|WideOr3~6 lab01_4:M2|WideOr3~3 lab01_4:M2|WideOr3~30 lab01_4:M2|WideOr3~22 lab01_4:M2|pattern[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.800 ns" { lab01_4:M2|pattern[2] {} lab01_4:M2|WideOr3~6 {} lab01_4:M2|WideOr3~3 {} lab01_4:M2|WideOr3~30 {} lab01_4:M2|WideOr3~22 {} lab01_4:M2|pattern[2] {} } { 0.000ns 2.200ns 1.700ns 0.200ns 0.000ns 0.200ns } { 0.000ns 2.200ns 2.200ns 1.400ns 2.300ns 1.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { clk freq_div:red|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] clk_work~1 lab01_4:M2|pattern[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { clk {} clk~out {} freq_div:red|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] {} clk_work~1 {} lab01_4:M2|pattern[2] {} } { 0.000ns 0.000ns 2.200ns 2.000ns 3.700ns } { 0.000ns 1.400ns 0.700ns 2.200ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { clk freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] clk_work~1 lab01_4:M2|pattern[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { clk {} clk~out {} freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] {} clk_work~1 {} lab01_4:M2|pattern[2] {} } { 0.000ns 0.000ns 2.200ns 2.800ns 3.700ns } { 0.000ns 1.400ns 0.700ns 2.200ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lab01_4:M2\|pattern\[7\] lab01_4:M2\|pattern\[7\] clk 200 ps " "Info: Found hold time violation between source  pin or register \"lab01_4:M2\|pattern\[7\]\" and destination pin or register \"lab01_4:M2\|pattern\[7\]\" for clock \"clk\" (Hold time is 200 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.800 ns + Largest " "Info: + Largest clock skew is 0.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 13.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 43 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 43; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:green\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC8_D26 2 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC8_D26; Fanout = 2; REG Node = 'freq_div:green\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.200 ns) 9.300 ns clk_work~1 3 COMB LC1_D3 8 " "Info: 3: + IC(2.800 ns) + CELL(2.200 ns) = 9.300 ns; Loc. = LC1_D3; Fanout = 8; COMB Node = 'clk_work~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] clk_work~1 } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(0.000 ns) 13.000 ns lab01_4:M2\|pattern\[7\] 4 REG LC7_D4 14 " "Info: 4: + IC(3.700 ns) + CELL(0.000 ns) = 13.000 ns; Loc. = LC7_D4; Fanout = 14; REG Node = 'lab01_4:M2\|pattern\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { clk_work~1 lab01_4:M2|pattern[7] } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 33.08 % ) " "Info: Total cell delay = 4.300 ns ( 33.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.700 ns ( 66.92 % ) " "Info: Total interconnect delay = 8.700 ns ( 66.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { clk freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] clk_work~1 lab01_4:M2|pattern[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { clk {} clk~out {} freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] {} clk_work~1 {} lab01_4:M2|pattern[7] {} } { 0.000ns 0.000ns 2.200ns 2.800ns 3.700ns } { 0.000ns 1.400ns 0.700ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.200 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 12.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 43 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 43; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:red\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\] 2 REG LC6_D15 2 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC6_D15; Fanout = 2; REG Node = 'freq_div:red\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:red|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(2.200 ns) 8.500 ns clk_work~1 3 COMB LC1_D3 8 " "Info: 3: + IC(2.000 ns) + CELL(2.200 ns) = 8.500 ns; Loc. = LC1_D3; Fanout = 8; COMB Node = 'clk_work~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { freq_div:red|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] clk_work~1 } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(0.000 ns) 12.200 ns lab01_4:M2\|pattern\[7\] 4 REG LC7_D4 14 " "Info: 4: + IC(3.700 ns) + CELL(0.000 ns) = 12.200 ns; Loc. = LC7_D4; Fanout = 14; REG Node = 'lab01_4:M2\|pattern\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { clk_work~1 lab01_4:M2|pattern[7] } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 35.25 % ) " "Info: Total cell delay = 4.300 ns ( 35.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.900 ns ( 64.75 % ) " "Info: Total interconnect delay = 7.900 ns ( 64.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { clk freq_div:red|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] clk_work~1 lab01_4:M2|pattern[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { clk {} clk~out {} freq_div:red|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] {} clk_work~1 {} lab01_4:M2|pattern[7] {} } { 0.000ns 0.000ns 2.200ns 2.000ns 3.700ns } { 0.000ns 1.400ns 0.700ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { clk freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] clk_work~1 lab01_4:M2|pattern[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { clk {} clk~out {} freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] {} clk_work~1 {} lab01_4:M2|pattern[7] {} } { 0.000ns 0.000ns 2.200ns 2.800ns 3.700ns } { 0.000ns 1.400ns 0.700ns 2.200ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { clk freq_div:red|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] clk_work~1 lab01_4:M2|pattern[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { clk {} clk~out {} freq_div:red|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] {} clk_work~1 {} lab01_4:M2|pattern[7] {} } { 0.000ns 0.000ns 2.200ns 2.000ns 3.700ns } { 0.000ns 1.400ns 0.700ns 2.200ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns - " "Info: - Micro clock to output delay of source is 0.700 ns" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.600 ns - Shortest register register " "Info: - Shortest register to register delay is 1.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lab01_4:M2\|pattern\[7\] 1 REG LC7_D4 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_D4; Fanout = 14; REG Node = 'lab01_4:M2\|pattern\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lab01_4:M2|pattern[7] } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.400 ns) 1.600 ns lab01_4:M2\|pattern\[7\] 2 REG LC7_D4 14 " "Info: 2: + IC(0.200 ns) + CELL(1.400 ns) = 1.600 ns; Loc. = LC7_D4; Fanout = 14; REG Node = 'lab01_4:M2\|pattern\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { lab01_4:M2|pattern[7] lab01_4:M2|pattern[7] } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 87.50 % ) " "Info: Total cell delay = 1.400 ns ( 87.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 12.50 % ) " "Info: Total interconnect delay = 0.200 ns ( 12.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { lab01_4:M2|pattern[7] lab01_4:M2|pattern[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { lab01_4:M2|pattern[7] {} lab01_4:M2|pattern[7] {} } { 0.000ns 0.200ns } { 0.000ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { clk freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] clk_work~1 lab01_4:M2|pattern[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { clk {} clk~out {} freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] {} clk_work~1 {} lab01_4:M2|pattern[7] {} } { 0.000ns 0.000ns 2.200ns 2.800ns 3.700ns } { 0.000ns 1.400ns 0.700ns 2.200ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { clk freq_div:red|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] clk_work~1 lab01_4:M2|pattern[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { clk {} clk~out {} freq_div:red|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] {} clk_work~1 {} lab01_4:M2|pattern[7] {} } { 0.000ns 0.000ns 2.200ns 2.000ns 3.700ns } { 0.000ns 1.400ns 0.700ns 2.200ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { lab01_4:M2|pattern[7] lab01_4:M2|pattern[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { lab01_4:M2|pattern[7] {} lab01_4:M2|pattern[7] {} } { 0.000ns 0.200ns } { 0.000ns 1.400ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk shift_red\[3\] lab01_4:M2\|pattern\[8\] 27.900 ns register " "Info: tco from clock \"clk\" to destination pin \"shift_red\[3\]\" through register \"lab01_4:M2\|pattern\[8\]\" is 27.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 13.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 13.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 43 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 43; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:green\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC8_D26 2 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC8_D26; Fanout = 2; REG Node = 'freq_div:green\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.200 ns) 9.300 ns clk_work~1 3 COMB LC1_D3 8 " "Info: 3: + IC(2.800 ns) + CELL(2.200 ns) = 9.300 ns; Loc. = LC1_D3; Fanout = 8; COMB Node = 'clk_work~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] clk_work~1 } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(0.000 ns) 13.000 ns lab01_4:M2\|pattern\[8\] 4 REG LC3_D2 29 " "Info: 4: + IC(3.700 ns) + CELL(0.000 ns) = 13.000 ns; Loc. = LC3_D2; Fanout = 29; REG Node = 'lab01_4:M2\|pattern\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { clk_work~1 lab01_4:M2|pattern[8] } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 33.08 % ) " "Info: Total cell delay = 4.300 ns ( 33.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.700 ns ( 66.92 % ) " "Info: Total interconnect delay = 8.700 ns ( 66.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { clk freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] clk_work~1 lab01_4:M2|pattern[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { clk {} clk~out {} freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] {} clk_work~1 {} lab01_4:M2|pattern[8] {} } { 0.000ns 0.000ns 2.200ns 2.800ns 3.700ns } { 0.000ns 1.400ns 0.700ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.200 ns + Longest register pin " "Info: + Longest register to pin delay is 14.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lab01_4:M2\|pattern\[8\] 1 REG LC3_D2 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_D2; Fanout = 29; REG Node = 'lab01_4:M2\|pattern\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lab01_4:M2|pattern[8] } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.200 ns) 4.700 ns lab01_4:M2\|shift_red\[3\]~11 2 COMB LC1_D7 1 " "Info: 2: + IC(2.500 ns) + CELL(2.200 ns) = 4.700 ns; Loc. = LC1_D7; Fanout = 1; COMB Node = 'lab01_4:M2\|shift_red\[3\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { lab01_4:M2|pattern[8] lab01_4:M2|shift_red[3]~11 } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(6.300 ns) 14.200 ns shift_red\[3\] 3 PIN PIN_102 0 " "Info: 3: + IC(3.200 ns) + CELL(6.300 ns) = 14.200 ns; Loc. = PIN_102; Fanout = 0; PIN Node = 'shift_red\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { lab01_4:M2|shift_red[3]~11 shift_red[3] } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.500 ns ( 59.86 % ) " "Info: Total cell delay = 8.500 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.700 ns ( 40.14 % ) " "Info: Total interconnect delay = 5.700 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.200 ns" { lab01_4:M2|pattern[8] lab01_4:M2|shift_red[3]~11 shift_red[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.200 ns" { lab01_4:M2|pattern[8] {} lab01_4:M2|shift_red[3]~11 {} shift_red[3] {} } { 0.000ns 2.500ns 3.200ns } { 0.000ns 2.200ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { clk freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] clk_work~1 lab01_4:M2|pattern[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { clk {} clk~out {} freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] {} clk_work~1 {} lab01_4:M2|pattern[8] {} } { 0.000ns 0.000ns 2.200ns 2.800ns 3.700ns } { 0.000ns 1.400ns 0.700ns 2.200ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.200 ns" { lab01_4:M2|pattern[8] lab01_4:M2|shift_red[3]~11 shift_red[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.200 ns" { lab01_4:M2|pattern[8] {} lab01_4:M2|shift_red[3]~11 {} shift_red[3] {} } { 0.000ns 2.500ns 3.200ns } { 0.000ns 2.200ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 12 11:36:56 2020 " "Info: Processing ended: Fri Jun 12 11:36:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
