/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_26z;
  reg [6:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [20:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [15:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [12:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_5z | celloutsig_1_2z[2]);
  assign celloutsig_0_13z = ~((celloutsig_0_3z | celloutsig_0_12z[4]) & in_data[64]);
  assign celloutsig_0_3z = celloutsig_0_0z ^ celloutsig_0_1z;
  assign celloutsig_1_3z = ~(celloutsig_1_0z ^ in_data[115]);
  assign celloutsig_1_6z = in_data[166:156] / { 1'h1, in_data[181:175], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_19z = { in_data[188:186], celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_10z } / { 1'h1, celloutsig_1_6z[9:7], celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_6z = in_data[64:52] / { 1'h1, celloutsig_0_4z[11:2], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_14z = celloutsig_0_9z[8:6] / { 1'h1, celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_19z = { celloutsig_0_9z[6:0], celloutsig_0_0z } / { 1'h1, celloutsig_0_6z[5:1], celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_1_7z = { celloutsig_1_6z[6:5], celloutsig_1_2z } == { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_7z = { celloutsig_0_6z[4], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z } == in_data[75:72];
  assign celloutsig_0_33z = celloutsig_0_28z[5:3] === { celloutsig_0_26z, celloutsig_0_3z, celloutsig_0_26z };
  assign celloutsig_1_1z = { in_data[153:143], celloutsig_1_0z } === in_data[177:166];
  assign celloutsig_1_5z = { celloutsig_1_2z[1], celloutsig_1_0z, celloutsig_1_3z } === { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_4z[6:0] === { celloutsig_1_6z[3:0], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_10z } === { celloutsig_1_12z[4], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_1_15z = { celloutsig_1_14z[5:3], celloutsig_1_5z, celloutsig_1_3z } === { celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_0_26z = celloutsig_0_15z[11:9] === in_data[58:56];
  assign celloutsig_0_5z = { in_data[83:82], celloutsig_0_2z, celloutsig_0_2z } >= { in_data[45:44], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_4z[14:8], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z } >= { celloutsig_0_4z[12:10], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[63:55] > in_data[12:4];
  assign celloutsig_0_34z = { celloutsig_0_28z[4:0], celloutsig_0_33z } > celloutsig_0_19z[5:0];
  assign celloutsig_1_0z = in_data[122:119] > in_data[184:181];
  assign celloutsig_1_8z = in_data[172:164] > { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_9z = celloutsig_1_4z[9:2] <= in_data[190:183];
  assign celloutsig_1_11z = { celloutsig_1_4z[8:2], celloutsig_1_1z, celloutsig_1_7z } <= { celloutsig_1_6z[4:3], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_1z = in_data[5:2] <= in_data[69:66];
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } < in_data[28:26];
  assign celloutsig_0_12z = { celloutsig_0_3z, celloutsig_0_11z } % { 1'h1, celloutsig_0_9z[6:1] };
  assign celloutsig_1_14z = { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_7z } * { in_data[127:117], celloutsig_1_8z, celloutsig_1_13z };
  assign celloutsig_0_11z = - { celloutsig_0_9z[6:3], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[101:99], celloutsig_1_1z } << { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_4z[4:0], celloutsig_1_1z } << { in_data[140:137], celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_0_15z = { celloutsig_0_11z[5:3], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_11z } << { celloutsig_0_9z[14:4], celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_1_4z = { in_data[176:173], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } - { in_data[163:158], celloutsig_1_2z };
  assign celloutsig_0_4z = { in_data[42:23], celloutsig_0_1z } - in_data[30:10];
  assign celloutsig_0_9z = { celloutsig_0_4z[17:7], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z } ^ { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_8z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_28z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_28z = { celloutsig_0_15z[9:5], celloutsig_0_13z, celloutsig_0_8z };
  assign { out_data[128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
