/**
* @file Merlin5-DesignSpec-MISC_I2C_1_2_3_4
* RBus systemc program.
*
* @author RS_MM2_SD
* @email mm_mm2_rd_sw_kernel@realtek.com
* @ingroup model_rbus
 * @version { 1.0 }
 **
 */

#ifndef _RBUS_MISC_I2C_REG_H_
#define _RBUS_MISC_I2C_REG_H_

#include "rbus_types.h"



//  MISC_I2C Register Address
#define  MISC_I2C_I2C1_GPIO_MODE_CTRL                                           0x1801B200
#define  MISC_I2C_I2C1_GPIO_MODE_CTRL_reg_addr                                   "0xB801B200"
#define  MISC_I2C_I2C1_GPIO_MODE_CTRL_reg                                        0xB801B200
#define  MISC_I2C_I2C1_GPIO_MODE_CTRL_inst_addr                                  "0x0000"
#define  set_MISC_I2C_I2C1_GPIO_MODE_CTRL_reg(data)                              (*((volatile unsigned int*)MISC_I2C_I2C1_GPIO_MODE_CTRL_reg)=data)
#define  get_MISC_I2C_I2C1_GPIO_MODE_CTRL_reg                                    (*((volatile unsigned int*)MISC_I2C_I2C1_GPIO_MODE_CTRL_reg))
#define  MISC_I2C_I2C1_GPIO_MODE_CTRL_debounce_mode_shift                        (3)
#define  MISC_I2C_I2C1_GPIO_MODE_CTRL_ic_gpio_sel_shift                          (2)
#define  MISC_I2C_I2C1_GPIO_MODE_CTRL_ic_gpio_sda_shift                          (1)
#define  MISC_I2C_I2C1_GPIO_MODE_CTRL_ic_gpio_scl_shift                          (0)
#define  MISC_I2C_I2C1_GPIO_MODE_CTRL_debounce_mode_mask                         (0x00000018)
#define  MISC_I2C_I2C1_GPIO_MODE_CTRL_ic_gpio_sel_mask                           (0x00000004)
#define  MISC_I2C_I2C1_GPIO_MODE_CTRL_ic_gpio_sda_mask                           (0x00000002)
#define  MISC_I2C_I2C1_GPIO_MODE_CTRL_ic_gpio_scl_mask                           (0x00000001)
#define  MISC_I2C_I2C1_GPIO_MODE_CTRL_debounce_mode(data)                        (0x00000018&((data)<<3))
#define  MISC_I2C_I2C1_GPIO_MODE_CTRL_ic_gpio_sel(data)                          (0x00000004&((data)<<2))
#define  MISC_I2C_I2C1_GPIO_MODE_CTRL_ic_gpio_sda(data)                          (0x00000002&((data)<<1))
#define  MISC_I2C_I2C1_GPIO_MODE_CTRL_ic_gpio_scl(data)                          (0x00000001&(data))
#define  MISC_I2C_I2C1_GPIO_MODE_CTRL_get_debounce_mode(data)                    ((0x00000018&(data))>>3)
#define  MISC_I2C_I2C1_GPIO_MODE_CTRL_get_ic_gpio_sel(data)                      ((0x00000004&(data))>>2)
#define  MISC_I2C_I2C1_GPIO_MODE_CTRL_get_ic_gpio_sda(data)                      ((0x00000002&(data))>>1)
#define  MISC_I2C_I2C1_GPIO_MODE_CTRL_get_ic_gpio_scl(data)                      (0x00000001&(data))

#define  MISC_I2C_I2C1_GUARD_INTERVAL_CTRL                                      0x1801B204
#define  MISC_I2C_I2C1_GUARD_INTERVAL_CTRL_reg_addr                              "0xB801B204"
#define  MISC_I2C_I2C1_GUARD_INTERVAL_CTRL_reg                                   0xB801B204
#define  MISC_I2C_I2C1_GUARD_INTERVAL_CTRL_inst_addr                             "0x0001"
#define  set_MISC_I2C_I2C1_GUARD_INTERVAL_CTRL_reg(data)                         (*((volatile unsigned int*)MISC_I2C_I2C1_GUARD_INTERVAL_CTRL_reg)=data)
#define  get_MISC_I2C_I2C1_GUARD_INTERVAL_CTRL_reg                               (*((volatile unsigned int*)MISC_I2C_I2C1_GUARD_INTERVAL_CTRL_reg))
#define  MISC_I2C_I2C1_GUARD_INTERVAL_CTRL_ic_guard_interval_sel_shift           (5)
#define  MISC_I2C_I2C1_GUARD_INTERVAL_CTRL_ic_guard_interval_int_en_shift        (4)
#define  MISC_I2C_I2C1_GUARD_INTERVAL_CTRL_ic_guard_interval_delay_sel_shift     (1)
#define  MISC_I2C_I2C1_GUARD_INTERVAL_CTRL_ic_guard_interval_en_shift            (0)
#define  MISC_I2C_I2C1_GUARD_INTERVAL_CTRL_ic_guard_interval_sel_mask            (0x00000060)
#define  MISC_I2C_I2C1_GUARD_INTERVAL_CTRL_ic_guard_interval_int_en_mask         (0x00000010)
#define  MISC_I2C_I2C1_GUARD_INTERVAL_CTRL_ic_guard_interval_delay_sel_mask      (0x0000000E)
#define  MISC_I2C_I2C1_GUARD_INTERVAL_CTRL_ic_guard_interval_en_mask             (0x00000001)
#define  MISC_I2C_I2C1_GUARD_INTERVAL_CTRL_ic_guard_interval_sel(data)           (0x00000060&((data)<<5))
#define  MISC_I2C_I2C1_GUARD_INTERVAL_CTRL_ic_guard_interval_int_en(data)        (0x00000010&((data)<<4))
#define  MISC_I2C_I2C1_GUARD_INTERVAL_CTRL_ic_guard_interval_delay_sel(data)     (0x0000000E&((data)<<1))
#define  MISC_I2C_I2C1_GUARD_INTERVAL_CTRL_ic_guard_interval_en(data)            (0x00000001&(data))
#define  MISC_I2C_I2C1_GUARD_INTERVAL_CTRL_get_ic_guard_interval_sel(data)       ((0x00000060&(data))>>5)
#define  MISC_I2C_I2C1_GUARD_INTERVAL_CTRL_get_ic_guard_interval_int_en(data)    ((0x00000010&(data))>>4)
#define  MISC_I2C_I2C1_GUARD_INTERVAL_CTRL_get_ic_guard_interval_delay_sel(data) ((0x0000000E&(data))>>1)
#define  MISC_I2C_I2C1_GUARD_INTERVAL_CTRL_get_ic_guard_interval_en(data)        (0x00000001&(data))

#define  MISC_I2C_I2C1_GUARD_INTERVAL_STATUS                                    0x1801B208
#define  MISC_I2C_I2C1_GUARD_INTERVAL_STATUS_reg_addr                            "0xB801B208"
#define  MISC_I2C_I2C1_GUARD_INTERVAL_STATUS_reg                                 0xB801B208
#define  MISC_I2C_I2C1_GUARD_INTERVAL_STATUS_inst_addr                           "0x0002"
#define  set_MISC_I2C_I2C1_GUARD_INTERVAL_STATUS_reg(data)                       (*((volatile unsigned int*)MISC_I2C_I2C1_GUARD_INTERVAL_STATUS_reg)=data)
#define  get_MISC_I2C_I2C1_GUARD_INTERVAL_STATUS_reg                             (*((volatile unsigned int*)MISC_I2C_I2C1_GUARD_INTERVAL_STATUS_reg))
#define  MISC_I2C_I2C1_GUARD_INTERVAL_STATUS_gpi_ic_gpio_sda_shift               (2)
#define  MISC_I2C_I2C1_GUARD_INTERVAL_STATUS_gpi_ic_gpio_scl_shift               (1)
#define  MISC_I2C_I2C1_GUARD_INTERVAL_STATUS_ic_guard_interval_status_shift      (0)
#define  MISC_I2C_I2C1_GUARD_INTERVAL_STATUS_gpi_ic_gpio_sda_mask                (0x00000004)
#define  MISC_I2C_I2C1_GUARD_INTERVAL_STATUS_gpi_ic_gpio_scl_mask                (0x00000002)
#define  MISC_I2C_I2C1_GUARD_INTERVAL_STATUS_ic_guard_interval_status_mask       (0x00000001)
#define  MISC_I2C_I2C1_GUARD_INTERVAL_STATUS_gpi_ic_gpio_sda(data)               (0x00000004&((data)<<2))
#define  MISC_I2C_I2C1_GUARD_INTERVAL_STATUS_gpi_ic_gpio_scl(data)               (0x00000002&((data)<<1))
#define  MISC_I2C_I2C1_GUARD_INTERVAL_STATUS_ic_guard_interval_status(data)      (0x00000001&(data))
#define  MISC_I2C_I2C1_GUARD_INTERVAL_STATUS_get_gpi_ic_gpio_sda(data)           ((0x00000004&(data))>>2)
#define  MISC_I2C_I2C1_GUARD_INTERVAL_STATUS_get_gpi_ic_gpio_scl(data)           ((0x00000002&(data))>>1)
#define  MISC_I2C_I2C1_GUARD_INTERVAL_STATUS_get_ic_guard_interval_status(data)  (0x00000001&(data))

#define  MISC_I2C_I2C1_SDA_OUTPUT_DELAY_CTRL                                    0x1801B20C
#define  MISC_I2C_I2C1_SDA_OUTPUT_DELAY_CTRL_reg_addr                            "0xB801B20C"
#define  MISC_I2C_I2C1_SDA_OUTPUT_DELAY_CTRL_reg                                 0xB801B20C
#define  MISC_I2C_I2C1_SDA_OUTPUT_DELAY_CTRL_inst_addr                           "0x0003"
#define  set_MISC_I2C_I2C1_SDA_OUTPUT_DELAY_CTRL_reg(data)                       (*((volatile unsigned int*)MISC_I2C_I2C1_SDA_OUTPUT_DELAY_CTRL_reg)=data)
#define  get_MISC_I2C_I2C1_SDA_OUTPUT_DELAY_CTRL_reg                             (*((volatile unsigned int*)MISC_I2C_I2C1_SDA_OUTPUT_DELAY_CTRL_reg))
#define  MISC_I2C_I2C1_SDA_OUTPUT_DELAY_CTRL_databitdelayenable_shift            (15)
#define  MISC_I2C_I2C1_SDA_OUTPUT_DELAY_CTRL_databitdelaysel_shift               (0)
#define  MISC_I2C_I2C1_SDA_OUTPUT_DELAY_CTRL_databitdelayenable_mask             (0x00008000)
#define  MISC_I2C_I2C1_SDA_OUTPUT_DELAY_CTRL_databitdelaysel_mask                (0x000000FF)
#define  MISC_I2C_I2C1_SDA_OUTPUT_DELAY_CTRL_databitdelayenable(data)            (0x00008000&((data)<<15))
#define  MISC_I2C_I2C1_SDA_OUTPUT_DELAY_CTRL_databitdelaysel(data)               (0x000000FF&(data))
#define  MISC_I2C_I2C1_SDA_OUTPUT_DELAY_CTRL_get_databitdelayenable(data)        ((0x00008000&(data))>>15)
#define  MISC_I2C_I2C1_SDA_OUTPUT_DELAY_CTRL_get_databitdelaysel(data)           (0x000000FF&(data))

#define  MISC_I2C_I2C1_PH_CR                                                    0x1801B210
#define  MISC_I2C_I2C1_PH_CR_reg_addr                                            "0xB801B210"
#define  MISC_I2C_I2C1_PH_CR_reg                                                 0xB801B210
#define  MISC_I2C_I2C1_PH_CR_inst_addr                                           "0x0004"
#define  set_MISC_I2C_I2C1_PH_CR_reg(data)                                       (*((volatile unsigned int*)MISC_I2C_I2C1_PH_CR_reg)=data)
#define  get_MISC_I2C_I2C1_PH_CR_reg                                             (*((volatile unsigned int*)MISC_I2C_I2C1_PH_CR_reg))
#define  MISC_I2C_I2C1_PH_CR_ph_en_shift                                         (24)
#define  MISC_I2C_I2C1_PH_CR_sda_vth_shift                                       (20)
#define  MISC_I2C_I2C1_PH_CR_scl_vth_shift                                       (16)
#define  MISC_I2C_I2C1_PH_CR_sda_value_shift                                     (8)
#define  MISC_I2C_I2C1_PH_CR_scl_value_shift                                     (0)
#define  MISC_I2C_I2C1_PH_CR_ph_en_mask                                          (0x01000000)
#define  MISC_I2C_I2C1_PH_CR_sda_vth_mask                                        (0x00F00000)
#define  MISC_I2C_I2C1_PH_CR_scl_vth_mask                                        (0x000F0000)
#define  MISC_I2C_I2C1_PH_CR_sda_value_mask                                      (0x0000FF00)
#define  MISC_I2C_I2C1_PH_CR_scl_value_mask                                      (0x000000FF)
#define  MISC_I2C_I2C1_PH_CR_ph_en(data)                                         (0x01000000&((data)<<24))
#define  MISC_I2C_I2C1_PH_CR_sda_vth(data)                                       (0x00F00000&((data)<<20))
#define  MISC_I2C_I2C1_PH_CR_scl_vth(data)                                       (0x000F0000&((data)<<16))
#define  MISC_I2C_I2C1_PH_CR_sda_value(data)                                     (0x0000FF00&((data)<<8))
#define  MISC_I2C_I2C1_PH_CR_scl_value(data)                                     (0x000000FF&(data))
#define  MISC_I2C_I2C1_PH_CR_get_ph_en(data)                                     ((0x01000000&(data))>>24)
#define  MISC_I2C_I2C1_PH_CR_get_sda_vth(data)                                   ((0x00F00000&(data))>>20)
#define  MISC_I2C_I2C1_PH_CR_get_scl_vth(data)                                   ((0x000F0000&(data))>>16)
#define  MISC_I2C_I2C1_PH_CR_get_sda_value(data)                                 ((0x0000FF00&(data))>>8)
#define  MISC_I2C_I2C1_PH_CR_get_scl_value(data)                                 (0x000000FF&(data))

#define  MISC_I2C_IC1_CON                                                       0x1801B300
#define  MISC_I2C_IC1_CON_reg_addr                                               "0xB801B300"
#define  MISC_I2C_IC1_CON_reg                                                    0xB801B300
#define  MISC_I2C_IC1_CON_inst_addr                                              "0x0005"
#define  set_MISC_I2C_IC1_CON_reg(data)                                          (*((volatile unsigned int*)MISC_I2C_IC1_CON_reg)=data)
#define  get_MISC_I2C_IC1_CON_reg                                                (*((volatile unsigned int*)MISC_I2C_IC1_CON_reg))
#define  MISC_I2C_IC1_CON_ic_slave_disable_shift                                 (6)
#define  MISC_I2C_IC1_CON_ic_restart_en_shift                                    (5)
#define  MISC_I2C_IC1_CON_ic_10bitaddr_master_shift                              (4)
#define  MISC_I2C_IC1_CON_ic_10bitaddr_slave_shift                               (3)
#define  MISC_I2C_IC1_CON_speed_shift                                            (1)
#define  MISC_I2C_IC1_CON_master_mode_shift                                      (0)
#define  MISC_I2C_IC1_CON_ic_slave_disable_mask                                  (0x00000040)
#define  MISC_I2C_IC1_CON_ic_restart_en_mask                                     (0x00000020)
#define  MISC_I2C_IC1_CON_ic_10bitaddr_master_mask                               (0x00000010)
#define  MISC_I2C_IC1_CON_ic_10bitaddr_slave_mask                                (0x00000008)
#define  MISC_I2C_IC1_CON_speed_mask                                             (0x00000006)
#define  MISC_I2C_IC1_CON_master_mode_mask                                       (0x00000001)
#define  MISC_I2C_IC1_CON_ic_slave_disable(data)                                 (0x00000040&((data)<<6))
#define  MISC_I2C_IC1_CON_ic_restart_en(data)                                    (0x00000020&((data)<<5))
#define  MISC_I2C_IC1_CON_ic_10bitaddr_master(data)                              (0x00000010&((data)<<4))
#define  MISC_I2C_IC1_CON_ic_10bitaddr_slave(data)                               (0x00000008&((data)<<3))
#define  MISC_I2C_IC1_CON_speed(data)                                            (0x00000006&((data)<<1))
#define  MISC_I2C_IC1_CON_master_mode(data)                                      (0x00000001&(data))
#define  MISC_I2C_IC1_CON_get_ic_slave_disable(data)                             ((0x00000040&(data))>>6)
#define  MISC_I2C_IC1_CON_get_ic_restart_en(data)                                ((0x00000020&(data))>>5)
#define  MISC_I2C_IC1_CON_get_ic_10bitaddr_master(data)                          ((0x00000010&(data))>>4)
#define  MISC_I2C_IC1_CON_get_ic_10bitaddr_slave(data)                           ((0x00000008&(data))>>3)
#define  MISC_I2C_IC1_CON_get_speed(data)                                        ((0x00000006&(data))>>1)
#define  MISC_I2C_IC1_CON_get_master_mode(data)                                  (0x00000001&(data))

#define  MISC_I2C_IC1_TAR                                                       0x1801B304
#define  MISC_I2C_IC1_TAR_reg_addr                                               "0xB801B304"
#define  MISC_I2C_IC1_TAR_reg                                                    0xB801B304
#define  MISC_I2C_IC1_TAR_inst_addr                                              "0x0006"
#define  set_MISC_I2C_IC1_TAR_reg(data)                                          (*((volatile unsigned int*)MISC_I2C_IC1_TAR_reg)=data)
#define  get_MISC_I2C_IC1_TAR_reg                                                (*((volatile unsigned int*)MISC_I2C_IC1_TAR_reg))
#define  MISC_I2C_IC1_TAR_ic_10bitaddr_master_shift                              (12)
#define  MISC_I2C_IC1_TAR_special_shift                                          (11)
#define  MISC_I2C_IC1_TAR_gc_or_start_shift                                      (10)
#define  MISC_I2C_IC1_TAR_ic_tar_shift                                           (0)
#define  MISC_I2C_IC1_TAR_ic_10bitaddr_master_mask                               (0x00001000)
#define  MISC_I2C_IC1_TAR_special_mask                                           (0x00000800)
#define  MISC_I2C_IC1_TAR_gc_or_start_mask                                       (0x00000400)
#define  MISC_I2C_IC1_TAR_ic_tar_mask                                            (0x000003FF)
#define  MISC_I2C_IC1_TAR_ic_10bitaddr_master(data)                              (0x00001000&((data)<<12))
#define  MISC_I2C_IC1_TAR_special(data)                                          (0x00000800&((data)<<11))
#define  MISC_I2C_IC1_TAR_gc_or_start(data)                                      (0x00000400&((data)<<10))
#define  MISC_I2C_IC1_TAR_ic_tar(data)                                           (0x000003FF&(data))
#define  MISC_I2C_IC1_TAR_get_ic_10bitaddr_master(data)                          ((0x00001000&(data))>>12)
#define  MISC_I2C_IC1_TAR_get_special(data)                                      ((0x00000800&(data))>>11)
#define  MISC_I2C_IC1_TAR_get_gc_or_start(data)                                  ((0x00000400&(data))>>10)
#define  MISC_I2C_IC1_TAR_get_ic_tar(data)                                       (0x000003FF&(data))

#define  MISC_I2C_IC1_SAR                                                       0x1801B308
#define  MISC_I2C_IC1_SAR_reg_addr                                               "0xB801B308"
#define  MISC_I2C_IC1_SAR_reg                                                    0xB801B308
#define  MISC_I2C_IC1_SAR_inst_addr                                              "0x0007"
#define  set_MISC_I2C_IC1_SAR_reg(data)                                          (*((volatile unsigned int*)MISC_I2C_IC1_SAR_reg)=data)
#define  get_MISC_I2C_IC1_SAR_reg                                                (*((volatile unsigned int*)MISC_I2C_IC1_SAR_reg))
#define  MISC_I2C_IC1_SAR_ic_sar_shift                                           (0)
#define  MISC_I2C_IC1_SAR_ic_sar_mask                                            (0x000003FF)
#define  MISC_I2C_IC1_SAR_ic_sar(data)                                           (0x000003FF&(data))
#define  MISC_I2C_IC1_SAR_get_ic_sar(data)                                       (0x000003FF&(data))

#define  MISC_I2C_IC1_HS_MADDR                                                  0x1801B30C
#define  MISC_I2C_IC1_HS_MADDR_reg_addr                                          "0xB801B30C"
#define  MISC_I2C_IC1_HS_MADDR_reg                                               0xB801B30C
#define  MISC_I2C_IC1_HS_MADDR_inst_addr                                         "0x0008"
#define  set_MISC_I2C_IC1_HS_MADDR_reg(data)                                     (*((volatile unsigned int*)MISC_I2C_IC1_HS_MADDR_reg)=data)
#define  get_MISC_I2C_IC1_HS_MADDR_reg                                           (*((volatile unsigned int*)MISC_I2C_IC1_HS_MADDR_reg))
#define  MISC_I2C_IC1_HS_MADDR_ic_hs_mar_shift                                   (0)
#define  MISC_I2C_IC1_HS_MADDR_ic_hs_mar_mask                                    (0x00000007)
#define  MISC_I2C_IC1_HS_MADDR_ic_hs_mar(data)                                   (0x00000007&(data))
#define  MISC_I2C_IC1_HS_MADDR_get_ic_hs_mar(data)                               (0x00000007&(data))

#define  MISC_I2C_IC1_DATA_CMD                                                  0x1801B310
#define  MISC_I2C_IC1_DATA_CMD_reg_addr                                          "0xB801B310"
#define  MISC_I2C_IC1_DATA_CMD_reg                                               0xB801B310
#define  MISC_I2C_IC1_DATA_CMD_inst_addr                                         "0x0009"
#define  set_MISC_I2C_IC1_DATA_CMD_reg(data)                                     (*((volatile unsigned int*)MISC_I2C_IC1_DATA_CMD_reg)=data)
#define  get_MISC_I2C_IC1_DATA_CMD_reg                                           (*((volatile unsigned int*)MISC_I2C_IC1_DATA_CMD_reg))
#define  MISC_I2C_IC1_DATA_CMD_restart_shift                                     (10)
#define  MISC_I2C_IC1_DATA_CMD_stop_shift                                        (9)
#define  MISC_I2C_IC1_DATA_CMD_cmd_shift                                         (8)
#define  MISC_I2C_IC1_DATA_CMD_dat_shift                                         (0)
#define  MISC_I2C_IC1_DATA_CMD_restart_mask                                      (0x00000400)
#define  MISC_I2C_IC1_DATA_CMD_stop_mask                                         (0x00000200)
#define  MISC_I2C_IC1_DATA_CMD_cmd_mask                                          (0x00000100)
#define  MISC_I2C_IC1_DATA_CMD_dat_mask                                          (0x000000FF)
#define  MISC_I2C_IC1_DATA_CMD_restart(data)                                     (0x00000400&((data)<<10))
#define  MISC_I2C_IC1_DATA_CMD_stop(data)                                        (0x00000200&((data)<<9))
#define  MISC_I2C_IC1_DATA_CMD_cmd(data)                                         (0x00000100&((data)<<8))
#define  MISC_I2C_IC1_DATA_CMD_dat(data)                                         (0x000000FF&(data))
#define  MISC_I2C_IC1_DATA_CMD_get_restart(data)                                 ((0x00000400&(data))>>10)
#define  MISC_I2C_IC1_DATA_CMD_get_stop(data)                                    ((0x00000200&(data))>>9)
#define  MISC_I2C_IC1_DATA_CMD_get_cmd(data)                                     ((0x00000100&(data))>>8)
#define  MISC_I2C_IC1_DATA_CMD_get_dat(data)                                     (0x000000FF&(data))

#define  MISC_I2C_IC1_SS_SCL_HCNT                                               0x1801B314
#define  MISC_I2C_IC1_SS_SCL_HCNT_reg_addr                                       "0xB801B314"
#define  MISC_I2C_IC1_SS_SCL_HCNT_reg                                            0xB801B314
#define  MISC_I2C_IC1_SS_SCL_HCNT_inst_addr                                      "0x000A"
#define  set_MISC_I2C_IC1_SS_SCL_HCNT_reg(data)                                  (*((volatile unsigned int*)MISC_I2C_IC1_SS_SCL_HCNT_reg)=data)
#define  get_MISC_I2C_IC1_SS_SCL_HCNT_reg                                        (*((volatile unsigned int*)MISC_I2C_IC1_SS_SCL_HCNT_reg))
#define  MISC_I2C_IC1_SS_SCL_HCNT_ic_ss_scl_hcnt_shift                           (0)
#define  MISC_I2C_IC1_SS_SCL_HCNT_ic_ss_scl_hcnt_mask                            (0x0000FFFF)
#define  MISC_I2C_IC1_SS_SCL_HCNT_ic_ss_scl_hcnt(data)                           (0x0000FFFF&(data))
#define  MISC_I2C_IC1_SS_SCL_HCNT_get_ic_ss_scl_hcnt(data)                       (0x0000FFFF&(data))

#define  MISC_I2C_IC1_SS_SCL_LCNT                                               0x1801B318
#define  MISC_I2C_IC1_SS_SCL_LCNT_reg_addr                                       "0xB801B318"
#define  MISC_I2C_IC1_SS_SCL_LCNT_reg                                            0xB801B318
#define  MISC_I2C_IC1_SS_SCL_LCNT_inst_addr                                      "0x000B"
#define  set_MISC_I2C_IC1_SS_SCL_LCNT_reg(data)                                  (*((volatile unsigned int*)MISC_I2C_IC1_SS_SCL_LCNT_reg)=data)
#define  get_MISC_I2C_IC1_SS_SCL_LCNT_reg                                        (*((volatile unsigned int*)MISC_I2C_IC1_SS_SCL_LCNT_reg))
#define  MISC_I2C_IC1_SS_SCL_LCNT_ic_ss_scl_lcnt_shift                           (0)
#define  MISC_I2C_IC1_SS_SCL_LCNT_ic_ss_scl_lcnt_mask                            (0x0000FFFF)
#define  MISC_I2C_IC1_SS_SCL_LCNT_ic_ss_scl_lcnt(data)                           (0x0000FFFF&(data))
#define  MISC_I2C_IC1_SS_SCL_LCNT_get_ic_ss_scl_lcnt(data)                       (0x0000FFFF&(data))

#define  MISC_I2C_IC1_FS_SCL_HCNT                                               0x1801B31C
#define  MISC_I2C_IC1_FS_SCL_HCNT_reg_addr                                       "0xB801B31C"
#define  MISC_I2C_IC1_FS_SCL_HCNT_reg                                            0xB801B31C
#define  MISC_I2C_IC1_FS_SCL_HCNT_inst_addr                                      "0x000C"
#define  set_MISC_I2C_IC1_FS_SCL_HCNT_reg(data)                                  (*((volatile unsigned int*)MISC_I2C_IC1_FS_SCL_HCNT_reg)=data)
#define  get_MISC_I2C_IC1_FS_SCL_HCNT_reg                                        (*((volatile unsigned int*)MISC_I2C_IC1_FS_SCL_HCNT_reg))
#define  MISC_I2C_IC1_FS_SCL_HCNT_ic_fs_scl_hcnt_shift                           (0)
#define  MISC_I2C_IC1_FS_SCL_HCNT_ic_fs_scl_hcnt_mask                            (0x0000FFFF)
#define  MISC_I2C_IC1_FS_SCL_HCNT_ic_fs_scl_hcnt(data)                           (0x0000FFFF&(data))
#define  MISC_I2C_IC1_FS_SCL_HCNT_get_ic_fs_scl_hcnt(data)                       (0x0000FFFF&(data))

#define  MISC_I2C_IC1_FS_SCL_LCNT                                               0x1801B320
#define  MISC_I2C_IC1_FS_SCL_LCNT_reg_addr                                       "0xB801B320"
#define  MISC_I2C_IC1_FS_SCL_LCNT_reg                                            0xB801B320
#define  MISC_I2C_IC1_FS_SCL_LCNT_inst_addr                                      "0x000D"
#define  set_MISC_I2C_IC1_FS_SCL_LCNT_reg(data)                                  (*((volatile unsigned int*)MISC_I2C_IC1_FS_SCL_LCNT_reg)=data)
#define  get_MISC_I2C_IC1_FS_SCL_LCNT_reg                                        (*((volatile unsigned int*)MISC_I2C_IC1_FS_SCL_LCNT_reg))
#define  MISC_I2C_IC1_FS_SCL_LCNT_ic_fs_scl_lcnt_shift                           (0)
#define  MISC_I2C_IC1_FS_SCL_LCNT_ic_fs_scl_lcnt_mask                            (0x0000FFFF)
#define  MISC_I2C_IC1_FS_SCL_LCNT_ic_fs_scl_lcnt(data)                           (0x0000FFFF&(data))
#define  MISC_I2C_IC1_FS_SCL_LCNT_get_ic_fs_scl_lcnt(data)                       (0x0000FFFF&(data))

#define  MISC_I2C_IC1_INTR_STAT                                                 0x1801B32C
#define  MISC_I2C_IC1_INTR_STAT_reg_addr                                         "0xB801B32C"
#define  MISC_I2C_IC1_INTR_STAT_reg                                              0xB801B32C
#define  MISC_I2C_IC1_INTR_STAT_inst_addr                                        "0x000E"
#define  set_MISC_I2C_IC1_INTR_STAT_reg(data)                                    (*((volatile unsigned int*)MISC_I2C_IC1_INTR_STAT_reg)=data)
#define  get_MISC_I2C_IC1_INTR_STAT_reg                                          (*((volatile unsigned int*)MISC_I2C_IC1_INTR_STAT_reg))
#define  MISC_I2C_IC1_INTR_STAT_r_gen_call_shift                                 (11)
#define  MISC_I2C_IC1_INTR_STAT_r_start_det_shift                                (10)
#define  MISC_I2C_IC1_INTR_STAT_r_stop_det_shift                                 (9)
#define  MISC_I2C_IC1_INTR_STAT_r_activity_shift                                 (8)
#define  MISC_I2C_IC1_INTR_STAT_r_rx_done_shift                                  (7)
#define  MISC_I2C_IC1_INTR_STAT_r_tx_abrt_shift                                  (6)
#define  MISC_I2C_IC1_INTR_STAT_r_rd_req_shift                                   (5)
#define  MISC_I2C_IC1_INTR_STAT_r_tx_empty_shift                                 (4)
#define  MISC_I2C_IC1_INTR_STAT_r_tx_over_shift                                  (3)
#define  MISC_I2C_IC1_INTR_STAT_r_rx_full_shift                                  (2)
#define  MISC_I2C_IC1_INTR_STAT_r_rx_over_shift                                  (1)
#define  MISC_I2C_IC1_INTR_STAT_r_rx_under_shift                                 (0)
#define  MISC_I2C_IC1_INTR_STAT_r_gen_call_mask                                  (0x00000800)
#define  MISC_I2C_IC1_INTR_STAT_r_start_det_mask                                 (0x00000400)
#define  MISC_I2C_IC1_INTR_STAT_r_stop_det_mask                                  (0x00000200)
#define  MISC_I2C_IC1_INTR_STAT_r_activity_mask                                  (0x00000100)
#define  MISC_I2C_IC1_INTR_STAT_r_rx_done_mask                                   (0x00000080)
#define  MISC_I2C_IC1_INTR_STAT_r_tx_abrt_mask                                   (0x00000040)
#define  MISC_I2C_IC1_INTR_STAT_r_rd_req_mask                                    (0x00000020)
#define  MISC_I2C_IC1_INTR_STAT_r_tx_empty_mask                                  (0x00000010)
#define  MISC_I2C_IC1_INTR_STAT_r_tx_over_mask                                   (0x00000008)
#define  MISC_I2C_IC1_INTR_STAT_r_rx_full_mask                                   (0x00000004)
#define  MISC_I2C_IC1_INTR_STAT_r_rx_over_mask                                   (0x00000002)
#define  MISC_I2C_IC1_INTR_STAT_r_rx_under_mask                                  (0x00000001)
#define  MISC_I2C_IC1_INTR_STAT_r_gen_call(data)                                 (0x00000800&((data)<<11))
#define  MISC_I2C_IC1_INTR_STAT_r_start_det(data)                                (0x00000400&((data)<<10))
#define  MISC_I2C_IC1_INTR_STAT_r_stop_det(data)                                 (0x00000200&((data)<<9))
#define  MISC_I2C_IC1_INTR_STAT_r_activity(data)                                 (0x00000100&((data)<<8))
#define  MISC_I2C_IC1_INTR_STAT_r_rx_done(data)                                  (0x00000080&((data)<<7))
#define  MISC_I2C_IC1_INTR_STAT_r_tx_abrt(data)                                  (0x00000040&((data)<<6))
#define  MISC_I2C_IC1_INTR_STAT_r_rd_req(data)                                   (0x00000020&((data)<<5))
#define  MISC_I2C_IC1_INTR_STAT_r_tx_empty(data)                                 (0x00000010&((data)<<4))
#define  MISC_I2C_IC1_INTR_STAT_r_tx_over(data)                                  (0x00000008&((data)<<3))
#define  MISC_I2C_IC1_INTR_STAT_r_rx_full(data)                                  (0x00000004&((data)<<2))
#define  MISC_I2C_IC1_INTR_STAT_r_rx_over(data)                                  (0x00000002&((data)<<1))
#define  MISC_I2C_IC1_INTR_STAT_r_rx_under(data)                                 (0x00000001&(data))
#define  MISC_I2C_IC1_INTR_STAT_get_r_gen_call(data)                             ((0x00000800&(data))>>11)
#define  MISC_I2C_IC1_INTR_STAT_get_r_start_det(data)                            ((0x00000400&(data))>>10)
#define  MISC_I2C_IC1_INTR_STAT_get_r_stop_det(data)                             ((0x00000200&(data))>>9)
#define  MISC_I2C_IC1_INTR_STAT_get_r_activity(data)                             ((0x00000100&(data))>>8)
#define  MISC_I2C_IC1_INTR_STAT_get_r_rx_done(data)                              ((0x00000080&(data))>>7)
#define  MISC_I2C_IC1_INTR_STAT_get_r_tx_abrt(data)                              ((0x00000040&(data))>>6)
#define  MISC_I2C_IC1_INTR_STAT_get_r_rd_req(data)                               ((0x00000020&(data))>>5)
#define  MISC_I2C_IC1_INTR_STAT_get_r_tx_empty(data)                             ((0x00000010&(data))>>4)
#define  MISC_I2C_IC1_INTR_STAT_get_r_tx_over(data)                              ((0x00000008&(data))>>3)
#define  MISC_I2C_IC1_INTR_STAT_get_r_rx_full(data)                              ((0x00000004&(data))>>2)
#define  MISC_I2C_IC1_INTR_STAT_get_r_rx_over(data)                              ((0x00000002&(data))>>1)
#define  MISC_I2C_IC1_INTR_STAT_get_r_rx_under(data)                             (0x00000001&(data))

#define  MISC_I2C_IC1_INTR_MASK                                                 0x1801B330
#define  MISC_I2C_IC1_INTR_MASK_reg_addr                                         "0xB801B330"
#define  MISC_I2C_IC1_INTR_MASK_reg                                              0xB801B330
#define  MISC_I2C_IC1_INTR_MASK_inst_addr                                        "0x000F"
#define  set_MISC_I2C_IC1_INTR_MASK_reg(data)                                    (*((volatile unsigned int*)MISC_I2C_IC1_INTR_MASK_reg)=data)
#define  get_MISC_I2C_IC1_INTR_MASK_reg                                          (*((volatile unsigned int*)MISC_I2C_IC1_INTR_MASK_reg))
#define  MISC_I2C_IC1_INTR_MASK_m_gen_call_shift                                 (11)
#define  MISC_I2C_IC1_INTR_MASK_m_start_det_shift                                (10)
#define  MISC_I2C_IC1_INTR_MASK_m_stop_det_shift                                 (9)
#define  MISC_I2C_IC1_INTR_MASK_m_activity_shift                                 (8)
#define  MISC_I2C_IC1_INTR_MASK_m_rx_done_shift                                  (7)
#define  MISC_I2C_IC1_INTR_MASK_m_tx_abrt_shift                                  (6)
#define  MISC_I2C_IC1_INTR_MASK_m_rd_req_shift                                   (5)
#define  MISC_I2C_IC1_INTR_MASK_m_tx_empty_shift                                 (4)
#define  MISC_I2C_IC1_INTR_MASK_m_tx_over_shift                                  (3)
#define  MISC_I2C_IC1_INTR_MASK_m_rx_full_shift                                  (2)
#define  MISC_I2C_IC1_INTR_MASK_m_rx_over_shift                                  (1)
#define  MISC_I2C_IC1_INTR_MASK_m_rx_under_shift                                 (0)
#define  MISC_I2C_IC1_INTR_MASK_m_gen_call_mask                                  (0x00000800)
#define  MISC_I2C_IC1_INTR_MASK_m_start_det_mask                                 (0x00000400)
#define  MISC_I2C_IC1_INTR_MASK_m_stop_det_mask                                  (0x00000200)
#define  MISC_I2C_IC1_INTR_MASK_m_activity_mask                                  (0x00000100)
#define  MISC_I2C_IC1_INTR_MASK_m_rx_done_mask                                   (0x00000080)
#define  MISC_I2C_IC1_INTR_MASK_m_tx_abrt_mask                                   (0x00000040)
#define  MISC_I2C_IC1_INTR_MASK_m_rd_req_mask                                    (0x00000020)
#define  MISC_I2C_IC1_INTR_MASK_m_tx_empty_mask                                  (0x00000010)
#define  MISC_I2C_IC1_INTR_MASK_m_tx_over_mask                                   (0x00000008)
#define  MISC_I2C_IC1_INTR_MASK_m_rx_full_mask                                   (0x00000004)
#define  MISC_I2C_IC1_INTR_MASK_m_rx_over_mask                                   (0x00000002)
#define  MISC_I2C_IC1_INTR_MASK_m_rx_under_mask                                  (0x00000001)
#define  MISC_I2C_IC1_INTR_MASK_m_gen_call(data)                                 (0x00000800&((data)<<11))
#define  MISC_I2C_IC1_INTR_MASK_m_start_det(data)                                (0x00000400&((data)<<10))
#define  MISC_I2C_IC1_INTR_MASK_m_stop_det(data)                                 (0x00000200&((data)<<9))
#define  MISC_I2C_IC1_INTR_MASK_m_activity(data)                                 (0x00000100&((data)<<8))
#define  MISC_I2C_IC1_INTR_MASK_m_rx_done(data)                                  (0x00000080&((data)<<7))
#define  MISC_I2C_IC1_INTR_MASK_m_tx_abrt(data)                                  (0x00000040&((data)<<6))
#define  MISC_I2C_IC1_INTR_MASK_m_rd_req(data)                                   (0x00000020&((data)<<5))
#define  MISC_I2C_IC1_INTR_MASK_m_tx_empty(data)                                 (0x00000010&((data)<<4))
#define  MISC_I2C_IC1_INTR_MASK_m_tx_over(data)                                  (0x00000008&((data)<<3))
#define  MISC_I2C_IC1_INTR_MASK_m_rx_full(data)                                  (0x00000004&((data)<<2))
#define  MISC_I2C_IC1_INTR_MASK_m_rx_over(data)                                  (0x00000002&((data)<<1))
#define  MISC_I2C_IC1_INTR_MASK_m_rx_under(data)                                 (0x00000001&(data))
#define  MISC_I2C_IC1_INTR_MASK_get_m_gen_call(data)                             ((0x00000800&(data))>>11)
#define  MISC_I2C_IC1_INTR_MASK_get_m_start_det(data)                            ((0x00000400&(data))>>10)
#define  MISC_I2C_IC1_INTR_MASK_get_m_stop_det(data)                             ((0x00000200&(data))>>9)
#define  MISC_I2C_IC1_INTR_MASK_get_m_activity(data)                             ((0x00000100&(data))>>8)
#define  MISC_I2C_IC1_INTR_MASK_get_m_rx_done(data)                              ((0x00000080&(data))>>7)
#define  MISC_I2C_IC1_INTR_MASK_get_m_tx_abrt(data)                              ((0x00000040&(data))>>6)
#define  MISC_I2C_IC1_INTR_MASK_get_m_rd_req(data)                               ((0x00000020&(data))>>5)
#define  MISC_I2C_IC1_INTR_MASK_get_m_tx_empty(data)                             ((0x00000010&(data))>>4)
#define  MISC_I2C_IC1_INTR_MASK_get_m_tx_over(data)                              ((0x00000008&(data))>>3)
#define  MISC_I2C_IC1_INTR_MASK_get_m_rx_full(data)                              ((0x00000004&(data))>>2)
#define  MISC_I2C_IC1_INTR_MASK_get_m_rx_over(data)                              ((0x00000002&(data))>>1)
#define  MISC_I2C_IC1_INTR_MASK_get_m_rx_under(data)                             (0x00000001&(data))

#define  MISC_I2C_IC1_RAW_INTR_STAT                                             0x1801B334
#define  MISC_I2C_IC1_RAW_INTR_STAT_reg_addr                                     "0xB801B334"
#define  MISC_I2C_IC1_RAW_INTR_STAT_reg                                          0xB801B334
#define  MISC_I2C_IC1_RAW_INTR_STAT_inst_addr                                    "0x0010"
#define  set_MISC_I2C_IC1_RAW_INTR_STAT_reg(data)                                (*((volatile unsigned int*)MISC_I2C_IC1_RAW_INTR_STAT_reg)=data)
#define  get_MISC_I2C_IC1_RAW_INTR_STAT_reg                                      (*((volatile unsigned int*)MISC_I2C_IC1_RAW_INTR_STAT_reg))
#define  MISC_I2C_IC1_RAW_INTR_STAT_gen_call_shift                               (11)
#define  MISC_I2C_IC1_RAW_INTR_STAT_start_det_shift                              (10)
#define  MISC_I2C_IC1_RAW_INTR_STAT_stop_det_shift                               (9)
#define  MISC_I2C_IC1_RAW_INTR_STAT_activity_shift                               (8)
#define  MISC_I2C_IC1_RAW_INTR_STAT_rx_done_shift                                (7)
#define  MISC_I2C_IC1_RAW_INTR_STAT_tx_abrt_shift                                (6)
#define  MISC_I2C_IC1_RAW_INTR_STAT_rd_req_shift                                 (5)
#define  MISC_I2C_IC1_RAW_INTR_STAT_tx_empty_shift                               (4)
#define  MISC_I2C_IC1_RAW_INTR_STAT_tx_over_shift                                (3)
#define  MISC_I2C_IC1_RAW_INTR_STAT_rx_full_shift                                (2)
#define  MISC_I2C_IC1_RAW_INTR_STAT_rx_over_shift                                (1)
#define  MISC_I2C_IC1_RAW_INTR_STAT_rx_under_shift                               (0)
#define  MISC_I2C_IC1_RAW_INTR_STAT_gen_call_mask                                (0x00000800)
#define  MISC_I2C_IC1_RAW_INTR_STAT_start_det_mask                               (0x00000400)
#define  MISC_I2C_IC1_RAW_INTR_STAT_stop_det_mask                                (0x00000200)
#define  MISC_I2C_IC1_RAW_INTR_STAT_activity_mask                                (0x00000100)
#define  MISC_I2C_IC1_RAW_INTR_STAT_rx_done_mask                                 (0x00000080)
#define  MISC_I2C_IC1_RAW_INTR_STAT_tx_abrt_mask                                 (0x00000040)
#define  MISC_I2C_IC1_RAW_INTR_STAT_rd_req_mask                                  (0x00000020)
#define  MISC_I2C_IC1_RAW_INTR_STAT_tx_empty_mask                                (0x00000010)
#define  MISC_I2C_IC1_RAW_INTR_STAT_tx_over_mask                                 (0x00000008)
#define  MISC_I2C_IC1_RAW_INTR_STAT_rx_full_mask                                 (0x00000004)
#define  MISC_I2C_IC1_RAW_INTR_STAT_rx_over_mask                                 (0x00000002)
#define  MISC_I2C_IC1_RAW_INTR_STAT_rx_under_mask                                (0x00000001)
#define  MISC_I2C_IC1_RAW_INTR_STAT_gen_call(data)                               (0x00000800&((data)<<11))
#define  MISC_I2C_IC1_RAW_INTR_STAT_start_det(data)                              (0x00000400&((data)<<10))
#define  MISC_I2C_IC1_RAW_INTR_STAT_stop_det(data)                               (0x00000200&((data)<<9))
#define  MISC_I2C_IC1_RAW_INTR_STAT_activity(data)                               (0x00000100&((data)<<8))
#define  MISC_I2C_IC1_RAW_INTR_STAT_rx_done(data)                                (0x00000080&((data)<<7))
#define  MISC_I2C_IC1_RAW_INTR_STAT_tx_abrt(data)                                (0x00000040&((data)<<6))
#define  MISC_I2C_IC1_RAW_INTR_STAT_rd_req(data)                                 (0x00000020&((data)<<5))
#define  MISC_I2C_IC1_RAW_INTR_STAT_tx_empty(data)                               (0x00000010&((data)<<4))
#define  MISC_I2C_IC1_RAW_INTR_STAT_tx_over(data)                                (0x00000008&((data)<<3))
#define  MISC_I2C_IC1_RAW_INTR_STAT_rx_full(data)                                (0x00000004&((data)<<2))
#define  MISC_I2C_IC1_RAW_INTR_STAT_rx_over(data)                                (0x00000002&((data)<<1))
#define  MISC_I2C_IC1_RAW_INTR_STAT_rx_under(data)                               (0x00000001&(data))
#define  MISC_I2C_IC1_RAW_INTR_STAT_get_gen_call(data)                           ((0x00000800&(data))>>11)
#define  MISC_I2C_IC1_RAW_INTR_STAT_get_start_det(data)                          ((0x00000400&(data))>>10)
#define  MISC_I2C_IC1_RAW_INTR_STAT_get_stop_det(data)                           ((0x00000200&(data))>>9)
#define  MISC_I2C_IC1_RAW_INTR_STAT_get_activity(data)                           ((0x00000100&(data))>>8)
#define  MISC_I2C_IC1_RAW_INTR_STAT_get_rx_done(data)                            ((0x00000080&(data))>>7)
#define  MISC_I2C_IC1_RAW_INTR_STAT_get_tx_abrt(data)                            ((0x00000040&(data))>>6)
#define  MISC_I2C_IC1_RAW_INTR_STAT_get_rd_req(data)                             ((0x00000020&(data))>>5)
#define  MISC_I2C_IC1_RAW_INTR_STAT_get_tx_empty(data)                           ((0x00000010&(data))>>4)
#define  MISC_I2C_IC1_RAW_INTR_STAT_get_tx_over(data)                            ((0x00000008&(data))>>3)
#define  MISC_I2C_IC1_RAW_INTR_STAT_get_rx_full(data)                            ((0x00000004&(data))>>2)
#define  MISC_I2C_IC1_RAW_INTR_STAT_get_rx_over(data)                            ((0x00000002&(data))>>1)
#define  MISC_I2C_IC1_RAW_INTR_STAT_get_rx_under(data)                           (0x00000001&(data))

#define  MISC_I2C_IC1_RX_TL                                                     0x1801B338
#define  MISC_I2C_IC1_RX_TL_reg_addr                                             "0xB801B338"
#define  MISC_I2C_IC1_RX_TL_reg                                                  0xB801B338
#define  MISC_I2C_IC1_RX_TL_inst_addr                                            "0x0011"
#define  set_MISC_I2C_IC1_RX_TL_reg(data)                                        (*((volatile unsigned int*)MISC_I2C_IC1_RX_TL_reg)=data)
#define  get_MISC_I2C_IC1_RX_TL_reg                                              (*((volatile unsigned int*)MISC_I2C_IC1_RX_TL_reg))
#define  MISC_I2C_IC1_RX_TL_rx_tl_shift                                          (0)
#define  MISC_I2C_IC1_RX_TL_rx_tl_mask                                           (0x000000FF)
#define  MISC_I2C_IC1_RX_TL_rx_tl(data)                                          (0x000000FF&(data))
#define  MISC_I2C_IC1_RX_TL_get_rx_tl(data)                                      (0x000000FF&(data))

#define  MISC_I2C_IC1_TX_TL                                                     0x1801B33C
#define  MISC_I2C_IC1_TX_TL_reg_addr                                             "0xB801B33C"
#define  MISC_I2C_IC1_TX_TL_reg                                                  0xB801B33C
#define  MISC_I2C_IC1_TX_TL_inst_addr                                            "0x0012"
#define  set_MISC_I2C_IC1_TX_TL_reg(data)                                        (*((volatile unsigned int*)MISC_I2C_IC1_TX_TL_reg)=data)
#define  get_MISC_I2C_IC1_TX_TL_reg                                              (*((volatile unsigned int*)MISC_I2C_IC1_TX_TL_reg))
#define  MISC_I2C_IC1_TX_TL_tx_tl_shift                                          (0)
#define  MISC_I2C_IC1_TX_TL_tx_tl_mask                                           (0x000000FF)
#define  MISC_I2C_IC1_TX_TL_tx_tl(data)                                          (0x000000FF&(data))
#define  MISC_I2C_IC1_TX_TL_get_tx_tl(data)                                      (0x000000FF&(data))

#define  MISC_I2C_IC1_CLR_INTR                                                  0x1801B340
#define  MISC_I2C_IC1_CLR_INTR_reg_addr                                          "0xB801B340"
#define  MISC_I2C_IC1_CLR_INTR_reg                                               0xB801B340
#define  MISC_I2C_IC1_CLR_INTR_inst_addr                                         "0x0013"
#define  set_MISC_I2C_IC1_CLR_INTR_reg(data)                                     (*((volatile unsigned int*)MISC_I2C_IC1_CLR_INTR_reg)=data)
#define  get_MISC_I2C_IC1_CLR_INTR_reg                                           (*((volatile unsigned int*)MISC_I2C_IC1_CLR_INTR_reg))
#define  MISC_I2C_IC1_CLR_INTR_clr_intr_shift                                    (0)
#define  MISC_I2C_IC1_CLR_INTR_clr_intr_mask                                     (0x00000001)
#define  MISC_I2C_IC1_CLR_INTR_clr_intr(data)                                    (0x00000001&(data))
#define  MISC_I2C_IC1_CLR_INTR_get_clr_intr(data)                                (0x00000001&(data))

#define  MISC_I2C_IC1_CLR_RX_UNDER                                              0x1801B344
#define  MISC_I2C_IC1_CLR_RX_UNDER_reg_addr                                      "0xB801B344"
#define  MISC_I2C_IC1_CLR_RX_UNDER_reg                                           0xB801B344
#define  MISC_I2C_IC1_CLR_RX_UNDER_inst_addr                                     "0x0014"
#define  set_MISC_I2C_IC1_CLR_RX_UNDER_reg(data)                                 (*((volatile unsigned int*)MISC_I2C_IC1_CLR_RX_UNDER_reg)=data)
#define  get_MISC_I2C_IC1_CLR_RX_UNDER_reg                                       (*((volatile unsigned int*)MISC_I2C_IC1_CLR_RX_UNDER_reg))
#define  MISC_I2C_IC1_CLR_RX_UNDER_clr_rx_under_shift                            (0)
#define  MISC_I2C_IC1_CLR_RX_UNDER_clr_rx_under_mask                             (0x00000001)
#define  MISC_I2C_IC1_CLR_RX_UNDER_clr_rx_under(data)                            (0x00000001&(data))
#define  MISC_I2C_IC1_CLR_RX_UNDER_get_clr_rx_under(data)                        (0x00000001&(data))

#define  MISC_I2C_IC1_CLR_RX_OVER                                               0x1801B348
#define  MISC_I2C_IC1_CLR_RX_OVER_reg_addr                                       "0xB801B348"
#define  MISC_I2C_IC1_CLR_RX_OVER_reg                                            0xB801B348
#define  MISC_I2C_IC1_CLR_RX_OVER_inst_addr                                      "0x0015"
#define  set_MISC_I2C_IC1_CLR_RX_OVER_reg(data)                                  (*((volatile unsigned int*)MISC_I2C_IC1_CLR_RX_OVER_reg)=data)
#define  get_MISC_I2C_IC1_CLR_RX_OVER_reg                                        (*((volatile unsigned int*)MISC_I2C_IC1_CLR_RX_OVER_reg))
#define  MISC_I2C_IC1_CLR_RX_OVER_clr_rx_over_shift                              (0)
#define  MISC_I2C_IC1_CLR_RX_OVER_clr_rx_over_mask                               (0x00000001)
#define  MISC_I2C_IC1_CLR_RX_OVER_clr_rx_over(data)                              (0x00000001&(data))
#define  MISC_I2C_IC1_CLR_RX_OVER_get_clr_rx_over(data)                          (0x00000001&(data))

#define  MISC_I2C_IC1_CLR_TX_OVER                                               0x1801B34C
#define  MISC_I2C_IC1_CLR_TX_OVER_reg_addr                                       "0xB801B34C"
#define  MISC_I2C_IC1_CLR_TX_OVER_reg                                            0xB801B34C
#define  MISC_I2C_IC1_CLR_TX_OVER_inst_addr                                      "0x0016"
#define  set_MISC_I2C_IC1_CLR_TX_OVER_reg(data)                                  (*((volatile unsigned int*)MISC_I2C_IC1_CLR_TX_OVER_reg)=data)
#define  get_MISC_I2C_IC1_CLR_TX_OVER_reg                                        (*((volatile unsigned int*)MISC_I2C_IC1_CLR_TX_OVER_reg))
#define  MISC_I2C_IC1_CLR_TX_OVER_clr_tx_over_shift                              (0)
#define  MISC_I2C_IC1_CLR_TX_OVER_clr_tx_over_mask                               (0x00000001)
#define  MISC_I2C_IC1_CLR_TX_OVER_clr_tx_over(data)                              (0x00000001&(data))
#define  MISC_I2C_IC1_CLR_TX_OVER_get_clr_tx_over(data)                          (0x00000001&(data))

#define  MISC_I2C_IC1_CLR_RD_REQ                                                0x1801B350
#define  MISC_I2C_IC1_CLR_RD_REQ_reg_addr                                        "0xB801B350"
#define  MISC_I2C_IC1_CLR_RD_REQ_reg                                             0xB801B350
#define  MISC_I2C_IC1_CLR_RD_REQ_inst_addr                                       "0x0017"
#define  set_MISC_I2C_IC1_CLR_RD_REQ_reg(data)                                   (*((volatile unsigned int*)MISC_I2C_IC1_CLR_RD_REQ_reg)=data)
#define  get_MISC_I2C_IC1_CLR_RD_REQ_reg                                         (*((volatile unsigned int*)MISC_I2C_IC1_CLR_RD_REQ_reg))
#define  MISC_I2C_IC1_CLR_RD_REQ_clr_rd_req_shift                                (0)
#define  MISC_I2C_IC1_CLR_RD_REQ_clr_rd_req_mask                                 (0x00000001)
#define  MISC_I2C_IC1_CLR_RD_REQ_clr_rd_req(data)                                (0x00000001&(data))
#define  MISC_I2C_IC1_CLR_RD_REQ_get_clr_rd_req(data)                            (0x00000001&(data))

#define  MISC_I2C_IC1_CLR_TX_ABRT                                               0x1801B354
#define  MISC_I2C_IC1_CLR_TX_ABRT_reg_addr                                       "0xB801B354"
#define  MISC_I2C_IC1_CLR_TX_ABRT_reg                                            0xB801B354
#define  MISC_I2C_IC1_CLR_TX_ABRT_inst_addr                                      "0x0018"
#define  set_MISC_I2C_IC1_CLR_TX_ABRT_reg(data)                                  (*((volatile unsigned int*)MISC_I2C_IC1_CLR_TX_ABRT_reg)=data)
#define  get_MISC_I2C_IC1_CLR_TX_ABRT_reg                                        (*((volatile unsigned int*)MISC_I2C_IC1_CLR_TX_ABRT_reg))
#define  MISC_I2C_IC1_CLR_TX_ABRT_clr_tx_abrt_shift                              (0)
#define  MISC_I2C_IC1_CLR_TX_ABRT_clr_tx_abrt_mask                               (0x00000001)
#define  MISC_I2C_IC1_CLR_TX_ABRT_clr_tx_abrt(data)                              (0x00000001&(data))
#define  MISC_I2C_IC1_CLR_TX_ABRT_get_clr_tx_abrt(data)                          (0x00000001&(data))

#define  MISC_I2C_IC1_CLR_RX_DONE                                               0x1801B358
#define  MISC_I2C_IC1_CLR_RX_DONE_reg_addr                                       "0xB801B358"
#define  MISC_I2C_IC1_CLR_RX_DONE_reg                                            0xB801B358
#define  MISC_I2C_IC1_CLR_RX_DONE_inst_addr                                      "0x0019"
#define  set_MISC_I2C_IC1_CLR_RX_DONE_reg(data)                                  (*((volatile unsigned int*)MISC_I2C_IC1_CLR_RX_DONE_reg)=data)
#define  get_MISC_I2C_IC1_CLR_RX_DONE_reg                                        (*((volatile unsigned int*)MISC_I2C_IC1_CLR_RX_DONE_reg))
#define  MISC_I2C_IC1_CLR_RX_DONE_clr_rx_done_shift                              (0)
#define  MISC_I2C_IC1_CLR_RX_DONE_clr_rx_done_mask                               (0x00000001)
#define  MISC_I2C_IC1_CLR_RX_DONE_clr_rx_done(data)                              (0x00000001&(data))
#define  MISC_I2C_IC1_CLR_RX_DONE_get_clr_rx_done(data)                          (0x00000001&(data))

#define  MISC_I2C_IC1_CLR_ACTIVITY                                              0x1801B35C
#define  MISC_I2C_IC1_CLR_ACTIVITY_reg_addr                                      "0xB801B35C"
#define  MISC_I2C_IC1_CLR_ACTIVITY_reg                                           0xB801B35C
#define  MISC_I2C_IC1_CLR_ACTIVITY_inst_addr                                     "0x001A"
#define  set_MISC_I2C_IC1_CLR_ACTIVITY_reg(data)                                 (*((volatile unsigned int*)MISC_I2C_IC1_CLR_ACTIVITY_reg)=data)
#define  get_MISC_I2C_IC1_CLR_ACTIVITY_reg                                       (*((volatile unsigned int*)MISC_I2C_IC1_CLR_ACTIVITY_reg))
#define  MISC_I2C_IC1_CLR_ACTIVITY_clr_activity_shift                            (0)
#define  MISC_I2C_IC1_CLR_ACTIVITY_clr_activity_mask                             (0x00000001)
#define  MISC_I2C_IC1_CLR_ACTIVITY_clr_activity(data)                            (0x00000001&(data))
#define  MISC_I2C_IC1_CLR_ACTIVITY_get_clr_activity(data)                        (0x00000001&(data))

#define  MISC_I2C_IC1_CLR_STOP_DET                                              0x1801B360
#define  MISC_I2C_IC1_CLR_STOP_DET_reg_addr                                      "0xB801B360"
#define  MISC_I2C_IC1_CLR_STOP_DET_reg                                           0xB801B360
#define  MISC_I2C_IC1_CLR_STOP_DET_inst_addr                                     "0x001B"
#define  set_MISC_I2C_IC1_CLR_STOP_DET_reg(data)                                 (*((volatile unsigned int*)MISC_I2C_IC1_CLR_STOP_DET_reg)=data)
#define  get_MISC_I2C_IC1_CLR_STOP_DET_reg                                       (*((volatile unsigned int*)MISC_I2C_IC1_CLR_STOP_DET_reg))
#define  MISC_I2C_IC1_CLR_STOP_DET_clr_stop_det_shift                            (0)
#define  MISC_I2C_IC1_CLR_STOP_DET_clr_stop_det_mask                             (0x00000001)
#define  MISC_I2C_IC1_CLR_STOP_DET_clr_stop_det(data)                            (0x00000001&(data))
#define  MISC_I2C_IC1_CLR_STOP_DET_get_clr_stop_det(data)                        (0x00000001&(data))

#define  MISC_I2C_IC1_CLR_START_DET                                             0x1801B364
#define  MISC_I2C_IC1_CLR_START_DET_reg_addr                                     "0xB801B364"
#define  MISC_I2C_IC1_CLR_START_DET_reg                                          0xB801B364
#define  MISC_I2C_IC1_CLR_START_DET_inst_addr                                    "0x001C"
#define  set_MISC_I2C_IC1_CLR_START_DET_reg(data)                                (*((volatile unsigned int*)MISC_I2C_IC1_CLR_START_DET_reg)=data)
#define  get_MISC_I2C_IC1_CLR_START_DET_reg                                      (*((volatile unsigned int*)MISC_I2C_IC1_CLR_START_DET_reg))
#define  MISC_I2C_IC1_CLR_START_DET_clr_start_det_shift                          (0)
#define  MISC_I2C_IC1_CLR_START_DET_clr_start_det_mask                           (0x00000001)
#define  MISC_I2C_IC1_CLR_START_DET_clr_start_det(data)                          (0x00000001&(data))
#define  MISC_I2C_IC1_CLR_START_DET_get_clr_start_det(data)                      (0x00000001&(data))

#define  MISC_I2C_IC1_CLR_GEN_CALL                                              0x1801B368
#define  MISC_I2C_IC1_CLR_GEN_CALL_reg_addr                                      "0xB801B368"
#define  MISC_I2C_IC1_CLR_GEN_CALL_reg                                           0xB801B368
#define  MISC_I2C_IC1_CLR_GEN_CALL_inst_addr                                     "0x001D"
#define  set_MISC_I2C_IC1_CLR_GEN_CALL_reg(data)                                 (*((volatile unsigned int*)MISC_I2C_IC1_CLR_GEN_CALL_reg)=data)
#define  get_MISC_I2C_IC1_CLR_GEN_CALL_reg                                       (*((volatile unsigned int*)MISC_I2C_IC1_CLR_GEN_CALL_reg))
#define  MISC_I2C_IC1_CLR_GEN_CALL_clr_gen_call_shift                            (0)
#define  MISC_I2C_IC1_CLR_GEN_CALL_clr_gen_call_mask                             (0x00000001)
#define  MISC_I2C_IC1_CLR_GEN_CALL_clr_gen_call(data)                            (0x00000001&(data))
#define  MISC_I2C_IC1_CLR_GEN_CALL_get_clr_gen_call(data)                        (0x00000001&(data))

#define  MISC_I2C_IC1_ENABLE                                                    0x1801B36C
#define  MISC_I2C_IC1_ENABLE_reg_addr                                            "0xB801B36C"
#define  MISC_I2C_IC1_ENABLE_reg                                                 0xB801B36C
#define  MISC_I2C_IC1_ENABLE_inst_addr                                           "0x001E"
#define  set_MISC_I2C_IC1_ENABLE_reg(data)                                       (*((volatile unsigned int*)MISC_I2C_IC1_ENABLE_reg)=data)
#define  get_MISC_I2C_IC1_ENABLE_reg                                             (*((volatile unsigned int*)MISC_I2C_IC1_ENABLE_reg))
#define  MISC_I2C_IC1_ENABLE_enable_shift                                        (0)
#define  MISC_I2C_IC1_ENABLE_enable_mask                                         (0x00000001)
#define  MISC_I2C_IC1_ENABLE_enable(data)                                        (0x00000001&(data))
#define  MISC_I2C_IC1_ENABLE_get_enable(data)                                    (0x00000001&(data))

#define  MISC_I2C_IC1_STATUS                                                    0x1801B370
#define  MISC_I2C_IC1_STATUS_reg_addr                                            "0xB801B370"
#define  MISC_I2C_IC1_STATUS_reg                                                 0xB801B370
#define  MISC_I2C_IC1_STATUS_inst_addr                                           "0x001F"
#define  set_MISC_I2C_IC1_STATUS_reg(data)                                       (*((volatile unsigned int*)MISC_I2C_IC1_STATUS_reg)=data)
#define  get_MISC_I2C_IC1_STATUS_reg                                             (*((volatile unsigned int*)MISC_I2C_IC1_STATUS_reg))
#define  MISC_I2C_IC1_STATUS_slv_activity_shift                                  (6)
#define  MISC_I2C_IC1_STATUS_mst_activity_shift                                  (5)
#define  MISC_I2C_IC1_STATUS_rff_shift                                           (4)
#define  MISC_I2C_IC1_STATUS_rfne_shift                                          (3)
#define  MISC_I2C_IC1_STATUS_tfe_shift                                           (2)
#define  MISC_I2C_IC1_STATUS_tfnf_shift                                          (1)
#define  MISC_I2C_IC1_STATUS_activity_shift                                      (0)
#define  MISC_I2C_IC1_STATUS_slv_activity_mask                                   (0x00000040)
#define  MISC_I2C_IC1_STATUS_mst_activity_mask                                   (0x00000020)
#define  MISC_I2C_IC1_STATUS_rff_mask                                            (0x00000010)
#define  MISC_I2C_IC1_STATUS_rfne_mask                                           (0x00000008)
#define  MISC_I2C_IC1_STATUS_tfe_mask                                            (0x00000004)
#define  MISC_I2C_IC1_STATUS_tfnf_mask                                           (0x00000002)
#define  MISC_I2C_IC1_STATUS_activity_mask                                       (0x00000001)
#define  MISC_I2C_IC1_STATUS_slv_activity(data)                                  (0x00000040&((data)<<6))
#define  MISC_I2C_IC1_STATUS_mst_activity(data)                                  (0x00000020&((data)<<5))
#define  MISC_I2C_IC1_STATUS_rff(data)                                           (0x00000010&((data)<<4))
#define  MISC_I2C_IC1_STATUS_rfne(data)                                          (0x00000008&((data)<<3))
#define  MISC_I2C_IC1_STATUS_tfe(data)                                           (0x00000004&((data)<<2))
#define  MISC_I2C_IC1_STATUS_tfnf(data)                                          (0x00000002&((data)<<1))
#define  MISC_I2C_IC1_STATUS_activity(data)                                      (0x00000001&(data))
#define  MISC_I2C_IC1_STATUS_get_slv_activity(data)                              ((0x00000040&(data))>>6)
#define  MISC_I2C_IC1_STATUS_get_mst_activity(data)                              ((0x00000020&(data))>>5)
#define  MISC_I2C_IC1_STATUS_get_rff(data)                                       ((0x00000010&(data))>>4)
#define  MISC_I2C_IC1_STATUS_get_rfne(data)                                      ((0x00000008&(data))>>3)
#define  MISC_I2C_IC1_STATUS_get_tfe(data)                                       ((0x00000004&(data))>>2)
#define  MISC_I2C_IC1_STATUS_get_tfnf(data)                                      ((0x00000002&(data))>>1)
#define  MISC_I2C_IC1_STATUS_get_activity(data)                                  (0x00000001&(data))

#define  MISC_I2C_IC1_TXFLR                                                     0x1801B374
#define  MISC_I2C_IC1_TXFLR_reg_addr                                             "0xB801B374"
#define  MISC_I2C_IC1_TXFLR_reg                                                  0xB801B374
#define  MISC_I2C_IC1_TXFLR_inst_addr                                            "0x0020"
#define  set_MISC_I2C_IC1_TXFLR_reg(data)                                        (*((volatile unsigned int*)MISC_I2C_IC1_TXFLR_reg)=data)
#define  get_MISC_I2C_IC1_TXFLR_reg                                              (*((volatile unsigned int*)MISC_I2C_IC1_TXFLR_reg))
#define  MISC_I2C_IC1_TXFLR_txflr_shift                                          (0)
#define  MISC_I2C_IC1_TXFLR_txflr_mask                                           (0x0000003F)
#define  MISC_I2C_IC1_TXFLR_txflr(data)                                          (0x0000003F&(data))
#define  MISC_I2C_IC1_TXFLR_get_txflr(data)                                      (0x0000003F&(data))

#define  MISC_I2C_IC1_RXFLR                                                     0x1801B378
#define  MISC_I2C_IC1_RXFLR_reg_addr                                             "0xB801B378"
#define  MISC_I2C_IC1_RXFLR_reg                                                  0xB801B378
#define  MISC_I2C_IC1_RXFLR_inst_addr                                            "0x0021"
#define  set_MISC_I2C_IC1_RXFLR_reg(data)                                        (*((volatile unsigned int*)MISC_I2C_IC1_RXFLR_reg)=data)
#define  get_MISC_I2C_IC1_RXFLR_reg                                              (*((volatile unsigned int*)MISC_I2C_IC1_RXFLR_reg))
#define  MISC_I2C_IC1_RXFLR_rxflr_shift                                          (0)
#define  MISC_I2C_IC1_RXFLR_rxflr_mask                                           (0x0000003F)
#define  MISC_I2C_IC1_RXFLR_rxflr(data)                                          (0x0000003F&(data))
#define  MISC_I2C_IC1_RXFLR_get_rxflr(data)                                      (0x0000003F&(data))

#define  MISC_I2C_IC1_SDA_HOLD                                                  0x1801B37C
#define  MISC_I2C_IC1_SDA_HOLD_reg_addr                                          "0xB801B37C"
#define  MISC_I2C_IC1_SDA_HOLD_reg                                               0xB801B37C
#define  MISC_I2C_IC1_SDA_HOLD_inst_addr                                         "0x0022"
#define  set_MISC_I2C_IC1_SDA_HOLD_reg(data)                                     (*((volatile unsigned int*)MISC_I2C_IC1_SDA_HOLD_reg)=data)
#define  get_MISC_I2C_IC1_SDA_HOLD_reg                                           (*((volatile unsigned int*)MISC_I2C_IC1_SDA_HOLD_reg))
#define  MISC_I2C_IC1_SDA_HOLD_ic_sda_hold_shift                                 (0)
#define  MISC_I2C_IC1_SDA_HOLD_ic_sda_hold_mask                                  (0x00FFFFFF)
#define  MISC_I2C_IC1_SDA_HOLD_ic_sda_hold(data)                                 (0x00FFFFFF&(data))
#define  MISC_I2C_IC1_SDA_HOLD_get_ic_sda_hold(data)                             (0x00FFFFFF&(data))

#define  MISC_I2C_IC1_TX_ABRT_SOURCE                                            0x1801B380
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_reg_addr                                    "0xB801B380"
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_reg                                         0xB801B380
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_inst_addr                                   "0x0023"
#define  set_MISC_I2C_IC1_TX_ABRT_SOURCE_reg(data)                               (*((volatile unsigned int*)MISC_I2C_IC1_TX_ABRT_SOURCE_reg)=data)
#define  get_MISC_I2C_IC1_TX_ABRT_SOURCE_reg                                     (*((volatile unsigned int*)MISC_I2C_IC1_TX_ABRT_SOURCE_reg))
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_slvrd_intx_shift                       (15)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_slv_arblost_shift                      (14)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_slvflush_txfifo_shift                  (13)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_arb_lost_shift                              (12)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_arb_master_dis_shift                        (11)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_10b_rd_norstrt_shift                   (10)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_sbyte_norstrt_shift                    (9)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_hs_norstrt_shift                       (8)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_sbyte_ackdet_shift                     (7)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_hs_ackdet_shift                        (6)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_gcall_read_shift                       (5)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_gcall_noack_shift                      (4)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_txdata_noack_shift                     (3)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_10addr2_noack_shift                    (2)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_10addr1_noack_shift                    (1)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_7b_addr_noack_shift                    (0)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_slvrd_intx_mask                        (0x00008000)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_slv_arblost_mask                       (0x00004000)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_slvflush_txfifo_mask                   (0x00002000)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_arb_lost_mask                               (0x00001000)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_arb_master_dis_mask                         (0x00000800)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_10b_rd_norstrt_mask                    (0x00000400)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_sbyte_norstrt_mask                     (0x00000200)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_hs_norstrt_mask                        (0x00000100)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_sbyte_ackdet_mask                      (0x00000080)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_hs_ackdet_mask                         (0x00000040)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_gcall_read_mask                        (0x00000020)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_gcall_noack_mask                       (0x00000010)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_txdata_noack_mask                      (0x00000008)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_10addr2_noack_mask                     (0x00000004)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_10addr1_noack_mask                     (0x00000002)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_7b_addr_noack_mask                     (0x00000001)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_slvrd_intx(data)                       (0x00008000&((data)<<15))
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_slv_arblost(data)                      (0x00004000&((data)<<14))
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_slvflush_txfifo(data)                  (0x00002000&((data)<<13))
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_arb_lost(data)                              (0x00001000&((data)<<12))
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_arb_master_dis(data)                        (0x00000800&((data)<<11))
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_10b_rd_norstrt(data)                   (0x00000400&((data)<<10))
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_sbyte_norstrt(data)                    (0x00000200&((data)<<9))
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_hs_norstrt(data)                       (0x00000100&((data)<<8))
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_sbyte_ackdet(data)                     (0x00000080&((data)<<7))
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_hs_ackdet(data)                        (0x00000040&((data)<<6))
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_gcall_read(data)                       (0x00000020&((data)<<5))
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_gcall_noack(data)                      (0x00000010&((data)<<4))
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_txdata_noack(data)                     (0x00000008&((data)<<3))
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_10addr2_noack(data)                    (0x00000004&((data)<<2))
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_10addr1_noack(data)                    (0x00000002&((data)<<1))
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_abrt_7b_addr_noack(data)                    (0x00000001&(data))
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_get_abrt_slvrd_intx(data)                   ((0x00008000&(data))>>15)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_get_abrt_slv_arblost(data)                  ((0x00004000&(data))>>14)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_get_abrt_slvflush_txfifo(data)              ((0x00002000&(data))>>13)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_get_arb_lost(data)                          ((0x00001000&(data))>>12)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_get_arb_master_dis(data)                    ((0x00000800&(data))>>11)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_get_abrt_10b_rd_norstrt(data)               ((0x00000400&(data))>>10)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_get_abrt_sbyte_norstrt(data)                ((0x00000200&(data))>>9)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_get_abrt_hs_norstrt(data)                   ((0x00000100&(data))>>8)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_get_abrt_sbyte_ackdet(data)                 ((0x00000080&(data))>>7)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_get_abrt_hs_ackdet(data)                    ((0x00000040&(data))>>6)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_get_abrt_gcall_read(data)                   ((0x00000020&(data))>>5)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_get_abrt_gcall_noack(data)                  ((0x00000010&(data))>>4)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_get_abrt_txdata_noack(data)                 ((0x00000008&(data))>>3)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_get_abrt_10addr2_noack(data)                ((0x00000004&(data))>>2)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_get_abrt_10addr1_noack(data)                ((0x00000002&(data))>>1)
#define  MISC_I2C_IC1_TX_ABRT_SOURCE_get_abrt_7b_addr_noack(data)                (0x00000001&(data))

#define  MISC_I2C_IC1_SLV_DATA_NACK_ONLY                                        0x1801B384
#define  MISC_I2C_IC1_SLV_DATA_NACK_ONLY_reg_addr                                "0xB801B384"
#define  MISC_I2C_IC1_SLV_DATA_NACK_ONLY_reg                                     0xB801B384
#define  MISC_I2C_IC1_SLV_DATA_NACK_ONLY_inst_addr                               "0x0024"
#define  set_MISC_I2C_IC1_SLV_DATA_NACK_ONLY_reg(data)                           (*((volatile unsigned int*)MISC_I2C_IC1_SLV_DATA_NACK_ONLY_reg)=data)
#define  get_MISC_I2C_IC1_SLV_DATA_NACK_ONLY_reg                                 (*((volatile unsigned int*)MISC_I2C_IC1_SLV_DATA_NACK_ONLY_reg))
#define  MISC_I2C_IC1_SLV_DATA_NACK_ONLY_nack_shift                              (0)
#define  MISC_I2C_IC1_SLV_DATA_NACK_ONLY_nack_mask                               (0x00000001)
#define  MISC_I2C_IC1_SLV_DATA_NACK_ONLY_nack(data)                              (0x00000001&(data))
#define  MISC_I2C_IC1_SLV_DATA_NACK_ONLY_get_nack(data)                          (0x00000001&(data))

#define  MISC_I2C_IC1_SDA_SETUP                                                 0x1801B394
#define  MISC_I2C_IC1_SDA_SETUP_reg_addr                                         "0xB801B394"
#define  MISC_I2C_IC1_SDA_SETUP_reg                                              0xB801B394
#define  MISC_I2C_IC1_SDA_SETUP_inst_addr                                        "0x0025"
#define  set_MISC_I2C_IC1_SDA_SETUP_reg(data)                                    (*((volatile unsigned int*)MISC_I2C_IC1_SDA_SETUP_reg)=data)
#define  get_MISC_I2C_IC1_SDA_SETUP_reg                                          (*((volatile unsigned int*)MISC_I2C_IC1_SDA_SETUP_reg))
#define  MISC_I2C_IC1_SDA_SETUP_sda_setup_shift                                  (0)
#define  MISC_I2C_IC1_SDA_SETUP_sda_setup_mask                                   (0x000000FF)
#define  MISC_I2C_IC1_SDA_SETUP_sda_setup(data)                                  (0x000000FF&(data))
#define  MISC_I2C_IC1_SDA_SETUP_get_sda_setup(data)                              (0x000000FF&(data))

#define  MISC_I2C_IC1_ACK_GENERAL_CALL                                          0x1801B398
#define  MISC_I2C_IC1_ACK_GENERAL_CALL_reg_addr                                  "0xB801B398"
#define  MISC_I2C_IC1_ACK_GENERAL_CALL_reg                                       0xB801B398
#define  MISC_I2C_IC1_ACK_GENERAL_CALL_inst_addr                                 "0x0026"
#define  set_MISC_I2C_IC1_ACK_GENERAL_CALL_reg(data)                             (*((volatile unsigned int*)MISC_I2C_IC1_ACK_GENERAL_CALL_reg)=data)
#define  get_MISC_I2C_IC1_ACK_GENERAL_CALL_reg                                   (*((volatile unsigned int*)MISC_I2C_IC1_ACK_GENERAL_CALL_reg))
#define  MISC_I2C_IC1_ACK_GENERAL_CALL_ack_gen_call_shift                        (0)
#define  MISC_I2C_IC1_ACK_GENERAL_CALL_ack_gen_call_mask                         (0x00000001)
#define  MISC_I2C_IC1_ACK_GENERAL_CALL_ack_gen_call(data)                        (0x00000001&(data))
#define  MISC_I2C_IC1_ACK_GENERAL_CALL_get_ack_gen_call(data)                    (0x00000001&(data))

#define  MISC_I2C_IC1_ENABLE_STATUS                                             0x1801B39C
#define  MISC_I2C_IC1_ENABLE_STATUS_reg_addr                                     "0xB801B39C"
#define  MISC_I2C_IC1_ENABLE_STATUS_reg                                          0xB801B39C
#define  MISC_I2C_IC1_ENABLE_STATUS_inst_addr                                    "0x0027"
#define  set_MISC_I2C_IC1_ENABLE_STATUS_reg(data)                                (*((volatile unsigned int*)MISC_I2C_IC1_ENABLE_STATUS_reg)=data)
#define  get_MISC_I2C_IC1_ENABLE_STATUS_reg                                      (*((volatile unsigned int*)MISC_I2C_IC1_ENABLE_STATUS_reg))
#define  MISC_I2C_IC1_ENABLE_STATUS_slv_rx_data_lost_shift                       (2)
#define  MISC_I2C_IC1_ENABLE_STATUS_slv_disabled_while_busy_shift                (1)
#define  MISC_I2C_IC1_ENABLE_STATUS_ic_en_shift                                  (0)
#define  MISC_I2C_IC1_ENABLE_STATUS_slv_rx_data_lost_mask                        (0x00000004)
#define  MISC_I2C_IC1_ENABLE_STATUS_slv_disabled_while_busy_mask                 (0x00000002)
#define  MISC_I2C_IC1_ENABLE_STATUS_ic_en_mask                                   (0x00000001)
#define  MISC_I2C_IC1_ENABLE_STATUS_slv_rx_data_lost(data)                       (0x00000004&((data)<<2))
#define  MISC_I2C_IC1_ENABLE_STATUS_slv_disabled_while_busy(data)                (0x00000002&((data)<<1))
#define  MISC_I2C_IC1_ENABLE_STATUS_ic_en(data)                                  (0x00000001&(data))
#define  MISC_I2C_IC1_ENABLE_STATUS_get_slv_rx_data_lost(data)                   ((0x00000004&(data))>>2)
#define  MISC_I2C_IC1_ENABLE_STATUS_get_slv_disabled_while_busy(data)            ((0x00000002&(data))>>1)
#define  MISC_I2C_IC1_ENABLE_STATUS_get_ic_en(data)                              (0x00000001&(data))

#define  MISC_I2C_IC1_COMP_PARAM_1                                              0x1801B3F4
#define  MISC_I2C_IC1_COMP_PARAM_1_reg_addr                                      "0xB801B3F4"
#define  MISC_I2C_IC1_COMP_PARAM_1_reg                                           0xB801B3F4
#define  MISC_I2C_IC1_COMP_PARAM_1_inst_addr                                     "0x0028"
#define  set_MISC_I2C_IC1_COMP_PARAM_1_reg(data)                                 (*((volatile unsigned int*)MISC_I2C_IC1_COMP_PARAM_1_reg)=data)
#define  get_MISC_I2C_IC1_COMP_PARAM_1_reg                                       (*((volatile unsigned int*)MISC_I2C_IC1_COMP_PARAM_1_reg))
#define  MISC_I2C_IC1_COMP_PARAM_1_tx_buffer_depth_shift                         (16)
#define  MISC_I2C_IC1_COMP_PARAM_1_rx_buffer_depth_shift                         (8)
#define  MISC_I2C_IC1_COMP_PARAM_1_add_encoded_params_shift                      (7)
#define  MISC_I2C_IC1_COMP_PARAM_1_has_dma_shift                                 (6)
#define  MISC_I2C_IC1_COMP_PARAM_1_intr_io_shift                                 (5)
#define  MISC_I2C_IC1_COMP_PARAM_1_hc_count_values_shift                         (4)
#define  MISC_I2C_IC1_COMP_PARAM_1_max_speed_mode_shift                          (2)
#define  MISC_I2C_IC1_COMP_PARAM_1_apb_data_width_shift                          (0)
#define  MISC_I2C_IC1_COMP_PARAM_1_tx_buffer_depth_mask                          (0x00FF0000)
#define  MISC_I2C_IC1_COMP_PARAM_1_rx_buffer_depth_mask                          (0x0000FF00)
#define  MISC_I2C_IC1_COMP_PARAM_1_add_encoded_params_mask                       (0x00000080)
#define  MISC_I2C_IC1_COMP_PARAM_1_has_dma_mask                                  (0x00000040)
#define  MISC_I2C_IC1_COMP_PARAM_1_intr_io_mask                                  (0x00000020)
#define  MISC_I2C_IC1_COMP_PARAM_1_hc_count_values_mask                          (0x00000010)
#define  MISC_I2C_IC1_COMP_PARAM_1_max_speed_mode_mask                           (0x0000000C)
#define  MISC_I2C_IC1_COMP_PARAM_1_apb_data_width_mask                           (0x00000003)
#define  MISC_I2C_IC1_COMP_PARAM_1_tx_buffer_depth(data)                         (0x00FF0000&((data)<<16))
#define  MISC_I2C_IC1_COMP_PARAM_1_rx_buffer_depth(data)                         (0x0000FF00&((data)<<8))
#define  MISC_I2C_IC1_COMP_PARAM_1_add_encoded_params(data)                      (0x00000080&((data)<<7))
#define  MISC_I2C_IC1_COMP_PARAM_1_has_dma(data)                                 (0x00000040&((data)<<6))
#define  MISC_I2C_IC1_COMP_PARAM_1_intr_io(data)                                 (0x00000020&((data)<<5))
#define  MISC_I2C_IC1_COMP_PARAM_1_hc_count_values(data)                         (0x00000010&((data)<<4))
#define  MISC_I2C_IC1_COMP_PARAM_1_max_speed_mode(data)                          (0x0000000C&((data)<<2))
#define  MISC_I2C_IC1_COMP_PARAM_1_apb_data_width(data)                          (0x00000003&(data))
#define  MISC_I2C_IC1_COMP_PARAM_1_get_tx_buffer_depth(data)                     ((0x00FF0000&(data))>>16)
#define  MISC_I2C_IC1_COMP_PARAM_1_get_rx_buffer_depth(data)                     ((0x0000FF00&(data))>>8)
#define  MISC_I2C_IC1_COMP_PARAM_1_get_add_encoded_params(data)                  ((0x00000080&(data))>>7)
#define  MISC_I2C_IC1_COMP_PARAM_1_get_has_dma(data)                             ((0x00000040&(data))>>6)
#define  MISC_I2C_IC1_COMP_PARAM_1_get_intr_io(data)                             ((0x00000020&(data))>>5)
#define  MISC_I2C_IC1_COMP_PARAM_1_get_hc_count_values(data)                     ((0x00000010&(data))>>4)
#define  MISC_I2C_IC1_COMP_PARAM_1_get_max_speed_mode(data)                      ((0x0000000C&(data))>>2)
#define  MISC_I2C_IC1_COMP_PARAM_1_get_apb_data_width(data)                      (0x00000003&(data))

#define  MISC_I2C_IC1_COMP_VERSION                                              0x1801B3F8
#define  MISC_I2C_IC1_COMP_VERSION_reg_addr                                      "0xB801B3F8"
#define  MISC_I2C_IC1_COMP_VERSION_reg                                           0xB801B3F8
#define  MISC_I2C_IC1_COMP_VERSION_inst_addr                                     "0x0029"
#define  set_MISC_I2C_IC1_COMP_VERSION_reg(data)                                 (*((volatile unsigned int*)MISC_I2C_IC1_COMP_VERSION_reg)=data)
#define  get_MISC_I2C_IC1_COMP_VERSION_reg                                       (*((volatile unsigned int*)MISC_I2C_IC1_COMP_VERSION_reg))
#define  MISC_I2C_IC1_COMP_VERSION_ic_comp_version_shift                         (0)
#define  MISC_I2C_IC1_COMP_VERSION_ic_comp_version_mask                          (0xFFFFFFFF)
#define  MISC_I2C_IC1_COMP_VERSION_ic_comp_version(data)                         (0xFFFFFFFF&(data))
#define  MISC_I2C_IC1_COMP_VERSION_get_ic_comp_version(data)                     (0xFFFFFFFF&(data))

#define  MISC_I2C_IC1_COMP_TYPE                                                 0x1801B3FC
#define  MISC_I2C_IC1_COMP_TYPE_reg_addr                                         "0xB801B3FC"
#define  MISC_I2C_IC1_COMP_TYPE_reg                                              0xB801B3FC
#define  MISC_I2C_IC1_COMP_TYPE_inst_addr                                        "0x002A"
#define  set_MISC_I2C_IC1_COMP_TYPE_reg(data)                                    (*((volatile unsigned int*)MISC_I2C_IC1_COMP_TYPE_reg)=data)
#define  get_MISC_I2C_IC1_COMP_TYPE_reg                                          (*((volatile unsigned int*)MISC_I2C_IC1_COMP_TYPE_reg))
#define  MISC_I2C_IC1_COMP_TYPE_ic_comp_type_shift                               (0)
#define  MISC_I2C_IC1_COMP_TYPE_ic_comp_type_mask                                (0xFFFFFFFF)
#define  MISC_I2C_IC1_COMP_TYPE_ic_comp_type(data)                               (0xFFFFFFFF&(data))
#define  MISC_I2C_IC1_COMP_TYPE_get_ic_comp_type(data)                           (0xFFFFFFFF&(data))

#define  MISC_I2C_I2C2_GPIO_MODE_CTRL                                           0x1801B400
#define  MISC_I2C_I2C2_GPIO_MODE_CTRL_reg_addr                                   "0xB801B400"
#define  MISC_I2C_I2C2_GPIO_MODE_CTRL_reg                                        0xB801B400
#define  MISC_I2C_I2C2_GPIO_MODE_CTRL_inst_addr                                  "0x002B"
#define  set_MISC_I2C_I2C2_GPIO_MODE_CTRL_reg(data)                              (*((volatile unsigned int*)MISC_I2C_I2C2_GPIO_MODE_CTRL_reg)=data)
#define  get_MISC_I2C_I2C2_GPIO_MODE_CTRL_reg                                    (*((volatile unsigned int*)MISC_I2C_I2C2_GPIO_MODE_CTRL_reg))
#define  MISC_I2C_I2C2_GPIO_MODE_CTRL_debounce_mode_shift                        (3)
#define  MISC_I2C_I2C2_GPIO_MODE_CTRL_ic_gpio_sel_shift                          (2)
#define  MISC_I2C_I2C2_GPIO_MODE_CTRL_ic_gpio_sda_shift                          (1)
#define  MISC_I2C_I2C2_GPIO_MODE_CTRL_ic_gpio_scl_shift                          (0)
#define  MISC_I2C_I2C2_GPIO_MODE_CTRL_debounce_mode_mask                         (0x00000018)
#define  MISC_I2C_I2C2_GPIO_MODE_CTRL_ic_gpio_sel_mask                           (0x00000004)
#define  MISC_I2C_I2C2_GPIO_MODE_CTRL_ic_gpio_sda_mask                           (0x00000002)
#define  MISC_I2C_I2C2_GPIO_MODE_CTRL_ic_gpio_scl_mask                           (0x00000001)
#define  MISC_I2C_I2C2_GPIO_MODE_CTRL_debounce_mode(data)                        (0x00000018&((data)<<3))
#define  MISC_I2C_I2C2_GPIO_MODE_CTRL_ic_gpio_sel(data)                          (0x00000004&((data)<<2))
#define  MISC_I2C_I2C2_GPIO_MODE_CTRL_ic_gpio_sda(data)                          (0x00000002&((data)<<1))
#define  MISC_I2C_I2C2_GPIO_MODE_CTRL_ic_gpio_scl(data)                          (0x00000001&(data))
#define  MISC_I2C_I2C2_GPIO_MODE_CTRL_get_debounce_mode(data)                    ((0x00000018&(data))>>3)
#define  MISC_I2C_I2C2_GPIO_MODE_CTRL_get_ic_gpio_sel(data)                      ((0x00000004&(data))>>2)
#define  MISC_I2C_I2C2_GPIO_MODE_CTRL_get_ic_gpio_sda(data)                      ((0x00000002&(data))>>1)
#define  MISC_I2C_I2C2_GPIO_MODE_CTRL_get_ic_gpio_scl(data)                      (0x00000001&(data))

#define  MISC_I2C_I2C2_GUARD_INTERVAL_CTRL                                      0x1801B404
#define  MISC_I2C_I2C2_GUARD_INTERVAL_CTRL_reg_addr                              "0xB801B404"
#define  MISC_I2C_I2C2_GUARD_INTERVAL_CTRL_reg                                   0xB801B404
#define  MISC_I2C_I2C2_GUARD_INTERVAL_CTRL_inst_addr                             "0x002C"
#define  set_MISC_I2C_I2C2_GUARD_INTERVAL_CTRL_reg(data)                         (*((volatile unsigned int*)MISC_I2C_I2C2_GUARD_INTERVAL_CTRL_reg)=data)
#define  get_MISC_I2C_I2C2_GUARD_INTERVAL_CTRL_reg                               (*((volatile unsigned int*)MISC_I2C_I2C2_GUARD_INTERVAL_CTRL_reg))
#define  MISC_I2C_I2C2_GUARD_INTERVAL_CTRL_ic_guard_interval_sel_shift           (5)
#define  MISC_I2C_I2C2_GUARD_INTERVAL_CTRL_ic_guard_interval_int_en_shift        (4)
#define  MISC_I2C_I2C2_GUARD_INTERVAL_CTRL_ic_guard_interval_delay_sel_shift     (1)
#define  MISC_I2C_I2C2_GUARD_INTERVAL_CTRL_ic_guard_interval_en_shift            (0)
#define  MISC_I2C_I2C2_GUARD_INTERVAL_CTRL_ic_guard_interval_sel_mask            (0x00000060)
#define  MISC_I2C_I2C2_GUARD_INTERVAL_CTRL_ic_guard_interval_int_en_mask         (0x00000010)
#define  MISC_I2C_I2C2_GUARD_INTERVAL_CTRL_ic_guard_interval_delay_sel_mask      (0x0000000E)
#define  MISC_I2C_I2C2_GUARD_INTERVAL_CTRL_ic_guard_interval_en_mask             (0x00000001)
#define  MISC_I2C_I2C2_GUARD_INTERVAL_CTRL_ic_guard_interval_sel(data)           (0x00000060&((data)<<5))
#define  MISC_I2C_I2C2_GUARD_INTERVAL_CTRL_ic_guard_interval_int_en(data)        (0x00000010&((data)<<4))
#define  MISC_I2C_I2C2_GUARD_INTERVAL_CTRL_ic_guard_interval_delay_sel(data)     (0x0000000E&((data)<<1))
#define  MISC_I2C_I2C2_GUARD_INTERVAL_CTRL_ic_guard_interval_en(data)            (0x00000001&(data))
#define  MISC_I2C_I2C2_GUARD_INTERVAL_CTRL_get_ic_guard_interval_sel(data)       ((0x00000060&(data))>>5)
#define  MISC_I2C_I2C2_GUARD_INTERVAL_CTRL_get_ic_guard_interval_int_en(data)    ((0x00000010&(data))>>4)
#define  MISC_I2C_I2C2_GUARD_INTERVAL_CTRL_get_ic_guard_interval_delay_sel(data) ((0x0000000E&(data))>>1)
#define  MISC_I2C_I2C2_GUARD_INTERVAL_CTRL_get_ic_guard_interval_en(data)        (0x00000001&(data))

#define  MISC_I2C_I2C2_GUARD_INTERVAL_STATUS                                    0x1801B408
#define  MISC_I2C_I2C2_GUARD_INTERVAL_STATUS_reg_addr                            "0xB801B408"
#define  MISC_I2C_I2C2_GUARD_INTERVAL_STATUS_reg                                 0xB801B408
#define  MISC_I2C_I2C2_GUARD_INTERVAL_STATUS_inst_addr                           "0x002D"
#define  set_MISC_I2C_I2C2_GUARD_INTERVAL_STATUS_reg(data)                       (*((volatile unsigned int*)MISC_I2C_I2C2_GUARD_INTERVAL_STATUS_reg)=data)
#define  get_MISC_I2C_I2C2_GUARD_INTERVAL_STATUS_reg                             (*((volatile unsigned int*)MISC_I2C_I2C2_GUARD_INTERVAL_STATUS_reg))
#define  MISC_I2C_I2C2_GUARD_INTERVAL_STATUS_gpi_ic_gpio_sda_shift               (2)
#define  MISC_I2C_I2C2_GUARD_INTERVAL_STATUS_gpi_ic_gpio_scl_shift               (1)
#define  MISC_I2C_I2C2_GUARD_INTERVAL_STATUS_ic_guard_interval_status_shift      (0)
#define  MISC_I2C_I2C2_GUARD_INTERVAL_STATUS_gpi_ic_gpio_sda_mask                (0x00000004)
#define  MISC_I2C_I2C2_GUARD_INTERVAL_STATUS_gpi_ic_gpio_scl_mask                (0x00000002)
#define  MISC_I2C_I2C2_GUARD_INTERVAL_STATUS_ic_guard_interval_status_mask       (0x00000001)
#define  MISC_I2C_I2C2_GUARD_INTERVAL_STATUS_gpi_ic_gpio_sda(data)               (0x00000004&((data)<<2))
#define  MISC_I2C_I2C2_GUARD_INTERVAL_STATUS_gpi_ic_gpio_scl(data)               (0x00000002&((data)<<1))
#define  MISC_I2C_I2C2_GUARD_INTERVAL_STATUS_ic_guard_interval_status(data)      (0x00000001&(data))
#define  MISC_I2C_I2C2_GUARD_INTERVAL_STATUS_get_gpi_ic_gpio_sda(data)           ((0x00000004&(data))>>2)
#define  MISC_I2C_I2C2_GUARD_INTERVAL_STATUS_get_gpi_ic_gpio_scl(data)           ((0x00000002&(data))>>1)
#define  MISC_I2C_I2C2_GUARD_INTERVAL_STATUS_get_ic_guard_interval_status(data)  (0x00000001&(data))

#define  MISC_I2C_I2C2_SDA_OUTPUT_DELAY_CTRL                                    0x1801B40C
#define  MISC_I2C_I2C2_SDA_OUTPUT_DELAY_CTRL_reg_addr                            "0xB801B40C"
#define  MISC_I2C_I2C2_SDA_OUTPUT_DELAY_CTRL_reg                                 0xB801B40C
#define  MISC_I2C_I2C2_SDA_OUTPUT_DELAY_CTRL_inst_addr                           "0x002E"
#define  set_MISC_I2C_I2C2_SDA_OUTPUT_DELAY_CTRL_reg(data)                       (*((volatile unsigned int*)MISC_I2C_I2C2_SDA_OUTPUT_DELAY_CTRL_reg)=data)
#define  get_MISC_I2C_I2C2_SDA_OUTPUT_DELAY_CTRL_reg                             (*((volatile unsigned int*)MISC_I2C_I2C2_SDA_OUTPUT_DELAY_CTRL_reg))
#define  MISC_I2C_I2C2_SDA_OUTPUT_DELAY_CTRL_databitdelayenable_shift            (15)
#define  MISC_I2C_I2C2_SDA_OUTPUT_DELAY_CTRL_databitdelaysel_shift               (0)
#define  MISC_I2C_I2C2_SDA_OUTPUT_DELAY_CTRL_databitdelayenable_mask             (0x00008000)
#define  MISC_I2C_I2C2_SDA_OUTPUT_DELAY_CTRL_databitdelaysel_mask                (0x000000FF)
#define  MISC_I2C_I2C2_SDA_OUTPUT_DELAY_CTRL_databitdelayenable(data)            (0x00008000&((data)<<15))
#define  MISC_I2C_I2C2_SDA_OUTPUT_DELAY_CTRL_databitdelaysel(data)               (0x000000FF&(data))
#define  MISC_I2C_I2C2_SDA_OUTPUT_DELAY_CTRL_get_databitdelayenable(data)        ((0x00008000&(data))>>15)
#define  MISC_I2C_I2C2_SDA_OUTPUT_DELAY_CTRL_get_databitdelaysel(data)           (0x000000FF&(data))

#define  MISC_I2C_I2C2_PH_CR                                                    0x1801B410
#define  MISC_I2C_I2C2_PH_CR_reg_addr                                            "0xB801B410"
#define  MISC_I2C_I2C2_PH_CR_reg                                                 0xB801B410
#define  MISC_I2C_I2C2_PH_CR_inst_addr                                           "0x002F"
#define  set_MISC_I2C_I2C2_PH_CR_reg(data)                                       (*((volatile unsigned int*)MISC_I2C_I2C2_PH_CR_reg)=data)
#define  get_MISC_I2C_I2C2_PH_CR_reg                                             (*((volatile unsigned int*)MISC_I2C_I2C2_PH_CR_reg))
#define  MISC_I2C_I2C2_PH_CR_ph_en_shift                                         (24)
#define  MISC_I2C_I2C2_PH_CR_sda_vth_shift                                       (20)
#define  MISC_I2C_I2C2_PH_CR_scl_vth_shift                                       (16)
#define  MISC_I2C_I2C2_PH_CR_sda_value_shift                                     (8)
#define  MISC_I2C_I2C2_PH_CR_scl_value_shift                                     (0)
#define  MISC_I2C_I2C2_PH_CR_ph_en_mask                                          (0x01000000)
#define  MISC_I2C_I2C2_PH_CR_sda_vth_mask                                        (0x00F00000)
#define  MISC_I2C_I2C2_PH_CR_scl_vth_mask                                        (0x000F0000)
#define  MISC_I2C_I2C2_PH_CR_sda_value_mask                                      (0x0000FF00)
#define  MISC_I2C_I2C2_PH_CR_scl_value_mask                                      (0x000000FF)
#define  MISC_I2C_I2C2_PH_CR_ph_en(data)                                         (0x01000000&((data)<<24))
#define  MISC_I2C_I2C2_PH_CR_sda_vth(data)                                       (0x00F00000&((data)<<20))
#define  MISC_I2C_I2C2_PH_CR_scl_vth(data)                                       (0x000F0000&((data)<<16))
#define  MISC_I2C_I2C2_PH_CR_sda_value(data)                                     (0x0000FF00&((data)<<8))
#define  MISC_I2C_I2C2_PH_CR_scl_value(data)                                     (0x000000FF&(data))
#define  MISC_I2C_I2C2_PH_CR_get_ph_en(data)                                     ((0x01000000&(data))>>24)
#define  MISC_I2C_I2C2_PH_CR_get_sda_vth(data)                                   ((0x00F00000&(data))>>20)
#define  MISC_I2C_I2C2_PH_CR_get_scl_vth(data)                                   ((0x000F0000&(data))>>16)
#define  MISC_I2C_I2C2_PH_CR_get_sda_value(data)                                 ((0x0000FF00&(data))>>8)
#define  MISC_I2C_I2C2_PH_CR_get_scl_value(data)                                 (0x000000FF&(data))

#define  MISC_I2C_IC2_CON                                                       0x1801B500
#define  MISC_I2C_IC2_CON_reg_addr                                               "0xB801B500"
#define  MISC_I2C_IC2_CON_reg                                                    0xB801B500
#define  MISC_I2C_IC2_CON_inst_addr                                              "0x0030"
#define  set_MISC_I2C_IC2_CON_reg(data)                                          (*((volatile unsigned int*)MISC_I2C_IC2_CON_reg)=data)
#define  get_MISC_I2C_IC2_CON_reg                                                (*((volatile unsigned int*)MISC_I2C_IC2_CON_reg))
#define  MISC_I2C_IC2_CON_ic_slave_disable_shift                                 (6)
#define  MISC_I2C_IC2_CON_ic_restart_en_shift                                    (5)
#define  MISC_I2C_IC2_CON_ic_10bitaddr_master_shift                              (4)
#define  MISC_I2C_IC2_CON_ic_10bitaddr_slave_shift                               (3)
#define  MISC_I2C_IC2_CON_speed_shift                                            (1)
#define  MISC_I2C_IC2_CON_master_mode_shift                                      (0)
#define  MISC_I2C_IC2_CON_ic_slave_disable_mask                                  (0x00000040)
#define  MISC_I2C_IC2_CON_ic_restart_en_mask                                     (0x00000020)
#define  MISC_I2C_IC2_CON_ic_10bitaddr_master_mask                               (0x00000010)
#define  MISC_I2C_IC2_CON_ic_10bitaddr_slave_mask                                (0x00000008)
#define  MISC_I2C_IC2_CON_speed_mask                                             (0x00000006)
#define  MISC_I2C_IC2_CON_master_mode_mask                                       (0x00000001)
#define  MISC_I2C_IC2_CON_ic_slave_disable(data)                                 (0x00000040&((data)<<6))
#define  MISC_I2C_IC2_CON_ic_restart_en(data)                                    (0x00000020&((data)<<5))
#define  MISC_I2C_IC2_CON_ic_10bitaddr_master(data)                              (0x00000010&((data)<<4))
#define  MISC_I2C_IC2_CON_ic_10bitaddr_slave(data)                               (0x00000008&((data)<<3))
#define  MISC_I2C_IC2_CON_speed(data)                                            (0x00000006&((data)<<1))
#define  MISC_I2C_IC2_CON_master_mode(data)                                      (0x00000001&(data))
#define  MISC_I2C_IC2_CON_get_ic_slave_disable(data)                             ((0x00000040&(data))>>6)
#define  MISC_I2C_IC2_CON_get_ic_restart_en(data)                                ((0x00000020&(data))>>5)
#define  MISC_I2C_IC2_CON_get_ic_10bitaddr_master(data)                          ((0x00000010&(data))>>4)
#define  MISC_I2C_IC2_CON_get_ic_10bitaddr_slave(data)                           ((0x00000008&(data))>>3)
#define  MISC_I2C_IC2_CON_get_speed(data)                                        ((0x00000006&(data))>>1)
#define  MISC_I2C_IC2_CON_get_master_mode(data)                                  (0x00000001&(data))

#define  MISC_I2C_IC2_TAR                                                       0x1801B504
#define  MISC_I2C_IC2_TAR_reg_addr                                               "0xB801B504"
#define  MISC_I2C_IC2_TAR_reg                                                    0xB801B504
#define  MISC_I2C_IC2_TAR_inst_addr                                              "0x0031"
#define  set_MISC_I2C_IC2_TAR_reg(data)                                          (*((volatile unsigned int*)MISC_I2C_IC2_TAR_reg)=data)
#define  get_MISC_I2C_IC2_TAR_reg                                                (*((volatile unsigned int*)MISC_I2C_IC2_TAR_reg))
#define  MISC_I2C_IC2_TAR_ic_10bitaddr_master_shift                              (12)
#define  MISC_I2C_IC2_TAR_special_shift                                          (11)
#define  MISC_I2C_IC2_TAR_gc_or_start_shift                                      (10)
#define  MISC_I2C_IC2_TAR_ic_tar_shift                                           (0)
#define  MISC_I2C_IC2_TAR_ic_10bitaddr_master_mask                               (0x00001000)
#define  MISC_I2C_IC2_TAR_special_mask                                           (0x00000800)
#define  MISC_I2C_IC2_TAR_gc_or_start_mask                                       (0x00000400)
#define  MISC_I2C_IC2_TAR_ic_tar_mask                                            (0x000003FF)
#define  MISC_I2C_IC2_TAR_ic_10bitaddr_master(data)                              (0x00001000&((data)<<12))
#define  MISC_I2C_IC2_TAR_special(data)                                          (0x00000800&((data)<<11))
#define  MISC_I2C_IC2_TAR_gc_or_start(data)                                      (0x00000400&((data)<<10))
#define  MISC_I2C_IC2_TAR_ic_tar(data)                                           (0x000003FF&(data))
#define  MISC_I2C_IC2_TAR_get_ic_10bitaddr_master(data)                          ((0x00001000&(data))>>12)
#define  MISC_I2C_IC2_TAR_get_special(data)                                      ((0x00000800&(data))>>11)
#define  MISC_I2C_IC2_TAR_get_gc_or_start(data)                                  ((0x00000400&(data))>>10)
#define  MISC_I2C_IC2_TAR_get_ic_tar(data)                                       (0x000003FF&(data))

#define  MISC_I2C_IC2_SAR                                                       0x1801B508
#define  MISC_I2C_IC2_SAR_reg_addr                                               "0xB801B508"
#define  MISC_I2C_IC2_SAR_reg                                                    0xB801B508
#define  MISC_I2C_IC2_SAR_inst_addr                                              "0x0032"
#define  set_MISC_I2C_IC2_SAR_reg(data)                                          (*((volatile unsigned int*)MISC_I2C_IC2_SAR_reg)=data)
#define  get_MISC_I2C_IC2_SAR_reg                                                (*((volatile unsigned int*)MISC_I2C_IC2_SAR_reg))
#define  MISC_I2C_IC2_SAR_ic_sar_shift                                           (0)
#define  MISC_I2C_IC2_SAR_ic_sar_mask                                            (0x000003FF)
#define  MISC_I2C_IC2_SAR_ic_sar(data)                                           (0x000003FF&(data))
#define  MISC_I2C_IC2_SAR_get_ic_sar(data)                                       (0x000003FF&(data))

#define  MISC_I2C_IC2_HS_MADDR                                                  0x1801B50C
#define  MISC_I2C_IC2_HS_MADDR_reg_addr                                          "0xB801B50C"
#define  MISC_I2C_IC2_HS_MADDR_reg                                               0xB801B50C
#define  MISC_I2C_IC2_HS_MADDR_inst_addr                                         "0x0033"
#define  set_MISC_I2C_IC2_HS_MADDR_reg(data)                                     (*((volatile unsigned int*)MISC_I2C_IC2_HS_MADDR_reg)=data)
#define  get_MISC_I2C_IC2_HS_MADDR_reg                                           (*((volatile unsigned int*)MISC_I2C_IC2_HS_MADDR_reg))
#define  MISC_I2C_IC2_HS_MADDR_ic_hs_mar_shift                                   (0)
#define  MISC_I2C_IC2_HS_MADDR_ic_hs_mar_mask                                    (0x00000007)
#define  MISC_I2C_IC2_HS_MADDR_ic_hs_mar(data)                                   (0x00000007&(data))
#define  MISC_I2C_IC2_HS_MADDR_get_ic_hs_mar(data)                               (0x00000007&(data))

#define  MISC_I2C_IC2_DATA_CMD                                                  0x1801B510
#define  MISC_I2C_IC2_DATA_CMD_reg_addr                                          "0xB801B510"
#define  MISC_I2C_IC2_DATA_CMD_reg                                               0xB801B510
#define  MISC_I2C_IC2_DATA_CMD_inst_addr                                         "0x0034"
#define  set_MISC_I2C_IC2_DATA_CMD_reg(data)                                     (*((volatile unsigned int*)MISC_I2C_IC2_DATA_CMD_reg)=data)
#define  get_MISC_I2C_IC2_DATA_CMD_reg                                           (*((volatile unsigned int*)MISC_I2C_IC2_DATA_CMD_reg))
#define  MISC_I2C_IC2_DATA_CMD_restart_shift                                     (10)
#define  MISC_I2C_IC2_DATA_CMD_stop_shift                                        (9)
#define  MISC_I2C_IC2_DATA_CMD_cmd_shift                                         (8)
#define  MISC_I2C_IC2_DATA_CMD_dat_shift                                         (0)
#define  MISC_I2C_IC2_DATA_CMD_restart_mask                                      (0x00000400)
#define  MISC_I2C_IC2_DATA_CMD_stop_mask                                         (0x00000200)
#define  MISC_I2C_IC2_DATA_CMD_cmd_mask                                          (0x00000100)
#define  MISC_I2C_IC2_DATA_CMD_dat_mask                                          (0x000000FF)
#define  MISC_I2C_IC2_DATA_CMD_restart(data)                                     (0x00000400&((data)<<10))
#define  MISC_I2C_IC2_DATA_CMD_stop(data)                                        (0x00000200&((data)<<9))
#define  MISC_I2C_IC2_DATA_CMD_cmd(data)                                         (0x00000100&((data)<<8))
#define  MISC_I2C_IC2_DATA_CMD_dat(data)                                         (0x000000FF&(data))
#define  MISC_I2C_IC2_DATA_CMD_get_restart(data)                                 ((0x00000400&(data))>>10)
#define  MISC_I2C_IC2_DATA_CMD_get_stop(data)                                    ((0x00000200&(data))>>9)
#define  MISC_I2C_IC2_DATA_CMD_get_cmd(data)                                     ((0x00000100&(data))>>8)
#define  MISC_I2C_IC2_DATA_CMD_get_dat(data)                                     (0x000000FF&(data))

#define  MISC_I2C_IC2_SS_SCL_HCNT                                               0x1801B514
#define  MISC_I2C_IC2_SS_SCL_HCNT_reg_addr                                       "0xB801B514"
#define  MISC_I2C_IC2_SS_SCL_HCNT_reg                                            0xB801B514
#define  MISC_I2C_IC2_SS_SCL_HCNT_inst_addr                                      "0x0035"
#define  set_MISC_I2C_IC2_SS_SCL_HCNT_reg(data)                                  (*((volatile unsigned int*)MISC_I2C_IC2_SS_SCL_HCNT_reg)=data)
#define  get_MISC_I2C_IC2_SS_SCL_HCNT_reg                                        (*((volatile unsigned int*)MISC_I2C_IC2_SS_SCL_HCNT_reg))
#define  MISC_I2C_IC2_SS_SCL_HCNT_ic_ss_scl_hcnt_shift                           (0)
#define  MISC_I2C_IC2_SS_SCL_HCNT_ic_ss_scl_hcnt_mask                            (0x0000FFFF)
#define  MISC_I2C_IC2_SS_SCL_HCNT_ic_ss_scl_hcnt(data)                           (0x0000FFFF&(data))
#define  MISC_I2C_IC2_SS_SCL_HCNT_get_ic_ss_scl_hcnt(data)                       (0x0000FFFF&(data))

#define  MISC_I2C_IC2_SS_SCL_LCNT                                               0x1801B518
#define  MISC_I2C_IC2_SS_SCL_LCNT_reg_addr                                       "0xB801B518"
#define  MISC_I2C_IC2_SS_SCL_LCNT_reg                                            0xB801B518
#define  MISC_I2C_IC2_SS_SCL_LCNT_inst_addr                                      "0x0036"
#define  set_MISC_I2C_IC2_SS_SCL_LCNT_reg(data)                                  (*((volatile unsigned int*)MISC_I2C_IC2_SS_SCL_LCNT_reg)=data)
#define  get_MISC_I2C_IC2_SS_SCL_LCNT_reg                                        (*((volatile unsigned int*)MISC_I2C_IC2_SS_SCL_LCNT_reg))
#define  MISC_I2C_IC2_SS_SCL_LCNT_ic_ss_scl_lcnt_shift                           (0)
#define  MISC_I2C_IC2_SS_SCL_LCNT_ic_ss_scl_lcnt_mask                            (0x0000FFFF)
#define  MISC_I2C_IC2_SS_SCL_LCNT_ic_ss_scl_lcnt(data)                           (0x0000FFFF&(data))
#define  MISC_I2C_IC2_SS_SCL_LCNT_get_ic_ss_scl_lcnt(data)                       (0x0000FFFF&(data))

#define  MISC_I2C_IC2_FS_SCL_HCNT                                               0x1801B51C
#define  MISC_I2C_IC2_FS_SCL_HCNT_reg_addr                                       "0xB801B51C"
#define  MISC_I2C_IC2_FS_SCL_HCNT_reg                                            0xB801B51C
#define  MISC_I2C_IC2_FS_SCL_HCNT_inst_addr                                      "0x0037"
#define  set_MISC_I2C_IC2_FS_SCL_HCNT_reg(data)                                  (*((volatile unsigned int*)MISC_I2C_IC2_FS_SCL_HCNT_reg)=data)
#define  get_MISC_I2C_IC2_FS_SCL_HCNT_reg                                        (*((volatile unsigned int*)MISC_I2C_IC2_FS_SCL_HCNT_reg))
#define  MISC_I2C_IC2_FS_SCL_HCNT_ic_fs_scl_hcnt_shift                           (0)
#define  MISC_I2C_IC2_FS_SCL_HCNT_ic_fs_scl_hcnt_mask                            (0x0000FFFF)
#define  MISC_I2C_IC2_FS_SCL_HCNT_ic_fs_scl_hcnt(data)                           (0x0000FFFF&(data))
#define  MISC_I2C_IC2_FS_SCL_HCNT_get_ic_fs_scl_hcnt(data)                       (0x0000FFFF&(data))

#define  MISC_I2C_IC2_FS_SCL_LCNT                                               0x1801B520
#define  MISC_I2C_IC2_FS_SCL_LCNT_reg_addr                                       "0xB801B520"
#define  MISC_I2C_IC2_FS_SCL_LCNT_reg                                            0xB801B520
#define  MISC_I2C_IC2_FS_SCL_LCNT_inst_addr                                      "0x0038"
#define  set_MISC_I2C_IC2_FS_SCL_LCNT_reg(data)                                  (*((volatile unsigned int*)MISC_I2C_IC2_FS_SCL_LCNT_reg)=data)
#define  get_MISC_I2C_IC2_FS_SCL_LCNT_reg                                        (*((volatile unsigned int*)MISC_I2C_IC2_FS_SCL_LCNT_reg))
#define  MISC_I2C_IC2_FS_SCL_LCNT_ic_fs_scl_lcnt_shift                           (0)
#define  MISC_I2C_IC2_FS_SCL_LCNT_ic_fs_scl_lcnt_mask                            (0x0000FFFF)
#define  MISC_I2C_IC2_FS_SCL_LCNT_ic_fs_scl_lcnt(data)                           (0x0000FFFF&(data))
#define  MISC_I2C_IC2_FS_SCL_LCNT_get_ic_fs_scl_lcnt(data)                       (0x0000FFFF&(data))

#define  MISC_I2C_IC2_INTR_STAT                                                 0x1801B52C
#define  MISC_I2C_IC2_INTR_STAT_reg_addr                                         "0xB801B52C"
#define  MISC_I2C_IC2_INTR_STAT_reg                                              0xB801B52C
#define  MISC_I2C_IC2_INTR_STAT_inst_addr                                        "0x0039"
#define  set_MISC_I2C_IC2_INTR_STAT_reg(data)                                    (*((volatile unsigned int*)MISC_I2C_IC2_INTR_STAT_reg)=data)
#define  get_MISC_I2C_IC2_INTR_STAT_reg                                          (*((volatile unsigned int*)MISC_I2C_IC2_INTR_STAT_reg))
#define  MISC_I2C_IC2_INTR_STAT_r_gen_call_shift                                 (11)
#define  MISC_I2C_IC2_INTR_STAT_r_start_det_shift                                (10)
#define  MISC_I2C_IC2_INTR_STAT_r_stop_det_shift                                 (9)
#define  MISC_I2C_IC2_INTR_STAT_r_activity_shift                                 (8)
#define  MISC_I2C_IC2_INTR_STAT_r_rx_done_shift                                  (7)
#define  MISC_I2C_IC2_INTR_STAT_r_tx_abrt_shift                                  (6)
#define  MISC_I2C_IC2_INTR_STAT_r_rd_req_shift                                   (5)
#define  MISC_I2C_IC2_INTR_STAT_r_tx_empty_shift                                 (4)
#define  MISC_I2C_IC2_INTR_STAT_r_tx_over_shift                                  (3)
#define  MISC_I2C_IC2_INTR_STAT_r_rx_full_shift                                  (2)
#define  MISC_I2C_IC2_INTR_STAT_r_rx_over_shift                                  (1)
#define  MISC_I2C_IC2_INTR_STAT_r_rx_under_shift                                 (0)
#define  MISC_I2C_IC2_INTR_STAT_r_gen_call_mask                                  (0x00000800)
#define  MISC_I2C_IC2_INTR_STAT_r_start_det_mask                                 (0x00000400)
#define  MISC_I2C_IC2_INTR_STAT_r_stop_det_mask                                  (0x00000200)
#define  MISC_I2C_IC2_INTR_STAT_r_activity_mask                                  (0x00000100)
#define  MISC_I2C_IC2_INTR_STAT_r_rx_done_mask                                   (0x00000080)
#define  MISC_I2C_IC2_INTR_STAT_r_tx_abrt_mask                                   (0x00000040)
#define  MISC_I2C_IC2_INTR_STAT_r_rd_req_mask                                    (0x00000020)
#define  MISC_I2C_IC2_INTR_STAT_r_tx_empty_mask                                  (0x00000010)
#define  MISC_I2C_IC2_INTR_STAT_r_tx_over_mask                                   (0x00000008)
#define  MISC_I2C_IC2_INTR_STAT_r_rx_full_mask                                   (0x00000004)
#define  MISC_I2C_IC2_INTR_STAT_r_rx_over_mask                                   (0x00000002)
#define  MISC_I2C_IC2_INTR_STAT_r_rx_under_mask                                  (0x00000001)
#define  MISC_I2C_IC2_INTR_STAT_r_gen_call(data)                                 (0x00000800&((data)<<11))
#define  MISC_I2C_IC2_INTR_STAT_r_start_det(data)                                (0x00000400&((data)<<10))
#define  MISC_I2C_IC2_INTR_STAT_r_stop_det(data)                                 (0x00000200&((data)<<9))
#define  MISC_I2C_IC2_INTR_STAT_r_activity(data)                                 (0x00000100&((data)<<8))
#define  MISC_I2C_IC2_INTR_STAT_r_rx_done(data)                                  (0x00000080&((data)<<7))
#define  MISC_I2C_IC2_INTR_STAT_r_tx_abrt(data)                                  (0x00000040&((data)<<6))
#define  MISC_I2C_IC2_INTR_STAT_r_rd_req(data)                                   (0x00000020&((data)<<5))
#define  MISC_I2C_IC2_INTR_STAT_r_tx_empty(data)                                 (0x00000010&((data)<<4))
#define  MISC_I2C_IC2_INTR_STAT_r_tx_over(data)                                  (0x00000008&((data)<<3))
#define  MISC_I2C_IC2_INTR_STAT_r_rx_full(data)                                  (0x00000004&((data)<<2))
#define  MISC_I2C_IC2_INTR_STAT_r_rx_over(data)                                  (0x00000002&((data)<<1))
#define  MISC_I2C_IC2_INTR_STAT_r_rx_under(data)                                 (0x00000001&(data))
#define  MISC_I2C_IC2_INTR_STAT_get_r_gen_call(data)                             ((0x00000800&(data))>>11)
#define  MISC_I2C_IC2_INTR_STAT_get_r_start_det(data)                            ((0x00000400&(data))>>10)
#define  MISC_I2C_IC2_INTR_STAT_get_r_stop_det(data)                             ((0x00000200&(data))>>9)
#define  MISC_I2C_IC2_INTR_STAT_get_r_activity(data)                             ((0x00000100&(data))>>8)
#define  MISC_I2C_IC2_INTR_STAT_get_r_rx_done(data)                              ((0x00000080&(data))>>7)
#define  MISC_I2C_IC2_INTR_STAT_get_r_tx_abrt(data)                              ((0x00000040&(data))>>6)
#define  MISC_I2C_IC2_INTR_STAT_get_r_rd_req(data)                               ((0x00000020&(data))>>5)
#define  MISC_I2C_IC2_INTR_STAT_get_r_tx_empty(data)                             ((0x00000010&(data))>>4)
#define  MISC_I2C_IC2_INTR_STAT_get_r_tx_over(data)                              ((0x00000008&(data))>>3)
#define  MISC_I2C_IC2_INTR_STAT_get_r_rx_full(data)                              ((0x00000004&(data))>>2)
#define  MISC_I2C_IC2_INTR_STAT_get_r_rx_over(data)                              ((0x00000002&(data))>>1)
#define  MISC_I2C_IC2_INTR_STAT_get_r_rx_under(data)                             (0x00000001&(data))

#define  MISC_I2C_IC2_INTR_MASK                                                 0x1801B530
#define  MISC_I2C_IC2_INTR_MASK_reg_addr                                         "0xB801B530"
#define  MISC_I2C_IC2_INTR_MASK_reg                                              0xB801B530
#define  MISC_I2C_IC2_INTR_MASK_inst_addr                                        "0x003A"
#define  set_MISC_I2C_IC2_INTR_MASK_reg(data)                                    (*((volatile unsigned int*)MISC_I2C_IC2_INTR_MASK_reg)=data)
#define  get_MISC_I2C_IC2_INTR_MASK_reg                                          (*((volatile unsigned int*)MISC_I2C_IC2_INTR_MASK_reg))
#define  MISC_I2C_IC2_INTR_MASK_m_gen_call_shift                                 (11)
#define  MISC_I2C_IC2_INTR_MASK_m_start_det_shift                                (10)
#define  MISC_I2C_IC2_INTR_MASK_m_stop_det_shift                                 (9)
#define  MISC_I2C_IC2_INTR_MASK_m_activity_shift                                 (8)
#define  MISC_I2C_IC2_INTR_MASK_m_rx_done_shift                                  (7)
#define  MISC_I2C_IC2_INTR_MASK_m_tx_abrt_shift                                  (6)
#define  MISC_I2C_IC2_INTR_MASK_m_rd_req_shift                                   (5)
#define  MISC_I2C_IC2_INTR_MASK_m_tx_empty_shift                                 (4)
#define  MISC_I2C_IC2_INTR_MASK_m_tx_over_shift                                  (3)
#define  MISC_I2C_IC2_INTR_MASK_m_rx_full_shift                                  (2)
#define  MISC_I2C_IC2_INTR_MASK_m_rx_over_shift                                  (1)
#define  MISC_I2C_IC2_INTR_MASK_m_rx_under_shift                                 (0)
#define  MISC_I2C_IC2_INTR_MASK_m_gen_call_mask                                  (0x00000800)
#define  MISC_I2C_IC2_INTR_MASK_m_start_det_mask                                 (0x00000400)
#define  MISC_I2C_IC2_INTR_MASK_m_stop_det_mask                                  (0x00000200)
#define  MISC_I2C_IC2_INTR_MASK_m_activity_mask                                  (0x00000100)
#define  MISC_I2C_IC2_INTR_MASK_m_rx_done_mask                                   (0x00000080)
#define  MISC_I2C_IC2_INTR_MASK_m_tx_abrt_mask                                   (0x00000040)
#define  MISC_I2C_IC2_INTR_MASK_m_rd_req_mask                                    (0x00000020)
#define  MISC_I2C_IC2_INTR_MASK_m_tx_empty_mask                                  (0x00000010)
#define  MISC_I2C_IC2_INTR_MASK_m_tx_over_mask                                   (0x00000008)
#define  MISC_I2C_IC2_INTR_MASK_m_rx_full_mask                                   (0x00000004)
#define  MISC_I2C_IC2_INTR_MASK_m_rx_over_mask                                   (0x00000002)
#define  MISC_I2C_IC2_INTR_MASK_m_rx_under_mask                                  (0x00000001)
#define  MISC_I2C_IC2_INTR_MASK_m_gen_call(data)                                 (0x00000800&((data)<<11))
#define  MISC_I2C_IC2_INTR_MASK_m_start_det(data)                                (0x00000400&((data)<<10))
#define  MISC_I2C_IC2_INTR_MASK_m_stop_det(data)                                 (0x00000200&((data)<<9))
#define  MISC_I2C_IC2_INTR_MASK_m_activity(data)                                 (0x00000100&((data)<<8))
#define  MISC_I2C_IC2_INTR_MASK_m_rx_done(data)                                  (0x00000080&((data)<<7))
#define  MISC_I2C_IC2_INTR_MASK_m_tx_abrt(data)                                  (0x00000040&((data)<<6))
#define  MISC_I2C_IC2_INTR_MASK_m_rd_req(data)                                   (0x00000020&((data)<<5))
#define  MISC_I2C_IC2_INTR_MASK_m_tx_empty(data)                                 (0x00000010&((data)<<4))
#define  MISC_I2C_IC2_INTR_MASK_m_tx_over(data)                                  (0x00000008&((data)<<3))
#define  MISC_I2C_IC2_INTR_MASK_m_rx_full(data)                                  (0x00000004&((data)<<2))
#define  MISC_I2C_IC2_INTR_MASK_m_rx_over(data)                                  (0x00000002&((data)<<1))
#define  MISC_I2C_IC2_INTR_MASK_m_rx_under(data)                                 (0x00000001&(data))
#define  MISC_I2C_IC2_INTR_MASK_get_m_gen_call(data)                             ((0x00000800&(data))>>11)
#define  MISC_I2C_IC2_INTR_MASK_get_m_start_det(data)                            ((0x00000400&(data))>>10)
#define  MISC_I2C_IC2_INTR_MASK_get_m_stop_det(data)                             ((0x00000200&(data))>>9)
#define  MISC_I2C_IC2_INTR_MASK_get_m_activity(data)                             ((0x00000100&(data))>>8)
#define  MISC_I2C_IC2_INTR_MASK_get_m_rx_done(data)                              ((0x00000080&(data))>>7)
#define  MISC_I2C_IC2_INTR_MASK_get_m_tx_abrt(data)                              ((0x00000040&(data))>>6)
#define  MISC_I2C_IC2_INTR_MASK_get_m_rd_req(data)                               ((0x00000020&(data))>>5)
#define  MISC_I2C_IC2_INTR_MASK_get_m_tx_empty(data)                             ((0x00000010&(data))>>4)
#define  MISC_I2C_IC2_INTR_MASK_get_m_tx_over(data)                              ((0x00000008&(data))>>3)
#define  MISC_I2C_IC2_INTR_MASK_get_m_rx_full(data)                              ((0x00000004&(data))>>2)
#define  MISC_I2C_IC2_INTR_MASK_get_m_rx_over(data)                              ((0x00000002&(data))>>1)
#define  MISC_I2C_IC2_INTR_MASK_get_m_rx_under(data)                             (0x00000001&(data))

#define  MISC_I2C_IC2_RAW_INTR_STAT                                             0x1801B534
#define  MISC_I2C_IC2_RAW_INTR_STAT_reg_addr                                     "0xB801B534"
#define  MISC_I2C_IC2_RAW_INTR_STAT_reg                                          0xB801B534
#define  MISC_I2C_IC2_RAW_INTR_STAT_inst_addr                                    "0x003B"
#define  set_MISC_I2C_IC2_RAW_INTR_STAT_reg(data)                                (*((volatile unsigned int*)MISC_I2C_IC2_RAW_INTR_STAT_reg)=data)
#define  get_MISC_I2C_IC2_RAW_INTR_STAT_reg                                      (*((volatile unsigned int*)MISC_I2C_IC2_RAW_INTR_STAT_reg))
#define  MISC_I2C_IC2_RAW_INTR_STAT_gen_call_shift                               (11)
#define  MISC_I2C_IC2_RAW_INTR_STAT_start_det_shift                              (10)
#define  MISC_I2C_IC2_RAW_INTR_STAT_stop_det_shift                               (9)
#define  MISC_I2C_IC2_RAW_INTR_STAT_activity_shift                               (8)
#define  MISC_I2C_IC2_RAW_INTR_STAT_rx_done_shift                                (7)
#define  MISC_I2C_IC2_RAW_INTR_STAT_tx_abrt_shift                                (6)
#define  MISC_I2C_IC2_RAW_INTR_STAT_rd_req_shift                                 (5)
#define  MISC_I2C_IC2_RAW_INTR_STAT_tx_empty_shift                               (4)
#define  MISC_I2C_IC2_RAW_INTR_STAT_tx_over_shift                                (3)
#define  MISC_I2C_IC2_RAW_INTR_STAT_rx_full_shift                                (2)
#define  MISC_I2C_IC2_RAW_INTR_STAT_rx_over_shift                                (1)
#define  MISC_I2C_IC2_RAW_INTR_STAT_rx_under_shift                               (0)
#define  MISC_I2C_IC2_RAW_INTR_STAT_gen_call_mask                                (0x00000800)
#define  MISC_I2C_IC2_RAW_INTR_STAT_start_det_mask                               (0x00000400)
#define  MISC_I2C_IC2_RAW_INTR_STAT_stop_det_mask                                (0x00000200)
#define  MISC_I2C_IC2_RAW_INTR_STAT_activity_mask                                (0x00000100)
#define  MISC_I2C_IC2_RAW_INTR_STAT_rx_done_mask                                 (0x00000080)
#define  MISC_I2C_IC2_RAW_INTR_STAT_tx_abrt_mask                                 (0x00000040)
#define  MISC_I2C_IC2_RAW_INTR_STAT_rd_req_mask                                  (0x00000020)
#define  MISC_I2C_IC2_RAW_INTR_STAT_tx_empty_mask                                (0x00000010)
#define  MISC_I2C_IC2_RAW_INTR_STAT_tx_over_mask                                 (0x00000008)
#define  MISC_I2C_IC2_RAW_INTR_STAT_rx_full_mask                                 (0x00000004)
#define  MISC_I2C_IC2_RAW_INTR_STAT_rx_over_mask                                 (0x00000002)
#define  MISC_I2C_IC2_RAW_INTR_STAT_rx_under_mask                                (0x00000001)
#define  MISC_I2C_IC2_RAW_INTR_STAT_gen_call(data)                               (0x00000800&((data)<<11))
#define  MISC_I2C_IC2_RAW_INTR_STAT_start_det(data)                              (0x00000400&((data)<<10))
#define  MISC_I2C_IC2_RAW_INTR_STAT_stop_det(data)                               (0x00000200&((data)<<9))
#define  MISC_I2C_IC2_RAW_INTR_STAT_activity(data)                               (0x00000100&((data)<<8))
#define  MISC_I2C_IC2_RAW_INTR_STAT_rx_done(data)                                (0x00000080&((data)<<7))
#define  MISC_I2C_IC2_RAW_INTR_STAT_tx_abrt(data)                                (0x00000040&((data)<<6))
#define  MISC_I2C_IC2_RAW_INTR_STAT_rd_req(data)                                 (0x00000020&((data)<<5))
#define  MISC_I2C_IC2_RAW_INTR_STAT_tx_empty(data)                               (0x00000010&((data)<<4))
#define  MISC_I2C_IC2_RAW_INTR_STAT_tx_over(data)                                (0x00000008&((data)<<3))
#define  MISC_I2C_IC2_RAW_INTR_STAT_rx_full(data)                                (0x00000004&((data)<<2))
#define  MISC_I2C_IC2_RAW_INTR_STAT_rx_over(data)                                (0x00000002&((data)<<1))
#define  MISC_I2C_IC2_RAW_INTR_STAT_rx_under(data)                               (0x00000001&(data))
#define  MISC_I2C_IC2_RAW_INTR_STAT_get_gen_call(data)                           ((0x00000800&(data))>>11)
#define  MISC_I2C_IC2_RAW_INTR_STAT_get_start_det(data)                          ((0x00000400&(data))>>10)
#define  MISC_I2C_IC2_RAW_INTR_STAT_get_stop_det(data)                           ((0x00000200&(data))>>9)
#define  MISC_I2C_IC2_RAW_INTR_STAT_get_activity(data)                           ((0x00000100&(data))>>8)
#define  MISC_I2C_IC2_RAW_INTR_STAT_get_rx_done(data)                            ((0x00000080&(data))>>7)
#define  MISC_I2C_IC2_RAW_INTR_STAT_get_tx_abrt(data)                            ((0x00000040&(data))>>6)
#define  MISC_I2C_IC2_RAW_INTR_STAT_get_rd_req(data)                             ((0x00000020&(data))>>5)
#define  MISC_I2C_IC2_RAW_INTR_STAT_get_tx_empty(data)                           ((0x00000010&(data))>>4)
#define  MISC_I2C_IC2_RAW_INTR_STAT_get_tx_over(data)                            ((0x00000008&(data))>>3)
#define  MISC_I2C_IC2_RAW_INTR_STAT_get_rx_full(data)                            ((0x00000004&(data))>>2)
#define  MISC_I2C_IC2_RAW_INTR_STAT_get_rx_over(data)                            ((0x00000002&(data))>>1)
#define  MISC_I2C_IC2_RAW_INTR_STAT_get_rx_under(data)                           (0x00000001&(data))

#define  MISC_I2C_IC2_RX_TL                                                     0x1801B538
#define  MISC_I2C_IC2_RX_TL_reg_addr                                             "0xB801B538"
#define  MISC_I2C_IC2_RX_TL_reg                                                  0xB801B538
#define  MISC_I2C_IC2_RX_TL_inst_addr                                            "0x003C"
#define  set_MISC_I2C_IC2_RX_TL_reg(data)                                        (*((volatile unsigned int*)MISC_I2C_IC2_RX_TL_reg)=data)
#define  get_MISC_I2C_IC2_RX_TL_reg                                              (*((volatile unsigned int*)MISC_I2C_IC2_RX_TL_reg))
#define  MISC_I2C_IC2_RX_TL_rx_tl_shift                                          (0)
#define  MISC_I2C_IC2_RX_TL_rx_tl_mask                                           (0x000000FF)
#define  MISC_I2C_IC2_RX_TL_rx_tl(data)                                          (0x000000FF&(data))
#define  MISC_I2C_IC2_RX_TL_get_rx_tl(data)                                      (0x000000FF&(data))

#define  MISC_I2C_IC2_TX_TL                                                     0x1801B53C
#define  MISC_I2C_IC2_TX_TL_reg_addr                                             "0xB801B53C"
#define  MISC_I2C_IC2_TX_TL_reg                                                  0xB801B53C
#define  MISC_I2C_IC2_TX_TL_inst_addr                                            "0x003D"
#define  set_MISC_I2C_IC2_TX_TL_reg(data)                                        (*((volatile unsigned int*)MISC_I2C_IC2_TX_TL_reg)=data)
#define  get_MISC_I2C_IC2_TX_TL_reg                                              (*((volatile unsigned int*)MISC_I2C_IC2_TX_TL_reg))
#define  MISC_I2C_IC2_TX_TL_tx_tl_shift                                          (0)
#define  MISC_I2C_IC2_TX_TL_tx_tl_mask                                           (0x000000FF)
#define  MISC_I2C_IC2_TX_TL_tx_tl(data)                                          (0x000000FF&(data))
#define  MISC_I2C_IC2_TX_TL_get_tx_tl(data)                                      (0x000000FF&(data))

#define  MISC_I2C_IC2_CLR_INTR                                                  0x1801B540
#define  MISC_I2C_IC2_CLR_INTR_reg_addr                                          "0xB801B540"
#define  MISC_I2C_IC2_CLR_INTR_reg                                               0xB801B540
#define  MISC_I2C_IC2_CLR_INTR_inst_addr                                         "0x003E"
#define  set_MISC_I2C_IC2_CLR_INTR_reg(data)                                     (*((volatile unsigned int*)MISC_I2C_IC2_CLR_INTR_reg)=data)
#define  get_MISC_I2C_IC2_CLR_INTR_reg                                           (*((volatile unsigned int*)MISC_I2C_IC2_CLR_INTR_reg))
#define  MISC_I2C_IC2_CLR_INTR_clr_intr_shift                                    (0)
#define  MISC_I2C_IC2_CLR_INTR_clr_intr_mask                                     (0x00000001)
#define  MISC_I2C_IC2_CLR_INTR_clr_intr(data)                                    (0x00000001&(data))
#define  MISC_I2C_IC2_CLR_INTR_get_clr_intr(data)                                (0x00000001&(data))

#define  MISC_I2C_IC2_CLR_RX_UNDER                                              0x1801B544
#define  MISC_I2C_IC2_CLR_RX_UNDER_reg_addr                                      "0xB801B544"
#define  MISC_I2C_IC2_CLR_RX_UNDER_reg                                           0xB801B544
#define  MISC_I2C_IC2_CLR_RX_UNDER_inst_addr                                     "0x003F"
#define  set_MISC_I2C_IC2_CLR_RX_UNDER_reg(data)                                 (*((volatile unsigned int*)MISC_I2C_IC2_CLR_RX_UNDER_reg)=data)
#define  get_MISC_I2C_IC2_CLR_RX_UNDER_reg                                       (*((volatile unsigned int*)MISC_I2C_IC2_CLR_RX_UNDER_reg))
#define  MISC_I2C_IC2_CLR_RX_UNDER_clr_rx_under_shift                            (0)
#define  MISC_I2C_IC2_CLR_RX_UNDER_clr_rx_under_mask                             (0x00000001)
#define  MISC_I2C_IC2_CLR_RX_UNDER_clr_rx_under(data)                            (0x00000001&(data))
#define  MISC_I2C_IC2_CLR_RX_UNDER_get_clr_rx_under(data)                        (0x00000001&(data))

#define  MISC_I2C_IC2_CLR_RX_OVER                                               0x1801B548
#define  MISC_I2C_IC2_CLR_RX_OVER_reg_addr                                       "0xB801B548"
#define  MISC_I2C_IC2_CLR_RX_OVER_reg                                            0xB801B548
#define  MISC_I2C_IC2_CLR_RX_OVER_inst_addr                                      "0x0040"
#define  set_MISC_I2C_IC2_CLR_RX_OVER_reg(data)                                  (*((volatile unsigned int*)MISC_I2C_IC2_CLR_RX_OVER_reg)=data)
#define  get_MISC_I2C_IC2_CLR_RX_OVER_reg                                        (*((volatile unsigned int*)MISC_I2C_IC2_CLR_RX_OVER_reg))
#define  MISC_I2C_IC2_CLR_RX_OVER_clr_rx_over_shift                              (0)
#define  MISC_I2C_IC2_CLR_RX_OVER_clr_rx_over_mask                               (0x00000001)
#define  MISC_I2C_IC2_CLR_RX_OVER_clr_rx_over(data)                              (0x00000001&(data))
#define  MISC_I2C_IC2_CLR_RX_OVER_get_clr_rx_over(data)                          (0x00000001&(data))

#define  MISC_I2C_IC2_CLR_TX_OVER                                               0x1801B54C
#define  MISC_I2C_IC2_CLR_TX_OVER_reg_addr                                       "0xB801B54C"
#define  MISC_I2C_IC2_CLR_TX_OVER_reg                                            0xB801B54C
#define  MISC_I2C_IC2_CLR_TX_OVER_inst_addr                                      "0x0041"
#define  set_MISC_I2C_IC2_CLR_TX_OVER_reg(data)                                  (*((volatile unsigned int*)MISC_I2C_IC2_CLR_TX_OVER_reg)=data)
#define  get_MISC_I2C_IC2_CLR_TX_OVER_reg                                        (*((volatile unsigned int*)MISC_I2C_IC2_CLR_TX_OVER_reg))
#define  MISC_I2C_IC2_CLR_TX_OVER_clr_tx_over_shift                              (0)
#define  MISC_I2C_IC2_CLR_TX_OVER_clr_tx_over_mask                               (0x00000001)
#define  MISC_I2C_IC2_CLR_TX_OVER_clr_tx_over(data)                              (0x00000001&(data))
#define  MISC_I2C_IC2_CLR_TX_OVER_get_clr_tx_over(data)                          (0x00000001&(data))

#define  MISC_I2C_IC2_CLR_RD_REQ                                                0x1801B550
#define  MISC_I2C_IC2_CLR_RD_REQ_reg_addr                                        "0xB801B550"
#define  MISC_I2C_IC2_CLR_RD_REQ_reg                                             0xB801B550
#define  MISC_I2C_IC2_CLR_RD_REQ_inst_addr                                       "0x0042"
#define  set_MISC_I2C_IC2_CLR_RD_REQ_reg(data)                                   (*((volatile unsigned int*)MISC_I2C_IC2_CLR_RD_REQ_reg)=data)
#define  get_MISC_I2C_IC2_CLR_RD_REQ_reg                                         (*((volatile unsigned int*)MISC_I2C_IC2_CLR_RD_REQ_reg))
#define  MISC_I2C_IC2_CLR_RD_REQ_clr_rd_req_shift                                (0)
#define  MISC_I2C_IC2_CLR_RD_REQ_clr_rd_req_mask                                 (0x00000001)
#define  MISC_I2C_IC2_CLR_RD_REQ_clr_rd_req(data)                                (0x00000001&(data))
#define  MISC_I2C_IC2_CLR_RD_REQ_get_clr_rd_req(data)                            (0x00000001&(data))

#define  MISC_I2C_IC2_CLR_TX_ABRT                                               0x1801B554
#define  MISC_I2C_IC2_CLR_TX_ABRT_reg_addr                                       "0xB801B554"
#define  MISC_I2C_IC2_CLR_TX_ABRT_reg                                            0xB801B554
#define  MISC_I2C_IC2_CLR_TX_ABRT_inst_addr                                      "0x0043"
#define  set_MISC_I2C_IC2_CLR_TX_ABRT_reg(data)                                  (*((volatile unsigned int*)MISC_I2C_IC2_CLR_TX_ABRT_reg)=data)
#define  get_MISC_I2C_IC2_CLR_TX_ABRT_reg                                        (*((volatile unsigned int*)MISC_I2C_IC2_CLR_TX_ABRT_reg))
#define  MISC_I2C_IC2_CLR_TX_ABRT_clr_tx_abrt_shift                              (0)
#define  MISC_I2C_IC2_CLR_TX_ABRT_clr_tx_abrt_mask                               (0x00000001)
#define  MISC_I2C_IC2_CLR_TX_ABRT_clr_tx_abrt(data)                              (0x00000001&(data))
#define  MISC_I2C_IC2_CLR_TX_ABRT_get_clr_tx_abrt(data)                          (0x00000001&(data))

#define  MISC_I2C_IC2_CLR_RX_DONE                                               0x1801B558
#define  MISC_I2C_IC2_CLR_RX_DONE_reg_addr                                       "0xB801B558"
#define  MISC_I2C_IC2_CLR_RX_DONE_reg                                            0xB801B558
#define  MISC_I2C_IC2_CLR_RX_DONE_inst_addr                                      "0x0044"
#define  set_MISC_I2C_IC2_CLR_RX_DONE_reg(data)                                  (*((volatile unsigned int*)MISC_I2C_IC2_CLR_RX_DONE_reg)=data)
#define  get_MISC_I2C_IC2_CLR_RX_DONE_reg                                        (*((volatile unsigned int*)MISC_I2C_IC2_CLR_RX_DONE_reg))
#define  MISC_I2C_IC2_CLR_RX_DONE_clr_rx_done_shift                              (0)
#define  MISC_I2C_IC2_CLR_RX_DONE_clr_rx_done_mask                               (0x00000001)
#define  MISC_I2C_IC2_CLR_RX_DONE_clr_rx_done(data)                              (0x00000001&(data))
#define  MISC_I2C_IC2_CLR_RX_DONE_get_clr_rx_done(data)                          (0x00000001&(data))

#define  MISC_I2C_IC2_CLR_ACTIVITY                                              0x1801B55C
#define  MISC_I2C_IC2_CLR_ACTIVITY_reg_addr                                      "0xB801B55C"
#define  MISC_I2C_IC2_CLR_ACTIVITY_reg                                           0xB801B55C
#define  MISC_I2C_IC2_CLR_ACTIVITY_inst_addr                                     "0x0045"
#define  set_MISC_I2C_IC2_CLR_ACTIVITY_reg(data)                                 (*((volatile unsigned int*)MISC_I2C_IC2_CLR_ACTIVITY_reg)=data)
#define  get_MISC_I2C_IC2_CLR_ACTIVITY_reg                                       (*((volatile unsigned int*)MISC_I2C_IC2_CLR_ACTIVITY_reg))
#define  MISC_I2C_IC2_CLR_ACTIVITY_clr_activity_shift                            (0)
#define  MISC_I2C_IC2_CLR_ACTIVITY_clr_activity_mask                             (0x00000001)
#define  MISC_I2C_IC2_CLR_ACTIVITY_clr_activity(data)                            (0x00000001&(data))
#define  MISC_I2C_IC2_CLR_ACTIVITY_get_clr_activity(data)                        (0x00000001&(data))

#define  MISC_I2C_IC2_CLR_STOP_DET                                              0x1801B560
#define  MISC_I2C_IC2_CLR_STOP_DET_reg_addr                                      "0xB801B560"
#define  MISC_I2C_IC2_CLR_STOP_DET_reg                                           0xB801B560
#define  MISC_I2C_IC2_CLR_STOP_DET_inst_addr                                     "0x0046"
#define  set_MISC_I2C_IC2_CLR_STOP_DET_reg(data)                                 (*((volatile unsigned int*)MISC_I2C_IC2_CLR_STOP_DET_reg)=data)
#define  get_MISC_I2C_IC2_CLR_STOP_DET_reg                                       (*((volatile unsigned int*)MISC_I2C_IC2_CLR_STOP_DET_reg))
#define  MISC_I2C_IC2_CLR_STOP_DET_clr_stop_det_shift                            (0)
#define  MISC_I2C_IC2_CLR_STOP_DET_clr_stop_det_mask                             (0x00000001)
#define  MISC_I2C_IC2_CLR_STOP_DET_clr_stop_det(data)                            (0x00000001&(data))
#define  MISC_I2C_IC2_CLR_STOP_DET_get_clr_stop_det(data)                        (0x00000001&(data))

#define  MISC_I2C_IC2_CLR_START_DET                                             0x1801B564
#define  MISC_I2C_IC2_CLR_START_DET_reg_addr                                     "0xB801B564"
#define  MISC_I2C_IC2_CLR_START_DET_reg                                          0xB801B564
#define  MISC_I2C_IC2_CLR_START_DET_inst_addr                                    "0x0047"
#define  set_MISC_I2C_IC2_CLR_START_DET_reg(data)                                (*((volatile unsigned int*)MISC_I2C_IC2_CLR_START_DET_reg)=data)
#define  get_MISC_I2C_IC2_CLR_START_DET_reg                                      (*((volatile unsigned int*)MISC_I2C_IC2_CLR_START_DET_reg))
#define  MISC_I2C_IC2_CLR_START_DET_clr_start_det_shift                          (0)
#define  MISC_I2C_IC2_CLR_START_DET_clr_start_det_mask                           (0x00000001)
#define  MISC_I2C_IC2_CLR_START_DET_clr_start_det(data)                          (0x00000001&(data))
#define  MISC_I2C_IC2_CLR_START_DET_get_clr_start_det(data)                      (0x00000001&(data))

#define  MISC_I2C_IC2_CLR_GEN_CALL                                              0x1801B568
#define  MISC_I2C_IC2_CLR_GEN_CALL_reg_addr                                      "0xB801B568"
#define  MISC_I2C_IC2_CLR_GEN_CALL_reg                                           0xB801B568
#define  MISC_I2C_IC2_CLR_GEN_CALL_inst_addr                                     "0x0048"
#define  set_MISC_I2C_IC2_CLR_GEN_CALL_reg(data)                                 (*((volatile unsigned int*)MISC_I2C_IC2_CLR_GEN_CALL_reg)=data)
#define  get_MISC_I2C_IC2_CLR_GEN_CALL_reg                                       (*((volatile unsigned int*)MISC_I2C_IC2_CLR_GEN_CALL_reg))
#define  MISC_I2C_IC2_CLR_GEN_CALL_clr_gen_call_shift                            (0)
#define  MISC_I2C_IC2_CLR_GEN_CALL_clr_gen_call_mask                             (0x00000001)
#define  MISC_I2C_IC2_CLR_GEN_CALL_clr_gen_call(data)                            (0x00000001&(data))
#define  MISC_I2C_IC2_CLR_GEN_CALL_get_clr_gen_call(data)                        (0x00000001&(data))

#define  MISC_I2C_IC2_ENABLE                                                    0x1801B56C
#define  MISC_I2C_IC2_ENABLE_reg_addr                                            "0xB801B56C"
#define  MISC_I2C_IC2_ENABLE_reg                                                 0xB801B56C
#define  MISC_I2C_IC2_ENABLE_inst_addr                                           "0x0049"
#define  set_MISC_I2C_IC2_ENABLE_reg(data)                                       (*((volatile unsigned int*)MISC_I2C_IC2_ENABLE_reg)=data)
#define  get_MISC_I2C_IC2_ENABLE_reg                                             (*((volatile unsigned int*)MISC_I2C_IC2_ENABLE_reg))
#define  MISC_I2C_IC2_ENABLE_enable_shift                                        (0)
#define  MISC_I2C_IC2_ENABLE_enable_mask                                         (0x00000001)
#define  MISC_I2C_IC2_ENABLE_enable(data)                                        (0x00000001&(data))
#define  MISC_I2C_IC2_ENABLE_get_enable(data)                                    (0x00000001&(data))

#define  MISC_I2C_IC2_STATUS                                                    0x1801B570
#define  MISC_I2C_IC2_STATUS_reg_addr                                            "0xB801B570"
#define  MISC_I2C_IC2_STATUS_reg                                                 0xB801B570
#define  MISC_I2C_IC2_STATUS_inst_addr                                           "0x004A"
#define  set_MISC_I2C_IC2_STATUS_reg(data)                                       (*((volatile unsigned int*)MISC_I2C_IC2_STATUS_reg)=data)
#define  get_MISC_I2C_IC2_STATUS_reg                                             (*((volatile unsigned int*)MISC_I2C_IC2_STATUS_reg))
#define  MISC_I2C_IC2_STATUS_slv_activity_shift                                  (6)
#define  MISC_I2C_IC2_STATUS_mst_activity_shift                                  (5)
#define  MISC_I2C_IC2_STATUS_rff_shift                                           (4)
#define  MISC_I2C_IC2_STATUS_rfne_shift                                          (3)
#define  MISC_I2C_IC2_STATUS_tfe_shift                                           (2)
#define  MISC_I2C_IC2_STATUS_tfnf_shift                                          (1)
#define  MISC_I2C_IC2_STATUS_activity_shift                                      (0)
#define  MISC_I2C_IC2_STATUS_slv_activity_mask                                   (0x00000040)
#define  MISC_I2C_IC2_STATUS_mst_activity_mask                                   (0x00000020)
#define  MISC_I2C_IC2_STATUS_rff_mask                                            (0x00000010)
#define  MISC_I2C_IC2_STATUS_rfne_mask                                           (0x00000008)
#define  MISC_I2C_IC2_STATUS_tfe_mask                                            (0x00000004)
#define  MISC_I2C_IC2_STATUS_tfnf_mask                                           (0x00000002)
#define  MISC_I2C_IC2_STATUS_activity_mask                                       (0x00000001)
#define  MISC_I2C_IC2_STATUS_slv_activity(data)                                  (0x00000040&((data)<<6))
#define  MISC_I2C_IC2_STATUS_mst_activity(data)                                  (0x00000020&((data)<<5))
#define  MISC_I2C_IC2_STATUS_rff(data)                                           (0x00000010&((data)<<4))
#define  MISC_I2C_IC2_STATUS_rfne(data)                                          (0x00000008&((data)<<3))
#define  MISC_I2C_IC2_STATUS_tfe(data)                                           (0x00000004&((data)<<2))
#define  MISC_I2C_IC2_STATUS_tfnf(data)                                          (0x00000002&((data)<<1))
#define  MISC_I2C_IC2_STATUS_activity(data)                                      (0x00000001&(data))
#define  MISC_I2C_IC2_STATUS_get_slv_activity(data)                              ((0x00000040&(data))>>6)
#define  MISC_I2C_IC2_STATUS_get_mst_activity(data)                              ((0x00000020&(data))>>5)
#define  MISC_I2C_IC2_STATUS_get_rff(data)                                       ((0x00000010&(data))>>4)
#define  MISC_I2C_IC2_STATUS_get_rfne(data)                                      ((0x00000008&(data))>>3)
#define  MISC_I2C_IC2_STATUS_get_tfe(data)                                       ((0x00000004&(data))>>2)
#define  MISC_I2C_IC2_STATUS_get_tfnf(data)                                      ((0x00000002&(data))>>1)
#define  MISC_I2C_IC2_STATUS_get_activity(data)                                  (0x00000001&(data))

#define  MISC_I2C_IC2_TXFLR                                                     0x1801B574
#define  MISC_I2C_IC2_TXFLR_reg_addr                                             "0xB801B574"
#define  MISC_I2C_IC2_TXFLR_reg                                                  0xB801B574
#define  MISC_I2C_IC2_TXFLR_inst_addr                                            "0x004B"
#define  set_MISC_I2C_IC2_TXFLR_reg(data)                                        (*((volatile unsigned int*)MISC_I2C_IC2_TXFLR_reg)=data)
#define  get_MISC_I2C_IC2_TXFLR_reg                                              (*((volatile unsigned int*)MISC_I2C_IC2_TXFLR_reg))
#define  MISC_I2C_IC2_TXFLR_txflr_shift                                          (0)
#define  MISC_I2C_IC2_TXFLR_txflr_mask                                           (0x0000003F)
#define  MISC_I2C_IC2_TXFLR_txflr(data)                                          (0x0000003F&(data))
#define  MISC_I2C_IC2_TXFLR_get_txflr(data)                                      (0x0000003F&(data))

#define  MISC_I2C_IC2_RXFLR                                                     0x1801B578
#define  MISC_I2C_IC2_RXFLR_reg_addr                                             "0xB801B578"
#define  MISC_I2C_IC2_RXFLR_reg                                                  0xB801B578
#define  MISC_I2C_IC2_RXFLR_inst_addr                                            "0x004C"
#define  set_MISC_I2C_IC2_RXFLR_reg(data)                                        (*((volatile unsigned int*)MISC_I2C_IC2_RXFLR_reg)=data)
#define  get_MISC_I2C_IC2_RXFLR_reg                                              (*((volatile unsigned int*)MISC_I2C_IC2_RXFLR_reg))
#define  MISC_I2C_IC2_RXFLR_rxflr_shift                                          (0)
#define  MISC_I2C_IC2_RXFLR_rxflr_mask                                           (0x0000003F)
#define  MISC_I2C_IC2_RXFLR_rxflr(data)                                          (0x0000003F&(data))
#define  MISC_I2C_IC2_RXFLR_get_rxflr(data)                                      (0x0000003F&(data))

#define  MISC_I2C_IC2_SDA_HOLD                                                  0x1801B57C
#define  MISC_I2C_IC2_SDA_HOLD_reg_addr                                          "0xB801B57C"
#define  MISC_I2C_IC2_SDA_HOLD_reg                                               0xB801B57C
#define  MISC_I2C_IC2_SDA_HOLD_inst_addr                                         "0x004D"
#define  set_MISC_I2C_IC2_SDA_HOLD_reg(data)                                     (*((volatile unsigned int*)MISC_I2C_IC2_SDA_HOLD_reg)=data)
#define  get_MISC_I2C_IC2_SDA_HOLD_reg                                           (*((volatile unsigned int*)MISC_I2C_IC2_SDA_HOLD_reg))
#define  MISC_I2C_IC2_SDA_HOLD_ic_sda_hold_shift                                 (0)
#define  MISC_I2C_IC2_SDA_HOLD_ic_sda_hold_mask                                  (0x00FFFFFF)
#define  MISC_I2C_IC2_SDA_HOLD_ic_sda_hold(data)                                 (0x00FFFFFF&(data))
#define  MISC_I2C_IC2_SDA_HOLD_get_ic_sda_hold(data)                             (0x00FFFFFF&(data))

#define  MISC_I2C_IC2_TX_ABRT_SOURCE                                            0x1801B580
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_reg_addr                                    "0xB801B580"
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_reg                                         0xB801B580
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_inst_addr                                   "0x004E"
#define  set_MISC_I2C_IC2_TX_ABRT_SOURCE_reg(data)                               (*((volatile unsigned int*)MISC_I2C_IC2_TX_ABRT_SOURCE_reg)=data)
#define  get_MISC_I2C_IC2_TX_ABRT_SOURCE_reg                                     (*((volatile unsigned int*)MISC_I2C_IC2_TX_ABRT_SOURCE_reg))
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_slvrd_intx_shift                       (15)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_slv_arblost_shift                      (14)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_slvflush_txfifo_shift                  (13)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_arb_lost_shift                              (12)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_arb_master_dis_shift                        (11)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_10b_rd_norstrt_shift                   (10)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_sbyte_norstrt_shift                    (9)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_hs_norstrt_shift                       (8)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_sbyte_ackdet_shift                     (7)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_hs_ackdet_shift                        (6)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_gcall_read_shift                       (5)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_gcall_noack_shift                      (4)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_txdata_noack_shift                     (3)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_10addr2_noack_shift                    (2)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_10addr1_noack_shift                    (1)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_7b_addr_noack_shift                    (0)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_slvrd_intx_mask                        (0x00008000)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_slv_arblost_mask                       (0x00004000)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_slvflush_txfifo_mask                   (0x00002000)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_arb_lost_mask                               (0x00001000)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_arb_master_dis_mask                         (0x00000800)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_10b_rd_norstrt_mask                    (0x00000400)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_sbyte_norstrt_mask                     (0x00000200)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_hs_norstrt_mask                        (0x00000100)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_sbyte_ackdet_mask                      (0x00000080)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_hs_ackdet_mask                         (0x00000040)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_gcall_read_mask                        (0x00000020)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_gcall_noack_mask                       (0x00000010)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_txdata_noack_mask                      (0x00000008)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_10addr2_noack_mask                     (0x00000004)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_10addr1_noack_mask                     (0x00000002)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_7b_addr_noack_mask                     (0x00000001)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_slvrd_intx(data)                       (0x00008000&((data)<<15))
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_slv_arblost(data)                      (0x00004000&((data)<<14))
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_slvflush_txfifo(data)                  (0x00002000&((data)<<13))
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_arb_lost(data)                              (0x00001000&((data)<<12))
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_arb_master_dis(data)                        (0x00000800&((data)<<11))
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_10b_rd_norstrt(data)                   (0x00000400&((data)<<10))
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_sbyte_norstrt(data)                    (0x00000200&((data)<<9))
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_hs_norstrt(data)                       (0x00000100&((data)<<8))
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_sbyte_ackdet(data)                     (0x00000080&((data)<<7))
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_hs_ackdet(data)                        (0x00000040&((data)<<6))
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_gcall_read(data)                       (0x00000020&((data)<<5))
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_gcall_noack(data)                      (0x00000010&((data)<<4))
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_txdata_noack(data)                     (0x00000008&((data)<<3))
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_10addr2_noack(data)                    (0x00000004&((data)<<2))
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_10addr1_noack(data)                    (0x00000002&((data)<<1))
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_abrt_7b_addr_noack(data)                    (0x00000001&(data))
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_get_abrt_slvrd_intx(data)                   ((0x00008000&(data))>>15)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_get_abrt_slv_arblost(data)                  ((0x00004000&(data))>>14)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_get_abrt_slvflush_txfifo(data)              ((0x00002000&(data))>>13)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_get_arb_lost(data)                          ((0x00001000&(data))>>12)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_get_arb_master_dis(data)                    ((0x00000800&(data))>>11)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_get_abrt_10b_rd_norstrt(data)               ((0x00000400&(data))>>10)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_get_abrt_sbyte_norstrt(data)                ((0x00000200&(data))>>9)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_get_abrt_hs_norstrt(data)                   ((0x00000100&(data))>>8)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_get_abrt_sbyte_ackdet(data)                 ((0x00000080&(data))>>7)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_get_abrt_hs_ackdet(data)                    ((0x00000040&(data))>>6)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_get_abrt_gcall_read(data)                   ((0x00000020&(data))>>5)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_get_abrt_gcall_noack(data)                  ((0x00000010&(data))>>4)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_get_abrt_txdata_noack(data)                 ((0x00000008&(data))>>3)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_get_abrt_10addr2_noack(data)                ((0x00000004&(data))>>2)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_get_abrt_10addr1_noack(data)                ((0x00000002&(data))>>1)
#define  MISC_I2C_IC2_TX_ABRT_SOURCE_get_abrt_7b_addr_noack(data)                (0x00000001&(data))

#define  MISC_I2C_IC2_SLV_DATA_NACK_ONLY                                        0x1801B584
#define  MISC_I2C_IC2_SLV_DATA_NACK_ONLY_reg_addr                                "0xB801B584"
#define  MISC_I2C_IC2_SLV_DATA_NACK_ONLY_reg                                     0xB801B584
#define  MISC_I2C_IC2_SLV_DATA_NACK_ONLY_inst_addr                               "0x004F"
#define  set_MISC_I2C_IC2_SLV_DATA_NACK_ONLY_reg(data)                           (*((volatile unsigned int*)MISC_I2C_IC2_SLV_DATA_NACK_ONLY_reg)=data)
#define  get_MISC_I2C_IC2_SLV_DATA_NACK_ONLY_reg                                 (*((volatile unsigned int*)MISC_I2C_IC2_SLV_DATA_NACK_ONLY_reg))
#define  MISC_I2C_IC2_SLV_DATA_NACK_ONLY_nack_shift                              (0)
#define  MISC_I2C_IC2_SLV_DATA_NACK_ONLY_nack_mask                               (0x00000001)
#define  MISC_I2C_IC2_SLV_DATA_NACK_ONLY_nack(data)                              (0x00000001&(data))
#define  MISC_I2C_IC2_SLV_DATA_NACK_ONLY_get_nack(data)                          (0x00000001&(data))

#define  MISC_I2C_IC2_SDA_SETUP                                                 0x1801B594
#define  MISC_I2C_IC2_SDA_SETUP_reg_addr                                         "0xB801B594"
#define  MISC_I2C_IC2_SDA_SETUP_reg                                              0xB801B594
#define  MISC_I2C_IC2_SDA_SETUP_inst_addr                                        "0x0050"
#define  set_MISC_I2C_IC2_SDA_SETUP_reg(data)                                    (*((volatile unsigned int*)MISC_I2C_IC2_SDA_SETUP_reg)=data)
#define  get_MISC_I2C_IC2_SDA_SETUP_reg                                          (*((volatile unsigned int*)MISC_I2C_IC2_SDA_SETUP_reg))
#define  MISC_I2C_IC2_SDA_SETUP_sda_setup_shift                                  (0)
#define  MISC_I2C_IC2_SDA_SETUP_sda_setup_mask                                   (0x000000FF)
#define  MISC_I2C_IC2_SDA_SETUP_sda_setup(data)                                  (0x000000FF&(data))
#define  MISC_I2C_IC2_SDA_SETUP_get_sda_setup(data)                              (0x000000FF&(data))

#define  MISC_I2C_IC2_ACK_GENERAL_CALL                                          0x1801B598
#define  MISC_I2C_IC2_ACK_GENERAL_CALL_reg_addr                                  "0xB801B598"
#define  MISC_I2C_IC2_ACK_GENERAL_CALL_reg                                       0xB801B598
#define  MISC_I2C_IC2_ACK_GENERAL_CALL_inst_addr                                 "0x0051"
#define  set_MISC_I2C_IC2_ACK_GENERAL_CALL_reg(data)                             (*((volatile unsigned int*)MISC_I2C_IC2_ACK_GENERAL_CALL_reg)=data)
#define  get_MISC_I2C_IC2_ACK_GENERAL_CALL_reg                                   (*((volatile unsigned int*)MISC_I2C_IC2_ACK_GENERAL_CALL_reg))
#define  MISC_I2C_IC2_ACK_GENERAL_CALL_ack_gen_call_shift                        (0)
#define  MISC_I2C_IC2_ACK_GENERAL_CALL_ack_gen_call_mask                         (0x00000001)
#define  MISC_I2C_IC2_ACK_GENERAL_CALL_ack_gen_call(data)                        (0x00000001&(data))
#define  MISC_I2C_IC2_ACK_GENERAL_CALL_get_ack_gen_call(data)                    (0x00000001&(data))

#define  MISC_I2C_IC2_ENABLE_STATUS                                             0x1801B59C
#define  MISC_I2C_IC2_ENABLE_STATUS_reg_addr                                     "0xB801B59C"
#define  MISC_I2C_IC2_ENABLE_STATUS_reg                                          0xB801B59C
#define  MISC_I2C_IC2_ENABLE_STATUS_inst_addr                                    "0x0052"
#define  set_MISC_I2C_IC2_ENABLE_STATUS_reg(data)                                (*((volatile unsigned int*)MISC_I2C_IC2_ENABLE_STATUS_reg)=data)
#define  get_MISC_I2C_IC2_ENABLE_STATUS_reg                                      (*((volatile unsigned int*)MISC_I2C_IC2_ENABLE_STATUS_reg))
#define  MISC_I2C_IC2_ENABLE_STATUS_slv_rx_data_lost_shift                       (2)
#define  MISC_I2C_IC2_ENABLE_STATUS_slv_disabled_while_busy_shift                (1)
#define  MISC_I2C_IC2_ENABLE_STATUS_ic_en_shift                                  (0)
#define  MISC_I2C_IC2_ENABLE_STATUS_slv_rx_data_lost_mask                        (0x00000004)
#define  MISC_I2C_IC2_ENABLE_STATUS_slv_disabled_while_busy_mask                 (0x00000002)
#define  MISC_I2C_IC2_ENABLE_STATUS_ic_en_mask                                   (0x00000001)
#define  MISC_I2C_IC2_ENABLE_STATUS_slv_rx_data_lost(data)                       (0x00000004&((data)<<2))
#define  MISC_I2C_IC2_ENABLE_STATUS_slv_disabled_while_busy(data)                (0x00000002&((data)<<1))
#define  MISC_I2C_IC2_ENABLE_STATUS_ic_en(data)                                  (0x00000001&(data))
#define  MISC_I2C_IC2_ENABLE_STATUS_get_slv_rx_data_lost(data)                   ((0x00000004&(data))>>2)
#define  MISC_I2C_IC2_ENABLE_STATUS_get_slv_disabled_while_busy(data)            ((0x00000002&(data))>>1)
#define  MISC_I2C_IC2_ENABLE_STATUS_get_ic_en(data)                              (0x00000001&(data))

#define  MISC_I2C_IC2_COMP_PARAM_1                                              0x1801B5F4
#define  MISC_I2C_IC2_COMP_PARAM_1_reg_addr                                      "0xB801B5F4"
#define  MISC_I2C_IC2_COMP_PARAM_1_reg                                           0xB801B5F4
#define  MISC_I2C_IC2_COMP_PARAM_1_inst_addr                                     "0x0053"
#define  set_MISC_I2C_IC2_COMP_PARAM_1_reg(data)                                 (*((volatile unsigned int*)MISC_I2C_IC2_COMP_PARAM_1_reg)=data)
#define  get_MISC_I2C_IC2_COMP_PARAM_1_reg                                       (*((volatile unsigned int*)MISC_I2C_IC2_COMP_PARAM_1_reg))
#define  MISC_I2C_IC2_COMP_PARAM_1_tx_buffer_depth_shift                         (16)
#define  MISC_I2C_IC2_COMP_PARAM_1_rx_buffer_depth_shift                         (8)
#define  MISC_I2C_IC2_COMP_PARAM_1_add_encoded_params_shift                      (7)
#define  MISC_I2C_IC2_COMP_PARAM_1_has_dma_shift                                 (6)
#define  MISC_I2C_IC2_COMP_PARAM_1_intr_io_shift                                 (5)
#define  MISC_I2C_IC2_COMP_PARAM_1_hc_count_values_shift                         (4)
#define  MISC_I2C_IC2_COMP_PARAM_1_max_speed_mode_shift                          (2)
#define  MISC_I2C_IC2_COMP_PARAM_1_apb_data_width_shift                          (0)
#define  MISC_I2C_IC2_COMP_PARAM_1_tx_buffer_depth_mask                          (0x00FF0000)
#define  MISC_I2C_IC2_COMP_PARAM_1_rx_buffer_depth_mask                          (0x0000FF00)
#define  MISC_I2C_IC2_COMP_PARAM_1_add_encoded_params_mask                       (0x00000080)
#define  MISC_I2C_IC2_COMP_PARAM_1_has_dma_mask                                  (0x00000040)
#define  MISC_I2C_IC2_COMP_PARAM_1_intr_io_mask                                  (0x00000020)
#define  MISC_I2C_IC2_COMP_PARAM_1_hc_count_values_mask                          (0x00000010)
#define  MISC_I2C_IC2_COMP_PARAM_1_max_speed_mode_mask                           (0x0000000C)
#define  MISC_I2C_IC2_COMP_PARAM_1_apb_data_width_mask                           (0x00000003)
#define  MISC_I2C_IC2_COMP_PARAM_1_tx_buffer_depth(data)                         (0x00FF0000&((data)<<16))
#define  MISC_I2C_IC2_COMP_PARAM_1_rx_buffer_depth(data)                         (0x0000FF00&((data)<<8))
#define  MISC_I2C_IC2_COMP_PARAM_1_add_encoded_params(data)                      (0x00000080&((data)<<7))
#define  MISC_I2C_IC2_COMP_PARAM_1_has_dma(data)                                 (0x00000040&((data)<<6))
#define  MISC_I2C_IC2_COMP_PARAM_1_intr_io(data)                                 (0x00000020&((data)<<5))
#define  MISC_I2C_IC2_COMP_PARAM_1_hc_count_values(data)                         (0x00000010&((data)<<4))
#define  MISC_I2C_IC2_COMP_PARAM_1_max_speed_mode(data)                          (0x0000000C&((data)<<2))
#define  MISC_I2C_IC2_COMP_PARAM_1_apb_data_width(data)                          (0x00000003&(data))
#define  MISC_I2C_IC2_COMP_PARAM_1_get_tx_buffer_depth(data)                     ((0x00FF0000&(data))>>16)
#define  MISC_I2C_IC2_COMP_PARAM_1_get_rx_buffer_depth(data)                     ((0x0000FF00&(data))>>8)
#define  MISC_I2C_IC2_COMP_PARAM_1_get_add_encoded_params(data)                  ((0x00000080&(data))>>7)
#define  MISC_I2C_IC2_COMP_PARAM_1_get_has_dma(data)                             ((0x00000040&(data))>>6)
#define  MISC_I2C_IC2_COMP_PARAM_1_get_intr_io(data)                             ((0x00000020&(data))>>5)
#define  MISC_I2C_IC2_COMP_PARAM_1_get_hc_count_values(data)                     ((0x00000010&(data))>>4)
#define  MISC_I2C_IC2_COMP_PARAM_1_get_max_speed_mode(data)                      ((0x0000000C&(data))>>2)
#define  MISC_I2C_IC2_COMP_PARAM_1_get_apb_data_width(data)                      (0x00000003&(data))

#define  MISC_I2C_IC2_COMP_VERSION                                              0x1801B5F8
#define  MISC_I2C_IC2_COMP_VERSION_reg_addr                                      "0xB801B5F8"
#define  MISC_I2C_IC2_COMP_VERSION_reg                                           0xB801B5F8
#define  MISC_I2C_IC2_COMP_VERSION_inst_addr                                     "0x0054"
#define  set_MISC_I2C_IC2_COMP_VERSION_reg(data)                                 (*((volatile unsigned int*)MISC_I2C_IC2_COMP_VERSION_reg)=data)
#define  get_MISC_I2C_IC2_COMP_VERSION_reg                                       (*((volatile unsigned int*)MISC_I2C_IC2_COMP_VERSION_reg))
#define  MISC_I2C_IC2_COMP_VERSION_ic_comp_version_shift                         (0)
#define  MISC_I2C_IC2_COMP_VERSION_ic_comp_version_mask                          (0xFFFFFFFF)
#define  MISC_I2C_IC2_COMP_VERSION_ic_comp_version(data)                         (0xFFFFFFFF&(data))
#define  MISC_I2C_IC2_COMP_VERSION_get_ic_comp_version(data)                     (0xFFFFFFFF&(data))

#define  MISC_I2C_IC2_COMP_TYPE                                                 0x1801B5FC
#define  MISC_I2C_IC2_COMP_TYPE_reg_addr                                         "0xB801B5FC"
#define  MISC_I2C_IC2_COMP_TYPE_reg                                              0xB801B5FC
#define  MISC_I2C_IC2_COMP_TYPE_inst_addr                                        "0x0055"
#define  set_MISC_I2C_IC2_COMP_TYPE_reg(data)                                    (*((volatile unsigned int*)MISC_I2C_IC2_COMP_TYPE_reg)=data)
#define  get_MISC_I2C_IC2_COMP_TYPE_reg                                          (*((volatile unsigned int*)MISC_I2C_IC2_COMP_TYPE_reg))
#define  MISC_I2C_IC2_COMP_TYPE_ic_comp_type_shift                               (0)
#define  MISC_I2C_IC2_COMP_TYPE_ic_comp_type_mask                                (0xFFFFFFFF)
#define  MISC_I2C_IC2_COMP_TYPE_ic_comp_type(data)                               (0xFFFFFFFF&(data))
#define  MISC_I2C_IC2_COMP_TYPE_get_ic_comp_type(data)                           (0xFFFFFFFF&(data))

#define  MISC_I2C_I2C3_GPIO_MODE_CTRL                                           0x1801BA00
#define  MISC_I2C_I2C3_GPIO_MODE_CTRL_reg_addr                                   "0xB801BA00"
#define  MISC_I2C_I2C3_GPIO_MODE_CTRL_reg                                        0xB801BA00
#define  MISC_I2C_I2C3_GPIO_MODE_CTRL_inst_addr                                  "0x0056"
#define  set_MISC_I2C_I2C3_GPIO_MODE_CTRL_reg(data)                              (*((volatile unsigned int*)MISC_I2C_I2C3_GPIO_MODE_CTRL_reg)=data)
#define  get_MISC_I2C_I2C3_GPIO_MODE_CTRL_reg                                    (*((volatile unsigned int*)MISC_I2C_I2C3_GPIO_MODE_CTRL_reg))
#define  MISC_I2C_I2C3_GPIO_MODE_CTRL_debounce_mode_shift                        (3)
#define  MISC_I2C_I2C3_GPIO_MODE_CTRL_ic_gpio_sel_shift                          (2)
#define  MISC_I2C_I2C3_GPIO_MODE_CTRL_ic_gpio_sda_shift                          (1)
#define  MISC_I2C_I2C3_GPIO_MODE_CTRL_ic_gpio_scl_shift                          (0)
#define  MISC_I2C_I2C3_GPIO_MODE_CTRL_debounce_mode_mask                         (0x00000018)
#define  MISC_I2C_I2C3_GPIO_MODE_CTRL_ic_gpio_sel_mask                           (0x00000004)
#define  MISC_I2C_I2C3_GPIO_MODE_CTRL_ic_gpio_sda_mask                           (0x00000002)
#define  MISC_I2C_I2C3_GPIO_MODE_CTRL_ic_gpio_scl_mask                           (0x00000001)
#define  MISC_I2C_I2C3_GPIO_MODE_CTRL_debounce_mode(data)                        (0x00000018&((data)<<3))
#define  MISC_I2C_I2C3_GPIO_MODE_CTRL_ic_gpio_sel(data)                          (0x00000004&((data)<<2))
#define  MISC_I2C_I2C3_GPIO_MODE_CTRL_ic_gpio_sda(data)                          (0x00000002&((data)<<1))
#define  MISC_I2C_I2C3_GPIO_MODE_CTRL_ic_gpio_scl(data)                          (0x00000001&(data))
#define  MISC_I2C_I2C3_GPIO_MODE_CTRL_get_debounce_mode(data)                    ((0x00000018&(data))>>3)
#define  MISC_I2C_I2C3_GPIO_MODE_CTRL_get_ic_gpio_sel(data)                      ((0x00000004&(data))>>2)
#define  MISC_I2C_I2C3_GPIO_MODE_CTRL_get_ic_gpio_sda(data)                      ((0x00000002&(data))>>1)
#define  MISC_I2C_I2C3_GPIO_MODE_CTRL_get_ic_gpio_scl(data)                      (0x00000001&(data))

#define  MISC_I2C_I2C3_GUARD_INTERVAL_CTRL                                      0x1801BA04
#define  MISC_I2C_I2C3_GUARD_INTERVAL_CTRL_reg_addr                              "0xB801BA04"
#define  MISC_I2C_I2C3_GUARD_INTERVAL_CTRL_reg                                   0xB801BA04
#define  MISC_I2C_I2C3_GUARD_INTERVAL_CTRL_inst_addr                             "0x0057"
#define  set_MISC_I2C_I2C3_GUARD_INTERVAL_CTRL_reg(data)                         (*((volatile unsigned int*)MISC_I2C_I2C3_GUARD_INTERVAL_CTRL_reg)=data)
#define  get_MISC_I2C_I2C3_GUARD_INTERVAL_CTRL_reg                               (*((volatile unsigned int*)MISC_I2C_I2C3_GUARD_INTERVAL_CTRL_reg))
#define  MISC_I2C_I2C3_GUARD_INTERVAL_CTRL_ic_guard_interval_sel_shift           (5)
#define  MISC_I2C_I2C3_GUARD_INTERVAL_CTRL_ic_guard_interval_int_en_shift        (4)
#define  MISC_I2C_I2C3_GUARD_INTERVAL_CTRL_ic_guard_interval_delay_sel_shift     (1)
#define  MISC_I2C_I2C3_GUARD_INTERVAL_CTRL_ic_guard_interval_en_shift            (0)
#define  MISC_I2C_I2C3_GUARD_INTERVAL_CTRL_ic_guard_interval_sel_mask            (0x00000060)
#define  MISC_I2C_I2C3_GUARD_INTERVAL_CTRL_ic_guard_interval_int_en_mask         (0x00000010)
#define  MISC_I2C_I2C3_GUARD_INTERVAL_CTRL_ic_guard_interval_delay_sel_mask      (0x0000000E)
#define  MISC_I2C_I2C3_GUARD_INTERVAL_CTRL_ic_guard_interval_en_mask             (0x00000001)
#define  MISC_I2C_I2C3_GUARD_INTERVAL_CTRL_ic_guard_interval_sel(data)           (0x00000060&((data)<<5))
#define  MISC_I2C_I2C3_GUARD_INTERVAL_CTRL_ic_guard_interval_int_en(data)        (0x00000010&((data)<<4))
#define  MISC_I2C_I2C3_GUARD_INTERVAL_CTRL_ic_guard_interval_delay_sel(data)     (0x0000000E&((data)<<1))
#define  MISC_I2C_I2C3_GUARD_INTERVAL_CTRL_ic_guard_interval_en(data)            (0x00000001&(data))
#define  MISC_I2C_I2C3_GUARD_INTERVAL_CTRL_get_ic_guard_interval_sel(data)       ((0x00000060&(data))>>5)
#define  MISC_I2C_I2C3_GUARD_INTERVAL_CTRL_get_ic_guard_interval_int_en(data)    ((0x00000010&(data))>>4)
#define  MISC_I2C_I2C3_GUARD_INTERVAL_CTRL_get_ic_guard_interval_delay_sel(data) ((0x0000000E&(data))>>1)
#define  MISC_I2C_I2C3_GUARD_INTERVAL_CTRL_get_ic_guard_interval_en(data)        (0x00000001&(data))

#define  MISC_I2C_I2C3_GUARD_INTERVAL_STATUS                                    0x1801BA08
#define  MISC_I2C_I2C3_GUARD_INTERVAL_STATUS_reg_addr                            "0xB801BA08"
#define  MISC_I2C_I2C3_GUARD_INTERVAL_STATUS_reg                                 0xB801BA08
#define  MISC_I2C_I2C3_GUARD_INTERVAL_STATUS_inst_addr                           "0x0058"
#define  set_MISC_I2C_I2C3_GUARD_INTERVAL_STATUS_reg(data)                       (*((volatile unsigned int*)MISC_I2C_I2C3_GUARD_INTERVAL_STATUS_reg)=data)
#define  get_MISC_I2C_I2C3_GUARD_INTERVAL_STATUS_reg                             (*((volatile unsigned int*)MISC_I2C_I2C3_GUARD_INTERVAL_STATUS_reg))
#define  MISC_I2C_I2C3_GUARD_INTERVAL_STATUS_gpi_ic_gpio_sda_shift               (2)
#define  MISC_I2C_I2C3_GUARD_INTERVAL_STATUS_gpi_ic_gpio_scl_shift               (1)
#define  MISC_I2C_I2C3_GUARD_INTERVAL_STATUS_ic_guard_interval_status_shift      (0)
#define  MISC_I2C_I2C3_GUARD_INTERVAL_STATUS_gpi_ic_gpio_sda_mask                (0x00000004)
#define  MISC_I2C_I2C3_GUARD_INTERVAL_STATUS_gpi_ic_gpio_scl_mask                (0x00000002)
#define  MISC_I2C_I2C3_GUARD_INTERVAL_STATUS_ic_guard_interval_status_mask       (0x00000001)
#define  MISC_I2C_I2C3_GUARD_INTERVAL_STATUS_gpi_ic_gpio_sda(data)               (0x00000004&((data)<<2))
#define  MISC_I2C_I2C3_GUARD_INTERVAL_STATUS_gpi_ic_gpio_scl(data)               (0x00000002&((data)<<1))
#define  MISC_I2C_I2C3_GUARD_INTERVAL_STATUS_ic_guard_interval_status(data)      (0x00000001&(data))
#define  MISC_I2C_I2C3_GUARD_INTERVAL_STATUS_get_gpi_ic_gpio_sda(data)           ((0x00000004&(data))>>2)
#define  MISC_I2C_I2C3_GUARD_INTERVAL_STATUS_get_gpi_ic_gpio_scl(data)           ((0x00000002&(data))>>1)
#define  MISC_I2C_I2C3_GUARD_INTERVAL_STATUS_get_ic_guard_interval_status(data)  (0x00000001&(data))

#define  MISC_I2C_I2C3_SDA_OUTPUT_DELAY_CTRL                                    0x1801BA0C
#define  MISC_I2C_I2C3_SDA_OUTPUT_DELAY_CTRL_reg_addr                            "0xB801BA0C"
#define  MISC_I2C_I2C3_SDA_OUTPUT_DELAY_CTRL_reg                                 0xB801BA0C
#define  MISC_I2C_I2C3_SDA_OUTPUT_DELAY_CTRL_inst_addr                           "0x0059"
#define  set_MISC_I2C_I2C3_SDA_OUTPUT_DELAY_CTRL_reg(data)                       (*((volatile unsigned int*)MISC_I2C_I2C3_SDA_OUTPUT_DELAY_CTRL_reg)=data)
#define  get_MISC_I2C_I2C3_SDA_OUTPUT_DELAY_CTRL_reg                             (*((volatile unsigned int*)MISC_I2C_I2C3_SDA_OUTPUT_DELAY_CTRL_reg))
#define  MISC_I2C_I2C3_SDA_OUTPUT_DELAY_CTRL_databitdelayenable_shift            (15)
#define  MISC_I2C_I2C3_SDA_OUTPUT_DELAY_CTRL_databitdelaysel_shift               (0)
#define  MISC_I2C_I2C3_SDA_OUTPUT_DELAY_CTRL_databitdelayenable_mask             (0x00008000)
#define  MISC_I2C_I2C3_SDA_OUTPUT_DELAY_CTRL_databitdelaysel_mask                (0x000000FF)
#define  MISC_I2C_I2C3_SDA_OUTPUT_DELAY_CTRL_databitdelayenable(data)            (0x00008000&((data)<<15))
#define  MISC_I2C_I2C3_SDA_OUTPUT_DELAY_CTRL_databitdelaysel(data)               (0x000000FF&(data))
#define  MISC_I2C_I2C3_SDA_OUTPUT_DELAY_CTRL_get_databitdelayenable(data)        ((0x00008000&(data))>>15)
#define  MISC_I2C_I2C3_SDA_OUTPUT_DELAY_CTRL_get_databitdelaysel(data)           (0x000000FF&(data))

#define  MISC_I2C_I2C3_PH_CR                                                    0x1801BA10
#define  MISC_I2C_I2C3_PH_CR_reg_addr                                            "0xB801BA10"
#define  MISC_I2C_I2C3_PH_CR_reg                                                 0xB801BA10
#define  MISC_I2C_I2C3_PH_CR_inst_addr                                           "0x005A"
#define  set_MISC_I2C_I2C3_PH_CR_reg(data)                                       (*((volatile unsigned int*)MISC_I2C_I2C3_PH_CR_reg)=data)
#define  get_MISC_I2C_I2C3_PH_CR_reg                                             (*((volatile unsigned int*)MISC_I2C_I2C3_PH_CR_reg))
#define  MISC_I2C_I2C3_PH_CR_ph_en_shift                                         (24)
#define  MISC_I2C_I2C3_PH_CR_sda_vth_shift                                       (20)
#define  MISC_I2C_I2C3_PH_CR_scl_vth_shift                                       (16)
#define  MISC_I2C_I2C3_PH_CR_sda_value_shift                                     (8)
#define  MISC_I2C_I2C3_PH_CR_scl_value_shift                                     (0)
#define  MISC_I2C_I2C3_PH_CR_ph_en_mask                                          (0x01000000)
#define  MISC_I2C_I2C3_PH_CR_sda_vth_mask                                        (0x00F00000)
#define  MISC_I2C_I2C3_PH_CR_scl_vth_mask                                        (0x000F0000)
#define  MISC_I2C_I2C3_PH_CR_sda_value_mask                                      (0x0000FF00)
#define  MISC_I2C_I2C3_PH_CR_scl_value_mask                                      (0x000000FF)
#define  MISC_I2C_I2C3_PH_CR_ph_en(data)                                         (0x01000000&((data)<<24))
#define  MISC_I2C_I2C3_PH_CR_sda_vth(data)                                       (0x00F00000&((data)<<20))
#define  MISC_I2C_I2C3_PH_CR_scl_vth(data)                                       (0x000F0000&((data)<<16))
#define  MISC_I2C_I2C3_PH_CR_sda_value(data)                                     (0x0000FF00&((data)<<8))
#define  MISC_I2C_I2C3_PH_CR_scl_value(data)                                     (0x000000FF&(data))
#define  MISC_I2C_I2C3_PH_CR_get_ph_en(data)                                     ((0x01000000&(data))>>24)
#define  MISC_I2C_I2C3_PH_CR_get_sda_vth(data)                                   ((0x00F00000&(data))>>20)
#define  MISC_I2C_I2C3_PH_CR_get_scl_vth(data)                                   ((0x000F0000&(data))>>16)
#define  MISC_I2C_I2C3_PH_CR_get_sda_value(data)                                 ((0x0000FF00&(data))>>8)
#define  MISC_I2C_I2C3_PH_CR_get_scl_value(data)                                 (0x000000FF&(data))

#define  MISC_I2C_IC3_CON                                                       0x1801BB00
#define  MISC_I2C_IC3_CON_reg_addr                                               "0xB801BB00"
#define  MISC_I2C_IC3_CON_reg                                                    0xB801BB00
#define  MISC_I2C_IC3_CON_inst_addr                                              "0x005B"
#define  set_MISC_I2C_IC3_CON_reg(data)                                          (*((volatile unsigned int*)MISC_I2C_IC3_CON_reg)=data)
#define  get_MISC_I2C_IC3_CON_reg                                                (*((volatile unsigned int*)MISC_I2C_IC3_CON_reg))
#define  MISC_I2C_IC3_CON_ic_slave_disable_shift                                 (6)
#define  MISC_I2C_IC3_CON_ic_restart_en_shift                                    (5)
#define  MISC_I2C_IC3_CON_ic_10bitaddr_master_shift                              (4)
#define  MISC_I2C_IC3_CON_ic_10bitaddr_slave_shift                               (3)
#define  MISC_I2C_IC3_CON_speed_shift                                            (1)
#define  MISC_I2C_IC3_CON_master_mode_shift                                      (0)
#define  MISC_I2C_IC3_CON_ic_slave_disable_mask                                  (0x00000040)
#define  MISC_I2C_IC3_CON_ic_restart_en_mask                                     (0x00000020)
#define  MISC_I2C_IC3_CON_ic_10bitaddr_master_mask                               (0x00000010)
#define  MISC_I2C_IC3_CON_ic_10bitaddr_slave_mask                                (0x00000008)
#define  MISC_I2C_IC3_CON_speed_mask                                             (0x00000006)
#define  MISC_I2C_IC3_CON_master_mode_mask                                       (0x00000001)
#define  MISC_I2C_IC3_CON_ic_slave_disable(data)                                 (0x00000040&((data)<<6))
#define  MISC_I2C_IC3_CON_ic_restart_en(data)                                    (0x00000020&((data)<<5))
#define  MISC_I2C_IC3_CON_ic_10bitaddr_master(data)                              (0x00000010&((data)<<4))
#define  MISC_I2C_IC3_CON_ic_10bitaddr_slave(data)                               (0x00000008&((data)<<3))
#define  MISC_I2C_IC3_CON_speed(data)                                            (0x00000006&((data)<<1))
#define  MISC_I2C_IC3_CON_master_mode(data)                                      (0x00000001&(data))
#define  MISC_I2C_IC3_CON_get_ic_slave_disable(data)                             ((0x00000040&(data))>>6)
#define  MISC_I2C_IC3_CON_get_ic_restart_en(data)                                ((0x00000020&(data))>>5)
#define  MISC_I2C_IC3_CON_get_ic_10bitaddr_master(data)                          ((0x00000010&(data))>>4)
#define  MISC_I2C_IC3_CON_get_ic_10bitaddr_slave(data)                           ((0x00000008&(data))>>3)
#define  MISC_I2C_IC3_CON_get_speed(data)                                        ((0x00000006&(data))>>1)
#define  MISC_I2C_IC3_CON_get_master_mode(data)                                  (0x00000001&(data))

#define  MISC_I2C_IC3_TAR                                                       0x1801BB04
#define  MISC_I2C_IC3_TAR_reg_addr                                               "0xB801BB04"
#define  MISC_I2C_IC3_TAR_reg                                                    0xB801BB04
#define  MISC_I2C_IC3_TAR_inst_addr                                              "0x005C"
#define  set_MISC_I2C_IC3_TAR_reg(data)                                          (*((volatile unsigned int*)MISC_I2C_IC3_TAR_reg)=data)
#define  get_MISC_I2C_IC3_TAR_reg                                                (*((volatile unsigned int*)MISC_I2C_IC3_TAR_reg))
#define  MISC_I2C_IC3_TAR_ic_10bitaddr_master_shift                              (12)
#define  MISC_I2C_IC3_TAR_special_shift                                          (11)
#define  MISC_I2C_IC3_TAR_gc_or_start_shift                                      (10)
#define  MISC_I2C_IC3_TAR_ic_tar_shift                                           (0)
#define  MISC_I2C_IC3_TAR_ic_10bitaddr_master_mask                               (0x00001000)
#define  MISC_I2C_IC3_TAR_special_mask                                           (0x00000800)
#define  MISC_I2C_IC3_TAR_gc_or_start_mask                                       (0x00000400)
#define  MISC_I2C_IC3_TAR_ic_tar_mask                                            (0x000003FF)
#define  MISC_I2C_IC3_TAR_ic_10bitaddr_master(data)                              (0x00001000&((data)<<12))
#define  MISC_I2C_IC3_TAR_special(data)                                          (0x00000800&((data)<<11))
#define  MISC_I2C_IC3_TAR_gc_or_start(data)                                      (0x00000400&((data)<<10))
#define  MISC_I2C_IC3_TAR_ic_tar(data)                                           (0x000003FF&(data))
#define  MISC_I2C_IC3_TAR_get_ic_10bitaddr_master(data)                          ((0x00001000&(data))>>12)
#define  MISC_I2C_IC3_TAR_get_special(data)                                      ((0x00000800&(data))>>11)
#define  MISC_I2C_IC3_TAR_get_gc_or_start(data)                                  ((0x00000400&(data))>>10)
#define  MISC_I2C_IC3_TAR_get_ic_tar(data)                                       (0x000003FF&(data))

#define  MISC_I2C_IC3_SAR                                                       0x1801BB08
#define  MISC_I2C_IC3_SAR_reg_addr                                               "0xB801BB08"
#define  MISC_I2C_IC3_SAR_reg                                                    0xB801BB08
#define  MISC_I2C_IC3_SAR_inst_addr                                              "0x005D"
#define  set_MISC_I2C_IC3_SAR_reg(data)                                          (*((volatile unsigned int*)MISC_I2C_IC3_SAR_reg)=data)
#define  get_MISC_I2C_IC3_SAR_reg                                                (*((volatile unsigned int*)MISC_I2C_IC3_SAR_reg))
#define  MISC_I2C_IC3_SAR_ic_sar_shift                                           (0)
#define  MISC_I2C_IC3_SAR_ic_sar_mask                                            (0x000003FF)
#define  MISC_I2C_IC3_SAR_ic_sar(data)                                           (0x000003FF&(data))
#define  MISC_I2C_IC3_SAR_get_ic_sar(data)                                       (0x000003FF&(data))

#define  MISC_I2C_IC3_HS_MADDR                                                  0x1801BB0C
#define  MISC_I2C_IC3_HS_MADDR_reg_addr                                          "0xB801BB0C"
#define  MISC_I2C_IC3_HS_MADDR_reg                                               0xB801BB0C
#define  MISC_I2C_IC3_HS_MADDR_inst_addr                                         "0x005E"
#define  set_MISC_I2C_IC3_HS_MADDR_reg(data)                                     (*((volatile unsigned int*)MISC_I2C_IC3_HS_MADDR_reg)=data)
#define  get_MISC_I2C_IC3_HS_MADDR_reg                                           (*((volatile unsigned int*)MISC_I2C_IC3_HS_MADDR_reg))
#define  MISC_I2C_IC3_HS_MADDR_ic_hs_mar_shift                                   (0)
#define  MISC_I2C_IC3_HS_MADDR_ic_hs_mar_mask                                    (0x00000007)
#define  MISC_I2C_IC3_HS_MADDR_ic_hs_mar(data)                                   (0x00000007&(data))
#define  MISC_I2C_IC3_HS_MADDR_get_ic_hs_mar(data)                               (0x00000007&(data))

#define  MISC_I2C_IC3_DATA_CMD                                                  0x1801BB10
#define  MISC_I2C_IC3_DATA_CMD_reg_addr                                          "0xB801BB10"
#define  MISC_I2C_IC3_DATA_CMD_reg                                               0xB801BB10
#define  MISC_I2C_IC3_DATA_CMD_inst_addr                                         "0x005F"
#define  set_MISC_I2C_IC3_DATA_CMD_reg(data)                                     (*((volatile unsigned int*)MISC_I2C_IC3_DATA_CMD_reg)=data)
#define  get_MISC_I2C_IC3_DATA_CMD_reg                                           (*((volatile unsigned int*)MISC_I2C_IC3_DATA_CMD_reg))
#define  MISC_I2C_IC3_DATA_CMD_restart_shift                                     (10)
#define  MISC_I2C_IC3_DATA_CMD_stop_shift                                        (9)
#define  MISC_I2C_IC3_DATA_CMD_cmd_shift                                         (8)
#define  MISC_I2C_IC3_DATA_CMD_dat_shift                                         (0)
#define  MISC_I2C_IC3_DATA_CMD_restart_mask                                      (0x00000400)
#define  MISC_I2C_IC3_DATA_CMD_stop_mask                                         (0x00000200)
#define  MISC_I2C_IC3_DATA_CMD_cmd_mask                                          (0x00000100)
#define  MISC_I2C_IC3_DATA_CMD_dat_mask                                          (0x000000FF)
#define  MISC_I2C_IC3_DATA_CMD_restart(data)                                     (0x00000400&((data)<<10))
#define  MISC_I2C_IC3_DATA_CMD_stop(data)                                        (0x00000200&((data)<<9))
#define  MISC_I2C_IC3_DATA_CMD_cmd(data)                                         (0x00000100&((data)<<8))
#define  MISC_I2C_IC3_DATA_CMD_dat(data)                                         (0x000000FF&(data))
#define  MISC_I2C_IC3_DATA_CMD_get_restart(data)                                 ((0x00000400&(data))>>10)
#define  MISC_I2C_IC3_DATA_CMD_get_stop(data)                                    ((0x00000200&(data))>>9)
#define  MISC_I2C_IC3_DATA_CMD_get_cmd(data)                                     ((0x00000100&(data))>>8)
#define  MISC_I2C_IC3_DATA_CMD_get_dat(data)                                     (0x000000FF&(data))

#define  MISC_I2C_IC3_SS_SCL_HCNT                                               0x1801BB14
#define  MISC_I2C_IC3_SS_SCL_HCNT_reg_addr                                       "0xB801BB14"
#define  MISC_I2C_IC3_SS_SCL_HCNT_reg                                            0xB801BB14
#define  MISC_I2C_IC3_SS_SCL_HCNT_inst_addr                                      "0x0060"
#define  set_MISC_I2C_IC3_SS_SCL_HCNT_reg(data)                                  (*((volatile unsigned int*)MISC_I2C_IC3_SS_SCL_HCNT_reg)=data)
#define  get_MISC_I2C_IC3_SS_SCL_HCNT_reg                                        (*((volatile unsigned int*)MISC_I2C_IC3_SS_SCL_HCNT_reg))
#define  MISC_I2C_IC3_SS_SCL_HCNT_ic_ss_scl_hcnt_shift                           (0)
#define  MISC_I2C_IC3_SS_SCL_HCNT_ic_ss_scl_hcnt_mask                            (0x0000FFFF)
#define  MISC_I2C_IC3_SS_SCL_HCNT_ic_ss_scl_hcnt(data)                           (0x0000FFFF&(data))
#define  MISC_I2C_IC3_SS_SCL_HCNT_get_ic_ss_scl_hcnt(data)                       (0x0000FFFF&(data))

#define  MISC_I2C_IC3_SS_SCL_LCNT                                               0x1801BB18
#define  MISC_I2C_IC3_SS_SCL_LCNT_reg_addr                                       "0xB801BB18"
#define  MISC_I2C_IC3_SS_SCL_LCNT_reg                                            0xB801BB18
#define  MISC_I2C_IC3_SS_SCL_LCNT_inst_addr                                      "0x0061"
#define  set_MISC_I2C_IC3_SS_SCL_LCNT_reg(data)                                  (*((volatile unsigned int*)MISC_I2C_IC3_SS_SCL_LCNT_reg)=data)
#define  get_MISC_I2C_IC3_SS_SCL_LCNT_reg                                        (*((volatile unsigned int*)MISC_I2C_IC3_SS_SCL_LCNT_reg))
#define  MISC_I2C_IC3_SS_SCL_LCNT_ic_ss_scl_lcnt_shift                           (0)
#define  MISC_I2C_IC3_SS_SCL_LCNT_ic_ss_scl_lcnt_mask                            (0x0000FFFF)
#define  MISC_I2C_IC3_SS_SCL_LCNT_ic_ss_scl_lcnt(data)                           (0x0000FFFF&(data))
#define  MISC_I2C_IC3_SS_SCL_LCNT_get_ic_ss_scl_lcnt(data)                       (0x0000FFFF&(data))

#define  MISC_I2C_IC3_FS_SCL_HCNT                                               0x1801BB1C
#define  MISC_I2C_IC3_FS_SCL_HCNT_reg_addr                                       "0xB801BB1C"
#define  MISC_I2C_IC3_FS_SCL_HCNT_reg                                            0xB801BB1C
#define  MISC_I2C_IC3_FS_SCL_HCNT_inst_addr                                      "0x0062"
#define  set_MISC_I2C_IC3_FS_SCL_HCNT_reg(data)                                  (*((volatile unsigned int*)MISC_I2C_IC3_FS_SCL_HCNT_reg)=data)
#define  get_MISC_I2C_IC3_FS_SCL_HCNT_reg                                        (*((volatile unsigned int*)MISC_I2C_IC3_FS_SCL_HCNT_reg))
#define  MISC_I2C_IC3_FS_SCL_HCNT_ic_fs_scl_hcnt_shift                           (0)
#define  MISC_I2C_IC3_FS_SCL_HCNT_ic_fs_scl_hcnt_mask                            (0x0000FFFF)
#define  MISC_I2C_IC3_FS_SCL_HCNT_ic_fs_scl_hcnt(data)                           (0x0000FFFF&(data))
#define  MISC_I2C_IC3_FS_SCL_HCNT_get_ic_fs_scl_hcnt(data)                       (0x0000FFFF&(data))

#define  MISC_I2C_IC3_FS_SCL_LCNT                                               0x1801BB20
#define  MISC_I2C_IC3_FS_SCL_LCNT_reg_addr                                       "0xB801BB20"
#define  MISC_I2C_IC3_FS_SCL_LCNT_reg                                            0xB801BB20
#define  MISC_I2C_IC3_FS_SCL_LCNT_inst_addr                                      "0x0063"
#define  set_MISC_I2C_IC3_FS_SCL_LCNT_reg(data)                                  (*((volatile unsigned int*)MISC_I2C_IC3_FS_SCL_LCNT_reg)=data)
#define  get_MISC_I2C_IC3_FS_SCL_LCNT_reg                                        (*((volatile unsigned int*)MISC_I2C_IC3_FS_SCL_LCNT_reg))
#define  MISC_I2C_IC3_FS_SCL_LCNT_ic_fs_scl_lcnt_shift                           (0)
#define  MISC_I2C_IC3_FS_SCL_LCNT_ic_fs_scl_lcnt_mask                            (0x0000FFFF)
#define  MISC_I2C_IC3_FS_SCL_LCNT_ic_fs_scl_lcnt(data)                           (0x0000FFFF&(data))
#define  MISC_I2C_IC3_FS_SCL_LCNT_get_ic_fs_scl_lcnt(data)                       (0x0000FFFF&(data))

#define  MISC_I2C_IC3_INTR_STAT                                                 0x1801BB2C
#define  MISC_I2C_IC3_INTR_STAT_reg_addr                                         "0xB801BB2C"
#define  MISC_I2C_IC3_INTR_STAT_reg                                              0xB801BB2C
#define  MISC_I2C_IC3_INTR_STAT_inst_addr                                        "0x0064"
#define  set_MISC_I2C_IC3_INTR_STAT_reg(data)                                    (*((volatile unsigned int*)MISC_I2C_IC3_INTR_STAT_reg)=data)
#define  get_MISC_I2C_IC3_INTR_STAT_reg                                          (*((volatile unsigned int*)MISC_I2C_IC3_INTR_STAT_reg))
#define  MISC_I2C_IC3_INTR_STAT_r_gen_call_shift                                 (11)
#define  MISC_I2C_IC3_INTR_STAT_r_start_det_shift                                (10)
#define  MISC_I2C_IC3_INTR_STAT_r_stop_det_shift                                 (9)
#define  MISC_I2C_IC3_INTR_STAT_r_activity_shift                                 (8)
#define  MISC_I2C_IC3_INTR_STAT_r_rx_done_shift                                  (7)
#define  MISC_I2C_IC3_INTR_STAT_r_tx_abrt_shift                                  (6)
#define  MISC_I2C_IC3_INTR_STAT_r_rd_req_shift                                   (5)
#define  MISC_I2C_IC3_INTR_STAT_r_tx_empty_shift                                 (4)
#define  MISC_I2C_IC3_INTR_STAT_r_tx_over_shift                                  (3)
#define  MISC_I2C_IC3_INTR_STAT_r_rx_full_shift                                  (2)
#define  MISC_I2C_IC3_INTR_STAT_r_rx_over_shift                                  (1)
#define  MISC_I2C_IC3_INTR_STAT_r_rx_under_shift                                 (0)
#define  MISC_I2C_IC3_INTR_STAT_r_gen_call_mask                                  (0x00000800)
#define  MISC_I2C_IC3_INTR_STAT_r_start_det_mask                                 (0x00000400)
#define  MISC_I2C_IC3_INTR_STAT_r_stop_det_mask                                  (0x00000200)
#define  MISC_I2C_IC3_INTR_STAT_r_activity_mask                                  (0x00000100)
#define  MISC_I2C_IC3_INTR_STAT_r_rx_done_mask                                   (0x00000080)
#define  MISC_I2C_IC3_INTR_STAT_r_tx_abrt_mask                                   (0x00000040)
#define  MISC_I2C_IC3_INTR_STAT_r_rd_req_mask                                    (0x00000020)
#define  MISC_I2C_IC3_INTR_STAT_r_tx_empty_mask                                  (0x00000010)
#define  MISC_I2C_IC3_INTR_STAT_r_tx_over_mask                                   (0x00000008)
#define  MISC_I2C_IC3_INTR_STAT_r_rx_full_mask                                   (0x00000004)
#define  MISC_I2C_IC3_INTR_STAT_r_rx_over_mask                                   (0x00000002)
#define  MISC_I2C_IC3_INTR_STAT_r_rx_under_mask                                  (0x00000001)
#define  MISC_I2C_IC3_INTR_STAT_r_gen_call(data)                                 (0x00000800&((data)<<11))
#define  MISC_I2C_IC3_INTR_STAT_r_start_det(data)                                (0x00000400&((data)<<10))
#define  MISC_I2C_IC3_INTR_STAT_r_stop_det(data)                                 (0x00000200&((data)<<9))
#define  MISC_I2C_IC3_INTR_STAT_r_activity(data)                                 (0x00000100&((data)<<8))
#define  MISC_I2C_IC3_INTR_STAT_r_rx_done(data)                                  (0x00000080&((data)<<7))
#define  MISC_I2C_IC3_INTR_STAT_r_tx_abrt(data)                                  (0x00000040&((data)<<6))
#define  MISC_I2C_IC3_INTR_STAT_r_rd_req(data)                                   (0x00000020&((data)<<5))
#define  MISC_I2C_IC3_INTR_STAT_r_tx_empty(data)                                 (0x00000010&((data)<<4))
#define  MISC_I2C_IC3_INTR_STAT_r_tx_over(data)                                  (0x00000008&((data)<<3))
#define  MISC_I2C_IC3_INTR_STAT_r_rx_full(data)                                  (0x00000004&((data)<<2))
#define  MISC_I2C_IC3_INTR_STAT_r_rx_over(data)                                  (0x00000002&((data)<<1))
#define  MISC_I2C_IC3_INTR_STAT_r_rx_under(data)                                 (0x00000001&(data))
#define  MISC_I2C_IC3_INTR_STAT_get_r_gen_call(data)                             ((0x00000800&(data))>>11)
#define  MISC_I2C_IC3_INTR_STAT_get_r_start_det(data)                            ((0x00000400&(data))>>10)
#define  MISC_I2C_IC3_INTR_STAT_get_r_stop_det(data)                             ((0x00000200&(data))>>9)
#define  MISC_I2C_IC3_INTR_STAT_get_r_activity(data)                             ((0x00000100&(data))>>8)
#define  MISC_I2C_IC3_INTR_STAT_get_r_rx_done(data)                              ((0x00000080&(data))>>7)
#define  MISC_I2C_IC3_INTR_STAT_get_r_tx_abrt(data)                              ((0x00000040&(data))>>6)
#define  MISC_I2C_IC3_INTR_STAT_get_r_rd_req(data)                               ((0x00000020&(data))>>5)
#define  MISC_I2C_IC3_INTR_STAT_get_r_tx_empty(data)                             ((0x00000010&(data))>>4)
#define  MISC_I2C_IC3_INTR_STAT_get_r_tx_over(data)                              ((0x00000008&(data))>>3)
#define  MISC_I2C_IC3_INTR_STAT_get_r_rx_full(data)                              ((0x00000004&(data))>>2)
#define  MISC_I2C_IC3_INTR_STAT_get_r_rx_over(data)                              ((0x00000002&(data))>>1)
#define  MISC_I2C_IC3_INTR_STAT_get_r_rx_under(data)                             (0x00000001&(data))

#define  MISC_I2C_IC3_INTR_MASK                                                 0x1801BB30
#define  MISC_I2C_IC3_INTR_MASK_reg_addr                                         "0xB801BB30"
#define  MISC_I2C_IC3_INTR_MASK_reg                                              0xB801BB30
#define  MISC_I2C_IC3_INTR_MASK_inst_addr                                        "0x0065"
#define  set_MISC_I2C_IC3_INTR_MASK_reg(data)                                    (*((volatile unsigned int*)MISC_I2C_IC3_INTR_MASK_reg)=data)
#define  get_MISC_I2C_IC3_INTR_MASK_reg                                          (*((volatile unsigned int*)MISC_I2C_IC3_INTR_MASK_reg))
#define  MISC_I2C_IC3_INTR_MASK_m_gen_call_shift                                 (11)
#define  MISC_I2C_IC3_INTR_MASK_m_start_det_shift                                (10)
#define  MISC_I2C_IC3_INTR_MASK_m_stop_det_shift                                 (9)
#define  MISC_I2C_IC3_INTR_MASK_m_activity_shift                                 (8)
#define  MISC_I2C_IC3_INTR_MASK_m_rx_done_shift                                  (7)
#define  MISC_I2C_IC3_INTR_MASK_m_tx_abrt_shift                                  (6)
#define  MISC_I2C_IC3_INTR_MASK_m_rd_req_shift                                   (5)
#define  MISC_I2C_IC3_INTR_MASK_m_tx_empty_shift                                 (4)
#define  MISC_I2C_IC3_INTR_MASK_m_tx_over_shift                                  (3)
#define  MISC_I2C_IC3_INTR_MASK_m_rx_full_shift                                  (2)
#define  MISC_I2C_IC3_INTR_MASK_m_rx_over_shift                                  (1)
#define  MISC_I2C_IC3_INTR_MASK_m_rx_under_shift                                 (0)
#define  MISC_I2C_IC3_INTR_MASK_m_gen_call_mask                                  (0x00000800)
#define  MISC_I2C_IC3_INTR_MASK_m_start_det_mask                                 (0x00000400)
#define  MISC_I2C_IC3_INTR_MASK_m_stop_det_mask                                  (0x00000200)
#define  MISC_I2C_IC3_INTR_MASK_m_activity_mask                                  (0x00000100)
#define  MISC_I2C_IC3_INTR_MASK_m_rx_done_mask                                   (0x00000080)
#define  MISC_I2C_IC3_INTR_MASK_m_tx_abrt_mask                                   (0x00000040)
#define  MISC_I2C_IC3_INTR_MASK_m_rd_req_mask                                    (0x00000020)
#define  MISC_I2C_IC3_INTR_MASK_m_tx_empty_mask                                  (0x00000010)
#define  MISC_I2C_IC3_INTR_MASK_m_tx_over_mask                                   (0x00000008)
#define  MISC_I2C_IC3_INTR_MASK_m_rx_full_mask                                   (0x00000004)
#define  MISC_I2C_IC3_INTR_MASK_m_rx_over_mask                                   (0x00000002)
#define  MISC_I2C_IC3_INTR_MASK_m_rx_under_mask                                  (0x00000001)
#define  MISC_I2C_IC3_INTR_MASK_m_gen_call(data)                                 (0x00000800&((data)<<11))
#define  MISC_I2C_IC3_INTR_MASK_m_start_det(data)                                (0x00000400&((data)<<10))
#define  MISC_I2C_IC3_INTR_MASK_m_stop_det(data)                                 (0x00000200&((data)<<9))
#define  MISC_I2C_IC3_INTR_MASK_m_activity(data)                                 (0x00000100&((data)<<8))
#define  MISC_I2C_IC3_INTR_MASK_m_rx_done(data)                                  (0x00000080&((data)<<7))
#define  MISC_I2C_IC3_INTR_MASK_m_tx_abrt(data)                                  (0x00000040&((data)<<6))
#define  MISC_I2C_IC3_INTR_MASK_m_rd_req(data)                                   (0x00000020&((data)<<5))
#define  MISC_I2C_IC3_INTR_MASK_m_tx_empty(data)                                 (0x00000010&((data)<<4))
#define  MISC_I2C_IC3_INTR_MASK_m_tx_over(data)                                  (0x00000008&((data)<<3))
#define  MISC_I2C_IC3_INTR_MASK_m_rx_full(data)                                  (0x00000004&((data)<<2))
#define  MISC_I2C_IC3_INTR_MASK_m_rx_over(data)                                  (0x00000002&((data)<<1))
#define  MISC_I2C_IC3_INTR_MASK_m_rx_under(data)                                 (0x00000001&(data))
#define  MISC_I2C_IC3_INTR_MASK_get_m_gen_call(data)                             ((0x00000800&(data))>>11)
#define  MISC_I2C_IC3_INTR_MASK_get_m_start_det(data)                            ((0x00000400&(data))>>10)
#define  MISC_I2C_IC3_INTR_MASK_get_m_stop_det(data)                             ((0x00000200&(data))>>9)
#define  MISC_I2C_IC3_INTR_MASK_get_m_activity(data)                             ((0x00000100&(data))>>8)
#define  MISC_I2C_IC3_INTR_MASK_get_m_rx_done(data)                              ((0x00000080&(data))>>7)
#define  MISC_I2C_IC3_INTR_MASK_get_m_tx_abrt(data)                              ((0x00000040&(data))>>6)
#define  MISC_I2C_IC3_INTR_MASK_get_m_rd_req(data)                               ((0x00000020&(data))>>5)
#define  MISC_I2C_IC3_INTR_MASK_get_m_tx_empty(data)                             ((0x00000010&(data))>>4)
#define  MISC_I2C_IC3_INTR_MASK_get_m_tx_over(data)                              ((0x00000008&(data))>>3)
#define  MISC_I2C_IC3_INTR_MASK_get_m_rx_full(data)                              ((0x00000004&(data))>>2)
#define  MISC_I2C_IC3_INTR_MASK_get_m_rx_over(data)                              ((0x00000002&(data))>>1)
#define  MISC_I2C_IC3_INTR_MASK_get_m_rx_under(data)                             (0x00000001&(data))

#define  MISC_I2C_IC3_RAW_INTR_STAT                                             0x1801BB34
#define  MISC_I2C_IC3_RAW_INTR_STAT_reg_addr                                     "0xB801BB34"
#define  MISC_I2C_IC3_RAW_INTR_STAT_reg                                          0xB801BB34
#define  MISC_I2C_IC3_RAW_INTR_STAT_inst_addr                                    "0x0066"
#define  set_MISC_I2C_IC3_RAW_INTR_STAT_reg(data)                                (*((volatile unsigned int*)MISC_I2C_IC3_RAW_INTR_STAT_reg)=data)
#define  get_MISC_I2C_IC3_RAW_INTR_STAT_reg                                      (*((volatile unsigned int*)MISC_I2C_IC3_RAW_INTR_STAT_reg))
#define  MISC_I2C_IC3_RAW_INTR_STAT_gen_call_shift                               (11)
#define  MISC_I2C_IC3_RAW_INTR_STAT_start_det_shift                              (10)
#define  MISC_I2C_IC3_RAW_INTR_STAT_stop_det_shift                               (9)
#define  MISC_I2C_IC3_RAW_INTR_STAT_activity_shift                               (8)
#define  MISC_I2C_IC3_RAW_INTR_STAT_rx_done_shift                                (7)
#define  MISC_I2C_IC3_RAW_INTR_STAT_tx_abrt_shift                                (6)
#define  MISC_I2C_IC3_RAW_INTR_STAT_rd_req_shift                                 (5)
#define  MISC_I2C_IC3_RAW_INTR_STAT_tx_empty_shift                               (4)
#define  MISC_I2C_IC3_RAW_INTR_STAT_tx_over_shift                                (3)
#define  MISC_I2C_IC3_RAW_INTR_STAT_rx_full_shift                                (2)
#define  MISC_I2C_IC3_RAW_INTR_STAT_rx_over_shift                                (1)
#define  MISC_I2C_IC3_RAW_INTR_STAT_rx_under_shift                               (0)
#define  MISC_I2C_IC3_RAW_INTR_STAT_gen_call_mask                                (0x00000800)
#define  MISC_I2C_IC3_RAW_INTR_STAT_start_det_mask                               (0x00000400)
#define  MISC_I2C_IC3_RAW_INTR_STAT_stop_det_mask                                (0x00000200)
#define  MISC_I2C_IC3_RAW_INTR_STAT_activity_mask                                (0x00000100)
#define  MISC_I2C_IC3_RAW_INTR_STAT_rx_done_mask                                 (0x00000080)
#define  MISC_I2C_IC3_RAW_INTR_STAT_tx_abrt_mask                                 (0x00000040)
#define  MISC_I2C_IC3_RAW_INTR_STAT_rd_req_mask                                  (0x00000020)
#define  MISC_I2C_IC3_RAW_INTR_STAT_tx_empty_mask                                (0x00000010)
#define  MISC_I2C_IC3_RAW_INTR_STAT_tx_over_mask                                 (0x00000008)
#define  MISC_I2C_IC3_RAW_INTR_STAT_rx_full_mask                                 (0x00000004)
#define  MISC_I2C_IC3_RAW_INTR_STAT_rx_over_mask                                 (0x00000002)
#define  MISC_I2C_IC3_RAW_INTR_STAT_rx_under_mask                                (0x00000001)
#define  MISC_I2C_IC3_RAW_INTR_STAT_gen_call(data)                               (0x00000800&((data)<<11))
#define  MISC_I2C_IC3_RAW_INTR_STAT_start_det(data)                              (0x00000400&((data)<<10))
#define  MISC_I2C_IC3_RAW_INTR_STAT_stop_det(data)                               (0x00000200&((data)<<9))
#define  MISC_I2C_IC3_RAW_INTR_STAT_activity(data)                               (0x00000100&((data)<<8))
#define  MISC_I2C_IC3_RAW_INTR_STAT_rx_done(data)                                (0x00000080&((data)<<7))
#define  MISC_I2C_IC3_RAW_INTR_STAT_tx_abrt(data)                                (0x00000040&((data)<<6))
#define  MISC_I2C_IC3_RAW_INTR_STAT_rd_req(data)                                 (0x00000020&((data)<<5))
#define  MISC_I2C_IC3_RAW_INTR_STAT_tx_empty(data)                               (0x00000010&((data)<<4))
#define  MISC_I2C_IC3_RAW_INTR_STAT_tx_over(data)                                (0x00000008&((data)<<3))
#define  MISC_I2C_IC3_RAW_INTR_STAT_rx_full(data)                                (0x00000004&((data)<<2))
#define  MISC_I2C_IC3_RAW_INTR_STAT_rx_over(data)                                (0x00000002&((data)<<1))
#define  MISC_I2C_IC3_RAW_INTR_STAT_rx_under(data)                               (0x00000001&(data))
#define  MISC_I2C_IC3_RAW_INTR_STAT_get_gen_call(data)                           ((0x00000800&(data))>>11)
#define  MISC_I2C_IC3_RAW_INTR_STAT_get_start_det(data)                          ((0x00000400&(data))>>10)
#define  MISC_I2C_IC3_RAW_INTR_STAT_get_stop_det(data)                           ((0x00000200&(data))>>9)
#define  MISC_I2C_IC3_RAW_INTR_STAT_get_activity(data)                           ((0x00000100&(data))>>8)
#define  MISC_I2C_IC3_RAW_INTR_STAT_get_rx_done(data)                            ((0x00000080&(data))>>7)
#define  MISC_I2C_IC3_RAW_INTR_STAT_get_tx_abrt(data)                            ((0x00000040&(data))>>6)
#define  MISC_I2C_IC3_RAW_INTR_STAT_get_rd_req(data)                             ((0x00000020&(data))>>5)
#define  MISC_I2C_IC3_RAW_INTR_STAT_get_tx_empty(data)                           ((0x00000010&(data))>>4)
#define  MISC_I2C_IC3_RAW_INTR_STAT_get_tx_over(data)                            ((0x00000008&(data))>>3)
#define  MISC_I2C_IC3_RAW_INTR_STAT_get_rx_full(data)                            ((0x00000004&(data))>>2)
#define  MISC_I2C_IC3_RAW_INTR_STAT_get_rx_over(data)                            ((0x00000002&(data))>>1)
#define  MISC_I2C_IC3_RAW_INTR_STAT_get_rx_under(data)                           (0x00000001&(data))

#define  MISC_I2C_IC3_RX_TL                                                     0x1801BB38
#define  MISC_I2C_IC3_RX_TL_reg_addr                                             "0xB801BB38"
#define  MISC_I2C_IC3_RX_TL_reg                                                  0xB801BB38
#define  MISC_I2C_IC3_RX_TL_inst_addr                                            "0x0067"
#define  set_MISC_I2C_IC3_RX_TL_reg(data)                                        (*((volatile unsigned int*)MISC_I2C_IC3_RX_TL_reg)=data)
#define  get_MISC_I2C_IC3_RX_TL_reg                                              (*((volatile unsigned int*)MISC_I2C_IC3_RX_TL_reg))
#define  MISC_I2C_IC3_RX_TL_rx_tl_shift                                          (0)
#define  MISC_I2C_IC3_RX_TL_rx_tl_mask                                           (0x000000FF)
#define  MISC_I2C_IC3_RX_TL_rx_tl(data)                                          (0x000000FF&(data))
#define  MISC_I2C_IC3_RX_TL_get_rx_tl(data)                                      (0x000000FF&(data))

#define  MISC_I2C_IC3_TX_TL                                                     0x1801BB3C
#define  MISC_I2C_IC3_TX_TL_reg_addr                                             "0xB801BB3C"
#define  MISC_I2C_IC3_TX_TL_reg                                                  0xB801BB3C
#define  MISC_I2C_IC3_TX_TL_inst_addr                                            "0x0068"
#define  set_MISC_I2C_IC3_TX_TL_reg(data)                                        (*((volatile unsigned int*)MISC_I2C_IC3_TX_TL_reg)=data)
#define  get_MISC_I2C_IC3_TX_TL_reg                                              (*((volatile unsigned int*)MISC_I2C_IC3_TX_TL_reg))
#define  MISC_I2C_IC3_TX_TL_tx_tl_shift                                          (0)
#define  MISC_I2C_IC3_TX_TL_tx_tl_mask                                           (0x000000FF)
#define  MISC_I2C_IC3_TX_TL_tx_tl(data)                                          (0x000000FF&(data))
#define  MISC_I2C_IC3_TX_TL_get_tx_tl(data)                                      (0x000000FF&(data))

#define  MISC_I2C_IC3_CLR_INTR                                                  0x1801BB40
#define  MISC_I2C_IC3_CLR_INTR_reg_addr                                          "0xB801BB40"
#define  MISC_I2C_IC3_CLR_INTR_reg                                               0xB801BB40
#define  MISC_I2C_IC3_CLR_INTR_inst_addr                                         "0x0069"
#define  set_MISC_I2C_IC3_CLR_INTR_reg(data)                                     (*((volatile unsigned int*)MISC_I2C_IC3_CLR_INTR_reg)=data)
#define  get_MISC_I2C_IC3_CLR_INTR_reg                                           (*((volatile unsigned int*)MISC_I2C_IC3_CLR_INTR_reg))
#define  MISC_I2C_IC3_CLR_INTR_clr_intr_shift                                    (0)
#define  MISC_I2C_IC3_CLR_INTR_clr_intr_mask                                     (0x00000001)
#define  MISC_I2C_IC3_CLR_INTR_clr_intr(data)                                    (0x00000001&(data))
#define  MISC_I2C_IC3_CLR_INTR_get_clr_intr(data)                                (0x00000001&(data))

#define  MISC_I2C_IC3_CLR_RX_UNDER                                              0x1801BB44
#define  MISC_I2C_IC3_CLR_RX_UNDER_reg_addr                                      "0xB801BB44"
#define  MISC_I2C_IC3_CLR_RX_UNDER_reg                                           0xB801BB44
#define  MISC_I2C_IC3_CLR_RX_UNDER_inst_addr                                     "0x006A"
#define  set_MISC_I2C_IC3_CLR_RX_UNDER_reg(data)                                 (*((volatile unsigned int*)MISC_I2C_IC3_CLR_RX_UNDER_reg)=data)
#define  get_MISC_I2C_IC3_CLR_RX_UNDER_reg                                       (*((volatile unsigned int*)MISC_I2C_IC3_CLR_RX_UNDER_reg))
#define  MISC_I2C_IC3_CLR_RX_UNDER_clr_rx_under_shift                            (0)
#define  MISC_I2C_IC3_CLR_RX_UNDER_clr_rx_under_mask                             (0x00000001)
#define  MISC_I2C_IC3_CLR_RX_UNDER_clr_rx_under(data)                            (0x00000001&(data))
#define  MISC_I2C_IC3_CLR_RX_UNDER_get_clr_rx_under(data)                        (0x00000001&(data))

#define  MISC_I2C_IC3_CLR_RX_OVER                                               0x1801BB48
#define  MISC_I2C_IC3_CLR_RX_OVER_reg_addr                                       "0xB801BB48"
#define  MISC_I2C_IC3_CLR_RX_OVER_reg                                            0xB801BB48
#define  MISC_I2C_IC3_CLR_RX_OVER_inst_addr                                      "0x006B"
#define  set_MISC_I2C_IC3_CLR_RX_OVER_reg(data)                                  (*((volatile unsigned int*)MISC_I2C_IC3_CLR_RX_OVER_reg)=data)
#define  get_MISC_I2C_IC3_CLR_RX_OVER_reg                                        (*((volatile unsigned int*)MISC_I2C_IC3_CLR_RX_OVER_reg))
#define  MISC_I2C_IC3_CLR_RX_OVER_clr_rx_over_shift                              (0)
#define  MISC_I2C_IC3_CLR_RX_OVER_clr_rx_over_mask                               (0x00000001)
#define  MISC_I2C_IC3_CLR_RX_OVER_clr_rx_over(data)                              (0x00000001&(data))
#define  MISC_I2C_IC3_CLR_RX_OVER_get_clr_rx_over(data)                          (0x00000001&(data))

#define  MISC_I2C_IC3_CLR_TX_OVER                                               0x1801BB4C
#define  MISC_I2C_IC3_CLR_TX_OVER_reg_addr                                       "0xB801BB4C"
#define  MISC_I2C_IC3_CLR_TX_OVER_reg                                            0xB801BB4C
#define  MISC_I2C_IC3_CLR_TX_OVER_inst_addr                                      "0x006C"
#define  set_MISC_I2C_IC3_CLR_TX_OVER_reg(data)                                  (*((volatile unsigned int*)MISC_I2C_IC3_CLR_TX_OVER_reg)=data)
#define  get_MISC_I2C_IC3_CLR_TX_OVER_reg                                        (*((volatile unsigned int*)MISC_I2C_IC3_CLR_TX_OVER_reg))
#define  MISC_I2C_IC3_CLR_TX_OVER_clr_tx_over_shift                              (0)
#define  MISC_I2C_IC3_CLR_TX_OVER_clr_tx_over_mask                               (0x00000001)
#define  MISC_I2C_IC3_CLR_TX_OVER_clr_tx_over(data)                              (0x00000001&(data))
#define  MISC_I2C_IC3_CLR_TX_OVER_get_clr_tx_over(data)                          (0x00000001&(data))

#define  MISC_I2C_IC3_CLR_RD_REQ                                                0x1801BB50
#define  MISC_I2C_IC3_CLR_RD_REQ_reg_addr                                        "0xB801BB50"
#define  MISC_I2C_IC3_CLR_RD_REQ_reg                                             0xB801BB50
#define  MISC_I2C_IC3_CLR_RD_REQ_inst_addr                                       "0x006D"
#define  set_MISC_I2C_IC3_CLR_RD_REQ_reg(data)                                   (*((volatile unsigned int*)MISC_I2C_IC3_CLR_RD_REQ_reg)=data)
#define  get_MISC_I2C_IC3_CLR_RD_REQ_reg                                         (*((volatile unsigned int*)MISC_I2C_IC3_CLR_RD_REQ_reg))
#define  MISC_I2C_IC3_CLR_RD_REQ_clr_rd_req_shift                                (0)
#define  MISC_I2C_IC3_CLR_RD_REQ_clr_rd_req_mask                                 (0x00000001)
#define  MISC_I2C_IC3_CLR_RD_REQ_clr_rd_req(data)                                (0x00000001&(data))
#define  MISC_I2C_IC3_CLR_RD_REQ_get_clr_rd_req(data)                            (0x00000001&(data))

#define  MISC_I2C_IC3_CLR_TX_ABRT                                               0x1801BB54
#define  MISC_I2C_IC3_CLR_TX_ABRT_reg_addr                                       "0xB801BB54"
#define  MISC_I2C_IC3_CLR_TX_ABRT_reg                                            0xB801BB54
#define  MISC_I2C_IC3_CLR_TX_ABRT_inst_addr                                      "0x006E"
#define  set_MISC_I2C_IC3_CLR_TX_ABRT_reg(data)                                  (*((volatile unsigned int*)MISC_I2C_IC3_CLR_TX_ABRT_reg)=data)
#define  get_MISC_I2C_IC3_CLR_TX_ABRT_reg                                        (*((volatile unsigned int*)MISC_I2C_IC3_CLR_TX_ABRT_reg))
#define  MISC_I2C_IC3_CLR_TX_ABRT_clr_tx_abrt_shift                              (0)
#define  MISC_I2C_IC3_CLR_TX_ABRT_clr_tx_abrt_mask                               (0x00000001)
#define  MISC_I2C_IC3_CLR_TX_ABRT_clr_tx_abrt(data)                              (0x00000001&(data))
#define  MISC_I2C_IC3_CLR_TX_ABRT_get_clr_tx_abrt(data)                          (0x00000001&(data))

#define  MISC_I2C_IC3_CLR_RX_DONE                                               0x1801BB58
#define  MISC_I2C_IC3_CLR_RX_DONE_reg_addr                                       "0xB801BB58"
#define  MISC_I2C_IC3_CLR_RX_DONE_reg                                            0xB801BB58
#define  MISC_I2C_IC3_CLR_RX_DONE_inst_addr                                      "0x006F"
#define  set_MISC_I2C_IC3_CLR_RX_DONE_reg(data)                                  (*((volatile unsigned int*)MISC_I2C_IC3_CLR_RX_DONE_reg)=data)
#define  get_MISC_I2C_IC3_CLR_RX_DONE_reg                                        (*((volatile unsigned int*)MISC_I2C_IC3_CLR_RX_DONE_reg))
#define  MISC_I2C_IC3_CLR_RX_DONE_clr_rx_done_shift                              (0)
#define  MISC_I2C_IC3_CLR_RX_DONE_clr_rx_done_mask                               (0x00000001)
#define  MISC_I2C_IC3_CLR_RX_DONE_clr_rx_done(data)                              (0x00000001&(data))
#define  MISC_I2C_IC3_CLR_RX_DONE_get_clr_rx_done(data)                          (0x00000001&(data))

#define  MISC_I2C_IC3_CLR_ACTIVITY                                              0x1801BB5C
#define  MISC_I2C_IC3_CLR_ACTIVITY_reg_addr                                      "0xB801BB5C"
#define  MISC_I2C_IC3_CLR_ACTIVITY_reg                                           0xB801BB5C
#define  MISC_I2C_IC3_CLR_ACTIVITY_inst_addr                                     "0x0070"
#define  set_MISC_I2C_IC3_CLR_ACTIVITY_reg(data)                                 (*((volatile unsigned int*)MISC_I2C_IC3_CLR_ACTIVITY_reg)=data)
#define  get_MISC_I2C_IC3_CLR_ACTIVITY_reg                                       (*((volatile unsigned int*)MISC_I2C_IC3_CLR_ACTIVITY_reg))
#define  MISC_I2C_IC3_CLR_ACTIVITY_clr_activity_shift                            (0)
#define  MISC_I2C_IC3_CLR_ACTIVITY_clr_activity_mask                             (0x00000001)
#define  MISC_I2C_IC3_CLR_ACTIVITY_clr_activity(data)                            (0x00000001&(data))
#define  MISC_I2C_IC3_CLR_ACTIVITY_get_clr_activity(data)                        (0x00000001&(data))

#define  MISC_I2C_IC3_CLR_STOP_DET                                              0x1801BB60
#define  MISC_I2C_IC3_CLR_STOP_DET_reg_addr                                      "0xB801BB60"
#define  MISC_I2C_IC3_CLR_STOP_DET_reg                                           0xB801BB60
#define  MISC_I2C_IC3_CLR_STOP_DET_inst_addr                                     "0x0071"
#define  set_MISC_I2C_IC3_CLR_STOP_DET_reg(data)                                 (*((volatile unsigned int*)MISC_I2C_IC3_CLR_STOP_DET_reg)=data)
#define  get_MISC_I2C_IC3_CLR_STOP_DET_reg                                       (*((volatile unsigned int*)MISC_I2C_IC3_CLR_STOP_DET_reg))
#define  MISC_I2C_IC3_CLR_STOP_DET_clr_stop_det_shift                            (0)
#define  MISC_I2C_IC3_CLR_STOP_DET_clr_stop_det_mask                             (0x00000001)
#define  MISC_I2C_IC3_CLR_STOP_DET_clr_stop_det(data)                            (0x00000001&(data))
#define  MISC_I2C_IC3_CLR_STOP_DET_get_clr_stop_det(data)                        (0x00000001&(data))

#define  MISC_I2C_IC3_CLR_START_DET                                             0x1801BB64
#define  MISC_I2C_IC3_CLR_START_DET_reg_addr                                     "0xB801BB64"
#define  MISC_I2C_IC3_CLR_START_DET_reg                                          0xB801BB64
#define  MISC_I2C_IC3_CLR_START_DET_inst_addr                                    "0x0072"
#define  set_MISC_I2C_IC3_CLR_START_DET_reg(data)                                (*((volatile unsigned int*)MISC_I2C_IC3_CLR_START_DET_reg)=data)
#define  get_MISC_I2C_IC3_CLR_START_DET_reg                                      (*((volatile unsigned int*)MISC_I2C_IC3_CLR_START_DET_reg))
#define  MISC_I2C_IC3_CLR_START_DET_clr_start_det_shift                          (0)
#define  MISC_I2C_IC3_CLR_START_DET_clr_start_det_mask                           (0x00000001)
#define  MISC_I2C_IC3_CLR_START_DET_clr_start_det(data)                          (0x00000001&(data))
#define  MISC_I2C_IC3_CLR_START_DET_get_clr_start_det(data)                      (0x00000001&(data))

#define  MISC_I2C_IC3_CLR_GEN_CALL                                              0x1801BB68
#define  MISC_I2C_IC3_CLR_GEN_CALL_reg_addr                                      "0xB801BB68"
#define  MISC_I2C_IC3_CLR_GEN_CALL_reg                                           0xB801BB68
#define  MISC_I2C_IC3_CLR_GEN_CALL_inst_addr                                     "0x0073"
#define  set_MISC_I2C_IC3_CLR_GEN_CALL_reg(data)                                 (*((volatile unsigned int*)MISC_I2C_IC3_CLR_GEN_CALL_reg)=data)
#define  get_MISC_I2C_IC3_CLR_GEN_CALL_reg                                       (*((volatile unsigned int*)MISC_I2C_IC3_CLR_GEN_CALL_reg))
#define  MISC_I2C_IC3_CLR_GEN_CALL_clr_gen_call_shift                            (0)
#define  MISC_I2C_IC3_CLR_GEN_CALL_clr_gen_call_mask                             (0x00000001)
#define  MISC_I2C_IC3_CLR_GEN_CALL_clr_gen_call(data)                            (0x00000001&(data))
#define  MISC_I2C_IC3_CLR_GEN_CALL_get_clr_gen_call(data)                        (0x00000001&(data))

#define  MISC_I2C_IC3_ENABLE                                                    0x1801BB6C
#define  MISC_I2C_IC3_ENABLE_reg_addr                                            "0xB801BB6C"
#define  MISC_I2C_IC3_ENABLE_reg                                                 0xB801BB6C
#define  MISC_I2C_IC3_ENABLE_inst_addr                                           "0x0074"
#define  set_MISC_I2C_IC3_ENABLE_reg(data)                                       (*((volatile unsigned int*)MISC_I2C_IC3_ENABLE_reg)=data)
#define  get_MISC_I2C_IC3_ENABLE_reg                                             (*((volatile unsigned int*)MISC_I2C_IC3_ENABLE_reg))
#define  MISC_I2C_IC3_ENABLE_enable_shift                                        (0)
#define  MISC_I2C_IC3_ENABLE_enable_mask                                         (0x00000001)
#define  MISC_I2C_IC3_ENABLE_enable(data)                                        (0x00000001&(data))
#define  MISC_I2C_IC3_ENABLE_get_enable(data)                                    (0x00000001&(data))

#define  MISC_I2C_IC3_STATUS                                                    0x1801BB70
#define  MISC_I2C_IC3_STATUS_reg_addr                                            "0xB801BB70"
#define  MISC_I2C_IC3_STATUS_reg                                                 0xB801BB70
#define  MISC_I2C_IC3_STATUS_inst_addr                                           "0x0075"
#define  set_MISC_I2C_IC3_STATUS_reg(data)                                       (*((volatile unsigned int*)MISC_I2C_IC3_STATUS_reg)=data)
#define  get_MISC_I2C_IC3_STATUS_reg                                             (*((volatile unsigned int*)MISC_I2C_IC3_STATUS_reg))
#define  MISC_I2C_IC3_STATUS_slv_activity_shift                                  (6)
#define  MISC_I2C_IC3_STATUS_mst_activity_shift                                  (5)
#define  MISC_I2C_IC3_STATUS_rff_shift                                           (4)
#define  MISC_I2C_IC3_STATUS_rfne_shift                                          (3)
#define  MISC_I2C_IC3_STATUS_tfe_shift                                           (2)
#define  MISC_I2C_IC3_STATUS_tfnf_shift                                          (1)
#define  MISC_I2C_IC3_STATUS_activity_shift                                      (0)
#define  MISC_I2C_IC3_STATUS_slv_activity_mask                                   (0x00000040)
#define  MISC_I2C_IC3_STATUS_mst_activity_mask                                   (0x00000020)
#define  MISC_I2C_IC3_STATUS_rff_mask                                            (0x00000010)
#define  MISC_I2C_IC3_STATUS_rfne_mask                                           (0x00000008)
#define  MISC_I2C_IC3_STATUS_tfe_mask                                            (0x00000004)
#define  MISC_I2C_IC3_STATUS_tfnf_mask                                           (0x00000002)
#define  MISC_I2C_IC3_STATUS_activity_mask                                       (0x00000001)
#define  MISC_I2C_IC3_STATUS_slv_activity(data)                                  (0x00000040&((data)<<6))
#define  MISC_I2C_IC3_STATUS_mst_activity(data)                                  (0x00000020&((data)<<5))
#define  MISC_I2C_IC3_STATUS_rff(data)                                           (0x00000010&((data)<<4))
#define  MISC_I2C_IC3_STATUS_rfne(data)                                          (0x00000008&((data)<<3))
#define  MISC_I2C_IC3_STATUS_tfe(data)                                           (0x00000004&((data)<<2))
#define  MISC_I2C_IC3_STATUS_tfnf(data)                                          (0x00000002&((data)<<1))
#define  MISC_I2C_IC3_STATUS_activity(data)                                      (0x00000001&(data))
#define  MISC_I2C_IC3_STATUS_get_slv_activity(data)                              ((0x00000040&(data))>>6)
#define  MISC_I2C_IC3_STATUS_get_mst_activity(data)                              ((0x00000020&(data))>>5)
#define  MISC_I2C_IC3_STATUS_get_rff(data)                                       ((0x00000010&(data))>>4)
#define  MISC_I2C_IC3_STATUS_get_rfne(data)                                      ((0x00000008&(data))>>3)
#define  MISC_I2C_IC3_STATUS_get_tfe(data)                                       ((0x00000004&(data))>>2)
#define  MISC_I2C_IC3_STATUS_get_tfnf(data)                                      ((0x00000002&(data))>>1)
#define  MISC_I2C_IC3_STATUS_get_activity(data)                                  (0x00000001&(data))

#define  MISC_I2C_IC3_TXFLR                                                     0x1801BB74
#define  MISC_I2C_IC3_TXFLR_reg_addr                                             "0xB801BB74"
#define  MISC_I2C_IC3_TXFLR_reg                                                  0xB801BB74
#define  MISC_I2C_IC3_TXFLR_inst_addr                                            "0x0076"
#define  set_MISC_I2C_IC3_TXFLR_reg(data)                                        (*((volatile unsigned int*)MISC_I2C_IC3_TXFLR_reg)=data)
#define  get_MISC_I2C_IC3_TXFLR_reg                                              (*((volatile unsigned int*)MISC_I2C_IC3_TXFLR_reg))
#define  MISC_I2C_IC3_TXFLR_txflr_shift                                          (0)
#define  MISC_I2C_IC3_TXFLR_txflr_mask                                           (0x0000003F)
#define  MISC_I2C_IC3_TXFLR_txflr(data)                                          (0x0000003F&(data))
#define  MISC_I2C_IC3_TXFLR_get_txflr(data)                                      (0x0000003F&(data))

#define  MISC_I2C_IC3_RXFLR                                                     0x1801BB78
#define  MISC_I2C_IC3_RXFLR_reg_addr                                             "0xB801BB78"
#define  MISC_I2C_IC3_RXFLR_reg                                                  0xB801BB78
#define  MISC_I2C_IC3_RXFLR_inst_addr                                            "0x0077"
#define  set_MISC_I2C_IC3_RXFLR_reg(data)                                        (*((volatile unsigned int*)MISC_I2C_IC3_RXFLR_reg)=data)
#define  get_MISC_I2C_IC3_RXFLR_reg                                              (*((volatile unsigned int*)MISC_I2C_IC3_RXFLR_reg))
#define  MISC_I2C_IC3_RXFLR_rxflr_shift                                          (0)
#define  MISC_I2C_IC3_RXFLR_rxflr_mask                                           (0x0000003F)
#define  MISC_I2C_IC3_RXFLR_rxflr(data)                                          (0x0000003F&(data))
#define  MISC_I2C_IC3_RXFLR_get_rxflr(data)                                      (0x0000003F&(data))

#define  MISC_I2C_IC3_SDA_HOLD                                                  0x1801BB7C
#define  MISC_I2C_IC3_SDA_HOLD_reg_addr                                          "0xB801BB7C"
#define  MISC_I2C_IC3_SDA_HOLD_reg                                               0xB801BB7C
#define  MISC_I2C_IC3_SDA_HOLD_inst_addr                                         "0x0078"
#define  set_MISC_I2C_IC3_SDA_HOLD_reg(data)                                     (*((volatile unsigned int*)MISC_I2C_IC3_SDA_HOLD_reg)=data)
#define  get_MISC_I2C_IC3_SDA_HOLD_reg                                           (*((volatile unsigned int*)MISC_I2C_IC3_SDA_HOLD_reg))
#define  MISC_I2C_IC3_SDA_HOLD_ic_sda_hold_shift                                 (0)
#define  MISC_I2C_IC3_SDA_HOLD_ic_sda_hold_mask                                  (0x00FFFFFF)
#define  MISC_I2C_IC3_SDA_HOLD_ic_sda_hold(data)                                 (0x00FFFFFF&(data))
#define  MISC_I2C_IC3_SDA_HOLD_get_ic_sda_hold(data)                             (0x00FFFFFF&(data))

#define  MISC_I2C_IC3_TX_ABRT_SOURCE                                            0x1801BB80
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_reg_addr                                    "0xB801BB80"
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_reg                                         0xB801BB80
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_inst_addr                                   "0x0079"
#define  set_MISC_I2C_IC3_TX_ABRT_SOURCE_reg(data)                               (*((volatile unsigned int*)MISC_I2C_IC3_TX_ABRT_SOURCE_reg)=data)
#define  get_MISC_I2C_IC3_TX_ABRT_SOURCE_reg                                     (*((volatile unsigned int*)MISC_I2C_IC3_TX_ABRT_SOURCE_reg))
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_slvrd_intx_shift                       (15)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_slv_arblost_shift                      (14)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_slvflush_txfifo_shift                  (13)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_arb_lost_shift                              (12)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_arb_master_dis_shift                        (11)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_10b_rd_norstrt_shift                   (10)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_sbyte_norstrt_shift                    (9)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_hs_norstrt_shift                       (8)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_sbyte_ackdet_shift                     (7)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_hs_ackdet_shift                        (6)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_gcall_read_shift                       (5)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_gcall_noack_shift                      (4)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_txdata_noack_shift                     (3)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_10addr2_noack_shift                    (2)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_10addr1_noack_shift                    (1)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_7b_addr_noack_shift                    (0)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_slvrd_intx_mask                        (0x00008000)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_slv_arblost_mask                       (0x00004000)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_slvflush_txfifo_mask                   (0x00002000)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_arb_lost_mask                               (0x00001000)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_arb_master_dis_mask                         (0x00000800)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_10b_rd_norstrt_mask                    (0x00000400)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_sbyte_norstrt_mask                     (0x00000200)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_hs_norstrt_mask                        (0x00000100)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_sbyte_ackdet_mask                      (0x00000080)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_hs_ackdet_mask                         (0x00000040)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_gcall_read_mask                        (0x00000020)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_gcall_noack_mask                       (0x00000010)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_txdata_noack_mask                      (0x00000008)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_10addr2_noack_mask                     (0x00000004)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_10addr1_noack_mask                     (0x00000002)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_7b_addr_noack_mask                     (0x00000001)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_slvrd_intx(data)                       (0x00008000&((data)<<15))
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_slv_arblost(data)                      (0x00004000&((data)<<14))
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_slvflush_txfifo(data)                  (0x00002000&((data)<<13))
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_arb_lost(data)                              (0x00001000&((data)<<12))
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_arb_master_dis(data)                        (0x00000800&((data)<<11))
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_10b_rd_norstrt(data)                   (0x00000400&((data)<<10))
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_sbyte_norstrt(data)                    (0x00000200&((data)<<9))
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_hs_norstrt(data)                       (0x00000100&((data)<<8))
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_sbyte_ackdet(data)                     (0x00000080&((data)<<7))
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_hs_ackdet(data)                        (0x00000040&((data)<<6))
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_gcall_read(data)                       (0x00000020&((data)<<5))
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_gcall_noack(data)                      (0x00000010&((data)<<4))
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_txdata_noack(data)                     (0x00000008&((data)<<3))
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_10addr2_noack(data)                    (0x00000004&((data)<<2))
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_10addr1_noack(data)                    (0x00000002&((data)<<1))
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_abrt_7b_addr_noack(data)                    (0x00000001&(data))
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_get_abrt_slvrd_intx(data)                   ((0x00008000&(data))>>15)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_get_abrt_slv_arblost(data)                  ((0x00004000&(data))>>14)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_get_abrt_slvflush_txfifo(data)              ((0x00002000&(data))>>13)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_get_arb_lost(data)                          ((0x00001000&(data))>>12)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_get_arb_master_dis(data)                    ((0x00000800&(data))>>11)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_get_abrt_10b_rd_norstrt(data)               ((0x00000400&(data))>>10)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_get_abrt_sbyte_norstrt(data)                ((0x00000200&(data))>>9)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_get_abrt_hs_norstrt(data)                   ((0x00000100&(data))>>8)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_get_abrt_sbyte_ackdet(data)                 ((0x00000080&(data))>>7)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_get_abrt_hs_ackdet(data)                    ((0x00000040&(data))>>6)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_get_abrt_gcall_read(data)                   ((0x00000020&(data))>>5)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_get_abrt_gcall_noack(data)                  ((0x00000010&(data))>>4)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_get_abrt_txdata_noack(data)                 ((0x00000008&(data))>>3)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_get_abrt_10addr2_noack(data)                ((0x00000004&(data))>>2)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_get_abrt_10addr1_noack(data)                ((0x00000002&(data))>>1)
#define  MISC_I2C_IC3_TX_ABRT_SOURCE_get_abrt_7b_addr_noack(data)                (0x00000001&(data))

#define  MISC_I2C_IC3_SLV_DATA_NACK_ONLY                                        0x1801BB84
#define  MISC_I2C_IC3_SLV_DATA_NACK_ONLY_reg_addr                                "0xB801BB84"
#define  MISC_I2C_IC3_SLV_DATA_NACK_ONLY_reg                                     0xB801BB84
#define  MISC_I2C_IC3_SLV_DATA_NACK_ONLY_inst_addr                               "0x007A"
#define  set_MISC_I2C_IC3_SLV_DATA_NACK_ONLY_reg(data)                           (*((volatile unsigned int*)MISC_I2C_IC3_SLV_DATA_NACK_ONLY_reg)=data)
#define  get_MISC_I2C_IC3_SLV_DATA_NACK_ONLY_reg                                 (*((volatile unsigned int*)MISC_I2C_IC3_SLV_DATA_NACK_ONLY_reg))
#define  MISC_I2C_IC3_SLV_DATA_NACK_ONLY_nack_shift                              (0)
#define  MISC_I2C_IC3_SLV_DATA_NACK_ONLY_nack_mask                               (0x00000001)
#define  MISC_I2C_IC3_SLV_DATA_NACK_ONLY_nack(data)                              (0x00000001&(data))
#define  MISC_I2C_IC3_SLV_DATA_NACK_ONLY_get_nack(data)                          (0x00000001&(data))

#define  MISC_I2C_IC3_SDA_SETUP                                                 0x1801BB94
#define  MISC_I2C_IC3_SDA_SETUP_reg_addr                                         "0xB801BB94"
#define  MISC_I2C_IC3_SDA_SETUP_reg                                              0xB801BB94
#define  MISC_I2C_IC3_SDA_SETUP_inst_addr                                        "0x007B"
#define  set_MISC_I2C_IC3_SDA_SETUP_reg(data)                                    (*((volatile unsigned int*)MISC_I2C_IC3_SDA_SETUP_reg)=data)
#define  get_MISC_I2C_IC3_SDA_SETUP_reg                                          (*((volatile unsigned int*)MISC_I2C_IC3_SDA_SETUP_reg))
#define  MISC_I2C_IC3_SDA_SETUP_sda_setup_shift                                  (0)
#define  MISC_I2C_IC3_SDA_SETUP_sda_setup_mask                                   (0x000000FF)
#define  MISC_I2C_IC3_SDA_SETUP_sda_setup(data)                                  (0x000000FF&(data))
#define  MISC_I2C_IC3_SDA_SETUP_get_sda_setup(data)                              (0x000000FF&(data))

#define  MISC_I2C_IC3_ACK_GENERAL_CALL                                          0x1801BB98
#define  MISC_I2C_IC3_ACK_GENERAL_CALL_reg_addr                                  "0xB801BB98"
#define  MISC_I2C_IC3_ACK_GENERAL_CALL_reg                                       0xB801BB98
#define  MISC_I2C_IC3_ACK_GENERAL_CALL_inst_addr                                 "0x007C"
#define  set_MISC_I2C_IC3_ACK_GENERAL_CALL_reg(data)                             (*((volatile unsigned int*)MISC_I2C_IC3_ACK_GENERAL_CALL_reg)=data)
#define  get_MISC_I2C_IC3_ACK_GENERAL_CALL_reg                                   (*((volatile unsigned int*)MISC_I2C_IC3_ACK_GENERAL_CALL_reg))
#define  MISC_I2C_IC3_ACK_GENERAL_CALL_ack_gen_call_shift                        (0)
#define  MISC_I2C_IC3_ACK_GENERAL_CALL_ack_gen_call_mask                         (0x00000001)
#define  MISC_I2C_IC3_ACK_GENERAL_CALL_ack_gen_call(data)                        (0x00000001&(data))
#define  MISC_I2C_IC3_ACK_GENERAL_CALL_get_ack_gen_call(data)                    (0x00000001&(data))

#define  MISC_I2C_IC3_ENABLE_STATUS                                             0x1801BB9C
#define  MISC_I2C_IC3_ENABLE_STATUS_reg_addr                                     "0xB801BB9C"
#define  MISC_I2C_IC3_ENABLE_STATUS_reg                                          0xB801BB9C
#define  MISC_I2C_IC3_ENABLE_STATUS_inst_addr                                    "0x007D"
#define  set_MISC_I2C_IC3_ENABLE_STATUS_reg(data)                                (*((volatile unsigned int*)MISC_I2C_IC3_ENABLE_STATUS_reg)=data)
#define  get_MISC_I2C_IC3_ENABLE_STATUS_reg                                      (*((volatile unsigned int*)MISC_I2C_IC3_ENABLE_STATUS_reg))
#define  MISC_I2C_IC3_ENABLE_STATUS_slv_rx_data_lost_shift                       (2)
#define  MISC_I2C_IC3_ENABLE_STATUS_slv_disabled_while_busy_shift                (1)
#define  MISC_I2C_IC3_ENABLE_STATUS_ic_en_shift                                  (0)
#define  MISC_I2C_IC3_ENABLE_STATUS_slv_rx_data_lost_mask                        (0x00000004)
#define  MISC_I2C_IC3_ENABLE_STATUS_slv_disabled_while_busy_mask                 (0x00000002)
#define  MISC_I2C_IC3_ENABLE_STATUS_ic_en_mask                                   (0x00000001)
#define  MISC_I2C_IC3_ENABLE_STATUS_slv_rx_data_lost(data)                       (0x00000004&((data)<<2))
#define  MISC_I2C_IC3_ENABLE_STATUS_slv_disabled_while_busy(data)                (0x00000002&((data)<<1))
#define  MISC_I2C_IC3_ENABLE_STATUS_ic_en(data)                                  (0x00000001&(data))
#define  MISC_I2C_IC3_ENABLE_STATUS_get_slv_rx_data_lost(data)                   ((0x00000004&(data))>>2)
#define  MISC_I2C_IC3_ENABLE_STATUS_get_slv_disabled_while_busy(data)            ((0x00000002&(data))>>1)
#define  MISC_I2C_IC3_ENABLE_STATUS_get_ic_en(data)                              (0x00000001&(data))

#define  MISC_I2C_IC3_COMP_PARAM_1                                              0x1801BBF4
#define  MISC_I2C_IC3_COMP_PARAM_1_reg_addr                                      "0xB801BBF4"
#define  MISC_I2C_IC3_COMP_PARAM_1_reg                                           0xB801BBF4
#define  MISC_I2C_IC3_COMP_PARAM_1_inst_addr                                     "0x007E"
#define  set_MISC_I2C_IC3_COMP_PARAM_1_reg(data)                                 (*((volatile unsigned int*)MISC_I2C_IC3_COMP_PARAM_1_reg)=data)
#define  get_MISC_I2C_IC3_COMP_PARAM_1_reg                                       (*((volatile unsigned int*)MISC_I2C_IC3_COMP_PARAM_1_reg))
#define  MISC_I2C_IC3_COMP_PARAM_1_tx_buffer_depth_shift                         (16)
#define  MISC_I2C_IC3_COMP_PARAM_1_rx_buffer_depth_shift                         (8)
#define  MISC_I2C_IC3_COMP_PARAM_1_add_encoded_params_shift                      (7)
#define  MISC_I2C_IC3_COMP_PARAM_1_has_dma_shift                                 (6)
#define  MISC_I2C_IC3_COMP_PARAM_1_intr_io_shift                                 (5)
#define  MISC_I2C_IC3_COMP_PARAM_1_hc_count_values_shift                         (4)
#define  MISC_I2C_IC3_COMP_PARAM_1_max_speed_mode_shift                          (2)
#define  MISC_I2C_IC3_COMP_PARAM_1_apb_data_width_shift                          (0)
#define  MISC_I2C_IC3_COMP_PARAM_1_tx_buffer_depth_mask                          (0x00FF0000)
#define  MISC_I2C_IC3_COMP_PARAM_1_rx_buffer_depth_mask                          (0x0000FF00)
#define  MISC_I2C_IC3_COMP_PARAM_1_add_encoded_params_mask                       (0x00000080)
#define  MISC_I2C_IC3_COMP_PARAM_1_has_dma_mask                                  (0x00000040)
#define  MISC_I2C_IC3_COMP_PARAM_1_intr_io_mask                                  (0x00000020)
#define  MISC_I2C_IC3_COMP_PARAM_1_hc_count_values_mask                          (0x00000010)
#define  MISC_I2C_IC3_COMP_PARAM_1_max_speed_mode_mask                           (0x0000000C)
#define  MISC_I2C_IC3_COMP_PARAM_1_apb_data_width_mask                           (0x00000003)
#define  MISC_I2C_IC3_COMP_PARAM_1_tx_buffer_depth(data)                         (0x00FF0000&((data)<<16))
#define  MISC_I2C_IC3_COMP_PARAM_1_rx_buffer_depth(data)                         (0x0000FF00&((data)<<8))
#define  MISC_I2C_IC3_COMP_PARAM_1_add_encoded_params(data)                      (0x00000080&((data)<<7))
#define  MISC_I2C_IC3_COMP_PARAM_1_has_dma(data)                                 (0x00000040&((data)<<6))
#define  MISC_I2C_IC3_COMP_PARAM_1_intr_io(data)                                 (0x00000020&((data)<<5))
#define  MISC_I2C_IC3_COMP_PARAM_1_hc_count_values(data)                         (0x00000010&((data)<<4))
#define  MISC_I2C_IC3_COMP_PARAM_1_max_speed_mode(data)                          (0x0000000C&((data)<<2))
#define  MISC_I2C_IC3_COMP_PARAM_1_apb_data_width(data)                          (0x00000003&(data))
#define  MISC_I2C_IC3_COMP_PARAM_1_get_tx_buffer_depth(data)                     ((0x00FF0000&(data))>>16)
#define  MISC_I2C_IC3_COMP_PARAM_1_get_rx_buffer_depth(data)                     ((0x0000FF00&(data))>>8)
#define  MISC_I2C_IC3_COMP_PARAM_1_get_add_encoded_params(data)                  ((0x00000080&(data))>>7)
#define  MISC_I2C_IC3_COMP_PARAM_1_get_has_dma(data)                             ((0x00000040&(data))>>6)
#define  MISC_I2C_IC3_COMP_PARAM_1_get_intr_io(data)                             ((0x00000020&(data))>>5)
#define  MISC_I2C_IC3_COMP_PARAM_1_get_hc_count_values(data)                     ((0x00000010&(data))>>4)
#define  MISC_I2C_IC3_COMP_PARAM_1_get_max_speed_mode(data)                      ((0x0000000C&(data))>>2)
#define  MISC_I2C_IC3_COMP_PARAM_1_get_apb_data_width(data)                      (0x00000003&(data))

#define  MISC_I2C_IC3_COMP_VERSION                                              0x1801BBF8
#define  MISC_I2C_IC3_COMP_VERSION_reg_addr                                      "0xB801BBF8"
#define  MISC_I2C_IC3_COMP_VERSION_reg                                           0xB801BBF8
#define  MISC_I2C_IC3_COMP_VERSION_inst_addr                                     "0x007F"
#define  set_MISC_I2C_IC3_COMP_VERSION_reg(data)                                 (*((volatile unsigned int*)MISC_I2C_IC3_COMP_VERSION_reg)=data)
#define  get_MISC_I2C_IC3_COMP_VERSION_reg                                       (*((volatile unsigned int*)MISC_I2C_IC3_COMP_VERSION_reg))
#define  MISC_I2C_IC3_COMP_VERSION_ic_comp_version_shift                         (0)
#define  MISC_I2C_IC3_COMP_VERSION_ic_comp_version_mask                          (0xFFFFFFFF)
#define  MISC_I2C_IC3_COMP_VERSION_ic_comp_version(data)                         (0xFFFFFFFF&(data))
#define  MISC_I2C_IC3_COMP_VERSION_get_ic_comp_version(data)                     (0xFFFFFFFF&(data))

#define  MISC_I2C_IC3_COMP_TYPE                                                 0x1801BBFC
#define  MISC_I2C_IC3_COMP_TYPE_reg_addr                                         "0xB801BBFC"
#define  MISC_I2C_IC3_COMP_TYPE_reg                                              0xB801BBFC
#define  MISC_I2C_IC3_COMP_TYPE_inst_addr                                        "0x0080"
#define  set_MISC_I2C_IC3_COMP_TYPE_reg(data)                                    (*((volatile unsigned int*)MISC_I2C_IC3_COMP_TYPE_reg)=data)
#define  get_MISC_I2C_IC3_COMP_TYPE_reg                                          (*((volatile unsigned int*)MISC_I2C_IC3_COMP_TYPE_reg))
#define  MISC_I2C_IC3_COMP_TYPE_ic_comp_type_shift                               (0)
#define  MISC_I2C_IC3_COMP_TYPE_ic_comp_type_mask                                (0xFFFFFFFF)
#define  MISC_I2C_IC3_COMP_TYPE_ic_comp_type(data)                               (0xFFFFFFFF&(data))
#define  MISC_I2C_IC3_COMP_TYPE_get_ic_comp_type(data)                           (0xFFFFFFFF&(data))

#ifndef LITTLE_ENDIAN //apply BIG_ENDIAN

//======MISC_I2C register structure define==========

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:13;
        RBus_UInt32  res2:14;
        RBus_UInt32  debounce_mode:2;
        RBus_UInt32  ic_gpio_sel:1;
        RBus_UInt32  ic_gpio_sda:1;
        RBus_UInt32  ic_gpio_scl:1;
    };
}misc_i2c_i2c1_gpio_mode_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:11;
        RBus_UInt32  res2:14;
        RBus_UInt32  ic_guard_interval_sel:2;
        RBus_UInt32  ic_guard_interval_int_en:1;
        RBus_UInt32  ic_guard_interval_delay_sel:3;
        RBus_UInt32  ic_guard_interval_en:1;
    };
}misc_i2c_i2c1_guard_interval_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:15;
        RBus_UInt32  res2:14;
        RBus_UInt32  gpi_ic_gpio_sda:1;
        RBus_UInt32  gpi_ic_gpio_scl:1;
        RBus_UInt32  ic_guard_interval_status:1;
    };
}misc_i2c_i2c1_guard_interval_status_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  res2:7;
        RBus_UInt32  res3:8;
        RBus_UInt32  databitdelayenable:1;
        RBus_UInt32  res4:7;
        RBus_UInt32  databitdelaysel:8;
    };
}misc_i2c_i2c1_sda_output_delay_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:7;
        RBus_UInt32  ph_en:1;
        RBus_UInt32  sda_vth:4;
        RBus_UInt32  scl_vth:4;
        RBus_UInt32  sda_value:8;
        RBus_UInt32  scl_value:8;
    };
}misc_i2c_i2c1_ph_cr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  ic_slave_disable:1;
        RBus_UInt32  ic_restart_en:1;
        RBus_UInt32  ic_10bitaddr_master:1;
        RBus_UInt32  ic_10bitaddr_slave:1;
        RBus_UInt32  speed:2;
        RBus_UInt32  master_mode:1;
    };
}misc_i2c_ic1_con_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:19;
        RBus_UInt32  ic_10bitaddr_master:1;
        RBus_UInt32  special:1;
        RBus_UInt32  gc_or_start:1;
        RBus_UInt32  ic_tar:10;
    };
}misc_i2c_ic1_tar_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:22;
        RBus_UInt32  ic_sar:10;
    };
}misc_i2c_ic1_sar_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  ic_hs_mar:3;
    };
}misc_i2c_ic1_hs_maddr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:21;
        RBus_UInt32  restart:1;
        RBus_UInt32  stop:1;
        RBus_UInt32  cmd:1;
        RBus_UInt32  dat:8;
    };
}misc_i2c_ic1_data_cmd_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  ic_ss_scl_hcnt:16;
    };
}misc_i2c_ic1_ss_scl_hcnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  ic_ss_scl_lcnt:16;
    };
}misc_i2c_ic1_ss_scl_lcnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  ic_fs_scl_hcnt:16;
    };
}misc_i2c_ic1_fs_scl_hcnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  ic_fs_scl_lcnt:16;
    };
}misc_i2c_ic1_fs_scl_lcnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  r_gen_call:1;
        RBus_UInt32  r_start_det:1;
        RBus_UInt32  r_stop_det:1;
        RBus_UInt32  r_activity:1;
        RBus_UInt32  r_rx_done:1;
        RBus_UInt32  r_tx_abrt:1;
        RBus_UInt32  r_rd_req:1;
        RBus_UInt32  r_tx_empty:1;
        RBus_UInt32  r_tx_over:1;
        RBus_UInt32  r_rx_full:1;
        RBus_UInt32  r_rx_over:1;
        RBus_UInt32  r_rx_under:1;
    };
}misc_i2c_ic1_intr_stat_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  m_gen_call:1;
        RBus_UInt32  m_start_det:1;
        RBus_UInt32  m_stop_det:1;
        RBus_UInt32  m_activity:1;
        RBus_UInt32  m_rx_done:1;
        RBus_UInt32  m_tx_abrt:1;
        RBus_UInt32  m_rd_req:1;
        RBus_UInt32  m_tx_empty:1;
        RBus_UInt32  m_tx_over:1;
        RBus_UInt32  m_rx_full:1;
        RBus_UInt32  m_rx_over:1;
        RBus_UInt32  m_rx_under:1;
    };
}misc_i2c_ic1_intr_mask_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  gen_call:1;
        RBus_UInt32  start_det:1;
        RBus_UInt32  stop_det:1;
        RBus_UInt32  activity:1;
        RBus_UInt32  rx_done:1;
        RBus_UInt32  tx_abrt:1;
        RBus_UInt32  rd_req:1;
        RBus_UInt32  tx_empty:1;
        RBus_UInt32  tx_over:1;
        RBus_UInt32  rx_full:1;
        RBus_UInt32  rx_over:1;
        RBus_UInt32  rx_under:1;
    };
}misc_i2c_ic1_raw_intr_stat_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  rx_tl:8;
    };
}misc_i2c_ic1_rx_tl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  tx_tl:8;
    };
}misc_i2c_ic1_tx_tl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_intr:1;
    };
}misc_i2c_ic1_clr_intr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_rx_under:1;
    };
}misc_i2c_ic1_clr_rx_under_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_rx_over:1;
    };
}misc_i2c_ic1_clr_rx_over_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_tx_over:1;
    };
}misc_i2c_ic1_clr_tx_over_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_rd_req:1;
    };
}misc_i2c_ic1_clr_rd_req_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_tx_abrt:1;
    };
}misc_i2c_ic1_clr_tx_abrt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_rx_done:1;
    };
}misc_i2c_ic1_clr_rx_done_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_activity:1;
    };
}misc_i2c_ic1_clr_activity_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_stop_det:1;
    };
}misc_i2c_ic1_clr_stop_det_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_start_det:1;
    };
}misc_i2c_ic1_clr_start_det_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_gen_call:1;
    };
}misc_i2c_ic1_clr_gen_call_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  enable:1;
    };
}misc_i2c_ic1_enable_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  slv_activity:1;
        RBus_UInt32  mst_activity:1;
        RBus_UInt32  rff:1;
        RBus_UInt32  rfne:1;
        RBus_UInt32  tfe:1;
        RBus_UInt32  tfnf:1;
        RBus_UInt32  activity:1;
    };
}misc_i2c_ic1_status_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  txflr:6;
    };
}misc_i2c_ic1_txflr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  rxflr:6;
    };
}misc_i2c_ic1_rxflr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:8;
        RBus_UInt32  ic_sda_hold:24;
    };
}misc_i2c_ic1_sda_hold_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  abrt_slvrd_intx:1;
        RBus_UInt32  abrt_slv_arblost:1;
        RBus_UInt32  abrt_slvflush_txfifo:1;
        RBus_UInt32  arb_lost:1;
        RBus_UInt32  arb_master_dis:1;
        RBus_UInt32  abrt_10b_rd_norstrt:1;
        RBus_UInt32  abrt_sbyte_norstrt:1;
        RBus_UInt32  abrt_hs_norstrt:1;
        RBus_UInt32  abrt_sbyte_ackdet:1;
        RBus_UInt32  abrt_hs_ackdet:1;
        RBus_UInt32  abrt_gcall_read:1;
        RBus_UInt32  abrt_gcall_noack:1;
        RBus_UInt32  abrt_txdata_noack:1;
        RBus_UInt32  abrt_10addr2_noack:1;
        RBus_UInt32  abrt_10addr1_noack:1;
        RBus_UInt32  abrt_7b_addr_noack:1;
    };
}misc_i2c_ic1_tx_abrt_source_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  nack:1;
    };
}misc_i2c_ic1_slv_data_nack_only_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  sda_setup:8;
    };
}misc_i2c_ic1_sda_setup_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ack_gen_call:1;
    };
}misc_i2c_ic1_ack_general_call_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  slv_rx_data_lost:1;
        RBus_UInt32  slv_disabled_while_busy:1;
        RBus_UInt32  ic_en:1;
    };
}misc_i2c_ic1_enable_status_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:8;
        RBus_UInt32  tx_buffer_depth:8;
        RBus_UInt32  rx_buffer_depth:8;
        RBus_UInt32  add_encoded_params:1;
        RBus_UInt32  has_dma:1;
        RBus_UInt32  intr_io:1;
        RBus_UInt32  hc_count_values:1;
        RBus_UInt32  max_speed_mode:2;
        RBus_UInt32  apb_data_width:2;
    };
}misc_i2c_ic1_comp_param_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_comp_version:32;
    };
}misc_i2c_ic1_comp_version_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_comp_type:32;
    };
}misc_i2c_ic1_comp_type_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:13;
        RBus_UInt32  res2:14;
        RBus_UInt32  debounce_mode:2;
        RBus_UInt32  ic_gpio_sel:1;
        RBus_UInt32  ic_gpio_sda:1;
        RBus_UInt32  ic_gpio_scl:1;
    };
}misc_i2c_i2c2_gpio_mode_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:11;
        RBus_UInt32  res2:14;
        RBus_UInt32  ic_guard_interval_sel:2;
        RBus_UInt32  ic_guard_interval_int_en:1;
        RBus_UInt32  ic_guard_interval_delay_sel:3;
        RBus_UInt32  ic_guard_interval_en:1;
    };
}misc_i2c_i2c2_guard_interval_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:15;
        RBus_UInt32  res2:14;
        RBus_UInt32  gpi_ic_gpio_sda:1;
        RBus_UInt32  gpi_ic_gpio_scl:1;
        RBus_UInt32  ic_guard_interval_status:1;
    };
}misc_i2c_i2c2_guard_interval_status_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  res2:7;
        RBus_UInt32  res3:8;
        RBus_UInt32  databitdelayenable:1;
        RBus_UInt32  res4:7;
        RBus_UInt32  databitdelaysel:8;
    };
}misc_i2c_i2c2_sda_output_delay_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:7;
        RBus_UInt32  ph_en:1;
        RBus_UInt32  sda_vth:4;
        RBus_UInt32  scl_vth:4;
        RBus_UInt32  sda_value:8;
        RBus_UInt32  scl_value:8;
    };
}misc_i2c_i2c2_ph_cr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  ic_slave_disable:1;
        RBus_UInt32  ic_restart_en:1;
        RBus_UInt32  ic_10bitaddr_master:1;
        RBus_UInt32  ic_10bitaddr_slave:1;
        RBus_UInt32  speed:2;
        RBus_UInt32  master_mode:1;
    };
}misc_i2c_ic2_con_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:19;
        RBus_UInt32  ic_10bitaddr_master:1;
        RBus_UInt32  special:1;
        RBus_UInt32  gc_or_start:1;
        RBus_UInt32  ic_tar:10;
    };
}misc_i2c_ic2_tar_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:22;
        RBus_UInt32  ic_sar:10;
    };
}misc_i2c_ic2_sar_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  ic_hs_mar:3;
    };
}misc_i2c_ic2_hs_maddr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:21;
        RBus_UInt32  restart:1;
        RBus_UInt32  stop:1;
        RBus_UInt32  cmd:1;
        RBus_UInt32  dat:8;
    };
}misc_i2c_ic2_data_cmd_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  ic_ss_scl_hcnt:16;
    };
}misc_i2c_ic2_ss_scl_hcnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  ic_ss_scl_lcnt:16;
    };
}misc_i2c_ic2_ss_scl_lcnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  ic_fs_scl_hcnt:16;
    };
}misc_i2c_ic2_fs_scl_hcnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  ic_fs_scl_lcnt:16;
    };
}misc_i2c_ic2_fs_scl_lcnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  r_gen_call:1;
        RBus_UInt32  r_start_det:1;
        RBus_UInt32  r_stop_det:1;
        RBus_UInt32  r_activity:1;
        RBus_UInt32  r_rx_done:1;
        RBus_UInt32  r_tx_abrt:1;
        RBus_UInt32  r_rd_req:1;
        RBus_UInt32  r_tx_empty:1;
        RBus_UInt32  r_tx_over:1;
        RBus_UInt32  r_rx_full:1;
        RBus_UInt32  r_rx_over:1;
        RBus_UInt32  r_rx_under:1;
    };
}misc_i2c_ic2_intr_stat_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  m_gen_call:1;
        RBus_UInt32  m_start_det:1;
        RBus_UInt32  m_stop_det:1;
        RBus_UInt32  m_activity:1;
        RBus_UInt32  m_rx_done:1;
        RBus_UInt32  m_tx_abrt:1;
        RBus_UInt32  m_rd_req:1;
        RBus_UInt32  m_tx_empty:1;
        RBus_UInt32  m_tx_over:1;
        RBus_UInt32  m_rx_full:1;
        RBus_UInt32  m_rx_over:1;
        RBus_UInt32  m_rx_under:1;
    };
}misc_i2c_ic2_intr_mask_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  gen_call:1;
        RBus_UInt32  start_det:1;
        RBus_UInt32  stop_det:1;
        RBus_UInt32  activity:1;
        RBus_UInt32  rx_done:1;
        RBus_UInt32  tx_abrt:1;
        RBus_UInt32  rd_req:1;
        RBus_UInt32  tx_empty:1;
        RBus_UInt32  tx_over:1;
        RBus_UInt32  rx_full:1;
        RBus_UInt32  rx_over:1;
        RBus_UInt32  rx_under:1;
    };
}misc_i2c_ic2_raw_intr_stat_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  rx_tl:8;
    };
}misc_i2c_ic2_rx_tl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  tx_tl:8;
    };
}misc_i2c_ic2_tx_tl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_intr:1;
    };
}misc_i2c_ic2_clr_intr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_rx_under:1;
    };
}misc_i2c_ic2_clr_rx_under_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_rx_over:1;
    };
}misc_i2c_ic2_clr_rx_over_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_tx_over:1;
    };
}misc_i2c_ic2_clr_tx_over_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_rd_req:1;
    };
}misc_i2c_ic2_clr_rd_req_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_tx_abrt:1;
    };
}misc_i2c_ic2_clr_tx_abrt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_rx_done:1;
    };
}misc_i2c_ic2_clr_rx_done_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_activity:1;
    };
}misc_i2c_ic2_clr_activity_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_stop_det:1;
    };
}misc_i2c_ic2_clr_stop_det_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_start_det:1;
    };
}misc_i2c_ic2_clr_start_det_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_gen_call:1;
    };
}misc_i2c_ic2_clr_gen_call_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  enable:1;
    };
}misc_i2c_ic2_enable_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  slv_activity:1;
        RBus_UInt32  mst_activity:1;
        RBus_UInt32  rff:1;
        RBus_UInt32  rfne:1;
        RBus_UInt32  tfe:1;
        RBus_UInt32  tfnf:1;
        RBus_UInt32  activity:1;
    };
}misc_i2c_ic2_status_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  txflr:6;
    };
}misc_i2c_ic2_txflr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  rxflr:6;
    };
}misc_i2c_ic2_rxflr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:8;
        RBus_UInt32  ic_sda_hold:24;
    };
}misc_i2c_ic2_sda_hold_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  abrt_slvrd_intx:1;
        RBus_UInt32  abrt_slv_arblost:1;
        RBus_UInt32  abrt_slvflush_txfifo:1;
        RBus_UInt32  arb_lost:1;
        RBus_UInt32  arb_master_dis:1;
        RBus_UInt32  abrt_10b_rd_norstrt:1;
        RBus_UInt32  abrt_sbyte_norstrt:1;
        RBus_UInt32  abrt_hs_norstrt:1;
        RBus_UInt32  abrt_sbyte_ackdet:1;
        RBus_UInt32  abrt_hs_ackdet:1;
        RBus_UInt32  abrt_gcall_read:1;
        RBus_UInt32  abrt_gcall_noack:1;
        RBus_UInt32  abrt_txdata_noack:1;
        RBus_UInt32  abrt_10addr2_noack:1;
        RBus_UInt32  abrt_10addr1_noack:1;
        RBus_UInt32  abrt_7b_addr_noack:1;
    };
}misc_i2c_ic2_tx_abrt_source_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  nack:1;
    };
}misc_i2c_ic2_slv_data_nack_only_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  sda_setup:8;
    };
}misc_i2c_ic2_sda_setup_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ack_gen_call:1;
    };
}misc_i2c_ic2_ack_general_call_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  slv_rx_data_lost:1;
        RBus_UInt32  slv_disabled_while_busy:1;
        RBus_UInt32  ic_en:1;
    };
}misc_i2c_ic2_enable_status_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:8;
        RBus_UInt32  tx_buffer_depth:8;
        RBus_UInt32  rx_buffer_depth:8;
        RBus_UInt32  add_encoded_params:1;
        RBus_UInt32  has_dma:1;
        RBus_UInt32  intr_io:1;
        RBus_UInt32  hc_count_values:1;
        RBus_UInt32  max_speed_mode:2;
        RBus_UInt32  apb_data_width:2;
    };
}misc_i2c_ic2_comp_param_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_comp_version:32;
    };
}misc_i2c_ic2_comp_version_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_comp_type:32;
    };
}misc_i2c_ic2_comp_type_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:13;
        RBus_UInt32  res2:14;
        RBus_UInt32  debounce_mode:2;
        RBus_UInt32  ic_gpio_sel:1;
        RBus_UInt32  ic_gpio_sda:1;
        RBus_UInt32  ic_gpio_scl:1;
    };
}misc_i2c_i2c3_gpio_mode_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:11;
        RBus_UInt32  res2:14;
        RBus_UInt32  ic_guard_interval_sel:2;
        RBus_UInt32  ic_guard_interval_int_en:1;
        RBus_UInt32  ic_guard_interval_delay_sel:3;
        RBus_UInt32  ic_guard_interval_en:1;
    };
}misc_i2c_i2c3_guard_interval_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:15;
        RBus_UInt32  res2:14;
        RBus_UInt32  gpi_ic_gpio_sda:1;
        RBus_UInt32  gpi_ic_gpio_scl:1;
        RBus_UInt32  ic_guard_interval_status:1;
    };
}misc_i2c_i2c3_guard_interval_status_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  res2:7;
        RBus_UInt32  res3:8;
        RBus_UInt32  databitdelayenable:1;
        RBus_UInt32  res4:7;
        RBus_UInt32  databitdelaysel:8;
    };
}misc_i2c_i2c3_sda_output_delay_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:7;
        RBus_UInt32  ph_en:1;
        RBus_UInt32  sda_vth:4;
        RBus_UInt32  scl_vth:4;
        RBus_UInt32  sda_value:8;
        RBus_UInt32  scl_value:8;
    };
}misc_i2c_i2c3_ph_cr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  ic_slave_disable:1;
        RBus_UInt32  ic_restart_en:1;
        RBus_UInt32  ic_10bitaddr_master:1;
        RBus_UInt32  ic_10bitaddr_slave:1;
        RBus_UInt32  speed:2;
        RBus_UInt32  master_mode:1;
    };
}misc_i2c_ic3_con_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:19;
        RBus_UInt32  ic_10bitaddr_master:1;
        RBus_UInt32  special:1;
        RBus_UInt32  gc_or_start:1;
        RBus_UInt32  ic_tar:10;
    };
}misc_i2c_ic3_tar_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:22;
        RBus_UInt32  ic_sar:10;
    };
}misc_i2c_ic3_sar_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  ic_hs_mar:3;
    };
}misc_i2c_ic3_hs_maddr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:21;
        RBus_UInt32  restart:1;
        RBus_UInt32  stop:1;
        RBus_UInt32  cmd:1;
        RBus_UInt32  dat:8;
    };
}misc_i2c_ic3_data_cmd_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  ic_ss_scl_hcnt:16;
    };
}misc_i2c_ic3_ss_scl_hcnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  ic_ss_scl_lcnt:16;
    };
}misc_i2c_ic3_ss_scl_lcnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  ic_fs_scl_hcnt:16;
    };
}misc_i2c_ic3_fs_scl_hcnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  ic_fs_scl_lcnt:16;
    };
}misc_i2c_ic3_fs_scl_lcnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  r_gen_call:1;
        RBus_UInt32  r_start_det:1;
        RBus_UInt32  r_stop_det:1;
        RBus_UInt32  r_activity:1;
        RBus_UInt32  r_rx_done:1;
        RBus_UInt32  r_tx_abrt:1;
        RBus_UInt32  r_rd_req:1;
        RBus_UInt32  r_tx_empty:1;
        RBus_UInt32  r_tx_over:1;
        RBus_UInt32  r_rx_full:1;
        RBus_UInt32  r_rx_over:1;
        RBus_UInt32  r_rx_under:1;
    };
}misc_i2c_ic3_intr_stat_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  m_gen_call:1;
        RBus_UInt32  m_start_det:1;
        RBus_UInt32  m_stop_det:1;
        RBus_UInt32  m_activity:1;
        RBus_UInt32  m_rx_done:1;
        RBus_UInt32  m_tx_abrt:1;
        RBus_UInt32  m_rd_req:1;
        RBus_UInt32  m_tx_empty:1;
        RBus_UInt32  m_tx_over:1;
        RBus_UInt32  m_rx_full:1;
        RBus_UInt32  m_rx_over:1;
        RBus_UInt32  m_rx_under:1;
    };
}misc_i2c_ic3_intr_mask_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:20;
        RBus_UInt32  gen_call:1;
        RBus_UInt32  start_det:1;
        RBus_UInt32  stop_det:1;
        RBus_UInt32  activity:1;
        RBus_UInt32  rx_done:1;
        RBus_UInt32  tx_abrt:1;
        RBus_UInt32  rd_req:1;
        RBus_UInt32  tx_empty:1;
        RBus_UInt32  tx_over:1;
        RBus_UInt32  rx_full:1;
        RBus_UInt32  rx_over:1;
        RBus_UInt32  rx_under:1;
    };
}misc_i2c_ic3_raw_intr_stat_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  rx_tl:8;
    };
}misc_i2c_ic3_rx_tl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  tx_tl:8;
    };
}misc_i2c_ic3_tx_tl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_intr:1;
    };
}misc_i2c_ic3_clr_intr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_rx_under:1;
    };
}misc_i2c_ic3_clr_rx_under_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_rx_over:1;
    };
}misc_i2c_ic3_clr_rx_over_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_tx_over:1;
    };
}misc_i2c_ic3_clr_tx_over_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_rd_req:1;
    };
}misc_i2c_ic3_clr_rd_req_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_tx_abrt:1;
    };
}misc_i2c_ic3_clr_tx_abrt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_rx_done:1;
    };
}misc_i2c_ic3_clr_rx_done_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_activity:1;
    };
}misc_i2c_ic3_clr_activity_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_stop_det:1;
    };
}misc_i2c_ic3_clr_stop_det_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_start_det:1;
    };
}misc_i2c_ic3_clr_start_det_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clr_gen_call:1;
    };
}misc_i2c_ic3_clr_gen_call_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  enable:1;
    };
}misc_i2c_ic3_enable_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  slv_activity:1;
        RBus_UInt32  mst_activity:1;
        RBus_UInt32  rff:1;
        RBus_UInt32  rfne:1;
        RBus_UInt32  tfe:1;
        RBus_UInt32  tfnf:1;
        RBus_UInt32  activity:1;
    };
}misc_i2c_ic3_status_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  txflr:6;
    };
}misc_i2c_ic3_txflr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  rxflr:6;
    };
}misc_i2c_ic3_rxflr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:8;
        RBus_UInt32  ic_sda_hold:24;
    };
}misc_i2c_ic3_sda_hold_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:16;
        RBus_UInt32  abrt_slvrd_intx:1;
        RBus_UInt32  abrt_slv_arblost:1;
        RBus_UInt32  abrt_slvflush_txfifo:1;
        RBus_UInt32  arb_lost:1;
        RBus_UInt32  arb_master_dis:1;
        RBus_UInt32  abrt_10b_rd_norstrt:1;
        RBus_UInt32  abrt_sbyte_norstrt:1;
        RBus_UInt32  abrt_hs_norstrt:1;
        RBus_UInt32  abrt_sbyte_ackdet:1;
        RBus_UInt32  abrt_hs_ackdet:1;
        RBus_UInt32  abrt_gcall_read:1;
        RBus_UInt32  abrt_gcall_noack:1;
        RBus_UInt32  abrt_txdata_noack:1;
        RBus_UInt32  abrt_10addr2_noack:1;
        RBus_UInt32  abrt_10addr1_noack:1;
        RBus_UInt32  abrt_7b_addr_noack:1;
    };
}misc_i2c_ic3_tx_abrt_source_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  nack:1;
    };
}misc_i2c_ic3_slv_data_nack_only_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  sda_setup:8;
    };
}misc_i2c_ic3_sda_setup_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ack_gen_call:1;
    };
}misc_i2c_ic3_ack_general_call_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  slv_rx_data_lost:1;
        RBus_UInt32  slv_disabled_while_busy:1;
        RBus_UInt32  ic_en:1;
    };
}misc_i2c_ic3_enable_status_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:8;
        RBus_UInt32  tx_buffer_depth:8;
        RBus_UInt32  rx_buffer_depth:8;
        RBus_UInt32  add_encoded_params:1;
        RBus_UInt32  has_dma:1;
        RBus_UInt32  intr_io:1;
        RBus_UInt32  hc_count_values:1;
        RBus_UInt32  max_speed_mode:2;
        RBus_UInt32  apb_data_width:2;
    };
}misc_i2c_ic3_comp_param_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_comp_version:32;
    };
}misc_i2c_ic3_comp_version_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_comp_type:32;
    };
}misc_i2c_ic3_comp_type_RBUS;

#else //apply LITTLE_ENDIAN

//======MISC_I2C register structure define==========

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_gpio_scl:1;
        RBus_UInt32  ic_gpio_sda:1;
        RBus_UInt32  ic_gpio_sel:1;
        RBus_UInt32  debounce_mode:2;
        RBus_UInt32  res1:14;
        RBus_UInt32  res2:13;
    };
}misc_i2c_i2c1_gpio_mode_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_guard_interval_en:1;
        RBus_UInt32  ic_guard_interval_delay_sel:3;
        RBus_UInt32  ic_guard_interval_int_en:1;
        RBus_UInt32  ic_guard_interval_sel:2;
        RBus_UInt32  res1:14;
        RBus_UInt32  res2:11;
    };
}misc_i2c_i2c1_guard_interval_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_guard_interval_status:1;
        RBus_UInt32  gpi_ic_gpio_scl:1;
        RBus_UInt32  gpi_ic_gpio_sda:1;
        RBus_UInt32  res1:14;
        RBus_UInt32  res2:15;
    };
}misc_i2c_i2c1_guard_interval_status_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  databitdelaysel:8;
        RBus_UInt32  res1:7;
        RBus_UInt32  databitdelayenable:1;
        RBus_UInt32  res2:8;
        RBus_UInt32  res3:7;
        RBus_UInt32  res4:1;
    };
}misc_i2c_i2c1_sda_output_delay_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  scl_value:8;
        RBus_UInt32  sda_value:8;
        RBus_UInt32  scl_vth:4;
        RBus_UInt32  sda_vth:4;
        RBus_UInt32  ph_en:1;
        RBus_UInt32  res1:7;
    };
}misc_i2c_i2c1_ph_cr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  master_mode:1;
        RBus_UInt32  speed:2;
        RBus_UInt32  ic_10bitaddr_slave:1;
        RBus_UInt32  ic_10bitaddr_master:1;
        RBus_UInt32  ic_restart_en:1;
        RBus_UInt32  ic_slave_disable:1;
        RBus_UInt32  res1:25;
    };
}misc_i2c_ic1_con_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_tar:10;
        RBus_UInt32  gc_or_start:1;
        RBus_UInt32  special:1;
        RBus_UInt32  ic_10bitaddr_master:1;
        RBus_UInt32  res1:19;
    };
}misc_i2c_ic1_tar_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_sar:10;
        RBus_UInt32  res1:22;
    };
}misc_i2c_ic1_sar_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_hs_mar:3;
        RBus_UInt32  res1:29;
    };
}misc_i2c_ic1_hs_maddr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dat:8;
        RBus_UInt32  cmd:1;
        RBus_UInt32  stop:1;
        RBus_UInt32  restart:1;
        RBus_UInt32  res1:21;
    };
}misc_i2c_ic1_data_cmd_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_ss_scl_hcnt:16;
        RBus_UInt32  res1:16;
    };
}misc_i2c_ic1_ss_scl_hcnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_ss_scl_lcnt:16;
        RBus_UInt32  res1:16;
    };
}misc_i2c_ic1_ss_scl_lcnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_fs_scl_hcnt:16;
        RBus_UInt32  res1:16;
    };
}misc_i2c_ic1_fs_scl_hcnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_fs_scl_lcnt:16;
        RBus_UInt32  res1:16;
    };
}misc_i2c_ic1_fs_scl_lcnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  r_rx_under:1;
        RBus_UInt32  r_rx_over:1;
        RBus_UInt32  r_rx_full:1;
        RBus_UInt32  r_tx_over:1;
        RBus_UInt32  r_tx_empty:1;
        RBus_UInt32  r_rd_req:1;
        RBus_UInt32  r_tx_abrt:1;
        RBus_UInt32  r_rx_done:1;
        RBus_UInt32  r_activity:1;
        RBus_UInt32  r_stop_det:1;
        RBus_UInt32  r_start_det:1;
        RBus_UInt32  r_gen_call:1;
        RBus_UInt32  res1:20;
    };
}misc_i2c_ic1_intr_stat_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  m_rx_under:1;
        RBus_UInt32  m_rx_over:1;
        RBus_UInt32  m_rx_full:1;
        RBus_UInt32  m_tx_over:1;
        RBus_UInt32  m_tx_empty:1;
        RBus_UInt32  m_rd_req:1;
        RBus_UInt32  m_tx_abrt:1;
        RBus_UInt32  m_rx_done:1;
        RBus_UInt32  m_activity:1;
        RBus_UInt32  m_stop_det:1;
        RBus_UInt32  m_start_det:1;
        RBus_UInt32  m_gen_call:1;
        RBus_UInt32  res1:20;
    };
}misc_i2c_ic1_intr_mask_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rx_under:1;
        RBus_UInt32  rx_over:1;
        RBus_UInt32  rx_full:1;
        RBus_UInt32  tx_over:1;
        RBus_UInt32  tx_empty:1;
        RBus_UInt32  rd_req:1;
        RBus_UInt32  tx_abrt:1;
        RBus_UInt32  rx_done:1;
        RBus_UInt32  activity:1;
        RBus_UInt32  stop_det:1;
        RBus_UInt32  start_det:1;
        RBus_UInt32  gen_call:1;
        RBus_UInt32  res1:20;
    };
}misc_i2c_ic1_raw_intr_stat_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rx_tl:8;
        RBus_UInt32  res1:24;
    };
}misc_i2c_ic1_rx_tl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tx_tl:8;
        RBus_UInt32  res1:24;
    };
}misc_i2c_ic1_tx_tl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_intr:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic1_clr_intr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_rx_under:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic1_clr_rx_under_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_rx_over:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic1_clr_rx_over_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_tx_over:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic1_clr_tx_over_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_rd_req:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic1_clr_rd_req_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_tx_abrt:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic1_clr_tx_abrt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_rx_done:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic1_clr_rx_done_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_activity:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic1_clr_activity_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_stop_det:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic1_clr_stop_det_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_start_det:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic1_clr_start_det_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_gen_call:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic1_clr_gen_call_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  enable:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic1_enable_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  activity:1;
        RBus_UInt32  tfnf:1;
        RBus_UInt32  tfe:1;
        RBus_UInt32  rfne:1;
        RBus_UInt32  rff:1;
        RBus_UInt32  mst_activity:1;
        RBus_UInt32  slv_activity:1;
        RBus_UInt32  res1:25;
    };
}misc_i2c_ic1_status_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  txflr:6;
        RBus_UInt32  res1:26;
    };
}misc_i2c_ic1_txflr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rxflr:6;
        RBus_UInt32  res1:26;
    };
}misc_i2c_ic1_rxflr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_sda_hold:24;
        RBus_UInt32  res1:8;
    };
}misc_i2c_ic1_sda_hold_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  abrt_7b_addr_noack:1;
        RBus_UInt32  abrt_10addr1_noack:1;
        RBus_UInt32  abrt_10addr2_noack:1;
        RBus_UInt32  abrt_txdata_noack:1;
        RBus_UInt32  abrt_gcall_noack:1;
        RBus_UInt32  abrt_gcall_read:1;
        RBus_UInt32  abrt_hs_ackdet:1;
        RBus_UInt32  abrt_sbyte_ackdet:1;
        RBus_UInt32  abrt_hs_norstrt:1;
        RBus_UInt32  abrt_sbyte_norstrt:1;
        RBus_UInt32  abrt_10b_rd_norstrt:1;
        RBus_UInt32  arb_master_dis:1;
        RBus_UInt32  arb_lost:1;
        RBus_UInt32  abrt_slvflush_txfifo:1;
        RBus_UInt32  abrt_slv_arblost:1;
        RBus_UInt32  abrt_slvrd_intx:1;
        RBus_UInt32  res1:16;
    };
}misc_i2c_ic1_tx_abrt_source_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  nack:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic1_slv_data_nack_only_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  sda_setup:8;
        RBus_UInt32  res1:24;
    };
}misc_i2c_ic1_sda_setup_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ack_gen_call:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic1_ack_general_call_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_en:1;
        RBus_UInt32  slv_disabled_while_busy:1;
        RBus_UInt32  slv_rx_data_lost:1;
        RBus_UInt32  res1:29;
    };
}misc_i2c_ic1_enable_status_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  apb_data_width:2;
        RBus_UInt32  max_speed_mode:2;
        RBus_UInt32  hc_count_values:1;
        RBus_UInt32  intr_io:1;
        RBus_UInt32  has_dma:1;
        RBus_UInt32  add_encoded_params:1;
        RBus_UInt32  rx_buffer_depth:8;
        RBus_UInt32  tx_buffer_depth:8;
        RBus_UInt32  res1:8;
    };
}misc_i2c_ic1_comp_param_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_comp_version:32;
    };
}misc_i2c_ic1_comp_version_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_comp_type:32;
    };
}misc_i2c_ic1_comp_type_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_gpio_scl:1;
        RBus_UInt32  ic_gpio_sda:1;
        RBus_UInt32  ic_gpio_sel:1;
        RBus_UInt32  debounce_mode:2;
        RBus_UInt32  res1:14;
        RBus_UInt32  res2:13;
    };
}misc_i2c_i2c2_gpio_mode_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_guard_interval_en:1;
        RBus_UInt32  ic_guard_interval_delay_sel:3;
        RBus_UInt32  ic_guard_interval_int_en:1;
        RBus_UInt32  ic_guard_interval_sel:2;
        RBus_UInt32  res1:14;
        RBus_UInt32  res2:11;
    };
}misc_i2c_i2c2_guard_interval_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_guard_interval_status:1;
        RBus_UInt32  gpi_ic_gpio_scl:1;
        RBus_UInt32  gpi_ic_gpio_sda:1;
        RBus_UInt32  res1:14;
        RBus_UInt32  res2:15;
    };
}misc_i2c_i2c2_guard_interval_status_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  databitdelaysel:8;
        RBus_UInt32  res1:7;
        RBus_UInt32  databitdelayenable:1;
        RBus_UInt32  res2:8;
        RBus_UInt32  res3:7;
        RBus_UInt32  res4:1;
    };
}misc_i2c_i2c2_sda_output_delay_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  scl_value:8;
        RBus_UInt32  sda_value:8;
        RBus_UInt32  scl_vth:4;
        RBus_UInt32  sda_vth:4;
        RBus_UInt32  ph_en:1;
        RBus_UInt32  res1:7;
    };
}misc_i2c_i2c2_ph_cr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  master_mode:1;
        RBus_UInt32  speed:2;
        RBus_UInt32  ic_10bitaddr_slave:1;
        RBus_UInt32  ic_10bitaddr_master:1;
        RBus_UInt32  ic_restart_en:1;
        RBus_UInt32  ic_slave_disable:1;
        RBus_UInt32  res1:25;
    };
}misc_i2c_ic2_con_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_tar:10;
        RBus_UInt32  gc_or_start:1;
        RBus_UInt32  special:1;
        RBus_UInt32  ic_10bitaddr_master:1;
        RBus_UInt32  res1:19;
    };
}misc_i2c_ic2_tar_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_sar:10;
        RBus_UInt32  res1:22;
    };
}misc_i2c_ic2_sar_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_hs_mar:3;
        RBus_UInt32  res1:29;
    };
}misc_i2c_ic2_hs_maddr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dat:8;
        RBus_UInt32  cmd:1;
        RBus_UInt32  stop:1;
        RBus_UInt32  restart:1;
        RBus_UInt32  res1:21;
    };
}misc_i2c_ic2_data_cmd_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_ss_scl_hcnt:16;
        RBus_UInt32  res1:16;
    };
}misc_i2c_ic2_ss_scl_hcnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_ss_scl_lcnt:16;
        RBus_UInt32  res1:16;
    };
}misc_i2c_ic2_ss_scl_lcnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_fs_scl_hcnt:16;
        RBus_UInt32  res1:16;
    };
}misc_i2c_ic2_fs_scl_hcnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_fs_scl_lcnt:16;
        RBus_UInt32  res1:16;
    };
}misc_i2c_ic2_fs_scl_lcnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  r_rx_under:1;
        RBus_UInt32  r_rx_over:1;
        RBus_UInt32  r_rx_full:1;
        RBus_UInt32  r_tx_over:1;
        RBus_UInt32  r_tx_empty:1;
        RBus_UInt32  r_rd_req:1;
        RBus_UInt32  r_tx_abrt:1;
        RBus_UInt32  r_rx_done:1;
        RBus_UInt32  r_activity:1;
        RBus_UInt32  r_stop_det:1;
        RBus_UInt32  r_start_det:1;
        RBus_UInt32  r_gen_call:1;
        RBus_UInt32  res1:20;
    };
}misc_i2c_ic2_intr_stat_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  m_rx_under:1;
        RBus_UInt32  m_rx_over:1;
        RBus_UInt32  m_rx_full:1;
        RBus_UInt32  m_tx_over:1;
        RBus_UInt32  m_tx_empty:1;
        RBus_UInt32  m_rd_req:1;
        RBus_UInt32  m_tx_abrt:1;
        RBus_UInt32  m_rx_done:1;
        RBus_UInt32  m_activity:1;
        RBus_UInt32  m_stop_det:1;
        RBus_UInt32  m_start_det:1;
        RBus_UInt32  m_gen_call:1;
        RBus_UInt32  res1:20;
    };
}misc_i2c_ic2_intr_mask_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rx_under:1;
        RBus_UInt32  rx_over:1;
        RBus_UInt32  rx_full:1;
        RBus_UInt32  tx_over:1;
        RBus_UInt32  tx_empty:1;
        RBus_UInt32  rd_req:1;
        RBus_UInt32  tx_abrt:1;
        RBus_UInt32  rx_done:1;
        RBus_UInt32  activity:1;
        RBus_UInt32  stop_det:1;
        RBus_UInt32  start_det:1;
        RBus_UInt32  gen_call:1;
        RBus_UInt32  res1:20;
    };
}misc_i2c_ic2_raw_intr_stat_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rx_tl:8;
        RBus_UInt32  res1:24;
    };
}misc_i2c_ic2_rx_tl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tx_tl:8;
        RBus_UInt32  res1:24;
    };
}misc_i2c_ic2_tx_tl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_intr:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic2_clr_intr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_rx_under:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic2_clr_rx_under_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_rx_over:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic2_clr_rx_over_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_tx_over:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic2_clr_tx_over_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_rd_req:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic2_clr_rd_req_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_tx_abrt:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic2_clr_tx_abrt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_rx_done:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic2_clr_rx_done_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_activity:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic2_clr_activity_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_stop_det:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic2_clr_stop_det_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_start_det:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic2_clr_start_det_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_gen_call:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic2_clr_gen_call_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  enable:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic2_enable_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  activity:1;
        RBus_UInt32  tfnf:1;
        RBus_UInt32  tfe:1;
        RBus_UInt32  rfne:1;
        RBus_UInt32  rff:1;
        RBus_UInt32  mst_activity:1;
        RBus_UInt32  slv_activity:1;
        RBus_UInt32  res1:25;
    };
}misc_i2c_ic2_status_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  txflr:6;
        RBus_UInt32  res1:26;
    };
}misc_i2c_ic2_txflr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rxflr:6;
        RBus_UInt32  res1:26;
    };
}misc_i2c_ic2_rxflr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_sda_hold:24;
        RBus_UInt32  res1:8;
    };
}misc_i2c_ic2_sda_hold_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  abrt_7b_addr_noack:1;
        RBus_UInt32  abrt_10addr1_noack:1;
        RBus_UInt32  abrt_10addr2_noack:1;
        RBus_UInt32  abrt_txdata_noack:1;
        RBus_UInt32  abrt_gcall_noack:1;
        RBus_UInt32  abrt_gcall_read:1;
        RBus_UInt32  abrt_hs_ackdet:1;
        RBus_UInt32  abrt_sbyte_ackdet:1;
        RBus_UInt32  abrt_hs_norstrt:1;
        RBus_UInt32  abrt_sbyte_norstrt:1;
        RBus_UInt32  abrt_10b_rd_norstrt:1;
        RBus_UInt32  arb_master_dis:1;
        RBus_UInt32  arb_lost:1;
        RBus_UInt32  abrt_slvflush_txfifo:1;
        RBus_UInt32  abrt_slv_arblost:1;
        RBus_UInt32  abrt_slvrd_intx:1;
        RBus_UInt32  res1:16;
    };
}misc_i2c_ic2_tx_abrt_source_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  nack:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic2_slv_data_nack_only_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  sda_setup:8;
        RBus_UInt32  res1:24;
    };
}misc_i2c_ic2_sda_setup_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ack_gen_call:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic2_ack_general_call_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_en:1;
        RBus_UInt32  slv_disabled_while_busy:1;
        RBus_UInt32  slv_rx_data_lost:1;
        RBus_UInt32  res1:29;
    };
}misc_i2c_ic2_enable_status_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  apb_data_width:2;
        RBus_UInt32  max_speed_mode:2;
        RBus_UInt32  hc_count_values:1;
        RBus_UInt32  intr_io:1;
        RBus_UInt32  has_dma:1;
        RBus_UInt32  add_encoded_params:1;
        RBus_UInt32  rx_buffer_depth:8;
        RBus_UInt32  tx_buffer_depth:8;
        RBus_UInt32  res1:8;
    };
}misc_i2c_ic2_comp_param_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_comp_version:32;
    };
}misc_i2c_ic2_comp_version_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_comp_type:32;
    };
}misc_i2c_ic2_comp_type_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_gpio_scl:1;
        RBus_UInt32  ic_gpio_sda:1;
        RBus_UInt32  ic_gpio_sel:1;
        RBus_UInt32  debounce_mode:2;
        RBus_UInt32  res1:14;
        RBus_UInt32  res2:13;
    };
}misc_i2c_i2c3_gpio_mode_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_guard_interval_en:1;
        RBus_UInt32  ic_guard_interval_delay_sel:3;
        RBus_UInt32  ic_guard_interval_int_en:1;
        RBus_UInt32  ic_guard_interval_sel:2;
        RBus_UInt32  res1:14;
        RBus_UInt32  res2:11;
    };
}misc_i2c_i2c3_guard_interval_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_guard_interval_status:1;
        RBus_UInt32  gpi_ic_gpio_scl:1;
        RBus_UInt32  gpi_ic_gpio_sda:1;
        RBus_UInt32  res1:14;
        RBus_UInt32  res2:15;
    };
}misc_i2c_i2c3_guard_interval_status_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  databitdelaysel:8;
        RBus_UInt32  res1:7;
        RBus_UInt32  databitdelayenable:1;
        RBus_UInt32  res2:8;
        RBus_UInt32  res3:7;
        RBus_UInt32  res4:1;
    };
}misc_i2c_i2c3_sda_output_delay_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  scl_value:8;
        RBus_UInt32  sda_value:8;
        RBus_UInt32  scl_vth:4;
        RBus_UInt32  sda_vth:4;
        RBus_UInt32  ph_en:1;
        RBus_UInt32  res1:7;
    };
}misc_i2c_i2c3_ph_cr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  master_mode:1;
        RBus_UInt32  speed:2;
        RBus_UInt32  ic_10bitaddr_slave:1;
        RBus_UInt32  ic_10bitaddr_master:1;
        RBus_UInt32  ic_restart_en:1;
        RBus_UInt32  ic_slave_disable:1;
        RBus_UInt32  res1:25;
    };
}misc_i2c_ic3_con_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_tar:10;
        RBus_UInt32  gc_or_start:1;
        RBus_UInt32  special:1;
        RBus_UInt32  ic_10bitaddr_master:1;
        RBus_UInt32  res1:19;
    };
}misc_i2c_ic3_tar_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_sar:10;
        RBus_UInt32  res1:22;
    };
}misc_i2c_ic3_sar_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_hs_mar:3;
        RBus_UInt32  res1:29;
    };
}misc_i2c_ic3_hs_maddr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dat:8;
        RBus_UInt32  cmd:1;
        RBus_UInt32  stop:1;
        RBus_UInt32  restart:1;
        RBus_UInt32  res1:21;
    };
}misc_i2c_ic3_data_cmd_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_ss_scl_hcnt:16;
        RBus_UInt32  res1:16;
    };
}misc_i2c_ic3_ss_scl_hcnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_ss_scl_lcnt:16;
        RBus_UInt32  res1:16;
    };
}misc_i2c_ic3_ss_scl_lcnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_fs_scl_hcnt:16;
        RBus_UInt32  res1:16;
    };
}misc_i2c_ic3_fs_scl_hcnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_fs_scl_lcnt:16;
        RBus_UInt32  res1:16;
    };
}misc_i2c_ic3_fs_scl_lcnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  r_rx_under:1;
        RBus_UInt32  r_rx_over:1;
        RBus_UInt32  r_rx_full:1;
        RBus_UInt32  r_tx_over:1;
        RBus_UInt32  r_tx_empty:1;
        RBus_UInt32  r_rd_req:1;
        RBus_UInt32  r_tx_abrt:1;
        RBus_UInt32  r_rx_done:1;
        RBus_UInt32  r_activity:1;
        RBus_UInt32  r_stop_det:1;
        RBus_UInt32  r_start_det:1;
        RBus_UInt32  r_gen_call:1;
        RBus_UInt32  res1:20;
    };
}misc_i2c_ic3_intr_stat_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  m_rx_under:1;
        RBus_UInt32  m_rx_over:1;
        RBus_UInt32  m_rx_full:1;
        RBus_UInt32  m_tx_over:1;
        RBus_UInt32  m_tx_empty:1;
        RBus_UInt32  m_rd_req:1;
        RBus_UInt32  m_tx_abrt:1;
        RBus_UInt32  m_rx_done:1;
        RBus_UInt32  m_activity:1;
        RBus_UInt32  m_stop_det:1;
        RBus_UInt32  m_start_det:1;
        RBus_UInt32  m_gen_call:1;
        RBus_UInt32  res1:20;
    };
}misc_i2c_ic3_intr_mask_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rx_under:1;
        RBus_UInt32  rx_over:1;
        RBus_UInt32  rx_full:1;
        RBus_UInt32  tx_over:1;
        RBus_UInt32  tx_empty:1;
        RBus_UInt32  rd_req:1;
        RBus_UInt32  tx_abrt:1;
        RBus_UInt32  rx_done:1;
        RBus_UInt32  activity:1;
        RBus_UInt32  stop_det:1;
        RBus_UInt32  start_det:1;
        RBus_UInt32  gen_call:1;
        RBus_UInt32  res1:20;
    };
}misc_i2c_ic3_raw_intr_stat_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rx_tl:8;
        RBus_UInt32  res1:24;
    };
}misc_i2c_ic3_rx_tl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tx_tl:8;
        RBus_UInt32  res1:24;
    };
}misc_i2c_ic3_tx_tl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_intr:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic3_clr_intr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_rx_under:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic3_clr_rx_under_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_rx_over:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic3_clr_rx_over_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_tx_over:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic3_clr_tx_over_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_rd_req:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic3_clr_rd_req_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_tx_abrt:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic3_clr_tx_abrt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_rx_done:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic3_clr_rx_done_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_activity:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic3_clr_activity_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_stop_det:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic3_clr_stop_det_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_start_det:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic3_clr_start_det_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clr_gen_call:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic3_clr_gen_call_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  enable:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic3_enable_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  activity:1;
        RBus_UInt32  tfnf:1;
        RBus_UInt32  tfe:1;
        RBus_UInt32  rfne:1;
        RBus_UInt32  rff:1;
        RBus_UInt32  mst_activity:1;
        RBus_UInt32  slv_activity:1;
        RBus_UInt32  res1:25;
    };
}misc_i2c_ic3_status_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  txflr:6;
        RBus_UInt32  res1:26;
    };
}misc_i2c_ic3_txflr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rxflr:6;
        RBus_UInt32  res1:26;
    };
}misc_i2c_ic3_rxflr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_sda_hold:24;
        RBus_UInt32  res1:8;
    };
}misc_i2c_ic3_sda_hold_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  abrt_7b_addr_noack:1;
        RBus_UInt32  abrt_10addr1_noack:1;
        RBus_UInt32  abrt_10addr2_noack:1;
        RBus_UInt32  abrt_txdata_noack:1;
        RBus_UInt32  abrt_gcall_noack:1;
        RBus_UInt32  abrt_gcall_read:1;
        RBus_UInt32  abrt_hs_ackdet:1;
        RBus_UInt32  abrt_sbyte_ackdet:1;
        RBus_UInt32  abrt_hs_norstrt:1;
        RBus_UInt32  abrt_sbyte_norstrt:1;
        RBus_UInt32  abrt_10b_rd_norstrt:1;
        RBus_UInt32  arb_master_dis:1;
        RBus_UInt32  arb_lost:1;
        RBus_UInt32  abrt_slvflush_txfifo:1;
        RBus_UInt32  abrt_slv_arblost:1;
        RBus_UInt32  abrt_slvrd_intx:1;
        RBus_UInt32  res1:16;
    };
}misc_i2c_ic3_tx_abrt_source_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  nack:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic3_slv_data_nack_only_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  sda_setup:8;
        RBus_UInt32  res1:24;
    };
}misc_i2c_ic3_sda_setup_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ack_gen_call:1;
        RBus_UInt32  res1:31;
    };
}misc_i2c_ic3_ack_general_call_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_en:1;
        RBus_UInt32  slv_disabled_while_busy:1;
        RBus_UInt32  slv_rx_data_lost:1;
        RBus_UInt32  res1:29;
    };
}misc_i2c_ic3_enable_status_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  apb_data_width:2;
        RBus_UInt32  max_speed_mode:2;
        RBus_UInt32  hc_count_values:1;
        RBus_UInt32  intr_io:1;
        RBus_UInt32  has_dma:1;
        RBus_UInt32  add_encoded_params:1;
        RBus_UInt32  rx_buffer_depth:8;
        RBus_UInt32  tx_buffer_depth:8;
        RBus_UInt32  res1:8;
    };
}misc_i2c_ic3_comp_param_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_comp_version:32;
    };
}misc_i2c_ic3_comp_version_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ic_comp_type:32;
    };
}misc_i2c_ic3_comp_type_RBUS;




#endif 


#endif 
