Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Mar 28 11:48:03 2025
| Host         : LAPTOP-MT7GT99J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                              Violations  
---------  ----------------  -------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                              17          
TIMING-18  Warning           Missing input or output delay                            4           
TIMING-50  Warning           Unrealistic path requirement between same-level latches  1           
LATCH-1    Advisory          Existing latches in the design                           1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (3)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (17)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: ctrl/u2/COUNT_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u2/out_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.825       -0.825                      1                   28        0.264        0.000                      0                   28        4.500        0.000                       0                    17  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.825       -0.825                      1                   28        0.264        0.000                      0                   28        4.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -0.825ns,  Total Violation       -0.825ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.825ns  (required time - arrival time)
  Source:                 u2/out_clk_reg/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/out_clk_reg/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.497ns (60.210%)  route 0.328ns (39.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.040ns
    Computed max time borrow:         5.040ns
    Time borrowed from endpoint:      5.040ns
    Time given to startpoint:         5.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.618     5.139    u2/clk_IBUF_BUFG
    SLICE_X65Y25         LDCE                                         r  u2/out_clk_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.040    10.179    
    SLICE_X65Y25                                      0.000    10.179 f  u2/out_clk_reg/D
    SLICE_X65Y25         LDCE (DToQ_ldce_D_Q)         0.373    10.552 f  u2/out_clk_reg/Q
                         net (fo=16, routed)          0.328    10.881    u2/true_clk
    SLICE_X65Y25         LUT1 (Prop_lut1_I0_O)        0.124    11.005 r  u2/out_clk_reg_i_1/O
                         net (fo=1, routed)           0.000    11.005    u2/out_clk_reg_i_1_n_0
    SLICE_X65Y25         LDCE                                         r  u2/out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.502     4.843    u2/clk_IBUF_BUFG
    SLICE_X65Y25         LDCE                                         r  u2/out_clk_reg/G
                         clock pessimism              0.296     5.139    
                         time borrowed                5.040    10.179    
  -------------------------------------------------------------------
                         required time                         10.179    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                 -0.825    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 b3/count_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/FSM_sequential_state_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.642ns (35.211%)  route 1.181ns (64.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.621     5.142    b3/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  b3/count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  b3/count_reg/Q
                         net (fo=2, routed)           0.802     6.463    b3/count
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.587 r  b3/FSM_sequential_state_reg[3]_i_1__1/O
                         net (fo=4, routed)           0.379     6.966    b3/FSM_sequential_state_reg[3]_i_1__1_n_0
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.505    14.846    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_CE)      -0.205    14.880    b3/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -6.966    
  -------------------------------------------------------------------
                         slack                                  7.914    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 b3/count_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/FSM_sequential_state_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.642ns (35.211%)  route 1.181ns (64.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.621     5.142    b3/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  b3/count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  b3/count_reg/Q
                         net (fo=2, routed)           0.802     6.463    b3/count
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.587 r  b3/FSM_sequential_state_reg[3]_i_1__1/O
                         net (fo=4, routed)           0.379     6.966    b3/FSM_sequential_state_reg[3]_i_1__1_n_0
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.505    14.846    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_CE)      -0.205    14.880    b3/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -6.966    
  -------------------------------------------------------------------
                         slack                                  7.914    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 b3/count_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/FSM_sequential_state_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.642ns (35.211%)  route 1.181ns (64.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.621     5.142    b3/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  b3/count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  b3/count_reg/Q
                         net (fo=2, routed)           0.802     6.463    b3/count
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.587 r  b3/FSM_sequential_state_reg[3]_i_1__1/O
                         net (fo=4, routed)           0.379     6.966    b3/FSM_sequential_state_reg[3]_i_1__1_n_0
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.505    14.846    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[2]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_CE)      -0.205    14.880    b3/FSM_sequential_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -6.966    
  -------------------------------------------------------------------
                         slack                                  7.914    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 b3/count_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/FSM_sequential_state_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.642ns (35.211%)  route 1.181ns (64.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.621     5.142    b3/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  b3/count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  b3/count_reg/Q
                         net (fo=2, routed)           0.802     6.463    b3/count
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.587 r  b3/FSM_sequential_state_reg[3]_i_1__1/O
                         net (fo=4, routed)           0.379     6.966    b3/FSM_sequential_state_reg[3]_i_1__1_n_0
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.505    14.846    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[3]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_CE)      -0.205    14.880    b3/FSM_sequential_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -6.966    
  -------------------------------------------------------------------
                         slack                                  7.914    

Slack (MET) :             8.099ns  (required time - arrival time)
  Source:                 b2/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2/FSM_sequential_state_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.580ns (34.921%)  route 1.081ns (65.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.621     5.142    b2/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  b2/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.891     6.489    b2/state_reg[0]
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.613 r  b2/FSM_sequential_state_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.190     6.803    b2/FSM_sequential_state_reg[3]_i_1__0_n_0
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.505    14.846    b2/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X62Y22         FDRE (Setup_fdre_C_CE)      -0.205    14.902    b2/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  8.099    

Slack (MET) :             8.099ns  (required time - arrival time)
  Source:                 b2/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2/FSM_sequential_state_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.580ns (34.921%)  route 1.081ns (65.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.621     5.142    b2/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  b2/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.891     6.489    b2/state_reg[0]
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.613 r  b2/FSM_sequential_state_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.190     6.803    b2/FSM_sequential_state_reg[3]_i_1__0_n_0
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.505    14.846    b2/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X62Y22         FDRE (Setup_fdre_C_CE)      -0.205    14.902    b2/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  8.099    

Slack (MET) :             8.099ns  (required time - arrival time)
  Source:                 b2/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2/FSM_sequential_state_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.580ns (34.921%)  route 1.081ns (65.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.621     5.142    b2/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  b2/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.891     6.489    b2/state_reg[0]
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.613 r  b2/FSM_sequential_state_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.190     6.803    b2/FSM_sequential_state_reg[3]_i_1__0_n_0
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.505    14.846    b2/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[2]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X62Y22         FDRE (Setup_fdre_C_CE)      -0.205    14.902    b2/FSM_sequential_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  8.099    

Slack (MET) :             8.099ns  (required time - arrival time)
  Source:                 b2/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2/FSM_sequential_state_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.580ns (34.921%)  route 1.081ns (65.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.621     5.142    b2/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  b2/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.891     6.489    b2/state_reg[0]
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.613 r  b2/FSM_sequential_state_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.190     6.803    b2/FSM_sequential_state_reg[3]_i_1__0_n_0
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.505    14.846    b2/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[3]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X62Y22         FDRE (Setup_fdre_C_CE)      -0.205    14.902    b2/FSM_sequential_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  8.099    

Slack (MET) :             8.163ns  (required time - arrival time)
  Source:                 b1/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/FSM_sequential_state_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.580ns (36.315%)  route 1.017ns (63.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.624     5.145    b1/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  b1/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.827     6.428    b1/state_reg[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.552 r  b1/FSM_sequential_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.190     6.742    b1/FSM_sequential_state_reg[3]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.507    14.848    b1/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X62Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.905    b1/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  8.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 b2/count_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2/count_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    b2/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  b2/count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 f  b2/count_reg/Q
                         net (fo=2, routed)           0.175     1.807    b2/count_reg_n_0
    SLICE_X64Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.852 r  b2/count_i_1__0/O
                         net (fo=1, routed)           0.000     1.852    b2/count_i_1__0_n_0
    SLICE_X64Y22         FDRE                                         r  b2/count_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.980    b2/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  b2/count_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.120     1.588    b2/count_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 b1/count_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/count_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.469    b1/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  b1/count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  b1/count_reg/Q
                         net (fo=2, routed)           0.185     1.795    b1/count_reg_n_0
    SLICE_X62Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.840 r  b1/count_i_1__1/O
                         net (fo=1, routed)           0.000     1.840    b1/count_i_1__1_n_0
    SLICE_X62Y20         FDRE                                         r  b1/count_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.855     1.982    b1/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  b1/count_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.091     1.560    b1/count_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 b3/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.230ns (55.691%)  route 0.183ns (44.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  b3/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.183     1.779    b3/state_reg[1]
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.102     1.881 r  b3/FSM_sequential_state_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.881    b3/state_next__0[1]
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.980    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.107     1.575    b3/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 b3/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/FSM_sequential_state_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.231ns (55.663%)  route 0.184ns (44.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  b3/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.184     1.780    b3/state_reg[1]
    SLICE_X63Y22         LUT5 (Prop_lut5_I1_O)        0.103     1.883 r  b3/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.883    b3/state_next__0[3]
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.980    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.107     1.575    b3/FSM_sequential_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 b2/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2/FSM_sequential_state_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.155%)  route 0.235ns (55.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    b2/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  b2/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.235     1.844    b2/state_reg[0]
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.889 r  b2/FSM_sequential_state_reg[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.889    b2/state_next__0[3]
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.980    b2/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.107     1.575    b2/FSM_sequential_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 b1/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.230ns (54.066%)  route 0.195ns (45.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    b1/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  b1/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.195     1.792    b1/state_reg[1]
    SLICE_X62Y21         LUT5 (Prop_lut5_I4_O)        0.102     1.894 r  b1/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.894    b1/state_next__0[1]
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.981    b1/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.107     1.575    b1/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 b2/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.230ns (54.066%)  route 0.195ns (45.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    b2/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  b2/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.195     1.792    b2/state_reg[1]
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.102     1.894 r  b2/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.894    b2/state_next__0[1]
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.980    b2/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.107     1.575    b2/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 b3/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.227ns (55.366%)  route 0.183ns (44.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.128     1.596 f  b3/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.183     1.779    b3/state_reg[1]
    SLICE_X63Y22         LUT5 (Prop_lut5_I2_O)        0.099     1.878 r  b3/FSM_sequential_state_reg[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.878    b3/state_next__0[0]
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.980    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.091     1.559    b3/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 b3/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/FSM_sequential_state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.227ns (55.232%)  route 0.184ns (44.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  b3/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.184     1.780    b3/state_reg[1]
    SLICE_X63Y22         LUT5 (Prop_lut5_I1_O)        0.099     1.879 r  b3/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.879    b3/state_next__0[2]
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.980    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.092     1.560    b3/FSM_sequential_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 b1/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/FSM_sequential_state_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.231ns (54.047%)  route 0.196ns (45.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    b1/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  b1/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.196     1.793    b1/state_reg[1]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.103     1.896 r  b1/FSM_sequential_state_reg[3]_i_2__1/O
                         net (fo=1, routed)           0.000     1.896    b1/state_next__0[3]
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.981    b1/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.107     1.575    b1/FSM_sequential_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   b1/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   b1/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   b1/FSM_sequential_state_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   b1/FSM_sequential_state_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   b1/count_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   b2/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   b2/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   b2/FSM_sequential_state_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   b2/FSM_sequential_state_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   b1/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   b1/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   b1/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   b1/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   b1/FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   b1/FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   b1/FSM_sequential_state_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   b1/FSM_sequential_state_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   b1/count_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   b1/count_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   b1/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   b1/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   b1/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   b1/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   b1/FSM_sequential_state_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   b1/FSM_sequential_state_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   b1/FSM_sequential_state_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   b1/FSM_sequential_state_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   b1/count_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   b1/count_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl/c1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.695ns  (logic 4.339ns (64.811%)  route 2.356ns (35.189%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  ctrl/c1/FSM_sequential_state_reg[1]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ctrl/c1/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          0.689     1.145    ctrl/c1/FSM_sequential_state_reg[1]_0
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.152     1.297 r  ctrl/c1/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.667     2.964    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.731     6.695 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.695    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/c1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.655ns  (logic 4.090ns (61.466%)  route 2.564ns (38.534%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  ctrl/c1/FSM_sequential_state_reg[1]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ctrl/c1/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          0.890     1.346    ctrl/c1/FSM_sequential_state_reg[1]_0
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.470 r  ctrl/c1/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.674     3.144    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     6.655 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.655    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/c1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.628ns  (logic 4.083ns (61.601%)  route 2.545ns (38.399%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  ctrl/c1/FSM_sequential_state_reg[1]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl/c1/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          0.690     1.146    ctrl/c1/FSM_sequential_state_reg[1]_0
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.270 r  ctrl/c1/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.855     3.125    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     6.628 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.628    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/c1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.588ns  (logic 3.960ns (60.113%)  route 2.628ns (39.887%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  ctrl/c1/FSM_sequential_state_reg[1]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl/c1/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          2.628     3.084    segs_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     6.588 r  segs_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.588    segs[1]
    V5                                                                r  segs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/c1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.464ns  (logic 3.976ns (61.511%)  route 2.488ns (38.489%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  ctrl/c1/FSM_sequential_state_reg[1]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl/c1/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          2.488     2.944    segs_OBUF[1]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.464 r  segs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.464    segs[2]
    U5                                                                r  segs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/c1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.444ns  (logic 4.079ns (63.299%)  route 2.365ns (36.701%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  ctrl/c1/FSM_sequential_state_reg[1]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl/c1/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          0.689     1.145    ctrl/c1/FSM_sequential_state_reg[1]_0
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.269 r  ctrl/c1/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.676     2.945    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.444 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.444    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/c1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.185ns  (logic 3.992ns (64.535%)  route 2.194ns (35.465%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  ctrl/c1/FSM_sequential_state_reg[1]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl/c1/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          2.194     2.650    segs_OBUF[1]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.185 r  segs_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.185    segs[3]
    V8                                                                r  segs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/c1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.035ns  (logic 3.991ns (66.136%)  route 2.044ns (33.864%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  ctrl/c1/FSM_sequential_state_reg[1]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl/c1/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          2.044     2.500    segs_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.035 r  segs_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.035    segs[4]
    U8                                                                r  segs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/c1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.879ns  (logic 3.985ns (67.787%)  route 1.894ns (32.213%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  ctrl/c1/FSM_sequential_state_reg[1]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl/c1/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          1.894     2.350    segs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     5.879 r  segs_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.879    segs[5]
    W6                                                                r  segs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/c1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.711ns  (logic 3.967ns (69.463%)  route 1.744ns (30.537%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  ctrl/c1/FSM_sequential_state_reg[1]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl/c1/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          1.744     2.200    segs_OBUF[1]
    W7                   OBUF (Prop_obuf_I_O)         3.511     5.711 r  segs_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.711    segs[6]
    W7                                                                r  segs[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl/c1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctrl/c1/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  ctrl/c1/FSM_sequential_state_reg[0]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ctrl/c1/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.178     0.319    ctrl/c1/state[0]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.042     0.361 r  ctrl/c1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.361    ctrl/c1/next_state[0]
    SLICE_X65Y26         FDRE                                         r  ctrl/c1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/u2/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctrl/u2/COUNT_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  ctrl/u2/COUNT_reg[6]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctrl/u2/COUNT_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    ctrl/u2/COUNT_reg_n_0_[6]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  ctrl/u2/COUNT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    ctrl/u2/COUNT_reg[4]_i_1_n_5
    SLICE_X64Y26         FDRE                                         r  ctrl/u2/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/u2/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctrl/u2/COUNT_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  ctrl/u2/COUNT_reg[14]/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctrl/u2/COUNT_reg[14]/Q
                         net (fo=3, routed)           0.127     0.291    ctrl/u2/S[0]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  ctrl/u2/COUNT_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    ctrl/u2/COUNT_reg[12]_i_1_n_5
    SLICE_X64Y28         FDRE                                         r  ctrl/u2/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/u2/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctrl/u2/COUNT_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  ctrl/u2/COUNT_reg[6]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctrl/u2/COUNT_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    ctrl/u2/COUNT_reg_n_0_[6]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  ctrl/u2/COUNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    ctrl/u2/COUNT_reg[4]_i_1_n_4
    SLICE_X64Y26         FDRE                                         r  ctrl/u2/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/u2/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctrl/u2/COUNT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  ctrl/u2/COUNT_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  ctrl/u2/COUNT_reg[0]/Q
                         net (fo=1, routed)           0.163     0.327    ctrl/u2/COUNT_reg_n_0_[0]
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.372 r  ctrl/u2/COUNT[0]_i_5/O
                         net (fo=1, routed)           0.000     0.372    ctrl/u2/COUNT[0]_i_5_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.442 r  ctrl/u2/COUNT_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.442    ctrl/u2/COUNT_reg[0]_i_2_n_7
    SLICE_X64Y25         FDRE                                         r  ctrl/u2/COUNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/u2/COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctrl/u2/COUNT_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  ctrl/u2/COUNT_reg[12]/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctrl/u2/COUNT_reg[12]/Q
                         net (fo=1, routed)           0.170     0.334    ctrl/u2/COUNT_reg_n_0_[12]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.449 r  ctrl/u2/COUNT_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.449    ctrl/u2/COUNT_reg[12]_i_1_n_7
    SLICE_X64Y28         FDRE                                         r  ctrl/u2/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/u2/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctrl/u2/COUNT_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  ctrl/u2/COUNT_reg[4]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctrl/u2/COUNT_reg[4]/Q
                         net (fo=1, routed)           0.170     0.334    ctrl/u2/COUNT_reg_n_0_[4]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.449 r  ctrl/u2/COUNT_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.449    ctrl/u2/COUNT_reg[4]_i_1_n_7
    SLICE_X64Y26         FDRE                                         r  ctrl/u2/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/u2/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctrl/u2/COUNT_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.274ns (58.028%)  route 0.198ns (41.972%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  ctrl/u2/COUNT_reg[10]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctrl/u2/COUNT_reg[10]/Q
                         net (fo=1, routed)           0.198     0.362    ctrl/u2/COUNT_reg_n_0_[10]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.472 r  ctrl/u2/COUNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.472    ctrl/u2/COUNT_reg[8]_i_1_n_5
    SLICE_X64Y27         FDRE                                         r  ctrl/u2/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/u2/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctrl/u2/COUNT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  ctrl/u2/COUNT_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  ctrl/u2/COUNT_reg[0]/Q
                         net (fo=1, routed)           0.163     0.327    ctrl/u2/COUNT_reg_n_0_[0]
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.372 r  ctrl/u2/COUNT[0]_i_5/O
                         net (fo=1, routed)           0.000     0.372    ctrl/u2/COUNT[0]_i_5_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.477 r  ctrl/u2/COUNT_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.477    ctrl/u2/COUNT_reg[0]_i_2_n_6
    SLICE_X64Y25         FDRE                                         r  ctrl/u2/COUNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/u2/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctrl/u2/COUNT_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.279ns (58.377%)  route 0.199ns (41.623%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  ctrl/u2/COUNT_reg[8]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctrl/u2/COUNT_reg[8]/Q
                         net (fo=1, routed)           0.199     0.363    ctrl/u2/COUNT_reg_n_0_[8]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.478 r  ctrl/u2/COUNT_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.478    ctrl/u2/COUNT_reg[8]_i_1_n_7
    SLICE_X64Y27         FDRE                                         r  ctrl/u2/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b1/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/u2/COUNT_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.343ns  (logic 0.704ns (21.058%)  route 2.639ns (78.942%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.624     5.145    b1/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  b1/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=6, routed)           0.895     6.497    b1/state_reg[2]
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.621 r  b1/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.641     7.262    b3/btns_debounce[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.386 r  b3/COUNT[0]_i_1/O
                         net (fo=15, routed)          1.103     8.488    ctrl/u2/clear
    SLICE_X64Y28         FDRE                                         r  ctrl/u2/COUNT_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b1/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/u2/COUNT_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.343ns  (logic 0.704ns (21.058%)  route 2.639ns (78.942%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.624     5.145    b1/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  b1/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=6, routed)           0.895     6.497    b1/state_reg[2]
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.621 r  b1/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.641     7.262    b3/btns_debounce[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.386 r  b3/COUNT[0]_i_1/O
                         net (fo=15, routed)          1.103     8.488    ctrl/u2/clear
    SLICE_X64Y28         FDRE                                         r  ctrl/u2/COUNT_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b1/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/u2/COUNT_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.343ns  (logic 0.704ns (21.058%)  route 2.639ns (78.942%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.624     5.145    b1/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  b1/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=6, routed)           0.895     6.497    b1/state_reg[2]
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.621 r  b1/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.641     7.262    b3/btns_debounce[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.386 r  b3/COUNT[0]_i_1/O
                         net (fo=15, routed)          1.103     8.488    ctrl/u2/clear
    SLICE_X64Y28         FDRE                                         r  ctrl/u2/COUNT_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b1/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/u2/COUNT_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.205ns  (logic 0.704ns (21.968%)  route 2.501ns (78.032%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.624     5.145    b1/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  b1/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=6, routed)           0.895     6.497    b1/state_reg[2]
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.621 r  b1/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.641     7.262    b3/btns_debounce[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.386 r  b3/COUNT[0]_i_1/O
                         net (fo=15, routed)          0.964     8.350    ctrl/u2/clear
    SLICE_X64Y27         FDRE                                         r  ctrl/u2/COUNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b1/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/u2/COUNT_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.205ns  (logic 0.704ns (21.968%)  route 2.501ns (78.032%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.624     5.145    b1/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  b1/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=6, routed)           0.895     6.497    b1/state_reg[2]
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.621 r  b1/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.641     7.262    b3/btns_debounce[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.386 r  b3/COUNT[0]_i_1/O
                         net (fo=15, routed)          0.964     8.350    ctrl/u2/clear
    SLICE_X64Y27         FDRE                                         r  ctrl/u2/COUNT_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b1/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/u2/COUNT_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.205ns  (logic 0.704ns (21.968%)  route 2.501ns (78.032%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.624     5.145    b1/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  b1/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=6, routed)           0.895     6.497    b1/state_reg[2]
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.621 r  b1/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.641     7.262    b3/btns_debounce[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.386 r  b3/COUNT[0]_i_1/O
                         net (fo=15, routed)          0.964     8.350    ctrl/u2/clear
    SLICE_X64Y27         FDRE                                         r  ctrl/u2/COUNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b1/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/u2/COUNT_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.205ns  (logic 0.704ns (21.968%)  route 2.501ns (78.032%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.624     5.145    b1/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  b1/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=6, routed)           0.895     6.497    b1/state_reg[2]
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.621 r  b1/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.641     7.262    b3/btns_debounce[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.386 r  b3/COUNT[0]_i_1/O
                         net (fo=15, routed)          0.964     8.350    ctrl/u2/clear
    SLICE_X64Y27         FDRE                                         r  ctrl/u2/COUNT_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b1/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/u2/COUNT_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.056ns  (logic 0.704ns (23.034%)  route 2.352ns (76.966%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.624     5.145    b1/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  b1/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=6, routed)           0.895     6.497    b1/state_reg[2]
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.621 r  b1/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.641     7.262    b3/btns_debounce[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.386 r  b3/COUNT[0]_i_1/O
                         net (fo=15, routed)          0.816     8.202    ctrl/u2/clear
    SLICE_X64Y26         FDRE                                         r  ctrl/u2/COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b1/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/u2/COUNT_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.056ns  (logic 0.704ns (23.034%)  route 2.352ns (76.966%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.624     5.145    b1/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  b1/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=6, routed)           0.895     6.497    b1/state_reg[2]
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.621 r  b1/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.641     7.262    b3/btns_debounce[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.386 r  b3/COUNT[0]_i_1/O
                         net (fo=15, routed)          0.816     8.202    ctrl/u2/clear
    SLICE_X64Y26         FDRE                                         r  ctrl/u2/COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b1/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/u2/COUNT_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.056ns  (logic 0.704ns (23.034%)  route 2.352ns (76.966%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.624     5.145    b1/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  b1/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=6, routed)           0.895     6.497    b1/state_reg[2]
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.621 r  b1/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.641     7.262    b3/btns_debounce[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.386 r  b3/COUNT[0]_i_1/O
                         net (fo=15, routed)          0.816     8.202    ctrl/u2/clear
    SLICE_X64Y26         FDRE                                         r  ctrl/u2/COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b3/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/u2/COUNT_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.609ns  (logic 0.226ns (37.113%)  route 0.383ns (62.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  b3/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=6, routed)           0.129     1.725    b3/state_reg[3]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.098     1.823 r  b3/COUNT[0]_i_1/O
                         net (fo=15, routed)          0.254     2.077    ctrl/u2/clear
    SLICE_X64Y25         FDRE                                         r  ctrl/u2/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b3/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/u2/COUNT_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.609ns  (logic 0.226ns (37.113%)  route 0.383ns (62.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  b3/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=6, routed)           0.129     1.725    b3/state_reg[3]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.098     1.823 r  b3/COUNT[0]_i_1/O
                         net (fo=15, routed)          0.254     2.077    ctrl/u2/clear
    SLICE_X64Y25         FDRE                                         r  ctrl/u2/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b3/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/u2/COUNT_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.609ns  (logic 0.226ns (37.113%)  route 0.383ns (62.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  b3/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=6, routed)           0.129     1.725    b3/state_reg[3]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.098     1.823 r  b3/COUNT[0]_i_1/O
                         net (fo=15, routed)          0.254     2.077    ctrl/u2/clear
    SLICE_X64Y25         FDRE                                         r  ctrl/u2/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b3/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/u2/COUNT_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.609ns  (logic 0.226ns (37.113%)  route 0.383ns (62.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  b3/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=6, routed)           0.129     1.725    b3/state_reg[3]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.098     1.823 r  b3/COUNT[0]_i_1/O
                         net (fo=15, routed)          0.254     2.077    ctrl/u2/clear
    SLICE_X64Y25         FDRE                                         r  ctrl/u2/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b3/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/u2/COUNT_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.226ns (33.619%)  route 0.446ns (66.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  b3/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=6, routed)           0.129     1.725    b3/state_reg[3]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.098     1.823 r  b3/COUNT[0]_i_1/O
                         net (fo=15, routed)          0.317     2.140    ctrl/u2/clear
    SLICE_X64Y26         FDRE                                         r  ctrl/u2/COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b3/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/u2/COUNT_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.226ns (33.619%)  route 0.446ns (66.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  b3/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=6, routed)           0.129     1.725    b3/state_reg[3]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.098     1.823 r  b3/COUNT[0]_i_1/O
                         net (fo=15, routed)          0.317     2.140    ctrl/u2/clear
    SLICE_X64Y26         FDRE                                         r  ctrl/u2/COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b3/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/u2/COUNT_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.226ns (33.619%)  route 0.446ns (66.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  b3/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=6, routed)           0.129     1.725    b3/state_reg[3]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.098     1.823 r  b3/COUNT[0]_i_1/O
                         net (fo=15, routed)          0.317     2.140    ctrl/u2/clear
    SLICE_X64Y26         FDRE                                         r  ctrl/u2/COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b3/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/u2/COUNT_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.226ns (33.619%)  route 0.446ns (66.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  b3/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=6, routed)           0.129     1.725    b3/state_reg[3]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.098     1.823 r  b3/COUNT[0]_i_1/O
                         net (fo=15, routed)          0.317     2.140    ctrl/u2/clear
    SLICE_X64Y26         FDRE                                         r  ctrl/u2/COUNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b3/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/u2/COUNT_reg[10]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.736ns  (logic 0.226ns (30.727%)  route 0.510ns (69.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  b3/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=6, routed)           0.129     1.725    b3/state_reg[3]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.098     1.823 r  b3/COUNT[0]_i_1/O
                         net (fo=15, routed)          0.380     2.204    ctrl/u2/clear
    SLICE_X64Y27         FDRE                                         r  ctrl/u2/COUNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b3/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/u2/COUNT_reg[11]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.736ns  (logic 0.226ns (30.727%)  route 0.510ns (69.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  b3/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=6, routed)           0.129     1.725    b3/state_reg[3]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.098     1.823 r  b3/COUNT[0]_i_1/O
                         net (fo=15, routed)          0.380     2.204    ctrl/u2/clear
    SLICE_X64Y27         FDRE                                         r  ctrl/u2/COUNT_reg[11]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btns[3]
                            (input port)
  Destination:            b3/FSM_sequential_state_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.192ns  (logic 1.575ns (30.338%)  route 3.617ns (69.662%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btns[3] (IN)
                         net (fo=0)                   0.000     0.000    btns[3]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btns_IBUF[3]_inst/O
                         net (fo=5, routed)           3.238     4.689    b3/btns_IBUF[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     4.813 r  b3/FSM_sequential_state_reg[3]_i_1__1/O
                         net (fo=4, routed)           0.379     5.192    b3/FSM_sequential_state_reg[3]_i_1__1_n_0
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.505     4.846    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 btns[3]
                            (input port)
  Destination:            b3/FSM_sequential_state_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.192ns  (logic 1.575ns (30.338%)  route 3.617ns (69.662%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btns[3] (IN)
                         net (fo=0)                   0.000     0.000    btns[3]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btns_IBUF[3]_inst/O
                         net (fo=5, routed)           3.238     4.689    b3/btns_IBUF[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     4.813 r  b3/FSM_sequential_state_reg[3]_i_1__1/O
                         net (fo=4, routed)           0.379     5.192    b3/FSM_sequential_state_reg[3]_i_1__1_n_0
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.505     4.846    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 btns[3]
                            (input port)
  Destination:            b3/FSM_sequential_state_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.192ns  (logic 1.575ns (30.338%)  route 3.617ns (69.662%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btns[3] (IN)
                         net (fo=0)                   0.000     0.000    btns[3]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btns_IBUF[3]_inst/O
                         net (fo=5, routed)           3.238     4.689    b3/btns_IBUF[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     4.813 r  b3/FSM_sequential_state_reg[3]_i_1__1/O
                         net (fo=4, routed)           0.379     5.192    b3/FSM_sequential_state_reg[3]_i_1__1_n_0
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.505     4.846    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[2]/C

Slack:                    inf
  Source:                 btns[3]
                            (input port)
  Destination:            b3/FSM_sequential_state_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.192ns  (logic 1.575ns (30.338%)  route 3.617ns (69.662%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btns[3] (IN)
                         net (fo=0)                   0.000     0.000    btns[3]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btns_IBUF[3]_inst/O
                         net (fo=5, routed)           3.238     4.689    b3/btns_IBUF[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     4.813 r  b3/FSM_sequential_state_reg[3]_i_1__1/O
                         net (fo=4, routed)           0.379     5.192    b3/FSM_sequential_state_reg[3]_i_1__1_n_0
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.505     4.846    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[3]/C

Slack:                    inf
  Source:                 btns[1]
                            (input port)
  Destination:            b1/FSM_sequential_state_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.004ns  (logic 1.578ns (31.528%)  route 3.427ns (68.472%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btns[1] (IN)
                         net (fo=0)                   0.000     0.000    btns[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btns_IBUF[1]_inst/O
                         net (fo=5, routed)           3.236     4.690    b1/btns_IBUF[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.814 r  b1/FSM_sequential_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.190     5.004    b1/FSM_sequential_state_reg[3]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.507     4.848    b1/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 btns[1]
                            (input port)
  Destination:            b1/FSM_sequential_state_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.004ns  (logic 1.578ns (31.528%)  route 3.427ns (68.472%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btns[1] (IN)
                         net (fo=0)                   0.000     0.000    btns[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btns_IBUF[1]_inst/O
                         net (fo=5, routed)           3.236     4.690    b1/btns_IBUF[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.814 r  b1/FSM_sequential_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.190     5.004    b1/FSM_sequential_state_reg[3]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.507     4.848    b1/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 btns[1]
                            (input port)
  Destination:            b1/FSM_sequential_state_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.004ns  (logic 1.578ns (31.528%)  route 3.427ns (68.472%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btns[1] (IN)
                         net (fo=0)                   0.000     0.000    btns[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btns_IBUF[1]_inst/O
                         net (fo=5, routed)           3.236     4.690    b1/btns_IBUF[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.814 r  b1/FSM_sequential_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.190     5.004    b1/FSM_sequential_state_reg[3]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.507     4.848    b1/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[2]/C

Slack:                    inf
  Source:                 btns[1]
                            (input port)
  Destination:            b1/FSM_sequential_state_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.004ns  (logic 1.578ns (31.528%)  route 3.427ns (68.472%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btns[1] (IN)
                         net (fo=0)                   0.000     0.000    btns[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btns_IBUF[1]_inst/O
                         net (fo=5, routed)           3.236     4.690    b1/btns_IBUF[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.814 r  b1/FSM_sequential_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.190     5.004    b1/FSM_sequential_state_reg[3]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.507     4.848    b1/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[3]/C

Slack:                    inf
  Source:                 btns[2]
                            (input port)
  Destination:            b2/FSM_sequential_state_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.990ns  (logic 1.575ns (31.567%)  route 3.415ns (68.433%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btns[2] (IN)
                         net (fo=0)                   0.000     0.000    btns[2]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btns_IBUF[2]_inst/O
                         net (fo=5, routed)           3.225     4.676    b2/btns_IBUF[0]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.124     4.800 r  b2/FSM_sequential_state_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.190     4.990    b2/FSM_sequential_state_reg[3]_i_1__0_n_0
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.505     4.846    b2/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 btns[2]
                            (input port)
  Destination:            b2/FSM_sequential_state_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.990ns  (logic 1.575ns (31.567%)  route 3.415ns (68.433%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btns[2] (IN)
                         net (fo=0)                   0.000     0.000    btns[2]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btns_IBUF[2]_inst/O
                         net (fo=5, routed)           3.225     4.676    b2/btns_IBUF[0]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.124     4.800 r  b2/FSM_sequential_state_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.190     4.990    b2/FSM_sequential_state_reg[3]_i_1__0_n_0
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.505     4.846    b2/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btns[2]
                            (input port)
  Destination:            b2/FSM_sequential_state_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.675ns  (logic 0.262ns (15.668%)  route 1.412ns (84.332%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btns[2] (IN)
                         net (fo=0)                   0.000     0.000    btns[2]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btns_IBUF[2]_inst/O
                         net (fo=5, routed)           1.412     1.632    b2/btns_IBUF[0]
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.043     1.675 r  b2/FSM_sequential_state_reg[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.675    b2/state_next__0[3]
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.980    b2/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[3]/C

Slack:                    inf
  Source:                 btns[2]
                            (input port)
  Destination:            b2/FSM_sequential_state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.677ns  (logic 0.264ns (15.769%)  route 1.412ns (84.231%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btns[2] (IN)
                         net (fo=0)                   0.000     0.000    btns[2]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btns_IBUF[2]_inst/O
                         net (fo=5, routed)           1.412     1.632    b2/btns_IBUF[0]
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.677 r  b2/FSM_sequential_state_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.677    b2/state_next__0[2]
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.980    b2/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[2]/C

Slack:                    inf
  Source:                 btns[3]
                            (input port)
  Destination:            b3/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.681ns  (logic 0.261ns (15.542%)  route 1.420ns (84.458%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btns[3] (IN)
                         net (fo=0)                   0.000     0.000    btns[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btns_IBUF[3]_inst/O
                         net (fo=5, routed)           1.420     1.639    b3/btns_IBUF[0]
    SLICE_X63Y22         LUT5 (Prop_lut5_I3_O)        0.042     1.681 r  b3/FSM_sequential_state_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.681    b3/state_next__0[1]
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.980    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 btns[3]
                            (input port)
  Destination:            b3/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.684ns  (logic 0.264ns (15.693%)  route 1.420ns (84.307%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btns[3] (IN)
                         net (fo=0)                   0.000     0.000    btns[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btns_IBUF[3]_inst/O
                         net (fo=5, routed)           1.420     1.639    b3/btns_IBUF[0]
    SLICE_X63Y22         LUT5 (Prop_lut5_I1_O)        0.045     1.684 r  b3/FSM_sequential_state_reg[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.684    b3/state_next__0[0]
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.980    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 btns[3]
                            (input port)
  Destination:            b3/FSM_sequential_state_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.684ns  (logic 0.262ns (15.574%)  route 1.422ns (84.426%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btns[3] (IN)
                         net (fo=0)                   0.000     0.000    btns[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btns_IBUF[3]_inst/O
                         net (fo=5, routed)           1.422     1.641    b3/btns_IBUF[0]
    SLICE_X63Y22         LUT5 (Prop_lut5_I0_O)        0.043     1.684 r  b3/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.684    b3/state_next__0[3]
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.980    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[3]/C

Slack:                    inf
  Source:                 btns[2]
                            (input port)
  Destination:            b2/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.684ns  (logic 0.261ns (15.517%)  route 1.423ns (84.483%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btns[2] (IN)
                         net (fo=0)                   0.000     0.000    btns[2]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btns_IBUF[2]_inst/O
                         net (fo=5, routed)           1.423     1.642    b2/btns_IBUF[0]
    SLICE_X62Y22         LUT5 (Prop_lut5_I3_O)        0.042     1.684 r  b2/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    b2/state_next__0[1]
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.980    b2/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 btns[3]
                            (input port)
  Destination:            b3/FSM_sequential_state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.686ns  (logic 0.264ns (15.674%)  route 1.422ns (84.326%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btns[3] (IN)
                         net (fo=0)                   0.000     0.000    btns[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btns_IBUF[3]_inst/O
                         net (fo=5, routed)           1.422     1.641    b3/btns_IBUF[0]
    SLICE_X63Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.686 r  b3/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.686    b3/state_next__0[2]
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.980    b3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  b3/FSM_sequential_state_reg_reg[2]/C

Slack:                    inf
  Source:                 btns[1]
                            (input port)
  Destination:            b1/FSM_sequential_state_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.687ns  (logic 0.265ns (15.704%)  route 1.422ns (84.296%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btns[1] (IN)
                         net (fo=0)                   0.000     0.000    btns[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btns_IBUF[1]_inst/O
                         net (fo=5, routed)           1.422     1.644    b1/btns_IBUF[0]
    SLICE_X62Y21         LUT5 (Prop_lut5_I0_O)        0.043     1.687 r  b1/FSM_sequential_state_reg[3]_i_2__1/O
                         net (fo=1, routed)           0.000     1.687    b1/state_next__0[3]
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.981    b1/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[3]/C

Slack:                    inf
  Source:                 btns[2]
                            (input port)
  Destination:            b2/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.687ns  (logic 0.264ns (15.667%)  route 1.423ns (84.333%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btns[2] (IN)
                         net (fo=0)                   0.000     0.000    btns[2]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btns_IBUF[2]_inst/O
                         net (fo=5, routed)           1.423     1.642    b2/btns_IBUF[0]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.045     1.687 r  b2/FSM_sequential_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.687    b2/state_next__0[0]
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     1.980    b2/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  b2/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 btns[1]
                            (input port)
  Destination:            b1/FSM_sequential_state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.689ns  (logic 0.267ns (15.804%)  route 1.422ns (84.196%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btns[1] (IN)
                         net (fo=0)                   0.000     0.000    btns[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btns_IBUF[1]_inst/O
                         net (fo=5, routed)           1.422     1.644    b1/btns_IBUF[0]
    SLICE_X62Y21         LUT5 (Prop_lut5_I2_O)        0.045     1.689 r  b1/FSM_sequential_state_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.689    b1/state_next__0[2]
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.981    b1/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  b1/FSM_sequential_state_reg_reg[2]/C





