Classic Timing Analyzer report for lab1_4
Fri Jun 12 11:18:41 2020
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+-----------------------+-----------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                  ; To                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------+-----------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 25.800 ns                        ; lab01_4:M2|pattern[4] ; shift_red[4]          ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 67.57 MHz ( period = 14.800 ns ) ; lab01_4:M2|pattern[6] ; lab01_4:M2|pattern[3] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                       ;                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------+-----------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPF10K30ATC144-3   ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                  ; To                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 67.57 MHz ( period = 14.800 ns )                    ; lab01_4:M2|pattern[1]                                                                 ; lab01_4:M2|pattern[8]                                                                 ; clk        ; clk      ; None                        ; None                      ; 12.700 ns               ;
; N/A                                     ; 67.57 MHz ( period = 14.800 ns )                    ; lab01_4:M2|pattern[6]                                                                 ; lab01_4:M2|pattern[8]                                                                 ; clk        ; clk      ; None                        ; None                      ; 12.700 ns               ;
; N/A                                     ; 67.57 MHz ( period = 14.800 ns )                    ; lab01_4:M2|pattern[1]                                                                 ; lab01_4:M2|pattern[3]                                                                 ; clk        ; clk      ; None                        ; None                      ; 12.700 ns               ;
; N/A                                     ; 67.57 MHz ( period = 14.800 ns )                    ; lab01_4:M2|pattern[6]                                                                 ; lab01_4:M2|pattern[3]                                                                 ; clk        ; clk      ; None                        ; None                      ; 12.700 ns               ;
; N/A                                     ; 68.03 MHz ( period = 14.700 ns )                    ; lab01_4:M2|pattern[6]                                                                 ; lab01_4:M2|pattern[7]                                                                 ; clk        ; clk      ; None                        ; None                      ; 12.600 ns               ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; lab01_4:M2|pattern[1]                                                                 ; lab01_4:M2|pattern[2]                                                                 ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; lab01_4:M2|pattern[6]                                                                 ; lab01_4:M2|pattern[2]                                                                 ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 68.97 MHz ( period = 14.500 ns )                    ; lab01_4:M2|pattern[4]                                                                 ; lab01_4:M2|pattern[8]                                                                 ; clk        ; clk      ; None                        ; None                      ; 12.400 ns               ;
; N/A                                     ; 68.97 MHz ( period = 14.500 ns )                    ; lab01_4:M2|pattern[4]                                                                 ; lab01_4:M2|pattern[3]                                                                 ; clk        ; clk      ; None                        ; None                      ; 12.400 ns               ;
; N/A                                     ; 69.44 MHz ( period = 14.400 ns )                    ; lab01_4:M2|pattern[2]                                                                 ; lab01_4:M2|pattern[8]                                                                 ; clk        ; clk      ; None                        ; None                      ; 12.300 ns               ;
; N/A                                     ; 69.44 MHz ( period = 14.400 ns )                    ; lab01_4:M2|pattern[2]                                                                 ; lab01_4:M2|pattern[3]                                                                 ; clk        ; clk      ; None                        ; None                      ; 12.300 ns               ;
; N/A                                     ; 69.93 MHz ( period = 14.300 ns )                    ; lab01_4:M2|pattern[3]                                                                 ; lab01_4:M2|pattern[7]                                                                 ; clk        ; clk      ; None                        ; None                      ; 12.200 ns               ;
; N/A                                     ; 69.93 MHz ( period = 14.300 ns )                    ; lab01_4:M2|pattern[4]                                                                 ; lab01_4:M2|pattern[2]                                                                 ; clk        ; clk      ; None                        ; None                      ; 12.200 ns               ;
; N/A                                     ; 69.93 MHz ( period = 14.300 ns )                    ; lab01_4:M2|pattern[1]                                                                 ; lab01_4:M2|pattern[6]                                                                 ; clk        ; clk      ; None                        ; None                      ; 12.200 ns               ;
; N/A                                     ; 69.93 MHz ( period = 14.300 ns )                    ; lab01_4:M2|pattern[6]                                                                 ; lab01_4:M2|pattern[6]                                                                 ; clk        ; clk      ; None                        ; None                      ; 12.200 ns               ;
; N/A                                     ; 70.42 MHz ( period = 14.200 ns )                    ; lab01_4:M2|pattern[2]                                                                 ; lab01_4:M2|pattern[2]                                                                 ; clk        ; clk      ; None                        ; None                      ; 12.100 ns               ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; lab01_4:M2|pattern[4]                                                                 ; lab01_4:M2|pattern[6]                                                                 ; clk        ; clk      ; None                        ; None                      ; 11.900 ns               ;
; N/A                                     ; 71.94 MHz ( period = 13.900 ns )                    ; lab01_4:M2|pattern[2]                                                                 ; lab01_4:M2|pattern[6]                                                                 ; clk        ; clk      ; None                        ; None                      ; 11.800 ns               ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; lab01_4:M2|pattern[6]                                                                 ; lab01_4:M2|pattern[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 11.100 ns               ;
; N/A                                     ; 76.34 MHz ( period = 13.100 ns )                    ; lab01_4:M2|pattern[1]                                                                 ; lab01_4:M2|pattern[7]                                                                 ; clk        ; clk      ; None                        ; None                      ; 11.000 ns               ;
; N/A                                     ; 76.34 MHz ( period = 13.100 ns )                    ; lab01_4:M2|pattern[1]                                                                 ; lab01_4:M2|pattern[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 11.000 ns               ;
; N/A                                     ; 76.34 MHz ( period = 13.100 ns )                    ; lab01_4:M2|pattern[4]                                                                 ; lab01_4:M2|pattern[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 11.000 ns               ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; lab01_4:M2|pattern[8]                                                                 ; lab01_4:M2|pattern[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 10.900 ns               ;
; N/A                                     ; 77.52 MHz ( period = 12.900 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 10.800 ns               ;
; N/A                                     ; 77.52 MHz ( period = 12.900 ns )                    ; lab01_4:M2|pattern[3]                                                                 ; lab01_4:M2|pattern[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 10.800 ns               ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; lab01_4:M2|pattern[4]                                                                 ; lab01_4:M2|pattern[7]                                                                 ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; lab01_4:M2|pattern[0]                                                                 ; lab01_4:M2|pattern[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 78.74 MHz ( period = 12.700 ns )                    ; lab01_4:M2|pattern[2]                                                                 ; lab01_4:M2|pattern[7]                                                                 ; clk        ; clk      ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 78.74 MHz ( period = 12.700 ns )                    ; lab01_4:M2|pattern[2]                                                                 ; lab01_4:M2|pattern[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 80.00 MHz ( period = 12.500 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 80.00 MHz ( period = 12.500 ns )                    ; lab01_4:M2|pattern[3]                                                                 ; lab01_4:M2|pattern[6]                                                                 ; clk        ; clk      ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; lab01_4:M2|pattern[0]                                                                 ; lab01_4:M2|pattern[6]                                                                 ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 81.97 MHz ( period = 12.200 ns )                    ; lab01_4:M2|pattern[8]                                                                 ; lab01_4:M2|pattern[6]                                                                 ; clk        ; clk      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 82.64 MHz ( period = 12.100 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 10.000 ns               ;
; N/A                                     ; 83.33 MHz ( period = 12.000 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; lab01_4:M2|pattern[3]                                                                 ; lab01_4:M2|pattern[8]                                                                 ; clk        ; clk      ; None                        ; None                      ; 9.700 ns                ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; lab01_4:M2|pattern[0]                                                                 ; lab01_4:M2|pattern[7]                                                                 ; clk        ; clk      ; None                        ; None                      ; 9.700 ns                ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; lab01_4:M2|pattern[7]                                                                 ; lab01_4:M2|pattern[2]                                                                 ; clk        ; clk      ; None                        ; None                      ; 9.700 ns                ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; lab01_4:M2|pattern[3]                                                                 ; lab01_4:M2|pattern[3]                                                                 ; clk        ; clk      ; None                        ; None                      ; 9.700 ns                ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; lab01_4:M2|pattern[0]                                                                 ; lab01_4:M2|pattern[8]                                                                 ; clk        ; clk      ; None                        ; None                      ; 9.600 ns                ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; lab01_4:M2|pattern[8]                                                                 ; lab01_4:M2|pattern[2]                                                                 ; clk        ; clk      ; None                        ; None                      ; 9.600 ns                ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; lab01_4:M2|pattern[0]                                                                 ; lab01_4:M2|pattern[3]                                                                 ; clk        ; clk      ; None                        ; None                      ; 9.600 ns                ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; lab01_4:M2|pattern[7]                                                                 ; lab01_4:M2|pattern[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 8.200 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 8.200 ns                ;
; N/A                                     ; 98.04 MHz ( period = 10.200 ns )                    ; lab01_4:M2|pattern[4]                                                                 ; lab01_4:M2|pattern[1]                                                                 ; clk        ; clk      ; None                        ; None                      ; 8.100 ns                ;
; N/A                                     ; 99.01 MHz ( period = 10.100 ns )                    ; lab01_4:M2|pattern[2]                                                                 ; lab01_4:M2|pattern[1]                                                                 ; clk        ; clk      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; lab01_4:M2|pattern[1]                                                                 ; lab01_4:M2|pattern[0]                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; lab01_4:M2|pattern[6]                                                                 ; lab01_4:M2|pattern[0]                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; lab01_4:M2|pattern[0]                                                                 ; lab01_4:M2|pattern[1]                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; lab01_4:M2|pattern[8]                                                                 ; lab01_4:M2|pattern[1]                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; lab01_4:M2|pattern[7]                                                                 ; lab01_4:M2|pattern[1]                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 101.01 MHz ( period = 9.900 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 101.01 MHz ( period = 9.900 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 102.04 MHz ( period = 9.800 ns )                    ; lab01_4:M2|pattern[3]                                                                 ; lab01_4:M2|pattern[1]                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.700 ns                ;
; N/A                                     ; 103.09 MHz ( period = 9.700 ns )                    ; lab01_4:M2|pattern[4]                                                                 ; lab01_4:M2|pattern[0]                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.600 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; lab01_4:M2|pattern[2]                                                                 ; lab01_4:M2|pattern[0]                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; lab01_4:M2|pattern[8]                                                                 ; lab01_4:M2|pattern[8]                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; lab01_4:M2|pattern[1]                                                                 ; lab01_4:M2|pattern[1]                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; lab01_4:M2|pattern[8]                                                                 ; lab01_4:M2|pattern[3]                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 106.38 MHz ( period = 9.400 ns )                    ; lab01_4:M2|pattern[3]                                                                 ; lab01_4:M2|pattern[0]                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.300 ns                ;
; N/A                                     ; 107.53 MHz ( period = 9.300 ns )                    ; lab01_4:M2|pattern[0]                                                                 ; lab01_4:M2|pattern[0]                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.200 ns                ;
; N/A                                     ; 108.70 MHz ( period = 9.200 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 108.70 MHz ( period = 9.200 ns )                    ; lab01_4:M2|pattern[3]                                                                 ; lab01_4:M2|pattern[2]                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 108.70 MHz ( period = 9.200 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 108.70 MHz ( period = 9.200 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 108.70 MHz ( period = 9.200 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; lab01_4:M2|pattern[0]                                                                 ; lab01_4:M2|pattern[2]                                                                 ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 113.64 MHz ( period = 8.800 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 113.64 MHz ( period = 8.800 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 113.64 MHz ( period = 8.800 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 116.28 MHz ( period = 8.600 ns )                    ; lab01_4:M2|pattern[7]                                                                 ; lab01_4:M2|pattern[7]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; lab01_4:M2|pattern[8]                                                                 ; lab01_4:M2|pattern[7]                                                                 ; clk        ; clk      ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; lab01_4:M2|pattern[6]                                                                 ; lab01_4:M2|pattern[1]                                                                 ; clk        ; clk      ; None                        ; None                      ; 5.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 4.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 4.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 4.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 4.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 4.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 4.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 4.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 4.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk        ; clk      ; None                        ; None                      ; 4.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 4.100 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 4.100 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 4.100 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 4.100 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; lab01_4:M2|pattern[7]                                                                 ; lab01_4:M2|pattern[6]                                                                 ; clk        ; clk      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk        ; clk      ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk        ; clk      ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; lab01_4:M2|pattern[7]                                                                 ; lab01_4:M2|pattern[8]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; lab01_4:M2|pattern[7]                                                                 ; lab01_4:M2|pattern[3]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; lab01_4:M2|pattern[7]                                                                 ; lab01_4:M2|pattern[0]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.500 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 3.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 3.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 3.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 3.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk        ; clk      ; None                        ; None                      ; 3.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk        ; clk      ; None                        ; None                      ; 3.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk        ; clk      ; None                        ; None                      ; 3.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 3.300 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                       ;                                                                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------+
; tco                                                                                     ;
+-------+--------------+------------+-----------------------+----------------+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To             ; From Clock ;
+-------+--------------+------------+-----------------------+----------------+------------+
; N/A   ; None         ; 25.800 ns  ; lab01_4:M2|pattern[4] ; shift_red[4]   ; clk        ;
; N/A   ; None         ; 25.600 ns  ; lab01_4:M2|pattern[8] ; shift_red[4]   ; clk        ;
; N/A   ; None         ; 25.000 ns  ; lab01_4:M2|pattern[6] ; shift_red[6]   ; clk        ;
; N/A   ; None         ; 24.900 ns  ; lab01_4:M2|pattern[7] ; shift_red[7]   ; clk        ;
; N/A   ; None         ; 24.900 ns  ; lab01_4:M2|pattern[8] ; shift_red[5]   ; clk        ;
; N/A   ; None         ; 24.900 ns  ; lab01_4:M2|pattern[2] ; shift_red[5]   ; clk        ;
; N/A   ; None         ; 24.900 ns  ; lab01_4:M2|pattern[8] ; shift_red[3]   ; clk        ;
; N/A   ; None         ; 24.800 ns  ; lab01_4:M2|pattern[8] ; shift_red[7]   ; clk        ;
; N/A   ; None         ; 24.800 ns  ; lab01_4:M2|pattern[8] ; shift_red[6]   ; clk        ;
; N/A   ; None         ; 24.800 ns  ; lab01_4:M2|pattern[3] ; shift_red[3]   ; clk        ;
; N/A   ; None         ; 24.300 ns  ; lab01_4:M2|pattern[8] ; shift_green[1] ; clk        ;
; N/A   ; None         ; 24.300 ns  ; lab01_4:M2|pattern[8] ; shift_green[0] ; clk        ;
; N/A   ; None         ; 24.200 ns  ; lab01_4:M2|pattern[4] ; shift_green[4] ; clk        ;
; N/A   ; None         ; 24.200 ns  ; lab01_4:M2|pattern[0] ; shift_green[0] ; clk        ;
; N/A   ; None         ; 24.100 ns  ; lab01_4:M2|pattern[6] ; shift_green[6] ; clk        ;
; N/A   ; None         ; 24.100 ns  ; lab01_4:M2|pattern[8] ; shift_green[2] ; clk        ;
; N/A   ; None         ; 24.100 ns  ; lab01_4:M2|pattern[2] ; shift_green[2] ; clk        ;
; N/A   ; None         ; 24.100 ns  ; lab01_4:M2|pattern[1] ; shift_red[1]   ; clk        ;
; N/A   ; None         ; 23.900 ns  ; lab01_4:M2|pattern[8] ; shift_green[7] ; clk        ;
; N/A   ; None         ; 23.900 ns  ; lab01_4:M2|pattern[8] ; shift_green[6] ; clk        ;
; N/A   ; None         ; 23.900 ns  ; lab01_4:M2|pattern[8] ; shift_green[5] ; clk        ;
; N/A   ; None         ; 23.900 ns  ; lab01_4:M2|pattern[2] ; shift_green[5] ; clk        ;
; N/A   ; None         ; 23.900 ns  ; lab01_4:M2|pattern[1] ; shift_green[1] ; clk        ;
; N/A   ; None         ; 23.900 ns  ; lab01_4:M2|pattern[8] ; shift_red[2]   ; clk        ;
; N/A   ; None         ; 23.900 ns  ; lab01_4:M2|pattern[8] ; shift_red[1]   ; clk        ;
; N/A   ; None         ; 23.900 ns  ; lab01_4:M2|pattern[8] ; shift_red[0]   ; clk        ;
; N/A   ; None         ; 23.800 ns  ; lab01_4:M2|pattern[0] ; shift_red[0]   ; clk        ;
; N/A   ; None         ; 23.700 ns  ; lab01_4:M2|pattern[2] ; shift_red[2]   ; clk        ;
; N/A   ; None         ; 22.100 ns  ; lab01_4:M2|pattern[7] ; shift_green[7] ; clk        ;
; N/A   ; None         ; 22.100 ns  ; lab01_4:M2|pattern[8] ; shift_green[4] ; clk        ;
; N/A   ; None         ; 22.100 ns  ; lab01_4:M2|pattern[8] ; shift_green[3] ; clk        ;
; N/A   ; None         ; 22.100 ns  ; lab01_4:M2|pattern[3] ; shift_green[3] ; clk        ;
+-------+--------------+------------+-----------------------+----------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jun 12 11:18:40 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab1_4 -c lab1_4
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19]" as buffer
Info: Clock "clk" has Internal fmax of 67.57 MHz between source register "lab01_4:M2|pattern[1]" and destination register "lab01_4:M2|pattern[8]" (period= 14.8 ns)
    Info: + Longest register to register delay is 12.700 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C13; Fanout = 10; REG Node = 'lab01_4:M2|pattern[1]'
        Info: 2: + IC(2.200 ns) + CELL(2.300 ns) = 4.500 ns; Loc. = LC1_C4; Fanout = 4; COMB Node = 'lab01_4:M2|Decoder0~0'
        Info: 3: + IC(1.900 ns) + CELL(2.300 ns) = 8.700 ns; Loc. = LC2_C7; Fanout = 2; COMB Node = 'lab01_4:M2|WideOr0~1'
        Info: 4: + IC(0.200 ns) + CELL(2.200 ns) = 11.100 ns; Loc. = LC5_C7; Fanout = 2; COMB Node = 'lab01_4:M2|WideOr0~2'
        Info: 5: + IC(0.200 ns) + CELL(1.400 ns) = 12.700 ns; Loc. = LC4_C7; Fanout = 28; REG Node = 'lab01_4:M2|pattern[8]'
        Info: Total cell delay = 8.200 ns ( 64.57 % )
        Info: Total interconnect delay = 4.500 ns ( 35.43 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 10.600 ns
            Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 20; CLK Node = 'clk'
            Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C27; Fanout = 9; REG Node = 'freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19]'
            Info: 3: + IC(6.300 ns) + CELL(0.000 ns) = 10.600 ns; Loc. = LC4_C7; Fanout = 28; REG Node = 'lab01_4:M2|pattern[8]'
            Info: Total cell delay = 2.100 ns ( 19.81 % )
            Info: Total interconnect delay = 8.500 ns ( 80.19 % )
        Info: - Longest clock path from clock "clk" to source register is 10.600 ns
            Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 20; CLK Node = 'clk'
            Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C27; Fanout = 9; REG Node = 'freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19]'
            Info: 3: + IC(6.300 ns) + CELL(0.000 ns) = 10.600 ns; Loc. = LC1_C13; Fanout = 10; REG Node = 'lab01_4:M2|pattern[1]'
            Info: Total cell delay = 2.100 ns ( 19.81 % )
            Info: Total interconnect delay = 8.500 ns ( 80.19 % )
    Info: + Micro clock to output delay of source is 0.700 ns
    Info: + Micro setup delay of destination is 1.400 ns
Info: tco from clock "clk" to destination pin "shift_red[4]" through register "lab01_4:M2|pattern[4]" is 25.800 ns
    Info: + Longest clock path from clock "clk" to source register is 10.600 ns
        Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 20; CLK Node = 'clk'
        Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C27; Fanout = 9; REG Node = 'freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19]'
        Info: 3: + IC(6.300 ns) + CELL(0.000 ns) = 10.600 ns; Loc. = LC1_C2; Fanout = 11; REG Node = 'lab01_4:M2|pattern[4]'
        Info: Total cell delay = 2.100 ns ( 19.81 % )
        Info: Total interconnect delay = 8.500 ns ( 80.19 % )
    Info: + Micro clock to output delay of source is 0.700 ns
    Info: + Longest register to pin delay is 14.500 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C2; Fanout = 11; REG Node = 'lab01_4:M2|pattern[4]'
        Info: 2: + IC(2.600 ns) + CELL(2.200 ns) = 4.800 ns; Loc. = LC6_C14; Fanout = 1; COMB Node = 'lab01_4:M2|shift_red[4]~12'
        Info: 3: + IC(3.400 ns) + CELL(6.300 ns) = 14.500 ns; Loc. = PIN_101; Fanout = 0; PIN Node = 'shift_red[4]'
        Info: Total cell delay = 8.500 ns ( 58.62 % )
        Info: Total interconnect delay = 6.000 ns ( 41.38 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Fri Jun 12 11:18:41 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


