{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 18:14:59 2023 " "Info: Processing started: Thu Jun 08 18:14:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ttt -c ttt " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ttt -c ttt" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ttt.v(41) " "Warning (10268): Verilog HDL information at ttt.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ttt.v(309) " "Warning (10268): Verilog HDL information at ttt.v(309): always construct contains both blocking and non-blocking assignments" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 309 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttt.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ttt.v" { { "Info" "ISGN_ENTITY_NAME" "1 ttt " "Info: Found entity 1: ttt" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ttt " "Info: Elaborating entity \"ttt\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ttt.v(46) " "Warning (10230): Verilog HDL assignment warning at ttt.v(46): truncated value with size 32 to match size of target (8)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ttt.v(47) " "Warning (10230): Verilog HDL assignment warning at ttt.v(47): truncated value with size 32 to match size of target (8)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(50) " "Warning (10230): Verilog HDL assignment warning at ttt.v(50): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(51) " "Warning (10230): Verilog HDL assignment warning at ttt.v(51): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(52) " "Warning (10230): Verilog HDL assignment warning at ttt.v(52): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(56) " "Warning (10230): Verilog HDL assignment warning at ttt.v(56): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(57) " "Warning (10230): Verilog HDL assignment warning at ttt.v(57): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(58) " "Warning (10230): Verilog HDL assignment warning at ttt.v(58): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(62) " "Warning (10230): Verilog HDL assignment warning at ttt.v(62): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(63) " "Warning (10230): Verilog HDL assignment warning at ttt.v(63): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(64) " "Warning (10230): Verilog HDL assignment warning at ttt.v(64): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(68) " "Warning (10230): Verilog HDL assignment warning at ttt.v(68): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(69) " "Warning (10230): Verilog HDL assignment warning at ttt.v(69): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(70) " "Warning (10230): Verilog HDL assignment warning at ttt.v(70): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(74) " "Warning (10230): Verilog HDL assignment warning at ttt.v(74): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(75) " "Warning (10230): Verilog HDL assignment warning at ttt.v(75): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(76) " "Warning (10230): Verilog HDL assignment warning at ttt.v(76): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(80) " "Warning (10230): Verilog HDL assignment warning at ttt.v(80): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(81) " "Warning (10230): Verilog HDL assignment warning at ttt.v(81): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(82) " "Warning (10230): Verilog HDL assignment warning at ttt.v(82): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(86) " "Warning (10230): Verilog HDL assignment warning at ttt.v(86): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(87) " "Warning (10230): Verilog HDL assignment warning at ttt.v(87): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(88) " "Warning (10230): Verilog HDL assignment warning at ttt.v(88): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(92) " "Warning (10230): Verilog HDL assignment warning at ttt.v(92): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(93) " "Warning (10230): Verilog HDL assignment warning at ttt.v(93): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(94) " "Warning (10230): Verilog HDL assignment warning at ttt.v(94): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(98) " "Warning (10230): Verilog HDL assignment warning at ttt.v(98): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(99) " "Warning (10230): Verilog HDL assignment warning at ttt.v(99): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(100) " "Warning (10230): Verilog HDL assignment warning at ttt.v(100): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(104) " "Warning (10230): Verilog HDL assignment warning at ttt.v(104): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(105) " "Warning (10230): Verilog HDL assignment warning at ttt.v(105): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(106) " "Warning (10230): Verilog HDL assignment warning at ttt.v(106): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(110) " "Warning (10230): Verilog HDL assignment warning at ttt.v(110): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(111) " "Warning (10230): Verilog HDL assignment warning at ttt.v(111): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(112) " "Warning (10230): Verilog HDL assignment warning at ttt.v(112): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(116) " "Warning (10230): Verilog HDL assignment warning at ttt.v(116): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(117) " "Warning (10230): Verilog HDL assignment warning at ttt.v(117): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(118) " "Warning (10230): Verilog HDL assignment warning at ttt.v(118): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(122) " "Warning (10230): Verilog HDL assignment warning at ttt.v(122): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(123) " "Warning (10230): Verilog HDL assignment warning at ttt.v(123): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(124) " "Warning (10230): Verilog HDL assignment warning at ttt.v(124): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(128) " "Warning (10230): Verilog HDL assignment warning at ttt.v(128): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(129) " "Warning (10230): Verilog HDL assignment warning at ttt.v(129): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(130) " "Warning (10230): Verilog HDL assignment warning at ttt.v(130): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(134) " "Warning (10230): Verilog HDL assignment warning at ttt.v(134): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(135) " "Warning (10230): Verilog HDL assignment warning at ttt.v(135): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(136) " "Warning (10230): Verilog HDL assignment warning at ttt.v(136): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(140) " "Warning (10230): Verilog HDL assignment warning at ttt.v(140): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(141) " "Warning (10230): Verilog HDL assignment warning at ttt.v(141): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(142) " "Warning (10230): Verilog HDL assignment warning at ttt.v(142): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(146) " "Warning (10230): Verilog HDL assignment warning at ttt.v(146): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(147) " "Warning (10230): Verilog HDL assignment warning at ttt.v(147): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(148) " "Warning (10230): Verilog HDL assignment warning at ttt.v(148): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(152) " "Warning (10230): Verilog HDL assignment warning at ttt.v(152): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(153) " "Warning (10230): Verilog HDL assignment warning at ttt.v(153): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(154) " "Warning (10230): Verilog HDL assignment warning at ttt.v(154): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(158) " "Warning (10230): Verilog HDL assignment warning at ttt.v(158): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(159) " "Warning (10230): Verilog HDL assignment warning at ttt.v(159): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(160) " "Warning (10230): Verilog HDL assignment warning at ttt.v(160): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(164) " "Warning (10230): Verilog HDL assignment warning at ttt.v(164): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(165) " "Warning (10230): Verilog HDL assignment warning at ttt.v(165): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(166) " "Warning (10230): Verilog HDL assignment warning at ttt.v(166): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(170) " "Warning (10230): Verilog HDL assignment warning at ttt.v(170): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(171) " "Warning (10230): Verilog HDL assignment warning at ttt.v(171): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(172) " "Warning (10230): Verilog HDL assignment warning at ttt.v(172): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(176) " "Warning (10230): Verilog HDL assignment warning at ttt.v(176): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(177) " "Warning (10230): Verilog HDL assignment warning at ttt.v(177): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ttt.v(178) " "Warning (10230): Verilog HDL assignment warning at ttt.v(178): truncated value with size 2 to match size of target (1)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ttt.v(181) " "Warning (10230): Verilog HDL assignment warning at ttt.v(181): truncated value with size 8 to match size of target (4)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ttt.v(187) " "Warning (10230): Verilog HDL assignment warning at ttt.v(187): truncated value with size 8 to match size of target (4)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ttt.v(232) " "Warning (10230): Verilog HDL assignment warning at ttt.v(232): truncated value with size 32 to match size of target (8)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ttt.v(236) " "Warning (10230): Verilog HDL assignment warning at ttt.v(236): truncated value with size 32 to match size of target (8)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ttt.v(240) " "Warning (10230): Verilog HDL assignment warning at ttt.v(240): truncated value with size 32 to match size of target (8)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ttt.v(285) " "Warning (10230): Verilog HDL assignment warning at ttt.v(285): truncated value with size 32 to match size of target (3)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ttt.v(288) " "Warning (10230): Verilog HDL assignment warning at ttt.v(288): truncated value with size 32 to match size of target (3)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ttt.v(291) " "Warning (10230): Verilog HDL assignment warning at ttt.v(291): truncated value with size 32 to match size of target (3)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ttt.v(304) " "Warning (10230): Verilog HDL assignment warning at ttt.v(304): truncated value with size 32 to match size of target (2)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ttt.v(321) " "Warning (10230): Verilog HDL assignment warning at ttt.v(321): truncated value with size 32 to match size of target (3)" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "ttt.v" "Mod0" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 46 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "ttt.v" "Div0" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 47 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 46 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 46 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d8m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_d8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d8m " "Info: Found entity 1: lpm_divide_d8m" {  } { { "db/lpm_divide_d8m.tdf" "" { Text "C:/Users/Alyssa/Desktop/ttt/db/lpm_divide_d8m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Info: Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/Alyssa/Desktop/ttt/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Info: Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "C:/Users/Alyssa/Desktop/ttt/db/alt_u_div_13f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/Alyssa/Desktop/ttt/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/Alyssa/Desktop/ttt/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 47 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Info: Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 47 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_agm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_agm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_agm " "Info: Found entity 1: lpm_divide_agm" {  } { { "db/lpm_divide_agm.tdf" "" { Text "C:/Users/Alyssa/Desktop/ttt/db/lpm_divide_agm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "lm_out\[0\] VCC " "Warning (13410): Pin \"lm_out\[0\]\" is stuck at VCC" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lm_out\[1\] VCC " "Warning (13410): Pin \"lm_out\[1\]\" is stuck at VCC" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lm_out\[2\] VCC " "Warning (13410): Pin \"lm_out\[2\]\" is stuck at VCC" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lm_out\[3\] VCC " "Warning (13410): Pin \"lm_out\[3\]\" is stuck at VCC" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lm_out\[4\] VCC " "Warning (13410): Pin \"lm_out\[4\]\" is stuck at VCC" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lm_out\[5\] VCC " "Warning (13410): Pin \"lm_out\[5\]\" is stuck at VCC" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rm_out\[0\] VCC " "Warning (13410): Pin \"rm_out\[0\]\" is stuck at VCC" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rm_out\[1\] VCC " "Warning (13410): Pin \"rm_out\[1\]\" is stuck at VCC" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rm_out\[2\] VCC " "Warning (13410): Pin \"rm_out\[2\]\" is stuck at VCC" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rm_out\[3\] VCC " "Warning (13410): Pin \"rm_out\[3\]\" is stuck at VCC" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rm_out\[4\] VCC " "Warning (13410): Pin \"rm_out\[4\]\" is stuck at VCC" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rm_out\[5\] VCC " "Warning (13410): Pin \"rm_out\[5\]\" is stuck at VCC" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "l\[10\] VCC " "Warning (13410): Pin \"l\[10\]\" is stuck at VCC" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "l\[11\] VCC " "Warning (13410): Pin \"l\[11\]\" is stuck at VCC" {  } { { "ttt.v" "" { Text "C:/Users/Alyssa/Desktop/ttt/ttt.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Alyssa/Desktop/ttt/ttt.map.smsg " "Info: Generated suppressed messages file C:/Users/Alyssa/Desktop/ttt/ttt.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "436 " "Info: Implemented 436 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Info: Implemented 36 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "397 " "Info: Implemented 397 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 18:15:01 2023 " "Info: Processing ended: Thu Jun 08 18:15:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
