
BDS8_TP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c648  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002364  0800c7d8  0800c7d8  0001c7d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800eb3c  0800eb3c  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800eb3c  0800eb3c  0001eb3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eb44  0800eb44  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eb44  0800eb44  0001eb44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800eb48  0800eb48  0001eb48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800eb4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000046c  200001e8  0800ed30  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000654  0800ed30  00020654  2**0
                  ALLOC
 11 .ccm_ram      00000000  10000000  10000000  000201e4  2**0
                  CONTENTS
 12 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013cae  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000282c  00000000  00000000  00033ec2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001138  00000000  00000000  000366f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001068  00000000  00000000  00037828  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002462a  00000000  00000000  00038890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014269  00000000  00000000  0005ceba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dd2f1  00000000  00000000  00071123  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000c1  00000000  00000000  0014e414  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005ec4  00000000  00000000  0014e4d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c7c0 	.word	0x0800c7c0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	0800c7c0 	.word	0x0800c7c0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b084      	sub	sp, #16
 8000ff0:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */

	DCPID.Kp = 1; 			/* Proportional -- */
 8000ff2:	4b62      	ldr	r3, [pc, #392]	; (800117c <main+0x190>)
 8000ff4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8000ff8:	619a      	str	r2, [r3, #24]
	DCPID.Ki = 1;         	/* Integral         --*/
 8000ffa:	4b60      	ldr	r3, [pc, #384]	; (800117c <main+0x190>)
 8000ffc:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001000:	61da      	str	r2, [r3, #28]
	DCPID.Kd = 0; 			/* Derivative     --*/
 8001002:	4b5e      	ldr	r3, [pc, #376]	; (800117c <main+0x190>)
 8001004:	f04f 0200 	mov.w	r2, #0
 8001008:	621a      	str	r2, [r3, #32]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800100a:	f002 fdbd 	bl	8003b88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800100e:	f000 f8f1 	bl	80011f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_I2C1_Init();
 8001012:	f000 fae7 	bl	80015e4 <MX_I2C1_Init>
  MX_GPIO_Init();
 8001016:	f000 fc91 	bl	800193c <MX_GPIO_Init>
  MX_DMA_Init();
 800101a:	f000 fc75 	bl	8001908 <MX_DMA_Init>
  MX_ADC1_Init();
 800101e:	f000 f953 	bl	80012c8 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8001022:	f000 fc47 	bl	80018b4 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001026:	f000 fb0b 	bl	8001640 <MX_TIM2_Init>
  MX_TIM3_Init();
 800102a:	f000 fba7 	bl	800177c <MX_TIM3_Init>
  MX_TIM5_Init();
 800102e:	f000 fbf3 	bl	8001818 <MX_TIM5_Init>
  MX_ADC3_Init();
 8001032:	f000 fa23 	bl	800147c <MX_ADC3_Init>
  /* USER CODE BEGIN 2 */
  HAL_I2C_Mem_Read(&hi2c1, ADDR_AT24C02_Read, 0, I2C_MEMADD_SIZE_8BIT,(uint8_t*)PHASE,8, 100);
 8001036:	2364      	movs	r3, #100	; 0x64
 8001038:	9302      	str	r3, [sp, #8]
 800103a:	2308      	movs	r3, #8
 800103c:	9301      	str	r3, [sp, #4]
 800103e:	4b50      	ldr	r3, [pc, #320]	; (8001180 <main+0x194>)
 8001040:	9300      	str	r3, [sp, #0]
 8001042:	2301      	movs	r3, #1
 8001044:	2200      	movs	r2, #0
 8001046:	21a1      	movs	r1, #161	; 0xa1
 8001048:	484e      	ldr	r0, [pc, #312]	; (8001184 <main+0x198>)
 800104a:	f004 f987 	bl	800535c <HAL_I2C_Mem_Read>

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADC1_Value, 12);
 800104e:	220c      	movs	r2, #12
 8001050:	494d      	ldr	r1, [pc, #308]	; (8001188 <main+0x19c>)
 8001052:	484e      	ldr	r0, [pc, #312]	; (800118c <main+0x1a0>)
 8001054:	f002 fe72 	bl	8003d3c <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc3, (uint32_t*)ADC3_Value, 8);
 8001058:	2208      	movs	r2, #8
 800105a:	494d      	ldr	r1, [pc, #308]	; (8001190 <main+0x1a4>)
 800105c:	484d      	ldr	r0, [pc, #308]	; (8001194 <main+0x1a8>)
 800105e:	f002 fe6d 	bl	8003d3c <HAL_ADC_Start_DMA>

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);/*pwm??????????????????????????*/
 8001062:	2100      	movs	r1, #0
 8001064:	484c      	ldr	r0, [pc, #304]	; (8001198 <main+0x1ac>)
 8001066:	f005 fcf1 	bl	8006a4c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800106a:	2104      	movs	r1, #4
 800106c:	484a      	ldr	r0, [pc, #296]	; (8001198 <main+0x1ac>)
 800106e:	f005 fced 	bl	8006a4c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001072:	2108      	movs	r1, #8
 8001074:	4848      	ldr	r0, [pc, #288]	; (8001198 <main+0x1ac>)
 8001076:	f005 fce9 	bl	8006a4c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_4);
 800107a:	210c      	movs	r1, #12
 800107c:	4846      	ldr	r0, [pc, #280]	; (8001198 <main+0x1ac>)
 800107e:	f005 fdad 	bl	8006bdc <HAL_TIM_PWM_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);/*pid*/
 8001082:	4846      	ldr	r0, [pc, #280]	; (800119c <main+0x1b0>)
 8001084:	f005 fc18 	bl	80068b8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim5);/**/
 8001088:	4845      	ldr	r0, [pc, #276]	; (80011a0 <main+0x1b4>)
 800108a:	f005 fbad 	bl	80067e8 <HAL_TIM_Base_Start>

  arm_pid_init_f32(&DCPID, 1);
 800108e:	2101      	movs	r1, #1
 8001090:	483a      	ldr	r0, [pc, #232]	; (800117c <main+0x190>)
 8001092:	f006 ff23 	bl	8007edc <arm_pid_init_f32>

  LCD_init();
 8001096:	f002 fc91 	bl	80039bc <LCD_init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

  	if( (HAL_GetTick()-MainTick)>300)
 800109a:	f002 fddb 	bl	8003c54 <HAL_GetTick>
 800109e:	4602      	mov	r2, r0
 80010a0:	4b40      	ldr	r3, [pc, #256]	; (80011a4 <main+0x1b8>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	1ad3      	subs	r3, r2, r3
 80010a6:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80010aa:	d9f6      	bls.n	800109a <main+0xae>
	{
		sprintf(show0,"%d   ",Mode);
 80010ac:	4b3e      	ldr	r3, [pc, #248]	; (80011a8 <main+0x1bc>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	461a      	mov	r2, r3
 80010b2:	493e      	ldr	r1, [pc, #248]	; (80011ac <main+0x1c0>)
 80010b4:	483e      	ldr	r0, [pc, #248]	; (80011b0 <main+0x1c4>)
 80010b6:	f007 fddf 	bl	8008c78 <siprintf>
		sprintf(show1,"BT_C:%.3f",BT_CReal);
 80010ba:	4b3e      	ldr	r3, [pc, #248]	; (80011b4 <main+0x1c8>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	4618      	mov	r0, r3
 80010c0:	f7ff fa42 	bl	8000548 <__aeabi_f2d>
 80010c4:	4602      	mov	r2, r0
 80010c6:	460b      	mov	r3, r1
 80010c8:	493b      	ldr	r1, [pc, #236]	; (80011b8 <main+0x1cc>)
 80010ca:	483c      	ldr	r0, [pc, #240]	; (80011bc <main+0x1d0>)
 80010cc:	f007 fdd4 	bl	8008c78 <siprintf>
		sprintf(show2,"BT_V:%.3f",BT_VReal);
 80010d0:	4b3b      	ldr	r3, [pc, #236]	; (80011c0 <main+0x1d4>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4618      	mov	r0, r3
 80010d6:	f7ff fa37 	bl	8000548 <__aeabi_f2d>
 80010da:	4602      	mov	r2, r0
 80010dc:	460b      	mov	r3, r1
 80010de:	4939      	ldr	r1, [pc, #228]	; (80011c4 <main+0x1d8>)
 80010e0:	4839      	ldr	r0, [pc, #228]	; (80011c8 <main+0x1dc>)
 80010e2:	f007 fdc9 	bl	8008c78 <siprintf>
		sprintf(show3,"DC_V:%.3f",DC_VReal);
 80010e6:	4b39      	ldr	r3, [pc, #228]	; (80011cc <main+0x1e0>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff fa2c 	bl	8000548 <__aeabi_f2d>
 80010f0:	4602      	mov	r2, r0
 80010f2:	460b      	mov	r3, r1
 80010f4:	4936      	ldr	r1, [pc, #216]	; (80011d0 <main+0x1e4>)
 80010f6:	4837      	ldr	r0, [pc, #220]	; (80011d4 <main+0x1e8>)
 80010f8:	f007 fdbe 	bl	8008c78 <siprintf>
		sprintf(show4,"PW_V:%.3f",PW_VReal);
 80010fc:	4b36      	ldr	r3, [pc, #216]	; (80011d8 <main+0x1ec>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff fa21 	bl	8000548 <__aeabi_f2d>
 8001106:	4602      	mov	r2, r0
 8001108:	460b      	mov	r3, r1
 800110a:	4934      	ldr	r1, [pc, #208]	; (80011dc <main+0x1f0>)
 800110c:	4834      	ldr	r0, [pc, #208]	; (80011e0 <main+0x1f4>)
 800110e:	f007 fdb3 	bl	8008c78 <siprintf>
		sprintf(show5,"PW_C:%.3f",PW_CReal_1);
 8001112:	4b34      	ldr	r3, [pc, #208]	; (80011e4 <main+0x1f8>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4618      	mov	r0, r3
 8001118:	f7ff fa16 	bl	8000548 <__aeabi_f2d>
 800111c:	4602      	mov	r2, r0
 800111e:	460b      	mov	r3, r1
 8001120:	4931      	ldr	r1, [pc, #196]	; (80011e8 <main+0x1fc>)
 8001122:	4832      	ldr	r0, [pc, #200]	; (80011ec <main+0x200>)
 8001124:	f007 fda8 	bl	8008c78 <siprintf>
		LCD_write_String(0,0,show0);
 8001128:	4a21      	ldr	r2, [pc, #132]	; (80011b0 <main+0x1c4>)
 800112a:	2100      	movs	r1, #0
 800112c:	2000      	movs	r0, #0
 800112e:	f002 fd0b 	bl	8003b48 <LCD_write_String>
		LCD_write_String(0,1,show1);
 8001132:	4a22      	ldr	r2, [pc, #136]	; (80011bc <main+0x1d0>)
 8001134:	2101      	movs	r1, #1
 8001136:	2000      	movs	r0, #0
 8001138:	f002 fd06 	bl	8003b48 <LCD_write_String>
		LCD_write_String(0,2,show2);
 800113c:	4a22      	ldr	r2, [pc, #136]	; (80011c8 <main+0x1dc>)
 800113e:	2102      	movs	r1, #2
 8001140:	2000      	movs	r0, #0
 8001142:	f002 fd01 	bl	8003b48 <LCD_write_String>
		LCD_write_String(0,3,show3);
 8001146:	4a23      	ldr	r2, [pc, #140]	; (80011d4 <main+0x1e8>)
 8001148:	2103      	movs	r1, #3
 800114a:	2000      	movs	r0, #0
 800114c:	f002 fcfc 	bl	8003b48 <LCD_write_String>
		LCD_write_String(0,4,show4);
 8001150:	4a23      	ldr	r2, [pc, #140]	; (80011e0 <main+0x1f4>)
 8001152:	2104      	movs	r1, #4
 8001154:	2000      	movs	r0, #0
 8001156:	f002 fcf7 	bl	8003b48 <LCD_write_String>
		LCD_write_String(0,5,show5);
 800115a:	4a24      	ldr	r2, [pc, #144]	; (80011ec <main+0x200>)
 800115c:	2105      	movs	r1, #5
 800115e:	2000      	movs	r0, #0
 8001160:	f002 fcf2 	bl	8003b48 <LCD_write_String>
		HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 8001164:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001168:	4821      	ldr	r0, [pc, #132]	; (80011f0 <main+0x204>)
 800116a:	f003 fe7a 	bl	8004e62 <HAL_GPIO_TogglePin>
		MainTick=HAL_GetTick();
 800116e:	f002 fd71 	bl	8003c54 <HAL_GetTick>
 8001172:	4603      	mov	r3, r0
 8001174:	4a0b      	ldr	r2, [pc, #44]	; (80011a4 <main+0x1b8>)
 8001176:	6013      	str	r3, [r2, #0]
  	if( (HAL_GetTick()-MainTick)>300)
 8001178:	e78f      	b.n	800109a <main+0xae>
 800117a:	bf00      	nop
 800117c:	20000244 	.word	0x20000244
 8001180:	200002c0 	.word	0x200002c0
 8001184:	20000268 	.word	0x20000268
 8001188:	200005c8 	.word	0x200005c8
 800118c:	200003dc 	.word	0x200003dc
 8001190:	20000234 	.word	0x20000234
 8001194:	20000430 	.word	0x20000430
 8001198:	20000564 	.word	0x20000564
 800119c:	20000394 	.word	0x20000394
 80011a0:	2000034c 	.word	0x2000034c
 80011a4:	200004c0 	.word	0x200004c0
 80011a8:	20000204 	.word	0x20000204
 80011ac:	0800c7d8 	.word	0x0800c7d8
 80011b0:	200005e0 	.word	0x200005e0
 80011b4:	20000560 	.word	0x20000560
 80011b8:	0800c7e0 	.word	0x0800c7e0
 80011bc:	200002c4 	.word	0x200002c4
 80011c0:	200004bc 	.word	0x200004bc
 80011c4:	0800c7ec 	.word	0x0800c7ec
 80011c8:	20000220 	.word	0x20000220
 80011cc:	2000021c 	.word	0x2000021c
 80011d0:	0800c7f8 	.word	0x0800c7f8
 80011d4:	200002d8 	.word	0x200002d8
 80011d8:	2000055c 	.word	0x2000055c
 80011dc:	0800c804 	.word	0x0800c804
 80011e0:	20000548 	.word	0x20000548
 80011e4:	200005ac 	.word	0x200005ac
 80011e8:	0800c810 	.word	0x0800c810
 80011ec:	200005b4 	.word	0x200005b4
 80011f0:	40021800 	.word	0x40021800

080011f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b094      	sub	sp, #80	; 0x50
 80011f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011fa:	f107 0320 	add.w	r3, r7, #32
 80011fe:	2230      	movs	r2, #48	; 0x30
 8001200:	2100      	movs	r1, #0
 8001202:	4618      	mov	r0, r3
 8001204:	f006 feb0 	bl	8007f68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001208:	f107 030c 	add.w	r3, r7, #12
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]
 8001210:	605a      	str	r2, [r3, #4]
 8001212:	609a      	str	r2, [r3, #8]
 8001214:	60da      	str	r2, [r3, #12]
 8001216:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001218:	2300      	movs	r3, #0
 800121a:	60bb      	str	r3, [r7, #8]
 800121c:	4b28      	ldr	r3, [pc, #160]	; (80012c0 <SystemClock_Config+0xcc>)
 800121e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001220:	4a27      	ldr	r2, [pc, #156]	; (80012c0 <SystemClock_Config+0xcc>)
 8001222:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001226:	6413      	str	r3, [r2, #64]	; 0x40
 8001228:	4b25      	ldr	r3, [pc, #148]	; (80012c0 <SystemClock_Config+0xcc>)
 800122a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800122c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001230:	60bb      	str	r3, [r7, #8]
 8001232:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001234:	2300      	movs	r3, #0
 8001236:	607b      	str	r3, [r7, #4]
 8001238:	4b22      	ldr	r3, [pc, #136]	; (80012c4 <SystemClock_Config+0xd0>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a21      	ldr	r2, [pc, #132]	; (80012c4 <SystemClock_Config+0xd0>)
 800123e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001242:	6013      	str	r3, [r2, #0]
 8001244:	4b1f      	ldr	r3, [pc, #124]	; (80012c4 <SystemClock_Config+0xd0>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800124c:	607b      	str	r3, [r7, #4]
 800124e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001250:	2301      	movs	r3, #1
 8001252:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001254:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001258:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800125a:	2302      	movs	r3, #2
 800125c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800125e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001262:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001264:	2304      	movs	r3, #4
 8001266:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001268:	23a8      	movs	r3, #168	; 0xa8
 800126a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800126c:	2302      	movs	r3, #2
 800126e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001270:	2304      	movs	r3, #4
 8001272:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001274:	f107 0320 	add.w	r3, r7, #32
 8001278:	4618      	mov	r0, r3
 800127a:	f004 fdf1 	bl	8005e60 <HAL_RCC_OscConfig>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001284:	f000 fcc4 	bl	8001c10 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001288:	230f      	movs	r3, #15
 800128a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800128c:	2302      	movs	r3, #2
 800128e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001290:	2300      	movs	r3, #0
 8001292:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001294:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001298:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800129a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800129e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80012a0:	f107 030c 	add.w	r3, r7, #12
 80012a4:	2105      	movs	r1, #5
 80012a6:	4618      	mov	r0, r3
 80012a8:	f005 f852 	bl	8006350 <HAL_RCC_ClockConfig>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80012b2:	f000 fcad 	bl	8001c10 <Error_Handler>
  }
}
 80012b6:	bf00      	nop
 80012b8:	3750      	adds	r7, #80	; 0x50
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40023800 	.word	0x40023800
 80012c4:	40007000 	.word	0x40007000

080012c8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012ce:	463b      	mov	r3, r7
 80012d0:	2200      	movs	r2, #0
 80012d2:	601a      	str	r2, [r3, #0]
 80012d4:	605a      	str	r2, [r3, #4]
 80012d6:	609a      	str	r2, [r3, #8]
 80012d8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80012da:	4b65      	ldr	r3, [pc, #404]	; (8001470 <MX_ADC1_Init+0x1a8>)
 80012dc:	4a65      	ldr	r2, [pc, #404]	; (8001474 <MX_ADC1_Init+0x1ac>)
 80012de:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012e0:	4b63      	ldr	r3, [pc, #396]	; (8001470 <MX_ADC1_Init+0x1a8>)
 80012e2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80012e6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012e8:	4b61      	ldr	r3, [pc, #388]	; (8001470 <MX_ADC1_Init+0x1a8>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80012ee:	4b60      	ldr	r3, [pc, #384]	; (8001470 <MX_ADC1_Init+0x1a8>)
 80012f0:	2201      	movs	r2, #1
 80012f2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80012f4:	4b5e      	ldr	r3, [pc, #376]	; (8001470 <MX_ADC1_Init+0x1a8>)
 80012f6:	2201      	movs	r2, #1
 80012f8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012fa:	4b5d      	ldr	r3, [pc, #372]	; (8001470 <MX_ADC1_Init+0x1a8>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001302:	4b5b      	ldr	r3, [pc, #364]	; (8001470 <MX_ADC1_Init+0x1a8>)
 8001304:	2200      	movs	r2, #0
 8001306:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001308:	4b59      	ldr	r3, [pc, #356]	; (8001470 <MX_ADC1_Init+0x1a8>)
 800130a:	4a5b      	ldr	r2, [pc, #364]	; (8001478 <MX_ADC1_Init+0x1b0>)
 800130c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800130e:	4b58      	ldr	r3, [pc, #352]	; (8001470 <MX_ADC1_Init+0x1a8>)
 8001310:	2200      	movs	r2, #0
 8001312:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 12;
 8001314:	4b56      	ldr	r3, [pc, #344]	; (8001470 <MX_ADC1_Init+0x1a8>)
 8001316:	220c      	movs	r2, #12
 8001318:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800131a:	4b55      	ldr	r3, [pc, #340]	; (8001470 <MX_ADC1_Init+0x1a8>)
 800131c:	2201      	movs	r2, #1
 800131e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001322:	4b53      	ldr	r3, [pc, #332]	; (8001470 <MX_ADC1_Init+0x1a8>)
 8001324:	2200      	movs	r2, #0
 8001326:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001328:	4851      	ldr	r0, [pc, #324]	; (8001470 <MX_ADC1_Init+0x1a8>)
 800132a:	f002 fcc3 	bl	8003cb4 <HAL_ADC_Init>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001334:	f000 fc6c 	bl	8001c10 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001338:	2308      	movs	r3, #8
 800133a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800133c:	2301      	movs	r3, #1
 800133e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001340:	2301      	movs	r3, #1
 8001342:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001344:	463b      	mov	r3, r7
 8001346:	4619      	mov	r1, r3
 8001348:	4849      	ldr	r0, [pc, #292]	; (8001470 <MX_ADC1_Init+0x1a8>)
 800134a:	f002 fe25 	bl	8003f98 <HAL_ADC_ConfigChannel>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001354:	f000 fc5c 	bl	8001c10 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 2;
 8001358:	2302      	movs	r3, #2
 800135a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800135c:	463b      	mov	r3, r7
 800135e:	4619      	mov	r1, r3
 8001360:	4843      	ldr	r0, [pc, #268]	; (8001470 <MX_ADC1_Init+0x1a8>)
 8001362:	f002 fe19 	bl	8003f98 <HAL_ADC_ConfigChannel>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 800136c:	f000 fc50 	bl	8001c10 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 3;
 8001370:	2303      	movs	r3, #3
 8001372:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001374:	463b      	mov	r3, r7
 8001376:	4619      	mov	r1, r3
 8001378:	483d      	ldr	r0, [pc, #244]	; (8001470 <MX_ADC1_Init+0x1a8>)
 800137a:	f002 fe0d 	bl	8003f98 <HAL_ADC_ConfigChannel>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 8001384:	f000 fc44 	bl	8001c10 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 4;
 8001388:	2304      	movs	r3, #4
 800138a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800138c:	463b      	mov	r3, r7
 800138e:	4619      	mov	r1, r3
 8001390:	4837      	ldr	r0, [pc, #220]	; (8001470 <MX_ADC1_Init+0x1a8>)
 8001392:	f002 fe01 	bl	8003f98 <HAL_ADC_ConfigChannel>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 800139c:	f000 fc38 	bl	8001c10 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80013a0:	230e      	movs	r3, #14
 80013a2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80013a4:	2305      	movs	r3, #5
 80013a6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013a8:	463b      	mov	r3, r7
 80013aa:	4619      	mov	r1, r3
 80013ac:	4830      	ldr	r0, [pc, #192]	; (8001470 <MX_ADC1_Init+0x1a8>)
 80013ae:	f002 fdf3 	bl	8003f98 <HAL_ADC_ConfigChannel>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_ADC1_Init+0xf4>
  {
    Error_Handler();
 80013b8:	f000 fc2a 	bl	8001c10 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 6;
 80013bc:	2306      	movs	r3, #6
 80013be:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013c0:	463b      	mov	r3, r7
 80013c2:	4619      	mov	r1, r3
 80013c4:	482a      	ldr	r0, [pc, #168]	; (8001470 <MX_ADC1_Init+0x1a8>)
 80013c6:	f002 fde7 	bl	8003f98 <HAL_ADC_ConfigChannel>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_ADC1_Init+0x10c>
  {
    Error_Handler();
 80013d0:	f000 fc1e 	bl	8001c10 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 7;
 80013d4:	2307      	movs	r3, #7
 80013d6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013d8:	463b      	mov	r3, r7
 80013da:	4619      	mov	r1, r3
 80013dc:	4824      	ldr	r0, [pc, #144]	; (8001470 <MX_ADC1_Init+0x1a8>)
 80013de:	f002 fddb 	bl	8003f98 <HAL_ADC_ConfigChannel>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <MX_ADC1_Init+0x124>
  {
    Error_Handler();
 80013e8:	f000 fc12 	bl	8001c10 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 8;
 80013ec:	2308      	movs	r3, #8
 80013ee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013f0:	463b      	mov	r3, r7
 80013f2:	4619      	mov	r1, r3
 80013f4:	481e      	ldr	r0, [pc, #120]	; (8001470 <MX_ADC1_Init+0x1a8>)
 80013f6:	f002 fdcf 	bl	8003f98 <HAL_ADC_ConfigChannel>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_ADC1_Init+0x13c>
  {
    Error_Handler();
 8001400:	f000 fc06 	bl	8001c10 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001404:	230a      	movs	r3, #10
 8001406:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8001408:	2309      	movs	r3, #9
 800140a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800140c:	463b      	mov	r3, r7
 800140e:	4619      	mov	r1, r3
 8001410:	4817      	ldr	r0, [pc, #92]	; (8001470 <MX_ADC1_Init+0x1a8>)
 8001412:	f002 fdc1 	bl	8003f98 <HAL_ADC_ConfigChannel>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <MX_ADC1_Init+0x158>
  {
    Error_Handler();
 800141c:	f000 fbf8 	bl	8001c10 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 10;
 8001420:	230a      	movs	r3, #10
 8001422:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001424:	463b      	mov	r3, r7
 8001426:	4619      	mov	r1, r3
 8001428:	4811      	ldr	r0, [pc, #68]	; (8001470 <MX_ADC1_Init+0x1a8>)
 800142a:	f002 fdb5 	bl	8003f98 <HAL_ADC_ConfigChannel>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 8001434:	f000 fbec 	bl	8001c10 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 11;
 8001438:	230b      	movs	r3, #11
 800143a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800143c:	463b      	mov	r3, r7
 800143e:	4619      	mov	r1, r3
 8001440:	480b      	ldr	r0, [pc, #44]	; (8001470 <MX_ADC1_Init+0x1a8>)
 8001442:	f002 fda9 	bl	8003f98 <HAL_ADC_ConfigChannel>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <MX_ADC1_Init+0x188>
  {
    Error_Handler();
 800144c:	f000 fbe0 	bl	8001c10 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 12;
 8001450:	230c      	movs	r3, #12
 8001452:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001454:	463b      	mov	r3, r7
 8001456:	4619      	mov	r1, r3
 8001458:	4805      	ldr	r0, [pc, #20]	; (8001470 <MX_ADC1_Init+0x1a8>)
 800145a:	f002 fd9d 	bl	8003f98 <HAL_ADC_ConfigChannel>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <MX_ADC1_Init+0x1a0>
  {
    Error_Handler();
 8001464:	f000 fbd4 	bl	8001c10 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001468:	bf00      	nop
 800146a:	3710      	adds	r7, #16
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	200003dc 	.word	0x200003dc
 8001474:	40012000 	.word	0x40012000
 8001478:	0f000001 	.word	0x0f000001

0800147c <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001482:	463b      	mov	r3, r7
 8001484:	2200      	movs	r2, #0
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	605a      	str	r2, [r3, #4]
 800148a:	609a      	str	r2, [r3, #8]
 800148c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 800148e:	4b53      	ldr	r3, [pc, #332]	; (80015dc <MX_ADC3_Init+0x160>)
 8001490:	4a53      	ldr	r2, [pc, #332]	; (80015e0 <MX_ADC3_Init+0x164>)
 8001492:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001494:	4b51      	ldr	r3, [pc, #324]	; (80015dc <MX_ADC3_Init+0x160>)
 8001496:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800149a:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800149c:	4b4f      	ldr	r3, [pc, #316]	; (80015dc <MX_ADC3_Init+0x160>)
 800149e:	2200      	movs	r2, #0
 80014a0:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ENABLE;
 80014a2:	4b4e      	ldr	r3, [pc, #312]	; (80015dc <MX_ADC3_Init+0x160>)
 80014a4:	2201      	movs	r2, #1
 80014a6:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 80014a8:	4b4c      	ldr	r3, [pc, #304]	; (80015dc <MX_ADC3_Init+0x160>)
 80014aa:	2201      	movs	r2, #1
 80014ac:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80014ae:	4b4b      	ldr	r3, [pc, #300]	; (80015dc <MX_ADC3_Init+0x160>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80014b6:	4b49      	ldr	r3, [pc, #292]	; (80015dc <MX_ADC3_Init+0x160>)
 80014b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80014bc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 80014be:	4b47      	ldr	r3, [pc, #284]	; (80015dc <MX_ADC3_Init+0x160>)
 80014c0:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80014c4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014c6:	4b45      	ldr	r3, [pc, #276]	; (80015dc <MX_ADC3_Init+0x160>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 8;
 80014cc:	4b43      	ldr	r3, [pc, #268]	; (80015dc <MX_ADC3_Init+0x160>)
 80014ce:	2208      	movs	r2, #8
 80014d0:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 80014d2:	4b42      	ldr	r3, [pc, #264]	; (80015dc <MX_ADC3_Init+0x160>)
 80014d4:	2201      	movs	r2, #1
 80014d6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014da:	4b40      	ldr	r3, [pc, #256]	; (80015dc <MX_ADC3_Init+0x160>)
 80014dc:	2201      	movs	r2, #1
 80014de:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80014e0:	483e      	ldr	r0, [pc, #248]	; (80015dc <MX_ADC3_Init+0x160>)
 80014e2:	f002 fbe7 	bl	8003cb4 <HAL_ADC_Init>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d001      	beq.n	80014f0 <MX_ADC3_Init+0x74>
  {
    Error_Handler();
 80014ec:	f000 fb90 	bl	8001c10 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80014f0:	2304      	movs	r3, #4
 80014f2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80014f4:	2301      	movs	r3, #1
 80014f6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80014f8:	2301      	movs	r3, #1
 80014fa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80014fc:	463b      	mov	r3, r7
 80014fe:	4619      	mov	r1, r3
 8001500:	4836      	ldr	r0, [pc, #216]	; (80015dc <MX_ADC3_Init+0x160>)
 8001502:	f002 fd49 	bl	8003f98 <HAL_ADC_ConfigChannel>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <MX_ADC3_Init+0x94>
  {
    Error_Handler();
 800150c:	f000 fb80 	bl	8001c10 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001510:	2305      	movs	r3, #5
 8001512:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001514:	2302      	movs	r3, #2
 8001516:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001518:	463b      	mov	r3, r7
 800151a:	4619      	mov	r1, r3
 800151c:	482f      	ldr	r0, [pc, #188]	; (80015dc <MX_ADC3_Init+0x160>)
 800151e:	f002 fd3b 	bl	8003f98 <HAL_ADC_ConfigChannel>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <MX_ADC3_Init+0xb0>
  {
    Error_Handler();
 8001528:	f000 fb72 	bl	8001c10 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800152c:	2304      	movs	r3, #4
 800152e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001530:	2303      	movs	r3, #3
 8001532:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001534:	463b      	mov	r3, r7
 8001536:	4619      	mov	r1, r3
 8001538:	4828      	ldr	r0, [pc, #160]	; (80015dc <MX_ADC3_Init+0x160>)
 800153a:	f002 fd2d 	bl	8003f98 <HAL_ADC_ConfigChannel>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d001      	beq.n	8001548 <MX_ADC3_Init+0xcc>
  {
    Error_Handler();
 8001544:	f000 fb64 	bl	8001c10 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001548:	2305      	movs	r3, #5
 800154a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 800154c:	2304      	movs	r3, #4
 800154e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001550:	463b      	mov	r3, r7
 8001552:	4619      	mov	r1, r3
 8001554:	4821      	ldr	r0, [pc, #132]	; (80015dc <MX_ADC3_Init+0x160>)
 8001556:	f002 fd1f 	bl	8003f98 <HAL_ADC_ConfigChannel>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <MX_ADC3_Init+0xe8>
  {
    Error_Handler();
 8001560:	f000 fb56 	bl	8001c10 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001564:	2304      	movs	r3, #4
 8001566:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001568:	2305      	movs	r3, #5
 800156a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800156c:	463b      	mov	r3, r7
 800156e:	4619      	mov	r1, r3
 8001570:	481a      	ldr	r0, [pc, #104]	; (80015dc <MX_ADC3_Init+0x160>)
 8001572:	f002 fd11 	bl	8003f98 <HAL_ADC_ConfigChannel>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_ADC3_Init+0x104>
  {
    Error_Handler();
 800157c:	f000 fb48 	bl	8001c10 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001580:	2305      	movs	r3, #5
 8001582:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8001584:	2306      	movs	r3, #6
 8001586:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001588:	463b      	mov	r3, r7
 800158a:	4619      	mov	r1, r3
 800158c:	4813      	ldr	r0, [pc, #76]	; (80015dc <MX_ADC3_Init+0x160>)
 800158e:	f002 fd03 	bl	8003f98 <HAL_ADC_ConfigChannel>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <MX_ADC3_Init+0x120>
  {
    Error_Handler();
 8001598:	f000 fb3a 	bl	8001c10 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800159c:	2304      	movs	r3, #4
 800159e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 80015a0:	2307      	movs	r3, #7
 80015a2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80015a4:	463b      	mov	r3, r7
 80015a6:	4619      	mov	r1, r3
 80015a8:	480c      	ldr	r0, [pc, #48]	; (80015dc <MX_ADC3_Init+0x160>)
 80015aa:	f002 fcf5 	bl	8003f98 <HAL_ADC_ConfigChannel>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_ADC3_Init+0x13c>
  {
    Error_Handler();
 80015b4:	f000 fb2c 	bl	8001c10 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80015b8:	2305      	movs	r3, #5
 80015ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 80015bc:	2308      	movs	r3, #8
 80015be:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80015c0:	463b      	mov	r3, r7
 80015c2:	4619      	mov	r1, r3
 80015c4:	4805      	ldr	r0, [pc, #20]	; (80015dc <MX_ADC3_Init+0x160>)
 80015c6:	f002 fce7 	bl	8003f98 <HAL_ADC_ConfigChannel>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <MX_ADC3_Init+0x158>
  {
    Error_Handler();
 80015d0:	f000 fb1e 	bl	8001c10 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80015d4:	bf00      	nop
 80015d6:	3710      	adds	r7, #16
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	20000430 	.word	0x20000430
 80015e0:	40012200 	.word	0x40012200

080015e4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015e8:	4b12      	ldr	r3, [pc, #72]	; (8001634 <MX_I2C1_Init+0x50>)
 80015ea:	4a13      	ldr	r2, [pc, #76]	; (8001638 <MX_I2C1_Init+0x54>)
 80015ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80015ee:	4b11      	ldr	r3, [pc, #68]	; (8001634 <MX_I2C1_Init+0x50>)
 80015f0:	4a12      	ldr	r2, [pc, #72]	; (800163c <MX_I2C1_Init+0x58>)
 80015f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015f4:	4b0f      	ldr	r3, [pc, #60]	; (8001634 <MX_I2C1_Init+0x50>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80015fa:	4b0e      	ldr	r3, [pc, #56]	; (8001634 <MX_I2C1_Init+0x50>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001600:	4b0c      	ldr	r3, [pc, #48]	; (8001634 <MX_I2C1_Init+0x50>)
 8001602:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001606:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001608:	4b0a      	ldr	r3, [pc, #40]	; (8001634 <MX_I2C1_Init+0x50>)
 800160a:	2200      	movs	r2, #0
 800160c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800160e:	4b09      	ldr	r3, [pc, #36]	; (8001634 <MX_I2C1_Init+0x50>)
 8001610:	2200      	movs	r2, #0
 8001612:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001614:	4b07      	ldr	r3, [pc, #28]	; (8001634 <MX_I2C1_Init+0x50>)
 8001616:	2200      	movs	r2, #0
 8001618:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800161a:	4b06      	ldr	r3, [pc, #24]	; (8001634 <MX_I2C1_Init+0x50>)
 800161c:	2200      	movs	r2, #0
 800161e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001620:	4804      	ldr	r0, [pc, #16]	; (8001634 <MX_I2C1_Init+0x50>)
 8001622:	f003 fc5d 	bl	8004ee0 <HAL_I2C_Init>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800162c:	f000 faf0 	bl	8001c10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001630:	bf00      	nop
 8001632:	bd80      	pop	{r7, pc}
 8001634:	20000268 	.word	0x20000268
 8001638:	40005400 	.word	0x40005400
 800163c:	00061a80 	.word	0x00061a80

08001640 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b08e      	sub	sp, #56	; 0x38
 8001644:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001646:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800164a:	2200      	movs	r2, #0
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	605a      	str	r2, [r3, #4]
 8001650:	609a      	str	r2, [r3, #8]
 8001652:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001654:	f107 0320 	add.w	r3, r7, #32
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800165e:	1d3b      	adds	r3, r7, #4
 8001660:	2200      	movs	r2, #0
 8001662:	601a      	str	r2, [r3, #0]
 8001664:	605a      	str	r2, [r3, #4]
 8001666:	609a      	str	r2, [r3, #8]
 8001668:	60da      	str	r2, [r3, #12]
 800166a:	611a      	str	r2, [r3, #16]
 800166c:	615a      	str	r2, [r3, #20]
 800166e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001670:	4b41      	ldr	r3, [pc, #260]	; (8001778 <MX_TIM2_Init+0x138>)
 8001672:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001676:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1-1;
 8001678:	4b3f      	ldr	r3, [pc, #252]	; (8001778 <MX_TIM2_Init+0x138>)
 800167a:	2200      	movs	r2, #0
 800167c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 800167e:	4b3e      	ldr	r3, [pc, #248]	; (8001778 <MX_TIM2_Init+0x138>)
 8001680:	2210      	movs	r2, #16
 8001682:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2800-1;
 8001684:	4b3c      	ldr	r3, [pc, #240]	; (8001778 <MX_TIM2_Init+0x138>)
 8001686:	f640 22ef 	movw	r2, #2799	; 0xaef
 800168a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800168c:	4b3a      	ldr	r3, [pc, #232]	; (8001778 <MX_TIM2_Init+0x138>)
 800168e:	2200      	movs	r2, #0
 8001690:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001692:	4b39      	ldr	r3, [pc, #228]	; (8001778 <MX_TIM2_Init+0x138>)
 8001694:	2200      	movs	r2, #0
 8001696:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001698:	4837      	ldr	r0, [pc, #220]	; (8001778 <MX_TIM2_Init+0x138>)
 800169a:	f005 f855 	bl	8006748 <HAL_TIM_Base_Init>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80016a4:	f000 fab4 	bl	8001c10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016ac:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016b2:	4619      	mov	r1, r3
 80016b4:	4830      	ldr	r0, [pc, #192]	; (8001778 <MX_TIM2_Init+0x138>)
 80016b6:	f005 fd65 	bl	8007184 <HAL_TIM_ConfigClockSource>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80016c0:	f000 faa6 	bl	8001c10 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80016c4:	482c      	ldr	r0, [pc, #176]	; (8001778 <MX_TIM2_Init+0x138>)
 80016c6:	f005 f967 	bl	8006998 <HAL_TIM_PWM_Init>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80016d0:	f000 fa9e 	bl	8001c10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80016d4:	2320      	movs	r3, #32
 80016d6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016d8:	2300      	movs	r3, #0
 80016da:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016dc:	f107 0320 	add.w	r3, r7, #32
 80016e0:	4619      	mov	r1, r3
 80016e2:	4825      	ldr	r0, [pc, #148]	; (8001778 <MX_TIM2_Init+0x138>)
 80016e4:	f006 f954 	bl	8007990 <HAL_TIMEx_MasterConfigSynchronization>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80016ee:	f000 fa8f 	bl	8001c10 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016f2:	2360      	movs	r3, #96	; 0x60
 80016f4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1400-1;
 80016f6:	f240 5377 	movw	r3, #1399	; 0x577
 80016fa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016fc:	2300      	movs	r3, #0
 80016fe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001700:	2300      	movs	r3, #0
 8001702:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001704:	1d3b      	adds	r3, r7, #4
 8001706:	2200      	movs	r2, #0
 8001708:	4619      	mov	r1, r3
 800170a:	481b      	ldr	r0, [pc, #108]	; (8001778 <MX_TIM2_Init+0x138>)
 800170c:	f005 fc7c 	bl	8007008 <HAL_TIM_PWM_ConfigChannel>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001716:	f000 fa7b 	bl	8001c10 <Error_Handler>
  }
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 800171a:	2304      	movs	r3, #4
 800171c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800171e:	1d3b      	adds	r3, r7, #4
 8001720:	2204      	movs	r2, #4
 8001722:	4619      	mov	r1, r3
 8001724:	4814      	ldr	r0, [pc, #80]	; (8001778 <MX_TIM2_Init+0x138>)
 8001726:	f005 fc6f 	bl	8007008 <HAL_TIM_PWM_ConfigChannel>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d001      	beq.n	8001734 <MX_TIM2_Init+0xf4>
  {
    Error_Handler();
 8001730:	f000 fa6e 	bl	8001c10 <Error_Handler>
  }
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001734:	2300      	movs	r3, #0
 8001736:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001738:	1d3b      	adds	r3, r7, #4
 800173a:	2208      	movs	r2, #8
 800173c:	4619      	mov	r1, r3
 800173e:	480e      	ldr	r0, [pc, #56]	; (8001778 <MX_TIM2_Init+0x138>)
 8001740:	f005 fc62 	bl	8007008 <HAL_TIM_PWM_ConfigChannel>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <MX_TIM2_Init+0x10e>
  {
    Error_Handler();
 800174a:	f000 fa61 	bl	8001c10 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 800174e:	2300      	movs	r3, #0
 8001750:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001752:	1d3b      	adds	r3, r7, #4
 8001754:	220c      	movs	r2, #12
 8001756:	4619      	mov	r1, r3
 8001758:	4807      	ldr	r0, [pc, #28]	; (8001778 <MX_TIM2_Init+0x138>)
 800175a:	f005 fc55 	bl	8007008 <HAL_TIM_PWM_ConfigChannel>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <MX_TIM2_Init+0x128>
  {
    Error_Handler();
 8001764:	f000 fa54 	bl	8001c10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001768:	4803      	ldr	r0, [pc, #12]	; (8001778 <MX_TIM2_Init+0x138>)
 800176a:	f000 fc1b 	bl	8001fa4 <HAL_TIM_MspPostInit>

}
 800176e:	bf00      	nop
 8001770:	3738      	adds	r7, #56	; 0x38
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	20000564 	.word	0x20000564

0800177c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b086      	sub	sp, #24
 8001780:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001782:	f107 0308 	add.w	r3, r7, #8
 8001786:	2200      	movs	r2, #0
 8001788:	601a      	str	r2, [r3, #0]
 800178a:	605a      	str	r2, [r3, #4]
 800178c:	609a      	str	r2, [r3, #8]
 800178e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001790:	463b      	mov	r3, r7
 8001792:	2200      	movs	r2, #0
 8001794:	601a      	str	r2, [r3, #0]
 8001796:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001798:	4b1d      	ldr	r3, [pc, #116]	; (8001810 <MX_TIM3_Init+0x94>)
 800179a:	4a1e      	ldr	r2, [pc, #120]	; (8001814 <MX_TIM3_Init+0x98>)
 800179c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 210-1;
 800179e:	4b1c      	ldr	r3, [pc, #112]	; (8001810 <MX_TIM3_Init+0x94>)
 80017a0:	22d1      	movs	r2, #209	; 0xd1
 80017a2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017a4:	4b1a      	ldr	r3, [pc, #104]	; (8001810 <MX_TIM3_Init+0x94>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 80017aa:	4b19      	ldr	r3, [pc, #100]	; (8001810 <MX_TIM3_Init+0x94>)
 80017ac:	f242 720f 	movw	r2, #9999	; 0x270f
 80017b0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017b2:	4b17      	ldr	r3, [pc, #92]	; (8001810 <MX_TIM3_Init+0x94>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017b8:	4b15      	ldr	r3, [pc, #84]	; (8001810 <MX_TIM3_Init+0x94>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80017be:	4814      	ldr	r0, [pc, #80]	; (8001810 <MX_TIM3_Init+0x94>)
 80017c0:	f004 ffc2 	bl	8006748 <HAL_TIM_Base_Init>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80017ca:	f000 fa21 	bl	8001c10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017d2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80017d4:	f107 0308 	add.w	r3, r7, #8
 80017d8:	4619      	mov	r1, r3
 80017da:	480d      	ldr	r0, [pc, #52]	; (8001810 <MX_TIM3_Init+0x94>)
 80017dc:	f005 fcd2 	bl	8007184 <HAL_TIM_ConfigClockSource>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80017e6:	f000 fa13 	bl	8001c10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017ea:	2300      	movs	r3, #0
 80017ec:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017ee:	2300      	movs	r3, #0
 80017f0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80017f2:	463b      	mov	r3, r7
 80017f4:	4619      	mov	r1, r3
 80017f6:	4806      	ldr	r0, [pc, #24]	; (8001810 <MX_TIM3_Init+0x94>)
 80017f8:	f006 f8ca 	bl	8007990 <HAL_TIMEx_MasterConfigSynchronization>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001802:	f000 fa05 	bl	8001c10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001806:	bf00      	nop
 8001808:	3718      	adds	r7, #24
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	20000394 	.word	0x20000394
 8001814:	40000400 	.word	0x40000400

08001818 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b086      	sub	sp, #24
 800181c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800181e:	f107 0308 	add.w	r3, r7, #8
 8001822:	2200      	movs	r2, #0
 8001824:	601a      	str	r2, [r3, #0]
 8001826:	605a      	str	r2, [r3, #4]
 8001828:	609a      	str	r2, [r3, #8]
 800182a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800182c:	463b      	mov	r3, r7
 800182e:	2200      	movs	r2, #0
 8001830:	601a      	str	r2, [r3, #0]
 8001832:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001834:	4b1d      	ldr	r3, [pc, #116]	; (80018ac <MX_TIM5_Init+0x94>)
 8001836:	4a1e      	ldr	r2, [pc, #120]	; (80018b0 <MX_TIM5_Init+0x98>)
 8001838:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 84-1;
 800183a:	4b1c      	ldr	r3, [pc, #112]	; (80018ac <MX_TIM5_Init+0x94>)
 800183c:	2253      	movs	r2, #83	; 0x53
 800183e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001840:	4b1a      	ldr	r3, [pc, #104]	; (80018ac <MX_TIM5_Init+0x94>)
 8001842:	2200      	movs	r2, #0
 8001844:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001846:	4b19      	ldr	r3, [pc, #100]	; (80018ac <MX_TIM5_Init+0x94>)
 8001848:	f04f 32ff 	mov.w	r2, #4294967295
 800184c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800184e:	4b17      	ldr	r3, [pc, #92]	; (80018ac <MX_TIM5_Init+0x94>)
 8001850:	2200      	movs	r2, #0
 8001852:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001854:	4b15      	ldr	r3, [pc, #84]	; (80018ac <MX_TIM5_Init+0x94>)
 8001856:	2200      	movs	r2, #0
 8001858:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800185a:	4814      	ldr	r0, [pc, #80]	; (80018ac <MX_TIM5_Init+0x94>)
 800185c:	f004 ff74 	bl	8006748 <HAL_TIM_Base_Init>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001866:	f000 f9d3 	bl	8001c10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800186a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800186e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001870:	f107 0308 	add.w	r3, r7, #8
 8001874:	4619      	mov	r1, r3
 8001876:	480d      	ldr	r0, [pc, #52]	; (80018ac <MX_TIM5_Init+0x94>)
 8001878:	f005 fc84 	bl	8007184 <HAL_TIM_ConfigClockSource>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001882:	f000 f9c5 	bl	8001c10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001886:	2300      	movs	r3, #0
 8001888:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800188a:	2300      	movs	r3, #0
 800188c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800188e:	463b      	mov	r3, r7
 8001890:	4619      	mov	r1, r3
 8001892:	4806      	ldr	r0, [pc, #24]	; (80018ac <MX_TIM5_Init+0x94>)
 8001894:	f006 f87c 	bl	8007990 <HAL_TIMEx_MasterConfigSynchronization>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 800189e:	f000 f9b7 	bl	8001c10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80018a2:	bf00      	nop
 80018a4:	3718      	adds	r7, #24
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	2000034c 	.word	0x2000034c
 80018b0:	40000c00 	.word	0x40000c00

080018b4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80018b8:	4b11      	ldr	r3, [pc, #68]	; (8001900 <MX_USART1_UART_Init+0x4c>)
 80018ba:	4a12      	ldr	r2, [pc, #72]	; (8001904 <MX_USART1_UART_Init+0x50>)
 80018bc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 80018be:	4b10      	ldr	r3, [pc, #64]	; (8001900 <MX_USART1_UART_Init+0x4c>)
 80018c0:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 80018c4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80018c6:	4b0e      	ldr	r3, [pc, #56]	; (8001900 <MX_USART1_UART_Init+0x4c>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80018cc:	4b0c      	ldr	r3, [pc, #48]	; (8001900 <MX_USART1_UART_Init+0x4c>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80018d2:	4b0b      	ldr	r3, [pc, #44]	; (8001900 <MX_USART1_UART_Init+0x4c>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80018d8:	4b09      	ldr	r3, [pc, #36]	; (8001900 <MX_USART1_UART_Init+0x4c>)
 80018da:	220c      	movs	r2, #12
 80018dc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018de:	4b08      	ldr	r3, [pc, #32]	; (8001900 <MX_USART1_UART_Init+0x4c>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80018e4:	4b06      	ldr	r3, [pc, #24]	; (8001900 <MX_USART1_UART_Init+0x4c>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80018ea:	4805      	ldr	r0, [pc, #20]	; (8001900 <MX_USART1_UART_Init+0x4c>)
 80018ec:	f006 f8e0 	bl	8007ab0 <HAL_UART_Init>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80018f6:	f000 f98b 	bl	8001c10 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80018fa:	bf00      	nop
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	20000478 	.word	0x20000478
 8001904:	40011000 	.word	0x40011000

08001908 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800190e:	2300      	movs	r3, #0
 8001910:	607b      	str	r3, [r7, #4]
 8001912:	4b09      	ldr	r3, [pc, #36]	; (8001938 <MX_DMA_Init+0x30>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001916:	4a08      	ldr	r2, [pc, #32]	; (8001938 <MX_DMA_Init+0x30>)
 8001918:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800191c:	6313      	str	r3, [r2, #48]	; 0x30
 800191e:	4b06      	ldr	r3, [pc, #24]	; (8001938 <MX_DMA_Init+0x30>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001922:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001926:	607b      	str	r3, [r7, #4]
 8001928:	687b      	ldr	r3, [r7, #4]

}
 800192a:	bf00      	nop
 800192c:	370c      	adds	r7, #12
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop
 8001938:	40023800 	.word	0x40023800

0800193c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b08e      	sub	sp, #56	; 0x38
 8001940:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001942:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001946:	2200      	movs	r2, #0
 8001948:	601a      	str	r2, [r3, #0]
 800194a:	605a      	str	r2, [r3, #4]
 800194c:	609a      	str	r2, [r3, #8]
 800194e:	60da      	str	r2, [r3, #12]
 8001950:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001952:	2300      	movs	r3, #0
 8001954:	623b      	str	r3, [r7, #32]
 8001956:	4ba6      	ldr	r3, [pc, #664]	; (8001bf0 <MX_GPIO_Init+0x2b4>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195a:	4aa5      	ldr	r2, [pc, #660]	; (8001bf0 <MX_GPIO_Init+0x2b4>)
 800195c:	f043 0310 	orr.w	r3, r3, #16
 8001960:	6313      	str	r3, [r2, #48]	; 0x30
 8001962:	4ba3      	ldr	r3, [pc, #652]	; (8001bf0 <MX_GPIO_Init+0x2b4>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001966:	f003 0310 	and.w	r3, r3, #16
 800196a:	623b      	str	r3, [r7, #32]
 800196c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	61fb      	str	r3, [r7, #28]
 8001972:	4b9f      	ldr	r3, [pc, #636]	; (8001bf0 <MX_GPIO_Init+0x2b4>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	4a9e      	ldr	r2, [pc, #632]	; (8001bf0 <MX_GPIO_Init+0x2b4>)
 8001978:	f043 0304 	orr.w	r3, r3, #4
 800197c:	6313      	str	r3, [r2, #48]	; 0x30
 800197e:	4b9c      	ldr	r3, [pc, #624]	; (8001bf0 <MX_GPIO_Init+0x2b4>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001982:	f003 0304 	and.w	r3, r3, #4
 8001986:	61fb      	str	r3, [r7, #28]
 8001988:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800198a:	2300      	movs	r3, #0
 800198c:	61bb      	str	r3, [r7, #24]
 800198e:	4b98      	ldr	r3, [pc, #608]	; (8001bf0 <MX_GPIO_Init+0x2b4>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001992:	4a97      	ldr	r2, [pc, #604]	; (8001bf0 <MX_GPIO_Init+0x2b4>)
 8001994:	f043 0320 	orr.w	r3, r3, #32
 8001998:	6313      	str	r3, [r2, #48]	; 0x30
 800199a:	4b95      	ldr	r3, [pc, #596]	; (8001bf0 <MX_GPIO_Init+0x2b4>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199e:	f003 0320 	and.w	r3, r3, #32
 80019a2:	61bb      	str	r3, [r7, #24]
 80019a4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	617b      	str	r3, [r7, #20]
 80019aa:	4b91      	ldr	r3, [pc, #580]	; (8001bf0 <MX_GPIO_Init+0x2b4>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ae:	4a90      	ldr	r2, [pc, #576]	; (8001bf0 <MX_GPIO_Init+0x2b4>)
 80019b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019b4:	6313      	str	r3, [r2, #48]	; 0x30
 80019b6:	4b8e      	ldr	r3, [pc, #568]	; (8001bf0 <MX_GPIO_Init+0x2b4>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019be:	617b      	str	r3, [r7, #20]
 80019c0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c2:	2300      	movs	r3, #0
 80019c4:	613b      	str	r3, [r7, #16]
 80019c6:	4b8a      	ldr	r3, [pc, #552]	; (8001bf0 <MX_GPIO_Init+0x2b4>)
 80019c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ca:	4a89      	ldr	r2, [pc, #548]	; (8001bf0 <MX_GPIO_Init+0x2b4>)
 80019cc:	f043 0301 	orr.w	r3, r3, #1
 80019d0:	6313      	str	r3, [r2, #48]	; 0x30
 80019d2:	4b87      	ldr	r3, [pc, #540]	; (8001bf0 <MX_GPIO_Init+0x2b4>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d6:	f003 0301 	and.w	r3, r3, #1
 80019da:	613b      	str	r3, [r7, #16]
 80019dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019de:	2300      	movs	r3, #0
 80019e0:	60fb      	str	r3, [r7, #12]
 80019e2:	4b83      	ldr	r3, [pc, #524]	; (8001bf0 <MX_GPIO_Init+0x2b4>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e6:	4a82      	ldr	r2, [pc, #520]	; (8001bf0 <MX_GPIO_Init+0x2b4>)
 80019e8:	f043 0302 	orr.w	r3, r3, #2
 80019ec:	6313      	str	r3, [r2, #48]	; 0x30
 80019ee:	4b80      	ldr	r3, [pc, #512]	; (8001bf0 <MX_GPIO_Init+0x2b4>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f2:	f003 0302 	and.w	r3, r3, #2
 80019f6:	60fb      	str	r3, [r7, #12]
 80019f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80019fa:	2300      	movs	r3, #0
 80019fc:	60bb      	str	r3, [r7, #8]
 80019fe:	4b7c      	ldr	r3, [pc, #496]	; (8001bf0 <MX_GPIO_Init+0x2b4>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a02:	4a7b      	ldr	r2, [pc, #492]	; (8001bf0 <MX_GPIO_Init+0x2b4>)
 8001a04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a08:	6313      	str	r3, [r2, #48]	; 0x30
 8001a0a:	4b79      	ldr	r3, [pc, #484]	; (8001bf0 <MX_GPIO_Init+0x2b4>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a12:	60bb      	str	r3, [r7, #8]
 8001a14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a16:	2300      	movs	r3, #0
 8001a18:	607b      	str	r3, [r7, #4]
 8001a1a:	4b75      	ldr	r3, [pc, #468]	; (8001bf0 <MX_GPIO_Init+0x2b4>)
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1e:	4a74      	ldr	r2, [pc, #464]	; (8001bf0 <MX_GPIO_Init+0x2b4>)
 8001a20:	f043 0308 	orr.w	r3, r3, #8
 8001a24:	6313      	str	r3, [r2, #48]	; 0x30
 8001a26:	4b72      	ldr	r3, [pc, #456]	; (8001bf0 <MX_GPIO_Init+0x2b4>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2a:	f003 0308 	and.w	r3, r3, #8
 8001a2e:	607b      	str	r3, [r7, #4]
 8001a30:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GND_Pin|COL3_Pin|COL2_Pin|COL1_Pin
 8001a32:	2200      	movs	r2, #0
 8001a34:	f244 31a0 	movw	r1, #17312	; 0x43a0
 8001a38:	486e      	ldr	r0, [pc, #440]	; (8001bf4 <MX_GPIO_Init+0x2b8>)
 8001a3a:	f003 f9f9 	bl	8004e30 <HAL_GPIO_WritePin>
                          |LCD5110RESET_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GNDC13_GPIO_Port, GNDC13_Pin, GPIO_PIN_RESET);
 8001a3e:	2200      	movs	r2, #0
 8001a40:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a44:	486c      	ldr	r0, [pc, #432]	; (8001bf8 <MX_GPIO_Init+0x2bc>)
 8001a46:	f003 f9f3 	bl	8004e30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(COL4_GPIO_Port, COL4_Pin, GPIO_PIN_RESET);
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	2102      	movs	r1, #2
 8001a4e:	486b      	ldr	r0, [pc, #428]	; (8001bfc <MX_GPIO_Init+0x2c0>)
 8001a50:	f003 f9ee 	bl	8004e30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD5110SCE_GPIO_Port, LCD5110SCE_Pin, GPIO_PIN_SET);
 8001a54:	2201      	movs	r2, #1
 8001a56:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a5a:	4866      	ldr	r0, [pc, #408]	; (8001bf4 <MX_GPIO_Init+0x2b8>)
 8001a5c:	f003 f9e8 	bl	8004e30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD5110SDIN_Pin|LCD5110DC_Pin|LCD5110SCLK_Pin, GPIO_PIN_RESET);
 8001a60:	2200      	movs	r2, #0
 8001a62:	f44f 5130 	mov.w	r1, #11264	; 0x2c00
 8001a66:	4866      	ldr	r0, [pc, #408]	; (8001c00 <MX_GPIO_Init+0x2c4>)
 8001a68:	f003 f9e2 	bl	8004e30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SW1_Pin|SW2_Pin|SW3_Pin|SW4_Pin
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	213f      	movs	r1, #63	; 0x3f
 8001a70:	4864      	ldr	r0, [pc, #400]	; (8001c04 <MX_GPIO_Init+0x2c8>)
 8001a72:	f003 f9dd 	bl	8004e30 <HAL_GPIO_WritePin>
                          |SW5_Pin|SW6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LED0_Pin|LED1_Pin, GPIO_PIN_SET);
 8001a76:	2201      	movs	r2, #1
 8001a78:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8001a7c:	485f      	ldr	r0, [pc, #380]	; (8001bfc <MX_GPIO_Init+0x2c0>)
 8001a7e:	f003 f9d7 	bl	8004e30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Trig2_Pin */
  GPIO_InitStruct.Pin = Trig2_Pin;
 8001a82:	2304      	movs	r3, #4
 8001a84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001a86:	4b60      	ldr	r3, [pc, #384]	; (8001c08 <MX_GPIO_Init+0x2cc>)
 8001a88:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Trig2_GPIO_Port, &GPIO_InitStruct);
 8001a8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a92:	4619      	mov	r1, r3
 8001a94:	4857      	ldr	r0, [pc, #348]	; (8001bf4 <MX_GPIO_Init+0x2b8>)
 8001a96:	f003 f817 	bl	8004ac8 <HAL_GPIO_Init>

  /*Configure GPIO pins : GND_Pin COL3_Pin COL2_Pin COL1_Pin */
  GPIO_InitStruct.Pin = GND_Pin|COL3_Pin|COL2_Pin|COL1_Pin;
 8001a9a:	f44f 7368 	mov.w	r3, #928	; 0x3a0
 8001a9e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001aac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	4850      	ldr	r0, [pc, #320]	; (8001bf4 <MX_GPIO_Init+0x2b8>)
 8001ab4:	f003 f808 	bl	8004ac8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GNDC13_Pin */
  GPIO_InitStruct.Pin = GNDC13_Pin;
 8001ab8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001abc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GNDC13_GPIO_Port, &GPIO_InitStruct);
 8001aca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ace:	4619      	mov	r1, r3
 8001ad0:	4849      	ldr	r0, [pc, #292]	; (8001bf8 <MX_GPIO_Init+0x2bc>)
 8001ad2:	f002 fff9 	bl	8004ac8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Trig1_Pin */
  GPIO_InitStruct.Pin = Trig1_Pin;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001ada:	4b4b      	ldr	r3, [pc, #300]	; (8001c08 <MX_GPIO_Init+0x2cc>)
 8001adc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Trig1_GPIO_Port, &GPIO_InitStruct);
 8001ae2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	4848      	ldr	r0, [pc, #288]	; (8001c0c <MX_GPIO_Init+0x2d0>)
 8001aea:	f002 ffed 	bl	8004ac8 <HAL_GPIO_Init>

  /*Configure GPIO pin : COL4_Pin */
  GPIO_InitStruct.Pin = COL4_Pin;
 8001aee:	2302      	movs	r3, #2
 8001af0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001af2:	2301      	movs	r3, #1
 8001af4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001af6:	2302      	movs	r3, #2
 8001af8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001afa:	2300      	movs	r3, #0
 8001afc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(COL4_GPIO_Port, &GPIO_InitStruct);
 8001afe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b02:	4619      	mov	r1, r3
 8001b04:	483d      	ldr	r0, [pc, #244]	; (8001bfc <MX_GPIO_Init+0x2c0>)
 8001b06:	f002 ffdf 	bl	8004ac8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ROW1_Pin ROW2_Pin ROW3_Pin ROW4_Pin */
  GPIO_InitStruct.Pin = ROW1_Pin|ROW2_Pin|ROW3_Pin|ROW4_Pin;
 8001b0a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001b0e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b10:	4b3d      	ldr	r3, [pc, #244]	; (8001c08 <MX_GPIO_Init+0x2cc>)
 8001b12:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b14:	2301      	movs	r3, #1
 8001b16:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	4835      	ldr	r0, [pc, #212]	; (8001bf4 <MX_GPIO_Init+0x2b8>)
 8001b20:	f002 ffd2 	bl	8004ac8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD5110RESET_Pin */
  GPIO_InitStruct.Pin = LCD5110RESET_Pin;
 8001b24:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001b28:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b32:	2303      	movs	r3, #3
 8001b34:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD5110RESET_GPIO_Port, &GPIO_InitStruct);
 8001b36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	482d      	ldr	r0, [pc, #180]	; (8001bf4 <MX_GPIO_Init+0x2b8>)
 8001b3e:	f002 ffc3 	bl	8004ac8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD5110SCE_Pin */
  GPIO_InitStruct.Pin = LCD5110SCE_Pin;
 8001b42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b46:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b50:	2303      	movs	r3, #3
 8001b52:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD5110SCE_GPIO_Port, &GPIO_InitStruct);
 8001b54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b58:	4619      	mov	r1, r3
 8001b5a:	4826      	ldr	r0, [pc, #152]	; (8001bf4 <MX_GPIO_Init+0x2b8>)
 8001b5c:	f002 ffb4 	bl	8004ac8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD5110SDIN_Pin LCD5110DC_Pin LCD5110SCLK_Pin */
  GPIO_InitStruct.Pin = LCD5110SDIN_Pin|LCD5110DC_Pin|LCD5110SCLK_Pin;
 8001b60:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8001b64:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b66:	2301      	movs	r3, #1
 8001b68:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b76:	4619      	mov	r1, r3
 8001b78:	4821      	ldr	r0, [pc, #132]	; (8001c00 <MX_GPIO_Init+0x2c4>)
 8001b7a:	f002 ffa5 	bl	8004ac8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW1_Pin SW2_Pin SW3_Pin SW4_Pin
                           SW5_Pin SW6_Pin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin|SW3_Pin|SW4_Pin
 8001b7e:	233f      	movs	r3, #63	; 0x3f
 8001b80:	627b      	str	r3, [r7, #36]	; 0x24
                          |SW5_Pin|SW6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b82:	2301      	movs	r3, #1
 8001b84:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b86:	2300      	movs	r3, #0
 8001b88:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b92:	4619      	mov	r1, r3
 8001b94:	481b      	ldr	r0, [pc, #108]	; (8001c04 <MX_GPIO_Init+0x2c8>)
 8001b96:	f002 ff97 	bl	8004ac8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED0_Pin LED1_Pin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin;
 8001b9a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001b9e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001bac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	4812      	ldr	r0, [pc, #72]	; (8001bfc <MX_GPIO_Init+0x2c0>)
 8001bb4:	f002 ff88 	bl	8004ac8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001bb8:	2200      	movs	r2, #0
 8001bba:	2100      	movs	r1, #0
 8001bbc:	2006      	movs	r0, #6
 8001bbe:	f002 fd66 	bl	800468e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001bc2:	2006      	movs	r0, #6
 8001bc4:	f002 fd7f 	bl	80046c6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001bc8:	2200      	movs	r2, #0
 8001bca:	2100      	movs	r1, #0
 8001bcc:	2008      	movs	r0, #8
 8001bce:	f002 fd5e 	bl	800468e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001bd2:	2008      	movs	r0, #8
 8001bd4:	f002 fd77 	bl	80046c6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001bd8:	2200      	movs	r2, #0
 8001bda:	2100      	movs	r1, #0
 8001bdc:	2028      	movs	r0, #40	; 0x28
 8001bde:	f002 fd56 	bl	800468e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001be2:	2028      	movs	r0, #40	; 0x28
 8001be4:	f002 fd6f 	bl	80046c6 <HAL_NVIC_EnableIRQ>

}
 8001be8:	bf00      	nop
 8001bea:	3738      	adds	r7, #56	; 0x38
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40023800 	.word	0x40023800
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	40020800 	.word	0x40020800
 8001bfc:	40021800 	.word	0x40021800
 8001c00:	40020400 	.word	0x40020400
 8001c04:	40020c00 	.word	0x40020c00
 8001c08:	10210000 	.word	0x10210000
 8001c0c:	40021400 	.word	0x40021400

08001c10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c14:	b672      	cpsid	i
}
 8001c16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c18:	e7fe      	b.n	8001c18 <Error_Handler+0x8>
	...

08001c1c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c22:	2300      	movs	r3, #0
 8001c24:	607b      	str	r3, [r7, #4]
 8001c26:	4b10      	ldr	r3, [pc, #64]	; (8001c68 <HAL_MspInit+0x4c>)
 8001c28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c2a:	4a0f      	ldr	r2, [pc, #60]	; (8001c68 <HAL_MspInit+0x4c>)
 8001c2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c30:	6453      	str	r3, [r2, #68]	; 0x44
 8001c32:	4b0d      	ldr	r3, [pc, #52]	; (8001c68 <HAL_MspInit+0x4c>)
 8001c34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c3a:	607b      	str	r3, [r7, #4]
 8001c3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c3e:	2300      	movs	r3, #0
 8001c40:	603b      	str	r3, [r7, #0]
 8001c42:	4b09      	ldr	r3, [pc, #36]	; (8001c68 <HAL_MspInit+0x4c>)
 8001c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c46:	4a08      	ldr	r2, [pc, #32]	; (8001c68 <HAL_MspInit+0x4c>)
 8001c48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c4c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c4e:	4b06      	ldr	r3, [pc, #24]	; (8001c68 <HAL_MspInit+0x4c>)
 8001c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c56:	603b      	str	r3, [r7, #0]
 8001c58:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8001c5a:	2005      	movs	r0, #5
 8001c5c:	f002 fd0c 	bl	8004678 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c60:	bf00      	nop
 8001c62:	3708      	adds	r7, #8
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	40023800 	.word	0x40023800

08001c6c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b08c      	sub	sp, #48	; 0x30
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c74:	f107 031c 	add.w	r3, r7, #28
 8001c78:	2200      	movs	r2, #0
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	605a      	str	r2, [r3, #4]
 8001c7e:	609a      	str	r2, [r3, #8]
 8001c80:	60da      	str	r2, [r3, #12]
 8001c82:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a6b      	ldr	r2, [pc, #428]	; (8001e38 <HAL_ADC_MspInit+0x1cc>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d172      	bne.n	8001d74 <HAL_ADC_MspInit+0x108>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c8e:	2300      	movs	r3, #0
 8001c90:	61bb      	str	r3, [r7, #24]
 8001c92:	4b6a      	ldr	r3, [pc, #424]	; (8001e3c <HAL_ADC_MspInit+0x1d0>)
 8001c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c96:	4a69      	ldr	r2, [pc, #420]	; (8001e3c <HAL_ADC_MspInit+0x1d0>)
 8001c98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c9c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c9e:	4b67      	ldr	r3, [pc, #412]	; (8001e3c <HAL_ADC_MspInit+0x1d0>)
 8001ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ca2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ca6:	61bb      	str	r3, [r7, #24]
 8001ca8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001caa:	2300      	movs	r3, #0
 8001cac:	617b      	str	r3, [r7, #20]
 8001cae:	4b63      	ldr	r3, [pc, #396]	; (8001e3c <HAL_ADC_MspInit+0x1d0>)
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb2:	4a62      	ldr	r2, [pc, #392]	; (8001e3c <HAL_ADC_MspInit+0x1d0>)
 8001cb4:	f043 0304 	orr.w	r3, r3, #4
 8001cb8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cba:	4b60      	ldr	r3, [pc, #384]	; (8001e3c <HAL_ADC_MspInit+0x1d0>)
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cbe:	f003 0304 	and.w	r3, r3, #4
 8001cc2:	617b      	str	r3, [r7, #20]
 8001cc4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	613b      	str	r3, [r7, #16]
 8001cca:	4b5c      	ldr	r3, [pc, #368]	; (8001e3c <HAL_ADC_MspInit+0x1d0>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cce:	4a5b      	ldr	r2, [pc, #364]	; (8001e3c <HAL_ADC_MspInit+0x1d0>)
 8001cd0:	f043 0302 	orr.w	r3, r3, #2
 8001cd4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cd6:	4b59      	ldr	r3, [pc, #356]	; (8001e3c <HAL_ADC_MspInit+0x1d0>)
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cda:	f003 0302 	and.w	r3, r3, #2
 8001cde:	613b      	str	r3, [r7, #16]
 8001ce0:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC4     ------> ADC1_IN14
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = DC_V_Pin|BT_C_Pin;
 8001ce2:	2311      	movs	r3, #17
 8001ce4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ce6:	2303      	movs	r3, #3
 8001ce8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cea:	2300      	movs	r3, #0
 8001cec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cee:	f107 031c 	add.w	r3, r7, #28
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4852      	ldr	r0, [pc, #328]	; (8001e40 <HAL_ADC_MspInit+0x1d4>)
 8001cf6:	f002 fee7 	bl	8004ac8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BT_V_Pin;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d02:	2300      	movs	r3, #0
 8001d04:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BT_V_GPIO_Port, &GPIO_InitStruct);
 8001d06:	f107 031c 	add.w	r3, r7, #28
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	484d      	ldr	r0, [pc, #308]	; (8001e44 <HAL_ADC_MspInit+0x1d8>)
 8001d0e:	f002 fedb 	bl	8004ac8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001d12:	4b4d      	ldr	r3, [pc, #308]	; (8001e48 <HAL_ADC_MspInit+0x1dc>)
 8001d14:	4a4d      	ldr	r2, [pc, #308]	; (8001e4c <HAL_ADC_MspInit+0x1e0>)
 8001d16:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001d18:	4b4b      	ldr	r3, [pc, #300]	; (8001e48 <HAL_ADC_MspInit+0x1dc>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d1e:	4b4a      	ldr	r3, [pc, #296]	; (8001e48 <HAL_ADC_MspInit+0x1dc>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d24:	4b48      	ldr	r3, [pc, #288]	; (8001e48 <HAL_ADC_MspInit+0x1dc>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001d2a:	4b47      	ldr	r3, [pc, #284]	; (8001e48 <HAL_ADC_MspInit+0x1dc>)
 8001d2c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d30:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001d32:	4b45      	ldr	r3, [pc, #276]	; (8001e48 <HAL_ADC_MspInit+0x1dc>)
 8001d34:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d38:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001d3a:	4b43      	ldr	r3, [pc, #268]	; (8001e48 <HAL_ADC_MspInit+0x1dc>)
 8001d3c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d40:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001d42:	4b41      	ldr	r3, [pc, #260]	; (8001e48 <HAL_ADC_MspInit+0x1dc>)
 8001d44:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d48:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001d4a:	4b3f      	ldr	r3, [pc, #252]	; (8001e48 <HAL_ADC_MspInit+0x1dc>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d50:	4b3d      	ldr	r3, [pc, #244]	; (8001e48 <HAL_ADC_MspInit+0x1dc>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001d56:	483c      	ldr	r0, [pc, #240]	; (8001e48 <HAL_ADC_MspInit+0x1dc>)
 8001d58:	f002 fcd0 	bl	80046fc <HAL_DMA_Init>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8001d62:	f7ff ff55 	bl	8001c10 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	4a37      	ldr	r2, [pc, #220]	; (8001e48 <HAL_ADC_MspInit+0x1dc>)
 8001d6a:	639a      	str	r2, [r3, #56]	; 0x38
 8001d6c:	4a36      	ldr	r2, [pc, #216]	; (8001e48 <HAL_ADC_MspInit+0x1dc>)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8001d72:	e05d      	b.n	8001e30 <HAL_ADC_MspInit+0x1c4>
  else if(hadc->Instance==ADC3)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a35      	ldr	r2, [pc, #212]	; (8001e50 <HAL_ADC_MspInit+0x1e4>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d158      	bne.n	8001e30 <HAL_ADC_MspInit+0x1c4>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001d7e:	2300      	movs	r3, #0
 8001d80:	60fb      	str	r3, [r7, #12]
 8001d82:	4b2e      	ldr	r3, [pc, #184]	; (8001e3c <HAL_ADC_MspInit+0x1d0>)
 8001d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d86:	4a2d      	ldr	r2, [pc, #180]	; (8001e3c <HAL_ADC_MspInit+0x1d0>)
 8001d88:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d8c:	6453      	str	r3, [r2, #68]	; 0x44
 8001d8e:	4b2b      	ldr	r3, [pc, #172]	; (8001e3c <HAL_ADC_MspInit+0x1d0>)
 8001d90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d96:	60fb      	str	r3, [r7, #12]
 8001d98:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60bb      	str	r3, [r7, #8]
 8001d9e:	4b27      	ldr	r3, [pc, #156]	; (8001e3c <HAL_ADC_MspInit+0x1d0>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da2:	4a26      	ldr	r2, [pc, #152]	; (8001e3c <HAL_ADC_MspInit+0x1d0>)
 8001da4:	f043 0320 	orr.w	r3, r3, #32
 8001da8:	6313      	str	r3, [r2, #48]	; 0x30
 8001daa:	4b24      	ldr	r3, [pc, #144]	; (8001e3c <HAL_ADC_MspInit+0x1d0>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dae:	f003 0320 	and.w	r3, r3, #32
 8001db2:	60bb      	str	r3, [r7, #8]
 8001db4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PW_C_Pin|PW_V_Pin;
 8001db6:	23c0      	movs	r3, #192	; 0xc0
 8001db8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001dc2:	f107 031c 	add.w	r3, r7, #28
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4822      	ldr	r0, [pc, #136]	; (8001e54 <HAL_ADC_MspInit+0x1e8>)
 8001dca:	f002 fe7d 	bl	8004ac8 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream1;
 8001dce:	4b22      	ldr	r3, [pc, #136]	; (8001e58 <HAL_ADC_MspInit+0x1ec>)
 8001dd0:	4a22      	ldr	r2, [pc, #136]	; (8001e5c <HAL_ADC_MspInit+0x1f0>)
 8001dd2:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 8001dd4:	4b20      	ldr	r3, [pc, #128]	; (8001e58 <HAL_ADC_MspInit+0x1ec>)
 8001dd6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001dda:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ddc:	4b1e      	ldr	r3, [pc, #120]	; (8001e58 <HAL_ADC_MspInit+0x1ec>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8001de2:	4b1d      	ldr	r3, [pc, #116]	; (8001e58 <HAL_ADC_MspInit+0x1ec>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8001de8:	4b1b      	ldr	r3, [pc, #108]	; (8001e58 <HAL_ADC_MspInit+0x1ec>)
 8001dea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001dee:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001df0:	4b19      	ldr	r3, [pc, #100]	; (8001e58 <HAL_ADC_MspInit+0x1ec>)
 8001df2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001df6:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001df8:	4b17      	ldr	r3, [pc, #92]	; (8001e58 <HAL_ADC_MspInit+0x1ec>)
 8001dfa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001dfe:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8001e00:	4b15      	ldr	r3, [pc, #84]	; (8001e58 <HAL_ADC_MspInit+0x1ec>)
 8001e02:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e06:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8001e08:	4b13      	ldr	r3, [pc, #76]	; (8001e58 <HAL_ADC_MspInit+0x1ec>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e0e:	4b12      	ldr	r3, [pc, #72]	; (8001e58 <HAL_ADC_MspInit+0x1ec>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8001e14:	4810      	ldr	r0, [pc, #64]	; (8001e58 <HAL_ADC_MspInit+0x1ec>)
 8001e16:	f002 fc71 	bl	80046fc <HAL_DMA_Init>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d001      	beq.n	8001e24 <HAL_ADC_MspInit+0x1b8>
      Error_Handler();
 8001e20:	f7ff fef6 	bl	8001c10 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	4a0c      	ldr	r2, [pc, #48]	; (8001e58 <HAL_ADC_MspInit+0x1ec>)
 8001e28:	639a      	str	r2, [r3, #56]	; 0x38
 8001e2a:	4a0b      	ldr	r2, [pc, #44]	; (8001e58 <HAL_ADC_MspInit+0x1ec>)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001e30:	bf00      	nop
 8001e32:	3730      	adds	r7, #48	; 0x30
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	40012000 	.word	0x40012000
 8001e3c:	40023800 	.word	0x40023800
 8001e40:	40020800 	.word	0x40020800
 8001e44:	40020400 	.word	0x40020400
 8001e48:	200004c4 	.word	0x200004c4
 8001e4c:	40026410 	.word	0x40026410
 8001e50:	40012200 	.word	0x40012200
 8001e54:	40021400 	.word	0x40021400
 8001e58:	200002ec 	.word	0x200002ec
 8001e5c:	40026428 	.word	0x40026428

08001e60 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b08a      	sub	sp, #40	; 0x28
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e68:	f107 0314 	add.w	r3, r7, #20
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	601a      	str	r2, [r3, #0]
 8001e70:	605a      	str	r2, [r3, #4]
 8001e72:	609a      	str	r2, [r3, #8]
 8001e74:	60da      	str	r2, [r3, #12]
 8001e76:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a19      	ldr	r2, [pc, #100]	; (8001ee4 <HAL_I2C_MspInit+0x84>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d12c      	bne.n	8001edc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e82:	2300      	movs	r3, #0
 8001e84:	613b      	str	r3, [r7, #16]
 8001e86:	4b18      	ldr	r3, [pc, #96]	; (8001ee8 <HAL_I2C_MspInit+0x88>)
 8001e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e8a:	4a17      	ldr	r2, [pc, #92]	; (8001ee8 <HAL_I2C_MspInit+0x88>)
 8001e8c:	f043 0302 	orr.w	r3, r3, #2
 8001e90:	6313      	str	r3, [r2, #48]	; 0x30
 8001e92:	4b15      	ldr	r3, [pc, #84]	; (8001ee8 <HAL_I2C_MspInit+0x88>)
 8001e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e96:	f003 0302 	and.w	r3, r3, #2
 8001e9a:	613b      	str	r3, [r7, #16]
 8001e9c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e9e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ea2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ea4:	2312      	movs	r3, #18
 8001ea6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eac:	2303      	movs	r3, #3
 8001eae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001eb0:	2304      	movs	r3, #4
 8001eb2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eb4:	f107 0314 	add.w	r3, r7, #20
 8001eb8:	4619      	mov	r1, r3
 8001eba:	480c      	ldr	r0, [pc, #48]	; (8001eec <HAL_I2C_MspInit+0x8c>)
 8001ebc:	f002 fe04 	bl	8004ac8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	60fb      	str	r3, [r7, #12]
 8001ec4:	4b08      	ldr	r3, [pc, #32]	; (8001ee8 <HAL_I2C_MspInit+0x88>)
 8001ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec8:	4a07      	ldr	r2, [pc, #28]	; (8001ee8 <HAL_I2C_MspInit+0x88>)
 8001eca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ece:	6413      	str	r3, [r2, #64]	; 0x40
 8001ed0:	4b05      	ldr	r3, [pc, #20]	; (8001ee8 <HAL_I2C_MspInit+0x88>)
 8001ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ed8:	60fb      	str	r3, [r7, #12]
 8001eda:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001edc:	bf00      	nop
 8001ede:	3728      	adds	r7, #40	; 0x28
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	40005400 	.word	0x40005400
 8001ee8:	40023800 	.word	0x40023800
 8001eec:	40020400 	.word	0x40020400

08001ef0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b086      	sub	sp, #24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f00:	d116      	bne.n	8001f30 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f02:	2300      	movs	r3, #0
 8001f04:	617b      	str	r3, [r7, #20]
 8001f06:	4b24      	ldr	r3, [pc, #144]	; (8001f98 <HAL_TIM_Base_MspInit+0xa8>)
 8001f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0a:	4a23      	ldr	r2, [pc, #140]	; (8001f98 <HAL_TIM_Base_MspInit+0xa8>)
 8001f0c:	f043 0301 	orr.w	r3, r3, #1
 8001f10:	6413      	str	r3, [r2, #64]	; 0x40
 8001f12:	4b21      	ldr	r3, [pc, #132]	; (8001f98 <HAL_TIM_Base_MspInit+0xa8>)
 8001f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f16:	f003 0301 	and.w	r3, r3, #1
 8001f1a:	617b      	str	r3, [r7, #20]
 8001f1c:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001f1e:	2200      	movs	r2, #0
 8001f20:	2100      	movs	r1, #0
 8001f22:	201c      	movs	r0, #28
 8001f24:	f002 fbb3 	bl	800468e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001f28:	201c      	movs	r0, #28
 8001f2a:	f002 fbcc 	bl	80046c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001f2e:	e02e      	b.n	8001f8e <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM3)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a19      	ldr	r2, [pc, #100]	; (8001f9c <HAL_TIM_Base_MspInit+0xac>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d116      	bne.n	8001f68 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	613b      	str	r3, [r7, #16]
 8001f3e:	4b16      	ldr	r3, [pc, #88]	; (8001f98 <HAL_TIM_Base_MspInit+0xa8>)
 8001f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f42:	4a15      	ldr	r2, [pc, #84]	; (8001f98 <HAL_TIM_Base_MspInit+0xa8>)
 8001f44:	f043 0302 	orr.w	r3, r3, #2
 8001f48:	6413      	str	r3, [r2, #64]	; 0x40
 8001f4a:	4b13      	ldr	r3, [pc, #76]	; (8001f98 <HAL_TIM_Base_MspInit+0xa8>)
 8001f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4e:	f003 0302 	and.w	r3, r3, #2
 8001f52:	613b      	str	r3, [r7, #16]
 8001f54:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8001f56:	2200      	movs	r2, #0
 8001f58:	2101      	movs	r1, #1
 8001f5a:	201d      	movs	r0, #29
 8001f5c:	f002 fb97 	bl	800468e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001f60:	201d      	movs	r0, #29
 8001f62:	f002 fbb0 	bl	80046c6 <HAL_NVIC_EnableIRQ>
}
 8001f66:	e012      	b.n	8001f8e <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM5)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a0c      	ldr	r2, [pc, #48]	; (8001fa0 <HAL_TIM_Base_MspInit+0xb0>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d10d      	bne.n	8001f8e <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001f72:	2300      	movs	r3, #0
 8001f74:	60fb      	str	r3, [r7, #12]
 8001f76:	4b08      	ldr	r3, [pc, #32]	; (8001f98 <HAL_TIM_Base_MspInit+0xa8>)
 8001f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7a:	4a07      	ldr	r2, [pc, #28]	; (8001f98 <HAL_TIM_Base_MspInit+0xa8>)
 8001f7c:	f043 0308 	orr.w	r3, r3, #8
 8001f80:	6413      	str	r3, [r2, #64]	; 0x40
 8001f82:	4b05      	ldr	r3, [pc, #20]	; (8001f98 <HAL_TIM_Base_MspInit+0xa8>)
 8001f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f86:	f003 0308 	and.w	r3, r3, #8
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
}
 8001f8e:	bf00      	nop
 8001f90:	3718      	adds	r7, #24
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	40023800 	.word	0x40023800
 8001f9c:	40000400 	.word	0x40000400
 8001fa0:	40000c00 	.word	0x40000c00

08001fa4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b08a      	sub	sp, #40	; 0x28
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fac:	f107 0314 	add.w	r3, r7, #20
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	601a      	str	r2, [r3, #0]
 8001fb4:	605a      	str	r2, [r3, #4]
 8001fb6:	609a      	str	r2, [r3, #8]
 8001fb8:	60da      	str	r2, [r3, #12]
 8001fba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fc4:	d13b      	bne.n	800203e <HAL_TIM_MspPostInit+0x9a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	613b      	str	r3, [r7, #16]
 8001fca:	4b1f      	ldr	r3, [pc, #124]	; (8002048 <HAL_TIM_MspPostInit+0xa4>)
 8001fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fce:	4a1e      	ldr	r2, [pc, #120]	; (8002048 <HAL_TIM_MspPostInit+0xa4>)
 8001fd0:	f043 0301 	orr.w	r3, r3, #1
 8001fd4:	6313      	str	r3, [r2, #48]	; 0x30
 8001fd6:	4b1c      	ldr	r3, [pc, #112]	; (8002048 <HAL_TIM_MspPostInit+0xa4>)
 8001fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	613b      	str	r3, [r7, #16]
 8001fe0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	60fb      	str	r3, [r7, #12]
 8001fe6:	4b18      	ldr	r3, [pc, #96]	; (8002048 <HAL_TIM_MspPostInit+0xa4>)
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fea:	4a17      	ldr	r2, [pc, #92]	; (8002048 <HAL_TIM_MspPostInit+0xa4>)
 8001fec:	f043 0302 	orr.w	r3, r3, #2
 8001ff0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ff2:	4b15      	ldr	r3, [pc, #84]	; (8002048 <HAL_TIM_MspPostInit+0xa4>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff6:	f003 0302 	and.w	r3, r3, #2
 8001ffa:	60fb      	str	r3, [r7, #12]
 8001ffc:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> TIM2_CH1
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8001ffe:	230d      	movs	r3, #13
 8002000:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002002:	2302      	movs	r3, #2
 8002004:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002006:	2300      	movs	r3, #0
 8002008:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800200a:	2300      	movs	r3, #0
 800200c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800200e:	2301      	movs	r3, #1
 8002010:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002012:	f107 0314 	add.w	r3, r7, #20
 8002016:	4619      	mov	r1, r3
 8002018:	480c      	ldr	r0, [pc, #48]	; (800204c <HAL_TIM_MspPostInit+0xa8>)
 800201a:	f002 fd55 	bl	8004ac8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800201e:	2308      	movs	r3, #8
 8002020:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002022:	2302      	movs	r3, #2
 8002024:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002026:	2300      	movs	r3, #0
 8002028:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800202a:	2300      	movs	r3, #0
 800202c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800202e:	2301      	movs	r3, #1
 8002030:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002032:	f107 0314 	add.w	r3, r7, #20
 8002036:	4619      	mov	r1, r3
 8002038:	4805      	ldr	r0, [pc, #20]	; (8002050 <HAL_TIM_MspPostInit+0xac>)
 800203a:	f002 fd45 	bl	8004ac8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800203e:	bf00      	nop
 8002040:	3728      	adds	r7, #40	; 0x28
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	40023800 	.word	0x40023800
 800204c:	40020000 	.word	0x40020000
 8002050:	40020400 	.word	0x40020400

08002054 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b08a      	sub	sp, #40	; 0x28
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800205c:	f107 0314 	add.w	r3, r7, #20
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]
 8002064:	605a      	str	r2, [r3, #4]
 8002066:	609a      	str	r2, [r3, #8]
 8002068:	60da      	str	r2, [r3, #12]
 800206a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a19      	ldr	r2, [pc, #100]	; (80020d8 <HAL_UART_MspInit+0x84>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d12c      	bne.n	80020d0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002076:	2300      	movs	r3, #0
 8002078:	613b      	str	r3, [r7, #16]
 800207a:	4b18      	ldr	r3, [pc, #96]	; (80020dc <HAL_UART_MspInit+0x88>)
 800207c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800207e:	4a17      	ldr	r2, [pc, #92]	; (80020dc <HAL_UART_MspInit+0x88>)
 8002080:	f043 0310 	orr.w	r3, r3, #16
 8002084:	6453      	str	r3, [r2, #68]	; 0x44
 8002086:	4b15      	ldr	r3, [pc, #84]	; (80020dc <HAL_UART_MspInit+0x88>)
 8002088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800208a:	f003 0310 	and.w	r3, r3, #16
 800208e:	613b      	str	r3, [r7, #16]
 8002090:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	60fb      	str	r3, [r7, #12]
 8002096:	4b11      	ldr	r3, [pc, #68]	; (80020dc <HAL_UART_MspInit+0x88>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209a:	4a10      	ldr	r2, [pc, #64]	; (80020dc <HAL_UART_MspInit+0x88>)
 800209c:	f043 0301 	orr.w	r3, r3, #1
 80020a0:	6313      	str	r3, [r2, #48]	; 0x30
 80020a2:	4b0e      	ldr	r3, [pc, #56]	; (80020dc <HAL_UART_MspInit+0x88>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a6:	f003 0301 	and.w	r3, r3, #1
 80020aa:	60fb      	str	r3, [r7, #12]
 80020ac:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80020ae:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80020b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020b4:	2302      	movs	r3, #2
 80020b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b8:	2300      	movs	r3, #0
 80020ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020bc:	2303      	movs	r3, #3
 80020be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80020c0:	2307      	movs	r3, #7
 80020c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020c4:	f107 0314 	add.w	r3, r7, #20
 80020c8:	4619      	mov	r1, r3
 80020ca:	4805      	ldr	r0, [pc, #20]	; (80020e0 <HAL_UART_MspInit+0x8c>)
 80020cc:	f002 fcfc 	bl	8004ac8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80020d0:	bf00      	nop
 80020d2:	3728      	adds	r7, #40	; 0x28
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	40011000 	.word	0x40011000
 80020dc:	40023800 	.word	0x40023800
 80020e0:	40020000 	.word	0x40020000

080020e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020e8:	e7fe      	b.n	80020e8 <NMI_Handler+0x4>

080020ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020ea:	b480      	push	{r7}
 80020ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020ee:	e7fe      	b.n	80020ee <HardFault_Handler+0x4>

080020f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020f4:	e7fe      	b.n	80020f4 <MemManage_Handler+0x4>

080020f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020f6:	b480      	push	{r7}
 80020f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020fa:	e7fe      	b.n	80020fa <BusFault_Handler+0x4>

080020fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002100:	e7fe      	b.n	8002100 <UsageFault_Handler+0x4>

08002102 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002102:	b480      	push	{r7}
 8002104:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002106:	bf00      	nop
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002114:	bf00      	nop
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr

0800211e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800211e:	b480      	push	{r7}
 8002120:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002122:	bf00      	nop
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr

0800212c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002130:	f001 fd7c 	bl	8003c2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002134:	bf00      	nop
 8002136:	bd80      	pop	{r7, pc}

08002138 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800213c:	2001      	movs	r0, #1
 800213e:	f002 feab 	bl	8004e98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
  Ala_tick=A_tick;
 8002142:	4b06      	ldr	r3, [pc, #24]	; (800215c <EXTI0_IRQHandler+0x24>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a06      	ldr	r2, [pc, #24]	; (8002160 <EXTI0_IRQHandler+0x28>)
 8002148:	6013      	str	r3, [r2, #0]
  A_tick=TIM5->CNT;
 800214a:	4b06      	ldr	r3, [pc, #24]	; (8002164 <EXTI0_IRQHandler+0x2c>)
 800214c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800214e:	4a03      	ldr	r2, [pc, #12]	; (800215c <EXTI0_IRQHandler+0x24>)
 8002150:	6013      	str	r3, [r2, #0]
  ADCflag=1;
 8002152:	4b05      	ldr	r3, [pc, #20]	; (8002168 <EXTI0_IRQHandler+0x30>)
 8002154:	2201      	movs	r2, #1
 8002156:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI0_IRQn 1 */
}
 8002158:	bf00      	nop
 800215a:	bd80      	pop	{r7, pc}
 800215c:	20000624 	.word	0x20000624
 8002160:	20000618 	.word	0x20000618
 8002164:	40000c00 	.word	0x40000c00
 8002168:	20000208 	.word	0x20000208

0800216c <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8002170:	2004      	movs	r0, #4
 8002172:	f002 fe91 	bl	8004e98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */
  B_tick=TIM5->CNT;
 8002176:	4b03      	ldr	r3, [pc, #12]	; (8002184 <EXTI2_IRQHandler+0x18>)
 8002178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800217a:	4a03      	ldr	r2, [pc, #12]	; (8002188 <EXTI2_IRQHandler+0x1c>)
 800217c:	6013      	str	r3, [r2, #0]
  /* USER CODE END EXTI2_IRQn 1 */
}
 800217e:	bf00      	nop
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	40000c00 	.word	0x40000c00
 8002188:	2000062c 	.word	0x2000062c

0800218c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800218c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002190:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002192:	48ae      	ldr	r0, [pc, #696]	; (800244c <TIM2_IRQHandler+0x2c0>)
 8002194:	f004 fe30 	bl	8006df8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  TIM2->CCR1=(COSA[COSNum]*COSNul+1.0)*(TIM2->ARR-1)/2.0;
 8002198:	4bad      	ldr	r3, [pc, #692]	; (8002450 <TIM2_IRQHandler+0x2c4>)
 800219a:	881b      	ldrh	r3, [r3, #0]
 800219c:	4aad      	ldr	r2, [pc, #692]	; (8002454 <TIM2_IRQHandler+0x2c8>)
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	4413      	add	r3, r2
 80021a2:	ed93 7a00 	vldr	s14, [r3]
 80021a6:	4bac      	ldr	r3, [pc, #688]	; (8002458 <TIM2_IRQHandler+0x2cc>)
 80021a8:	edd3 7a00 	vldr	s15, [r3]
 80021ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021b0:	ee17 0a90 	vmov	r0, s15
 80021b4:	f7fe f9c8 	bl	8000548 <__aeabi_f2d>
 80021b8:	f04f 0200 	mov.w	r2, #0
 80021bc:	4ba7      	ldr	r3, [pc, #668]	; (800245c <TIM2_IRQHandler+0x2d0>)
 80021be:	f7fe f865 	bl	800028c <__adddf3>
 80021c2:	4602      	mov	r2, r0
 80021c4:	460b      	mov	r3, r1
 80021c6:	4614      	mov	r4, r2
 80021c8:	461d      	mov	r5, r3
 80021ca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80021ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021d0:	3b01      	subs	r3, #1
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7fe f996 	bl	8000504 <__aeabi_ui2d>
 80021d8:	4602      	mov	r2, r0
 80021da:	460b      	mov	r3, r1
 80021dc:	4620      	mov	r0, r4
 80021de:	4629      	mov	r1, r5
 80021e0:	f7fe fa0a 	bl	80005f8 <__aeabi_dmul>
 80021e4:	4602      	mov	r2, r0
 80021e6:	460b      	mov	r3, r1
 80021e8:	4610      	mov	r0, r2
 80021ea:	4619      	mov	r1, r3
 80021ec:	f04f 0200 	mov.w	r2, #0
 80021f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80021f4:	f7fe fb2a 	bl	800084c <__aeabi_ddiv>
 80021f8:	4602      	mov	r2, r0
 80021fa:	460b      	mov	r3, r1
 80021fc:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8002200:	4610      	mov	r0, r2
 8002202:	4619      	mov	r1, r3
 8002204:	f7fe fcd0 	bl	8000ba8 <__aeabi_d2uiz>
 8002208:	4603      	mov	r3, r0
 800220a:	6363      	str	r3, [r4, #52]	; 0x34
  TIM2->CCR3=(COSB[COSNum]*COSNul+1.0)*(TIM2->ARR-1)/2.0;
 800220c:	4b90      	ldr	r3, [pc, #576]	; (8002450 <TIM2_IRQHandler+0x2c4>)
 800220e:	881b      	ldrh	r3, [r3, #0]
 8002210:	4a93      	ldr	r2, [pc, #588]	; (8002460 <TIM2_IRQHandler+0x2d4>)
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	4413      	add	r3, r2
 8002216:	ed93 7a00 	vldr	s14, [r3]
 800221a:	4b8f      	ldr	r3, [pc, #572]	; (8002458 <TIM2_IRQHandler+0x2cc>)
 800221c:	edd3 7a00 	vldr	s15, [r3]
 8002220:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002224:	ee17 0a90 	vmov	r0, s15
 8002228:	f7fe f98e 	bl	8000548 <__aeabi_f2d>
 800222c:	f04f 0200 	mov.w	r2, #0
 8002230:	4b8a      	ldr	r3, [pc, #552]	; (800245c <TIM2_IRQHandler+0x2d0>)
 8002232:	f7fe f82b 	bl	800028c <__adddf3>
 8002236:	4602      	mov	r2, r0
 8002238:	460b      	mov	r3, r1
 800223a:	4614      	mov	r4, r2
 800223c:	461d      	mov	r5, r3
 800223e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002244:	3b01      	subs	r3, #1
 8002246:	4618      	mov	r0, r3
 8002248:	f7fe f95c 	bl	8000504 <__aeabi_ui2d>
 800224c:	4602      	mov	r2, r0
 800224e:	460b      	mov	r3, r1
 8002250:	4620      	mov	r0, r4
 8002252:	4629      	mov	r1, r5
 8002254:	f7fe f9d0 	bl	80005f8 <__aeabi_dmul>
 8002258:	4602      	mov	r2, r0
 800225a:	460b      	mov	r3, r1
 800225c:	4610      	mov	r0, r2
 800225e:	4619      	mov	r1, r3
 8002260:	f04f 0200 	mov.w	r2, #0
 8002264:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002268:	f7fe faf0 	bl	800084c <__aeabi_ddiv>
 800226c:	4602      	mov	r2, r0
 800226e:	460b      	mov	r3, r1
 8002270:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8002274:	4610      	mov	r0, r2
 8002276:	4619      	mov	r1, r3
 8002278:	f7fe fc96 	bl	8000ba8 <__aeabi_d2uiz>
 800227c:	4603      	mov	r3, r0
 800227e:	63e3      	str	r3, [r4, #60]	; 0x3c
  TIM2->CCR4=(COSC[COSNum]*COSNul+1.0)*(TIM2->ARR-1)/2.0;
 8002280:	4b73      	ldr	r3, [pc, #460]	; (8002450 <TIM2_IRQHandler+0x2c4>)
 8002282:	881b      	ldrh	r3, [r3, #0]
 8002284:	4a77      	ldr	r2, [pc, #476]	; (8002464 <TIM2_IRQHandler+0x2d8>)
 8002286:	009b      	lsls	r3, r3, #2
 8002288:	4413      	add	r3, r2
 800228a:	ed93 7a00 	vldr	s14, [r3]
 800228e:	4b72      	ldr	r3, [pc, #456]	; (8002458 <TIM2_IRQHandler+0x2cc>)
 8002290:	edd3 7a00 	vldr	s15, [r3]
 8002294:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002298:	ee17 0a90 	vmov	r0, s15
 800229c:	f7fe f954 	bl	8000548 <__aeabi_f2d>
 80022a0:	f04f 0200 	mov.w	r2, #0
 80022a4:	4b6d      	ldr	r3, [pc, #436]	; (800245c <TIM2_IRQHandler+0x2d0>)
 80022a6:	f7fd fff1 	bl	800028c <__adddf3>
 80022aa:	4602      	mov	r2, r0
 80022ac:	460b      	mov	r3, r1
 80022ae:	4614      	mov	r4, r2
 80022b0:	461d      	mov	r5, r3
 80022b2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80022b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022b8:	3b01      	subs	r3, #1
 80022ba:	4618      	mov	r0, r3
 80022bc:	f7fe f922 	bl	8000504 <__aeabi_ui2d>
 80022c0:	4602      	mov	r2, r0
 80022c2:	460b      	mov	r3, r1
 80022c4:	4620      	mov	r0, r4
 80022c6:	4629      	mov	r1, r5
 80022c8:	f7fe f996 	bl	80005f8 <__aeabi_dmul>
 80022cc:	4602      	mov	r2, r0
 80022ce:	460b      	mov	r3, r1
 80022d0:	4610      	mov	r0, r2
 80022d2:	4619      	mov	r1, r3
 80022d4:	f04f 0200 	mov.w	r2, #0
 80022d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80022dc:	f7fe fab6 	bl	800084c <__aeabi_ddiv>
 80022e0:	4602      	mov	r2, r0
 80022e2:	460b      	mov	r3, r1
 80022e4:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 80022e8:	4610      	mov	r0, r2
 80022ea:	4619      	mov	r1, r3
 80022ec:	f7fe fc5c 	bl	8000ba8 <__aeabi_d2uiz>
 80022f0:	4603      	mov	r3, r0
 80022f2:	6423      	str	r3, [r4, #64]	; 0x40
  COSNum++;
 80022f4:	4b56      	ldr	r3, [pc, #344]	; (8002450 <TIM2_IRQHandler+0x2c4>)
 80022f6:	881b      	ldrh	r3, [r3, #0]
 80022f8:	3301      	adds	r3, #1
 80022fa:	b29a      	uxth	r2, r3
 80022fc:	4b54      	ldr	r3, [pc, #336]	; (8002450 <TIM2_IRQHandler+0x2c4>)
 80022fe:	801a      	strh	r2, [r3, #0]
  if (COSNum==600)
 8002300:	4b53      	ldr	r3, [pc, #332]	; (8002450 <TIM2_IRQHandler+0x2c4>)
 8002302:	881b      	ldrh	r3, [r3, #0]
 8002304:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8002308:	d102      	bne.n	8002310 <TIM2_IRQHandler+0x184>
  {
  	COSNum=0;
 800230a:	4b51      	ldr	r3, [pc, #324]	; (8002450 <TIM2_IRQHandler+0x2c4>)
 800230c:	2200      	movs	r2, #0
 800230e:	801a      	strh	r2, [r3, #0]
	}
  if((TIM5->CNT)-A_tick>(((A_tick-Ala_tick)/8.0)-PHASE[0])&&ADCflag==1)
 8002310:	4b55      	ldr	r3, [pc, #340]	; (8002468 <TIM2_IRQHandler+0x2dc>)
 8002312:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002314:	4b55      	ldr	r3, [pc, #340]	; (800246c <TIM2_IRQHandler+0x2e0>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	4618      	mov	r0, r3
 800231c:	f7fe f8f2 	bl	8000504 <__aeabi_ui2d>
 8002320:	4604      	mov	r4, r0
 8002322:	460d      	mov	r5, r1
 8002324:	4b51      	ldr	r3, [pc, #324]	; (800246c <TIM2_IRQHandler+0x2e0>)
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	4b51      	ldr	r3, [pc, #324]	; (8002470 <TIM2_IRQHandler+0x2e4>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	4618      	mov	r0, r3
 8002330:	f7fe f8e8 	bl	8000504 <__aeabi_ui2d>
 8002334:	f04f 0200 	mov.w	r2, #0
 8002338:	4b4e      	ldr	r3, [pc, #312]	; (8002474 <TIM2_IRQHandler+0x2e8>)
 800233a:	f7fe fa87 	bl	800084c <__aeabi_ddiv>
 800233e:	4602      	mov	r2, r0
 8002340:	460b      	mov	r3, r1
 8002342:	4690      	mov	r8, r2
 8002344:	4699      	mov	r9, r3
 8002346:	4b4c      	ldr	r3, [pc, #304]	; (8002478 <TIM2_IRQHandler+0x2ec>)
 8002348:	f9b3 3000 	ldrsh.w	r3, [r3]
 800234c:	4618      	mov	r0, r3
 800234e:	f7fe f8e9 	bl	8000524 <__aeabi_i2d>
 8002352:	4602      	mov	r2, r0
 8002354:	460b      	mov	r3, r1
 8002356:	4640      	mov	r0, r8
 8002358:	4649      	mov	r1, r9
 800235a:	f7fd ff95 	bl	8000288 <__aeabi_dsub>
 800235e:	4602      	mov	r2, r0
 8002360:	460b      	mov	r3, r1
 8002362:	4620      	mov	r0, r4
 8002364:	4629      	mov	r1, r5
 8002366:	f7fe fbd7 	bl	8000b18 <__aeabi_dcmpgt>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	d019      	beq.n	80023a4 <TIM2_IRQHandler+0x218>
 8002370:	4b42      	ldr	r3, [pc, #264]	; (800247c <TIM2_IRQHandler+0x2f0>)
 8002372:	f993 3000 	ldrsb.w	r3, [r3]
 8002376:	2b01      	cmp	r3, #1
 8002378:	d114      	bne.n	80023a4 <TIM2_IRQHandler+0x218>
  {
		memcpy(ADC3_Value_mem1,ADC3_Value,16);
 800237a:	4b41      	ldr	r3, [pc, #260]	; (8002480 <TIM2_IRQHandler+0x2f4>)
 800237c:	4a41      	ldr	r2, [pc, #260]	; (8002484 <TIM2_IRQHandler+0x2f8>)
 800237e:	6814      	ldr	r4, [r2, #0]
 8002380:	6850      	ldr	r0, [r2, #4]
 8002382:	6891      	ldr	r1, [r2, #8]
 8002384:	68d2      	ldr	r2, [r2, #12]
 8002386:	601c      	str	r4, [r3, #0]
 8002388:	6058      	str	r0, [r3, #4]
 800238a:	6099      	str	r1, [r3, #8]
 800238c:	60da      	str	r2, [r3, #12]
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 800238e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002392:	483d      	ldr	r0, [pc, #244]	; (8002488 <TIM2_IRQHandler+0x2fc>)
 8002394:	f002 fd65 	bl	8004e62 <HAL_GPIO_TogglePin>
		COSNum=0;
 8002398:	4b2d      	ldr	r3, [pc, #180]	; (8002450 <TIM2_IRQHandler+0x2c4>)
 800239a:	2200      	movs	r2, #0
 800239c:	801a      	strh	r2, [r3, #0]
		ADCflag=2;
 800239e:	4b37      	ldr	r3, [pc, #220]	; (800247c <TIM2_IRQHandler+0x2f0>)
 80023a0:	2202      	movs	r2, #2
 80023a2:	701a      	strb	r2, [r3, #0]
  }
  if((TIM5->CNT)-A_tick>((A_tick-Ala_tick)*5.0/8.0-PHASE[0])&&ADCflag==2)
 80023a4:	4b30      	ldr	r3, [pc, #192]	; (8002468 <TIM2_IRQHandler+0x2dc>)
 80023a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023a8:	4b30      	ldr	r3, [pc, #192]	; (800246c <TIM2_IRQHandler+0x2e0>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7fe f8a8 	bl	8000504 <__aeabi_ui2d>
 80023b4:	4604      	mov	r4, r0
 80023b6:	460d      	mov	r5, r1
 80023b8:	4b2c      	ldr	r3, [pc, #176]	; (800246c <TIM2_IRQHandler+0x2e0>)
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	4b2c      	ldr	r3, [pc, #176]	; (8002470 <TIM2_IRQHandler+0x2e4>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	4618      	mov	r0, r3
 80023c4:	f7fe f89e 	bl	8000504 <__aeabi_ui2d>
 80023c8:	f04f 0200 	mov.w	r2, #0
 80023cc:	4b2f      	ldr	r3, [pc, #188]	; (800248c <TIM2_IRQHandler+0x300>)
 80023ce:	f7fe f913 	bl	80005f8 <__aeabi_dmul>
 80023d2:	4602      	mov	r2, r0
 80023d4:	460b      	mov	r3, r1
 80023d6:	4610      	mov	r0, r2
 80023d8:	4619      	mov	r1, r3
 80023da:	f04f 0200 	mov.w	r2, #0
 80023de:	4b25      	ldr	r3, [pc, #148]	; (8002474 <TIM2_IRQHandler+0x2e8>)
 80023e0:	f7fe fa34 	bl	800084c <__aeabi_ddiv>
 80023e4:	4602      	mov	r2, r0
 80023e6:	460b      	mov	r3, r1
 80023e8:	4690      	mov	r8, r2
 80023ea:	4699      	mov	r9, r3
 80023ec:	4b22      	ldr	r3, [pc, #136]	; (8002478 <TIM2_IRQHandler+0x2ec>)
 80023ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023f2:	4618      	mov	r0, r3
 80023f4:	f7fe f896 	bl	8000524 <__aeabi_i2d>
 80023f8:	4602      	mov	r2, r0
 80023fa:	460b      	mov	r3, r1
 80023fc:	4640      	mov	r0, r8
 80023fe:	4649      	mov	r1, r9
 8002400:	f7fd ff42 	bl	8000288 <__aeabi_dsub>
 8002404:	4602      	mov	r2, r0
 8002406:	460b      	mov	r3, r1
 8002408:	4620      	mov	r0, r4
 800240a:	4629      	mov	r1, r5
 800240c:	f7fe fb84 	bl	8000b18 <__aeabi_dcmpgt>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d100      	bne.n	8002418 <TIM2_IRQHandler+0x28c>
		memcpy(ADC3_Value_mem2,ADC3_Value,16);
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
  	ADCflag=0;
  }
  /* USER CODE END TIM2_IRQn 1 */
}
 8002416:	e016      	b.n	8002446 <TIM2_IRQHandler+0x2ba>
  if((TIM5->CNT)-A_tick>((A_tick-Ala_tick)*5.0/8.0-PHASE[0])&&ADCflag==2)
 8002418:	4b18      	ldr	r3, [pc, #96]	; (800247c <TIM2_IRQHandler+0x2f0>)
 800241a:	f993 3000 	ldrsb.w	r3, [r3]
 800241e:	2b02      	cmp	r3, #2
 8002420:	d111      	bne.n	8002446 <TIM2_IRQHandler+0x2ba>
		memcpy(ADC3_Value_mem2,ADC3_Value,16);
 8002422:	4b1b      	ldr	r3, [pc, #108]	; (8002490 <TIM2_IRQHandler+0x304>)
 8002424:	4a17      	ldr	r2, [pc, #92]	; (8002484 <TIM2_IRQHandler+0x2f8>)
 8002426:	6814      	ldr	r4, [r2, #0]
 8002428:	6850      	ldr	r0, [r2, #4]
 800242a:	6891      	ldr	r1, [r2, #8]
 800242c:	68d2      	ldr	r2, [r2, #12]
 800242e:	601c      	str	r4, [r3, #0]
 8002430:	6058      	str	r0, [r3, #4]
 8002432:	6099      	str	r1, [r3, #8]
 8002434:	60da      	str	r2, [r3, #12]
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8002436:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800243a:	4813      	ldr	r0, [pc, #76]	; (8002488 <TIM2_IRQHandler+0x2fc>)
 800243c:	f002 fd11 	bl	8004e62 <HAL_GPIO_TogglePin>
  	ADCflag=0;
 8002440:	4b0e      	ldr	r3, [pc, #56]	; (800247c <TIM2_IRQHandler+0x2f0>)
 8002442:	2200      	movs	r2, #0
 8002444:	701a      	strb	r2, [r3, #0]
}
 8002446:	bf00      	nop
 8002448:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800244c:	20000564 	.word	0x20000564
 8002450:	2000020a 	.word	0x2000020a
 8002454:	0800d17c 	.word	0x0800d17c
 8002458:	2000020c 	.word	0x2000020c
 800245c:	3ff00000 	.word	0x3ff00000
 8002460:	0800c81c 	.word	0x0800c81c
 8002464:	0800dadc 	.word	0x0800dadc
 8002468:	40000c00 	.word	0x40000c00
 800246c:	20000624 	.word	0x20000624
 8002470:	20000618 	.word	0x20000618
 8002474:	40200000 	.word	0x40200000
 8002478:	200002c0 	.word	0x200002c0
 800247c:	20000208 	.word	0x20000208
 8002480:	20000630 	.word	0x20000630
 8002484:	20000234 	.word	0x20000234
 8002488:	40021800 	.word	0x40021800
 800248c:	40140000 	.word	0x40140000
 8002490:	200005f8 	.word	0x200005f8
 8002494:	00000000 	.word	0x00000000

08002498 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002498:	b5b0      	push	{r4, r5, r7, lr}
 800249a:	b088      	sub	sp, #32
 800249c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800249e:	489e      	ldr	r0, [pc, #632]	; (8002718 <TIM3_IRQHandler+0x280>)
 80024a0:	f004 fcaa 	bl	8006df8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  		BT_VReal=0.0;
 80024a4:	4b9d      	ldr	r3, [pc, #628]	; (800271c <TIM3_IRQHandler+0x284>)
 80024a6:	f04f 0200 	mov.w	r2, #0
 80024aa:	601a      	str	r2, [r3, #0]
  		BT_CReal=0.0;
 80024ac:	4b9c      	ldr	r3, [pc, #624]	; (8002720 <TIM3_IRQHandler+0x288>)
 80024ae:	f04f 0200 	mov.w	r2, #0
 80024b2:	601a      	str	r2, [r3, #0]
  		DC_VReal=0.0;
 80024b4:	4b9b      	ldr	r3, [pc, #620]	; (8002724 <TIM3_IRQHandler+0x28c>)
 80024b6:	f04f 0200 	mov.w	r2, #0
 80024ba:	601a      	str	r2, [r3, #0]
  		for(int i = 0; i < 4;i++)
 80024bc:	2300      	movs	r3, #0
 80024be:	61fb      	str	r3, [r7, #28]
 80024c0:	e03f      	b.n	8002542 <TIM3_IRQHandler+0xaa>
			{
  			BT_VReal += ADC1_Value[i]/4095.0*3.3/4.0*14.67;
 80024c2:	4b96      	ldr	r3, [pc, #600]	; (800271c <TIM3_IRQHandler+0x284>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7fe f83e 	bl	8000548 <__aeabi_f2d>
 80024cc:	4604      	mov	r4, r0
 80024ce:	460d      	mov	r5, r1
 80024d0:	4a95      	ldr	r2, [pc, #596]	; (8002728 <TIM3_IRQHandler+0x290>)
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80024d8:	4618      	mov	r0, r3
 80024da:	f7fe f823 	bl	8000524 <__aeabi_i2d>
 80024de:	a386      	add	r3, pc, #536	; (adr r3, 80026f8 <TIM3_IRQHandler+0x260>)
 80024e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024e4:	f7fe f9b2 	bl	800084c <__aeabi_ddiv>
 80024e8:	4602      	mov	r2, r0
 80024ea:	460b      	mov	r3, r1
 80024ec:	4610      	mov	r0, r2
 80024ee:	4619      	mov	r1, r3
 80024f0:	a383      	add	r3, pc, #524	; (adr r3, 8002700 <TIM3_IRQHandler+0x268>)
 80024f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024f6:	f7fe f87f 	bl	80005f8 <__aeabi_dmul>
 80024fa:	4602      	mov	r2, r0
 80024fc:	460b      	mov	r3, r1
 80024fe:	4610      	mov	r0, r2
 8002500:	4619      	mov	r1, r3
 8002502:	f04f 0200 	mov.w	r2, #0
 8002506:	4b89      	ldr	r3, [pc, #548]	; (800272c <TIM3_IRQHandler+0x294>)
 8002508:	f7fe f9a0 	bl	800084c <__aeabi_ddiv>
 800250c:	4602      	mov	r2, r0
 800250e:	460b      	mov	r3, r1
 8002510:	4610      	mov	r0, r2
 8002512:	4619      	mov	r1, r3
 8002514:	a37c      	add	r3, pc, #496	; (adr r3, 8002708 <TIM3_IRQHandler+0x270>)
 8002516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800251a:	f7fe f86d 	bl	80005f8 <__aeabi_dmul>
 800251e:	4602      	mov	r2, r0
 8002520:	460b      	mov	r3, r1
 8002522:	4620      	mov	r0, r4
 8002524:	4629      	mov	r1, r5
 8002526:	f7fd feb1 	bl	800028c <__adddf3>
 800252a:	4602      	mov	r2, r0
 800252c:	460b      	mov	r3, r1
 800252e:	4610      	mov	r0, r2
 8002530:	4619      	mov	r1, r3
 8002532:	f7fe fb59 	bl	8000be8 <__aeabi_d2f>
 8002536:	4603      	mov	r3, r0
 8002538:	4a78      	ldr	r2, [pc, #480]	; (800271c <TIM3_IRQHandler+0x284>)
 800253a:	6013      	str	r3, [r2, #0]
  		for(int i = 0; i < 4;i++)
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	3301      	adds	r3, #1
 8002540:	61fb      	str	r3, [r7, #28]
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	2b03      	cmp	r3, #3
 8002546:	ddbc      	ble.n	80024c2 <TIM3_IRQHandler+0x2a>
			}
  		for(int i = 4; i < 8;i++)
 8002548:	2304      	movs	r3, #4
 800254a:	61bb      	str	r3, [r7, #24]
 800254c:	e036      	b.n	80025bc <TIM3_IRQHandler+0x124>
			{
  			BT_CReal += ADC1_Value[i]/4095.0*3.3/4.0;
 800254e:	4b74      	ldr	r3, [pc, #464]	; (8002720 <TIM3_IRQHandler+0x288>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4618      	mov	r0, r3
 8002554:	f7fd fff8 	bl	8000548 <__aeabi_f2d>
 8002558:	4604      	mov	r4, r0
 800255a:	460d      	mov	r5, r1
 800255c:	4a72      	ldr	r2, [pc, #456]	; (8002728 <TIM3_IRQHandler+0x290>)
 800255e:	69bb      	ldr	r3, [r7, #24]
 8002560:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002564:	4618      	mov	r0, r3
 8002566:	f7fd ffdd 	bl	8000524 <__aeabi_i2d>
 800256a:	a363      	add	r3, pc, #396	; (adr r3, 80026f8 <TIM3_IRQHandler+0x260>)
 800256c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002570:	f7fe f96c 	bl	800084c <__aeabi_ddiv>
 8002574:	4602      	mov	r2, r0
 8002576:	460b      	mov	r3, r1
 8002578:	4610      	mov	r0, r2
 800257a:	4619      	mov	r1, r3
 800257c:	a360      	add	r3, pc, #384	; (adr r3, 8002700 <TIM3_IRQHandler+0x268>)
 800257e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002582:	f7fe f839 	bl	80005f8 <__aeabi_dmul>
 8002586:	4602      	mov	r2, r0
 8002588:	460b      	mov	r3, r1
 800258a:	4610      	mov	r0, r2
 800258c:	4619      	mov	r1, r3
 800258e:	f04f 0200 	mov.w	r2, #0
 8002592:	4b66      	ldr	r3, [pc, #408]	; (800272c <TIM3_IRQHandler+0x294>)
 8002594:	f7fe f95a 	bl	800084c <__aeabi_ddiv>
 8002598:	4602      	mov	r2, r0
 800259a:	460b      	mov	r3, r1
 800259c:	4620      	mov	r0, r4
 800259e:	4629      	mov	r1, r5
 80025a0:	f7fd fe74 	bl	800028c <__adddf3>
 80025a4:	4602      	mov	r2, r0
 80025a6:	460b      	mov	r3, r1
 80025a8:	4610      	mov	r0, r2
 80025aa:	4619      	mov	r1, r3
 80025ac:	f7fe fb1c 	bl	8000be8 <__aeabi_d2f>
 80025b0:	4603      	mov	r3, r0
 80025b2:	4a5b      	ldr	r2, [pc, #364]	; (8002720 <TIM3_IRQHandler+0x288>)
 80025b4:	6013      	str	r3, [r2, #0]
  		for(int i = 4; i < 8;i++)
 80025b6:	69bb      	ldr	r3, [r7, #24]
 80025b8:	3301      	adds	r3, #1
 80025ba:	61bb      	str	r3, [r7, #24]
 80025bc:	69bb      	ldr	r3, [r7, #24]
 80025be:	2b07      	cmp	r3, #7
 80025c0:	ddc5      	ble.n	800254e <TIM3_IRQHandler+0xb6>
			}
  		for(int i = 8; i < 12;i++)
 80025c2:	2308      	movs	r3, #8
 80025c4:	617b      	str	r3, [r7, #20]
 80025c6:	e03f      	b.n	8002648 <TIM3_IRQHandler+0x1b0>
			{
  			DC_VReal += ADC1_Value[i]/4095.0*3.3/4.0*14.67;
 80025c8:	4b56      	ldr	r3, [pc, #344]	; (8002724 <TIM3_IRQHandler+0x28c>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7fd ffbb 	bl	8000548 <__aeabi_f2d>
 80025d2:	4604      	mov	r4, r0
 80025d4:	460d      	mov	r5, r1
 80025d6:	4a54      	ldr	r2, [pc, #336]	; (8002728 <TIM3_IRQHandler+0x290>)
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80025de:	4618      	mov	r0, r3
 80025e0:	f7fd ffa0 	bl	8000524 <__aeabi_i2d>
 80025e4:	a344      	add	r3, pc, #272	; (adr r3, 80026f8 <TIM3_IRQHandler+0x260>)
 80025e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ea:	f7fe f92f 	bl	800084c <__aeabi_ddiv>
 80025ee:	4602      	mov	r2, r0
 80025f0:	460b      	mov	r3, r1
 80025f2:	4610      	mov	r0, r2
 80025f4:	4619      	mov	r1, r3
 80025f6:	a342      	add	r3, pc, #264	; (adr r3, 8002700 <TIM3_IRQHandler+0x268>)
 80025f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025fc:	f7fd fffc 	bl	80005f8 <__aeabi_dmul>
 8002600:	4602      	mov	r2, r0
 8002602:	460b      	mov	r3, r1
 8002604:	4610      	mov	r0, r2
 8002606:	4619      	mov	r1, r3
 8002608:	f04f 0200 	mov.w	r2, #0
 800260c:	4b47      	ldr	r3, [pc, #284]	; (800272c <TIM3_IRQHandler+0x294>)
 800260e:	f7fe f91d 	bl	800084c <__aeabi_ddiv>
 8002612:	4602      	mov	r2, r0
 8002614:	460b      	mov	r3, r1
 8002616:	4610      	mov	r0, r2
 8002618:	4619      	mov	r1, r3
 800261a:	a33b      	add	r3, pc, #236	; (adr r3, 8002708 <TIM3_IRQHandler+0x270>)
 800261c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002620:	f7fd ffea 	bl	80005f8 <__aeabi_dmul>
 8002624:	4602      	mov	r2, r0
 8002626:	460b      	mov	r3, r1
 8002628:	4620      	mov	r0, r4
 800262a:	4629      	mov	r1, r5
 800262c:	f7fd fe2e 	bl	800028c <__adddf3>
 8002630:	4602      	mov	r2, r0
 8002632:	460b      	mov	r3, r1
 8002634:	4610      	mov	r0, r2
 8002636:	4619      	mov	r1, r3
 8002638:	f7fe fad6 	bl	8000be8 <__aeabi_d2f>
 800263c:	4603      	mov	r3, r0
 800263e:	4a39      	ldr	r2, [pc, #228]	; (8002724 <TIM3_IRQHandler+0x28c>)
 8002640:	6013      	str	r3, [r2, #0]
  		for(int i = 8; i < 12;i++)
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	3301      	adds	r3, #1
 8002646:	617b      	str	r3, [r7, #20]
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	2b0b      	cmp	r3, #11
 800264c:	ddbc      	ble.n	80025c8 <TIM3_IRQHandler+0x130>
			}

  	PW_VReal=0.0;
 800264e:	4b38      	ldr	r3, [pc, #224]	; (8002730 <TIM3_IRQHandler+0x298>)
 8002650:	f04f 0200 	mov.w	r2, #0
 8002654:	601a      	str	r2, [r3, #0]
  	PW_CReal_1=0.0;
 8002656:	4b37      	ldr	r3, [pc, #220]	; (8002734 <TIM3_IRQHandler+0x29c>)
 8002658:	f04f 0200 	mov.w	r2, #0
 800265c:	601a      	str	r2, [r3, #0]
  	PW_CReal_2=0.0;
 800265e:	4b36      	ldr	r3, [pc, #216]	; (8002738 <TIM3_IRQHandler+0x2a0>)
 8002660:	f04f 0200 	mov.w	r2, #0
 8002664:	601a      	str	r2, [r3, #0]
    for(int i = 0; i < 8;i++)
 8002666:	2300      	movs	r3, #0
 8002668:	613b      	str	r3, [r7, #16]
 800266a:	e0d4      	b.n	8002816 <TIM3_IRQHandler+0x37e>
  	{
    	if (i%2==0) {
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	f003 0301 	and.w	r3, r3, #1
 8002672:	2b00      	cmp	r3, #0
 8002674:	d164      	bne.n	8002740 <TIM3_IRQHandler+0x2a8>
    		PW_VReal += ADC3_Value_mem1[i]/4095.0*3.3*14.66/4.0;
 8002676:	4b2e      	ldr	r3, [pc, #184]	; (8002730 <TIM3_IRQHandler+0x298>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4618      	mov	r0, r3
 800267c:	f7fd ff64 	bl	8000548 <__aeabi_f2d>
 8002680:	4604      	mov	r4, r0
 8002682:	460d      	mov	r5, r1
 8002684:	4a2d      	ldr	r2, [pc, #180]	; (800273c <TIM3_IRQHandler+0x2a4>)
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800268c:	4618      	mov	r0, r3
 800268e:	f7fd ff49 	bl	8000524 <__aeabi_i2d>
 8002692:	a319      	add	r3, pc, #100	; (adr r3, 80026f8 <TIM3_IRQHandler+0x260>)
 8002694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002698:	f7fe f8d8 	bl	800084c <__aeabi_ddiv>
 800269c:	4602      	mov	r2, r0
 800269e:	460b      	mov	r3, r1
 80026a0:	4610      	mov	r0, r2
 80026a2:	4619      	mov	r1, r3
 80026a4:	a316      	add	r3, pc, #88	; (adr r3, 8002700 <TIM3_IRQHandler+0x268>)
 80026a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026aa:	f7fd ffa5 	bl	80005f8 <__aeabi_dmul>
 80026ae:	4602      	mov	r2, r0
 80026b0:	460b      	mov	r3, r1
 80026b2:	4610      	mov	r0, r2
 80026b4:	4619      	mov	r1, r3
 80026b6:	a316      	add	r3, pc, #88	; (adr r3, 8002710 <TIM3_IRQHandler+0x278>)
 80026b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026bc:	f7fd ff9c 	bl	80005f8 <__aeabi_dmul>
 80026c0:	4602      	mov	r2, r0
 80026c2:	460b      	mov	r3, r1
 80026c4:	4610      	mov	r0, r2
 80026c6:	4619      	mov	r1, r3
 80026c8:	f04f 0200 	mov.w	r2, #0
 80026cc:	4b17      	ldr	r3, [pc, #92]	; (800272c <TIM3_IRQHandler+0x294>)
 80026ce:	f7fe f8bd 	bl	800084c <__aeabi_ddiv>
 80026d2:	4602      	mov	r2, r0
 80026d4:	460b      	mov	r3, r1
 80026d6:	4620      	mov	r0, r4
 80026d8:	4629      	mov	r1, r5
 80026da:	f7fd fdd7 	bl	800028c <__adddf3>
 80026de:	4602      	mov	r2, r0
 80026e0:	460b      	mov	r3, r1
 80026e2:	4610      	mov	r0, r2
 80026e4:	4619      	mov	r1, r3
 80026e6:	f7fe fa7f 	bl	8000be8 <__aeabi_d2f>
 80026ea:	4603      	mov	r3, r0
 80026ec:	4a10      	ldr	r2, [pc, #64]	; (8002730 <TIM3_IRQHandler+0x298>)
 80026ee:	6013      	str	r3, [r2, #0]
 80026f0:	e08e      	b.n	8002810 <TIM3_IRQHandler+0x378>
 80026f2:	bf00      	nop
 80026f4:	f3af 8000 	nop.w
 80026f8:	00000000 	.word	0x00000000
 80026fc:	40affe00 	.word	0x40affe00
 8002700:	66666666 	.word	0x66666666
 8002704:	400a6666 	.word	0x400a6666
 8002708:	3d70a3d7 	.word	0x3d70a3d7
 800270c:	402d570a 	.word	0x402d570a
 8002710:	851eb852 	.word	0x851eb852
 8002714:	402d51eb 	.word	0x402d51eb
 8002718:	20000394 	.word	0x20000394
 800271c:	200004bc 	.word	0x200004bc
 8002720:	20000560 	.word	0x20000560
 8002724:	2000021c 	.word	0x2000021c
 8002728:	200005c8 	.word	0x200005c8
 800272c:	40100000 	.word	0x40100000
 8002730:	2000055c 	.word	0x2000055c
 8002734:	200005ac 	.word	0x200005ac
 8002738:	2000042c 	.word	0x2000042c
 800273c:	20000630 	.word	0x20000630
			}
    	else
    	{
    		PW_CReal_1 += ADC3_Value_mem1[i]/4095.0*3.3/4.0;
 8002740:	4bad      	ldr	r3, [pc, #692]	; (80029f8 <TIM3_IRQHandler+0x560>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4618      	mov	r0, r3
 8002746:	f7fd feff 	bl	8000548 <__aeabi_f2d>
 800274a:	4604      	mov	r4, r0
 800274c:	460d      	mov	r5, r1
 800274e:	4aab      	ldr	r2, [pc, #684]	; (80029fc <TIM3_IRQHandler+0x564>)
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002756:	4618      	mov	r0, r3
 8002758:	f7fd fee4 	bl	8000524 <__aeabi_i2d>
 800275c:	a39e      	add	r3, pc, #632	; (adr r3, 80029d8 <TIM3_IRQHandler+0x540>)
 800275e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002762:	f7fe f873 	bl	800084c <__aeabi_ddiv>
 8002766:	4602      	mov	r2, r0
 8002768:	460b      	mov	r3, r1
 800276a:	4610      	mov	r0, r2
 800276c:	4619      	mov	r1, r3
 800276e:	a39c      	add	r3, pc, #624	; (adr r3, 80029e0 <TIM3_IRQHandler+0x548>)
 8002770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002774:	f7fd ff40 	bl	80005f8 <__aeabi_dmul>
 8002778:	4602      	mov	r2, r0
 800277a:	460b      	mov	r3, r1
 800277c:	4610      	mov	r0, r2
 800277e:	4619      	mov	r1, r3
 8002780:	f04f 0200 	mov.w	r2, #0
 8002784:	4b9e      	ldr	r3, [pc, #632]	; (8002a00 <TIM3_IRQHandler+0x568>)
 8002786:	f7fe f861 	bl	800084c <__aeabi_ddiv>
 800278a:	4602      	mov	r2, r0
 800278c:	460b      	mov	r3, r1
 800278e:	4620      	mov	r0, r4
 8002790:	4629      	mov	r1, r5
 8002792:	f7fd fd7b 	bl	800028c <__adddf3>
 8002796:	4602      	mov	r2, r0
 8002798:	460b      	mov	r3, r1
 800279a:	4610      	mov	r0, r2
 800279c:	4619      	mov	r1, r3
 800279e:	f7fe fa23 	bl	8000be8 <__aeabi_d2f>
 80027a2:	4603      	mov	r3, r0
 80027a4:	4a94      	ldr	r2, [pc, #592]	; (80029f8 <TIM3_IRQHandler+0x560>)
 80027a6:	6013      	str	r3, [r2, #0]
    		PW_CReal_2 += ADC3_Value_mem2[i]/4095.0*3.3/4.0;
 80027a8:	4b96      	ldr	r3, [pc, #600]	; (8002a04 <TIM3_IRQHandler+0x56c>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7fd fecb 	bl	8000548 <__aeabi_f2d>
 80027b2:	4604      	mov	r4, r0
 80027b4:	460d      	mov	r5, r1
 80027b6:	4a94      	ldr	r2, [pc, #592]	; (8002a08 <TIM3_IRQHandler+0x570>)
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80027be:	4618      	mov	r0, r3
 80027c0:	f7fd feb0 	bl	8000524 <__aeabi_i2d>
 80027c4:	a384      	add	r3, pc, #528	; (adr r3, 80029d8 <TIM3_IRQHandler+0x540>)
 80027c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027ca:	f7fe f83f 	bl	800084c <__aeabi_ddiv>
 80027ce:	4602      	mov	r2, r0
 80027d0:	460b      	mov	r3, r1
 80027d2:	4610      	mov	r0, r2
 80027d4:	4619      	mov	r1, r3
 80027d6:	a382      	add	r3, pc, #520	; (adr r3, 80029e0 <TIM3_IRQHandler+0x548>)
 80027d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027dc:	f7fd ff0c 	bl	80005f8 <__aeabi_dmul>
 80027e0:	4602      	mov	r2, r0
 80027e2:	460b      	mov	r3, r1
 80027e4:	4610      	mov	r0, r2
 80027e6:	4619      	mov	r1, r3
 80027e8:	f04f 0200 	mov.w	r2, #0
 80027ec:	4b84      	ldr	r3, [pc, #528]	; (8002a00 <TIM3_IRQHandler+0x568>)
 80027ee:	f7fe f82d 	bl	800084c <__aeabi_ddiv>
 80027f2:	4602      	mov	r2, r0
 80027f4:	460b      	mov	r3, r1
 80027f6:	4620      	mov	r0, r4
 80027f8:	4629      	mov	r1, r5
 80027fa:	f7fd fd47 	bl	800028c <__adddf3>
 80027fe:	4602      	mov	r2, r0
 8002800:	460b      	mov	r3, r1
 8002802:	4610      	mov	r0, r2
 8002804:	4619      	mov	r1, r3
 8002806:	f7fe f9ef 	bl	8000be8 <__aeabi_d2f>
 800280a:	4603      	mov	r3, r0
 800280c:	4a7d      	ldr	r2, [pc, #500]	; (8002a04 <TIM3_IRQHandler+0x56c>)
 800280e:	6013      	str	r3, [r2, #0]
    for(int i = 0; i < 8;i++)
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	3301      	adds	r3, #1
 8002814:	613b      	str	r3, [r7, #16]
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	2b07      	cmp	r3, #7
 800281a:	f77f af27 	ble.w	800266c <TIM3_IRQHandler+0x1d4>
    	}
  	}

		switch (Mode) {
 800281e:	4b7b      	ldr	r3, [pc, #492]	; (8002a0c <TIM3_IRQHandler+0x574>)
 8002820:	781b      	ldrb	r3, [r3, #0]
 8002822:	2b03      	cmp	r3, #3
 8002824:	f200 838d 	bhi.w	8002f42 <TIM3_IRQHandler+0xaaa>
 8002828:	a201      	add	r2, pc, #4	; (adr r2, 8002830 <TIM3_IRQHandler+0x398>)
 800282a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800282e:	bf00      	nop
 8002830:	08002841 	.word	0x08002841
 8002834:	080028c1 	.word	0x080028c1
 8002838:	08002aeb 	.word	0x08002aeb
 800283c:	08002c67 	.word	0x08002c67
			case 0:
			{
				if((A_tick-B_tick)>3300)
 8002840:	4b73      	ldr	r3, [pc, #460]	; (8002a10 <TIM3_IRQHandler+0x578>)
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	4b73      	ldr	r3, [pc, #460]	; (8002a14 <TIM3_IRQHandler+0x57c>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	f640 42e4 	movw	r2, #3300	; 0xce4
 800284e:	4293      	cmp	r3, r2
 8002850:	d902      	bls.n	8002858 <TIM3_IRQHandler+0x3c0>
				{
					PHASE_Order=0;
 8002852:	4b71      	ldr	r3, [pc, #452]	; (8002a18 <TIM3_IRQHandler+0x580>)
 8002854:	2200      	movs	r2, #0
 8002856:	801a      	strh	r2, [r3, #0]
				}
				if((A_tick-B_tick)<-3300)
 8002858:	4b6d      	ldr	r3, [pc, #436]	; (8002a10 <TIM3_IRQHandler+0x578>)
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	4b6d      	ldr	r3, [pc, #436]	; (8002a14 <TIM3_IRQHandler+0x57c>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	4a6e      	ldr	r2, [pc, #440]	; (8002a1c <TIM3_IRQHandler+0x584>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d802      	bhi.n	800286e <TIM3_IRQHandler+0x3d6>
				{
					PHASE_Order=1;
 8002868:	4b6b      	ldr	r3, [pc, #428]	; (8002a18 <TIM3_IRQHandler+0x580>)
 800286a:	2201      	movs	r2, #1
 800286c:	801a      	strh	r2, [r3, #0]
				}

				COSNul+=0.01;
 800286e:	4b6c      	ldr	r3, [pc, #432]	; (8002a20 <TIM3_IRQHandler+0x588>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4618      	mov	r0, r3
 8002874:	f7fd fe68 	bl	8000548 <__aeabi_f2d>
 8002878:	a35b      	add	r3, pc, #364	; (adr r3, 80029e8 <TIM3_IRQHandler+0x550>)
 800287a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800287e:	f7fd fd05 	bl	800028c <__adddf3>
 8002882:	4602      	mov	r2, r0
 8002884:	460b      	mov	r3, r1
 8002886:	4610      	mov	r0, r2
 8002888:	4619      	mov	r1, r3
 800288a:	f7fe f9ad 	bl	8000be8 <__aeabi_d2f>
 800288e:	4603      	mov	r3, r0
 8002890:	4a63      	ldr	r2, [pc, #396]	; (8002a20 <TIM3_IRQHandler+0x588>)
 8002892:	6013      	str	r3, [r2, #0]
				if(COSNul>=0.99)
 8002894:	4b62      	ldr	r3, [pc, #392]	; (8002a20 <TIM3_IRQHandler+0x588>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4618      	mov	r0, r3
 800289a:	f7fd fe55 	bl	8000548 <__aeabi_f2d>
 800289e:	a354      	add	r3, pc, #336	; (adr r3, 80029f0 <TIM3_IRQHandler+0x558>)
 80028a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028a4:	f7fe f92e 	bl	8000b04 <__aeabi_dcmpge>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d100      	bne.n	80028b0 <TIM3_IRQHandler+0x418>
				{
					COSNul=1;
					Mode=1;
				}
				break;
 80028ae:	e349      	b.n	8002f44 <TIM3_IRQHandler+0xaac>
					COSNul=1;
 80028b0:	4b5b      	ldr	r3, [pc, #364]	; (8002a20 <TIM3_IRQHandler+0x588>)
 80028b2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80028b6:	601a      	str	r2, [r3, #0]
					Mode=1;
 80028b8:	4b54      	ldr	r3, [pc, #336]	; (8002a0c <TIM3_IRQHandler+0x574>)
 80028ba:	2201      	movs	r2, #1
 80028bc:	701a      	strb	r2, [r3, #0]
				break;
 80028be:	e341      	b.n	8002f44 <TIM3_IRQHandler+0xaac>
			}
			case 1:
			{
    		DCpid_error = PW_VReal - DC_VReal;
 80028c0:	4b58      	ldr	r3, [pc, #352]	; (8002a24 <TIM3_IRQHandler+0x58c>)
 80028c2:	ed93 7a00 	vldr	s14, [r3]
 80028c6:	4b58      	ldr	r3, [pc, #352]	; (8002a28 <TIM3_IRQHandler+0x590>)
 80028c8:	edd3 7a00 	vldr	s15, [r3]
 80028cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028d0:	ee17 0a90 	vmov	r0, s15
 80028d4:	f7fd fe38 	bl	8000548 <__aeabi_f2d>
 80028d8:	4602      	mov	r2, r0
 80028da:	460b      	mov	r3, r1
 80028dc:	4953      	ldr	r1, [pc, #332]	; (8002a2c <TIM3_IRQHandler+0x594>)
 80028de:	e9c1 2300 	strd	r2, r3, [r1]
    		PWM -= arm_pid_f32(&DCPID, DCpid_error);
 80028e2:	4b52      	ldr	r3, [pc, #328]	; (8002a2c <TIM3_IRQHandler+0x594>)
 80028e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028e8:	4610      	mov	r0, r2
 80028ea:	4619      	mov	r1, r3
 80028ec:	f7fe f97c 	bl	8000be8 <__aeabi_d2f>
 80028f0:	4603      	mov	r3, r0
 80028f2:	4a4f      	ldr	r2, [pc, #316]	; (8002a30 <TIM3_IRQHandler+0x598>)
 80028f4:	60fa      	str	r2, [r7, #12]
 80028f6:	60bb      	str	r3, [r7, #8]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	ed93 7a00 	vldr	s14, [r3]
 80028fe:	edd7 7a02 	vldr	s15, [r7, #8]
 8002902:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	edd3 6a01 	vldr	s13, [r3, #4]
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002912:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8002916:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	edd3 6a02 	vldr	s13, [r3, #8]
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	edd3 7a04 	vldr	s15, [r3, #16]
 8002926:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800292a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8002934:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002938:	edc7 7a01 	vstr	s15, [r7, #4]

    //
    if(out>100)
 800293c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002940:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002a34 <TIM3_IRQHandler+0x59c>
 8002944:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002948:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800294c:	dd02      	ble.n	8002954 <TIM3_IRQHandler+0x4bc>
    {
    	out=100;
 800294e:	4b3a      	ldr	r3, [pc, #232]	; (8002a38 <TIM3_IRQHandler+0x5a0>)
 8002950:	607b      	str	r3, [r7, #4]
 8002952:	e00a      	b.n	800296a <TIM3_IRQHandler+0x4d2>
    }
    else if(out<-100)
 8002954:	edd7 7a01 	vldr	s15, [r7, #4]
 8002958:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8002a3c <TIM3_IRQHandler+0x5a4>
 800295c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002960:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002964:	d501      	bpl.n	800296a <TIM3_IRQHandler+0x4d2>
    {
    	out=-100;
 8002966:	4b36      	ldr	r3, [pc, #216]	; (8002a40 <TIM3_IRQHandler+0x5a8>)
 8002968:	607b      	str	r3, [r7, #4]
    }

    /* Update state */
    S->state[1] = S->state[0];
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	68da      	ldr	r2, [r3, #12]
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	68ba      	ldr	r2, [r7, #8]
 8002976:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	687a      	ldr	r2, [r7, #4]
 800297c:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 800297e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002982:	4b30      	ldr	r3, [pc, #192]	; (8002a44 <TIM3_IRQHandler+0x5ac>)
 8002984:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002988:	ee07 3a10 	vmov	s14, r3
 800298c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002990:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002994:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002998:	ee17 3a90 	vmov	r3, s15
 800299c:	b21a      	sxth	r2, r3
 800299e:	4b29      	ldr	r3, [pc, #164]	; (8002a44 <TIM3_IRQHandler+0x5ac>)
 80029a0:	801a      	strh	r2, [r3, #0]
    		if(PWM>((TIM2->ARR-1)))
 80029a2:	4b28      	ldr	r3, [pc, #160]	; (8002a44 <TIM3_IRQHandler+0x5ac>)
 80029a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029a8:	461a      	mov	r2, r3
 80029aa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80029ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029b0:	3b01      	subs	r3, #1
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d948      	bls.n	8002a48 <TIM3_IRQHandler+0x5b0>
    		{
    			PWM=(TIM2->ARR-1);
 80029b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80029ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029bc:	b29b      	uxth	r3, r3
 80029be:	3b01      	subs	r3, #1
 80029c0:	b29b      	uxth	r3, r3
 80029c2:	b21a      	sxth	r2, r3
 80029c4:	4b1f      	ldr	r3, [pc, #124]	; (8002a44 <TIM3_IRQHandler+0x5ac>)
 80029c6:	801a      	strh	r2, [r3, #0]
    			TIM2->CCR2 = (TIM2->ARR-1);
 80029c8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80029cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80029d2:	3b01      	subs	r3, #1
 80029d4:	6393      	str	r3, [r2, #56]	; 0x38
    		}
    		else
    		{
    			TIM2->CCR2 = PWM;
    		}
    		break;
 80029d6:	e2b5      	b.n	8002f44 <TIM3_IRQHandler+0xaac>
 80029d8:	00000000 	.word	0x00000000
 80029dc:	40affe00 	.word	0x40affe00
 80029e0:	66666666 	.word	0x66666666
 80029e4:	400a6666 	.word	0x400a6666
 80029e8:	47ae147b 	.word	0x47ae147b
 80029ec:	3f847ae1 	.word	0x3f847ae1
 80029f0:	7ae147ae 	.word	0x7ae147ae
 80029f4:	3fefae14 	.word	0x3fefae14
 80029f8:	200005ac 	.word	0x200005ac
 80029fc:	20000630 	.word	0x20000630
 8002a00:	40100000 	.word	0x40100000
 8002a04:	2000042c 	.word	0x2000042c
 8002a08:	200005f8 	.word	0x200005f8
 8002a0c:	20000204 	.word	0x20000204
 8002a10:	20000624 	.word	0x20000624
 8002a14:	2000062c 	.word	0x2000062c
 8002a18:	20000206 	.word	0x20000206
 8002a1c:	fffff31b 	.word	0xfffff31b
 8002a20:	2000020c 	.word	0x2000020c
 8002a24:	2000055c 	.word	0x2000055c
 8002a28:	2000021c 	.word	0x2000021c
 8002a2c:	20000610 	.word	0x20000610
 8002a30:	20000244 	.word	0x20000244
 8002a34:	42c80000 	.word	0x42c80000
 8002a38:	42c80000 	.word	0x42c80000
 8002a3c:	c2c80000 	.word	0xc2c80000
 8002a40:	c2c80000 	.word	0xc2c80000
 8002a44:	20000000 	.word	0x20000000
    		else if(PWM<(TIM2->ARR-1)*0.1)
 8002a48:	4b7b      	ldr	r3, [pc, #492]	; (8002c38 <TIM3_IRQHandler+0x7a0>)
 8002a4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7fd fd68 	bl	8000524 <__aeabi_i2d>
 8002a54:	4604      	mov	r4, r0
 8002a56:	460d      	mov	r5, r1
 8002a58:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a5e:	3b01      	subs	r3, #1
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7fd fd4f 	bl	8000504 <__aeabi_ui2d>
 8002a66:	a370      	add	r3, pc, #448	; (adr r3, 8002c28 <TIM3_IRQHandler+0x790>)
 8002a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a6c:	f7fd fdc4 	bl	80005f8 <__aeabi_dmul>
 8002a70:	4602      	mov	r2, r0
 8002a72:	460b      	mov	r3, r1
 8002a74:	4620      	mov	r0, r4
 8002a76:	4629      	mov	r1, r5
 8002a78:	f7fe f830 	bl	8000adc <__aeabi_dcmplt>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d02c      	beq.n	8002adc <TIM3_IRQHandler+0x644>
    			PWM=(TIM2->ARR-1)*0.1;
 8002a82:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a88:	3b01      	subs	r3, #1
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7fd fd3a 	bl	8000504 <__aeabi_ui2d>
 8002a90:	a365      	add	r3, pc, #404	; (adr r3, 8002c28 <TIM3_IRQHandler+0x790>)
 8002a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a96:	f7fd fdaf 	bl	80005f8 <__aeabi_dmul>
 8002a9a:	4602      	mov	r2, r0
 8002a9c:	460b      	mov	r3, r1
 8002a9e:	4610      	mov	r0, r2
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	f7fe f859 	bl	8000b58 <__aeabi_d2iz>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	b21a      	sxth	r2, r3
 8002aaa:	4b63      	ldr	r3, [pc, #396]	; (8002c38 <TIM3_IRQHandler+0x7a0>)
 8002aac:	801a      	strh	r2, [r3, #0]
    			TIM2->CCR2 = (TIM2->ARR-1)*0.1;
 8002aae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ab4:	3b01      	subs	r3, #1
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f7fd fd24 	bl	8000504 <__aeabi_ui2d>
 8002abc:	a35a      	add	r3, pc, #360	; (adr r3, 8002c28 <TIM3_IRQHandler+0x790>)
 8002abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ac2:	f7fd fd99 	bl	80005f8 <__aeabi_dmul>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	460b      	mov	r3, r1
 8002aca:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8002ace:	4610      	mov	r0, r2
 8002ad0:	4619      	mov	r1, r3
 8002ad2:	f7fe f869 	bl	8000ba8 <__aeabi_d2uiz>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	63a3      	str	r3, [r4, #56]	; 0x38
    		break;
 8002ada:	e233      	b.n	8002f44 <TIM3_IRQHandler+0xaac>
    			TIM2->CCR2 = PWM;
 8002adc:	4b56      	ldr	r3, [pc, #344]	; (8002c38 <TIM3_IRQHandler+0x7a0>)
 8002ade:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002ae2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002ae6:	639a      	str	r2, [r3, #56]	; 0x38
    		break;
 8002ae8:	e22c      	b.n	8002f44 <TIM3_IRQHandler+0xaac>
			}
			case 2:
			{
				if((HAL_GetTick()-Mppt_tick)>100)
 8002aea:	f001 f8b3 	bl	8003c54 <HAL_GetTick>
 8002aee:	4602      	mov	r2, r0
 8002af0:	4b52      	ldr	r3, [pc, #328]	; (8002c3c <TIM3_IRQHandler+0x7a4>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	2b64      	cmp	r3, #100	; 0x64
 8002af8:	f240 80b5 	bls.w	8002c66 <TIM3_IRQHandler+0x7ce>
				{
					BT_PReal_La=BT_PReal;
 8002afc:	4b50      	ldr	r3, [pc, #320]	; (8002c40 <TIM3_IRQHandler+0x7a8>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a50      	ldr	r2, [pc, #320]	; (8002c44 <TIM3_IRQHandler+0x7ac>)
 8002b02:	6013      	str	r3, [r2, #0]
					BT_PReal=BT_VReal*BT_CReal;
 8002b04:	4b50      	ldr	r3, [pc, #320]	; (8002c48 <TIM3_IRQHandler+0x7b0>)
 8002b06:	ed93 7a00 	vldr	s14, [r3]
 8002b0a:	4b50      	ldr	r3, [pc, #320]	; (8002c4c <TIM3_IRQHandler+0x7b4>)
 8002b0c:	edd3 7a00 	vldr	s15, [r3]
 8002b10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b14:	4b4a      	ldr	r3, [pc, #296]	; (8002c40 <TIM3_IRQHandler+0x7a8>)
 8002b16:	edc3 7a00 	vstr	s15, [r3]
					if(BT_PReal_La!=BT_PReal)
 8002b1a:	4b4a      	ldr	r3, [pc, #296]	; (8002c44 <TIM3_IRQHandler+0x7ac>)
 8002b1c:	ed93 7a00 	vldr	s14, [r3]
 8002b20:	4b47      	ldr	r3, [pc, #284]	; (8002c40 <TIM3_IRQHandler+0x7a8>)
 8002b22:	edd3 7a00 	vldr	s15, [r3]
 8002b26:	eeb4 7a67 	vcmp.f32	s14, s15
 8002b2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b2e:	f000 8095 	beq.w	8002c5c <TIM3_IRQHandler+0x7c4>
					{
						if(BT_PReal>BT_PReal_La)
 8002b32:	4b43      	ldr	r3, [pc, #268]	; (8002c40 <TIM3_IRQHandler+0x7a8>)
 8002b34:	ed93 7a00 	vldr	s14, [r3]
 8002b38:	4b42      	ldr	r3, [pc, #264]	; (8002c44 <TIM3_IRQHandler+0x7ac>)
 8002b3a:	edd3 7a00 	vldr	s15, [r3]
 8002b3e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b46:	dd59      	ble.n	8002bfc <TIM3_IRQHandler+0x764>
						{
							PWM+=20;
 8002b48:	4b3b      	ldr	r3, [pc, #236]	; (8002c38 <TIM3_IRQHandler+0x7a0>)
 8002b4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b4e:	b29b      	uxth	r3, r3
 8002b50:	3314      	adds	r3, #20
 8002b52:	b29b      	uxth	r3, r3
 8002b54:	b21a      	sxth	r2, r3
 8002b56:	4b38      	ldr	r3, [pc, #224]	; (8002c38 <TIM3_IRQHandler+0x7a0>)
 8002b58:	801a      	strh	r2, [r3, #0]
							if(PWM>((TIM2->ARR-1)*0.9))
 8002b5a:	4b37      	ldr	r3, [pc, #220]	; (8002c38 <TIM3_IRQHandler+0x7a0>)
 8002b5c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b60:	4618      	mov	r0, r3
 8002b62:	f7fd fcdf 	bl	8000524 <__aeabi_i2d>
 8002b66:	4604      	mov	r4, r0
 8002b68:	460d      	mov	r5, r1
 8002b6a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b70:	3b01      	subs	r3, #1
 8002b72:	4618      	mov	r0, r3
 8002b74:	f7fd fcc6 	bl	8000504 <__aeabi_ui2d>
 8002b78:	a32d      	add	r3, pc, #180	; (adr r3, 8002c30 <TIM3_IRQHandler+0x798>)
 8002b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b7e:	f7fd fd3b 	bl	80005f8 <__aeabi_dmul>
 8002b82:	4602      	mov	r2, r0
 8002b84:	460b      	mov	r3, r1
 8002b86:	4620      	mov	r0, r4
 8002b88:	4629      	mov	r1, r5
 8002b8a:	f7fd ffc5 	bl	8000b18 <__aeabi_dcmpgt>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d02c      	beq.n	8002bee <TIM3_IRQHandler+0x756>
							{
			    			PWM=((TIM2->ARR-1)*0.9);
 8002b94:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b9a:	3b01      	subs	r3, #1
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f7fd fcb1 	bl	8000504 <__aeabi_ui2d>
 8002ba2:	a323      	add	r3, pc, #140	; (adr r3, 8002c30 <TIM3_IRQHandler+0x798>)
 8002ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ba8:	f7fd fd26 	bl	80005f8 <__aeabi_dmul>
 8002bac:	4602      	mov	r2, r0
 8002bae:	460b      	mov	r3, r1
 8002bb0:	4610      	mov	r0, r2
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	f7fd ffd0 	bl	8000b58 <__aeabi_d2iz>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	b21a      	sxth	r2, r3
 8002bbc:	4b1e      	ldr	r3, [pc, #120]	; (8002c38 <TIM3_IRQHandler+0x7a0>)
 8002bbe:	801a      	strh	r2, [r3, #0]
			    			TIM2->CCR2 = (TIM2->ARR-1)*0.9;
 8002bc0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bc6:	3b01      	subs	r3, #1
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f7fd fc9b 	bl	8000504 <__aeabi_ui2d>
 8002bce:	a318      	add	r3, pc, #96	; (adr r3, 8002c30 <TIM3_IRQHandler+0x798>)
 8002bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bd4:	f7fd fd10 	bl	80005f8 <__aeabi_dmul>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	460b      	mov	r3, r1
 8002bdc:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8002be0:	4610      	mov	r0, r2
 8002be2:	4619      	mov	r1, r3
 8002be4:	f7fd ffe0 	bl	8000ba8 <__aeabi_d2uiz>
 8002be8:	4603      	mov	r3, r0
 8002bea:	63a3      	str	r3, [r4, #56]	; 0x38
 8002bec:	e036      	b.n	8002c5c <TIM3_IRQHandler+0x7c4>
							}
							else
							{
								TIM2->CCR2 = PWM;
 8002bee:	4b12      	ldr	r3, [pc, #72]	; (8002c38 <TIM3_IRQHandler+0x7a0>)
 8002bf0:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002bf4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002bf8:	639a      	str	r2, [r3, #56]	; 0x38
 8002bfa:	e02f      	b.n	8002c5c <TIM3_IRQHandler+0x7c4>
							}
						}
						else
						{
							PWM-=20;
 8002bfc:	4b0e      	ldr	r3, [pc, #56]	; (8002c38 <TIM3_IRQHandler+0x7a0>)
 8002bfe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	3b14      	subs	r3, #20
 8002c06:	b29b      	uxth	r3, r3
 8002c08:	b21a      	sxth	r2, r3
 8002c0a:	4b0b      	ldr	r3, [pc, #44]	; (8002c38 <TIM3_IRQHandler+0x7a0>)
 8002c0c:	801a      	strh	r2, [r3, #0]
							if(PWM<0)
 8002c0e:	4b0a      	ldr	r3, [pc, #40]	; (8002c38 <TIM3_IRQHandler+0x7a0>)
 8002c10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	da1b      	bge.n	8002c50 <TIM3_IRQHandler+0x7b8>
							{
			    			PWM=0;
 8002c18:	4b07      	ldr	r3, [pc, #28]	; (8002c38 <TIM3_IRQHandler+0x7a0>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	801a      	strh	r2, [r3, #0]
			    			TIM2->CCR2 = 0;
 8002c1e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002c22:	2200      	movs	r2, #0
 8002c24:	639a      	str	r2, [r3, #56]	; 0x38
 8002c26:	e019      	b.n	8002c5c <TIM3_IRQHandler+0x7c4>
 8002c28:	9999999a 	.word	0x9999999a
 8002c2c:	3fb99999 	.word	0x3fb99999
 8002c30:	cccccccd 	.word	0xcccccccd
 8002c34:	3feccccc 	.word	0x3feccccc
 8002c38:	20000000 	.word	0x20000000
 8002c3c:	20000628 	.word	0x20000628
 8002c40:	200005b0 	.word	0x200005b0
 8002c44:	200002bc 	.word	0x200002bc
 8002c48:	200004bc 	.word	0x200004bc
 8002c4c:	20000560 	.word	0x20000560
							}
							else
							{
								TIM2->CCR2 = PWM;
 8002c50:	4bcf      	ldr	r3, [pc, #828]	; (8002f90 <TIM3_IRQHandler+0xaf8>)
 8002c52:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002c56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002c5a:	639a      	str	r2, [r3, #56]	; 0x38
							}
						}
					}
					Mppt_tick=HAL_GetTick();
 8002c5c:	f000 fffa 	bl	8003c54 <HAL_GetTick>
 8002c60:	4603      	mov	r3, r0
 8002c62:	4acc      	ldr	r2, [pc, #816]	; (8002f94 <TIM3_IRQHandler+0xafc>)
 8002c64:	6013      	str	r3, [r2, #0]
				}
			}
			case 3:
			{
				PWM=0;
 8002c66:	4bca      	ldr	r3, [pc, #808]	; (8002f90 <TIM3_IRQHandler+0xaf8>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	801a      	strh	r2, [r3, #0]
				TIM2->CCR2 = 0;
 8002c6c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002c70:	2200      	movs	r2, #0
 8002c72:	639a      	str	r2, [r3, #56]	; 0x38
				COSNul=0.0;
 8002c74:	4bc8      	ldr	r3, [pc, #800]	; (8002f98 <TIM3_IRQHandler+0xb00>)
 8002c76:	f04f 0200 	mov.w	r2, #0
 8002c7a:	601a      	str	r2, [r3, #0]
				if(PHASE_Order==0)
 8002c7c:	4bc7      	ldr	r3, [pc, #796]	; (8002f9c <TIM3_IRQHandler+0xb04>)
 8002c7e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	f040 80af 	bne.w	8002de6 <TIM3_IRQHandler+0x94e>
				{
				  TIM2->CCR1=(COSA[COSNum]*COSNul+1.0)*(TIM2->ARR-1)/2.0;
 8002c88:	4bc5      	ldr	r3, [pc, #788]	; (8002fa0 <TIM3_IRQHandler+0xb08>)
 8002c8a:	881b      	ldrh	r3, [r3, #0]
 8002c8c:	4ac5      	ldr	r2, [pc, #788]	; (8002fa4 <TIM3_IRQHandler+0xb0c>)
 8002c8e:	009b      	lsls	r3, r3, #2
 8002c90:	4413      	add	r3, r2
 8002c92:	ed93 7a00 	vldr	s14, [r3]
 8002c96:	4bc0      	ldr	r3, [pc, #768]	; (8002f98 <TIM3_IRQHandler+0xb00>)
 8002c98:	edd3 7a00 	vldr	s15, [r3]
 8002c9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ca0:	ee17 0a90 	vmov	r0, s15
 8002ca4:	f7fd fc50 	bl	8000548 <__aeabi_f2d>
 8002ca8:	f04f 0200 	mov.w	r2, #0
 8002cac:	4bbe      	ldr	r3, [pc, #760]	; (8002fa8 <TIM3_IRQHandler+0xb10>)
 8002cae:	f7fd faed 	bl	800028c <__adddf3>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	460b      	mov	r3, r1
 8002cb6:	4614      	mov	r4, r2
 8002cb8:	461d      	mov	r5, r3
 8002cba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cc0:	3b01      	subs	r3, #1
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f7fd fc1e 	bl	8000504 <__aeabi_ui2d>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	460b      	mov	r3, r1
 8002ccc:	4620      	mov	r0, r4
 8002cce:	4629      	mov	r1, r5
 8002cd0:	f7fd fc92 	bl	80005f8 <__aeabi_dmul>
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	460b      	mov	r3, r1
 8002cd8:	4610      	mov	r0, r2
 8002cda:	4619      	mov	r1, r3
 8002cdc:	f04f 0200 	mov.w	r2, #0
 8002ce0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002ce4:	f7fd fdb2 	bl	800084c <__aeabi_ddiv>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	460b      	mov	r3, r1
 8002cec:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8002cf0:	4610      	mov	r0, r2
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	f7fd ff58 	bl	8000ba8 <__aeabi_d2uiz>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	6363      	str	r3, [r4, #52]	; 0x34
				  TIM2->CCR3=(COSB[COSNum]*COSNul+1.0)*(TIM2->ARR-1)/2.0;
 8002cfc:	4ba8      	ldr	r3, [pc, #672]	; (8002fa0 <TIM3_IRQHandler+0xb08>)
 8002cfe:	881b      	ldrh	r3, [r3, #0]
 8002d00:	4aaa      	ldr	r2, [pc, #680]	; (8002fac <TIM3_IRQHandler+0xb14>)
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	4413      	add	r3, r2
 8002d06:	ed93 7a00 	vldr	s14, [r3]
 8002d0a:	4ba3      	ldr	r3, [pc, #652]	; (8002f98 <TIM3_IRQHandler+0xb00>)
 8002d0c:	edd3 7a00 	vldr	s15, [r3]
 8002d10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d14:	ee17 0a90 	vmov	r0, s15
 8002d18:	f7fd fc16 	bl	8000548 <__aeabi_f2d>
 8002d1c:	f04f 0200 	mov.w	r2, #0
 8002d20:	4ba1      	ldr	r3, [pc, #644]	; (8002fa8 <TIM3_IRQHandler+0xb10>)
 8002d22:	f7fd fab3 	bl	800028c <__adddf3>
 8002d26:	4602      	mov	r2, r0
 8002d28:	460b      	mov	r3, r1
 8002d2a:	4614      	mov	r4, r2
 8002d2c:	461d      	mov	r5, r3
 8002d2e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d34:	3b01      	subs	r3, #1
 8002d36:	4618      	mov	r0, r3
 8002d38:	f7fd fbe4 	bl	8000504 <__aeabi_ui2d>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	460b      	mov	r3, r1
 8002d40:	4620      	mov	r0, r4
 8002d42:	4629      	mov	r1, r5
 8002d44:	f7fd fc58 	bl	80005f8 <__aeabi_dmul>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	460b      	mov	r3, r1
 8002d4c:	4610      	mov	r0, r2
 8002d4e:	4619      	mov	r1, r3
 8002d50:	f04f 0200 	mov.w	r2, #0
 8002d54:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002d58:	f7fd fd78 	bl	800084c <__aeabi_ddiv>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	460b      	mov	r3, r1
 8002d60:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8002d64:	4610      	mov	r0, r2
 8002d66:	4619      	mov	r1, r3
 8002d68:	f7fd ff1e 	bl	8000ba8 <__aeabi_d2uiz>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	63e3      	str	r3, [r4, #60]	; 0x3c
				  TIM2->CCR4=(COSC[COSNum]*COSNul+1.0)*(TIM2->ARR-1)/2.0;
 8002d70:	4b8b      	ldr	r3, [pc, #556]	; (8002fa0 <TIM3_IRQHandler+0xb08>)
 8002d72:	881b      	ldrh	r3, [r3, #0]
 8002d74:	4a8e      	ldr	r2, [pc, #568]	; (8002fb0 <TIM3_IRQHandler+0xb18>)
 8002d76:	009b      	lsls	r3, r3, #2
 8002d78:	4413      	add	r3, r2
 8002d7a:	ed93 7a00 	vldr	s14, [r3]
 8002d7e:	4b86      	ldr	r3, [pc, #536]	; (8002f98 <TIM3_IRQHandler+0xb00>)
 8002d80:	edd3 7a00 	vldr	s15, [r3]
 8002d84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d88:	ee17 0a90 	vmov	r0, s15
 8002d8c:	f7fd fbdc 	bl	8000548 <__aeabi_f2d>
 8002d90:	f04f 0200 	mov.w	r2, #0
 8002d94:	4b84      	ldr	r3, [pc, #528]	; (8002fa8 <TIM3_IRQHandler+0xb10>)
 8002d96:	f7fd fa79 	bl	800028c <__adddf3>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	460b      	mov	r3, r1
 8002d9e:	4614      	mov	r4, r2
 8002da0:	461d      	mov	r5, r3
 8002da2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da8:	3b01      	subs	r3, #1
 8002daa:	4618      	mov	r0, r3
 8002dac:	f7fd fbaa 	bl	8000504 <__aeabi_ui2d>
 8002db0:	4602      	mov	r2, r0
 8002db2:	460b      	mov	r3, r1
 8002db4:	4620      	mov	r0, r4
 8002db6:	4629      	mov	r1, r5
 8002db8:	f7fd fc1e 	bl	80005f8 <__aeabi_dmul>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	460b      	mov	r3, r1
 8002dc0:	4610      	mov	r0, r2
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	f04f 0200 	mov.w	r2, #0
 8002dc8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002dcc:	f7fd fd3e 	bl	800084c <__aeabi_ddiv>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	460b      	mov	r3, r1
 8002dd4:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8002dd8:	4610      	mov	r0, r2
 8002dda:	4619      	mov	r1, r3
 8002ddc:	f7fd fee4 	bl	8000ba8 <__aeabi_d2uiz>
 8002de0:	4603      	mov	r3, r0
 8002de2:	6423      	str	r3, [r4, #64]	; 0x40
				}

			}

			default:
				break;
 8002de4:	e0ad      	b.n	8002f42 <TIM3_IRQHandler+0xaaa>
				  TIM2->CCR1=(COSC[COSNum]*COSNul+1.0)*(TIM2->ARR-1)/2.0;
 8002de6:	4b6e      	ldr	r3, [pc, #440]	; (8002fa0 <TIM3_IRQHandler+0xb08>)
 8002de8:	881b      	ldrh	r3, [r3, #0]
 8002dea:	4a71      	ldr	r2, [pc, #452]	; (8002fb0 <TIM3_IRQHandler+0xb18>)
 8002dec:	009b      	lsls	r3, r3, #2
 8002dee:	4413      	add	r3, r2
 8002df0:	ed93 7a00 	vldr	s14, [r3]
 8002df4:	4b68      	ldr	r3, [pc, #416]	; (8002f98 <TIM3_IRQHandler+0xb00>)
 8002df6:	edd3 7a00 	vldr	s15, [r3]
 8002dfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dfe:	ee17 0a90 	vmov	r0, s15
 8002e02:	f7fd fba1 	bl	8000548 <__aeabi_f2d>
 8002e06:	f04f 0200 	mov.w	r2, #0
 8002e0a:	4b67      	ldr	r3, [pc, #412]	; (8002fa8 <TIM3_IRQHandler+0xb10>)
 8002e0c:	f7fd fa3e 	bl	800028c <__adddf3>
 8002e10:	4602      	mov	r2, r0
 8002e12:	460b      	mov	r3, r1
 8002e14:	4614      	mov	r4, r2
 8002e16:	461d      	mov	r5, r3
 8002e18:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002e1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e1e:	3b01      	subs	r3, #1
 8002e20:	4618      	mov	r0, r3
 8002e22:	f7fd fb6f 	bl	8000504 <__aeabi_ui2d>
 8002e26:	4602      	mov	r2, r0
 8002e28:	460b      	mov	r3, r1
 8002e2a:	4620      	mov	r0, r4
 8002e2c:	4629      	mov	r1, r5
 8002e2e:	f7fd fbe3 	bl	80005f8 <__aeabi_dmul>
 8002e32:	4602      	mov	r2, r0
 8002e34:	460b      	mov	r3, r1
 8002e36:	4610      	mov	r0, r2
 8002e38:	4619      	mov	r1, r3
 8002e3a:	f04f 0200 	mov.w	r2, #0
 8002e3e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002e42:	f7fd fd03 	bl	800084c <__aeabi_ddiv>
 8002e46:	4602      	mov	r2, r0
 8002e48:	460b      	mov	r3, r1
 8002e4a:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8002e4e:	4610      	mov	r0, r2
 8002e50:	4619      	mov	r1, r3
 8002e52:	f7fd fea9 	bl	8000ba8 <__aeabi_d2uiz>
 8002e56:	4603      	mov	r3, r0
 8002e58:	6363      	str	r3, [r4, #52]	; 0x34
				  TIM2->CCR3=(COSB[COSNum]*COSNul+1.0)*(TIM2->ARR-1)/2.0;
 8002e5a:	4b51      	ldr	r3, [pc, #324]	; (8002fa0 <TIM3_IRQHandler+0xb08>)
 8002e5c:	881b      	ldrh	r3, [r3, #0]
 8002e5e:	4a53      	ldr	r2, [pc, #332]	; (8002fac <TIM3_IRQHandler+0xb14>)
 8002e60:	009b      	lsls	r3, r3, #2
 8002e62:	4413      	add	r3, r2
 8002e64:	ed93 7a00 	vldr	s14, [r3]
 8002e68:	4b4b      	ldr	r3, [pc, #300]	; (8002f98 <TIM3_IRQHandler+0xb00>)
 8002e6a:	edd3 7a00 	vldr	s15, [r3]
 8002e6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e72:	ee17 0a90 	vmov	r0, s15
 8002e76:	f7fd fb67 	bl	8000548 <__aeabi_f2d>
 8002e7a:	f04f 0200 	mov.w	r2, #0
 8002e7e:	4b4a      	ldr	r3, [pc, #296]	; (8002fa8 <TIM3_IRQHandler+0xb10>)
 8002e80:	f7fd fa04 	bl	800028c <__adddf3>
 8002e84:	4602      	mov	r2, r0
 8002e86:	460b      	mov	r3, r1
 8002e88:	4614      	mov	r4, r2
 8002e8a:	461d      	mov	r5, r3
 8002e8c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e92:	3b01      	subs	r3, #1
 8002e94:	4618      	mov	r0, r3
 8002e96:	f7fd fb35 	bl	8000504 <__aeabi_ui2d>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	460b      	mov	r3, r1
 8002e9e:	4620      	mov	r0, r4
 8002ea0:	4629      	mov	r1, r5
 8002ea2:	f7fd fba9 	bl	80005f8 <__aeabi_dmul>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	460b      	mov	r3, r1
 8002eaa:	4610      	mov	r0, r2
 8002eac:	4619      	mov	r1, r3
 8002eae:	f04f 0200 	mov.w	r2, #0
 8002eb2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002eb6:	f7fd fcc9 	bl	800084c <__aeabi_ddiv>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	460b      	mov	r3, r1
 8002ebe:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8002ec2:	4610      	mov	r0, r2
 8002ec4:	4619      	mov	r1, r3
 8002ec6:	f7fd fe6f 	bl	8000ba8 <__aeabi_d2uiz>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	63e3      	str	r3, [r4, #60]	; 0x3c
				  TIM2->CCR4=(COSA[COSNum]*COSNul+1.0)*(TIM2->ARR-1)/2.0;
 8002ece:	4b34      	ldr	r3, [pc, #208]	; (8002fa0 <TIM3_IRQHandler+0xb08>)
 8002ed0:	881b      	ldrh	r3, [r3, #0]
 8002ed2:	4a34      	ldr	r2, [pc, #208]	; (8002fa4 <TIM3_IRQHandler+0xb0c>)
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	4413      	add	r3, r2
 8002ed8:	ed93 7a00 	vldr	s14, [r3]
 8002edc:	4b2e      	ldr	r3, [pc, #184]	; (8002f98 <TIM3_IRQHandler+0xb00>)
 8002ede:	edd3 7a00 	vldr	s15, [r3]
 8002ee2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ee6:	ee17 0a90 	vmov	r0, s15
 8002eea:	f7fd fb2d 	bl	8000548 <__aeabi_f2d>
 8002eee:	f04f 0200 	mov.w	r2, #0
 8002ef2:	4b2d      	ldr	r3, [pc, #180]	; (8002fa8 <TIM3_IRQHandler+0xb10>)
 8002ef4:	f7fd f9ca 	bl	800028c <__adddf3>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	460b      	mov	r3, r1
 8002efc:	4614      	mov	r4, r2
 8002efe:	461d      	mov	r5, r3
 8002f00:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f06:	3b01      	subs	r3, #1
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f7fd fafb 	bl	8000504 <__aeabi_ui2d>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	460b      	mov	r3, r1
 8002f12:	4620      	mov	r0, r4
 8002f14:	4629      	mov	r1, r5
 8002f16:	f7fd fb6f 	bl	80005f8 <__aeabi_dmul>
 8002f1a:	4602      	mov	r2, r0
 8002f1c:	460b      	mov	r3, r1
 8002f1e:	4610      	mov	r0, r2
 8002f20:	4619      	mov	r1, r3
 8002f22:	f04f 0200 	mov.w	r2, #0
 8002f26:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002f2a:	f7fd fc8f 	bl	800084c <__aeabi_ddiv>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	460b      	mov	r3, r1
 8002f32:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8002f36:	4610      	mov	r0, r2
 8002f38:	4619      	mov	r1, r3
 8002f3a:	f7fd fe35 	bl	8000ba8 <__aeabi_d2uiz>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	6423      	str	r3, [r4, #64]	; 0x40
				break;
 8002f42:	bf00      	nop
		}



	  //Freq=1000000.0/(A_tick-Ala_tick);
	  if((A_tick-Ala_tick)<20408&&(A_tick-Ala_tick)>19607)
 8002f44:	4b1b      	ldr	r3, [pc, #108]	; (8002fb4 <TIM3_IRQHandler+0xb1c>)
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	4b1b      	ldr	r3, [pc, #108]	; (8002fb8 <TIM3_IRQHandler+0xb20>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	1ad3      	subs	r3, r2, r3
 8002f4e:	f644 72b7 	movw	r2, #20407	; 0x4fb7
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d818      	bhi.n	8002f88 <TIM3_IRQHandler+0xaf0>
 8002f56:	4b17      	ldr	r3, [pc, #92]	; (8002fb4 <TIM3_IRQHandler+0xb1c>)
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	4b17      	ldr	r3, [pc, #92]	; (8002fb8 <TIM3_IRQHandler+0xb20>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	1ad3      	subs	r3, r2, r3
 8002f60:	f644 4297 	movw	r2, #19607	; 0x4c97
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d90f      	bls.n	8002f88 <TIM3_IRQHandler+0xaf0>
	  {
//	  	if(TIM2->CNT>((((A_tick-Ala_tick)*84)/600)-1))
//	  	{
//	  		TIM2->CNT=((((A_tick-Ala_tick)*84)/600)-1);
//	  	}
	  	TIM2->ARR=(((A_tick-Ala_tick)*84)/600)-1;
 8002f68:	4b12      	ldr	r3, [pc, #72]	; (8002fb4 <TIM3_IRQHandler+0xb1c>)
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	4b12      	ldr	r3, [pc, #72]	; (8002fb8 <TIM3_IRQHandler+0xb20>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	2254      	movs	r2, #84	; 0x54
 8002f74:	fb02 f303 	mul.w	r3, r2, r3
 8002f78:	4a10      	ldr	r2, [pc, #64]	; (8002fbc <TIM3_IRQHandler+0xb24>)
 8002f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f7e:	099b      	lsrs	r3, r3, #6
 8002f80:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f84:	3b01      	subs	r3, #1
 8002f86:	62d3      	str	r3, [r2, #44]	; 0x2c
	  }

  /* USER CODE END TIM3_IRQn 1 */
}
 8002f88:	bf00      	nop
 8002f8a:	3720      	adds	r7, #32
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bdb0      	pop	{r4, r5, r7, pc}
 8002f90:	20000000 	.word	0x20000000
 8002f94:	20000628 	.word	0x20000628
 8002f98:	2000020c 	.word	0x2000020c
 8002f9c:	20000206 	.word	0x20000206
 8002fa0:	2000020a 	.word	0x2000020a
 8002fa4:	0800d17c 	.word	0x0800d17c
 8002fa8:	3ff00000 	.word	0x3ff00000
 8002fac:	0800c81c 	.word	0x0800c81c
 8002fb0:	0800dadc 	.word	0x0800dadc
 8002fb4:	20000624 	.word	0x20000624
 8002fb8:	20000618 	.word	0x20000618
 8002fbc:	1b4e81b5 	.word	0x1b4e81b5

08002fc0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b086      	sub	sp, #24
 8002fc4:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002fc6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002fca:	f001 ff65 	bl	8004e98 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8002fce:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002fd2:	f001 ff61 	bl	8004e98 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002fd6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002fda:	f001 ff5d 	bl	8004e98 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002fde:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002fe2:	f001 ff59 	bl	8004e98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

	if((HAL_GetTick()-tick)>30)
 8002fe6:	f000 fe35 	bl	8003c54 <HAL_GetTick>
 8002fea:	4602      	mov	r2, r0
 8002fec:	4bb6      	ldr	r3, [pc, #728]	; (80032c8 <EXTI15_10_IRQHandler+0x308>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	2b1e      	cmp	r3, #30
 8002ff4:	f240 8379 	bls.w	80036ea <EXTI15_10_IRQHandler+0x72a>
	{
		//ROW1
			if(HAL_GPIO_ReadPin(ROW1_GPIO_Port, ROW1_Pin)==0)
 8002ff8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002ffc:	48b3      	ldr	r0, [pc, #716]	; (80032cc <EXTI15_10_IRQHandler+0x30c>)
 8002ffe:	f001 feff 	bl	8004e00 <HAL_GPIO_ReadPin>
 8003002:	4603      	mov	r3, r0
 8003004:	2b00      	cmp	r3, #0
 8003006:	f040 80f9 	bne.w	80031fc <EXTI15_10_IRQHandler+0x23c>
			{
				for(uint8_t i=1;i<5;i++)
 800300a:	2301      	movs	r3, #1
 800300c:	71fb      	strb	r3, [r7, #7]
 800300e:	e0d9      	b.n	80031c4 <EXTI15_10_IRQHandler+0x204>
				{
						HAL_GPIO_WritePin(COL1_GPIO_Port,COL1_Pin, GPIO_PIN_SET);
 8003010:	2201      	movs	r2, #1
 8003012:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003016:	48ad      	ldr	r0, [pc, #692]	; (80032cc <EXTI15_10_IRQHandler+0x30c>)
 8003018:	f001 ff0a 	bl	8004e30 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(COL2_GPIO_Port,COL2_Pin, GPIO_PIN_SET);
 800301c:	2201      	movs	r2, #1
 800301e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003022:	48aa      	ldr	r0, [pc, #680]	; (80032cc <EXTI15_10_IRQHandler+0x30c>)
 8003024:	f001 ff04 	bl	8004e30 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(COL3_GPIO_Port,COL3_Pin, GPIO_PIN_SET);
 8003028:	2201      	movs	r2, #1
 800302a:	2180      	movs	r1, #128	; 0x80
 800302c:	48a7      	ldr	r0, [pc, #668]	; (80032cc <EXTI15_10_IRQHandler+0x30c>)
 800302e:	f001 feff 	bl	8004e30 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(COL4_GPIO_Port,COL4_Pin, GPIO_PIN_SET);
 8003032:	2201      	movs	r2, #1
 8003034:	2102      	movs	r1, #2
 8003036:	48a6      	ldr	r0, [pc, #664]	; (80032d0 <EXTI15_10_IRQHandler+0x310>)
 8003038:	f001 fefa 	bl	8004e30 <HAL_GPIO_WritePin>

						switch (i) {
 800303c:	79fb      	ldrb	r3, [r7, #7]
 800303e:	3b01      	subs	r3, #1
 8003040:	2b03      	cmp	r3, #3
 8003042:	d825      	bhi.n	8003090 <EXTI15_10_IRQHandler+0xd0>
 8003044:	a201      	add	r2, pc, #4	; (adr r2, 800304c <EXTI15_10_IRQHandler+0x8c>)
 8003046:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800304a:	bf00      	nop
 800304c:	0800305d 	.word	0x0800305d
 8003050:	0800306b 	.word	0x0800306b
 8003054:	08003079 	.word	0x08003079
 8003058:	08003085 	.word	0x08003085
							case 1:
								HAL_GPIO_WritePin(COL1_GPIO_Port,COL1_Pin, GPIO_PIN_RESET);
 800305c:	2200      	movs	r2, #0
 800305e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003062:	489a      	ldr	r0, [pc, #616]	; (80032cc <EXTI15_10_IRQHandler+0x30c>)
 8003064:	f001 fee4 	bl	8004e30 <HAL_GPIO_WritePin>
								break;
 8003068:	e013      	b.n	8003092 <EXTI15_10_IRQHandler+0xd2>
							case 2:
								HAL_GPIO_WritePin(COL2_GPIO_Port,COL2_Pin, GPIO_PIN_RESET);
 800306a:	2200      	movs	r2, #0
 800306c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003070:	4896      	ldr	r0, [pc, #600]	; (80032cc <EXTI15_10_IRQHandler+0x30c>)
 8003072:	f001 fedd 	bl	8004e30 <HAL_GPIO_WritePin>
								break;
 8003076:	e00c      	b.n	8003092 <EXTI15_10_IRQHandler+0xd2>
							case 3:
								HAL_GPIO_WritePin(COL3_GPIO_Port,COL3_Pin, GPIO_PIN_RESET);
 8003078:	2200      	movs	r2, #0
 800307a:	2180      	movs	r1, #128	; 0x80
 800307c:	4893      	ldr	r0, [pc, #588]	; (80032cc <EXTI15_10_IRQHandler+0x30c>)
 800307e:	f001 fed7 	bl	8004e30 <HAL_GPIO_WritePin>
								break;
 8003082:	e006      	b.n	8003092 <EXTI15_10_IRQHandler+0xd2>
							case 4:
								HAL_GPIO_WritePin(COL4_GPIO_Port,COL4_Pin, GPIO_PIN_RESET);
 8003084:	2200      	movs	r2, #0
 8003086:	2102      	movs	r1, #2
 8003088:	4891      	ldr	r0, [pc, #580]	; (80032d0 <EXTI15_10_IRQHandler+0x310>)
 800308a:	f001 fed1 	bl	8004e30 <HAL_GPIO_WritePin>
								break;
 800308e:	e000      	b.n	8003092 <EXTI15_10_IRQHandler+0xd2>
							default:
								break;
 8003090:	bf00      	nop
						}

						if(HAL_GPIO_ReadPin(ROW1_GPIO_Port, ROW1_Pin)==0)
 8003092:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003096:	488d      	ldr	r0, [pc, #564]	; (80032cc <EXTI15_10_IRQHandler+0x30c>)
 8003098:	f001 feb2 	bl	8004e00 <HAL_GPIO_ReadPin>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	f040 808d 	bne.w	80031be <EXTI15_10_IRQHandler+0x1fe>
						{
							switch(i)
 80030a4:	79fb      	ldrb	r3, [r7, #7]
 80030a6:	3b01      	subs	r3, #1
 80030a8:	2b03      	cmp	r3, #3
 80030aa:	f200 8090 	bhi.w	80031ce <EXTI15_10_IRQHandler+0x20e>
 80030ae:	a201      	add	r2, pc, #4	; (adr r2, 80030b4 <EXTI15_10_IRQHandler+0xf4>)
 80030b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030b4:	080030c5 	.word	0x080030c5
 80030b8:	08003103 	.word	0x08003103
 80030bc:	08003141 	.word	0x08003141
 80030c0:	0800317f 	.word	0x0800317f
							{
								case 1:
								{
									while(HAL_GPIO_ReadPin(ROW1_GPIO_Port, ROW1_Pin)==0){}
 80030c4:	bf00      	nop
 80030c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80030ca:	4880      	ldr	r0, [pc, #512]	; (80032cc <EXTI15_10_IRQHandler+0x30c>)
 80030cc:	f001 fe98 	bl	8004e00 <HAL_GPIO_ReadPin>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d0f7      	beq.n	80030c6 <EXTI15_10_IRQHandler+0x106>
									PHASE[0]-=50;
 80030d6:	4b7f      	ldr	r3, [pc, #508]	; (80032d4 <EXTI15_10_IRQHandler+0x314>)
 80030d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030dc:	b29b      	uxth	r3, r3
 80030de:	3b32      	subs	r3, #50	; 0x32
 80030e0:	b29b      	uxth	r3, r3
 80030e2:	b21a      	sxth	r2, r3
 80030e4:	4b7b      	ldr	r3, [pc, #492]	; (80032d4 <EXTI15_10_IRQHandler+0x314>)
 80030e6:	801a      	strh	r2, [r3, #0]
									HAL_I2C_Mem_Write(&hi2c1, ADDR_AT24C02_Write, 0, I2C_MEMADD_SIZE_8BIT,(uint8_t*)(&(PHASE[0])),8, 100);
 80030e8:	2364      	movs	r3, #100	; 0x64
 80030ea:	9302      	str	r3, [sp, #8]
 80030ec:	2308      	movs	r3, #8
 80030ee:	9301      	str	r3, [sp, #4]
 80030f0:	4b78      	ldr	r3, [pc, #480]	; (80032d4 <EXTI15_10_IRQHandler+0x314>)
 80030f2:	9300      	str	r3, [sp, #0]
 80030f4:	2301      	movs	r3, #1
 80030f6:	2200      	movs	r2, #0
 80030f8:	21a0      	movs	r1, #160	; 0xa0
 80030fa:	4877      	ldr	r0, [pc, #476]	; (80032d8 <EXTI15_10_IRQHandler+0x318>)
 80030fc:	f002 f834 	bl	8005168 <HAL_I2C_Mem_Write>
									//
									goto END1;
 8003100:	e05c      	b.n	80031bc <EXTI15_10_IRQHandler+0x1fc>
								}
								case 2:
								{
									while(HAL_GPIO_ReadPin(ROW1_GPIO_Port, ROW1_Pin)==0){}
 8003102:	bf00      	nop
 8003104:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003108:	4870      	ldr	r0, [pc, #448]	; (80032cc <EXTI15_10_IRQHandler+0x30c>)
 800310a:	f001 fe79 	bl	8004e00 <HAL_GPIO_ReadPin>
 800310e:	4603      	mov	r3, r0
 8003110:	2b00      	cmp	r3, #0
 8003112:	d0f7      	beq.n	8003104 <EXTI15_10_IRQHandler+0x144>
									PHASE[0]-=5;
 8003114:	4b6f      	ldr	r3, [pc, #444]	; (80032d4 <EXTI15_10_IRQHandler+0x314>)
 8003116:	f9b3 3000 	ldrsh.w	r3, [r3]
 800311a:	b29b      	uxth	r3, r3
 800311c:	3b05      	subs	r3, #5
 800311e:	b29b      	uxth	r3, r3
 8003120:	b21a      	sxth	r2, r3
 8003122:	4b6c      	ldr	r3, [pc, #432]	; (80032d4 <EXTI15_10_IRQHandler+0x314>)
 8003124:	801a      	strh	r2, [r3, #0]
									HAL_I2C_Mem_Write(&hi2c1, ADDR_AT24C02_Write, 0, I2C_MEMADD_SIZE_8BIT,(uint8_t*)(&(PHASE[0])),8, 100);
 8003126:	2364      	movs	r3, #100	; 0x64
 8003128:	9302      	str	r3, [sp, #8]
 800312a:	2308      	movs	r3, #8
 800312c:	9301      	str	r3, [sp, #4]
 800312e:	4b69      	ldr	r3, [pc, #420]	; (80032d4 <EXTI15_10_IRQHandler+0x314>)
 8003130:	9300      	str	r3, [sp, #0]
 8003132:	2301      	movs	r3, #1
 8003134:	2200      	movs	r2, #0
 8003136:	21a0      	movs	r1, #160	; 0xa0
 8003138:	4867      	ldr	r0, [pc, #412]	; (80032d8 <EXTI15_10_IRQHandler+0x318>)
 800313a:	f002 f815 	bl	8005168 <HAL_I2C_Mem_Write>
									//
									goto END1;
 800313e:	e03d      	b.n	80031bc <EXTI15_10_IRQHandler+0x1fc>
								}
								case 3:
								{
									while(HAL_GPIO_ReadPin(ROW1_GPIO_Port, ROW1_Pin)==0){}
 8003140:	bf00      	nop
 8003142:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003146:	4861      	ldr	r0, [pc, #388]	; (80032cc <EXTI15_10_IRQHandler+0x30c>)
 8003148:	f001 fe5a 	bl	8004e00 <HAL_GPIO_ReadPin>
 800314c:	4603      	mov	r3, r0
 800314e:	2b00      	cmp	r3, #0
 8003150:	d0f7      	beq.n	8003142 <EXTI15_10_IRQHandler+0x182>
									PHASE[0]+=5;
 8003152:	4b60      	ldr	r3, [pc, #384]	; (80032d4 <EXTI15_10_IRQHandler+0x314>)
 8003154:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003158:	b29b      	uxth	r3, r3
 800315a:	3305      	adds	r3, #5
 800315c:	b29b      	uxth	r3, r3
 800315e:	b21a      	sxth	r2, r3
 8003160:	4b5c      	ldr	r3, [pc, #368]	; (80032d4 <EXTI15_10_IRQHandler+0x314>)
 8003162:	801a      	strh	r2, [r3, #0]
									HAL_I2C_Mem_Write(&hi2c1, ADDR_AT24C02_Write, 0, I2C_MEMADD_SIZE_8BIT,(uint8_t*)(&(PHASE[0])),8, 100);
 8003164:	2364      	movs	r3, #100	; 0x64
 8003166:	9302      	str	r3, [sp, #8]
 8003168:	2308      	movs	r3, #8
 800316a:	9301      	str	r3, [sp, #4]
 800316c:	4b59      	ldr	r3, [pc, #356]	; (80032d4 <EXTI15_10_IRQHandler+0x314>)
 800316e:	9300      	str	r3, [sp, #0]
 8003170:	2301      	movs	r3, #1
 8003172:	2200      	movs	r2, #0
 8003174:	21a0      	movs	r1, #160	; 0xa0
 8003176:	4858      	ldr	r0, [pc, #352]	; (80032d8 <EXTI15_10_IRQHandler+0x318>)
 8003178:	f001 fff6 	bl	8005168 <HAL_I2C_Mem_Write>
									//
									goto END1;
 800317c:	e01e      	b.n	80031bc <EXTI15_10_IRQHandler+0x1fc>
								}
								case 4:
								{
									while(HAL_GPIO_ReadPin(ROW1_GPIO_Port, ROW1_Pin)==0){}
 800317e:	bf00      	nop
 8003180:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003184:	4851      	ldr	r0, [pc, #324]	; (80032cc <EXTI15_10_IRQHandler+0x30c>)
 8003186:	f001 fe3b 	bl	8004e00 <HAL_GPIO_ReadPin>
 800318a:	4603      	mov	r3, r0
 800318c:	2b00      	cmp	r3, #0
 800318e:	d0f7      	beq.n	8003180 <EXTI15_10_IRQHandler+0x1c0>
									PHASE[0]+=50;
 8003190:	4b50      	ldr	r3, [pc, #320]	; (80032d4 <EXTI15_10_IRQHandler+0x314>)
 8003192:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003196:	b29b      	uxth	r3, r3
 8003198:	3332      	adds	r3, #50	; 0x32
 800319a:	b29b      	uxth	r3, r3
 800319c:	b21a      	sxth	r2, r3
 800319e:	4b4d      	ldr	r3, [pc, #308]	; (80032d4 <EXTI15_10_IRQHandler+0x314>)
 80031a0:	801a      	strh	r2, [r3, #0]
									HAL_I2C_Mem_Write(&hi2c1, ADDR_AT24C02_Write, 0, I2C_MEMADD_SIZE_8BIT,(uint8_t*)(&(PHASE[0])),8, 100);
 80031a2:	2364      	movs	r3, #100	; 0x64
 80031a4:	9302      	str	r3, [sp, #8]
 80031a6:	2308      	movs	r3, #8
 80031a8:	9301      	str	r3, [sp, #4]
 80031aa:	4b4a      	ldr	r3, [pc, #296]	; (80032d4 <EXTI15_10_IRQHandler+0x314>)
 80031ac:	9300      	str	r3, [sp, #0]
 80031ae:	2301      	movs	r3, #1
 80031b0:	2200      	movs	r2, #0
 80031b2:	21a0      	movs	r1, #160	; 0xa0
 80031b4:	4848      	ldr	r0, [pc, #288]	; (80032d8 <EXTI15_10_IRQHandler+0x318>)
 80031b6:	f001 ffd7 	bl	8005168 <HAL_I2C_Mem_Write>
									//
									goto END1;
 80031ba:	bf00      	nop
								}
							}
								END1:
								break;
 80031bc:	e007      	b.n	80031ce <EXTI15_10_IRQHandler+0x20e>
				for(uint8_t i=1;i<5;i++)
 80031be:	79fb      	ldrb	r3, [r7, #7]
 80031c0:	3301      	adds	r3, #1
 80031c2:	71fb      	strb	r3, [r7, #7]
 80031c4:	79fb      	ldrb	r3, [r7, #7]
 80031c6:	2b04      	cmp	r3, #4
 80031c8:	f67f af22 	bls.w	8003010 <EXTI15_10_IRQHandler+0x50>
 80031cc:	e000      	b.n	80031d0 <EXTI15_10_IRQHandler+0x210>
								break;
 80031ce:	bf00      	nop
						}
			}
				HAL_GPIO_WritePin(COL1_GPIO_Port,COL1_Pin, GPIO_PIN_RESET);
 80031d0:	2200      	movs	r2, #0
 80031d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80031d6:	483d      	ldr	r0, [pc, #244]	; (80032cc <EXTI15_10_IRQHandler+0x30c>)
 80031d8:	f001 fe2a 	bl	8004e30 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(COL2_GPIO_Port,COL2_Pin, GPIO_PIN_RESET);
 80031dc:	2200      	movs	r2, #0
 80031de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80031e2:	483a      	ldr	r0, [pc, #232]	; (80032cc <EXTI15_10_IRQHandler+0x30c>)
 80031e4:	f001 fe24 	bl	8004e30 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(COL3_GPIO_Port,COL3_Pin, GPIO_PIN_RESET);
 80031e8:	2200      	movs	r2, #0
 80031ea:	2180      	movs	r1, #128	; 0x80
 80031ec:	4837      	ldr	r0, [pc, #220]	; (80032cc <EXTI15_10_IRQHandler+0x30c>)
 80031ee:	f001 fe1f 	bl	8004e30 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(COL4_GPIO_Port,COL4_Pin, GPIO_PIN_RESET);
 80031f2:	2200      	movs	r2, #0
 80031f4:	2102      	movs	r1, #2
 80031f6:	4836      	ldr	r0, [pc, #216]	; (80032d0 <EXTI15_10_IRQHandler+0x310>)
 80031f8:	f001 fe1a 	bl	8004e30 <HAL_GPIO_WritePin>
  }

		//ROW2
			if(HAL_GPIO_ReadPin(ROW2_GPIO_Port, ROW2_Pin)==0)
 80031fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003200:	4832      	ldr	r0, [pc, #200]	; (80032cc <EXTI15_10_IRQHandler+0x30c>)
 8003202:	f001 fdfd 	bl	8004e00 <HAL_GPIO_ReadPin>
 8003206:	4603      	mov	r3, r0
 8003208:	2b00      	cmp	r3, #0
 800320a:	f040 8107 	bne.w	800341c <EXTI15_10_IRQHandler+0x45c>
			{
				for(uint8_t i=1;i<5;i++)
 800320e:	2301      	movs	r3, #1
 8003210:	71bb      	strb	r3, [r7, #6]
 8003212:	e0e7      	b.n	80033e4 <EXTI15_10_IRQHandler+0x424>
				{
						HAL_GPIO_WritePin(COL1_GPIO_Port,COL1_Pin, GPIO_PIN_SET);
 8003214:	2201      	movs	r2, #1
 8003216:	f44f 7100 	mov.w	r1, #512	; 0x200
 800321a:	482c      	ldr	r0, [pc, #176]	; (80032cc <EXTI15_10_IRQHandler+0x30c>)
 800321c:	f001 fe08 	bl	8004e30 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(COL2_GPIO_Port,COL2_Pin, GPIO_PIN_SET);
 8003220:	2201      	movs	r2, #1
 8003222:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003226:	4829      	ldr	r0, [pc, #164]	; (80032cc <EXTI15_10_IRQHandler+0x30c>)
 8003228:	f001 fe02 	bl	8004e30 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(COL3_GPIO_Port,COL3_Pin, GPIO_PIN_SET);
 800322c:	2201      	movs	r2, #1
 800322e:	2180      	movs	r1, #128	; 0x80
 8003230:	4826      	ldr	r0, [pc, #152]	; (80032cc <EXTI15_10_IRQHandler+0x30c>)
 8003232:	f001 fdfd 	bl	8004e30 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(COL4_GPIO_Port,COL4_Pin, GPIO_PIN_SET);
 8003236:	2201      	movs	r2, #1
 8003238:	2102      	movs	r1, #2
 800323a:	4825      	ldr	r0, [pc, #148]	; (80032d0 <EXTI15_10_IRQHandler+0x310>)
 800323c:	f001 fdf8 	bl	8004e30 <HAL_GPIO_WritePin>

						switch (i) {
 8003240:	79bb      	ldrb	r3, [r7, #6]
 8003242:	3b01      	subs	r3, #1
 8003244:	2b03      	cmp	r3, #3
 8003246:	d825      	bhi.n	8003294 <EXTI15_10_IRQHandler+0x2d4>
 8003248:	a201      	add	r2, pc, #4	; (adr r2, 8003250 <EXTI15_10_IRQHandler+0x290>)
 800324a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800324e:	bf00      	nop
 8003250:	08003261 	.word	0x08003261
 8003254:	0800326f 	.word	0x0800326f
 8003258:	0800327d 	.word	0x0800327d
 800325c:	08003289 	.word	0x08003289
							case 1:
								HAL_GPIO_WritePin(COL1_GPIO_Port,COL1_Pin, GPIO_PIN_RESET);
 8003260:	2200      	movs	r2, #0
 8003262:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003266:	4819      	ldr	r0, [pc, #100]	; (80032cc <EXTI15_10_IRQHandler+0x30c>)
 8003268:	f001 fde2 	bl	8004e30 <HAL_GPIO_WritePin>
								break;
 800326c:	e013      	b.n	8003296 <EXTI15_10_IRQHandler+0x2d6>
							case 2:
								HAL_GPIO_WritePin(COL2_GPIO_Port,COL2_Pin, GPIO_PIN_RESET);
 800326e:	2200      	movs	r2, #0
 8003270:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003274:	4815      	ldr	r0, [pc, #84]	; (80032cc <EXTI15_10_IRQHandler+0x30c>)
 8003276:	f001 fddb 	bl	8004e30 <HAL_GPIO_WritePin>
								break;
 800327a:	e00c      	b.n	8003296 <EXTI15_10_IRQHandler+0x2d6>
							case 3:
								HAL_GPIO_WritePin(COL3_GPIO_Port,COL3_Pin, GPIO_PIN_RESET);
 800327c:	2200      	movs	r2, #0
 800327e:	2180      	movs	r1, #128	; 0x80
 8003280:	4812      	ldr	r0, [pc, #72]	; (80032cc <EXTI15_10_IRQHandler+0x30c>)
 8003282:	f001 fdd5 	bl	8004e30 <HAL_GPIO_WritePin>
								break;
 8003286:	e006      	b.n	8003296 <EXTI15_10_IRQHandler+0x2d6>
							case 4:
								HAL_GPIO_WritePin(COL4_GPIO_Port,COL4_Pin, GPIO_PIN_RESET);
 8003288:	2200      	movs	r2, #0
 800328a:	2102      	movs	r1, #2
 800328c:	4810      	ldr	r0, [pc, #64]	; (80032d0 <EXTI15_10_IRQHandler+0x310>)
 800328e:	f001 fdcf 	bl	8004e30 <HAL_GPIO_WritePin>
								break;
 8003292:	e000      	b.n	8003296 <EXTI15_10_IRQHandler+0x2d6>
							default:
								break;
 8003294:	bf00      	nop
						}

						if(HAL_GPIO_ReadPin(ROW2_GPIO_Port, ROW2_Pin)==0)
 8003296:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800329a:	480c      	ldr	r0, [pc, #48]	; (80032cc <EXTI15_10_IRQHandler+0x30c>)
 800329c:	f001 fdb0 	bl	8004e00 <HAL_GPIO_ReadPin>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	f040 809b 	bne.w	80033de <EXTI15_10_IRQHandler+0x41e>
						{
							switch(i)
 80032a8:	79bb      	ldrb	r3, [r7, #6]
 80032aa:	3b01      	subs	r3, #1
 80032ac:	2b03      	cmp	r3, #3
 80032ae:	f200 809e 	bhi.w	80033ee <EXTI15_10_IRQHandler+0x42e>
 80032b2:	a201      	add	r2, pc, #4	; (adr r2, 80032b8 <EXTI15_10_IRQHandler+0x2f8>)
 80032b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032b8:	080032dd 	.word	0x080032dd
 80032bc:	08003341 	.word	0x08003341
 80032c0:	08003379 	.word	0x08003379
 80032c4:	080033b1 	.word	0x080033b1
 80032c8:	2000061c 	.word	0x2000061c
 80032cc:	40021000 	.word	0x40021000
 80032d0:	40021800 	.word	0x40021800
 80032d4:	200002c0 	.word	0x200002c0
 80032d8:	20000268 	.word	0x20000268
							{
								case 1:
								{
									while(HAL_GPIO_ReadPin(ROW2_GPIO_Port, ROW2_Pin)==0){}
 80032dc:	bf00      	nop
 80032de:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80032e2:	48ca      	ldr	r0, [pc, #808]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 80032e4:	f001 fd8c 	bl	8004e00 <HAL_GPIO_ReadPin>
 80032e8:	4603      	mov	r3, r0
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d0f7      	beq.n	80032de <EXTI15_10_IRQHandler+0x31e>
									PWM=0;
 80032ee:	4bc8      	ldr	r3, [pc, #800]	; (8003610 <EXTI15_10_IRQHandler+0x650>)
 80032f0:	2200      	movs	r2, #0
 80032f2:	801a      	strh	r2, [r3, #0]
									TIM2->CCR2 = 0;
 80032f4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80032f8:	2200      	movs	r2, #0
 80032fa:	639a      	str	r2, [r3, #56]	; 0x38
								  HAL_GPIO_WritePin(SW1_GPIO_Port, SW1_Pin, GPIO_PIN_RESET);
 80032fc:	2200      	movs	r2, #0
 80032fe:	2101      	movs	r1, #1
 8003300:	48c4      	ldr	r0, [pc, #784]	; (8003614 <EXTI15_10_IRQHandler+0x654>)
 8003302:	f001 fd95 	bl	8004e30 <HAL_GPIO_WritePin>
								  HAL_GPIO_WritePin(SW2_GPIO_Port, SW2_Pin, GPIO_PIN_RESET);
 8003306:	2200      	movs	r2, #0
 8003308:	2102      	movs	r1, #2
 800330a:	48c2      	ldr	r0, [pc, #776]	; (8003614 <EXTI15_10_IRQHandler+0x654>)
 800330c:	f001 fd90 	bl	8004e30 <HAL_GPIO_WritePin>
								  HAL_GPIO_WritePin(SW3_GPIO_Port, SW3_Pin, GPIO_PIN_RESET);
 8003310:	2200      	movs	r2, #0
 8003312:	2104      	movs	r1, #4
 8003314:	48bf      	ldr	r0, [pc, #764]	; (8003614 <EXTI15_10_IRQHandler+0x654>)
 8003316:	f001 fd8b 	bl	8004e30 <HAL_GPIO_WritePin>
								  HAL_GPIO_WritePin(SW4_GPIO_Port, SW4_Pin, GPIO_PIN_RESET);
 800331a:	2200      	movs	r2, #0
 800331c:	2108      	movs	r1, #8
 800331e:	48bd      	ldr	r0, [pc, #756]	; (8003614 <EXTI15_10_IRQHandler+0x654>)
 8003320:	f001 fd86 	bl	8004e30 <HAL_GPIO_WritePin>
								  HAL_GPIO_WritePin(SW5_GPIO_Port, SW5_Pin, GPIO_PIN_RESET);
 8003324:	2200      	movs	r2, #0
 8003326:	2110      	movs	r1, #16
 8003328:	48ba      	ldr	r0, [pc, #744]	; (8003614 <EXTI15_10_IRQHandler+0x654>)
 800332a:	f001 fd81 	bl	8004e30 <HAL_GPIO_WritePin>
								  HAL_GPIO_WritePin(SW6_GPIO_Port, SW6_Pin, GPIO_PIN_RESET);
 800332e:	2200      	movs	r2, #0
 8003330:	2120      	movs	r1, #32
 8003332:	48b8      	ldr	r0, [pc, #736]	; (8003614 <EXTI15_10_IRQHandler+0x654>)
 8003334:	f001 fd7c 	bl	8004e30 <HAL_GPIO_WritePin>
								  Mode=3;
 8003338:	4bb7      	ldr	r3, [pc, #732]	; (8003618 <EXTI15_10_IRQHandler+0x658>)
 800333a:	2203      	movs	r2, #3
 800333c:	701a      	strb	r2, [r3, #0]
									//
									goto END2;
 800333e:	e04d      	b.n	80033dc <EXTI15_10_IRQHandler+0x41c>
								}
								case 2:
								{
									while(HAL_GPIO_ReadPin(ROW2_GPIO_Port, ROW2_Pin)==0){}
 8003340:	bf00      	nop
 8003342:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003346:	48b1      	ldr	r0, [pc, #708]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 8003348:	f001 fd5a 	bl	8004e00 <HAL_GPIO_ReadPin>
 800334c:	4603      	mov	r3, r0
 800334e:	2b00      	cmp	r3, #0
 8003350:	d0f7      	beq.n	8003342 <EXTI15_10_IRQHandler+0x382>
									Mode=2;
 8003352:	4bb1      	ldr	r3, [pc, #708]	; (8003618 <EXTI15_10_IRQHandler+0x658>)
 8003354:	2202      	movs	r2, #2
 8003356:	701a      	strb	r2, [r3, #0]
								  HAL_GPIO_WritePin(SW1_GPIO_Port, SW1_Pin, GPIO_PIN_RESET);
 8003358:	2200      	movs	r2, #0
 800335a:	2101      	movs	r1, #1
 800335c:	48ad      	ldr	r0, [pc, #692]	; (8003614 <EXTI15_10_IRQHandler+0x654>)
 800335e:	f001 fd67 	bl	8004e30 <HAL_GPIO_WritePin>
								  HAL_GPIO_WritePin(SW2_GPIO_Port, SW2_Pin, GPIO_PIN_SET);
 8003362:	2201      	movs	r2, #1
 8003364:	2102      	movs	r1, #2
 8003366:	48ab      	ldr	r0, [pc, #684]	; (8003614 <EXTI15_10_IRQHandler+0x654>)
 8003368:	f001 fd62 	bl	8004e30 <HAL_GPIO_WritePin>
								  HAL_GPIO_WritePin(SW3_GPIO_Port, SW3_Pin, GPIO_PIN_RESET);
 800336c:	2200      	movs	r2, #0
 800336e:	2104      	movs	r1, #4
 8003370:	48a8      	ldr	r0, [pc, #672]	; (8003614 <EXTI15_10_IRQHandler+0x654>)
 8003372:	f001 fd5d 	bl	8004e30 <HAL_GPIO_WritePin>
									//
									goto END2;
 8003376:	e031      	b.n	80033dc <EXTI15_10_IRQHandler+0x41c>
								}
								case 3:
								{
									while(HAL_GPIO_ReadPin(ROW2_GPIO_Port, ROW2_Pin)==0){}
 8003378:	bf00      	nop
 800337a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800337e:	48a3      	ldr	r0, [pc, #652]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 8003380:	f001 fd3e 	bl	8004e00 <HAL_GPIO_ReadPin>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	d0f7      	beq.n	800337a <EXTI15_10_IRQHandler+0x3ba>
									Mode=2;
 800338a:	4ba3      	ldr	r3, [pc, #652]	; (8003618 <EXTI15_10_IRQHandler+0x658>)
 800338c:	2202      	movs	r2, #2
 800338e:	701a      	strb	r2, [r3, #0]
								  HAL_GPIO_WritePin(SW1_GPIO_Port, SW1_Pin, GPIO_PIN_SET);
 8003390:	2201      	movs	r2, #1
 8003392:	2101      	movs	r1, #1
 8003394:	489f      	ldr	r0, [pc, #636]	; (8003614 <EXTI15_10_IRQHandler+0x654>)
 8003396:	f001 fd4b 	bl	8004e30 <HAL_GPIO_WritePin>
								  HAL_GPIO_WritePin(SW2_GPIO_Port, SW2_Pin, GPIO_PIN_SET);
 800339a:	2201      	movs	r2, #1
 800339c:	2102      	movs	r1, #2
 800339e:	489d      	ldr	r0, [pc, #628]	; (8003614 <EXTI15_10_IRQHandler+0x654>)
 80033a0:	f001 fd46 	bl	8004e30 <HAL_GPIO_WritePin>
								  HAL_GPIO_WritePin(SW3_GPIO_Port, SW3_Pin, GPIO_PIN_SET);
 80033a4:	2201      	movs	r2, #1
 80033a6:	2104      	movs	r1, #4
 80033a8:	489a      	ldr	r0, [pc, #616]	; (8003614 <EXTI15_10_IRQHandler+0x654>)
 80033aa:	f001 fd41 	bl	8004e30 <HAL_GPIO_WritePin>
									//
									goto END2;
 80033ae:	e015      	b.n	80033dc <EXTI15_10_IRQHandler+0x41c>
								}
								case 4:
								{
									while(HAL_GPIO_ReadPin(ROW2_GPIO_Port, ROW2_Pin)==0){}
 80033b0:	bf00      	nop
 80033b2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80033b6:	4895      	ldr	r0, [pc, #596]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 80033b8:	f001 fd22 	bl	8004e00 <HAL_GPIO_ReadPin>
 80033bc:	4603      	mov	r3, r0
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d0f7      	beq.n	80033b2 <EXTI15_10_IRQHandler+0x3f2>
									HAL_GPIO_TogglePin(SW4_GPIO_Port, SW4_Pin);
 80033c2:	2108      	movs	r1, #8
 80033c4:	4893      	ldr	r0, [pc, #588]	; (8003614 <EXTI15_10_IRQHandler+0x654>)
 80033c6:	f001 fd4c 	bl	8004e62 <HAL_GPIO_TogglePin>
									HAL_GPIO_TogglePin(SW5_GPIO_Port, SW5_Pin);
 80033ca:	2110      	movs	r1, #16
 80033cc:	4891      	ldr	r0, [pc, #580]	; (8003614 <EXTI15_10_IRQHandler+0x654>)
 80033ce:	f001 fd48 	bl	8004e62 <HAL_GPIO_TogglePin>
									HAL_GPIO_TogglePin(SW6_GPIO_Port, SW6_Pin);
 80033d2:	2120      	movs	r1, #32
 80033d4:	488f      	ldr	r0, [pc, #572]	; (8003614 <EXTI15_10_IRQHandler+0x654>)
 80033d6:	f001 fd44 	bl	8004e62 <HAL_GPIO_TogglePin>
									//
									goto END2;
 80033da:	bf00      	nop
								}
							}
								END2:
								break;
 80033dc:	e007      	b.n	80033ee <EXTI15_10_IRQHandler+0x42e>
				for(uint8_t i=1;i<5;i++)
 80033de:	79bb      	ldrb	r3, [r7, #6]
 80033e0:	3301      	adds	r3, #1
 80033e2:	71bb      	strb	r3, [r7, #6]
 80033e4:	79bb      	ldrb	r3, [r7, #6]
 80033e6:	2b04      	cmp	r3, #4
 80033e8:	f67f af14 	bls.w	8003214 <EXTI15_10_IRQHandler+0x254>
 80033ec:	e000      	b.n	80033f0 <EXTI15_10_IRQHandler+0x430>
								break;
 80033ee:	bf00      	nop
						}
			}
				HAL_GPIO_WritePin(COL1_GPIO_Port,COL1_Pin, GPIO_PIN_RESET);
 80033f0:	2200      	movs	r2, #0
 80033f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80033f6:	4885      	ldr	r0, [pc, #532]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 80033f8:	f001 fd1a 	bl	8004e30 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(COL2_GPIO_Port,COL2_Pin, GPIO_PIN_RESET);
 80033fc:	2200      	movs	r2, #0
 80033fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003402:	4882      	ldr	r0, [pc, #520]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 8003404:	f001 fd14 	bl	8004e30 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(COL3_GPIO_Port,COL3_Pin, GPIO_PIN_RESET);
 8003408:	2200      	movs	r2, #0
 800340a:	2180      	movs	r1, #128	; 0x80
 800340c:	487f      	ldr	r0, [pc, #508]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 800340e:	f001 fd0f 	bl	8004e30 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(COL4_GPIO_Port,COL4_Pin, GPIO_PIN_RESET);
 8003412:	2200      	movs	r2, #0
 8003414:	2102      	movs	r1, #2
 8003416:	4881      	ldr	r0, [pc, #516]	; (800361c <EXTI15_10_IRQHandler+0x65c>)
 8003418:	f001 fd0a 	bl	8004e30 <HAL_GPIO_WritePin>
  }

		//ROW3
			if(HAL_GPIO_ReadPin(ROW3_GPIO_Port, ROW3_Pin)==0)
 800341c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003420:	487a      	ldr	r0, [pc, #488]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 8003422:	f001 fced 	bl	8004e00 <HAL_GPIO_ReadPin>
 8003426:	4603      	mov	r3, r0
 8003428:	2b00      	cmp	r3, #0
 800342a:	f040 80a3 	bne.w	8003574 <EXTI15_10_IRQHandler+0x5b4>
			{
				for(uint8_t i=1;i<5;i++)
 800342e:	2301      	movs	r3, #1
 8003430:	717b      	strb	r3, [r7, #5]
 8003432:	e083      	b.n	800353c <EXTI15_10_IRQHandler+0x57c>
				{
						HAL_GPIO_WritePin(COL1_GPIO_Port,COL1_Pin, GPIO_PIN_SET);
 8003434:	2201      	movs	r2, #1
 8003436:	f44f 7100 	mov.w	r1, #512	; 0x200
 800343a:	4874      	ldr	r0, [pc, #464]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 800343c:	f001 fcf8 	bl	8004e30 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(COL2_GPIO_Port,COL2_Pin, GPIO_PIN_SET);
 8003440:	2201      	movs	r2, #1
 8003442:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003446:	4871      	ldr	r0, [pc, #452]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 8003448:	f001 fcf2 	bl	8004e30 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(COL3_GPIO_Port,COL3_Pin, GPIO_PIN_SET);
 800344c:	2201      	movs	r2, #1
 800344e:	2180      	movs	r1, #128	; 0x80
 8003450:	486e      	ldr	r0, [pc, #440]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 8003452:	f001 fced 	bl	8004e30 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(COL4_GPIO_Port,COL4_Pin, GPIO_PIN_SET);
 8003456:	2201      	movs	r2, #1
 8003458:	2102      	movs	r1, #2
 800345a:	4870      	ldr	r0, [pc, #448]	; (800361c <EXTI15_10_IRQHandler+0x65c>)
 800345c:	f001 fce8 	bl	8004e30 <HAL_GPIO_WritePin>

						switch (i) {
 8003460:	797b      	ldrb	r3, [r7, #5]
 8003462:	3b01      	subs	r3, #1
 8003464:	2b03      	cmp	r3, #3
 8003466:	d825      	bhi.n	80034b4 <EXTI15_10_IRQHandler+0x4f4>
 8003468:	a201      	add	r2, pc, #4	; (adr r2, 8003470 <EXTI15_10_IRQHandler+0x4b0>)
 800346a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800346e:	bf00      	nop
 8003470:	08003481 	.word	0x08003481
 8003474:	0800348f 	.word	0x0800348f
 8003478:	0800349d 	.word	0x0800349d
 800347c:	080034a9 	.word	0x080034a9
							case 1:
								HAL_GPIO_WritePin(COL1_GPIO_Port,COL1_Pin, GPIO_PIN_RESET);
 8003480:	2200      	movs	r2, #0
 8003482:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003486:	4861      	ldr	r0, [pc, #388]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 8003488:	f001 fcd2 	bl	8004e30 <HAL_GPIO_WritePin>
								break;
 800348c:	e013      	b.n	80034b6 <EXTI15_10_IRQHandler+0x4f6>
							case 2:
								HAL_GPIO_WritePin(COL2_GPIO_Port,COL2_Pin, GPIO_PIN_RESET);
 800348e:	2200      	movs	r2, #0
 8003490:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003494:	485d      	ldr	r0, [pc, #372]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 8003496:	f001 fccb 	bl	8004e30 <HAL_GPIO_WritePin>
								break;
 800349a:	e00c      	b.n	80034b6 <EXTI15_10_IRQHandler+0x4f6>
							case 3:
								HAL_GPIO_WritePin(COL3_GPIO_Port,COL3_Pin, GPIO_PIN_RESET);
 800349c:	2200      	movs	r2, #0
 800349e:	2180      	movs	r1, #128	; 0x80
 80034a0:	485a      	ldr	r0, [pc, #360]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 80034a2:	f001 fcc5 	bl	8004e30 <HAL_GPIO_WritePin>
								break;
 80034a6:	e006      	b.n	80034b6 <EXTI15_10_IRQHandler+0x4f6>
							case 4:
								HAL_GPIO_WritePin(COL4_GPIO_Port,COL4_Pin, GPIO_PIN_RESET);
 80034a8:	2200      	movs	r2, #0
 80034aa:	2102      	movs	r1, #2
 80034ac:	485b      	ldr	r0, [pc, #364]	; (800361c <EXTI15_10_IRQHandler+0x65c>)
 80034ae:	f001 fcbf 	bl	8004e30 <HAL_GPIO_WritePin>
								break;
 80034b2:	e000      	b.n	80034b6 <EXTI15_10_IRQHandler+0x4f6>
							default:
								break;
 80034b4:	bf00      	nop
						}

						if(HAL_GPIO_ReadPin(ROW3_GPIO_Port, ROW3_Pin)==0)
 80034b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80034ba:	4854      	ldr	r0, [pc, #336]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 80034bc:	f001 fca0 	bl	8004e00 <HAL_GPIO_ReadPin>
 80034c0:	4603      	mov	r3, r0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d137      	bne.n	8003536 <EXTI15_10_IRQHandler+0x576>
						{
							switch(i)
 80034c6:	797b      	ldrb	r3, [r7, #5]
 80034c8:	3b01      	subs	r3, #1
 80034ca:	2b03      	cmp	r3, #3
 80034cc:	d83b      	bhi.n	8003546 <EXTI15_10_IRQHandler+0x586>
 80034ce:	a201      	add	r2, pc, #4	; (adr r2, 80034d4 <EXTI15_10_IRQHandler+0x514>)
 80034d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034d4:	080034e5 	.word	0x080034e5
 80034d8:	080034f9 	.word	0x080034f9
 80034dc:	0800350d 	.word	0x0800350d
 80034e0:	08003521 	.word	0x08003521
							{
								case 1:
								{
									while(HAL_GPIO_ReadPin(ROW3_GPIO_Port, ROW3_Pin)==0){}
 80034e4:	bf00      	nop
 80034e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80034ea:	4848      	ldr	r0, [pc, #288]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 80034ec:	f001 fc88 	bl	8004e00 <HAL_GPIO_ReadPin>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d0f7      	beq.n	80034e6 <EXTI15_10_IRQHandler+0x526>
									//
									goto END3;
 80034f6:	e01d      	b.n	8003534 <EXTI15_10_IRQHandler+0x574>
								}
								case 2:
								{
									while(HAL_GPIO_ReadPin(ROW3_GPIO_Port, ROW3_Pin)==0){}
 80034f8:	bf00      	nop
 80034fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80034fe:	4843      	ldr	r0, [pc, #268]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 8003500:	f001 fc7e 	bl	8004e00 <HAL_GPIO_ReadPin>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	d0f7      	beq.n	80034fa <EXTI15_10_IRQHandler+0x53a>
									//
									goto END3;
 800350a:	e013      	b.n	8003534 <EXTI15_10_IRQHandler+0x574>
								}
								case 3:
								{
									while(HAL_GPIO_ReadPin(ROW3_GPIO_Port, ROW3_Pin)==0){}
 800350c:	bf00      	nop
 800350e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003512:	483e      	ldr	r0, [pc, #248]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 8003514:	f001 fc74 	bl	8004e00 <HAL_GPIO_ReadPin>
 8003518:	4603      	mov	r3, r0
 800351a:	2b00      	cmp	r3, #0
 800351c:	d0f7      	beq.n	800350e <EXTI15_10_IRQHandler+0x54e>
									//
									goto END3;
 800351e:	e009      	b.n	8003534 <EXTI15_10_IRQHandler+0x574>
								}
								case 4:
								{
									while(HAL_GPIO_ReadPin(ROW3_GPIO_Port, ROW3_Pin)==0){}
 8003520:	bf00      	nop
 8003522:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003526:	4839      	ldr	r0, [pc, #228]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 8003528:	f001 fc6a 	bl	8004e00 <HAL_GPIO_ReadPin>
 800352c:	4603      	mov	r3, r0
 800352e:	2b00      	cmp	r3, #0
 8003530:	d0f7      	beq.n	8003522 <EXTI15_10_IRQHandler+0x562>
									//
									goto END3;
 8003532:	bf00      	nop
								}
							}
								END3:
								break;
 8003534:	e007      	b.n	8003546 <EXTI15_10_IRQHandler+0x586>
				for(uint8_t i=1;i<5;i++)
 8003536:	797b      	ldrb	r3, [r7, #5]
 8003538:	3301      	adds	r3, #1
 800353a:	717b      	strb	r3, [r7, #5]
 800353c:	797b      	ldrb	r3, [r7, #5]
 800353e:	2b04      	cmp	r3, #4
 8003540:	f67f af78 	bls.w	8003434 <EXTI15_10_IRQHandler+0x474>
 8003544:	e000      	b.n	8003548 <EXTI15_10_IRQHandler+0x588>
								break;
 8003546:	bf00      	nop
						}
			}
				HAL_GPIO_WritePin(COL1_GPIO_Port,COL1_Pin, GPIO_PIN_RESET);
 8003548:	2200      	movs	r2, #0
 800354a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800354e:	482f      	ldr	r0, [pc, #188]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 8003550:	f001 fc6e 	bl	8004e30 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(COL2_GPIO_Port,COL2_Pin, GPIO_PIN_RESET);
 8003554:	2200      	movs	r2, #0
 8003556:	f44f 7180 	mov.w	r1, #256	; 0x100
 800355a:	482c      	ldr	r0, [pc, #176]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 800355c:	f001 fc68 	bl	8004e30 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(COL3_GPIO_Port,COL3_Pin, GPIO_PIN_RESET);
 8003560:	2200      	movs	r2, #0
 8003562:	2180      	movs	r1, #128	; 0x80
 8003564:	4829      	ldr	r0, [pc, #164]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 8003566:	f001 fc63 	bl	8004e30 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(COL4_GPIO_Port,COL4_Pin, GPIO_PIN_RESET);
 800356a:	2200      	movs	r2, #0
 800356c:	2102      	movs	r1, #2
 800356e:	482b      	ldr	r0, [pc, #172]	; (800361c <EXTI15_10_IRQHandler+0x65c>)
 8003570:	f001 fc5e 	bl	8004e30 <HAL_GPIO_WritePin>
  }

			//ROW4
				if(HAL_GPIO_ReadPin(ROW4_GPIO_Port, ROW4_Pin)==0)
 8003574:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003578:	4824      	ldr	r0, [pc, #144]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 800357a:	f001 fc41 	bl	8004e00 <HAL_GPIO_ReadPin>
 800357e:	4603      	mov	r3, r0
 8003580:	2b00      	cmp	r3, #0
 8003582:	f040 80ad 	bne.w	80036e0 <EXTI15_10_IRQHandler+0x720>
				{
					for(uint8_t i=1;i<5;i++)
 8003586:	2301      	movs	r3, #1
 8003588:	713b      	strb	r3, [r7, #4]
 800358a:	e08d      	b.n	80036a8 <EXTI15_10_IRQHandler+0x6e8>
					{
							HAL_GPIO_WritePin(COL1_GPIO_Port,COL1_Pin, GPIO_PIN_SET);
 800358c:	2201      	movs	r2, #1
 800358e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003592:	481e      	ldr	r0, [pc, #120]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 8003594:	f001 fc4c 	bl	8004e30 <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(COL2_GPIO_Port,COL2_Pin, GPIO_PIN_SET);
 8003598:	2201      	movs	r2, #1
 800359a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800359e:	481b      	ldr	r0, [pc, #108]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 80035a0:	f001 fc46 	bl	8004e30 <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(COL3_GPIO_Port,COL3_Pin, GPIO_PIN_SET);
 80035a4:	2201      	movs	r2, #1
 80035a6:	2180      	movs	r1, #128	; 0x80
 80035a8:	4818      	ldr	r0, [pc, #96]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 80035aa:	f001 fc41 	bl	8004e30 <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(COL4_GPIO_Port,COL4_Pin, GPIO_PIN_SET);
 80035ae:	2201      	movs	r2, #1
 80035b0:	2102      	movs	r1, #2
 80035b2:	481a      	ldr	r0, [pc, #104]	; (800361c <EXTI15_10_IRQHandler+0x65c>)
 80035b4:	f001 fc3c 	bl	8004e30 <HAL_GPIO_WritePin>

							switch (i) {
 80035b8:	793b      	ldrb	r3, [r7, #4]
 80035ba:	3b01      	subs	r3, #1
 80035bc:	2b03      	cmp	r3, #3
 80035be:	d82f      	bhi.n	8003620 <EXTI15_10_IRQHandler+0x660>
 80035c0:	a201      	add	r2, pc, #4	; (adr r2, 80035c8 <EXTI15_10_IRQHandler+0x608>)
 80035c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035c6:	bf00      	nop
 80035c8:	080035d9 	.word	0x080035d9
 80035cc:	080035e7 	.word	0x080035e7
 80035d0:	080035f5 	.word	0x080035f5
 80035d4:	08003601 	.word	0x08003601
								case 1:
									HAL_GPIO_WritePin(COL1_GPIO_Port,COL1_Pin, GPIO_PIN_RESET);
 80035d8:	2200      	movs	r2, #0
 80035da:	f44f 7100 	mov.w	r1, #512	; 0x200
 80035de:	480b      	ldr	r0, [pc, #44]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 80035e0:	f001 fc26 	bl	8004e30 <HAL_GPIO_WritePin>
									break;
 80035e4:	e01d      	b.n	8003622 <EXTI15_10_IRQHandler+0x662>
								case 2:
									HAL_GPIO_WritePin(COL2_GPIO_Port,COL2_Pin, GPIO_PIN_RESET);
 80035e6:	2200      	movs	r2, #0
 80035e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80035ec:	4807      	ldr	r0, [pc, #28]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 80035ee:	f001 fc1f 	bl	8004e30 <HAL_GPIO_WritePin>
									break;
 80035f2:	e016      	b.n	8003622 <EXTI15_10_IRQHandler+0x662>
								case 3:
									HAL_GPIO_WritePin(COL3_GPIO_Port,COL3_Pin, GPIO_PIN_RESET);
 80035f4:	2200      	movs	r2, #0
 80035f6:	2180      	movs	r1, #128	; 0x80
 80035f8:	4804      	ldr	r0, [pc, #16]	; (800360c <EXTI15_10_IRQHandler+0x64c>)
 80035fa:	f001 fc19 	bl	8004e30 <HAL_GPIO_WritePin>
									break;
 80035fe:	e010      	b.n	8003622 <EXTI15_10_IRQHandler+0x662>
								case 4:
									HAL_GPIO_WritePin(COL4_GPIO_Port,COL4_Pin, GPIO_PIN_RESET);
 8003600:	2200      	movs	r2, #0
 8003602:	2102      	movs	r1, #2
 8003604:	4805      	ldr	r0, [pc, #20]	; (800361c <EXTI15_10_IRQHandler+0x65c>)
 8003606:	f001 fc13 	bl	8004e30 <HAL_GPIO_WritePin>
									break;
 800360a:	e00a      	b.n	8003622 <EXTI15_10_IRQHandler+0x662>
 800360c:	40021000 	.word	0x40021000
 8003610:	20000000 	.word	0x20000000
 8003614:	40020c00 	.word	0x40020c00
 8003618:	20000204 	.word	0x20000204
 800361c:	40021800 	.word	0x40021800
								default:
									break;
 8003620:	bf00      	nop
							}

							if(HAL_GPIO_ReadPin(ROW4_GPIO_Port, ROW4_Pin)==0)
 8003622:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003626:	4833      	ldr	r0, [pc, #204]	; (80036f4 <EXTI15_10_IRQHandler+0x734>)
 8003628:	f001 fbea 	bl	8004e00 <HAL_GPIO_ReadPin>
 800362c:	4603      	mov	r3, r0
 800362e:	2b00      	cmp	r3, #0
 8003630:	d137      	bne.n	80036a2 <EXTI15_10_IRQHandler+0x6e2>
							{
								switch(i)
 8003632:	793b      	ldrb	r3, [r7, #4]
 8003634:	3b01      	subs	r3, #1
 8003636:	2b03      	cmp	r3, #3
 8003638:	d83b      	bhi.n	80036b2 <EXTI15_10_IRQHandler+0x6f2>
 800363a:	a201      	add	r2, pc, #4	; (adr r2, 8003640 <EXTI15_10_IRQHandler+0x680>)
 800363c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003640:	08003651 	.word	0x08003651
 8003644:	08003665 	.word	0x08003665
 8003648:	08003679 	.word	0x08003679
 800364c:	0800368d 	.word	0x0800368d
								{
									case 1:
									{
										while(HAL_GPIO_ReadPin(ROW4_GPIO_Port, ROW4_Pin)==0){}
 8003650:	bf00      	nop
 8003652:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003656:	4827      	ldr	r0, [pc, #156]	; (80036f4 <EXTI15_10_IRQHandler+0x734>)
 8003658:	f001 fbd2 	bl	8004e00 <HAL_GPIO_ReadPin>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d0f7      	beq.n	8003652 <EXTI15_10_IRQHandler+0x692>
										//
										goto END4;
 8003662:	e01d      	b.n	80036a0 <EXTI15_10_IRQHandler+0x6e0>
									}
									case 2:
									{
										while(HAL_GPIO_ReadPin(ROW4_GPIO_Port, ROW4_Pin)==0){}
 8003664:	bf00      	nop
 8003666:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800366a:	4822      	ldr	r0, [pc, #136]	; (80036f4 <EXTI15_10_IRQHandler+0x734>)
 800366c:	f001 fbc8 	bl	8004e00 <HAL_GPIO_ReadPin>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d0f7      	beq.n	8003666 <EXTI15_10_IRQHandler+0x6a6>
										//
										goto END4;
 8003676:	e013      	b.n	80036a0 <EXTI15_10_IRQHandler+0x6e0>
									}
									case 3:
									{
										while(HAL_GPIO_ReadPin(ROW4_GPIO_Port, ROW4_Pin)==0){}
 8003678:	bf00      	nop
 800367a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800367e:	481d      	ldr	r0, [pc, #116]	; (80036f4 <EXTI15_10_IRQHandler+0x734>)
 8003680:	f001 fbbe 	bl	8004e00 <HAL_GPIO_ReadPin>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d0f7      	beq.n	800367a <EXTI15_10_IRQHandler+0x6ba>
										//
										goto END4;
 800368a:	e009      	b.n	80036a0 <EXTI15_10_IRQHandler+0x6e0>
									}
									case 4:
									{
										while(HAL_GPIO_ReadPin(ROW4_GPIO_Port, ROW4_Pin)==0){}
 800368c:	bf00      	nop
 800368e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003692:	4818      	ldr	r0, [pc, #96]	; (80036f4 <EXTI15_10_IRQHandler+0x734>)
 8003694:	f001 fbb4 	bl	8004e00 <HAL_GPIO_ReadPin>
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	d0f7      	beq.n	800368e <EXTI15_10_IRQHandler+0x6ce>
										//
										goto END4;
 800369e:	bf00      	nop
									}
								}
									END4:
									break;
 80036a0:	e007      	b.n	80036b2 <EXTI15_10_IRQHandler+0x6f2>
					for(uint8_t i=1;i<5;i++)
 80036a2:	793b      	ldrb	r3, [r7, #4]
 80036a4:	3301      	adds	r3, #1
 80036a6:	713b      	strb	r3, [r7, #4]
 80036a8:	793b      	ldrb	r3, [r7, #4]
 80036aa:	2b04      	cmp	r3, #4
 80036ac:	f67f af6e 	bls.w	800358c <EXTI15_10_IRQHandler+0x5cc>
 80036b0:	e000      	b.n	80036b4 <EXTI15_10_IRQHandler+0x6f4>
									break;
 80036b2:	bf00      	nop
							}
				}
					HAL_GPIO_WritePin(COL1_GPIO_Port,COL1_Pin, GPIO_PIN_RESET);
 80036b4:	2200      	movs	r2, #0
 80036b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80036ba:	480e      	ldr	r0, [pc, #56]	; (80036f4 <EXTI15_10_IRQHandler+0x734>)
 80036bc:	f001 fbb8 	bl	8004e30 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(COL2_GPIO_Port,COL2_Pin, GPIO_PIN_RESET);
 80036c0:	2200      	movs	r2, #0
 80036c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80036c6:	480b      	ldr	r0, [pc, #44]	; (80036f4 <EXTI15_10_IRQHandler+0x734>)
 80036c8:	f001 fbb2 	bl	8004e30 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(COL3_GPIO_Port,COL3_Pin, GPIO_PIN_RESET);
 80036cc:	2200      	movs	r2, #0
 80036ce:	2180      	movs	r1, #128	; 0x80
 80036d0:	4808      	ldr	r0, [pc, #32]	; (80036f4 <EXTI15_10_IRQHandler+0x734>)
 80036d2:	f001 fbad 	bl	8004e30 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(COL4_GPIO_Port,COL4_Pin, GPIO_PIN_RESET);
 80036d6:	2200      	movs	r2, #0
 80036d8:	2102      	movs	r1, #2
 80036da:	4807      	ldr	r0, [pc, #28]	; (80036f8 <EXTI15_10_IRQHandler+0x738>)
 80036dc:	f001 fba8 	bl	8004e30 <HAL_GPIO_WritePin>
	  }

				tick = HAL_GetTick();
 80036e0:	f000 fab8 	bl	8003c54 <HAL_GetTick>
 80036e4:	4603      	mov	r3, r0
 80036e6:	4a05      	ldr	r2, [pc, #20]	; (80036fc <EXTI15_10_IRQHandler+0x73c>)
 80036e8:	6013      	str	r3, [r2, #0]
}
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80036ea:	bf00      	nop
 80036ec:	3708      	adds	r7, #8
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	bf00      	nop
 80036f4:	40021000 	.word	0x40021000
 80036f8:	40021800 	.word	0x40021800
 80036fc:	2000061c 	.word	0x2000061c

08003700 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003700:	b480      	push	{r7}
 8003702:	af00      	add	r7, sp, #0
	return 1;
 8003704:	2301      	movs	r3, #1
}
 8003706:	4618      	mov	r0, r3
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr

08003710 <_kill>:

int _kill(int pid, int sig)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b082      	sub	sp, #8
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
 8003718:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800371a:	f004 fbfb 	bl	8007f14 <__errno>
 800371e:	4603      	mov	r3, r0
 8003720:	2216      	movs	r2, #22
 8003722:	601a      	str	r2, [r3, #0]
	return -1;
 8003724:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003728:	4618      	mov	r0, r3
 800372a:	3708      	adds	r7, #8
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}

08003730 <_exit>:

void _exit (int status)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b082      	sub	sp, #8
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003738:	f04f 31ff 	mov.w	r1, #4294967295
 800373c:	6878      	ldr	r0, [r7, #4]
 800373e:	f7ff ffe7 	bl	8003710 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003742:	e7fe      	b.n	8003742 <_exit+0x12>

08003744 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b086      	sub	sp, #24
 8003748:	af00      	add	r7, sp, #0
 800374a:	60f8      	str	r0, [r7, #12]
 800374c:	60b9      	str	r1, [r7, #8]
 800374e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003750:	2300      	movs	r3, #0
 8003752:	617b      	str	r3, [r7, #20]
 8003754:	e00a      	b.n	800376c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003756:	f3af 8000 	nop.w
 800375a:	4601      	mov	r1, r0
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	1c5a      	adds	r2, r3, #1
 8003760:	60ba      	str	r2, [r7, #8]
 8003762:	b2ca      	uxtb	r2, r1
 8003764:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	3301      	adds	r3, #1
 800376a:	617b      	str	r3, [r7, #20]
 800376c:	697a      	ldr	r2, [r7, #20]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	429a      	cmp	r2, r3
 8003772:	dbf0      	blt.n	8003756 <_read+0x12>
	}

return len;
 8003774:	687b      	ldr	r3, [r7, #4]
}
 8003776:	4618      	mov	r0, r3
 8003778:	3718      	adds	r7, #24
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}

0800377e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800377e:	b580      	push	{r7, lr}
 8003780:	b086      	sub	sp, #24
 8003782:	af00      	add	r7, sp, #0
 8003784:	60f8      	str	r0, [r7, #12]
 8003786:	60b9      	str	r1, [r7, #8]
 8003788:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800378a:	2300      	movs	r3, #0
 800378c:	617b      	str	r3, [r7, #20]
 800378e:	e009      	b.n	80037a4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	1c5a      	adds	r2, r3, #1
 8003794:	60ba      	str	r2, [r7, #8]
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	4618      	mov	r0, r3
 800379a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	3301      	adds	r3, #1
 80037a2:	617b      	str	r3, [r7, #20]
 80037a4:	697a      	ldr	r2, [r7, #20]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	429a      	cmp	r2, r3
 80037aa:	dbf1      	blt.n	8003790 <_write+0x12>
	}
	return len;
 80037ac:	687b      	ldr	r3, [r7, #4]
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3718      	adds	r7, #24
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}

080037b6 <_close>:

int _close(int file)
{
 80037b6:	b480      	push	{r7}
 80037b8:	b083      	sub	sp, #12
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	6078      	str	r0, [r7, #4]
	return -1;
 80037be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	370c      	adds	r7, #12
 80037c6:	46bd      	mov	sp, r7
 80037c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037cc:	4770      	bx	lr

080037ce <_fstat>:


int _fstat(int file, struct stat *st)
{
 80037ce:	b480      	push	{r7}
 80037d0:	b083      	sub	sp, #12
 80037d2:	af00      	add	r7, sp, #0
 80037d4:	6078      	str	r0, [r7, #4]
 80037d6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80037de:	605a      	str	r2, [r3, #4]
	return 0;
 80037e0:	2300      	movs	r3, #0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	370c      	adds	r7, #12
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr

080037ee <_isatty>:

int _isatty(int file)
{
 80037ee:	b480      	push	{r7}
 80037f0:	b083      	sub	sp, #12
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
	return 1;
 80037f6:	2301      	movs	r3, #1
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	370c      	adds	r7, #12
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr

08003804 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003804:	b480      	push	{r7}
 8003806:	b085      	sub	sp, #20
 8003808:	af00      	add	r7, sp, #0
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	607a      	str	r2, [r7, #4]
	return 0;
 8003810:	2300      	movs	r3, #0
}
 8003812:	4618      	mov	r0, r3
 8003814:	3714      	adds	r7, #20
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr
	...

08003820 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b086      	sub	sp, #24
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003828:	4a14      	ldr	r2, [pc, #80]	; (800387c <_sbrk+0x5c>)
 800382a:	4b15      	ldr	r3, [pc, #84]	; (8003880 <_sbrk+0x60>)
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003834:	4b13      	ldr	r3, [pc, #76]	; (8003884 <_sbrk+0x64>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d102      	bne.n	8003842 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800383c:	4b11      	ldr	r3, [pc, #68]	; (8003884 <_sbrk+0x64>)
 800383e:	4a12      	ldr	r2, [pc, #72]	; (8003888 <_sbrk+0x68>)
 8003840:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003842:	4b10      	ldr	r3, [pc, #64]	; (8003884 <_sbrk+0x64>)
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	4413      	add	r3, r2
 800384a:	693a      	ldr	r2, [r7, #16]
 800384c:	429a      	cmp	r2, r3
 800384e:	d207      	bcs.n	8003860 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003850:	f004 fb60 	bl	8007f14 <__errno>
 8003854:	4603      	mov	r3, r0
 8003856:	220c      	movs	r2, #12
 8003858:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800385a:	f04f 33ff 	mov.w	r3, #4294967295
 800385e:	e009      	b.n	8003874 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003860:	4b08      	ldr	r3, [pc, #32]	; (8003884 <_sbrk+0x64>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003866:	4b07      	ldr	r3, [pc, #28]	; (8003884 <_sbrk+0x64>)
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	4413      	add	r3, r2
 800386e:	4a05      	ldr	r2, [pc, #20]	; (8003884 <_sbrk+0x64>)
 8003870:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003872:	68fb      	ldr	r3, [r7, #12]
}
 8003874:	4618      	mov	r0, r3
 8003876:	3718      	adds	r7, #24
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}
 800387c:	20020000 	.word	0x20020000
 8003880:	00000400 	.word	0x00000400
 8003884:	20000210 	.word	0x20000210
 8003888:	20000658 	.word	0x20000658

0800388c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800388c:	b480      	push	{r7}
 800388e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003890:	4b06      	ldr	r3, [pc, #24]	; (80038ac <SystemInit+0x20>)
 8003892:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003896:	4a05      	ldr	r2, [pc, #20]	; (80038ac <SystemInit+0x20>)
 8003898:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800389c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80038a0:	bf00      	nop
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr
 80038aa:	bf00      	nop
 80038ac:	e000ed00 	.word	0xe000ed00

080038b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80038b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80038e8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80038b4:	480d      	ldr	r0, [pc, #52]	; (80038ec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80038b6:	490e      	ldr	r1, [pc, #56]	; (80038f0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80038b8:	4a0e      	ldr	r2, [pc, #56]	; (80038f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80038ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80038bc:	e002      	b.n	80038c4 <LoopCopyDataInit>

080038be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038c2:	3304      	adds	r3, #4

080038c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80038c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80038c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038c8:	d3f9      	bcc.n	80038be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038ca:	4a0b      	ldr	r2, [pc, #44]	; (80038f8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80038cc:	4c0b      	ldr	r4, [pc, #44]	; (80038fc <LoopFillZerobss+0x26>)
  movs r3, #0
 80038ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80038d0:	e001      	b.n	80038d6 <LoopFillZerobss>

080038d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80038d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038d4:	3204      	adds	r2, #4

080038d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038d8:	d3fb      	bcc.n	80038d2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80038da:	f7ff ffd7 	bl	800388c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80038de:	f004 fb1f 	bl	8007f20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80038e2:	f7fd fb83 	bl	8000fec <main>
  bx  lr    
 80038e6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80038e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80038ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80038f0:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80038f4:	0800eb4c 	.word	0x0800eb4c
  ldr r2, =_sbss
 80038f8:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80038fc:	20000654 	.word	0x20000654

08003900 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003900:	e7fe      	b.n	8003900 <ADC_IRQHandler>
	...

08003904 <LCD_write_byte>:

};


void LCD_write_byte(unsigned char dt, unsigned char command)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	4603      	mov	r3, r0
 800390c:	460a      	mov	r2, r1
 800390e:	71fb      	strb	r3, [r7, #7]
 8003910:	4613      	mov	r3, r2
 8003912:	71bb      	strb	r3, [r7, #6]
	unsigned char i;  	
    sce0; 	
 8003914:	2200      	movs	r2, #0
 8003916:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800391a:	4826      	ldr	r0, [pc, #152]	; (80039b4 <LCD_write_byte+0xb0>)
 800391c:	f001 fa88 	bl	8004e30 <HAL_GPIO_WritePin>
	if(command)
 8003920:	79bb      	ldrb	r3, [r7, #6]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d006      	beq.n	8003934 <LCD_write_byte+0x30>
		dc1;
 8003926:	2201      	movs	r2, #1
 8003928:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800392c:	4822      	ldr	r0, [pc, #136]	; (80039b8 <LCD_write_byte+0xb4>)
 800392e:	f001 fa7f 	bl	8004e30 <HAL_GPIO_WritePin>
 8003932:	e005      	b.n	8003940 <LCD_write_byte+0x3c>
	else
		dc0;		
 8003934:	2200      	movs	r2, #0
 8003936:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800393a:	481f      	ldr	r0, [pc, #124]	; (80039b8 <LCD_write_byte+0xb4>)
 800393c:	f001 fa78 	bl	8004e30 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8003940:	2300      	movs	r3, #0
 8003942:	73fb      	strb	r3, [r7, #15]
 8003944:	e028      	b.n	8003998 <LCD_write_byte+0x94>
	{ 
		if(dt&0x80)
 8003946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800394a:	2b00      	cmp	r3, #0
 800394c:	da06      	bge.n	800395c <LCD_write_byte+0x58>
			sdin1;
 800394e:	2201      	movs	r2, #1
 8003950:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003954:	4818      	ldr	r0, [pc, #96]	; (80039b8 <LCD_write_byte+0xb4>)
 8003956:	f001 fa6b 	bl	8004e30 <HAL_GPIO_WritePin>
 800395a:	e005      	b.n	8003968 <LCD_write_byte+0x64>
		else
			sdin0;
 800395c:	2200      	movs	r2, #0
 800395e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003962:	4815      	ldr	r0, [pc, #84]	; (80039b8 <LCD_write_byte+0xb4>)
 8003964:	f001 fa64 	bl	8004e30 <HAL_GPIO_WritePin>
		dt=dt<<1;	
 8003968:	79fb      	ldrb	r3, [r7, #7]
 800396a:	005b      	lsls	r3, r3, #1
 800396c:	71fb      	strb	r3, [r7, #7]
		sclk0;
 800396e:	2200      	movs	r2, #0
 8003970:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003974:	4810      	ldr	r0, [pc, #64]	; (80039b8 <LCD_write_byte+0xb4>)
 8003976:	f001 fa5b 	bl	8004e30 <HAL_GPIO_WritePin>
		sclk1;
 800397a:	2201      	movs	r2, #1
 800397c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003980:	480d      	ldr	r0, [pc, #52]	; (80039b8 <LCD_write_byte+0xb4>)
 8003982:	f001 fa55 	bl	8004e30 <HAL_GPIO_WritePin>
		sclk0;		
 8003986:	2200      	movs	r2, #0
 8003988:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800398c:	480a      	ldr	r0, [pc, #40]	; (80039b8 <LCD_write_byte+0xb4>)
 800398e:	f001 fa4f 	bl	8004e30 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8003992:	7bfb      	ldrb	r3, [r7, #15]
 8003994:	3301      	adds	r3, #1
 8003996:	73fb      	strb	r3, [r7, #15]
 8003998:	7bfb      	ldrb	r3, [r7, #15]
 800399a:	2b07      	cmp	r3, #7
 800399c:	d9d3      	bls.n	8003946 <LCD_write_byte+0x42>
	}
	sce1;
 800399e:	2201      	movs	r2, #1
 80039a0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80039a4:	4803      	ldr	r0, [pc, #12]	; (80039b4 <LCD_write_byte+0xb0>)
 80039a6:	f001 fa43 	bl	8004e30 <HAL_GPIO_WritePin>
}
 80039aa:	bf00      	nop
 80039ac:	3710      	adds	r7, #16
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	bf00      	nop
 80039b4:	40021000 	.word	0x40021000
 80039b8:	40020400 	.word	0x40020400

080039bc <LCD_init>:



void LCD_init(void)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	af00      	add	r7, sp, #0
	//backled1;
	sce0;
 80039c0:	2200      	movs	r2, #0
 80039c2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80039c6:	481e      	ldr	r0, [pc, #120]	; (8003a40 <LCD_init+0x84>)
 80039c8:	f001 fa32 	bl	8004e30 <HAL_GPIO_WritePin>
	res1;
 80039cc:	2201      	movs	r2, #1
 80039ce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80039d2:	481b      	ldr	r0, [pc, #108]	; (8003a40 <LCD_init+0x84>)
 80039d4:	f001 fa2c 	bl	8004e30 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80039d8:	2064      	movs	r0, #100	; 0x64
 80039da:	f000 f947 	bl	8003c6c <HAL_Delay>
	res0;  	
 80039de:	2200      	movs	r2, #0
 80039e0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80039e4:	4816      	ldr	r0, [pc, #88]	; (8003a40 <LCD_init+0x84>)
 80039e6:	f001 fa23 	bl	8004e30 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 80039ea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80039ee:	f000 f93d 	bl	8003c6c <HAL_Delay>
	res1;
 80039f2:	2201      	movs	r2, #1
 80039f4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80039f8:	4811      	ldr	r0, [pc, #68]	; (8003a40 <LCD_init+0x84>)
 80039fa:	f001 fa19 	bl	8004e30 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80039fe:	2064      	movs	r0, #100	; 0x64
 8003a00:	f000 f934 	bl	8003c6c <HAL_Delay>
	LCD_write_byte(0x27,0);//LCD
 8003a04:	2100      	movs	r1, #0
 8003a06:	2027      	movs	r0, #39	; 0x27
 8003a08:	f7ff ff7c 	bl	8003904 <LCD_write_byte>
	LCD_write_byte(0xA1,0);//VOP3.00-10.68
 8003a0c:	2100      	movs	r1, #0
 8003a0e:	20a1      	movs	r0, #161	; 0xa1
 8003a10:	f7ff ff78 	bl	8003904 <LCD_write_byte>
	//Vlcd=3.06+(VOP)*0.06,VOP0B0101 000080Vlcd=7.86V
	LCD_write_byte(0x14,0);//
 8003a14:	2100      	movs	r1, #0
 8003a16:	2014      	movs	r0, #20
 8003a18:	f7ff ff74 	bl	8003904 <LCD_write_byte>
	LCD_write_byte(0x20,0);//LCD
 8003a1c:	2100      	movs	r1, #0
 8003a1e:	2020      	movs	r0, #32
 8003a20:	f7ff ff70 	bl	8003904 <LCD_write_byte>
	LCD_write_byte(0x0C,0);//:
 8003a24:	2100      	movs	r1, #0
 8003a26:	200c      	movs	r0, #12
 8003a28:	f7ff ff6c 	bl	8003904 <LCD_write_byte>

	LCD_clear();
 8003a2c:	f000 f834 	bl	8003a98 <LCD_clear>
	sce1;
 8003a30:	2201      	movs	r2, #1
 8003a32:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003a36:	4802      	ldr	r0, [pc, #8]	; (8003a40 <LCD_init+0x84>)
 8003a38:	f001 f9fa 	bl	8004e30 <HAL_GPIO_WritePin>
}
 8003a3c:	bf00      	nop
 8003a3e:	bd80      	pop	{r7, pc}
 8003a40:	40021000 	.word	0x40021000

08003a44 <LCD_set_XY>:

void LCD_set_XY(unsigned char X, unsigned char Y)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b082      	sub	sp, #8
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	460a      	mov	r2, r1
 8003a4e:	71fb      	strb	r3, [r7, #7]
 8003a50:	4613      	mov	r3, r2
 8003a52:	71bb      	strb	r3, [r7, #6]
	sce0;
 8003a54:	2200      	movs	r2, #0
 8003a56:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003a5a:	480e      	ldr	r0, [pc, #56]	; (8003a94 <LCD_set_XY+0x50>)
 8003a5c:	f001 f9e8 	bl	8004e30 <HAL_GPIO_WritePin>
	LCD_write_byte(0x40 | Y, 0);// column
 8003a60:	79bb      	ldrb	r3, [r7, #6]
 8003a62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	2100      	movs	r1, #0
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f7ff ff4a 	bl	8003904 <LCD_write_byte>
	LCD_write_byte(0x80 | X, 0);// row
 8003a70:	79fb      	ldrb	r3, [r7, #7]
 8003a72:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	2100      	movs	r1, #0
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f7ff ff42 	bl	8003904 <LCD_write_byte>
	sce1;
 8003a80:	2201      	movs	r2, #1
 8003a82:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003a86:	4803      	ldr	r0, [pc, #12]	; (8003a94 <LCD_set_XY+0x50>)
 8003a88:	f001 f9d2 	bl	8004e30 <HAL_GPIO_WritePin>
} 
 8003a8c:	bf00      	nop
 8003a8e:	3708      	adds	r7, #8
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	40021000 	.word	0x40021000

08003a98 <LCD_clear>:

void LCD_clear(void)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b082      	sub	sp, #8
 8003a9c:	af00      	add	r7, sp, #0
	sce0;
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003aa4:	4814      	ldr	r0, [pc, #80]	; (8003af8 <LCD_clear+0x60>)
 8003aa6:	f001 f9c3 	bl	8004e30 <HAL_GPIO_WritePin>
	unsigned char t;
	unsigned char k;
	LCD_set_XY(0,0);
 8003aaa:	2100      	movs	r1, #0
 8003aac:	2000      	movs	r0, #0
 8003aae:	f7ff ffc9 	bl	8003a44 <LCD_set_XY>
	for(t=0;t<6;t++)
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	71fb      	strb	r3, [r7, #7]
 8003ab6:	e012      	b.n	8003ade <LCD_clear+0x46>
	{ 
		for(k=0;k<84;k++)
 8003ab8:	2300      	movs	r3, #0
 8003aba:	71bb      	strb	r3, [r7, #6]
 8003abc:	e009      	b.n	8003ad2 <LCD_clear+0x3a>
		{ 
			HAL_Delay(1);
 8003abe:	2001      	movs	r0, #1
 8003ac0:	f000 f8d4 	bl	8003c6c <HAL_Delay>
			LCD_write_byte(0x00,1);	 						
 8003ac4:	2101      	movs	r1, #1
 8003ac6:	2000      	movs	r0, #0
 8003ac8:	f7ff ff1c 	bl	8003904 <LCD_write_byte>
		for(k=0;k<84;k++)
 8003acc:	79bb      	ldrb	r3, [r7, #6]
 8003ace:	3301      	adds	r3, #1
 8003ad0:	71bb      	strb	r3, [r7, #6]
 8003ad2:	79bb      	ldrb	r3, [r7, #6]
 8003ad4:	2b53      	cmp	r3, #83	; 0x53
 8003ad6:	d9f2      	bls.n	8003abe <LCD_clear+0x26>
	for(t=0;t<6;t++)
 8003ad8:	79fb      	ldrb	r3, [r7, #7]
 8003ada:	3301      	adds	r3, #1
 8003adc:	71fb      	strb	r3, [r7, #7]
 8003ade:	79fb      	ldrb	r3, [r7, #7]
 8003ae0:	2b05      	cmp	r3, #5
 8003ae2:	d9e9      	bls.n	8003ab8 <LCD_clear+0x20>
		} 
	}
	sce1;
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003aea:	4803      	ldr	r0, [pc, #12]	; (8003af8 <LCD_clear+0x60>)
 8003aec:	f001 f9a0 	bl	8004e30 <HAL_GPIO_WritePin>
}
 8003af0:	bf00      	nop
 8003af2:	3708      	adds	r7, #8
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}
 8003af8:	40021000 	.word	0x40021000

08003afc <LCD_write_char>:

void LCD_write_char(unsigned char c)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b084      	sub	sp, #16
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	4603      	mov	r3, r0
 8003b04:	71fb      	strb	r3, [r7, #7]
	unsigned char line;
	c-= 32;
 8003b06:	79fb      	ldrb	r3, [r7, #7]
 8003b08:	3b20      	subs	r3, #32
 8003b0a:	71fb      	strb	r3, [r7, #7]
	for (line=0; line<6; line++)
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	73fb      	strb	r3, [r7, #15]
 8003b10:	e010      	b.n	8003b34 <LCD_write_char+0x38>
	LCD_write_byte(font6x8[c][line], 1);
 8003b12:	79fa      	ldrb	r2, [r7, #7]
 8003b14:	7bf9      	ldrb	r1, [r7, #15]
 8003b16:	480b      	ldr	r0, [pc, #44]	; (8003b44 <LCD_write_char+0x48>)
 8003b18:	4613      	mov	r3, r2
 8003b1a:	005b      	lsls	r3, r3, #1
 8003b1c:	4413      	add	r3, r2
 8003b1e:	005b      	lsls	r3, r3, #1
 8003b20:	4403      	add	r3, r0
 8003b22:	440b      	add	r3, r1
 8003b24:	781b      	ldrb	r3, [r3, #0]
 8003b26:	2101      	movs	r1, #1
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f7ff feeb 	bl	8003904 <LCD_write_byte>
	for (line=0; line<6; line++)
 8003b2e:	7bfb      	ldrb	r3, [r7, #15]
 8003b30:	3301      	adds	r3, #1
 8003b32:	73fb      	strb	r3, [r7, #15]
 8003b34:	7bfb      	ldrb	r3, [r7, #15]
 8003b36:	2b05      	cmp	r3, #5
 8003b38:	d9eb      	bls.n	8003b12 <LCD_write_char+0x16>
}
 8003b3a:	bf00      	nop
 8003b3c:	bf00      	nop
 8003b3e:	3710      	adds	r7, #16
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}
 8003b44:	0800e454 	.word	0x0800e454

08003b48 <LCD_write_String>:

void LCD_write_String(unsigned char X,unsigned char Y,char *s)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b082      	sub	sp, #8
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	4603      	mov	r3, r0
 8003b50:	603a      	str	r2, [r7, #0]
 8003b52:	71fb      	strb	r3, [r7, #7]
 8003b54:	460b      	mov	r3, r1
 8003b56:	71bb      	strb	r3, [r7, #6]
	LCD_set_XY(X,Y);
 8003b58:	79ba      	ldrb	r2, [r7, #6]
 8003b5a:	79fb      	ldrb	r3, [r7, #7]
 8003b5c:	4611      	mov	r1, r2
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f7ff ff70 	bl	8003a44 <LCD_set_XY>
	while (*s) 
 8003b64:	e007      	b.n	8003b76 <LCD_write_String+0x2e>
	{
		LCD_write_char(*s);
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	781b      	ldrb	r3, [r3, #0]
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f7ff ffc6 	bl	8003afc <LCD_write_char>
		s++;
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	3301      	adds	r3, #1
 8003b74:	603b      	str	r3, [r7, #0]
	while (*s) 
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	781b      	ldrb	r3, [r3, #0]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d1f3      	bne.n	8003b66 <LCD_write_String+0x1e>
	}
} 
 8003b7e:	bf00      	nop
 8003b80:	bf00      	nop
 8003b82:	3708      	adds	r7, #8
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}

08003b88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003b8c:	4b0e      	ldr	r3, [pc, #56]	; (8003bc8 <HAL_Init+0x40>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a0d      	ldr	r2, [pc, #52]	; (8003bc8 <HAL_Init+0x40>)
 8003b92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b96:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003b98:	4b0b      	ldr	r3, [pc, #44]	; (8003bc8 <HAL_Init+0x40>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a0a      	ldr	r2, [pc, #40]	; (8003bc8 <HAL_Init+0x40>)
 8003b9e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ba2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ba4:	4b08      	ldr	r3, [pc, #32]	; (8003bc8 <HAL_Init+0x40>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a07      	ldr	r2, [pc, #28]	; (8003bc8 <HAL_Init+0x40>)
 8003baa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bb0:	2003      	movs	r0, #3
 8003bb2:	f000 fd61 	bl	8004678 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003bb6:	2000      	movs	r0, #0
 8003bb8:	f000 f808 	bl	8003bcc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003bbc:	f7fe f82e 	bl	8001c1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003bc0:	2300      	movs	r3, #0
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	40023c00 	.word	0x40023c00

08003bcc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b082      	sub	sp, #8
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003bd4:	4b12      	ldr	r3, [pc, #72]	; (8003c20 <HAL_InitTick+0x54>)
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	4b12      	ldr	r3, [pc, #72]	; (8003c24 <HAL_InitTick+0x58>)
 8003bda:	781b      	ldrb	r3, [r3, #0]
 8003bdc:	4619      	mov	r1, r3
 8003bde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003be2:	fbb3 f3f1 	udiv	r3, r3, r1
 8003be6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bea:	4618      	mov	r0, r3
 8003bec:	f000 fd79 	bl	80046e2 <HAL_SYSTICK_Config>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d001      	beq.n	8003bfa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e00e      	b.n	8003c18 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2b0f      	cmp	r3, #15
 8003bfe:	d80a      	bhi.n	8003c16 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c00:	2200      	movs	r2, #0
 8003c02:	6879      	ldr	r1, [r7, #4]
 8003c04:	f04f 30ff 	mov.w	r0, #4294967295
 8003c08:	f000 fd41 	bl	800468e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c0c:	4a06      	ldr	r2, [pc, #24]	; (8003c28 <HAL_InitTick+0x5c>)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003c12:	2300      	movs	r3, #0
 8003c14:	e000      	b.n	8003c18 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	3708      	adds	r7, #8
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	20000004 	.word	0x20000004
 8003c24:	2000000c 	.word	0x2000000c
 8003c28:	20000008 	.word	0x20000008

08003c2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c30:	4b06      	ldr	r3, [pc, #24]	; (8003c4c <HAL_IncTick+0x20>)
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	461a      	mov	r2, r3
 8003c36:	4b06      	ldr	r3, [pc, #24]	; (8003c50 <HAL_IncTick+0x24>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4413      	add	r3, r2
 8003c3c:	4a04      	ldr	r2, [pc, #16]	; (8003c50 <HAL_IncTick+0x24>)
 8003c3e:	6013      	str	r3, [r2, #0]
}
 8003c40:	bf00      	nop
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr
 8003c4a:	bf00      	nop
 8003c4c:	2000000c 	.word	0x2000000c
 8003c50:	20000640 	.word	0x20000640

08003c54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c54:	b480      	push	{r7}
 8003c56:	af00      	add	r7, sp, #0
  return uwTick;
 8003c58:	4b03      	ldr	r3, [pc, #12]	; (8003c68 <HAL_GetTick+0x14>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c64:	4770      	bx	lr
 8003c66:	bf00      	nop
 8003c68:	20000640 	.word	0x20000640

08003c6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b084      	sub	sp, #16
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c74:	f7ff ffee 	bl	8003c54 <HAL_GetTick>
 8003c78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c84:	d005      	beq.n	8003c92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c86:	4b0a      	ldr	r3, [pc, #40]	; (8003cb0 <HAL_Delay+0x44>)
 8003c88:	781b      	ldrb	r3, [r3, #0]
 8003c8a:	461a      	mov	r2, r3
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	4413      	add	r3, r2
 8003c90:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003c92:	bf00      	nop
 8003c94:	f7ff ffde 	bl	8003c54 <HAL_GetTick>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	68fa      	ldr	r2, [r7, #12]
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d8f7      	bhi.n	8003c94 <HAL_Delay+0x28>
  {
  }
}
 8003ca4:	bf00      	nop
 8003ca6:	bf00      	nop
 8003ca8:	3710      	adds	r7, #16
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}
 8003cae:	bf00      	nop
 8003cb0:	2000000c 	.word	0x2000000c

08003cb4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b084      	sub	sp, #16
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d101      	bne.n	8003cca <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e033      	b.n	8003d32 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d109      	bne.n	8003ce6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	f7fd ffca 	bl	8001c6c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cea:	f003 0310 	and.w	r3, r3, #16
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d118      	bne.n	8003d24 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003cfa:	f023 0302 	bic.w	r3, r3, #2
 8003cfe:	f043 0202 	orr.w	r2, r3, #2
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f000 fa68 	bl	80041dc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d16:	f023 0303 	bic.w	r3, r3, #3
 8003d1a:	f043 0201 	orr.w	r2, r3, #1
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	641a      	str	r2, [r3, #64]	; 0x40
 8003d22:	e001      	b.n	8003d28 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003d30:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3710      	adds	r7, #16
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
	...

08003d3c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b086      	sub	sp, #24
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	60f8      	str	r0, [r7, #12]
 8003d44:	60b9      	str	r1, [r7, #8]
 8003d46:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	d101      	bne.n	8003d5a <HAL_ADC_Start_DMA+0x1e>
 8003d56:	2302      	movs	r3, #2
 8003d58:	e0e9      	b.n	8003f2e <HAL_ADC_Start_DMA+0x1f2>
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	f003 0301 	and.w	r3, r3, #1
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d018      	beq.n	8003da2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	689a      	ldr	r2, [r3, #8]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f042 0201 	orr.w	r2, r2, #1
 8003d7e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003d80:	4b6d      	ldr	r3, [pc, #436]	; (8003f38 <HAL_ADC_Start_DMA+0x1fc>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a6d      	ldr	r2, [pc, #436]	; (8003f3c <HAL_ADC_Start_DMA+0x200>)
 8003d86:	fba2 2303 	umull	r2, r3, r2, r3
 8003d8a:	0c9a      	lsrs	r2, r3, #18
 8003d8c:	4613      	mov	r3, r2
 8003d8e:	005b      	lsls	r3, r3, #1
 8003d90:	4413      	add	r3, r2
 8003d92:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003d94:	e002      	b.n	8003d9c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	3b01      	subs	r3, #1
 8003d9a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d1f9      	bne.n	8003d96 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003db0:	d107      	bne.n	8003dc2 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	689a      	ldr	r2, [r3, #8]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003dc0:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	f003 0301 	and.w	r3, r3, #1
 8003dcc:	2b01      	cmp	r3, #1
 8003dce:	f040 80a1 	bne.w	8003f14 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003dda:	f023 0301 	bic.w	r3, r3, #1
 8003dde:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d007      	beq.n	8003e04 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003dfc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e08:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e10:	d106      	bne.n	8003e20 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e16:	f023 0206 	bic.w	r2, r3, #6
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	645a      	str	r2, [r3, #68]	; 0x44
 8003e1e:	e002      	b.n	8003e26 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2200      	movs	r2, #0
 8003e24:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003e2e:	4b44      	ldr	r3, [pc, #272]	; (8003f40 <HAL_ADC_Start_DMA+0x204>)
 8003e30:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e36:	4a43      	ldr	r2, [pc, #268]	; (8003f44 <HAL_ADC_Start_DMA+0x208>)
 8003e38:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e3e:	4a42      	ldr	r2, [pc, #264]	; (8003f48 <HAL_ADC_Start_DMA+0x20c>)
 8003e40:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e46:	4a41      	ldr	r2, [pc, #260]	; (8003f4c <HAL_ADC_Start_DMA+0x210>)
 8003e48:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003e52:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	685a      	ldr	r2, [r3, #4]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003e62:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	689a      	ldr	r2, [r3, #8]
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e72:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	334c      	adds	r3, #76	; 0x4c
 8003e7e:	4619      	mov	r1, r3
 8003e80:	68ba      	ldr	r2, [r7, #8]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	f000 fce8 	bl	8004858 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	f003 031f 	and.w	r3, r3, #31
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d12a      	bne.n	8003eea <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a2d      	ldr	r2, [pc, #180]	; (8003f50 <HAL_ADC_Start_DMA+0x214>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d015      	beq.n	8003eca <HAL_ADC_Start_DMA+0x18e>
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a2c      	ldr	r2, [pc, #176]	; (8003f54 <HAL_ADC_Start_DMA+0x218>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d105      	bne.n	8003eb4 <HAL_ADC_Start_DMA+0x178>
 8003ea8:	4b25      	ldr	r3, [pc, #148]	; (8003f40 <HAL_ADC_Start_DMA+0x204>)
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	f003 031f 	and.w	r3, r3, #31
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d00a      	beq.n	8003eca <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a27      	ldr	r2, [pc, #156]	; (8003f58 <HAL_ADC_Start_DMA+0x21c>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d136      	bne.n	8003f2c <HAL_ADC_Start_DMA+0x1f0>
 8003ebe:	4b20      	ldr	r3, [pc, #128]	; (8003f40 <HAL_ADC_Start_DMA+0x204>)
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	f003 0310 	and.w	r3, r3, #16
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d130      	bne.n	8003f2c <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	689b      	ldr	r3, [r3, #8]
 8003ed0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d129      	bne.n	8003f2c <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	689a      	ldr	r2, [r3, #8]
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003ee6:	609a      	str	r2, [r3, #8]
 8003ee8:	e020      	b.n	8003f2c <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a18      	ldr	r2, [pc, #96]	; (8003f50 <HAL_ADC_Start_DMA+0x214>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d11b      	bne.n	8003f2c <HAL_ADC_Start_DMA+0x1f0>
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d114      	bne.n	8003f2c <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	689a      	ldr	r2, [r3, #8]
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003f10:	609a      	str	r2, [r3, #8]
 8003f12:	e00b      	b.n	8003f2c <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f18:	f043 0210 	orr.w	r2, r3, #16
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f24:	f043 0201 	orr.w	r2, r3, #1
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003f2c:	2300      	movs	r3, #0
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3718      	adds	r7, #24
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}
 8003f36:	bf00      	nop
 8003f38:	20000004 	.word	0x20000004
 8003f3c:	431bde83 	.word	0x431bde83
 8003f40:	40012300 	.word	0x40012300
 8003f44:	080043d5 	.word	0x080043d5
 8003f48:	0800448f 	.word	0x0800448f
 8003f4c:	080044ab 	.word	0x080044ab
 8003f50:	40012000 	.word	0x40012000
 8003f54:	40012100 	.word	0x40012100
 8003f58:	40012200 	.word	0x40012200

08003f5c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b083      	sub	sp, #12
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003f64:	bf00      	nop
 8003f66:	370c      	adds	r7, #12
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6e:	4770      	bx	lr

08003f70 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b083      	sub	sp, #12
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003f78:	bf00      	nop
 8003f7a:	370c      	adds	r7, #12
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr

08003f84 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b083      	sub	sp, #12
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003f8c:	bf00      	nop
 8003f8e:	370c      	adds	r7, #12
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr

08003f98 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b085      	sub	sp, #20
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
 8003fa0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d101      	bne.n	8003fb4 <HAL_ADC_ConfigChannel+0x1c>
 8003fb0:	2302      	movs	r3, #2
 8003fb2:	e105      	b.n	80041c0 <HAL_ADC_ConfigChannel+0x228>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2b09      	cmp	r3, #9
 8003fc2:	d925      	bls.n	8004010 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	68d9      	ldr	r1, [r3, #12]
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	461a      	mov	r2, r3
 8003fd2:	4613      	mov	r3, r2
 8003fd4:	005b      	lsls	r3, r3, #1
 8003fd6:	4413      	add	r3, r2
 8003fd8:	3b1e      	subs	r3, #30
 8003fda:	2207      	movs	r2, #7
 8003fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe0:	43da      	mvns	r2, r3
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	400a      	ands	r2, r1
 8003fe8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	68d9      	ldr	r1, [r3, #12]
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	689a      	ldr	r2, [r3, #8]
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	b29b      	uxth	r3, r3
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	005b      	lsls	r3, r3, #1
 8004000:	4403      	add	r3, r0
 8004002:	3b1e      	subs	r3, #30
 8004004:	409a      	lsls	r2, r3
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	430a      	orrs	r2, r1
 800400c:	60da      	str	r2, [r3, #12]
 800400e:	e022      	b.n	8004056 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	6919      	ldr	r1, [r3, #16]
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	b29b      	uxth	r3, r3
 800401c:	461a      	mov	r2, r3
 800401e:	4613      	mov	r3, r2
 8004020:	005b      	lsls	r3, r3, #1
 8004022:	4413      	add	r3, r2
 8004024:	2207      	movs	r2, #7
 8004026:	fa02 f303 	lsl.w	r3, r2, r3
 800402a:	43da      	mvns	r2, r3
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	400a      	ands	r2, r1
 8004032:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	6919      	ldr	r1, [r3, #16]
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	689a      	ldr	r2, [r3, #8]
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	b29b      	uxth	r3, r3
 8004044:	4618      	mov	r0, r3
 8004046:	4603      	mov	r3, r0
 8004048:	005b      	lsls	r3, r3, #1
 800404a:	4403      	add	r3, r0
 800404c:	409a      	lsls	r2, r3
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	430a      	orrs	r2, r1
 8004054:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	2b06      	cmp	r3, #6
 800405c:	d824      	bhi.n	80040a8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	685a      	ldr	r2, [r3, #4]
 8004068:	4613      	mov	r3, r2
 800406a:	009b      	lsls	r3, r3, #2
 800406c:	4413      	add	r3, r2
 800406e:	3b05      	subs	r3, #5
 8004070:	221f      	movs	r2, #31
 8004072:	fa02 f303 	lsl.w	r3, r2, r3
 8004076:	43da      	mvns	r2, r3
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	400a      	ands	r2, r1
 800407e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	b29b      	uxth	r3, r3
 800408c:	4618      	mov	r0, r3
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	685a      	ldr	r2, [r3, #4]
 8004092:	4613      	mov	r3, r2
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	4413      	add	r3, r2
 8004098:	3b05      	subs	r3, #5
 800409a:	fa00 f203 	lsl.w	r2, r0, r3
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	430a      	orrs	r2, r1
 80040a4:	635a      	str	r2, [r3, #52]	; 0x34
 80040a6:	e04c      	b.n	8004142 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	2b0c      	cmp	r3, #12
 80040ae:	d824      	bhi.n	80040fa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	685a      	ldr	r2, [r3, #4]
 80040ba:	4613      	mov	r3, r2
 80040bc:	009b      	lsls	r3, r3, #2
 80040be:	4413      	add	r3, r2
 80040c0:	3b23      	subs	r3, #35	; 0x23
 80040c2:	221f      	movs	r2, #31
 80040c4:	fa02 f303 	lsl.w	r3, r2, r3
 80040c8:	43da      	mvns	r2, r3
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	400a      	ands	r2, r1
 80040d0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	b29b      	uxth	r3, r3
 80040de:	4618      	mov	r0, r3
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	685a      	ldr	r2, [r3, #4]
 80040e4:	4613      	mov	r3, r2
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	4413      	add	r3, r2
 80040ea:	3b23      	subs	r3, #35	; 0x23
 80040ec:	fa00 f203 	lsl.w	r2, r0, r3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	430a      	orrs	r2, r1
 80040f6:	631a      	str	r2, [r3, #48]	; 0x30
 80040f8:	e023      	b.n	8004142 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	685a      	ldr	r2, [r3, #4]
 8004104:	4613      	mov	r3, r2
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	4413      	add	r3, r2
 800410a:	3b41      	subs	r3, #65	; 0x41
 800410c:	221f      	movs	r2, #31
 800410e:	fa02 f303 	lsl.w	r3, r2, r3
 8004112:	43da      	mvns	r2, r3
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	400a      	ands	r2, r1
 800411a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	b29b      	uxth	r3, r3
 8004128:	4618      	mov	r0, r3
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	685a      	ldr	r2, [r3, #4]
 800412e:	4613      	mov	r3, r2
 8004130:	009b      	lsls	r3, r3, #2
 8004132:	4413      	add	r3, r2
 8004134:	3b41      	subs	r3, #65	; 0x41
 8004136:	fa00 f203 	lsl.w	r2, r0, r3
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	430a      	orrs	r2, r1
 8004140:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004142:	4b22      	ldr	r3, [pc, #136]	; (80041cc <HAL_ADC_ConfigChannel+0x234>)
 8004144:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a21      	ldr	r2, [pc, #132]	; (80041d0 <HAL_ADC_ConfigChannel+0x238>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d109      	bne.n	8004164 <HAL_ADC_ConfigChannel+0x1cc>
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	2b12      	cmp	r3, #18
 8004156:	d105      	bne.n	8004164 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a19      	ldr	r2, [pc, #100]	; (80041d0 <HAL_ADC_ConfigChannel+0x238>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d123      	bne.n	80041b6 <HAL_ADC_ConfigChannel+0x21e>
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	2b10      	cmp	r3, #16
 8004174:	d003      	beq.n	800417e <HAL_ADC_ConfigChannel+0x1e6>
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	2b11      	cmp	r3, #17
 800417c:	d11b      	bne.n	80041b6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	2b10      	cmp	r3, #16
 8004190:	d111      	bne.n	80041b6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004192:	4b10      	ldr	r3, [pc, #64]	; (80041d4 <HAL_ADC_ConfigChannel+0x23c>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a10      	ldr	r2, [pc, #64]	; (80041d8 <HAL_ADC_ConfigChannel+0x240>)
 8004198:	fba2 2303 	umull	r2, r3, r2, r3
 800419c:	0c9a      	lsrs	r2, r3, #18
 800419e:	4613      	mov	r3, r2
 80041a0:	009b      	lsls	r3, r3, #2
 80041a2:	4413      	add	r3, r2
 80041a4:	005b      	lsls	r3, r3, #1
 80041a6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80041a8:	e002      	b.n	80041b0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	3b01      	subs	r3, #1
 80041ae:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d1f9      	bne.n	80041aa <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80041be:	2300      	movs	r3, #0
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	3714      	adds	r7, #20
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr
 80041cc:	40012300 	.word	0x40012300
 80041d0:	40012000 	.word	0x40012000
 80041d4:	20000004 	.word	0x20000004
 80041d8:	431bde83 	.word	0x431bde83

080041dc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80041dc:	b480      	push	{r7}
 80041de:	b085      	sub	sp, #20
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80041e4:	4b79      	ldr	r3, [pc, #484]	; (80043cc <ADC_Init+0x1f0>)
 80041e6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	685a      	ldr	r2, [r3, #4]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	431a      	orrs	r2, r3
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	685a      	ldr	r2, [r3, #4]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004210:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	6859      	ldr	r1, [r3, #4]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	691b      	ldr	r3, [r3, #16]
 800421c:	021a      	lsls	r2, r3, #8
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	430a      	orrs	r2, r1
 8004224:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	685a      	ldr	r2, [r3, #4]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004234:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	6859      	ldr	r1, [r3, #4]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	689a      	ldr	r2, [r3, #8]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	430a      	orrs	r2, r1
 8004246:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	689a      	ldr	r2, [r3, #8]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004256:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	6899      	ldr	r1, [r3, #8]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	68da      	ldr	r2, [r3, #12]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	430a      	orrs	r2, r1
 8004268:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800426e:	4a58      	ldr	r2, [pc, #352]	; (80043d0 <ADC_Init+0x1f4>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d022      	beq.n	80042ba <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	689a      	ldr	r2, [r3, #8]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004282:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	6899      	ldr	r1, [r3, #8]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	430a      	orrs	r2, r1
 8004294:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	689a      	ldr	r2, [r3, #8]
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80042a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	6899      	ldr	r1, [r3, #8]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	430a      	orrs	r2, r1
 80042b6:	609a      	str	r2, [r3, #8]
 80042b8:	e00f      	b.n	80042da <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	689a      	ldr	r2, [r3, #8]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80042c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	689a      	ldr	r2, [r3, #8]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80042d8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	689a      	ldr	r2, [r3, #8]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f022 0202 	bic.w	r2, r2, #2
 80042e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	6899      	ldr	r1, [r3, #8]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	7e1b      	ldrb	r3, [r3, #24]
 80042f4:	005a      	lsls	r2, r3, #1
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	430a      	orrs	r2, r1
 80042fc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d01b      	beq.n	8004340 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	685a      	ldr	r2, [r3, #4]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004316:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	685a      	ldr	r2, [r3, #4]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004326:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	6859      	ldr	r1, [r3, #4]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004332:	3b01      	subs	r3, #1
 8004334:	035a      	lsls	r2, r3, #13
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	430a      	orrs	r2, r1
 800433c:	605a      	str	r2, [r3, #4]
 800433e:	e007      	b.n	8004350 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	685a      	ldr	r2, [r3, #4]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800434e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800435e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	69db      	ldr	r3, [r3, #28]
 800436a:	3b01      	subs	r3, #1
 800436c:	051a      	lsls	r2, r3, #20
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	430a      	orrs	r2, r1
 8004374:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	689a      	ldr	r2, [r3, #8]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004384:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	6899      	ldr	r1, [r3, #8]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004392:	025a      	lsls	r2, r3, #9
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	430a      	orrs	r2, r1
 800439a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	689a      	ldr	r2, [r3, #8]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	6899      	ldr	r1, [r3, #8]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	695b      	ldr	r3, [r3, #20]
 80043b6:	029a      	lsls	r2, r3, #10
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	430a      	orrs	r2, r1
 80043be:	609a      	str	r2, [r3, #8]
}
 80043c0:	bf00      	nop
 80043c2:	3714      	adds	r7, #20
 80043c4:	46bd      	mov	sp, r7
 80043c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ca:	4770      	bx	lr
 80043cc:	40012300 	.word	0x40012300
 80043d0:	0f000001 	.word	0x0f000001

080043d4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b084      	sub	sp, #16
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043e0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d13c      	bne.n	8004468 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	689b      	ldr	r3, [r3, #8]
 8004400:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004404:	2b00      	cmp	r3, #0
 8004406:	d12b      	bne.n	8004460 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800440c:	2b00      	cmp	r3, #0
 800440e:	d127      	bne.n	8004460 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004416:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800441a:	2b00      	cmp	r3, #0
 800441c:	d006      	beq.n	800442c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	689b      	ldr	r3, [r3, #8]
 8004424:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004428:	2b00      	cmp	r3, #0
 800442a:	d119      	bne.n	8004460 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	685a      	ldr	r2, [r3, #4]
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f022 0220 	bic.w	r2, r2, #32
 800443a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004440:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800444c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004450:	2b00      	cmp	r3, #0
 8004452:	d105      	bne.n	8004460 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004458:	f043 0201 	orr.w	r2, r3, #1
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004460:	68f8      	ldr	r0, [r7, #12]
 8004462:	f7ff fd7b 	bl	8003f5c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004466:	e00e      	b.n	8004486 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800446c:	f003 0310 	and.w	r3, r3, #16
 8004470:	2b00      	cmp	r3, #0
 8004472:	d003      	beq.n	800447c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004474:	68f8      	ldr	r0, [r7, #12]
 8004476:	f7ff fd85 	bl	8003f84 <HAL_ADC_ErrorCallback>
}
 800447a:	e004      	b.n	8004486 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004480:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	4798      	blx	r3
}
 8004486:	bf00      	nop
 8004488:	3710      	adds	r7, #16
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}

0800448e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800448e:	b580      	push	{r7, lr}
 8004490:	b084      	sub	sp, #16
 8004492:	af00      	add	r7, sp, #0
 8004494:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800449a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800449c:	68f8      	ldr	r0, [r7, #12]
 800449e:	f7ff fd67 	bl	8003f70 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80044a2:	bf00      	nop
 80044a4:	3710      	adds	r7, #16
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}

080044aa <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80044aa:	b580      	push	{r7, lr}
 80044ac:	b084      	sub	sp, #16
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044b6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	2240      	movs	r2, #64	; 0x40
 80044bc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044c2:	f043 0204 	orr.w	r2, r3, #4
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80044ca:	68f8      	ldr	r0, [r7, #12]
 80044cc:	f7ff fd5a 	bl	8003f84 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80044d0:	bf00      	nop
 80044d2:	3710      	adds	r7, #16
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}

080044d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044d8:	b480      	push	{r7}
 80044da:	b085      	sub	sp, #20
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	f003 0307 	and.w	r3, r3, #7
 80044e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80044e8:	4b0c      	ldr	r3, [pc, #48]	; (800451c <__NVIC_SetPriorityGrouping+0x44>)
 80044ea:	68db      	ldr	r3, [r3, #12]
 80044ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80044ee:	68ba      	ldr	r2, [r7, #8]
 80044f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80044f4:	4013      	ands	r3, r2
 80044f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004500:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004504:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004508:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800450a:	4a04      	ldr	r2, [pc, #16]	; (800451c <__NVIC_SetPriorityGrouping+0x44>)
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	60d3      	str	r3, [r2, #12]
}
 8004510:	bf00      	nop
 8004512:	3714      	adds	r7, #20
 8004514:	46bd      	mov	sp, r7
 8004516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451a:	4770      	bx	lr
 800451c:	e000ed00 	.word	0xe000ed00

08004520 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004520:	b480      	push	{r7}
 8004522:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004524:	4b04      	ldr	r3, [pc, #16]	; (8004538 <__NVIC_GetPriorityGrouping+0x18>)
 8004526:	68db      	ldr	r3, [r3, #12]
 8004528:	0a1b      	lsrs	r3, r3, #8
 800452a:	f003 0307 	and.w	r3, r3, #7
}
 800452e:	4618      	mov	r0, r3
 8004530:	46bd      	mov	sp, r7
 8004532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004536:	4770      	bx	lr
 8004538:	e000ed00 	.word	0xe000ed00

0800453c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800453c:	b480      	push	{r7}
 800453e:	b083      	sub	sp, #12
 8004540:	af00      	add	r7, sp, #0
 8004542:	4603      	mov	r3, r0
 8004544:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800454a:	2b00      	cmp	r3, #0
 800454c:	db0b      	blt.n	8004566 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800454e:	79fb      	ldrb	r3, [r7, #7]
 8004550:	f003 021f 	and.w	r2, r3, #31
 8004554:	4907      	ldr	r1, [pc, #28]	; (8004574 <__NVIC_EnableIRQ+0x38>)
 8004556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800455a:	095b      	lsrs	r3, r3, #5
 800455c:	2001      	movs	r0, #1
 800455e:	fa00 f202 	lsl.w	r2, r0, r2
 8004562:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004566:	bf00      	nop
 8004568:	370c      	adds	r7, #12
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
 8004572:	bf00      	nop
 8004574:	e000e100 	.word	0xe000e100

08004578 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	4603      	mov	r3, r0
 8004580:	6039      	str	r1, [r7, #0]
 8004582:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004584:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004588:	2b00      	cmp	r3, #0
 800458a:	db0a      	blt.n	80045a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	b2da      	uxtb	r2, r3
 8004590:	490c      	ldr	r1, [pc, #48]	; (80045c4 <__NVIC_SetPriority+0x4c>)
 8004592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004596:	0112      	lsls	r2, r2, #4
 8004598:	b2d2      	uxtb	r2, r2
 800459a:	440b      	add	r3, r1
 800459c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80045a0:	e00a      	b.n	80045b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	b2da      	uxtb	r2, r3
 80045a6:	4908      	ldr	r1, [pc, #32]	; (80045c8 <__NVIC_SetPriority+0x50>)
 80045a8:	79fb      	ldrb	r3, [r7, #7]
 80045aa:	f003 030f 	and.w	r3, r3, #15
 80045ae:	3b04      	subs	r3, #4
 80045b0:	0112      	lsls	r2, r2, #4
 80045b2:	b2d2      	uxtb	r2, r2
 80045b4:	440b      	add	r3, r1
 80045b6:	761a      	strb	r2, [r3, #24]
}
 80045b8:	bf00      	nop
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr
 80045c4:	e000e100 	.word	0xe000e100
 80045c8:	e000ed00 	.word	0xe000ed00

080045cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80045cc:	b480      	push	{r7}
 80045ce:	b089      	sub	sp, #36	; 0x24
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f003 0307 	and.w	r3, r3, #7
 80045de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045e0:	69fb      	ldr	r3, [r7, #28]
 80045e2:	f1c3 0307 	rsb	r3, r3, #7
 80045e6:	2b04      	cmp	r3, #4
 80045e8:	bf28      	it	cs
 80045ea:	2304      	movcs	r3, #4
 80045ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80045ee:	69fb      	ldr	r3, [r7, #28]
 80045f0:	3304      	adds	r3, #4
 80045f2:	2b06      	cmp	r3, #6
 80045f4:	d902      	bls.n	80045fc <NVIC_EncodePriority+0x30>
 80045f6:	69fb      	ldr	r3, [r7, #28]
 80045f8:	3b03      	subs	r3, #3
 80045fa:	e000      	b.n	80045fe <NVIC_EncodePriority+0x32>
 80045fc:	2300      	movs	r3, #0
 80045fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004600:	f04f 32ff 	mov.w	r2, #4294967295
 8004604:	69bb      	ldr	r3, [r7, #24]
 8004606:	fa02 f303 	lsl.w	r3, r2, r3
 800460a:	43da      	mvns	r2, r3
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	401a      	ands	r2, r3
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004614:	f04f 31ff 	mov.w	r1, #4294967295
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	fa01 f303 	lsl.w	r3, r1, r3
 800461e:	43d9      	mvns	r1, r3
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004624:	4313      	orrs	r3, r2
         );
}
 8004626:	4618      	mov	r0, r3
 8004628:	3724      	adds	r7, #36	; 0x24
 800462a:	46bd      	mov	sp, r7
 800462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004630:	4770      	bx	lr
	...

08004634 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b082      	sub	sp, #8
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	3b01      	subs	r3, #1
 8004640:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004644:	d301      	bcc.n	800464a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004646:	2301      	movs	r3, #1
 8004648:	e00f      	b.n	800466a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800464a:	4a0a      	ldr	r2, [pc, #40]	; (8004674 <SysTick_Config+0x40>)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	3b01      	subs	r3, #1
 8004650:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004652:	210f      	movs	r1, #15
 8004654:	f04f 30ff 	mov.w	r0, #4294967295
 8004658:	f7ff ff8e 	bl	8004578 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800465c:	4b05      	ldr	r3, [pc, #20]	; (8004674 <SysTick_Config+0x40>)
 800465e:	2200      	movs	r2, #0
 8004660:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004662:	4b04      	ldr	r3, [pc, #16]	; (8004674 <SysTick_Config+0x40>)
 8004664:	2207      	movs	r2, #7
 8004666:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004668:	2300      	movs	r3, #0
}
 800466a:	4618      	mov	r0, r3
 800466c:	3708      	adds	r7, #8
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}
 8004672:	bf00      	nop
 8004674:	e000e010 	.word	0xe000e010

08004678 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b082      	sub	sp, #8
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004680:	6878      	ldr	r0, [r7, #4]
 8004682:	f7ff ff29 	bl	80044d8 <__NVIC_SetPriorityGrouping>
}
 8004686:	bf00      	nop
 8004688:	3708      	adds	r7, #8
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}

0800468e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800468e:	b580      	push	{r7, lr}
 8004690:	b086      	sub	sp, #24
 8004692:	af00      	add	r7, sp, #0
 8004694:	4603      	mov	r3, r0
 8004696:	60b9      	str	r1, [r7, #8]
 8004698:	607a      	str	r2, [r7, #4]
 800469a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800469c:	2300      	movs	r3, #0
 800469e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80046a0:	f7ff ff3e 	bl	8004520 <__NVIC_GetPriorityGrouping>
 80046a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80046a6:	687a      	ldr	r2, [r7, #4]
 80046a8:	68b9      	ldr	r1, [r7, #8]
 80046aa:	6978      	ldr	r0, [r7, #20]
 80046ac:	f7ff ff8e 	bl	80045cc <NVIC_EncodePriority>
 80046b0:	4602      	mov	r2, r0
 80046b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046b6:	4611      	mov	r1, r2
 80046b8:	4618      	mov	r0, r3
 80046ba:	f7ff ff5d 	bl	8004578 <__NVIC_SetPriority>
}
 80046be:	bf00      	nop
 80046c0:	3718      	adds	r7, #24
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}

080046c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046c6:	b580      	push	{r7, lr}
 80046c8:	b082      	sub	sp, #8
 80046ca:	af00      	add	r7, sp, #0
 80046cc:	4603      	mov	r3, r0
 80046ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80046d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046d4:	4618      	mov	r0, r3
 80046d6:	f7ff ff31 	bl	800453c <__NVIC_EnableIRQ>
}
 80046da:	bf00      	nop
 80046dc:	3708      	adds	r7, #8
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}

080046e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80046e2:	b580      	push	{r7, lr}
 80046e4:	b082      	sub	sp, #8
 80046e6:	af00      	add	r7, sp, #0
 80046e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f7ff ffa2 	bl	8004634 <SysTick_Config>
 80046f0:	4603      	mov	r3, r0
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3708      	adds	r7, #8
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}
	...

080046fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b086      	sub	sp, #24
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004704:	2300      	movs	r3, #0
 8004706:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004708:	f7ff faa4 	bl	8003c54 <HAL_GetTick>
 800470c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d101      	bne.n	8004718 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	e099      	b.n	800484c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2200      	movs	r2, #0
 800471c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2202      	movs	r2, #2
 8004724:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f022 0201 	bic.w	r2, r2, #1
 8004736:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004738:	e00f      	b.n	800475a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800473a:	f7ff fa8b 	bl	8003c54 <HAL_GetTick>
 800473e:	4602      	mov	r2, r0
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	1ad3      	subs	r3, r2, r3
 8004744:	2b05      	cmp	r3, #5
 8004746:	d908      	bls.n	800475a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2220      	movs	r2, #32
 800474c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2203      	movs	r2, #3
 8004752:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004756:	2303      	movs	r3, #3
 8004758:	e078      	b.n	800484c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f003 0301 	and.w	r3, r3, #1
 8004764:	2b00      	cmp	r3, #0
 8004766:	d1e8      	bne.n	800473a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004770:	697a      	ldr	r2, [r7, #20]
 8004772:	4b38      	ldr	r3, [pc, #224]	; (8004854 <HAL_DMA_Init+0x158>)
 8004774:	4013      	ands	r3, r2
 8004776:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	685a      	ldr	r2, [r3, #4]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004786:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	691b      	ldr	r3, [r3, #16]
 800478c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004792:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	699b      	ldr	r3, [r3, #24]
 8004798:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800479e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6a1b      	ldr	r3, [r3, #32]
 80047a4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80047a6:	697a      	ldr	r2, [r7, #20]
 80047a8:	4313      	orrs	r3, r2
 80047aa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b0:	2b04      	cmp	r3, #4
 80047b2:	d107      	bne.n	80047c4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047bc:	4313      	orrs	r3, r2
 80047be:	697a      	ldr	r2, [r7, #20]
 80047c0:	4313      	orrs	r3, r2
 80047c2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	697a      	ldr	r2, [r7, #20]
 80047ca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	695b      	ldr	r3, [r3, #20]
 80047d2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	f023 0307 	bic.w	r3, r3, #7
 80047da:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e0:	697a      	ldr	r2, [r7, #20]
 80047e2:	4313      	orrs	r3, r2
 80047e4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ea:	2b04      	cmp	r3, #4
 80047ec:	d117      	bne.n	800481e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047f2:	697a      	ldr	r2, [r7, #20]
 80047f4:	4313      	orrs	r3, r2
 80047f6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d00e      	beq.n	800481e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004800:	6878      	ldr	r0, [r7, #4]
 8004802:	f000 f8e5 	bl	80049d0 <DMA_CheckFifoParam>
 8004806:	4603      	mov	r3, r0
 8004808:	2b00      	cmp	r3, #0
 800480a:	d008      	beq.n	800481e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2240      	movs	r2, #64	; 0x40
 8004810:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2201      	movs	r2, #1
 8004816:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800481a:	2301      	movs	r3, #1
 800481c:	e016      	b.n	800484c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	697a      	ldr	r2, [r7, #20]
 8004824:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	f000 f89c 	bl	8004964 <DMA_CalcBaseAndBitshift>
 800482c:	4603      	mov	r3, r0
 800482e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004834:	223f      	movs	r2, #63	; 0x3f
 8004836:	409a      	lsls	r2, r3
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2200      	movs	r2, #0
 8004840:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2201      	movs	r2, #1
 8004846:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800484a:	2300      	movs	r3, #0
}
 800484c:	4618      	mov	r0, r3
 800484e:	3718      	adds	r7, #24
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}
 8004854:	f010803f 	.word	0xf010803f

08004858 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b086      	sub	sp, #24
 800485c:	af00      	add	r7, sp, #0
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	607a      	str	r2, [r7, #4]
 8004864:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004866:	2300      	movs	r3, #0
 8004868:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800486e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004876:	2b01      	cmp	r3, #1
 8004878:	d101      	bne.n	800487e <HAL_DMA_Start_IT+0x26>
 800487a:	2302      	movs	r3, #2
 800487c:	e040      	b.n	8004900 <HAL_DMA_Start_IT+0xa8>
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2201      	movs	r2, #1
 8004882:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800488c:	b2db      	uxtb	r3, r3
 800488e:	2b01      	cmp	r3, #1
 8004890:	d12f      	bne.n	80048f2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2202      	movs	r2, #2
 8004896:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2200      	movs	r2, #0
 800489e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	687a      	ldr	r2, [r7, #4]
 80048a4:	68b9      	ldr	r1, [r7, #8]
 80048a6:	68f8      	ldr	r0, [r7, #12]
 80048a8:	f000 f82e 	bl	8004908 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048b0:	223f      	movs	r2, #63	; 0x3f
 80048b2:	409a      	lsls	r2, r3
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f042 0216 	orr.w	r2, r2, #22
 80048c6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d007      	beq.n	80048e0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f042 0208 	orr.w	r2, r2, #8
 80048de:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f042 0201 	orr.w	r2, r2, #1
 80048ee:	601a      	str	r2, [r3, #0]
 80048f0:	e005      	b.n	80048fe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2200      	movs	r2, #0
 80048f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80048fa:	2302      	movs	r3, #2
 80048fc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80048fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004900:	4618      	mov	r0, r3
 8004902:	3718      	adds	r7, #24
 8004904:	46bd      	mov	sp, r7
 8004906:	bd80      	pop	{r7, pc}

08004908 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004908:	b480      	push	{r7}
 800490a:	b085      	sub	sp, #20
 800490c:	af00      	add	r7, sp, #0
 800490e:	60f8      	str	r0, [r7, #12]
 8004910:	60b9      	str	r1, [r7, #8]
 8004912:	607a      	str	r2, [r7, #4]
 8004914:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004924:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	683a      	ldr	r2, [r7, #0]
 800492c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	2b40      	cmp	r3, #64	; 0x40
 8004934:	d108      	bne.n	8004948 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	68ba      	ldr	r2, [r7, #8]
 8004944:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004946:	e007      	b.n	8004958 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	68ba      	ldr	r2, [r7, #8]
 800494e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	687a      	ldr	r2, [r7, #4]
 8004956:	60da      	str	r2, [r3, #12]
}
 8004958:	bf00      	nop
 800495a:	3714      	adds	r7, #20
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr

08004964 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004964:	b480      	push	{r7}
 8004966:	b085      	sub	sp, #20
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	b2db      	uxtb	r3, r3
 8004972:	3b10      	subs	r3, #16
 8004974:	4a14      	ldr	r2, [pc, #80]	; (80049c8 <DMA_CalcBaseAndBitshift+0x64>)
 8004976:	fba2 2303 	umull	r2, r3, r2, r3
 800497a:	091b      	lsrs	r3, r3, #4
 800497c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800497e:	4a13      	ldr	r2, [pc, #76]	; (80049cc <DMA_CalcBaseAndBitshift+0x68>)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	4413      	add	r3, r2
 8004984:	781b      	ldrb	r3, [r3, #0]
 8004986:	461a      	mov	r2, r3
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2b03      	cmp	r3, #3
 8004990:	d909      	bls.n	80049a6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800499a:	f023 0303 	bic.w	r3, r3, #3
 800499e:	1d1a      	adds	r2, r3, #4
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	659a      	str	r2, [r3, #88]	; 0x58
 80049a4:	e007      	b.n	80049b6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80049ae:	f023 0303 	bic.w	r3, r3, #3
 80049b2:	687a      	ldr	r2, [r7, #4]
 80049b4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3714      	adds	r7, #20
 80049be:	46bd      	mov	sp, r7
 80049c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c4:	4770      	bx	lr
 80049c6:	bf00      	nop
 80049c8:	aaaaaaab 	.word	0xaaaaaaab
 80049cc:	0800e67c 	.word	0x0800e67c

080049d0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b085      	sub	sp, #20
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049d8:	2300      	movs	r3, #0
 80049da:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049e0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	699b      	ldr	r3, [r3, #24]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d11f      	bne.n	8004a2a <DMA_CheckFifoParam+0x5a>
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	2b03      	cmp	r3, #3
 80049ee:	d856      	bhi.n	8004a9e <DMA_CheckFifoParam+0xce>
 80049f0:	a201      	add	r2, pc, #4	; (adr r2, 80049f8 <DMA_CheckFifoParam+0x28>)
 80049f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049f6:	bf00      	nop
 80049f8:	08004a09 	.word	0x08004a09
 80049fc:	08004a1b 	.word	0x08004a1b
 8004a00:	08004a09 	.word	0x08004a09
 8004a04:	08004a9f 	.word	0x08004a9f
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a0c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d046      	beq.n	8004aa2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a18:	e043      	b.n	8004aa2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a1e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004a22:	d140      	bne.n	8004aa6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a28:	e03d      	b.n	8004aa6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	699b      	ldr	r3, [r3, #24]
 8004a2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a32:	d121      	bne.n	8004a78 <DMA_CheckFifoParam+0xa8>
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	2b03      	cmp	r3, #3
 8004a38:	d837      	bhi.n	8004aaa <DMA_CheckFifoParam+0xda>
 8004a3a:	a201      	add	r2, pc, #4	; (adr r2, 8004a40 <DMA_CheckFifoParam+0x70>)
 8004a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a40:	08004a51 	.word	0x08004a51
 8004a44:	08004a57 	.word	0x08004a57
 8004a48:	08004a51 	.word	0x08004a51
 8004a4c:	08004a69 	.word	0x08004a69
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	73fb      	strb	r3, [r7, #15]
      break;
 8004a54:	e030      	b.n	8004ab8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d025      	beq.n	8004aae <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a66:	e022      	b.n	8004aae <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a6c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004a70:	d11f      	bne.n	8004ab2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004a76:	e01c      	b.n	8004ab2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	2b02      	cmp	r3, #2
 8004a7c:	d903      	bls.n	8004a86 <DMA_CheckFifoParam+0xb6>
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	2b03      	cmp	r3, #3
 8004a82:	d003      	beq.n	8004a8c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004a84:	e018      	b.n	8004ab8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004a86:	2301      	movs	r3, #1
 8004a88:	73fb      	strb	r3, [r7, #15]
      break;
 8004a8a:	e015      	b.n	8004ab8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d00e      	beq.n	8004ab6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	73fb      	strb	r3, [r7, #15]
      break;
 8004a9c:	e00b      	b.n	8004ab6 <DMA_CheckFifoParam+0xe6>
      break;
 8004a9e:	bf00      	nop
 8004aa0:	e00a      	b.n	8004ab8 <DMA_CheckFifoParam+0xe8>
      break;
 8004aa2:	bf00      	nop
 8004aa4:	e008      	b.n	8004ab8 <DMA_CheckFifoParam+0xe8>
      break;
 8004aa6:	bf00      	nop
 8004aa8:	e006      	b.n	8004ab8 <DMA_CheckFifoParam+0xe8>
      break;
 8004aaa:	bf00      	nop
 8004aac:	e004      	b.n	8004ab8 <DMA_CheckFifoParam+0xe8>
      break;
 8004aae:	bf00      	nop
 8004ab0:	e002      	b.n	8004ab8 <DMA_CheckFifoParam+0xe8>
      break;   
 8004ab2:	bf00      	nop
 8004ab4:	e000      	b.n	8004ab8 <DMA_CheckFifoParam+0xe8>
      break;
 8004ab6:	bf00      	nop
    }
  } 
  
  return status; 
 8004ab8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3714      	adds	r7, #20
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr
 8004ac6:	bf00      	nop

08004ac8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b089      	sub	sp, #36	; 0x24
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
 8004ad0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004ada:	2300      	movs	r3, #0
 8004adc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004ade:	2300      	movs	r3, #0
 8004ae0:	61fb      	str	r3, [r7, #28]
 8004ae2:	e16b      	b.n	8004dbc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	69fb      	ldr	r3, [r7, #28]
 8004ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8004aec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	697a      	ldr	r2, [r7, #20]
 8004af4:	4013      	ands	r3, r2
 8004af6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004af8:	693a      	ldr	r2, [r7, #16]
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	429a      	cmp	r2, r3
 8004afe:	f040 815a 	bne.w	8004db6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	f003 0303 	and.w	r3, r3, #3
 8004b0a:	2b01      	cmp	r3, #1
 8004b0c:	d005      	beq.n	8004b1a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004b16:	2b02      	cmp	r3, #2
 8004b18:	d130      	bne.n	8004b7c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	689b      	ldr	r3, [r3, #8]
 8004b1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004b20:	69fb      	ldr	r3, [r7, #28]
 8004b22:	005b      	lsls	r3, r3, #1
 8004b24:	2203      	movs	r2, #3
 8004b26:	fa02 f303 	lsl.w	r3, r2, r3
 8004b2a:	43db      	mvns	r3, r3
 8004b2c:	69ba      	ldr	r2, [r7, #24]
 8004b2e:	4013      	ands	r3, r2
 8004b30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	68da      	ldr	r2, [r3, #12]
 8004b36:	69fb      	ldr	r3, [r7, #28]
 8004b38:	005b      	lsls	r3, r3, #1
 8004b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b3e:	69ba      	ldr	r2, [r7, #24]
 8004b40:	4313      	orrs	r3, r2
 8004b42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	69ba      	ldr	r2, [r7, #24]
 8004b48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004b50:	2201      	movs	r2, #1
 8004b52:	69fb      	ldr	r3, [r7, #28]
 8004b54:	fa02 f303 	lsl.w	r3, r2, r3
 8004b58:	43db      	mvns	r3, r3
 8004b5a:	69ba      	ldr	r2, [r7, #24]
 8004b5c:	4013      	ands	r3, r2
 8004b5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	091b      	lsrs	r3, r3, #4
 8004b66:	f003 0201 	and.w	r2, r3, #1
 8004b6a:	69fb      	ldr	r3, [r7, #28]
 8004b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b70:	69ba      	ldr	r2, [r7, #24]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	69ba      	ldr	r2, [r7, #24]
 8004b7a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	f003 0303 	and.w	r3, r3, #3
 8004b84:	2b03      	cmp	r3, #3
 8004b86:	d017      	beq.n	8004bb8 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	68db      	ldr	r3, [r3, #12]
 8004b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004b8e:	69fb      	ldr	r3, [r7, #28]
 8004b90:	005b      	lsls	r3, r3, #1
 8004b92:	2203      	movs	r2, #3
 8004b94:	fa02 f303 	lsl.w	r3, r2, r3
 8004b98:	43db      	mvns	r3, r3
 8004b9a:	69ba      	ldr	r2, [r7, #24]
 8004b9c:	4013      	ands	r3, r2
 8004b9e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	689a      	ldr	r2, [r3, #8]
 8004ba4:	69fb      	ldr	r3, [r7, #28]
 8004ba6:	005b      	lsls	r3, r3, #1
 8004ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bac:	69ba      	ldr	r2, [r7, #24]
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	69ba      	ldr	r2, [r7, #24]
 8004bb6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	f003 0303 	and.w	r3, r3, #3
 8004bc0:	2b02      	cmp	r3, #2
 8004bc2:	d123      	bne.n	8004c0c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004bc4:	69fb      	ldr	r3, [r7, #28]
 8004bc6:	08da      	lsrs	r2, r3, #3
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	3208      	adds	r2, #8
 8004bcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004bd2:	69fb      	ldr	r3, [r7, #28]
 8004bd4:	f003 0307 	and.w	r3, r3, #7
 8004bd8:	009b      	lsls	r3, r3, #2
 8004bda:	220f      	movs	r2, #15
 8004bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8004be0:	43db      	mvns	r3, r3
 8004be2:	69ba      	ldr	r2, [r7, #24]
 8004be4:	4013      	ands	r3, r2
 8004be6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	691a      	ldr	r2, [r3, #16]
 8004bec:	69fb      	ldr	r3, [r7, #28]
 8004bee:	f003 0307 	and.w	r3, r3, #7
 8004bf2:	009b      	lsls	r3, r3, #2
 8004bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bf8:	69ba      	ldr	r2, [r7, #24]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	08da      	lsrs	r2, r3, #3
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	3208      	adds	r2, #8
 8004c06:	69b9      	ldr	r1, [r7, #24]
 8004c08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004c12:	69fb      	ldr	r3, [r7, #28]
 8004c14:	005b      	lsls	r3, r3, #1
 8004c16:	2203      	movs	r2, #3
 8004c18:	fa02 f303 	lsl.w	r3, r2, r3
 8004c1c:	43db      	mvns	r3, r3
 8004c1e:	69ba      	ldr	r2, [r7, #24]
 8004c20:	4013      	ands	r3, r2
 8004c22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	f003 0203 	and.w	r2, r3, #3
 8004c2c:	69fb      	ldr	r3, [r7, #28]
 8004c2e:	005b      	lsls	r3, r3, #1
 8004c30:	fa02 f303 	lsl.w	r3, r2, r3
 8004c34:	69ba      	ldr	r2, [r7, #24]
 8004c36:	4313      	orrs	r3, r2
 8004c38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	69ba      	ldr	r2, [r7, #24]
 8004c3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	f000 80b4 	beq.w	8004db6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c4e:	2300      	movs	r3, #0
 8004c50:	60fb      	str	r3, [r7, #12]
 8004c52:	4b60      	ldr	r3, [pc, #384]	; (8004dd4 <HAL_GPIO_Init+0x30c>)
 8004c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c56:	4a5f      	ldr	r2, [pc, #380]	; (8004dd4 <HAL_GPIO_Init+0x30c>)
 8004c58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c5c:	6453      	str	r3, [r2, #68]	; 0x44
 8004c5e:	4b5d      	ldr	r3, [pc, #372]	; (8004dd4 <HAL_GPIO_Init+0x30c>)
 8004c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c66:	60fb      	str	r3, [r7, #12]
 8004c68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c6a:	4a5b      	ldr	r2, [pc, #364]	; (8004dd8 <HAL_GPIO_Init+0x310>)
 8004c6c:	69fb      	ldr	r3, [r7, #28]
 8004c6e:	089b      	lsrs	r3, r3, #2
 8004c70:	3302      	adds	r3, #2
 8004c72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004c78:	69fb      	ldr	r3, [r7, #28]
 8004c7a:	f003 0303 	and.w	r3, r3, #3
 8004c7e:	009b      	lsls	r3, r3, #2
 8004c80:	220f      	movs	r2, #15
 8004c82:	fa02 f303 	lsl.w	r3, r2, r3
 8004c86:	43db      	mvns	r3, r3
 8004c88:	69ba      	ldr	r2, [r7, #24]
 8004c8a:	4013      	ands	r3, r2
 8004c8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	4a52      	ldr	r2, [pc, #328]	; (8004ddc <HAL_GPIO_Init+0x314>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d02b      	beq.n	8004cee <HAL_GPIO_Init+0x226>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	4a51      	ldr	r2, [pc, #324]	; (8004de0 <HAL_GPIO_Init+0x318>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d025      	beq.n	8004cea <HAL_GPIO_Init+0x222>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	4a50      	ldr	r2, [pc, #320]	; (8004de4 <HAL_GPIO_Init+0x31c>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d01f      	beq.n	8004ce6 <HAL_GPIO_Init+0x21e>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	4a4f      	ldr	r2, [pc, #316]	; (8004de8 <HAL_GPIO_Init+0x320>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d019      	beq.n	8004ce2 <HAL_GPIO_Init+0x21a>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	4a4e      	ldr	r2, [pc, #312]	; (8004dec <HAL_GPIO_Init+0x324>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d013      	beq.n	8004cde <HAL_GPIO_Init+0x216>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	4a4d      	ldr	r2, [pc, #308]	; (8004df0 <HAL_GPIO_Init+0x328>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d00d      	beq.n	8004cda <HAL_GPIO_Init+0x212>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	4a4c      	ldr	r2, [pc, #304]	; (8004df4 <HAL_GPIO_Init+0x32c>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d007      	beq.n	8004cd6 <HAL_GPIO_Init+0x20e>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	4a4b      	ldr	r2, [pc, #300]	; (8004df8 <HAL_GPIO_Init+0x330>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d101      	bne.n	8004cd2 <HAL_GPIO_Init+0x20a>
 8004cce:	2307      	movs	r3, #7
 8004cd0:	e00e      	b.n	8004cf0 <HAL_GPIO_Init+0x228>
 8004cd2:	2308      	movs	r3, #8
 8004cd4:	e00c      	b.n	8004cf0 <HAL_GPIO_Init+0x228>
 8004cd6:	2306      	movs	r3, #6
 8004cd8:	e00a      	b.n	8004cf0 <HAL_GPIO_Init+0x228>
 8004cda:	2305      	movs	r3, #5
 8004cdc:	e008      	b.n	8004cf0 <HAL_GPIO_Init+0x228>
 8004cde:	2304      	movs	r3, #4
 8004ce0:	e006      	b.n	8004cf0 <HAL_GPIO_Init+0x228>
 8004ce2:	2303      	movs	r3, #3
 8004ce4:	e004      	b.n	8004cf0 <HAL_GPIO_Init+0x228>
 8004ce6:	2302      	movs	r3, #2
 8004ce8:	e002      	b.n	8004cf0 <HAL_GPIO_Init+0x228>
 8004cea:	2301      	movs	r3, #1
 8004cec:	e000      	b.n	8004cf0 <HAL_GPIO_Init+0x228>
 8004cee:	2300      	movs	r3, #0
 8004cf0:	69fa      	ldr	r2, [r7, #28]
 8004cf2:	f002 0203 	and.w	r2, r2, #3
 8004cf6:	0092      	lsls	r2, r2, #2
 8004cf8:	4093      	lsls	r3, r2
 8004cfa:	69ba      	ldr	r2, [r7, #24]
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004d00:	4935      	ldr	r1, [pc, #212]	; (8004dd8 <HAL_GPIO_Init+0x310>)
 8004d02:	69fb      	ldr	r3, [r7, #28]
 8004d04:	089b      	lsrs	r3, r3, #2
 8004d06:	3302      	adds	r3, #2
 8004d08:	69ba      	ldr	r2, [r7, #24]
 8004d0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004d0e:	4b3b      	ldr	r3, [pc, #236]	; (8004dfc <HAL_GPIO_Init+0x334>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	43db      	mvns	r3, r3
 8004d18:	69ba      	ldr	r2, [r7, #24]
 8004d1a:	4013      	ands	r3, r2
 8004d1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d003      	beq.n	8004d32 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004d2a:	69ba      	ldr	r2, [r7, #24]
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004d32:	4a32      	ldr	r2, [pc, #200]	; (8004dfc <HAL_GPIO_Init+0x334>)
 8004d34:	69bb      	ldr	r3, [r7, #24]
 8004d36:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004d38:	4b30      	ldr	r3, [pc, #192]	; (8004dfc <HAL_GPIO_Init+0x334>)
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	43db      	mvns	r3, r3
 8004d42:	69ba      	ldr	r2, [r7, #24]
 8004d44:	4013      	ands	r3, r2
 8004d46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d003      	beq.n	8004d5c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004d54:	69ba      	ldr	r2, [r7, #24]
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004d5c:	4a27      	ldr	r2, [pc, #156]	; (8004dfc <HAL_GPIO_Init+0x334>)
 8004d5e:	69bb      	ldr	r3, [r7, #24]
 8004d60:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004d62:	4b26      	ldr	r3, [pc, #152]	; (8004dfc <HAL_GPIO_Init+0x334>)
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	43db      	mvns	r3, r3
 8004d6c:	69ba      	ldr	r2, [r7, #24]
 8004d6e:	4013      	ands	r3, r2
 8004d70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d003      	beq.n	8004d86 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004d7e:	69ba      	ldr	r2, [r7, #24]
 8004d80:	693b      	ldr	r3, [r7, #16]
 8004d82:	4313      	orrs	r3, r2
 8004d84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004d86:	4a1d      	ldr	r2, [pc, #116]	; (8004dfc <HAL_GPIO_Init+0x334>)
 8004d88:	69bb      	ldr	r3, [r7, #24]
 8004d8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004d8c:	4b1b      	ldr	r3, [pc, #108]	; (8004dfc <HAL_GPIO_Init+0x334>)
 8004d8e:	68db      	ldr	r3, [r3, #12]
 8004d90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	43db      	mvns	r3, r3
 8004d96:	69ba      	ldr	r2, [r7, #24]
 8004d98:	4013      	ands	r3, r2
 8004d9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d003      	beq.n	8004db0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004da8:	69ba      	ldr	r2, [r7, #24]
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	4313      	orrs	r3, r2
 8004dae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004db0:	4a12      	ldr	r2, [pc, #72]	; (8004dfc <HAL_GPIO_Init+0x334>)
 8004db2:	69bb      	ldr	r3, [r7, #24]
 8004db4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004db6:	69fb      	ldr	r3, [r7, #28]
 8004db8:	3301      	adds	r3, #1
 8004dba:	61fb      	str	r3, [r7, #28]
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	2b0f      	cmp	r3, #15
 8004dc0:	f67f ae90 	bls.w	8004ae4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004dc4:	bf00      	nop
 8004dc6:	bf00      	nop
 8004dc8:	3724      	adds	r7, #36	; 0x24
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd0:	4770      	bx	lr
 8004dd2:	bf00      	nop
 8004dd4:	40023800 	.word	0x40023800
 8004dd8:	40013800 	.word	0x40013800
 8004ddc:	40020000 	.word	0x40020000
 8004de0:	40020400 	.word	0x40020400
 8004de4:	40020800 	.word	0x40020800
 8004de8:	40020c00 	.word	0x40020c00
 8004dec:	40021000 	.word	0x40021000
 8004df0:	40021400 	.word	0x40021400
 8004df4:	40021800 	.word	0x40021800
 8004df8:	40021c00 	.word	0x40021c00
 8004dfc:	40013c00 	.word	0x40013c00

08004e00 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b085      	sub	sp, #20
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
 8004e08:	460b      	mov	r3, r1
 8004e0a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	691a      	ldr	r2, [r3, #16]
 8004e10:	887b      	ldrh	r3, [r7, #2]
 8004e12:	4013      	ands	r3, r2
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d002      	beq.n	8004e1e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	73fb      	strb	r3, [r7, #15]
 8004e1c:	e001      	b.n	8004e22 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004e22:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	3714      	adds	r7, #20
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2e:	4770      	bx	lr

08004e30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b083      	sub	sp, #12
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
 8004e38:	460b      	mov	r3, r1
 8004e3a:	807b      	strh	r3, [r7, #2]
 8004e3c:	4613      	mov	r3, r2
 8004e3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004e40:	787b      	ldrb	r3, [r7, #1]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d003      	beq.n	8004e4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004e46:	887a      	ldrh	r2, [r7, #2]
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004e4c:	e003      	b.n	8004e56 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004e4e:	887b      	ldrh	r3, [r7, #2]
 8004e50:	041a      	lsls	r2, r3, #16
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	619a      	str	r2, [r3, #24]
}
 8004e56:	bf00      	nop
 8004e58:	370c      	adds	r7, #12
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e60:	4770      	bx	lr

08004e62 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004e62:	b480      	push	{r7}
 8004e64:	b085      	sub	sp, #20
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	6078      	str	r0, [r7, #4]
 8004e6a:	460b      	mov	r3, r1
 8004e6c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	695b      	ldr	r3, [r3, #20]
 8004e72:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004e74:	887a      	ldrh	r2, [r7, #2]
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	4013      	ands	r3, r2
 8004e7a:	041a      	lsls	r2, r3, #16
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	43d9      	mvns	r1, r3
 8004e80:	887b      	ldrh	r3, [r7, #2]
 8004e82:	400b      	ands	r3, r1
 8004e84:	431a      	orrs	r2, r3
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	619a      	str	r2, [r3, #24]
}
 8004e8a:	bf00      	nop
 8004e8c:	3714      	adds	r7, #20
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e94:	4770      	bx	lr
	...

08004e98 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b082      	sub	sp, #8
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004ea2:	4b08      	ldr	r3, [pc, #32]	; (8004ec4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004ea4:	695a      	ldr	r2, [r3, #20]
 8004ea6:	88fb      	ldrh	r3, [r7, #6]
 8004ea8:	4013      	ands	r3, r2
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d006      	beq.n	8004ebc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004eae:	4a05      	ldr	r2, [pc, #20]	; (8004ec4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004eb0:	88fb      	ldrh	r3, [r7, #6]
 8004eb2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004eb4:	88fb      	ldrh	r3, [r7, #6]
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f000 f806 	bl	8004ec8 <HAL_GPIO_EXTI_Callback>
  }
}
 8004ebc:	bf00      	nop
 8004ebe:	3708      	adds	r7, #8
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}
 8004ec4:	40013c00 	.word	0x40013c00

08004ec8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b083      	sub	sp, #12
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	4603      	mov	r3, r0
 8004ed0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004ed2:	bf00      	nop
 8004ed4:	370c      	adds	r7, #12
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004edc:	4770      	bx	lr
	...

08004ee0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b084      	sub	sp, #16
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d101      	bne.n	8004ef2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	e12b      	b.n	800514a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ef8:	b2db      	uxtb	r3, r3
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d106      	bne.n	8004f0c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2200      	movs	r2, #0
 8004f02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004f06:	6878      	ldr	r0, [r7, #4]
 8004f08:	f7fc ffaa 	bl	8001e60 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2224      	movs	r2, #36	; 0x24
 8004f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	681a      	ldr	r2, [r3, #0]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f022 0201 	bic.w	r2, r2, #1
 8004f22:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004f32:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004f42:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004f44:	f001 fbd8 	bl	80066f8 <HAL_RCC_GetPCLK1Freq>
 8004f48:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	4a81      	ldr	r2, [pc, #516]	; (8005154 <HAL_I2C_Init+0x274>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d807      	bhi.n	8004f64 <HAL_I2C_Init+0x84>
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	4a80      	ldr	r2, [pc, #512]	; (8005158 <HAL_I2C_Init+0x278>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	bf94      	ite	ls
 8004f5c:	2301      	movls	r3, #1
 8004f5e:	2300      	movhi	r3, #0
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	e006      	b.n	8004f72 <HAL_I2C_Init+0x92>
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	4a7d      	ldr	r2, [pc, #500]	; (800515c <HAL_I2C_Init+0x27c>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	bf94      	ite	ls
 8004f6c:	2301      	movls	r3, #1
 8004f6e:	2300      	movhi	r3, #0
 8004f70:	b2db      	uxtb	r3, r3
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d001      	beq.n	8004f7a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	e0e7      	b.n	800514a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	4a78      	ldr	r2, [pc, #480]	; (8005160 <HAL_I2C_Init+0x280>)
 8004f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f82:	0c9b      	lsrs	r3, r3, #18
 8004f84:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	68ba      	ldr	r2, [r7, #8]
 8004f96:	430a      	orrs	r2, r1
 8004f98:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	6a1b      	ldr	r3, [r3, #32]
 8004fa0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	4a6a      	ldr	r2, [pc, #424]	; (8005154 <HAL_I2C_Init+0x274>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d802      	bhi.n	8004fb4 <HAL_I2C_Init+0xd4>
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	3301      	adds	r3, #1
 8004fb2:	e009      	b.n	8004fc8 <HAL_I2C_Init+0xe8>
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004fba:	fb02 f303 	mul.w	r3, r2, r3
 8004fbe:	4a69      	ldr	r2, [pc, #420]	; (8005164 <HAL_I2C_Init+0x284>)
 8004fc0:	fba2 2303 	umull	r2, r3, r2, r3
 8004fc4:	099b      	lsrs	r3, r3, #6
 8004fc6:	3301      	adds	r3, #1
 8004fc8:	687a      	ldr	r2, [r7, #4]
 8004fca:	6812      	ldr	r2, [r2, #0]
 8004fcc:	430b      	orrs	r3, r1
 8004fce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	69db      	ldr	r3, [r3, #28]
 8004fd6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004fda:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	495c      	ldr	r1, [pc, #368]	; (8005154 <HAL_I2C_Init+0x274>)
 8004fe4:	428b      	cmp	r3, r1
 8004fe6:	d819      	bhi.n	800501c <HAL_I2C_Init+0x13c>
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	1e59      	subs	r1, r3, #1
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	005b      	lsls	r3, r3, #1
 8004ff2:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ff6:	1c59      	adds	r1, r3, #1
 8004ff8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004ffc:	400b      	ands	r3, r1
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d00a      	beq.n	8005018 <HAL_I2C_Init+0x138>
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	1e59      	subs	r1, r3, #1
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	005b      	lsls	r3, r3, #1
 800500c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005010:	3301      	adds	r3, #1
 8005012:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005016:	e051      	b.n	80050bc <HAL_I2C_Init+0x1dc>
 8005018:	2304      	movs	r3, #4
 800501a:	e04f      	b.n	80050bc <HAL_I2C_Init+0x1dc>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d111      	bne.n	8005048 <HAL_I2C_Init+0x168>
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	1e58      	subs	r0, r3, #1
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6859      	ldr	r1, [r3, #4]
 800502c:	460b      	mov	r3, r1
 800502e:	005b      	lsls	r3, r3, #1
 8005030:	440b      	add	r3, r1
 8005032:	fbb0 f3f3 	udiv	r3, r0, r3
 8005036:	3301      	adds	r3, #1
 8005038:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800503c:	2b00      	cmp	r3, #0
 800503e:	bf0c      	ite	eq
 8005040:	2301      	moveq	r3, #1
 8005042:	2300      	movne	r3, #0
 8005044:	b2db      	uxtb	r3, r3
 8005046:	e012      	b.n	800506e <HAL_I2C_Init+0x18e>
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	1e58      	subs	r0, r3, #1
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6859      	ldr	r1, [r3, #4]
 8005050:	460b      	mov	r3, r1
 8005052:	009b      	lsls	r3, r3, #2
 8005054:	440b      	add	r3, r1
 8005056:	0099      	lsls	r1, r3, #2
 8005058:	440b      	add	r3, r1
 800505a:	fbb0 f3f3 	udiv	r3, r0, r3
 800505e:	3301      	adds	r3, #1
 8005060:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005064:	2b00      	cmp	r3, #0
 8005066:	bf0c      	ite	eq
 8005068:	2301      	moveq	r3, #1
 800506a:	2300      	movne	r3, #0
 800506c:	b2db      	uxtb	r3, r3
 800506e:	2b00      	cmp	r3, #0
 8005070:	d001      	beq.n	8005076 <HAL_I2C_Init+0x196>
 8005072:	2301      	movs	r3, #1
 8005074:	e022      	b.n	80050bc <HAL_I2C_Init+0x1dc>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d10e      	bne.n	800509c <HAL_I2C_Init+0x1bc>
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	1e58      	subs	r0, r3, #1
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6859      	ldr	r1, [r3, #4]
 8005086:	460b      	mov	r3, r1
 8005088:	005b      	lsls	r3, r3, #1
 800508a:	440b      	add	r3, r1
 800508c:	fbb0 f3f3 	udiv	r3, r0, r3
 8005090:	3301      	adds	r3, #1
 8005092:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005096:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800509a:	e00f      	b.n	80050bc <HAL_I2C_Init+0x1dc>
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	1e58      	subs	r0, r3, #1
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6859      	ldr	r1, [r3, #4]
 80050a4:	460b      	mov	r3, r1
 80050a6:	009b      	lsls	r3, r3, #2
 80050a8:	440b      	add	r3, r1
 80050aa:	0099      	lsls	r1, r3, #2
 80050ac:	440b      	add	r3, r1
 80050ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80050b2:	3301      	adds	r3, #1
 80050b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050b8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80050bc:	6879      	ldr	r1, [r7, #4]
 80050be:	6809      	ldr	r1, [r1, #0]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	69da      	ldr	r2, [r3, #28]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6a1b      	ldr	r3, [r3, #32]
 80050d6:	431a      	orrs	r2, r3
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	430a      	orrs	r2, r1
 80050de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80050ea:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80050ee:	687a      	ldr	r2, [r7, #4]
 80050f0:	6911      	ldr	r1, [r2, #16]
 80050f2:	687a      	ldr	r2, [r7, #4]
 80050f4:	68d2      	ldr	r2, [r2, #12]
 80050f6:	4311      	orrs	r1, r2
 80050f8:	687a      	ldr	r2, [r7, #4]
 80050fa:	6812      	ldr	r2, [r2, #0]
 80050fc:	430b      	orrs	r3, r1
 80050fe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	68db      	ldr	r3, [r3, #12]
 8005106:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	695a      	ldr	r2, [r3, #20]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	699b      	ldr	r3, [r3, #24]
 8005112:	431a      	orrs	r2, r3
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	430a      	orrs	r2, r1
 800511a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f042 0201 	orr.w	r2, r2, #1
 800512a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2200      	movs	r2, #0
 8005130:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2220      	movs	r2, #32
 8005136:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2200      	movs	r2, #0
 800513e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005148:	2300      	movs	r3, #0
}
 800514a:	4618      	mov	r0, r3
 800514c:	3710      	adds	r7, #16
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}
 8005152:	bf00      	nop
 8005154:	000186a0 	.word	0x000186a0
 8005158:	001e847f 	.word	0x001e847f
 800515c:	003d08ff 	.word	0x003d08ff
 8005160:	431bde83 	.word	0x431bde83
 8005164:	10624dd3 	.word	0x10624dd3

08005168 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b088      	sub	sp, #32
 800516c:	af02      	add	r7, sp, #8
 800516e:	60f8      	str	r0, [r7, #12]
 8005170:	4608      	mov	r0, r1
 8005172:	4611      	mov	r1, r2
 8005174:	461a      	mov	r2, r3
 8005176:	4603      	mov	r3, r0
 8005178:	817b      	strh	r3, [r7, #10]
 800517a:	460b      	mov	r3, r1
 800517c:	813b      	strh	r3, [r7, #8]
 800517e:	4613      	mov	r3, r2
 8005180:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005182:	f7fe fd67 	bl	8003c54 <HAL_GetTick>
 8005186:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800518e:	b2db      	uxtb	r3, r3
 8005190:	2b20      	cmp	r3, #32
 8005192:	f040 80d9 	bne.w	8005348 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	9300      	str	r3, [sp, #0]
 800519a:	2319      	movs	r3, #25
 800519c:	2201      	movs	r2, #1
 800519e:	496d      	ldr	r1, [pc, #436]	; (8005354 <HAL_I2C_Mem_Write+0x1ec>)
 80051a0:	68f8      	ldr	r0, [r7, #12]
 80051a2:	f000 fc7f 	bl	8005aa4 <I2C_WaitOnFlagUntilTimeout>
 80051a6:	4603      	mov	r3, r0
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d001      	beq.n	80051b0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80051ac:	2302      	movs	r3, #2
 80051ae:	e0cc      	b.n	800534a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d101      	bne.n	80051be <HAL_I2C_Mem_Write+0x56>
 80051ba:	2302      	movs	r3, #2
 80051bc:	e0c5      	b.n	800534a <HAL_I2C_Mem_Write+0x1e2>
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2201      	movs	r2, #1
 80051c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f003 0301 	and.w	r3, r3, #1
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d007      	beq.n	80051e4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f042 0201 	orr.w	r2, r2, #1
 80051e2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	681a      	ldr	r2, [r3, #0]
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80051f2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2221      	movs	r2, #33	; 0x21
 80051f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2240      	movs	r2, #64	; 0x40
 8005200:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2200      	movs	r2, #0
 8005208:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	6a3a      	ldr	r2, [r7, #32]
 800520e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005214:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800521a:	b29a      	uxth	r2, r3
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	4a4d      	ldr	r2, [pc, #308]	; (8005358 <HAL_I2C_Mem_Write+0x1f0>)
 8005224:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005226:	88f8      	ldrh	r0, [r7, #6]
 8005228:	893a      	ldrh	r2, [r7, #8]
 800522a:	8979      	ldrh	r1, [r7, #10]
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	9301      	str	r3, [sp, #4]
 8005230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005232:	9300      	str	r3, [sp, #0]
 8005234:	4603      	mov	r3, r0
 8005236:	68f8      	ldr	r0, [r7, #12]
 8005238:	f000 fab6 	bl	80057a8 <I2C_RequestMemoryWrite>
 800523c:	4603      	mov	r3, r0
 800523e:	2b00      	cmp	r3, #0
 8005240:	d052      	beq.n	80052e8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	e081      	b.n	800534a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005246:	697a      	ldr	r2, [r7, #20]
 8005248:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800524a:	68f8      	ldr	r0, [r7, #12]
 800524c:	f000 fd00 	bl	8005c50 <I2C_WaitOnTXEFlagUntilTimeout>
 8005250:	4603      	mov	r3, r0
 8005252:	2b00      	cmp	r3, #0
 8005254:	d00d      	beq.n	8005272 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800525a:	2b04      	cmp	r3, #4
 800525c:	d107      	bne.n	800526e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800526c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e06b      	b.n	800534a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005276:	781a      	ldrb	r2, [r3, #0]
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005282:	1c5a      	adds	r2, r3, #1
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800528c:	3b01      	subs	r3, #1
 800528e:	b29a      	uxth	r2, r3
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005298:	b29b      	uxth	r3, r3
 800529a:	3b01      	subs	r3, #1
 800529c:	b29a      	uxth	r2, r3
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	695b      	ldr	r3, [r3, #20]
 80052a8:	f003 0304 	and.w	r3, r3, #4
 80052ac:	2b04      	cmp	r3, #4
 80052ae:	d11b      	bne.n	80052e8 <HAL_I2C_Mem_Write+0x180>
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d017      	beq.n	80052e8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052bc:	781a      	ldrb	r2, [r3, #0]
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c8:	1c5a      	adds	r2, r3, #1
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052d2:	3b01      	subs	r3, #1
 80052d4:	b29a      	uxth	r2, r3
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052de:	b29b      	uxth	r3, r3
 80052e0:	3b01      	subs	r3, #1
 80052e2:	b29a      	uxth	r2, r3
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d1aa      	bne.n	8005246 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052f0:	697a      	ldr	r2, [r7, #20]
 80052f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80052f4:	68f8      	ldr	r0, [r7, #12]
 80052f6:	f000 fcec 	bl	8005cd2 <I2C_WaitOnBTFFlagUntilTimeout>
 80052fa:	4603      	mov	r3, r0
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d00d      	beq.n	800531c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005304:	2b04      	cmp	r3, #4
 8005306:	d107      	bne.n	8005318 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	681a      	ldr	r2, [r3, #0]
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005316:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	e016      	b.n	800534a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	681a      	ldr	r2, [r3, #0]
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800532a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2220      	movs	r2, #32
 8005330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2200      	movs	r2, #0
 8005338:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	2200      	movs	r2, #0
 8005340:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005344:	2300      	movs	r3, #0
 8005346:	e000      	b.n	800534a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005348:	2302      	movs	r3, #2
  }
}
 800534a:	4618      	mov	r0, r3
 800534c:	3718      	adds	r7, #24
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}
 8005352:	bf00      	nop
 8005354:	00100002 	.word	0x00100002
 8005358:	ffff0000 	.word	0xffff0000

0800535c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b08c      	sub	sp, #48	; 0x30
 8005360:	af02      	add	r7, sp, #8
 8005362:	60f8      	str	r0, [r7, #12]
 8005364:	4608      	mov	r0, r1
 8005366:	4611      	mov	r1, r2
 8005368:	461a      	mov	r2, r3
 800536a:	4603      	mov	r3, r0
 800536c:	817b      	strh	r3, [r7, #10]
 800536e:	460b      	mov	r3, r1
 8005370:	813b      	strh	r3, [r7, #8]
 8005372:	4613      	mov	r3, r2
 8005374:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005376:	f7fe fc6d 	bl	8003c54 <HAL_GetTick>
 800537a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005382:	b2db      	uxtb	r3, r3
 8005384:	2b20      	cmp	r3, #32
 8005386:	f040 8208 	bne.w	800579a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800538a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800538c:	9300      	str	r3, [sp, #0]
 800538e:	2319      	movs	r3, #25
 8005390:	2201      	movs	r2, #1
 8005392:	497b      	ldr	r1, [pc, #492]	; (8005580 <HAL_I2C_Mem_Read+0x224>)
 8005394:	68f8      	ldr	r0, [r7, #12]
 8005396:	f000 fb85 	bl	8005aa4 <I2C_WaitOnFlagUntilTimeout>
 800539a:	4603      	mov	r3, r0
 800539c:	2b00      	cmp	r3, #0
 800539e:	d001      	beq.n	80053a4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80053a0:	2302      	movs	r3, #2
 80053a2:	e1fb      	b.n	800579c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053aa:	2b01      	cmp	r3, #1
 80053ac:	d101      	bne.n	80053b2 <HAL_I2C_Mem_Read+0x56>
 80053ae:	2302      	movs	r3, #2
 80053b0:	e1f4      	b.n	800579c <HAL_I2C_Mem_Read+0x440>
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2201      	movs	r2, #1
 80053b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f003 0301 	and.w	r3, r3, #1
 80053c4:	2b01      	cmp	r3, #1
 80053c6:	d007      	beq.n	80053d8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f042 0201 	orr.w	r2, r2, #1
 80053d6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80053e6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2222      	movs	r2, #34	; 0x22
 80053ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	2240      	movs	r2, #64	; 0x40
 80053f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2200      	movs	r2, #0
 80053fc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005402:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005408:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800540e:	b29a      	uxth	r2, r3
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	4a5b      	ldr	r2, [pc, #364]	; (8005584 <HAL_I2C_Mem_Read+0x228>)
 8005418:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800541a:	88f8      	ldrh	r0, [r7, #6]
 800541c:	893a      	ldrh	r2, [r7, #8]
 800541e:	8979      	ldrh	r1, [r7, #10]
 8005420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005422:	9301      	str	r3, [sp, #4]
 8005424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005426:	9300      	str	r3, [sp, #0]
 8005428:	4603      	mov	r3, r0
 800542a:	68f8      	ldr	r0, [r7, #12]
 800542c:	f000 fa52 	bl	80058d4 <I2C_RequestMemoryRead>
 8005430:	4603      	mov	r3, r0
 8005432:	2b00      	cmp	r3, #0
 8005434:	d001      	beq.n	800543a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	e1b0      	b.n	800579c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800543e:	2b00      	cmp	r3, #0
 8005440:	d113      	bne.n	800546a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005442:	2300      	movs	r3, #0
 8005444:	623b      	str	r3, [r7, #32]
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	695b      	ldr	r3, [r3, #20]
 800544c:	623b      	str	r3, [r7, #32]
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	699b      	ldr	r3, [r3, #24]
 8005454:	623b      	str	r3, [r7, #32]
 8005456:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005466:	601a      	str	r2, [r3, #0]
 8005468:	e184      	b.n	8005774 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800546e:	2b01      	cmp	r3, #1
 8005470:	d11b      	bne.n	80054aa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	681a      	ldr	r2, [r3, #0]
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005480:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005482:	2300      	movs	r3, #0
 8005484:	61fb      	str	r3, [r7, #28]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	695b      	ldr	r3, [r3, #20]
 800548c:	61fb      	str	r3, [r7, #28]
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	699b      	ldr	r3, [r3, #24]
 8005494:	61fb      	str	r3, [r7, #28]
 8005496:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	681a      	ldr	r2, [r3, #0]
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054a6:	601a      	str	r2, [r3, #0]
 80054a8:	e164      	b.n	8005774 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054ae:	2b02      	cmp	r3, #2
 80054b0:	d11b      	bne.n	80054ea <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	681a      	ldr	r2, [r3, #0]
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054c0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054d0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054d2:	2300      	movs	r3, #0
 80054d4:	61bb      	str	r3, [r7, #24]
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	695b      	ldr	r3, [r3, #20]
 80054dc:	61bb      	str	r3, [r7, #24]
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	699b      	ldr	r3, [r3, #24]
 80054e4:	61bb      	str	r3, [r7, #24]
 80054e6:	69bb      	ldr	r3, [r7, #24]
 80054e8:	e144      	b.n	8005774 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054ea:	2300      	movs	r3, #0
 80054ec:	617b      	str	r3, [r7, #20]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	695b      	ldr	r3, [r3, #20]
 80054f4:	617b      	str	r3, [r7, #20]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	699b      	ldr	r3, [r3, #24]
 80054fc:	617b      	str	r3, [r7, #20]
 80054fe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005500:	e138      	b.n	8005774 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005506:	2b03      	cmp	r3, #3
 8005508:	f200 80f1 	bhi.w	80056ee <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005510:	2b01      	cmp	r3, #1
 8005512:	d123      	bne.n	800555c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005514:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005516:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005518:	68f8      	ldr	r0, [r7, #12]
 800551a:	f000 fc1b 	bl	8005d54 <I2C_WaitOnRXNEFlagUntilTimeout>
 800551e:	4603      	mov	r3, r0
 8005520:	2b00      	cmp	r3, #0
 8005522:	d001      	beq.n	8005528 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	e139      	b.n	800579c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	691a      	ldr	r2, [r3, #16]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005532:	b2d2      	uxtb	r2, r2
 8005534:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800553a:	1c5a      	adds	r2, r3, #1
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005544:	3b01      	subs	r3, #1
 8005546:	b29a      	uxth	r2, r3
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005550:	b29b      	uxth	r3, r3
 8005552:	3b01      	subs	r3, #1
 8005554:	b29a      	uxth	r2, r3
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	855a      	strh	r2, [r3, #42]	; 0x2a
 800555a:	e10b      	b.n	8005774 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005560:	2b02      	cmp	r3, #2
 8005562:	d14e      	bne.n	8005602 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005566:	9300      	str	r3, [sp, #0]
 8005568:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800556a:	2200      	movs	r2, #0
 800556c:	4906      	ldr	r1, [pc, #24]	; (8005588 <HAL_I2C_Mem_Read+0x22c>)
 800556e:	68f8      	ldr	r0, [r7, #12]
 8005570:	f000 fa98 	bl	8005aa4 <I2C_WaitOnFlagUntilTimeout>
 8005574:	4603      	mov	r3, r0
 8005576:	2b00      	cmp	r3, #0
 8005578:	d008      	beq.n	800558c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800557a:	2301      	movs	r3, #1
 800557c:	e10e      	b.n	800579c <HAL_I2C_Mem_Read+0x440>
 800557e:	bf00      	nop
 8005580:	00100002 	.word	0x00100002
 8005584:	ffff0000 	.word	0xffff0000
 8005588:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	681a      	ldr	r2, [r3, #0]
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800559a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	691a      	ldr	r2, [r3, #16]
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055a6:	b2d2      	uxtb	r2, r2
 80055a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ae:	1c5a      	adds	r2, r3, #1
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055b8:	3b01      	subs	r3, #1
 80055ba:	b29a      	uxth	r2, r3
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055c4:	b29b      	uxth	r3, r3
 80055c6:	3b01      	subs	r3, #1
 80055c8:	b29a      	uxth	r2, r3
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	691a      	ldr	r2, [r3, #16]
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d8:	b2d2      	uxtb	r2, r2
 80055da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e0:	1c5a      	adds	r2, r3, #1
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055ea:	3b01      	subs	r3, #1
 80055ec:	b29a      	uxth	r2, r3
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055f6:	b29b      	uxth	r3, r3
 80055f8:	3b01      	subs	r3, #1
 80055fa:	b29a      	uxth	r2, r3
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005600:	e0b8      	b.n	8005774 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005604:	9300      	str	r3, [sp, #0]
 8005606:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005608:	2200      	movs	r2, #0
 800560a:	4966      	ldr	r1, [pc, #408]	; (80057a4 <HAL_I2C_Mem_Read+0x448>)
 800560c:	68f8      	ldr	r0, [r7, #12]
 800560e:	f000 fa49 	bl	8005aa4 <I2C_WaitOnFlagUntilTimeout>
 8005612:	4603      	mov	r3, r0
 8005614:	2b00      	cmp	r3, #0
 8005616:	d001      	beq.n	800561c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005618:	2301      	movs	r3, #1
 800561a:	e0bf      	b.n	800579c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	681a      	ldr	r2, [r3, #0]
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800562a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	691a      	ldr	r2, [r3, #16]
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005636:	b2d2      	uxtb	r2, r2
 8005638:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800563e:	1c5a      	adds	r2, r3, #1
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005648:	3b01      	subs	r3, #1
 800564a:	b29a      	uxth	r2, r3
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005654:	b29b      	uxth	r3, r3
 8005656:	3b01      	subs	r3, #1
 8005658:	b29a      	uxth	r2, r3
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800565e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005660:	9300      	str	r3, [sp, #0]
 8005662:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005664:	2200      	movs	r2, #0
 8005666:	494f      	ldr	r1, [pc, #316]	; (80057a4 <HAL_I2C_Mem_Read+0x448>)
 8005668:	68f8      	ldr	r0, [r7, #12]
 800566a:	f000 fa1b 	bl	8005aa4 <I2C_WaitOnFlagUntilTimeout>
 800566e:	4603      	mov	r3, r0
 8005670:	2b00      	cmp	r3, #0
 8005672:	d001      	beq.n	8005678 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	e091      	b.n	800579c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	681a      	ldr	r2, [r3, #0]
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005686:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	691a      	ldr	r2, [r3, #16]
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005692:	b2d2      	uxtb	r2, r2
 8005694:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800569a:	1c5a      	adds	r2, r3, #1
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056a4:	3b01      	subs	r3, #1
 80056a6:	b29a      	uxth	r2, r3
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056b0:	b29b      	uxth	r3, r3
 80056b2:	3b01      	subs	r3, #1
 80056b4:	b29a      	uxth	r2, r3
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	691a      	ldr	r2, [r3, #16]
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056c4:	b2d2      	uxtb	r2, r2
 80056c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056cc:	1c5a      	adds	r2, r3, #1
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056d6:	3b01      	subs	r3, #1
 80056d8:	b29a      	uxth	r2, r3
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056e2:	b29b      	uxth	r3, r3
 80056e4:	3b01      	subs	r3, #1
 80056e6:	b29a      	uxth	r2, r3
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	855a      	strh	r2, [r3, #42]	; 0x2a
 80056ec:	e042      	b.n	8005774 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056f0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80056f2:	68f8      	ldr	r0, [r7, #12]
 80056f4:	f000 fb2e 	bl	8005d54 <I2C_WaitOnRXNEFlagUntilTimeout>
 80056f8:	4603      	mov	r3, r0
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d001      	beq.n	8005702 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80056fe:	2301      	movs	r3, #1
 8005700:	e04c      	b.n	800579c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	691a      	ldr	r2, [r3, #16]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800570c:	b2d2      	uxtb	r2, r2
 800570e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005714:	1c5a      	adds	r2, r3, #1
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800571e:	3b01      	subs	r3, #1
 8005720:	b29a      	uxth	r2, r3
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800572a:	b29b      	uxth	r3, r3
 800572c:	3b01      	subs	r3, #1
 800572e:	b29a      	uxth	r2, r3
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	695b      	ldr	r3, [r3, #20]
 800573a:	f003 0304 	and.w	r3, r3, #4
 800573e:	2b04      	cmp	r3, #4
 8005740:	d118      	bne.n	8005774 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	691a      	ldr	r2, [r3, #16]
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800574c:	b2d2      	uxtb	r2, r2
 800574e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005754:	1c5a      	adds	r2, r3, #1
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800575e:	3b01      	subs	r3, #1
 8005760:	b29a      	uxth	r2, r3
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800576a:	b29b      	uxth	r3, r3
 800576c:	3b01      	subs	r3, #1
 800576e:	b29a      	uxth	r2, r3
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005778:	2b00      	cmp	r3, #0
 800577a:	f47f aec2 	bne.w	8005502 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2220      	movs	r2, #32
 8005782:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2200      	movs	r2, #0
 800578a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2200      	movs	r2, #0
 8005792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005796:	2300      	movs	r3, #0
 8005798:	e000      	b.n	800579c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800579a:	2302      	movs	r3, #2
  }
}
 800579c:	4618      	mov	r0, r3
 800579e:	3728      	adds	r7, #40	; 0x28
 80057a0:	46bd      	mov	sp, r7
 80057a2:	bd80      	pop	{r7, pc}
 80057a4:	00010004 	.word	0x00010004

080057a8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b088      	sub	sp, #32
 80057ac:	af02      	add	r7, sp, #8
 80057ae:	60f8      	str	r0, [r7, #12]
 80057b0:	4608      	mov	r0, r1
 80057b2:	4611      	mov	r1, r2
 80057b4:	461a      	mov	r2, r3
 80057b6:	4603      	mov	r3, r0
 80057b8:	817b      	strh	r3, [r7, #10]
 80057ba:	460b      	mov	r3, r1
 80057bc:	813b      	strh	r3, [r7, #8]
 80057be:	4613      	mov	r3, r2
 80057c0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	681a      	ldr	r2, [r3, #0]
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80057d0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80057d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057d4:	9300      	str	r3, [sp, #0]
 80057d6:	6a3b      	ldr	r3, [r7, #32]
 80057d8:	2200      	movs	r2, #0
 80057da:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80057de:	68f8      	ldr	r0, [r7, #12]
 80057e0:	f000 f960 	bl	8005aa4 <I2C_WaitOnFlagUntilTimeout>
 80057e4:	4603      	mov	r3, r0
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d00d      	beq.n	8005806 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80057f8:	d103      	bne.n	8005802 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005800:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005802:	2303      	movs	r3, #3
 8005804:	e05f      	b.n	80058c6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005806:	897b      	ldrh	r3, [r7, #10]
 8005808:	b2db      	uxtb	r3, r3
 800580a:	461a      	mov	r2, r3
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005814:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005818:	6a3a      	ldr	r2, [r7, #32]
 800581a:	492d      	ldr	r1, [pc, #180]	; (80058d0 <I2C_RequestMemoryWrite+0x128>)
 800581c:	68f8      	ldr	r0, [r7, #12]
 800581e:	f000 f998 	bl	8005b52 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005822:	4603      	mov	r3, r0
 8005824:	2b00      	cmp	r3, #0
 8005826:	d001      	beq.n	800582c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005828:	2301      	movs	r3, #1
 800582a:	e04c      	b.n	80058c6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800582c:	2300      	movs	r3, #0
 800582e:	617b      	str	r3, [r7, #20]
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	695b      	ldr	r3, [r3, #20]
 8005836:	617b      	str	r3, [r7, #20]
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	699b      	ldr	r3, [r3, #24]
 800583e:	617b      	str	r3, [r7, #20]
 8005840:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005842:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005844:	6a39      	ldr	r1, [r7, #32]
 8005846:	68f8      	ldr	r0, [r7, #12]
 8005848:	f000 fa02 	bl	8005c50 <I2C_WaitOnTXEFlagUntilTimeout>
 800584c:	4603      	mov	r3, r0
 800584e:	2b00      	cmp	r3, #0
 8005850:	d00d      	beq.n	800586e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005856:	2b04      	cmp	r3, #4
 8005858:	d107      	bne.n	800586a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	681a      	ldr	r2, [r3, #0]
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005868:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	e02b      	b.n	80058c6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800586e:	88fb      	ldrh	r3, [r7, #6]
 8005870:	2b01      	cmp	r3, #1
 8005872:	d105      	bne.n	8005880 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005874:	893b      	ldrh	r3, [r7, #8]
 8005876:	b2da      	uxtb	r2, r3
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	611a      	str	r2, [r3, #16]
 800587e:	e021      	b.n	80058c4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005880:	893b      	ldrh	r3, [r7, #8]
 8005882:	0a1b      	lsrs	r3, r3, #8
 8005884:	b29b      	uxth	r3, r3
 8005886:	b2da      	uxtb	r2, r3
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800588e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005890:	6a39      	ldr	r1, [r7, #32]
 8005892:	68f8      	ldr	r0, [r7, #12]
 8005894:	f000 f9dc 	bl	8005c50 <I2C_WaitOnTXEFlagUntilTimeout>
 8005898:	4603      	mov	r3, r0
 800589a:	2b00      	cmp	r3, #0
 800589c:	d00d      	beq.n	80058ba <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058a2:	2b04      	cmp	r3, #4
 80058a4:	d107      	bne.n	80058b6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	681a      	ldr	r2, [r3, #0]
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058b4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80058b6:	2301      	movs	r3, #1
 80058b8:	e005      	b.n	80058c6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80058ba:	893b      	ldrh	r3, [r7, #8]
 80058bc:	b2da      	uxtb	r2, r3
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80058c4:	2300      	movs	r3, #0
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3718      	adds	r7, #24
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}
 80058ce:	bf00      	nop
 80058d0:	00010002 	.word	0x00010002

080058d4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b088      	sub	sp, #32
 80058d8:	af02      	add	r7, sp, #8
 80058da:	60f8      	str	r0, [r7, #12]
 80058dc:	4608      	mov	r0, r1
 80058de:	4611      	mov	r1, r2
 80058e0:	461a      	mov	r2, r3
 80058e2:	4603      	mov	r3, r0
 80058e4:	817b      	strh	r3, [r7, #10]
 80058e6:	460b      	mov	r3, r1
 80058e8:	813b      	strh	r3, [r7, #8]
 80058ea:	4613      	mov	r3, r2
 80058ec:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	681a      	ldr	r2, [r3, #0]
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80058fc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800590c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800590e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005910:	9300      	str	r3, [sp, #0]
 8005912:	6a3b      	ldr	r3, [r7, #32]
 8005914:	2200      	movs	r2, #0
 8005916:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800591a:	68f8      	ldr	r0, [r7, #12]
 800591c:	f000 f8c2 	bl	8005aa4 <I2C_WaitOnFlagUntilTimeout>
 8005920:	4603      	mov	r3, r0
 8005922:	2b00      	cmp	r3, #0
 8005924:	d00d      	beq.n	8005942 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005930:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005934:	d103      	bne.n	800593e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	f44f 7200 	mov.w	r2, #512	; 0x200
 800593c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800593e:	2303      	movs	r3, #3
 8005940:	e0aa      	b.n	8005a98 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005942:	897b      	ldrh	r3, [r7, #10]
 8005944:	b2db      	uxtb	r3, r3
 8005946:	461a      	mov	r2, r3
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005950:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005954:	6a3a      	ldr	r2, [r7, #32]
 8005956:	4952      	ldr	r1, [pc, #328]	; (8005aa0 <I2C_RequestMemoryRead+0x1cc>)
 8005958:	68f8      	ldr	r0, [r7, #12]
 800595a:	f000 f8fa 	bl	8005b52 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800595e:	4603      	mov	r3, r0
 8005960:	2b00      	cmp	r3, #0
 8005962:	d001      	beq.n	8005968 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005964:	2301      	movs	r3, #1
 8005966:	e097      	b.n	8005a98 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005968:	2300      	movs	r3, #0
 800596a:	617b      	str	r3, [r7, #20]
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	695b      	ldr	r3, [r3, #20]
 8005972:	617b      	str	r3, [r7, #20]
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	699b      	ldr	r3, [r3, #24]
 800597a:	617b      	str	r3, [r7, #20]
 800597c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800597e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005980:	6a39      	ldr	r1, [r7, #32]
 8005982:	68f8      	ldr	r0, [r7, #12]
 8005984:	f000 f964 	bl	8005c50 <I2C_WaitOnTXEFlagUntilTimeout>
 8005988:	4603      	mov	r3, r0
 800598a:	2b00      	cmp	r3, #0
 800598c:	d00d      	beq.n	80059aa <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005992:	2b04      	cmp	r3, #4
 8005994:	d107      	bne.n	80059a6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059a4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	e076      	b.n	8005a98 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80059aa:	88fb      	ldrh	r3, [r7, #6]
 80059ac:	2b01      	cmp	r3, #1
 80059ae:	d105      	bne.n	80059bc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80059b0:	893b      	ldrh	r3, [r7, #8]
 80059b2:	b2da      	uxtb	r2, r3
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	611a      	str	r2, [r3, #16]
 80059ba:	e021      	b.n	8005a00 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80059bc:	893b      	ldrh	r3, [r7, #8]
 80059be:	0a1b      	lsrs	r3, r3, #8
 80059c0:	b29b      	uxth	r3, r3
 80059c2:	b2da      	uxtb	r2, r3
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059cc:	6a39      	ldr	r1, [r7, #32]
 80059ce:	68f8      	ldr	r0, [r7, #12]
 80059d0:	f000 f93e 	bl	8005c50 <I2C_WaitOnTXEFlagUntilTimeout>
 80059d4:	4603      	mov	r3, r0
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d00d      	beq.n	80059f6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059de:	2b04      	cmp	r3, #4
 80059e0:	d107      	bne.n	80059f2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059f0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80059f2:	2301      	movs	r3, #1
 80059f4:	e050      	b.n	8005a98 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80059f6:	893b      	ldrh	r3, [r7, #8]
 80059f8:	b2da      	uxtb	r2, r3
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a02:	6a39      	ldr	r1, [r7, #32]
 8005a04:	68f8      	ldr	r0, [r7, #12]
 8005a06:	f000 f923 	bl	8005c50 <I2C_WaitOnTXEFlagUntilTimeout>
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d00d      	beq.n	8005a2c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a14:	2b04      	cmp	r3, #4
 8005a16:	d107      	bne.n	8005a28 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a26:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	e035      	b.n	8005a98 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a3a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a3e:	9300      	str	r3, [sp, #0]
 8005a40:	6a3b      	ldr	r3, [r7, #32]
 8005a42:	2200      	movs	r2, #0
 8005a44:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005a48:	68f8      	ldr	r0, [r7, #12]
 8005a4a:	f000 f82b 	bl	8005aa4 <I2C_WaitOnFlagUntilTimeout>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d00d      	beq.n	8005a70 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a62:	d103      	bne.n	8005a6c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a6a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005a6c:	2303      	movs	r3, #3
 8005a6e:	e013      	b.n	8005a98 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005a70:	897b      	ldrh	r3, [r7, #10]
 8005a72:	b2db      	uxtb	r3, r3
 8005a74:	f043 0301 	orr.w	r3, r3, #1
 8005a78:	b2da      	uxtb	r2, r3
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a82:	6a3a      	ldr	r2, [r7, #32]
 8005a84:	4906      	ldr	r1, [pc, #24]	; (8005aa0 <I2C_RequestMemoryRead+0x1cc>)
 8005a86:	68f8      	ldr	r0, [r7, #12]
 8005a88:	f000 f863 	bl	8005b52 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d001      	beq.n	8005a96 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005a92:	2301      	movs	r3, #1
 8005a94:	e000      	b.n	8005a98 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005a96:	2300      	movs	r3, #0
}
 8005a98:	4618      	mov	r0, r3
 8005a9a:	3718      	adds	r7, #24
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	bd80      	pop	{r7, pc}
 8005aa0:	00010002 	.word	0x00010002

08005aa4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b084      	sub	sp, #16
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	60f8      	str	r0, [r7, #12]
 8005aac:	60b9      	str	r1, [r7, #8]
 8005aae:	603b      	str	r3, [r7, #0]
 8005ab0:	4613      	mov	r3, r2
 8005ab2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ab4:	e025      	b.n	8005b02 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005abc:	d021      	beq.n	8005b02 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005abe:	f7fe f8c9 	bl	8003c54 <HAL_GetTick>
 8005ac2:	4602      	mov	r2, r0
 8005ac4:	69bb      	ldr	r3, [r7, #24]
 8005ac6:	1ad3      	subs	r3, r2, r3
 8005ac8:	683a      	ldr	r2, [r7, #0]
 8005aca:	429a      	cmp	r2, r3
 8005acc:	d302      	bcc.n	8005ad4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d116      	bne.n	8005b02 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2220      	movs	r2, #32
 8005ade:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aee:	f043 0220 	orr.w	r2, r3, #32
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	2200      	movs	r2, #0
 8005afa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e023      	b.n	8005b4a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	0c1b      	lsrs	r3, r3, #16
 8005b06:	b2db      	uxtb	r3, r3
 8005b08:	2b01      	cmp	r3, #1
 8005b0a:	d10d      	bne.n	8005b28 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	695b      	ldr	r3, [r3, #20]
 8005b12:	43da      	mvns	r2, r3
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	4013      	ands	r3, r2
 8005b18:	b29b      	uxth	r3, r3
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	bf0c      	ite	eq
 8005b1e:	2301      	moveq	r3, #1
 8005b20:	2300      	movne	r3, #0
 8005b22:	b2db      	uxtb	r3, r3
 8005b24:	461a      	mov	r2, r3
 8005b26:	e00c      	b.n	8005b42 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	699b      	ldr	r3, [r3, #24]
 8005b2e:	43da      	mvns	r2, r3
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	4013      	ands	r3, r2
 8005b34:	b29b      	uxth	r3, r3
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	bf0c      	ite	eq
 8005b3a:	2301      	moveq	r3, #1
 8005b3c:	2300      	movne	r3, #0
 8005b3e:	b2db      	uxtb	r3, r3
 8005b40:	461a      	mov	r2, r3
 8005b42:	79fb      	ldrb	r3, [r7, #7]
 8005b44:	429a      	cmp	r2, r3
 8005b46:	d0b6      	beq.n	8005ab6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005b48:	2300      	movs	r3, #0
}
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	3710      	adds	r7, #16
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}

08005b52 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005b52:	b580      	push	{r7, lr}
 8005b54:	b084      	sub	sp, #16
 8005b56:	af00      	add	r7, sp, #0
 8005b58:	60f8      	str	r0, [r7, #12]
 8005b5a:	60b9      	str	r1, [r7, #8]
 8005b5c:	607a      	str	r2, [r7, #4]
 8005b5e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005b60:	e051      	b.n	8005c06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	695b      	ldr	r3, [r3, #20]
 8005b68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b70:	d123      	bne.n	8005bba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b80:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005b8a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2220      	movs	r2, #32
 8005b96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ba6:	f043 0204 	orr.w	r2, r3, #4
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e046      	b.n	8005c48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bc0:	d021      	beq.n	8005c06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bc2:	f7fe f847 	bl	8003c54 <HAL_GetTick>
 8005bc6:	4602      	mov	r2, r0
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	1ad3      	subs	r3, r2, r3
 8005bcc:	687a      	ldr	r2, [r7, #4]
 8005bce:	429a      	cmp	r2, r3
 8005bd0:	d302      	bcc.n	8005bd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d116      	bne.n	8005c06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	2220      	movs	r2, #32
 8005be2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2200      	movs	r2, #0
 8005bea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bf2:	f043 0220 	orr.w	r2, r3, #32
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005c02:	2301      	movs	r3, #1
 8005c04:	e020      	b.n	8005c48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	0c1b      	lsrs	r3, r3, #16
 8005c0a:	b2db      	uxtb	r3, r3
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d10c      	bne.n	8005c2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	695b      	ldr	r3, [r3, #20]
 8005c16:	43da      	mvns	r2, r3
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	4013      	ands	r3, r2
 8005c1c:	b29b      	uxth	r3, r3
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	bf14      	ite	ne
 8005c22:	2301      	movne	r3, #1
 8005c24:	2300      	moveq	r3, #0
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	e00b      	b.n	8005c42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	699b      	ldr	r3, [r3, #24]
 8005c30:	43da      	mvns	r2, r3
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	4013      	ands	r3, r2
 8005c36:	b29b      	uxth	r3, r3
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	bf14      	ite	ne
 8005c3c:	2301      	movne	r3, #1
 8005c3e:	2300      	moveq	r3, #0
 8005c40:	b2db      	uxtb	r3, r3
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d18d      	bne.n	8005b62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005c46:	2300      	movs	r3, #0
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	3710      	adds	r7, #16
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd80      	pop	{r7, pc}

08005c50 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b084      	sub	sp, #16
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	60f8      	str	r0, [r7, #12]
 8005c58:	60b9      	str	r1, [r7, #8]
 8005c5a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005c5c:	e02d      	b.n	8005cba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005c5e:	68f8      	ldr	r0, [r7, #12]
 8005c60:	f000 f8ce 	bl	8005e00 <I2C_IsAcknowledgeFailed>
 8005c64:	4603      	mov	r3, r0
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d001      	beq.n	8005c6e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e02d      	b.n	8005cca <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c74:	d021      	beq.n	8005cba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c76:	f7fd ffed 	bl	8003c54 <HAL_GetTick>
 8005c7a:	4602      	mov	r2, r0
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	1ad3      	subs	r3, r2, r3
 8005c80:	68ba      	ldr	r2, [r7, #8]
 8005c82:	429a      	cmp	r2, r3
 8005c84:	d302      	bcc.n	8005c8c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d116      	bne.n	8005cba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2220      	movs	r2, #32
 8005c96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ca6:	f043 0220 	orr.w	r2, r3, #32
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	e007      	b.n	8005cca <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	695b      	ldr	r3, [r3, #20]
 8005cc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cc4:	2b80      	cmp	r3, #128	; 0x80
 8005cc6:	d1ca      	bne.n	8005c5e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005cc8:	2300      	movs	r3, #0
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3710      	adds	r7, #16
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}

08005cd2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005cd2:	b580      	push	{r7, lr}
 8005cd4:	b084      	sub	sp, #16
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	60f8      	str	r0, [r7, #12]
 8005cda:	60b9      	str	r1, [r7, #8]
 8005cdc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005cde:	e02d      	b.n	8005d3c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005ce0:	68f8      	ldr	r0, [r7, #12]
 8005ce2:	f000 f88d 	bl	8005e00 <I2C_IsAcknowledgeFailed>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d001      	beq.n	8005cf0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005cec:	2301      	movs	r3, #1
 8005cee:	e02d      	b.n	8005d4c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cf6:	d021      	beq.n	8005d3c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cf8:	f7fd ffac 	bl	8003c54 <HAL_GetTick>
 8005cfc:	4602      	mov	r2, r0
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	1ad3      	subs	r3, r2, r3
 8005d02:	68ba      	ldr	r2, [r7, #8]
 8005d04:	429a      	cmp	r2, r3
 8005d06:	d302      	bcc.n	8005d0e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d116      	bne.n	8005d3c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2200      	movs	r2, #0
 8005d12:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2220      	movs	r2, #32
 8005d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d28:	f043 0220 	orr.w	r2, r3, #32
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2200      	movs	r2, #0
 8005d34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005d38:	2301      	movs	r3, #1
 8005d3a:	e007      	b.n	8005d4c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	695b      	ldr	r3, [r3, #20]
 8005d42:	f003 0304 	and.w	r3, r3, #4
 8005d46:	2b04      	cmp	r3, #4
 8005d48:	d1ca      	bne.n	8005ce0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005d4a:	2300      	movs	r3, #0
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3710      	adds	r7, #16
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}

08005d54 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b084      	sub	sp, #16
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	60f8      	str	r0, [r7, #12]
 8005d5c:	60b9      	str	r1, [r7, #8]
 8005d5e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005d60:	e042      	b.n	8005de8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	695b      	ldr	r3, [r3, #20]
 8005d68:	f003 0310 	and.w	r3, r3, #16
 8005d6c:	2b10      	cmp	r3, #16
 8005d6e:	d119      	bne.n	8005da4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f06f 0210 	mvn.w	r2, #16
 8005d78:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	2220      	movs	r2, #32
 8005d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005da0:	2301      	movs	r3, #1
 8005da2:	e029      	b.n	8005df8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005da4:	f7fd ff56 	bl	8003c54 <HAL_GetTick>
 8005da8:	4602      	mov	r2, r0
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	1ad3      	subs	r3, r2, r3
 8005dae:	68ba      	ldr	r2, [r7, #8]
 8005db0:	429a      	cmp	r2, r3
 8005db2:	d302      	bcc.n	8005dba <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d116      	bne.n	8005de8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2220      	movs	r2, #32
 8005dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dd4:	f043 0220 	orr.w	r2, r3, #32
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2200      	movs	r2, #0
 8005de0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005de4:	2301      	movs	r3, #1
 8005de6:	e007      	b.n	8005df8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	695b      	ldr	r3, [r3, #20]
 8005dee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005df2:	2b40      	cmp	r3, #64	; 0x40
 8005df4:	d1b5      	bne.n	8005d62 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005df6:	2300      	movs	r3, #0
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3710      	adds	r7, #16
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}

08005e00 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b083      	sub	sp, #12
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	695b      	ldr	r3, [r3, #20]
 8005e0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e16:	d11b      	bne.n	8005e50 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005e20:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2200      	movs	r2, #0
 8005e26:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2220      	movs	r2, #32
 8005e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2200      	movs	r2, #0
 8005e34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e3c:	f043 0204 	orr.w	r2, r3, #4
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2200      	movs	r2, #0
 8005e48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	e000      	b.n	8005e52 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005e50:	2300      	movs	r3, #0
}
 8005e52:	4618      	mov	r0, r3
 8005e54:	370c      	adds	r7, #12
 8005e56:	46bd      	mov	sp, r7
 8005e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5c:	4770      	bx	lr
	...

08005e60 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b086      	sub	sp, #24
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d101      	bne.n	8005e72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	e264      	b.n	800633c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f003 0301 	and.w	r3, r3, #1
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d075      	beq.n	8005f6a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005e7e:	4ba3      	ldr	r3, [pc, #652]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	f003 030c 	and.w	r3, r3, #12
 8005e86:	2b04      	cmp	r3, #4
 8005e88:	d00c      	beq.n	8005ea4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e8a:	4ba0      	ldr	r3, [pc, #640]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 8005e8c:	689b      	ldr	r3, [r3, #8]
 8005e8e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005e92:	2b08      	cmp	r3, #8
 8005e94:	d112      	bne.n	8005ebc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e96:	4b9d      	ldr	r3, [pc, #628]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 8005e98:	685b      	ldr	r3, [r3, #4]
 8005e9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e9e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005ea2:	d10b      	bne.n	8005ebc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ea4:	4b99      	ldr	r3, [pc, #612]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d05b      	beq.n	8005f68 <HAL_RCC_OscConfig+0x108>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	685b      	ldr	r3, [r3, #4]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d157      	bne.n	8005f68 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	e23f      	b.n	800633c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ec4:	d106      	bne.n	8005ed4 <HAL_RCC_OscConfig+0x74>
 8005ec6:	4b91      	ldr	r3, [pc, #580]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	4a90      	ldr	r2, [pc, #576]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 8005ecc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ed0:	6013      	str	r3, [r2, #0]
 8005ed2:	e01d      	b.n	8005f10 <HAL_RCC_OscConfig+0xb0>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005edc:	d10c      	bne.n	8005ef8 <HAL_RCC_OscConfig+0x98>
 8005ede:	4b8b      	ldr	r3, [pc, #556]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a8a      	ldr	r2, [pc, #552]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 8005ee4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005ee8:	6013      	str	r3, [r2, #0]
 8005eea:	4b88      	ldr	r3, [pc, #544]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4a87      	ldr	r2, [pc, #540]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 8005ef0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ef4:	6013      	str	r3, [r2, #0]
 8005ef6:	e00b      	b.n	8005f10 <HAL_RCC_OscConfig+0xb0>
 8005ef8:	4b84      	ldr	r3, [pc, #528]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4a83      	ldr	r2, [pc, #524]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 8005efe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f02:	6013      	str	r3, [r2, #0]
 8005f04:	4b81      	ldr	r3, [pc, #516]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a80      	ldr	r2, [pc, #512]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 8005f0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005f0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d013      	beq.n	8005f40 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f18:	f7fd fe9c 	bl	8003c54 <HAL_GetTick>
 8005f1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f1e:	e008      	b.n	8005f32 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005f20:	f7fd fe98 	bl	8003c54 <HAL_GetTick>
 8005f24:	4602      	mov	r2, r0
 8005f26:	693b      	ldr	r3, [r7, #16]
 8005f28:	1ad3      	subs	r3, r2, r3
 8005f2a:	2b64      	cmp	r3, #100	; 0x64
 8005f2c:	d901      	bls.n	8005f32 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005f2e:	2303      	movs	r3, #3
 8005f30:	e204      	b.n	800633c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f32:	4b76      	ldr	r3, [pc, #472]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d0f0      	beq.n	8005f20 <HAL_RCC_OscConfig+0xc0>
 8005f3e:	e014      	b.n	8005f6a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f40:	f7fd fe88 	bl	8003c54 <HAL_GetTick>
 8005f44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f46:	e008      	b.n	8005f5a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005f48:	f7fd fe84 	bl	8003c54 <HAL_GetTick>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	1ad3      	subs	r3, r2, r3
 8005f52:	2b64      	cmp	r3, #100	; 0x64
 8005f54:	d901      	bls.n	8005f5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005f56:	2303      	movs	r3, #3
 8005f58:	e1f0      	b.n	800633c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f5a:	4b6c      	ldr	r3, [pc, #432]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d1f0      	bne.n	8005f48 <HAL_RCC_OscConfig+0xe8>
 8005f66:	e000      	b.n	8005f6a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f003 0302 	and.w	r3, r3, #2
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d063      	beq.n	800603e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005f76:	4b65      	ldr	r3, [pc, #404]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 8005f78:	689b      	ldr	r3, [r3, #8]
 8005f7a:	f003 030c 	and.w	r3, r3, #12
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d00b      	beq.n	8005f9a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f82:	4b62      	ldr	r3, [pc, #392]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 8005f84:	689b      	ldr	r3, [r3, #8]
 8005f86:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005f8a:	2b08      	cmp	r3, #8
 8005f8c:	d11c      	bne.n	8005fc8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f8e:	4b5f      	ldr	r3, [pc, #380]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d116      	bne.n	8005fc8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f9a:	4b5c      	ldr	r3, [pc, #368]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f003 0302 	and.w	r3, r3, #2
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d005      	beq.n	8005fb2 <HAL_RCC_OscConfig+0x152>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	68db      	ldr	r3, [r3, #12]
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	d001      	beq.n	8005fb2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e1c4      	b.n	800633c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005fb2:	4b56      	ldr	r3, [pc, #344]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	691b      	ldr	r3, [r3, #16]
 8005fbe:	00db      	lsls	r3, r3, #3
 8005fc0:	4952      	ldr	r1, [pc, #328]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005fc6:	e03a      	b.n	800603e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	68db      	ldr	r3, [r3, #12]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d020      	beq.n	8006012 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005fd0:	4b4f      	ldr	r3, [pc, #316]	; (8006110 <HAL_RCC_OscConfig+0x2b0>)
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fd6:	f7fd fe3d 	bl	8003c54 <HAL_GetTick>
 8005fda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005fdc:	e008      	b.n	8005ff0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005fde:	f7fd fe39 	bl	8003c54 <HAL_GetTick>
 8005fe2:	4602      	mov	r2, r0
 8005fe4:	693b      	ldr	r3, [r7, #16]
 8005fe6:	1ad3      	subs	r3, r2, r3
 8005fe8:	2b02      	cmp	r3, #2
 8005fea:	d901      	bls.n	8005ff0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005fec:	2303      	movs	r3, #3
 8005fee:	e1a5      	b.n	800633c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ff0:	4b46      	ldr	r3, [pc, #280]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f003 0302 	and.w	r3, r3, #2
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d0f0      	beq.n	8005fde <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ffc:	4b43      	ldr	r3, [pc, #268]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	691b      	ldr	r3, [r3, #16]
 8006008:	00db      	lsls	r3, r3, #3
 800600a:	4940      	ldr	r1, [pc, #256]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 800600c:	4313      	orrs	r3, r2
 800600e:	600b      	str	r3, [r1, #0]
 8006010:	e015      	b.n	800603e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006012:	4b3f      	ldr	r3, [pc, #252]	; (8006110 <HAL_RCC_OscConfig+0x2b0>)
 8006014:	2200      	movs	r2, #0
 8006016:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006018:	f7fd fe1c 	bl	8003c54 <HAL_GetTick>
 800601c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800601e:	e008      	b.n	8006032 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006020:	f7fd fe18 	bl	8003c54 <HAL_GetTick>
 8006024:	4602      	mov	r2, r0
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	1ad3      	subs	r3, r2, r3
 800602a:	2b02      	cmp	r3, #2
 800602c:	d901      	bls.n	8006032 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800602e:	2303      	movs	r3, #3
 8006030:	e184      	b.n	800633c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006032:	4b36      	ldr	r3, [pc, #216]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f003 0302 	and.w	r3, r3, #2
 800603a:	2b00      	cmp	r3, #0
 800603c:	d1f0      	bne.n	8006020 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f003 0308 	and.w	r3, r3, #8
 8006046:	2b00      	cmp	r3, #0
 8006048:	d030      	beq.n	80060ac <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	695b      	ldr	r3, [r3, #20]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d016      	beq.n	8006080 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006052:	4b30      	ldr	r3, [pc, #192]	; (8006114 <HAL_RCC_OscConfig+0x2b4>)
 8006054:	2201      	movs	r2, #1
 8006056:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006058:	f7fd fdfc 	bl	8003c54 <HAL_GetTick>
 800605c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800605e:	e008      	b.n	8006072 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006060:	f7fd fdf8 	bl	8003c54 <HAL_GetTick>
 8006064:	4602      	mov	r2, r0
 8006066:	693b      	ldr	r3, [r7, #16]
 8006068:	1ad3      	subs	r3, r2, r3
 800606a:	2b02      	cmp	r3, #2
 800606c:	d901      	bls.n	8006072 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800606e:	2303      	movs	r3, #3
 8006070:	e164      	b.n	800633c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006072:	4b26      	ldr	r3, [pc, #152]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 8006074:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006076:	f003 0302 	and.w	r3, r3, #2
 800607a:	2b00      	cmp	r3, #0
 800607c:	d0f0      	beq.n	8006060 <HAL_RCC_OscConfig+0x200>
 800607e:	e015      	b.n	80060ac <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006080:	4b24      	ldr	r3, [pc, #144]	; (8006114 <HAL_RCC_OscConfig+0x2b4>)
 8006082:	2200      	movs	r2, #0
 8006084:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006086:	f7fd fde5 	bl	8003c54 <HAL_GetTick>
 800608a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800608c:	e008      	b.n	80060a0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800608e:	f7fd fde1 	bl	8003c54 <HAL_GetTick>
 8006092:	4602      	mov	r2, r0
 8006094:	693b      	ldr	r3, [r7, #16]
 8006096:	1ad3      	subs	r3, r2, r3
 8006098:	2b02      	cmp	r3, #2
 800609a:	d901      	bls.n	80060a0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800609c:	2303      	movs	r3, #3
 800609e:	e14d      	b.n	800633c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80060a0:	4b1a      	ldr	r3, [pc, #104]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 80060a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80060a4:	f003 0302 	and.w	r3, r3, #2
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d1f0      	bne.n	800608e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f003 0304 	and.w	r3, r3, #4
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	f000 80a0 	beq.w	80061fa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80060ba:	2300      	movs	r3, #0
 80060bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80060be:	4b13      	ldr	r3, [pc, #76]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 80060c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d10f      	bne.n	80060ea <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80060ca:	2300      	movs	r3, #0
 80060cc:	60bb      	str	r3, [r7, #8]
 80060ce:	4b0f      	ldr	r3, [pc, #60]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 80060d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060d2:	4a0e      	ldr	r2, [pc, #56]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 80060d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80060d8:	6413      	str	r3, [r2, #64]	; 0x40
 80060da:	4b0c      	ldr	r3, [pc, #48]	; (800610c <HAL_RCC_OscConfig+0x2ac>)
 80060dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060e2:	60bb      	str	r3, [r7, #8]
 80060e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80060e6:	2301      	movs	r3, #1
 80060e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060ea:	4b0b      	ldr	r3, [pc, #44]	; (8006118 <HAL_RCC_OscConfig+0x2b8>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d121      	bne.n	800613a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80060f6:	4b08      	ldr	r3, [pc, #32]	; (8006118 <HAL_RCC_OscConfig+0x2b8>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4a07      	ldr	r2, [pc, #28]	; (8006118 <HAL_RCC_OscConfig+0x2b8>)
 80060fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006100:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006102:	f7fd fda7 	bl	8003c54 <HAL_GetTick>
 8006106:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006108:	e011      	b.n	800612e <HAL_RCC_OscConfig+0x2ce>
 800610a:	bf00      	nop
 800610c:	40023800 	.word	0x40023800
 8006110:	42470000 	.word	0x42470000
 8006114:	42470e80 	.word	0x42470e80
 8006118:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800611c:	f7fd fd9a 	bl	8003c54 <HAL_GetTick>
 8006120:	4602      	mov	r2, r0
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	1ad3      	subs	r3, r2, r3
 8006126:	2b02      	cmp	r3, #2
 8006128:	d901      	bls.n	800612e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800612a:	2303      	movs	r3, #3
 800612c:	e106      	b.n	800633c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800612e:	4b85      	ldr	r3, [pc, #532]	; (8006344 <HAL_RCC_OscConfig+0x4e4>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006136:	2b00      	cmp	r3, #0
 8006138:	d0f0      	beq.n	800611c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	2b01      	cmp	r3, #1
 8006140:	d106      	bne.n	8006150 <HAL_RCC_OscConfig+0x2f0>
 8006142:	4b81      	ldr	r3, [pc, #516]	; (8006348 <HAL_RCC_OscConfig+0x4e8>)
 8006144:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006146:	4a80      	ldr	r2, [pc, #512]	; (8006348 <HAL_RCC_OscConfig+0x4e8>)
 8006148:	f043 0301 	orr.w	r3, r3, #1
 800614c:	6713      	str	r3, [r2, #112]	; 0x70
 800614e:	e01c      	b.n	800618a <HAL_RCC_OscConfig+0x32a>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	689b      	ldr	r3, [r3, #8]
 8006154:	2b05      	cmp	r3, #5
 8006156:	d10c      	bne.n	8006172 <HAL_RCC_OscConfig+0x312>
 8006158:	4b7b      	ldr	r3, [pc, #492]	; (8006348 <HAL_RCC_OscConfig+0x4e8>)
 800615a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800615c:	4a7a      	ldr	r2, [pc, #488]	; (8006348 <HAL_RCC_OscConfig+0x4e8>)
 800615e:	f043 0304 	orr.w	r3, r3, #4
 8006162:	6713      	str	r3, [r2, #112]	; 0x70
 8006164:	4b78      	ldr	r3, [pc, #480]	; (8006348 <HAL_RCC_OscConfig+0x4e8>)
 8006166:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006168:	4a77      	ldr	r2, [pc, #476]	; (8006348 <HAL_RCC_OscConfig+0x4e8>)
 800616a:	f043 0301 	orr.w	r3, r3, #1
 800616e:	6713      	str	r3, [r2, #112]	; 0x70
 8006170:	e00b      	b.n	800618a <HAL_RCC_OscConfig+0x32a>
 8006172:	4b75      	ldr	r3, [pc, #468]	; (8006348 <HAL_RCC_OscConfig+0x4e8>)
 8006174:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006176:	4a74      	ldr	r2, [pc, #464]	; (8006348 <HAL_RCC_OscConfig+0x4e8>)
 8006178:	f023 0301 	bic.w	r3, r3, #1
 800617c:	6713      	str	r3, [r2, #112]	; 0x70
 800617e:	4b72      	ldr	r3, [pc, #456]	; (8006348 <HAL_RCC_OscConfig+0x4e8>)
 8006180:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006182:	4a71      	ldr	r2, [pc, #452]	; (8006348 <HAL_RCC_OscConfig+0x4e8>)
 8006184:	f023 0304 	bic.w	r3, r3, #4
 8006188:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	689b      	ldr	r3, [r3, #8]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d015      	beq.n	80061be <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006192:	f7fd fd5f 	bl	8003c54 <HAL_GetTick>
 8006196:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006198:	e00a      	b.n	80061b0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800619a:	f7fd fd5b 	bl	8003c54 <HAL_GetTick>
 800619e:	4602      	mov	r2, r0
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	1ad3      	subs	r3, r2, r3
 80061a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d901      	bls.n	80061b0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80061ac:	2303      	movs	r3, #3
 80061ae:	e0c5      	b.n	800633c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061b0:	4b65      	ldr	r3, [pc, #404]	; (8006348 <HAL_RCC_OscConfig+0x4e8>)
 80061b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061b4:	f003 0302 	and.w	r3, r3, #2
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d0ee      	beq.n	800619a <HAL_RCC_OscConfig+0x33a>
 80061bc:	e014      	b.n	80061e8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80061be:	f7fd fd49 	bl	8003c54 <HAL_GetTick>
 80061c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80061c4:	e00a      	b.n	80061dc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80061c6:	f7fd fd45 	bl	8003c54 <HAL_GetTick>
 80061ca:	4602      	mov	r2, r0
 80061cc:	693b      	ldr	r3, [r7, #16]
 80061ce:	1ad3      	subs	r3, r2, r3
 80061d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d901      	bls.n	80061dc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80061d8:	2303      	movs	r3, #3
 80061da:	e0af      	b.n	800633c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80061dc:	4b5a      	ldr	r3, [pc, #360]	; (8006348 <HAL_RCC_OscConfig+0x4e8>)
 80061de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061e0:	f003 0302 	and.w	r3, r3, #2
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d1ee      	bne.n	80061c6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80061e8:	7dfb      	ldrb	r3, [r7, #23]
 80061ea:	2b01      	cmp	r3, #1
 80061ec:	d105      	bne.n	80061fa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80061ee:	4b56      	ldr	r3, [pc, #344]	; (8006348 <HAL_RCC_OscConfig+0x4e8>)
 80061f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061f2:	4a55      	ldr	r2, [pc, #340]	; (8006348 <HAL_RCC_OscConfig+0x4e8>)
 80061f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80061f8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	699b      	ldr	r3, [r3, #24]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	f000 809b 	beq.w	800633a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006204:	4b50      	ldr	r3, [pc, #320]	; (8006348 <HAL_RCC_OscConfig+0x4e8>)
 8006206:	689b      	ldr	r3, [r3, #8]
 8006208:	f003 030c 	and.w	r3, r3, #12
 800620c:	2b08      	cmp	r3, #8
 800620e:	d05c      	beq.n	80062ca <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	699b      	ldr	r3, [r3, #24]
 8006214:	2b02      	cmp	r3, #2
 8006216:	d141      	bne.n	800629c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006218:	4b4c      	ldr	r3, [pc, #304]	; (800634c <HAL_RCC_OscConfig+0x4ec>)
 800621a:	2200      	movs	r2, #0
 800621c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800621e:	f7fd fd19 	bl	8003c54 <HAL_GetTick>
 8006222:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006224:	e008      	b.n	8006238 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006226:	f7fd fd15 	bl	8003c54 <HAL_GetTick>
 800622a:	4602      	mov	r2, r0
 800622c:	693b      	ldr	r3, [r7, #16]
 800622e:	1ad3      	subs	r3, r2, r3
 8006230:	2b02      	cmp	r3, #2
 8006232:	d901      	bls.n	8006238 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006234:	2303      	movs	r3, #3
 8006236:	e081      	b.n	800633c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006238:	4b43      	ldr	r3, [pc, #268]	; (8006348 <HAL_RCC_OscConfig+0x4e8>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006240:	2b00      	cmp	r3, #0
 8006242:	d1f0      	bne.n	8006226 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	69da      	ldr	r2, [r3, #28]
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6a1b      	ldr	r3, [r3, #32]
 800624c:	431a      	orrs	r2, r3
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006252:	019b      	lsls	r3, r3, #6
 8006254:	431a      	orrs	r2, r3
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800625a:	085b      	lsrs	r3, r3, #1
 800625c:	3b01      	subs	r3, #1
 800625e:	041b      	lsls	r3, r3, #16
 8006260:	431a      	orrs	r2, r3
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006266:	061b      	lsls	r3, r3, #24
 8006268:	4937      	ldr	r1, [pc, #220]	; (8006348 <HAL_RCC_OscConfig+0x4e8>)
 800626a:	4313      	orrs	r3, r2
 800626c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800626e:	4b37      	ldr	r3, [pc, #220]	; (800634c <HAL_RCC_OscConfig+0x4ec>)
 8006270:	2201      	movs	r2, #1
 8006272:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006274:	f7fd fcee 	bl	8003c54 <HAL_GetTick>
 8006278:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800627a:	e008      	b.n	800628e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800627c:	f7fd fcea 	bl	8003c54 <HAL_GetTick>
 8006280:	4602      	mov	r2, r0
 8006282:	693b      	ldr	r3, [r7, #16]
 8006284:	1ad3      	subs	r3, r2, r3
 8006286:	2b02      	cmp	r3, #2
 8006288:	d901      	bls.n	800628e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800628a:	2303      	movs	r3, #3
 800628c:	e056      	b.n	800633c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800628e:	4b2e      	ldr	r3, [pc, #184]	; (8006348 <HAL_RCC_OscConfig+0x4e8>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006296:	2b00      	cmp	r3, #0
 8006298:	d0f0      	beq.n	800627c <HAL_RCC_OscConfig+0x41c>
 800629a:	e04e      	b.n	800633a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800629c:	4b2b      	ldr	r3, [pc, #172]	; (800634c <HAL_RCC_OscConfig+0x4ec>)
 800629e:	2200      	movs	r2, #0
 80062a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062a2:	f7fd fcd7 	bl	8003c54 <HAL_GetTick>
 80062a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062a8:	e008      	b.n	80062bc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80062aa:	f7fd fcd3 	bl	8003c54 <HAL_GetTick>
 80062ae:	4602      	mov	r2, r0
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	1ad3      	subs	r3, r2, r3
 80062b4:	2b02      	cmp	r3, #2
 80062b6:	d901      	bls.n	80062bc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80062b8:	2303      	movs	r3, #3
 80062ba:	e03f      	b.n	800633c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062bc:	4b22      	ldr	r3, [pc, #136]	; (8006348 <HAL_RCC_OscConfig+0x4e8>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d1f0      	bne.n	80062aa <HAL_RCC_OscConfig+0x44a>
 80062c8:	e037      	b.n	800633a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	699b      	ldr	r3, [r3, #24]
 80062ce:	2b01      	cmp	r3, #1
 80062d0:	d101      	bne.n	80062d6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80062d2:	2301      	movs	r3, #1
 80062d4:	e032      	b.n	800633c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80062d6:	4b1c      	ldr	r3, [pc, #112]	; (8006348 <HAL_RCC_OscConfig+0x4e8>)
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	699b      	ldr	r3, [r3, #24]
 80062e0:	2b01      	cmp	r3, #1
 80062e2:	d028      	beq.n	8006336 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80062ee:	429a      	cmp	r2, r3
 80062f0:	d121      	bne.n	8006336 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80062fc:	429a      	cmp	r2, r3
 80062fe:	d11a      	bne.n	8006336 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006300:	68fa      	ldr	r2, [r7, #12]
 8006302:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006306:	4013      	ands	r3, r2
 8006308:	687a      	ldr	r2, [r7, #4]
 800630a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800630c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800630e:	4293      	cmp	r3, r2
 8006310:	d111      	bne.n	8006336 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800631c:	085b      	lsrs	r3, r3, #1
 800631e:	3b01      	subs	r3, #1
 8006320:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006322:	429a      	cmp	r2, r3
 8006324:	d107      	bne.n	8006336 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006330:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006332:	429a      	cmp	r2, r3
 8006334:	d001      	beq.n	800633a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8006336:	2301      	movs	r3, #1
 8006338:	e000      	b.n	800633c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800633a:	2300      	movs	r3, #0
}
 800633c:	4618      	mov	r0, r3
 800633e:	3718      	adds	r7, #24
 8006340:	46bd      	mov	sp, r7
 8006342:	bd80      	pop	{r7, pc}
 8006344:	40007000 	.word	0x40007000
 8006348:	40023800 	.word	0x40023800
 800634c:	42470060 	.word	0x42470060

08006350 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b084      	sub	sp, #16
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
 8006358:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d101      	bne.n	8006364 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006360:	2301      	movs	r3, #1
 8006362:	e0cc      	b.n	80064fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006364:	4b68      	ldr	r3, [pc, #416]	; (8006508 <HAL_RCC_ClockConfig+0x1b8>)
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f003 0307 	and.w	r3, r3, #7
 800636c:	683a      	ldr	r2, [r7, #0]
 800636e:	429a      	cmp	r2, r3
 8006370:	d90c      	bls.n	800638c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006372:	4b65      	ldr	r3, [pc, #404]	; (8006508 <HAL_RCC_ClockConfig+0x1b8>)
 8006374:	683a      	ldr	r2, [r7, #0]
 8006376:	b2d2      	uxtb	r2, r2
 8006378:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800637a:	4b63      	ldr	r3, [pc, #396]	; (8006508 <HAL_RCC_ClockConfig+0x1b8>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f003 0307 	and.w	r3, r3, #7
 8006382:	683a      	ldr	r2, [r7, #0]
 8006384:	429a      	cmp	r2, r3
 8006386:	d001      	beq.n	800638c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006388:	2301      	movs	r3, #1
 800638a:	e0b8      	b.n	80064fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f003 0302 	and.w	r3, r3, #2
 8006394:	2b00      	cmp	r3, #0
 8006396:	d020      	beq.n	80063da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f003 0304 	and.w	r3, r3, #4
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d005      	beq.n	80063b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80063a4:	4b59      	ldr	r3, [pc, #356]	; (800650c <HAL_RCC_ClockConfig+0x1bc>)
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	4a58      	ldr	r2, [pc, #352]	; (800650c <HAL_RCC_ClockConfig+0x1bc>)
 80063aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80063ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f003 0308 	and.w	r3, r3, #8
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d005      	beq.n	80063c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80063bc:	4b53      	ldr	r3, [pc, #332]	; (800650c <HAL_RCC_ClockConfig+0x1bc>)
 80063be:	689b      	ldr	r3, [r3, #8]
 80063c0:	4a52      	ldr	r2, [pc, #328]	; (800650c <HAL_RCC_ClockConfig+0x1bc>)
 80063c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80063c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063c8:	4b50      	ldr	r3, [pc, #320]	; (800650c <HAL_RCC_ClockConfig+0x1bc>)
 80063ca:	689b      	ldr	r3, [r3, #8]
 80063cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	689b      	ldr	r3, [r3, #8]
 80063d4:	494d      	ldr	r1, [pc, #308]	; (800650c <HAL_RCC_ClockConfig+0x1bc>)
 80063d6:	4313      	orrs	r3, r2
 80063d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f003 0301 	and.w	r3, r3, #1
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d044      	beq.n	8006470 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	685b      	ldr	r3, [r3, #4]
 80063ea:	2b01      	cmp	r3, #1
 80063ec:	d107      	bne.n	80063fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063ee:	4b47      	ldr	r3, [pc, #284]	; (800650c <HAL_RCC_ClockConfig+0x1bc>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d119      	bne.n	800642e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80063fa:	2301      	movs	r3, #1
 80063fc:	e07f      	b.n	80064fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	2b02      	cmp	r3, #2
 8006404:	d003      	beq.n	800640e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800640a:	2b03      	cmp	r3, #3
 800640c:	d107      	bne.n	800641e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800640e:	4b3f      	ldr	r3, [pc, #252]	; (800650c <HAL_RCC_ClockConfig+0x1bc>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006416:	2b00      	cmp	r3, #0
 8006418:	d109      	bne.n	800642e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800641a:	2301      	movs	r3, #1
 800641c:	e06f      	b.n	80064fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800641e:	4b3b      	ldr	r3, [pc, #236]	; (800650c <HAL_RCC_ClockConfig+0x1bc>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f003 0302 	and.w	r3, r3, #2
 8006426:	2b00      	cmp	r3, #0
 8006428:	d101      	bne.n	800642e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800642a:	2301      	movs	r3, #1
 800642c:	e067      	b.n	80064fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800642e:	4b37      	ldr	r3, [pc, #220]	; (800650c <HAL_RCC_ClockConfig+0x1bc>)
 8006430:	689b      	ldr	r3, [r3, #8]
 8006432:	f023 0203 	bic.w	r2, r3, #3
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	4934      	ldr	r1, [pc, #208]	; (800650c <HAL_RCC_ClockConfig+0x1bc>)
 800643c:	4313      	orrs	r3, r2
 800643e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006440:	f7fd fc08 	bl	8003c54 <HAL_GetTick>
 8006444:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006446:	e00a      	b.n	800645e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006448:	f7fd fc04 	bl	8003c54 <HAL_GetTick>
 800644c:	4602      	mov	r2, r0
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	1ad3      	subs	r3, r2, r3
 8006452:	f241 3288 	movw	r2, #5000	; 0x1388
 8006456:	4293      	cmp	r3, r2
 8006458:	d901      	bls.n	800645e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800645a:	2303      	movs	r3, #3
 800645c:	e04f      	b.n	80064fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800645e:	4b2b      	ldr	r3, [pc, #172]	; (800650c <HAL_RCC_ClockConfig+0x1bc>)
 8006460:	689b      	ldr	r3, [r3, #8]
 8006462:	f003 020c 	and.w	r2, r3, #12
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	009b      	lsls	r3, r3, #2
 800646c:	429a      	cmp	r2, r3
 800646e:	d1eb      	bne.n	8006448 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006470:	4b25      	ldr	r3, [pc, #148]	; (8006508 <HAL_RCC_ClockConfig+0x1b8>)
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f003 0307 	and.w	r3, r3, #7
 8006478:	683a      	ldr	r2, [r7, #0]
 800647a:	429a      	cmp	r2, r3
 800647c:	d20c      	bcs.n	8006498 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800647e:	4b22      	ldr	r3, [pc, #136]	; (8006508 <HAL_RCC_ClockConfig+0x1b8>)
 8006480:	683a      	ldr	r2, [r7, #0]
 8006482:	b2d2      	uxtb	r2, r2
 8006484:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006486:	4b20      	ldr	r3, [pc, #128]	; (8006508 <HAL_RCC_ClockConfig+0x1b8>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f003 0307 	and.w	r3, r3, #7
 800648e:	683a      	ldr	r2, [r7, #0]
 8006490:	429a      	cmp	r2, r3
 8006492:	d001      	beq.n	8006498 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006494:	2301      	movs	r3, #1
 8006496:	e032      	b.n	80064fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f003 0304 	and.w	r3, r3, #4
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d008      	beq.n	80064b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80064a4:	4b19      	ldr	r3, [pc, #100]	; (800650c <HAL_RCC_ClockConfig+0x1bc>)
 80064a6:	689b      	ldr	r3, [r3, #8]
 80064a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	68db      	ldr	r3, [r3, #12]
 80064b0:	4916      	ldr	r1, [pc, #88]	; (800650c <HAL_RCC_ClockConfig+0x1bc>)
 80064b2:	4313      	orrs	r3, r2
 80064b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f003 0308 	and.w	r3, r3, #8
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d009      	beq.n	80064d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80064c2:	4b12      	ldr	r3, [pc, #72]	; (800650c <HAL_RCC_ClockConfig+0x1bc>)
 80064c4:	689b      	ldr	r3, [r3, #8]
 80064c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	691b      	ldr	r3, [r3, #16]
 80064ce:	00db      	lsls	r3, r3, #3
 80064d0:	490e      	ldr	r1, [pc, #56]	; (800650c <HAL_RCC_ClockConfig+0x1bc>)
 80064d2:	4313      	orrs	r3, r2
 80064d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80064d6:	f000 f821 	bl	800651c <HAL_RCC_GetSysClockFreq>
 80064da:	4602      	mov	r2, r0
 80064dc:	4b0b      	ldr	r3, [pc, #44]	; (800650c <HAL_RCC_ClockConfig+0x1bc>)
 80064de:	689b      	ldr	r3, [r3, #8]
 80064e0:	091b      	lsrs	r3, r3, #4
 80064e2:	f003 030f 	and.w	r3, r3, #15
 80064e6:	490a      	ldr	r1, [pc, #40]	; (8006510 <HAL_RCC_ClockConfig+0x1c0>)
 80064e8:	5ccb      	ldrb	r3, [r1, r3]
 80064ea:	fa22 f303 	lsr.w	r3, r2, r3
 80064ee:	4a09      	ldr	r2, [pc, #36]	; (8006514 <HAL_RCC_ClockConfig+0x1c4>)
 80064f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80064f2:	4b09      	ldr	r3, [pc, #36]	; (8006518 <HAL_RCC_ClockConfig+0x1c8>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4618      	mov	r0, r3
 80064f8:	f7fd fb68 	bl	8003bcc <HAL_InitTick>

  return HAL_OK;
 80064fc:	2300      	movs	r3, #0
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3710      	adds	r7, #16
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}
 8006506:	bf00      	nop
 8006508:	40023c00 	.word	0x40023c00
 800650c:	40023800 	.word	0x40023800
 8006510:	0800e43c 	.word	0x0800e43c
 8006514:	20000004 	.word	0x20000004
 8006518:	20000008 	.word	0x20000008

0800651c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800651c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006520:	b084      	sub	sp, #16
 8006522:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006524:	2300      	movs	r3, #0
 8006526:	607b      	str	r3, [r7, #4]
 8006528:	2300      	movs	r3, #0
 800652a:	60fb      	str	r3, [r7, #12]
 800652c:	2300      	movs	r3, #0
 800652e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006530:	2300      	movs	r3, #0
 8006532:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006534:	4b67      	ldr	r3, [pc, #412]	; (80066d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006536:	689b      	ldr	r3, [r3, #8]
 8006538:	f003 030c 	and.w	r3, r3, #12
 800653c:	2b08      	cmp	r3, #8
 800653e:	d00d      	beq.n	800655c <HAL_RCC_GetSysClockFreq+0x40>
 8006540:	2b08      	cmp	r3, #8
 8006542:	f200 80bd 	bhi.w	80066c0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8006546:	2b00      	cmp	r3, #0
 8006548:	d002      	beq.n	8006550 <HAL_RCC_GetSysClockFreq+0x34>
 800654a:	2b04      	cmp	r3, #4
 800654c:	d003      	beq.n	8006556 <HAL_RCC_GetSysClockFreq+0x3a>
 800654e:	e0b7      	b.n	80066c0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006550:	4b61      	ldr	r3, [pc, #388]	; (80066d8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006552:	60bb      	str	r3, [r7, #8]
       break;
 8006554:	e0b7      	b.n	80066c6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006556:	4b61      	ldr	r3, [pc, #388]	; (80066dc <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006558:	60bb      	str	r3, [r7, #8]
      break;
 800655a:	e0b4      	b.n	80066c6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800655c:	4b5d      	ldr	r3, [pc, #372]	; (80066d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006564:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006566:	4b5b      	ldr	r3, [pc, #364]	; (80066d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800656e:	2b00      	cmp	r3, #0
 8006570:	d04d      	beq.n	800660e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006572:	4b58      	ldr	r3, [pc, #352]	; (80066d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	099b      	lsrs	r3, r3, #6
 8006578:	461a      	mov	r2, r3
 800657a:	f04f 0300 	mov.w	r3, #0
 800657e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006582:	f04f 0100 	mov.w	r1, #0
 8006586:	ea02 0800 	and.w	r8, r2, r0
 800658a:	ea03 0901 	and.w	r9, r3, r1
 800658e:	4640      	mov	r0, r8
 8006590:	4649      	mov	r1, r9
 8006592:	f04f 0200 	mov.w	r2, #0
 8006596:	f04f 0300 	mov.w	r3, #0
 800659a:	014b      	lsls	r3, r1, #5
 800659c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80065a0:	0142      	lsls	r2, r0, #5
 80065a2:	4610      	mov	r0, r2
 80065a4:	4619      	mov	r1, r3
 80065a6:	ebb0 0008 	subs.w	r0, r0, r8
 80065aa:	eb61 0109 	sbc.w	r1, r1, r9
 80065ae:	f04f 0200 	mov.w	r2, #0
 80065b2:	f04f 0300 	mov.w	r3, #0
 80065b6:	018b      	lsls	r3, r1, #6
 80065b8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80065bc:	0182      	lsls	r2, r0, #6
 80065be:	1a12      	subs	r2, r2, r0
 80065c0:	eb63 0301 	sbc.w	r3, r3, r1
 80065c4:	f04f 0000 	mov.w	r0, #0
 80065c8:	f04f 0100 	mov.w	r1, #0
 80065cc:	00d9      	lsls	r1, r3, #3
 80065ce:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80065d2:	00d0      	lsls	r0, r2, #3
 80065d4:	4602      	mov	r2, r0
 80065d6:	460b      	mov	r3, r1
 80065d8:	eb12 0208 	adds.w	r2, r2, r8
 80065dc:	eb43 0309 	adc.w	r3, r3, r9
 80065e0:	f04f 0000 	mov.w	r0, #0
 80065e4:	f04f 0100 	mov.w	r1, #0
 80065e8:	0259      	lsls	r1, r3, #9
 80065ea:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80065ee:	0250      	lsls	r0, r2, #9
 80065f0:	4602      	mov	r2, r0
 80065f2:	460b      	mov	r3, r1
 80065f4:	4610      	mov	r0, r2
 80065f6:	4619      	mov	r1, r3
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	461a      	mov	r2, r3
 80065fc:	f04f 0300 	mov.w	r3, #0
 8006600:	f7fa fb42 	bl	8000c88 <__aeabi_uldivmod>
 8006604:	4602      	mov	r2, r0
 8006606:	460b      	mov	r3, r1
 8006608:	4613      	mov	r3, r2
 800660a:	60fb      	str	r3, [r7, #12]
 800660c:	e04a      	b.n	80066a4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800660e:	4b31      	ldr	r3, [pc, #196]	; (80066d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006610:	685b      	ldr	r3, [r3, #4]
 8006612:	099b      	lsrs	r3, r3, #6
 8006614:	461a      	mov	r2, r3
 8006616:	f04f 0300 	mov.w	r3, #0
 800661a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800661e:	f04f 0100 	mov.w	r1, #0
 8006622:	ea02 0400 	and.w	r4, r2, r0
 8006626:	ea03 0501 	and.w	r5, r3, r1
 800662a:	4620      	mov	r0, r4
 800662c:	4629      	mov	r1, r5
 800662e:	f04f 0200 	mov.w	r2, #0
 8006632:	f04f 0300 	mov.w	r3, #0
 8006636:	014b      	lsls	r3, r1, #5
 8006638:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800663c:	0142      	lsls	r2, r0, #5
 800663e:	4610      	mov	r0, r2
 8006640:	4619      	mov	r1, r3
 8006642:	1b00      	subs	r0, r0, r4
 8006644:	eb61 0105 	sbc.w	r1, r1, r5
 8006648:	f04f 0200 	mov.w	r2, #0
 800664c:	f04f 0300 	mov.w	r3, #0
 8006650:	018b      	lsls	r3, r1, #6
 8006652:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006656:	0182      	lsls	r2, r0, #6
 8006658:	1a12      	subs	r2, r2, r0
 800665a:	eb63 0301 	sbc.w	r3, r3, r1
 800665e:	f04f 0000 	mov.w	r0, #0
 8006662:	f04f 0100 	mov.w	r1, #0
 8006666:	00d9      	lsls	r1, r3, #3
 8006668:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800666c:	00d0      	lsls	r0, r2, #3
 800666e:	4602      	mov	r2, r0
 8006670:	460b      	mov	r3, r1
 8006672:	1912      	adds	r2, r2, r4
 8006674:	eb45 0303 	adc.w	r3, r5, r3
 8006678:	f04f 0000 	mov.w	r0, #0
 800667c:	f04f 0100 	mov.w	r1, #0
 8006680:	0299      	lsls	r1, r3, #10
 8006682:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006686:	0290      	lsls	r0, r2, #10
 8006688:	4602      	mov	r2, r0
 800668a:	460b      	mov	r3, r1
 800668c:	4610      	mov	r0, r2
 800668e:	4619      	mov	r1, r3
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	461a      	mov	r2, r3
 8006694:	f04f 0300 	mov.w	r3, #0
 8006698:	f7fa faf6 	bl	8000c88 <__aeabi_uldivmod>
 800669c:	4602      	mov	r2, r0
 800669e:	460b      	mov	r3, r1
 80066a0:	4613      	mov	r3, r2
 80066a2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80066a4:	4b0b      	ldr	r3, [pc, #44]	; (80066d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80066a6:	685b      	ldr	r3, [r3, #4]
 80066a8:	0c1b      	lsrs	r3, r3, #16
 80066aa:	f003 0303 	and.w	r3, r3, #3
 80066ae:	3301      	adds	r3, #1
 80066b0:	005b      	lsls	r3, r3, #1
 80066b2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80066b4:	68fa      	ldr	r2, [r7, #12]
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80066bc:	60bb      	str	r3, [r7, #8]
      break;
 80066be:	e002      	b.n	80066c6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80066c0:	4b05      	ldr	r3, [pc, #20]	; (80066d8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80066c2:	60bb      	str	r3, [r7, #8]
      break;
 80066c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80066c6:	68bb      	ldr	r3, [r7, #8]
}
 80066c8:	4618      	mov	r0, r3
 80066ca:	3710      	adds	r7, #16
 80066cc:	46bd      	mov	sp, r7
 80066ce:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80066d2:	bf00      	nop
 80066d4:	40023800 	.word	0x40023800
 80066d8:	00f42400 	.word	0x00f42400
 80066dc:	007a1200 	.word	0x007a1200

080066e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80066e0:	b480      	push	{r7}
 80066e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80066e4:	4b03      	ldr	r3, [pc, #12]	; (80066f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80066e6:	681b      	ldr	r3, [r3, #0]
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	46bd      	mov	sp, r7
 80066ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f0:	4770      	bx	lr
 80066f2:	bf00      	nop
 80066f4:	20000004 	.word	0x20000004

080066f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80066fc:	f7ff fff0 	bl	80066e0 <HAL_RCC_GetHCLKFreq>
 8006700:	4602      	mov	r2, r0
 8006702:	4b05      	ldr	r3, [pc, #20]	; (8006718 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006704:	689b      	ldr	r3, [r3, #8]
 8006706:	0a9b      	lsrs	r3, r3, #10
 8006708:	f003 0307 	and.w	r3, r3, #7
 800670c:	4903      	ldr	r1, [pc, #12]	; (800671c <HAL_RCC_GetPCLK1Freq+0x24>)
 800670e:	5ccb      	ldrb	r3, [r1, r3]
 8006710:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006714:	4618      	mov	r0, r3
 8006716:	bd80      	pop	{r7, pc}
 8006718:	40023800 	.word	0x40023800
 800671c:	0800e44c 	.word	0x0800e44c

08006720 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006724:	f7ff ffdc 	bl	80066e0 <HAL_RCC_GetHCLKFreq>
 8006728:	4602      	mov	r2, r0
 800672a:	4b05      	ldr	r3, [pc, #20]	; (8006740 <HAL_RCC_GetPCLK2Freq+0x20>)
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	0b5b      	lsrs	r3, r3, #13
 8006730:	f003 0307 	and.w	r3, r3, #7
 8006734:	4903      	ldr	r1, [pc, #12]	; (8006744 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006736:	5ccb      	ldrb	r3, [r1, r3]
 8006738:	fa22 f303 	lsr.w	r3, r2, r3
}
 800673c:	4618      	mov	r0, r3
 800673e:	bd80      	pop	{r7, pc}
 8006740:	40023800 	.word	0x40023800
 8006744:	0800e44c 	.word	0x0800e44c

08006748 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b082      	sub	sp, #8
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d101      	bne.n	800675a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006756:	2301      	movs	r3, #1
 8006758:	e041      	b.n	80067de <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006760:	b2db      	uxtb	r3, r3
 8006762:	2b00      	cmp	r3, #0
 8006764:	d106      	bne.n	8006774 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2200      	movs	r2, #0
 800676a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800676e:	6878      	ldr	r0, [r7, #4]
 8006770:	f7fb fbbe 	bl	8001ef0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2202      	movs	r2, #2
 8006778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681a      	ldr	r2, [r3, #0]
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	3304      	adds	r3, #4
 8006784:	4619      	mov	r1, r3
 8006786:	4610      	mov	r0, r2
 8006788:	f000 fdf2 	bl	8007370 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2201      	movs	r2, #1
 8006790:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2201      	movs	r2, #1
 8006798:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2201      	movs	r2, #1
 80067a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2201      	movs	r2, #1
 80067a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2201      	movs	r2, #1
 80067b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2201      	movs	r2, #1
 80067b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2201      	movs	r2, #1
 80067c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2201      	movs	r2, #1
 80067c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2201      	movs	r2, #1
 80067d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2201      	movs	r2, #1
 80067d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80067dc:	2300      	movs	r3, #0
}
 80067de:	4618      	mov	r0, r3
 80067e0:	3708      	adds	r7, #8
 80067e2:	46bd      	mov	sp, r7
 80067e4:	bd80      	pop	{r7, pc}
	...

080067e8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b085      	sub	sp, #20
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067f6:	b2db      	uxtb	r3, r3
 80067f8:	2b01      	cmp	r3, #1
 80067fa:	d001      	beq.n	8006800 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80067fc:	2301      	movs	r3, #1
 80067fe:	e046      	b.n	800688e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2202      	movs	r2, #2
 8006804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a23      	ldr	r2, [pc, #140]	; (800689c <HAL_TIM_Base_Start+0xb4>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d022      	beq.n	8006858 <HAL_TIM_Base_Start+0x70>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800681a:	d01d      	beq.n	8006858 <HAL_TIM_Base_Start+0x70>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4a1f      	ldr	r2, [pc, #124]	; (80068a0 <HAL_TIM_Base_Start+0xb8>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d018      	beq.n	8006858 <HAL_TIM_Base_Start+0x70>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4a1e      	ldr	r2, [pc, #120]	; (80068a4 <HAL_TIM_Base_Start+0xbc>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d013      	beq.n	8006858 <HAL_TIM_Base_Start+0x70>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a1c      	ldr	r2, [pc, #112]	; (80068a8 <HAL_TIM_Base_Start+0xc0>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d00e      	beq.n	8006858 <HAL_TIM_Base_Start+0x70>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4a1b      	ldr	r2, [pc, #108]	; (80068ac <HAL_TIM_Base_Start+0xc4>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d009      	beq.n	8006858 <HAL_TIM_Base_Start+0x70>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a19      	ldr	r2, [pc, #100]	; (80068b0 <HAL_TIM_Base_Start+0xc8>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d004      	beq.n	8006858 <HAL_TIM_Base_Start+0x70>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a18      	ldr	r2, [pc, #96]	; (80068b4 <HAL_TIM_Base_Start+0xcc>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d111      	bne.n	800687c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	689b      	ldr	r3, [r3, #8]
 800685e:	f003 0307 	and.w	r3, r3, #7
 8006862:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2b06      	cmp	r3, #6
 8006868:	d010      	beq.n	800688c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	681a      	ldr	r2, [r3, #0]
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f042 0201 	orr.w	r2, r2, #1
 8006878:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800687a:	e007      	b.n	800688c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	681a      	ldr	r2, [r3, #0]
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f042 0201 	orr.w	r2, r2, #1
 800688a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800688c:	2300      	movs	r3, #0
}
 800688e:	4618      	mov	r0, r3
 8006890:	3714      	adds	r7, #20
 8006892:	46bd      	mov	sp, r7
 8006894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006898:	4770      	bx	lr
 800689a:	bf00      	nop
 800689c:	40010000 	.word	0x40010000
 80068a0:	40000400 	.word	0x40000400
 80068a4:	40000800 	.word	0x40000800
 80068a8:	40000c00 	.word	0x40000c00
 80068ac:	40010400 	.word	0x40010400
 80068b0:	40014000 	.word	0x40014000
 80068b4:	40001800 	.word	0x40001800

080068b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80068b8:	b480      	push	{r7}
 80068ba:	b085      	sub	sp, #20
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068c6:	b2db      	uxtb	r3, r3
 80068c8:	2b01      	cmp	r3, #1
 80068ca:	d001      	beq.n	80068d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80068cc:	2301      	movs	r3, #1
 80068ce:	e04e      	b.n	800696e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2202      	movs	r2, #2
 80068d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	68da      	ldr	r2, [r3, #12]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f042 0201 	orr.w	r2, r2, #1
 80068e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a23      	ldr	r2, [pc, #140]	; (800697c <HAL_TIM_Base_Start_IT+0xc4>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d022      	beq.n	8006938 <HAL_TIM_Base_Start_IT+0x80>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068fa:	d01d      	beq.n	8006938 <HAL_TIM_Base_Start_IT+0x80>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a1f      	ldr	r2, [pc, #124]	; (8006980 <HAL_TIM_Base_Start_IT+0xc8>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d018      	beq.n	8006938 <HAL_TIM_Base_Start_IT+0x80>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a1e      	ldr	r2, [pc, #120]	; (8006984 <HAL_TIM_Base_Start_IT+0xcc>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d013      	beq.n	8006938 <HAL_TIM_Base_Start_IT+0x80>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a1c      	ldr	r2, [pc, #112]	; (8006988 <HAL_TIM_Base_Start_IT+0xd0>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d00e      	beq.n	8006938 <HAL_TIM_Base_Start_IT+0x80>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a1b      	ldr	r2, [pc, #108]	; (800698c <HAL_TIM_Base_Start_IT+0xd4>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d009      	beq.n	8006938 <HAL_TIM_Base_Start_IT+0x80>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a19      	ldr	r2, [pc, #100]	; (8006990 <HAL_TIM_Base_Start_IT+0xd8>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d004      	beq.n	8006938 <HAL_TIM_Base_Start_IT+0x80>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a18      	ldr	r2, [pc, #96]	; (8006994 <HAL_TIM_Base_Start_IT+0xdc>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d111      	bne.n	800695c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	689b      	ldr	r3, [r3, #8]
 800693e:	f003 0307 	and.w	r3, r3, #7
 8006942:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	2b06      	cmp	r3, #6
 8006948:	d010      	beq.n	800696c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	681a      	ldr	r2, [r3, #0]
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f042 0201 	orr.w	r2, r2, #1
 8006958:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800695a:	e007      	b.n	800696c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	681a      	ldr	r2, [r3, #0]
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f042 0201 	orr.w	r2, r2, #1
 800696a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800696c:	2300      	movs	r3, #0
}
 800696e:	4618      	mov	r0, r3
 8006970:	3714      	adds	r7, #20
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr
 800697a:	bf00      	nop
 800697c:	40010000 	.word	0x40010000
 8006980:	40000400 	.word	0x40000400
 8006984:	40000800 	.word	0x40000800
 8006988:	40000c00 	.word	0x40000c00
 800698c:	40010400 	.word	0x40010400
 8006990:	40014000 	.word	0x40014000
 8006994:	40001800 	.word	0x40001800

08006998 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b082      	sub	sp, #8
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d101      	bne.n	80069aa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80069a6:	2301      	movs	r3, #1
 80069a8:	e041      	b.n	8006a2e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069b0:	b2db      	uxtb	r3, r3
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d106      	bne.n	80069c4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2200      	movs	r2, #0
 80069ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	f000 f839 	bl	8006a36 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2202      	movs	r2, #2
 80069c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681a      	ldr	r2, [r3, #0]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	3304      	adds	r3, #4
 80069d4:	4619      	mov	r1, r3
 80069d6:	4610      	mov	r0, r2
 80069d8:	f000 fcca 	bl	8007370 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2201      	movs	r2, #1
 80069e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2201      	movs	r2, #1
 80069e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2201      	movs	r2, #1
 80069f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2201      	movs	r2, #1
 80069f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2201      	movs	r2, #1
 8006a00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2201      	movs	r2, #1
 8006a08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2201      	movs	r2, #1
 8006a10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2201      	movs	r2, #1
 8006a18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2201      	movs	r2, #1
 8006a20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2201      	movs	r2, #1
 8006a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006a2c:	2300      	movs	r3, #0
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	3708      	adds	r7, #8
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bd80      	pop	{r7, pc}

08006a36 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006a36:	b480      	push	{r7}
 8006a38:	b083      	sub	sp, #12
 8006a3a:	af00      	add	r7, sp, #0
 8006a3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006a3e:	bf00      	nop
 8006a40:	370c      	adds	r7, #12
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr
	...

08006a4c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b084      	sub	sp, #16
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
 8006a54:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d109      	bne.n	8006a70 <HAL_TIM_PWM_Start+0x24>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a62:	b2db      	uxtb	r3, r3
 8006a64:	2b01      	cmp	r3, #1
 8006a66:	bf14      	ite	ne
 8006a68:	2301      	movne	r3, #1
 8006a6a:	2300      	moveq	r3, #0
 8006a6c:	b2db      	uxtb	r3, r3
 8006a6e:	e022      	b.n	8006ab6 <HAL_TIM_PWM_Start+0x6a>
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	2b04      	cmp	r3, #4
 8006a74:	d109      	bne.n	8006a8a <HAL_TIM_PWM_Start+0x3e>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006a7c:	b2db      	uxtb	r3, r3
 8006a7e:	2b01      	cmp	r3, #1
 8006a80:	bf14      	ite	ne
 8006a82:	2301      	movne	r3, #1
 8006a84:	2300      	moveq	r3, #0
 8006a86:	b2db      	uxtb	r3, r3
 8006a88:	e015      	b.n	8006ab6 <HAL_TIM_PWM_Start+0x6a>
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	2b08      	cmp	r3, #8
 8006a8e:	d109      	bne.n	8006aa4 <HAL_TIM_PWM_Start+0x58>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006a96:	b2db      	uxtb	r3, r3
 8006a98:	2b01      	cmp	r3, #1
 8006a9a:	bf14      	ite	ne
 8006a9c:	2301      	movne	r3, #1
 8006a9e:	2300      	moveq	r3, #0
 8006aa0:	b2db      	uxtb	r3, r3
 8006aa2:	e008      	b.n	8006ab6 <HAL_TIM_PWM_Start+0x6a>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006aaa:	b2db      	uxtb	r3, r3
 8006aac:	2b01      	cmp	r3, #1
 8006aae:	bf14      	ite	ne
 8006ab0:	2301      	movne	r3, #1
 8006ab2:	2300      	moveq	r3, #0
 8006ab4:	b2db      	uxtb	r3, r3
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d001      	beq.n	8006abe <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006aba:	2301      	movs	r3, #1
 8006abc:	e07c      	b.n	8006bb8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d104      	bne.n	8006ace <HAL_TIM_PWM_Start+0x82>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2202      	movs	r2, #2
 8006ac8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006acc:	e013      	b.n	8006af6 <HAL_TIM_PWM_Start+0xaa>
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	2b04      	cmp	r3, #4
 8006ad2:	d104      	bne.n	8006ade <HAL_TIM_PWM_Start+0x92>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2202      	movs	r2, #2
 8006ad8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006adc:	e00b      	b.n	8006af6 <HAL_TIM_PWM_Start+0xaa>
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	2b08      	cmp	r3, #8
 8006ae2:	d104      	bne.n	8006aee <HAL_TIM_PWM_Start+0xa2>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2202      	movs	r2, #2
 8006ae8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006aec:	e003      	b.n	8006af6 <HAL_TIM_PWM_Start+0xaa>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2202      	movs	r2, #2
 8006af2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	2201      	movs	r2, #1
 8006afc:	6839      	ldr	r1, [r7, #0]
 8006afe:	4618      	mov	r0, r3
 8006b00:	f000 ff20 	bl	8007944 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4a2d      	ldr	r2, [pc, #180]	; (8006bc0 <HAL_TIM_PWM_Start+0x174>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d004      	beq.n	8006b18 <HAL_TIM_PWM_Start+0xcc>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	4a2c      	ldr	r2, [pc, #176]	; (8006bc4 <HAL_TIM_PWM_Start+0x178>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d101      	bne.n	8006b1c <HAL_TIM_PWM_Start+0xd0>
 8006b18:	2301      	movs	r3, #1
 8006b1a:	e000      	b.n	8006b1e <HAL_TIM_PWM_Start+0xd2>
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d007      	beq.n	8006b32 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006b30:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4a22      	ldr	r2, [pc, #136]	; (8006bc0 <HAL_TIM_PWM_Start+0x174>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d022      	beq.n	8006b82 <HAL_TIM_PWM_Start+0x136>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b44:	d01d      	beq.n	8006b82 <HAL_TIM_PWM_Start+0x136>
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4a1f      	ldr	r2, [pc, #124]	; (8006bc8 <HAL_TIM_PWM_Start+0x17c>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d018      	beq.n	8006b82 <HAL_TIM_PWM_Start+0x136>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4a1d      	ldr	r2, [pc, #116]	; (8006bcc <HAL_TIM_PWM_Start+0x180>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d013      	beq.n	8006b82 <HAL_TIM_PWM_Start+0x136>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4a1c      	ldr	r2, [pc, #112]	; (8006bd0 <HAL_TIM_PWM_Start+0x184>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d00e      	beq.n	8006b82 <HAL_TIM_PWM_Start+0x136>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4a16      	ldr	r2, [pc, #88]	; (8006bc4 <HAL_TIM_PWM_Start+0x178>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d009      	beq.n	8006b82 <HAL_TIM_PWM_Start+0x136>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a18      	ldr	r2, [pc, #96]	; (8006bd4 <HAL_TIM_PWM_Start+0x188>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d004      	beq.n	8006b82 <HAL_TIM_PWM_Start+0x136>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4a16      	ldr	r2, [pc, #88]	; (8006bd8 <HAL_TIM_PWM_Start+0x18c>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d111      	bne.n	8006ba6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	689b      	ldr	r3, [r3, #8]
 8006b88:	f003 0307 	and.w	r3, r3, #7
 8006b8c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	2b06      	cmp	r3, #6
 8006b92:	d010      	beq.n	8006bb6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	681a      	ldr	r2, [r3, #0]
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f042 0201 	orr.w	r2, r2, #1
 8006ba2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ba4:	e007      	b.n	8006bb6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	681a      	ldr	r2, [r3, #0]
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f042 0201 	orr.w	r2, r2, #1
 8006bb4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006bb6:	2300      	movs	r3, #0
}
 8006bb8:	4618      	mov	r0, r3
 8006bba:	3710      	adds	r7, #16
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	bd80      	pop	{r7, pc}
 8006bc0:	40010000 	.word	0x40010000
 8006bc4:	40010400 	.word	0x40010400
 8006bc8:	40000400 	.word	0x40000400
 8006bcc:	40000800 	.word	0x40000800
 8006bd0:	40000c00 	.word	0x40000c00
 8006bd4:	40014000 	.word	0x40014000
 8006bd8:	40001800 	.word	0x40001800

08006bdc <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b084      	sub	sp, #16
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
 8006be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d109      	bne.n	8006c00 <HAL_TIM_PWM_Start_IT+0x24>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006bf2:	b2db      	uxtb	r3, r3
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	bf14      	ite	ne
 8006bf8:	2301      	movne	r3, #1
 8006bfa:	2300      	moveq	r3, #0
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	e022      	b.n	8006c46 <HAL_TIM_PWM_Start_IT+0x6a>
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	2b04      	cmp	r3, #4
 8006c04:	d109      	bne.n	8006c1a <HAL_TIM_PWM_Start_IT+0x3e>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006c0c:	b2db      	uxtb	r3, r3
 8006c0e:	2b01      	cmp	r3, #1
 8006c10:	bf14      	ite	ne
 8006c12:	2301      	movne	r3, #1
 8006c14:	2300      	moveq	r3, #0
 8006c16:	b2db      	uxtb	r3, r3
 8006c18:	e015      	b.n	8006c46 <HAL_TIM_PWM_Start_IT+0x6a>
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	2b08      	cmp	r3, #8
 8006c1e:	d109      	bne.n	8006c34 <HAL_TIM_PWM_Start_IT+0x58>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006c26:	b2db      	uxtb	r3, r3
 8006c28:	2b01      	cmp	r3, #1
 8006c2a:	bf14      	ite	ne
 8006c2c:	2301      	movne	r3, #1
 8006c2e:	2300      	moveq	r3, #0
 8006c30:	b2db      	uxtb	r3, r3
 8006c32:	e008      	b.n	8006c46 <HAL_TIM_PWM_Start_IT+0x6a>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c3a:	b2db      	uxtb	r3, r3
 8006c3c:	2b01      	cmp	r3, #1
 8006c3e:	bf14      	ite	ne
 8006c40:	2301      	movne	r3, #1
 8006c42:	2300      	moveq	r3, #0
 8006c44:	b2db      	uxtb	r3, r3
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d001      	beq.n	8006c4e <HAL_TIM_PWM_Start_IT+0x72>
  {
    return HAL_ERROR;
 8006c4a:	2301      	movs	r3, #1
 8006c4c:	e0c2      	b.n	8006dd4 <HAL_TIM_PWM_Start_IT+0x1f8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d104      	bne.n	8006c5e <HAL_TIM_PWM_Start_IT+0x82>
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2202      	movs	r2, #2
 8006c58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006c5c:	e013      	b.n	8006c86 <HAL_TIM_PWM_Start_IT+0xaa>
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	2b04      	cmp	r3, #4
 8006c62:	d104      	bne.n	8006c6e <HAL_TIM_PWM_Start_IT+0x92>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2202      	movs	r2, #2
 8006c68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c6c:	e00b      	b.n	8006c86 <HAL_TIM_PWM_Start_IT+0xaa>
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	2b08      	cmp	r3, #8
 8006c72:	d104      	bne.n	8006c7e <HAL_TIM_PWM_Start_IT+0xa2>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2202      	movs	r2, #2
 8006c78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c7c:	e003      	b.n	8006c86 <HAL_TIM_PWM_Start_IT+0xaa>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2202      	movs	r2, #2
 8006c82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	2b0c      	cmp	r3, #12
 8006c8a:	d841      	bhi.n	8006d10 <HAL_TIM_PWM_Start_IT+0x134>
 8006c8c:	a201      	add	r2, pc, #4	; (adr r2, 8006c94 <HAL_TIM_PWM_Start_IT+0xb8>)
 8006c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c92:	bf00      	nop
 8006c94:	08006cc9 	.word	0x08006cc9
 8006c98:	08006d11 	.word	0x08006d11
 8006c9c:	08006d11 	.word	0x08006d11
 8006ca0:	08006d11 	.word	0x08006d11
 8006ca4:	08006cdb 	.word	0x08006cdb
 8006ca8:	08006d11 	.word	0x08006d11
 8006cac:	08006d11 	.word	0x08006d11
 8006cb0:	08006d11 	.word	0x08006d11
 8006cb4:	08006ced 	.word	0x08006ced
 8006cb8:	08006d11 	.word	0x08006d11
 8006cbc:	08006d11 	.word	0x08006d11
 8006cc0:	08006d11 	.word	0x08006d11
 8006cc4:	08006cff 	.word	0x08006cff
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	68da      	ldr	r2, [r3, #12]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f042 0202 	orr.w	r2, r2, #2
 8006cd6:	60da      	str	r2, [r3, #12]
      break;
 8006cd8:	e01b      	b.n	8006d12 <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	68da      	ldr	r2, [r3, #12]
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f042 0204 	orr.w	r2, r2, #4
 8006ce8:	60da      	str	r2, [r3, #12]
      break;
 8006cea:	e012      	b.n	8006d12 <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	68da      	ldr	r2, [r3, #12]
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f042 0208 	orr.w	r2, r2, #8
 8006cfa:	60da      	str	r2, [r3, #12]
      break;
 8006cfc:	e009      	b.n	8006d12 <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	68da      	ldr	r2, [r3, #12]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f042 0210 	orr.w	r2, r2, #16
 8006d0c:	60da      	str	r2, [r3, #12]
      break;
 8006d0e:	e000      	b.n	8006d12 <HAL_TIM_PWM_Start_IT+0x136>
    }

    default:
      break;
 8006d10:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	2201      	movs	r2, #1
 8006d18:	6839      	ldr	r1, [r7, #0]
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	f000 fe12 	bl	8007944 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	4a2d      	ldr	r2, [pc, #180]	; (8006ddc <HAL_TIM_PWM_Start_IT+0x200>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d004      	beq.n	8006d34 <HAL_TIM_PWM_Start_IT+0x158>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a2c      	ldr	r2, [pc, #176]	; (8006de0 <HAL_TIM_PWM_Start_IT+0x204>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d101      	bne.n	8006d38 <HAL_TIM_PWM_Start_IT+0x15c>
 8006d34:	2301      	movs	r3, #1
 8006d36:	e000      	b.n	8006d3a <HAL_TIM_PWM_Start_IT+0x15e>
 8006d38:	2300      	movs	r3, #0
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d007      	beq.n	8006d4e <HAL_TIM_PWM_Start_IT+0x172>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006d4c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	4a22      	ldr	r2, [pc, #136]	; (8006ddc <HAL_TIM_PWM_Start_IT+0x200>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d022      	beq.n	8006d9e <HAL_TIM_PWM_Start_IT+0x1c2>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d60:	d01d      	beq.n	8006d9e <HAL_TIM_PWM_Start_IT+0x1c2>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	4a1f      	ldr	r2, [pc, #124]	; (8006de4 <HAL_TIM_PWM_Start_IT+0x208>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d018      	beq.n	8006d9e <HAL_TIM_PWM_Start_IT+0x1c2>
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4a1d      	ldr	r2, [pc, #116]	; (8006de8 <HAL_TIM_PWM_Start_IT+0x20c>)
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d013      	beq.n	8006d9e <HAL_TIM_PWM_Start_IT+0x1c2>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4a1c      	ldr	r2, [pc, #112]	; (8006dec <HAL_TIM_PWM_Start_IT+0x210>)
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d00e      	beq.n	8006d9e <HAL_TIM_PWM_Start_IT+0x1c2>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	4a16      	ldr	r2, [pc, #88]	; (8006de0 <HAL_TIM_PWM_Start_IT+0x204>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d009      	beq.n	8006d9e <HAL_TIM_PWM_Start_IT+0x1c2>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4a18      	ldr	r2, [pc, #96]	; (8006df0 <HAL_TIM_PWM_Start_IT+0x214>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d004      	beq.n	8006d9e <HAL_TIM_PWM_Start_IT+0x1c2>
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	4a16      	ldr	r2, [pc, #88]	; (8006df4 <HAL_TIM_PWM_Start_IT+0x218>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d111      	bne.n	8006dc2 <HAL_TIM_PWM_Start_IT+0x1e6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	689b      	ldr	r3, [r3, #8]
 8006da4:	f003 0307 	and.w	r3, r3, #7
 8006da8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	2b06      	cmp	r3, #6
 8006dae:	d010      	beq.n	8006dd2 <HAL_TIM_PWM_Start_IT+0x1f6>
    {
      __HAL_TIM_ENABLE(htim);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	681a      	ldr	r2, [r3, #0]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f042 0201 	orr.w	r2, r2, #1
 8006dbe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006dc0:	e007      	b.n	8006dd2 <HAL_TIM_PWM_Start_IT+0x1f6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	681a      	ldr	r2, [r3, #0]
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f042 0201 	orr.w	r2, r2, #1
 8006dd0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006dd2:	2300      	movs	r3, #0
}
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	3710      	adds	r7, #16
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	bd80      	pop	{r7, pc}
 8006ddc:	40010000 	.word	0x40010000
 8006de0:	40010400 	.word	0x40010400
 8006de4:	40000400 	.word	0x40000400
 8006de8:	40000800 	.word	0x40000800
 8006dec:	40000c00 	.word	0x40000c00
 8006df0:	40014000 	.word	0x40014000
 8006df4:	40001800 	.word	0x40001800

08006df8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b082      	sub	sp, #8
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	691b      	ldr	r3, [r3, #16]
 8006e06:	f003 0302 	and.w	r3, r3, #2
 8006e0a:	2b02      	cmp	r3, #2
 8006e0c:	d122      	bne.n	8006e54 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	68db      	ldr	r3, [r3, #12]
 8006e14:	f003 0302 	and.w	r3, r3, #2
 8006e18:	2b02      	cmp	r3, #2
 8006e1a:	d11b      	bne.n	8006e54 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f06f 0202 	mvn.w	r2, #2
 8006e24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2201      	movs	r2, #1
 8006e2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	699b      	ldr	r3, [r3, #24]
 8006e32:	f003 0303 	and.w	r3, r3, #3
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d003      	beq.n	8006e42 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f000 fa7a 	bl	8007334 <HAL_TIM_IC_CaptureCallback>
 8006e40:	e005      	b.n	8006e4e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e42:	6878      	ldr	r0, [r7, #4]
 8006e44:	f000 fa6c 	bl	8007320 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e48:	6878      	ldr	r0, [r7, #4]
 8006e4a:	f000 fa7d 	bl	8007348 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2200      	movs	r2, #0
 8006e52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	691b      	ldr	r3, [r3, #16]
 8006e5a:	f003 0304 	and.w	r3, r3, #4
 8006e5e:	2b04      	cmp	r3, #4
 8006e60:	d122      	bne.n	8006ea8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	68db      	ldr	r3, [r3, #12]
 8006e68:	f003 0304 	and.w	r3, r3, #4
 8006e6c:	2b04      	cmp	r3, #4
 8006e6e:	d11b      	bne.n	8006ea8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f06f 0204 	mvn.w	r2, #4
 8006e78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2202      	movs	r2, #2
 8006e7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	699b      	ldr	r3, [r3, #24]
 8006e86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d003      	beq.n	8006e96 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e8e:	6878      	ldr	r0, [r7, #4]
 8006e90:	f000 fa50 	bl	8007334 <HAL_TIM_IC_CaptureCallback>
 8006e94:	e005      	b.n	8006ea2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e96:	6878      	ldr	r0, [r7, #4]
 8006e98:	f000 fa42 	bl	8007320 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e9c:	6878      	ldr	r0, [r7, #4]
 8006e9e:	f000 fa53 	bl	8007348 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	691b      	ldr	r3, [r3, #16]
 8006eae:	f003 0308 	and.w	r3, r3, #8
 8006eb2:	2b08      	cmp	r3, #8
 8006eb4:	d122      	bne.n	8006efc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	68db      	ldr	r3, [r3, #12]
 8006ebc:	f003 0308 	and.w	r3, r3, #8
 8006ec0:	2b08      	cmp	r3, #8
 8006ec2:	d11b      	bne.n	8006efc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f06f 0208 	mvn.w	r2, #8
 8006ecc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2204      	movs	r2, #4
 8006ed2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	69db      	ldr	r3, [r3, #28]
 8006eda:	f003 0303 	and.w	r3, r3, #3
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d003      	beq.n	8006eea <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ee2:	6878      	ldr	r0, [r7, #4]
 8006ee4:	f000 fa26 	bl	8007334 <HAL_TIM_IC_CaptureCallback>
 8006ee8:	e005      	b.n	8006ef6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006eea:	6878      	ldr	r0, [r7, #4]
 8006eec:	f000 fa18 	bl	8007320 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ef0:	6878      	ldr	r0, [r7, #4]
 8006ef2:	f000 fa29 	bl	8007348 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	691b      	ldr	r3, [r3, #16]
 8006f02:	f003 0310 	and.w	r3, r3, #16
 8006f06:	2b10      	cmp	r3, #16
 8006f08:	d122      	bne.n	8006f50 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	68db      	ldr	r3, [r3, #12]
 8006f10:	f003 0310 	and.w	r3, r3, #16
 8006f14:	2b10      	cmp	r3, #16
 8006f16:	d11b      	bne.n	8006f50 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f06f 0210 	mvn.w	r2, #16
 8006f20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2208      	movs	r2, #8
 8006f26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	69db      	ldr	r3, [r3, #28]
 8006f2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d003      	beq.n	8006f3e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	f000 f9fc 	bl	8007334 <HAL_TIM_IC_CaptureCallback>
 8006f3c:	e005      	b.n	8006f4a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f000 f9ee 	bl	8007320 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	f000 f9ff 	bl	8007348 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	691b      	ldr	r3, [r3, #16]
 8006f56:	f003 0301 	and.w	r3, r3, #1
 8006f5a:	2b01      	cmp	r3, #1
 8006f5c:	d10e      	bne.n	8006f7c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	68db      	ldr	r3, [r3, #12]
 8006f64:	f003 0301 	and.w	r3, r3, #1
 8006f68:	2b01      	cmp	r3, #1
 8006f6a:	d107      	bne.n	8006f7c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f06f 0201 	mvn.w	r2, #1
 8006f74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	f000 f9c8 	bl	800730c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	691b      	ldr	r3, [r3, #16]
 8006f82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f86:	2b80      	cmp	r3, #128	; 0x80
 8006f88:	d10e      	bne.n	8006fa8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	68db      	ldr	r3, [r3, #12]
 8006f90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f94:	2b80      	cmp	r3, #128	; 0x80
 8006f96:	d107      	bne.n	8006fa8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006fa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f000 fd7a 	bl	8007a9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	691b      	ldr	r3, [r3, #16]
 8006fae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fb2:	2b40      	cmp	r3, #64	; 0x40
 8006fb4:	d10e      	bne.n	8006fd4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	68db      	ldr	r3, [r3, #12]
 8006fbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fc0:	2b40      	cmp	r3, #64	; 0x40
 8006fc2:	d107      	bne.n	8006fd4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006fcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006fce:	6878      	ldr	r0, [r7, #4]
 8006fd0:	f000 f9c4 	bl	800735c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	691b      	ldr	r3, [r3, #16]
 8006fda:	f003 0320 	and.w	r3, r3, #32
 8006fde:	2b20      	cmp	r3, #32
 8006fe0:	d10e      	bne.n	8007000 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	68db      	ldr	r3, [r3, #12]
 8006fe8:	f003 0320 	and.w	r3, r3, #32
 8006fec:	2b20      	cmp	r3, #32
 8006fee:	d107      	bne.n	8007000 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f06f 0220 	mvn.w	r2, #32
 8006ff8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f000 fd44 	bl	8007a88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007000:	bf00      	nop
 8007002:	3708      	adds	r7, #8
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}

08007008 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b084      	sub	sp, #16
 800700c:	af00      	add	r7, sp, #0
 800700e:	60f8      	str	r0, [r7, #12]
 8007010:	60b9      	str	r1, [r7, #8]
 8007012:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800701a:	2b01      	cmp	r3, #1
 800701c:	d101      	bne.n	8007022 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800701e:	2302      	movs	r3, #2
 8007020:	e0ac      	b.n	800717c <HAL_TIM_PWM_ConfigChannel+0x174>
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	2201      	movs	r2, #1
 8007026:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2b0c      	cmp	r3, #12
 800702e:	f200 809f 	bhi.w	8007170 <HAL_TIM_PWM_ConfigChannel+0x168>
 8007032:	a201      	add	r2, pc, #4	; (adr r2, 8007038 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8007034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007038:	0800706d 	.word	0x0800706d
 800703c:	08007171 	.word	0x08007171
 8007040:	08007171 	.word	0x08007171
 8007044:	08007171 	.word	0x08007171
 8007048:	080070ad 	.word	0x080070ad
 800704c:	08007171 	.word	0x08007171
 8007050:	08007171 	.word	0x08007171
 8007054:	08007171 	.word	0x08007171
 8007058:	080070ef 	.word	0x080070ef
 800705c:	08007171 	.word	0x08007171
 8007060:	08007171 	.word	0x08007171
 8007064:	08007171 	.word	0x08007171
 8007068:	0800712f 	.word	0x0800712f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	68b9      	ldr	r1, [r7, #8]
 8007072:	4618      	mov	r0, r3
 8007074:	f000 fa1c 	bl	80074b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	699a      	ldr	r2, [r3, #24]
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f042 0208 	orr.w	r2, r2, #8
 8007086:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	699a      	ldr	r2, [r3, #24]
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f022 0204 	bic.w	r2, r2, #4
 8007096:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	6999      	ldr	r1, [r3, #24]
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	691a      	ldr	r2, [r3, #16]
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	430a      	orrs	r2, r1
 80070a8:	619a      	str	r2, [r3, #24]
      break;
 80070aa:	e062      	b.n	8007172 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	68b9      	ldr	r1, [r7, #8]
 80070b2:	4618      	mov	r0, r3
 80070b4:	f000 fa6c 	bl	8007590 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	699a      	ldr	r2, [r3, #24]
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80070c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	699a      	ldr	r2, [r3, #24]
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	6999      	ldr	r1, [r3, #24]
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	691b      	ldr	r3, [r3, #16]
 80070e2:	021a      	lsls	r2, r3, #8
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	430a      	orrs	r2, r1
 80070ea:	619a      	str	r2, [r3, #24]
      break;
 80070ec:	e041      	b.n	8007172 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	68b9      	ldr	r1, [r7, #8]
 80070f4:	4618      	mov	r0, r3
 80070f6:	f000 fac1 	bl	800767c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	69da      	ldr	r2, [r3, #28]
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f042 0208 	orr.w	r2, r2, #8
 8007108:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	69da      	ldr	r2, [r3, #28]
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f022 0204 	bic.w	r2, r2, #4
 8007118:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	69d9      	ldr	r1, [r3, #28]
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	691a      	ldr	r2, [r3, #16]
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	430a      	orrs	r2, r1
 800712a:	61da      	str	r2, [r3, #28]
      break;
 800712c:	e021      	b.n	8007172 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	68b9      	ldr	r1, [r7, #8]
 8007134:	4618      	mov	r0, r3
 8007136:	f000 fb15 	bl	8007764 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	69da      	ldr	r2, [r3, #28]
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007148:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	69da      	ldr	r2, [r3, #28]
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007158:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	69d9      	ldr	r1, [r3, #28]
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	691b      	ldr	r3, [r3, #16]
 8007164:	021a      	lsls	r2, r3, #8
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	430a      	orrs	r2, r1
 800716c:	61da      	str	r2, [r3, #28]
      break;
 800716e:	e000      	b.n	8007172 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8007170:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	2200      	movs	r2, #0
 8007176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800717a:	2300      	movs	r3, #0
}
 800717c:	4618      	mov	r0, r3
 800717e:	3710      	adds	r7, #16
 8007180:	46bd      	mov	sp, r7
 8007182:	bd80      	pop	{r7, pc}

08007184 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007184:	b580      	push	{r7, lr}
 8007186:	b084      	sub	sp, #16
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
 800718c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007194:	2b01      	cmp	r3, #1
 8007196:	d101      	bne.n	800719c <HAL_TIM_ConfigClockSource+0x18>
 8007198:	2302      	movs	r3, #2
 800719a:	e0b3      	b.n	8007304 <HAL_TIM_ConfigClockSource+0x180>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2201      	movs	r2, #1
 80071a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2202      	movs	r2, #2
 80071a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	689b      	ldr	r3, [r3, #8]
 80071b2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80071ba:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80071c2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	68fa      	ldr	r2, [r7, #12]
 80071ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80071d4:	d03e      	beq.n	8007254 <HAL_TIM_ConfigClockSource+0xd0>
 80071d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80071da:	f200 8087 	bhi.w	80072ec <HAL_TIM_ConfigClockSource+0x168>
 80071de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071e2:	f000 8085 	beq.w	80072f0 <HAL_TIM_ConfigClockSource+0x16c>
 80071e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071ea:	d87f      	bhi.n	80072ec <HAL_TIM_ConfigClockSource+0x168>
 80071ec:	2b70      	cmp	r3, #112	; 0x70
 80071ee:	d01a      	beq.n	8007226 <HAL_TIM_ConfigClockSource+0xa2>
 80071f0:	2b70      	cmp	r3, #112	; 0x70
 80071f2:	d87b      	bhi.n	80072ec <HAL_TIM_ConfigClockSource+0x168>
 80071f4:	2b60      	cmp	r3, #96	; 0x60
 80071f6:	d050      	beq.n	800729a <HAL_TIM_ConfigClockSource+0x116>
 80071f8:	2b60      	cmp	r3, #96	; 0x60
 80071fa:	d877      	bhi.n	80072ec <HAL_TIM_ConfigClockSource+0x168>
 80071fc:	2b50      	cmp	r3, #80	; 0x50
 80071fe:	d03c      	beq.n	800727a <HAL_TIM_ConfigClockSource+0xf6>
 8007200:	2b50      	cmp	r3, #80	; 0x50
 8007202:	d873      	bhi.n	80072ec <HAL_TIM_ConfigClockSource+0x168>
 8007204:	2b40      	cmp	r3, #64	; 0x40
 8007206:	d058      	beq.n	80072ba <HAL_TIM_ConfigClockSource+0x136>
 8007208:	2b40      	cmp	r3, #64	; 0x40
 800720a:	d86f      	bhi.n	80072ec <HAL_TIM_ConfigClockSource+0x168>
 800720c:	2b30      	cmp	r3, #48	; 0x30
 800720e:	d064      	beq.n	80072da <HAL_TIM_ConfigClockSource+0x156>
 8007210:	2b30      	cmp	r3, #48	; 0x30
 8007212:	d86b      	bhi.n	80072ec <HAL_TIM_ConfigClockSource+0x168>
 8007214:	2b20      	cmp	r3, #32
 8007216:	d060      	beq.n	80072da <HAL_TIM_ConfigClockSource+0x156>
 8007218:	2b20      	cmp	r3, #32
 800721a:	d867      	bhi.n	80072ec <HAL_TIM_ConfigClockSource+0x168>
 800721c:	2b00      	cmp	r3, #0
 800721e:	d05c      	beq.n	80072da <HAL_TIM_ConfigClockSource+0x156>
 8007220:	2b10      	cmp	r3, #16
 8007222:	d05a      	beq.n	80072da <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8007224:	e062      	b.n	80072ec <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6818      	ldr	r0, [r3, #0]
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	6899      	ldr	r1, [r3, #8]
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	685a      	ldr	r2, [r3, #4]
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	68db      	ldr	r3, [r3, #12]
 8007236:	f000 fb65 	bl	8007904 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	689b      	ldr	r3, [r3, #8]
 8007240:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007248:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	68fa      	ldr	r2, [r7, #12]
 8007250:	609a      	str	r2, [r3, #8]
      break;
 8007252:	e04e      	b.n	80072f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6818      	ldr	r0, [r3, #0]
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	6899      	ldr	r1, [r3, #8]
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	685a      	ldr	r2, [r3, #4]
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	68db      	ldr	r3, [r3, #12]
 8007264:	f000 fb4e 	bl	8007904 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	689a      	ldr	r2, [r3, #8]
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007276:	609a      	str	r2, [r3, #8]
      break;
 8007278:	e03b      	b.n	80072f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6818      	ldr	r0, [r3, #0]
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	6859      	ldr	r1, [r3, #4]
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	68db      	ldr	r3, [r3, #12]
 8007286:	461a      	mov	r2, r3
 8007288:	f000 fac2 	bl	8007810 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	2150      	movs	r1, #80	; 0x50
 8007292:	4618      	mov	r0, r3
 8007294:	f000 fb1b 	bl	80078ce <TIM_ITRx_SetConfig>
      break;
 8007298:	e02b      	b.n	80072f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6818      	ldr	r0, [r3, #0]
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	6859      	ldr	r1, [r3, #4]
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	68db      	ldr	r3, [r3, #12]
 80072a6:	461a      	mov	r2, r3
 80072a8:	f000 fae1 	bl	800786e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	2160      	movs	r1, #96	; 0x60
 80072b2:	4618      	mov	r0, r3
 80072b4:	f000 fb0b 	bl	80078ce <TIM_ITRx_SetConfig>
      break;
 80072b8:	e01b      	b.n	80072f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6818      	ldr	r0, [r3, #0]
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	6859      	ldr	r1, [r3, #4]
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	68db      	ldr	r3, [r3, #12]
 80072c6:	461a      	mov	r2, r3
 80072c8:	f000 faa2 	bl	8007810 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	2140      	movs	r1, #64	; 0x40
 80072d2:	4618      	mov	r0, r3
 80072d4:	f000 fafb 	bl	80078ce <TIM_ITRx_SetConfig>
      break;
 80072d8:	e00b      	b.n	80072f2 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681a      	ldr	r2, [r3, #0]
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	4619      	mov	r1, r3
 80072e4:	4610      	mov	r0, r2
 80072e6:	f000 faf2 	bl	80078ce <TIM_ITRx_SetConfig>
        break;
 80072ea:	e002      	b.n	80072f2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80072ec:	bf00      	nop
 80072ee:	e000      	b.n	80072f2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80072f0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2201      	movs	r2, #1
 80072f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2200      	movs	r2, #0
 80072fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007302:	2300      	movs	r3, #0
}
 8007304:	4618      	mov	r0, r3
 8007306:	3710      	adds	r7, #16
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}

0800730c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800730c:	b480      	push	{r7}
 800730e:	b083      	sub	sp, #12
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007314:	bf00      	nop
 8007316:	370c      	adds	r7, #12
 8007318:	46bd      	mov	sp, r7
 800731a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731e:	4770      	bx	lr

08007320 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007320:	b480      	push	{r7}
 8007322:	b083      	sub	sp, #12
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007328:	bf00      	nop
 800732a:	370c      	adds	r7, #12
 800732c:	46bd      	mov	sp, r7
 800732e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007332:	4770      	bx	lr

08007334 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007334:	b480      	push	{r7}
 8007336:	b083      	sub	sp, #12
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800733c:	bf00      	nop
 800733e:	370c      	adds	r7, #12
 8007340:	46bd      	mov	sp, r7
 8007342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007346:	4770      	bx	lr

08007348 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007348:	b480      	push	{r7}
 800734a:	b083      	sub	sp, #12
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007350:	bf00      	nop
 8007352:	370c      	adds	r7, #12
 8007354:	46bd      	mov	sp, r7
 8007356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735a:	4770      	bx	lr

0800735c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800735c:	b480      	push	{r7}
 800735e:	b083      	sub	sp, #12
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007364:	bf00      	nop
 8007366:	370c      	adds	r7, #12
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr

08007370 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007370:	b480      	push	{r7}
 8007372:	b085      	sub	sp, #20
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
 8007378:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	4a40      	ldr	r2, [pc, #256]	; (8007484 <TIM_Base_SetConfig+0x114>)
 8007384:	4293      	cmp	r3, r2
 8007386:	d013      	beq.n	80073b0 <TIM_Base_SetConfig+0x40>
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800738e:	d00f      	beq.n	80073b0 <TIM_Base_SetConfig+0x40>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	4a3d      	ldr	r2, [pc, #244]	; (8007488 <TIM_Base_SetConfig+0x118>)
 8007394:	4293      	cmp	r3, r2
 8007396:	d00b      	beq.n	80073b0 <TIM_Base_SetConfig+0x40>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	4a3c      	ldr	r2, [pc, #240]	; (800748c <TIM_Base_SetConfig+0x11c>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d007      	beq.n	80073b0 <TIM_Base_SetConfig+0x40>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	4a3b      	ldr	r2, [pc, #236]	; (8007490 <TIM_Base_SetConfig+0x120>)
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d003      	beq.n	80073b0 <TIM_Base_SetConfig+0x40>
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	4a3a      	ldr	r2, [pc, #232]	; (8007494 <TIM_Base_SetConfig+0x124>)
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d108      	bne.n	80073c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	685b      	ldr	r3, [r3, #4]
 80073bc:	68fa      	ldr	r2, [r7, #12]
 80073be:	4313      	orrs	r3, r2
 80073c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	4a2f      	ldr	r2, [pc, #188]	; (8007484 <TIM_Base_SetConfig+0x114>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d02b      	beq.n	8007422 <TIM_Base_SetConfig+0xb2>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073d0:	d027      	beq.n	8007422 <TIM_Base_SetConfig+0xb2>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	4a2c      	ldr	r2, [pc, #176]	; (8007488 <TIM_Base_SetConfig+0x118>)
 80073d6:	4293      	cmp	r3, r2
 80073d8:	d023      	beq.n	8007422 <TIM_Base_SetConfig+0xb2>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	4a2b      	ldr	r2, [pc, #172]	; (800748c <TIM_Base_SetConfig+0x11c>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d01f      	beq.n	8007422 <TIM_Base_SetConfig+0xb2>
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	4a2a      	ldr	r2, [pc, #168]	; (8007490 <TIM_Base_SetConfig+0x120>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d01b      	beq.n	8007422 <TIM_Base_SetConfig+0xb2>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	4a29      	ldr	r2, [pc, #164]	; (8007494 <TIM_Base_SetConfig+0x124>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d017      	beq.n	8007422 <TIM_Base_SetConfig+0xb2>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	4a28      	ldr	r2, [pc, #160]	; (8007498 <TIM_Base_SetConfig+0x128>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d013      	beq.n	8007422 <TIM_Base_SetConfig+0xb2>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	4a27      	ldr	r2, [pc, #156]	; (800749c <TIM_Base_SetConfig+0x12c>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d00f      	beq.n	8007422 <TIM_Base_SetConfig+0xb2>
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	4a26      	ldr	r2, [pc, #152]	; (80074a0 <TIM_Base_SetConfig+0x130>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d00b      	beq.n	8007422 <TIM_Base_SetConfig+0xb2>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	4a25      	ldr	r2, [pc, #148]	; (80074a4 <TIM_Base_SetConfig+0x134>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d007      	beq.n	8007422 <TIM_Base_SetConfig+0xb2>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	4a24      	ldr	r2, [pc, #144]	; (80074a8 <TIM_Base_SetConfig+0x138>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d003      	beq.n	8007422 <TIM_Base_SetConfig+0xb2>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	4a23      	ldr	r2, [pc, #140]	; (80074ac <TIM_Base_SetConfig+0x13c>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d108      	bne.n	8007434 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007428:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	68db      	ldr	r3, [r3, #12]
 800742e:	68fa      	ldr	r2, [r7, #12]
 8007430:	4313      	orrs	r3, r2
 8007432:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	695b      	ldr	r3, [r3, #20]
 800743e:	4313      	orrs	r3, r2
 8007440:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	68fa      	ldr	r2, [r7, #12]
 8007446:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	689a      	ldr	r2, [r3, #8]
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	681a      	ldr	r2, [r3, #0]
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	4a0a      	ldr	r2, [pc, #40]	; (8007484 <TIM_Base_SetConfig+0x114>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d003      	beq.n	8007468 <TIM_Base_SetConfig+0xf8>
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	4a0c      	ldr	r2, [pc, #48]	; (8007494 <TIM_Base_SetConfig+0x124>)
 8007464:	4293      	cmp	r3, r2
 8007466:	d103      	bne.n	8007470 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	691a      	ldr	r2, [r3, #16]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2201      	movs	r2, #1
 8007474:	615a      	str	r2, [r3, #20]
}
 8007476:	bf00      	nop
 8007478:	3714      	adds	r7, #20
 800747a:	46bd      	mov	sp, r7
 800747c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007480:	4770      	bx	lr
 8007482:	bf00      	nop
 8007484:	40010000 	.word	0x40010000
 8007488:	40000400 	.word	0x40000400
 800748c:	40000800 	.word	0x40000800
 8007490:	40000c00 	.word	0x40000c00
 8007494:	40010400 	.word	0x40010400
 8007498:	40014000 	.word	0x40014000
 800749c:	40014400 	.word	0x40014400
 80074a0:	40014800 	.word	0x40014800
 80074a4:	40001800 	.word	0x40001800
 80074a8:	40001c00 	.word	0x40001c00
 80074ac:	40002000 	.word	0x40002000

080074b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80074b0:	b480      	push	{r7}
 80074b2:	b087      	sub	sp, #28
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
 80074b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6a1b      	ldr	r3, [r3, #32]
 80074be:	f023 0201 	bic.w	r2, r3, #1
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6a1b      	ldr	r3, [r3, #32]
 80074ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	685b      	ldr	r3, [r3, #4]
 80074d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	699b      	ldr	r3, [r3, #24]
 80074d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f023 0303 	bic.w	r3, r3, #3
 80074e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	68fa      	ldr	r2, [r7, #12]
 80074ee:	4313      	orrs	r3, r2
 80074f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	f023 0302 	bic.w	r3, r3, #2
 80074f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	689b      	ldr	r3, [r3, #8]
 80074fe:	697a      	ldr	r2, [r7, #20]
 8007500:	4313      	orrs	r3, r2
 8007502:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	4a20      	ldr	r2, [pc, #128]	; (8007588 <TIM_OC1_SetConfig+0xd8>)
 8007508:	4293      	cmp	r3, r2
 800750a:	d003      	beq.n	8007514 <TIM_OC1_SetConfig+0x64>
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	4a1f      	ldr	r2, [pc, #124]	; (800758c <TIM_OC1_SetConfig+0xdc>)
 8007510:	4293      	cmp	r3, r2
 8007512:	d10c      	bne.n	800752e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007514:	697b      	ldr	r3, [r7, #20]
 8007516:	f023 0308 	bic.w	r3, r3, #8
 800751a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	68db      	ldr	r3, [r3, #12]
 8007520:	697a      	ldr	r2, [r7, #20]
 8007522:	4313      	orrs	r3, r2
 8007524:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007526:	697b      	ldr	r3, [r7, #20]
 8007528:	f023 0304 	bic.w	r3, r3, #4
 800752c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	4a15      	ldr	r2, [pc, #84]	; (8007588 <TIM_OC1_SetConfig+0xd8>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d003      	beq.n	800753e <TIM_OC1_SetConfig+0x8e>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	4a14      	ldr	r2, [pc, #80]	; (800758c <TIM_OC1_SetConfig+0xdc>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d111      	bne.n	8007562 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800753e:	693b      	ldr	r3, [r7, #16]
 8007540:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007544:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007546:	693b      	ldr	r3, [r7, #16]
 8007548:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800754c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	695b      	ldr	r3, [r3, #20]
 8007552:	693a      	ldr	r2, [r7, #16]
 8007554:	4313      	orrs	r3, r2
 8007556:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	699b      	ldr	r3, [r3, #24]
 800755c:	693a      	ldr	r2, [r7, #16]
 800755e:	4313      	orrs	r3, r2
 8007560:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	693a      	ldr	r2, [r7, #16]
 8007566:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	68fa      	ldr	r2, [r7, #12]
 800756c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	685a      	ldr	r2, [r3, #4]
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	697a      	ldr	r2, [r7, #20]
 800757a:	621a      	str	r2, [r3, #32]
}
 800757c:	bf00      	nop
 800757e:	371c      	adds	r7, #28
 8007580:	46bd      	mov	sp, r7
 8007582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007586:	4770      	bx	lr
 8007588:	40010000 	.word	0x40010000
 800758c:	40010400 	.word	0x40010400

08007590 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007590:	b480      	push	{r7}
 8007592:	b087      	sub	sp, #28
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
 8007598:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6a1b      	ldr	r3, [r3, #32]
 800759e:	f023 0210 	bic.w	r2, r3, #16
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6a1b      	ldr	r3, [r3, #32]
 80075aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	685b      	ldr	r3, [r3, #4]
 80075b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	699b      	ldr	r3, [r3, #24]
 80075b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80075c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	021b      	lsls	r3, r3, #8
 80075ce:	68fa      	ldr	r2, [r7, #12]
 80075d0:	4313      	orrs	r3, r2
 80075d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80075d4:	697b      	ldr	r3, [r7, #20]
 80075d6:	f023 0320 	bic.w	r3, r3, #32
 80075da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	689b      	ldr	r3, [r3, #8]
 80075e0:	011b      	lsls	r3, r3, #4
 80075e2:	697a      	ldr	r2, [r7, #20]
 80075e4:	4313      	orrs	r3, r2
 80075e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	4a22      	ldr	r2, [pc, #136]	; (8007674 <TIM_OC2_SetConfig+0xe4>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d003      	beq.n	80075f8 <TIM_OC2_SetConfig+0x68>
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	4a21      	ldr	r2, [pc, #132]	; (8007678 <TIM_OC2_SetConfig+0xe8>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d10d      	bne.n	8007614 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80075fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	68db      	ldr	r3, [r3, #12]
 8007604:	011b      	lsls	r3, r3, #4
 8007606:	697a      	ldr	r2, [r7, #20]
 8007608:	4313      	orrs	r3, r2
 800760a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800760c:	697b      	ldr	r3, [r7, #20]
 800760e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007612:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	4a17      	ldr	r2, [pc, #92]	; (8007674 <TIM_OC2_SetConfig+0xe4>)
 8007618:	4293      	cmp	r3, r2
 800761a:	d003      	beq.n	8007624 <TIM_OC2_SetConfig+0x94>
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	4a16      	ldr	r2, [pc, #88]	; (8007678 <TIM_OC2_SetConfig+0xe8>)
 8007620:	4293      	cmp	r3, r2
 8007622:	d113      	bne.n	800764c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007624:	693b      	ldr	r3, [r7, #16]
 8007626:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800762a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800762c:	693b      	ldr	r3, [r7, #16]
 800762e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007632:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	695b      	ldr	r3, [r3, #20]
 8007638:	009b      	lsls	r3, r3, #2
 800763a:	693a      	ldr	r2, [r7, #16]
 800763c:	4313      	orrs	r3, r2
 800763e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	699b      	ldr	r3, [r3, #24]
 8007644:	009b      	lsls	r3, r3, #2
 8007646:	693a      	ldr	r2, [r7, #16]
 8007648:	4313      	orrs	r3, r2
 800764a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	693a      	ldr	r2, [r7, #16]
 8007650:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	68fa      	ldr	r2, [r7, #12]
 8007656:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	685a      	ldr	r2, [r3, #4]
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	697a      	ldr	r2, [r7, #20]
 8007664:	621a      	str	r2, [r3, #32]
}
 8007666:	bf00      	nop
 8007668:	371c      	adds	r7, #28
 800766a:	46bd      	mov	sp, r7
 800766c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007670:	4770      	bx	lr
 8007672:	bf00      	nop
 8007674:	40010000 	.word	0x40010000
 8007678:	40010400 	.word	0x40010400

0800767c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800767c:	b480      	push	{r7}
 800767e:	b087      	sub	sp, #28
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
 8007684:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6a1b      	ldr	r3, [r3, #32]
 800768a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6a1b      	ldr	r3, [r3, #32]
 8007696:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	685b      	ldr	r3, [r3, #4]
 800769c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	69db      	ldr	r3, [r3, #28]
 80076a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	f023 0303 	bic.w	r3, r3, #3
 80076b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	68fa      	ldr	r2, [r7, #12]
 80076ba:	4313      	orrs	r3, r2
 80076bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80076be:	697b      	ldr	r3, [r7, #20]
 80076c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80076c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	689b      	ldr	r3, [r3, #8]
 80076ca:	021b      	lsls	r3, r3, #8
 80076cc:	697a      	ldr	r2, [r7, #20]
 80076ce:	4313      	orrs	r3, r2
 80076d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	4a21      	ldr	r2, [pc, #132]	; (800775c <TIM_OC3_SetConfig+0xe0>)
 80076d6:	4293      	cmp	r3, r2
 80076d8:	d003      	beq.n	80076e2 <TIM_OC3_SetConfig+0x66>
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	4a20      	ldr	r2, [pc, #128]	; (8007760 <TIM_OC3_SetConfig+0xe4>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d10d      	bne.n	80076fe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80076e2:	697b      	ldr	r3, [r7, #20]
 80076e4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80076e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	68db      	ldr	r3, [r3, #12]
 80076ee:	021b      	lsls	r3, r3, #8
 80076f0:	697a      	ldr	r2, [r7, #20]
 80076f2:	4313      	orrs	r3, r2
 80076f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80076f6:	697b      	ldr	r3, [r7, #20]
 80076f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80076fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	4a16      	ldr	r2, [pc, #88]	; (800775c <TIM_OC3_SetConfig+0xe0>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d003      	beq.n	800770e <TIM_OC3_SetConfig+0x92>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	4a15      	ldr	r2, [pc, #84]	; (8007760 <TIM_OC3_SetConfig+0xe4>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d113      	bne.n	8007736 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800770e:	693b      	ldr	r3, [r7, #16]
 8007710:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007714:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007716:	693b      	ldr	r3, [r7, #16]
 8007718:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800771c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	695b      	ldr	r3, [r3, #20]
 8007722:	011b      	lsls	r3, r3, #4
 8007724:	693a      	ldr	r2, [r7, #16]
 8007726:	4313      	orrs	r3, r2
 8007728:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	699b      	ldr	r3, [r3, #24]
 800772e:	011b      	lsls	r3, r3, #4
 8007730:	693a      	ldr	r2, [r7, #16]
 8007732:	4313      	orrs	r3, r2
 8007734:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	693a      	ldr	r2, [r7, #16]
 800773a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	68fa      	ldr	r2, [r7, #12]
 8007740:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	685a      	ldr	r2, [r3, #4]
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	697a      	ldr	r2, [r7, #20]
 800774e:	621a      	str	r2, [r3, #32]
}
 8007750:	bf00      	nop
 8007752:	371c      	adds	r7, #28
 8007754:	46bd      	mov	sp, r7
 8007756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775a:	4770      	bx	lr
 800775c:	40010000 	.word	0x40010000
 8007760:	40010400 	.word	0x40010400

08007764 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007764:	b480      	push	{r7}
 8007766:	b087      	sub	sp, #28
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
 800776c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6a1b      	ldr	r3, [r3, #32]
 8007772:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6a1b      	ldr	r3, [r3, #32]
 800777e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	685b      	ldr	r3, [r3, #4]
 8007784:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	69db      	ldr	r3, [r3, #28]
 800778a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007792:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800779a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	021b      	lsls	r3, r3, #8
 80077a2:	68fa      	ldr	r2, [r7, #12]
 80077a4:	4313      	orrs	r3, r2
 80077a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80077a8:	693b      	ldr	r3, [r7, #16]
 80077aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80077ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	689b      	ldr	r3, [r3, #8]
 80077b4:	031b      	lsls	r3, r3, #12
 80077b6:	693a      	ldr	r2, [r7, #16]
 80077b8:	4313      	orrs	r3, r2
 80077ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	4a12      	ldr	r2, [pc, #72]	; (8007808 <TIM_OC4_SetConfig+0xa4>)
 80077c0:	4293      	cmp	r3, r2
 80077c2:	d003      	beq.n	80077cc <TIM_OC4_SetConfig+0x68>
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	4a11      	ldr	r2, [pc, #68]	; (800780c <TIM_OC4_SetConfig+0xa8>)
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d109      	bne.n	80077e0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80077cc:	697b      	ldr	r3, [r7, #20]
 80077ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80077d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	695b      	ldr	r3, [r3, #20]
 80077d8:	019b      	lsls	r3, r3, #6
 80077da:	697a      	ldr	r2, [r7, #20]
 80077dc:	4313      	orrs	r3, r2
 80077de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	697a      	ldr	r2, [r7, #20]
 80077e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	68fa      	ldr	r2, [r7, #12]
 80077ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	685a      	ldr	r2, [r3, #4]
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	693a      	ldr	r2, [r7, #16]
 80077f8:	621a      	str	r2, [r3, #32]
}
 80077fa:	bf00      	nop
 80077fc:	371c      	adds	r7, #28
 80077fe:	46bd      	mov	sp, r7
 8007800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007804:	4770      	bx	lr
 8007806:	bf00      	nop
 8007808:	40010000 	.word	0x40010000
 800780c:	40010400 	.word	0x40010400

08007810 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007810:	b480      	push	{r7}
 8007812:	b087      	sub	sp, #28
 8007814:	af00      	add	r7, sp, #0
 8007816:	60f8      	str	r0, [r7, #12]
 8007818:	60b9      	str	r1, [r7, #8]
 800781a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	6a1b      	ldr	r3, [r3, #32]
 8007820:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	6a1b      	ldr	r3, [r3, #32]
 8007826:	f023 0201 	bic.w	r2, r3, #1
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	699b      	ldr	r3, [r3, #24]
 8007832:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007834:	693b      	ldr	r3, [r7, #16]
 8007836:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800783a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	011b      	lsls	r3, r3, #4
 8007840:	693a      	ldr	r2, [r7, #16]
 8007842:	4313      	orrs	r3, r2
 8007844:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	f023 030a 	bic.w	r3, r3, #10
 800784c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800784e:	697a      	ldr	r2, [r7, #20]
 8007850:	68bb      	ldr	r3, [r7, #8]
 8007852:	4313      	orrs	r3, r2
 8007854:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	693a      	ldr	r2, [r7, #16]
 800785a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	697a      	ldr	r2, [r7, #20]
 8007860:	621a      	str	r2, [r3, #32]
}
 8007862:	bf00      	nop
 8007864:	371c      	adds	r7, #28
 8007866:	46bd      	mov	sp, r7
 8007868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786c:	4770      	bx	lr

0800786e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800786e:	b480      	push	{r7}
 8007870:	b087      	sub	sp, #28
 8007872:	af00      	add	r7, sp, #0
 8007874:	60f8      	str	r0, [r7, #12]
 8007876:	60b9      	str	r1, [r7, #8]
 8007878:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	6a1b      	ldr	r3, [r3, #32]
 800787e:	f023 0210 	bic.w	r2, r3, #16
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	699b      	ldr	r3, [r3, #24]
 800788a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	6a1b      	ldr	r3, [r3, #32]
 8007890:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007898:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	031b      	lsls	r3, r3, #12
 800789e:	697a      	ldr	r2, [r7, #20]
 80078a0:	4313      	orrs	r3, r2
 80078a2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80078a4:	693b      	ldr	r3, [r7, #16]
 80078a6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80078aa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	011b      	lsls	r3, r3, #4
 80078b0:	693a      	ldr	r2, [r7, #16]
 80078b2:	4313      	orrs	r3, r2
 80078b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	697a      	ldr	r2, [r7, #20]
 80078ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	693a      	ldr	r2, [r7, #16]
 80078c0:	621a      	str	r2, [r3, #32]
}
 80078c2:	bf00      	nop
 80078c4:	371c      	adds	r7, #28
 80078c6:	46bd      	mov	sp, r7
 80078c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078cc:	4770      	bx	lr

080078ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80078ce:	b480      	push	{r7}
 80078d0:	b085      	sub	sp, #20
 80078d2:	af00      	add	r7, sp, #0
 80078d4:	6078      	str	r0, [r7, #4]
 80078d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	689b      	ldr	r3, [r3, #8]
 80078dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80078e6:	683a      	ldr	r2, [r7, #0]
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	4313      	orrs	r3, r2
 80078ec:	f043 0307 	orr.w	r3, r3, #7
 80078f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	68fa      	ldr	r2, [r7, #12]
 80078f6:	609a      	str	r2, [r3, #8]
}
 80078f8:	bf00      	nop
 80078fa:	3714      	adds	r7, #20
 80078fc:	46bd      	mov	sp, r7
 80078fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007902:	4770      	bx	lr

08007904 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007904:	b480      	push	{r7}
 8007906:	b087      	sub	sp, #28
 8007908:	af00      	add	r7, sp, #0
 800790a:	60f8      	str	r0, [r7, #12]
 800790c:	60b9      	str	r1, [r7, #8]
 800790e:	607a      	str	r2, [r7, #4]
 8007910:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	689b      	ldr	r3, [r3, #8]
 8007916:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007918:	697b      	ldr	r3, [r7, #20]
 800791a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800791e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007920:	683b      	ldr	r3, [r7, #0]
 8007922:	021a      	lsls	r2, r3, #8
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	431a      	orrs	r2, r3
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	4313      	orrs	r3, r2
 800792c:	697a      	ldr	r2, [r7, #20]
 800792e:	4313      	orrs	r3, r2
 8007930:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	697a      	ldr	r2, [r7, #20]
 8007936:	609a      	str	r2, [r3, #8]
}
 8007938:	bf00      	nop
 800793a:	371c      	adds	r7, #28
 800793c:	46bd      	mov	sp, r7
 800793e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007942:	4770      	bx	lr

08007944 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007944:	b480      	push	{r7}
 8007946:	b087      	sub	sp, #28
 8007948:	af00      	add	r7, sp, #0
 800794a:	60f8      	str	r0, [r7, #12]
 800794c:	60b9      	str	r1, [r7, #8]
 800794e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007950:	68bb      	ldr	r3, [r7, #8]
 8007952:	f003 031f 	and.w	r3, r3, #31
 8007956:	2201      	movs	r2, #1
 8007958:	fa02 f303 	lsl.w	r3, r2, r3
 800795c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	6a1a      	ldr	r2, [r3, #32]
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	43db      	mvns	r3, r3
 8007966:	401a      	ands	r2, r3
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	6a1a      	ldr	r2, [r3, #32]
 8007970:	68bb      	ldr	r3, [r7, #8]
 8007972:	f003 031f 	and.w	r3, r3, #31
 8007976:	6879      	ldr	r1, [r7, #4]
 8007978:	fa01 f303 	lsl.w	r3, r1, r3
 800797c:	431a      	orrs	r2, r3
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	621a      	str	r2, [r3, #32]
}
 8007982:	bf00      	nop
 8007984:	371c      	adds	r7, #28
 8007986:	46bd      	mov	sp, r7
 8007988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798c:	4770      	bx	lr
	...

08007990 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007990:	b480      	push	{r7}
 8007992:	b085      	sub	sp, #20
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
 8007998:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079a0:	2b01      	cmp	r3, #1
 80079a2:	d101      	bne.n	80079a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80079a4:	2302      	movs	r3, #2
 80079a6:	e05a      	b.n	8007a5e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2201      	movs	r2, #1
 80079ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2202      	movs	r2, #2
 80079b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	685b      	ldr	r3, [r3, #4]
 80079be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	689b      	ldr	r3, [r3, #8]
 80079c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	68fa      	ldr	r2, [r7, #12]
 80079d6:	4313      	orrs	r3, r2
 80079d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	68fa      	ldr	r2, [r7, #12]
 80079e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	4a21      	ldr	r2, [pc, #132]	; (8007a6c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d022      	beq.n	8007a32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079f4:	d01d      	beq.n	8007a32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	4a1d      	ldr	r2, [pc, #116]	; (8007a70 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80079fc:	4293      	cmp	r3, r2
 80079fe:	d018      	beq.n	8007a32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	4a1b      	ldr	r2, [pc, #108]	; (8007a74 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007a06:	4293      	cmp	r3, r2
 8007a08:	d013      	beq.n	8007a32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	4a1a      	ldr	r2, [pc, #104]	; (8007a78 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d00e      	beq.n	8007a32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	4a18      	ldr	r2, [pc, #96]	; (8007a7c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d009      	beq.n	8007a32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	4a17      	ldr	r2, [pc, #92]	; (8007a80 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007a24:	4293      	cmp	r3, r2
 8007a26:	d004      	beq.n	8007a32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	4a15      	ldr	r2, [pc, #84]	; (8007a84 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007a2e:	4293      	cmp	r3, r2
 8007a30:	d10c      	bne.n	8007a4c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a38:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	685b      	ldr	r3, [r3, #4]
 8007a3e:	68ba      	ldr	r2, [r7, #8]
 8007a40:	4313      	orrs	r3, r2
 8007a42:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	68ba      	ldr	r2, [r7, #8]
 8007a4a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2201      	movs	r2, #1
 8007a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2200      	movs	r2, #0
 8007a58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a5c:	2300      	movs	r3, #0
}
 8007a5e:	4618      	mov	r0, r3
 8007a60:	3714      	adds	r7, #20
 8007a62:	46bd      	mov	sp, r7
 8007a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a68:	4770      	bx	lr
 8007a6a:	bf00      	nop
 8007a6c:	40010000 	.word	0x40010000
 8007a70:	40000400 	.word	0x40000400
 8007a74:	40000800 	.word	0x40000800
 8007a78:	40000c00 	.word	0x40000c00
 8007a7c:	40010400 	.word	0x40010400
 8007a80:	40014000 	.word	0x40014000
 8007a84:	40001800 	.word	0x40001800

08007a88 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007a88:	b480      	push	{r7}
 8007a8a:	b083      	sub	sp, #12
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007a90:	bf00      	nop
 8007a92:	370c      	adds	r7, #12
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr

08007a9c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b083      	sub	sp, #12
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007aa4:	bf00      	nop
 8007aa6:	370c      	adds	r7, #12
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aae:	4770      	bx	lr

08007ab0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b082      	sub	sp, #8
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d101      	bne.n	8007ac2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007abe:	2301      	movs	r3, #1
 8007ac0:	e03f      	b.n	8007b42 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ac8:	b2db      	uxtb	r3, r3
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d106      	bne.n	8007adc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f7fa fabc 	bl	8002054 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2224      	movs	r2, #36	; 0x24
 8007ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	68da      	ldr	r2, [r3, #12]
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007af2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007af4:	6878      	ldr	r0, [r7, #4]
 8007af6:	f000 f829 	bl	8007b4c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	691a      	ldr	r2, [r3, #16]
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007b08:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	695a      	ldr	r2, [r3, #20]
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007b18:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	68da      	ldr	r2, [r3, #12]
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007b28:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2220      	movs	r2, #32
 8007b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2220      	movs	r2, #32
 8007b3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007b40:	2300      	movs	r3, #0
}
 8007b42:	4618      	mov	r0, r3
 8007b44:	3708      	adds	r7, #8
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}
	...

08007b4c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b50:	b09f      	sub	sp, #124	; 0x7c
 8007b52:	af00      	add	r7, sp, #0
 8007b54:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	691b      	ldr	r3, [r3, #16]
 8007b5c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007b60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b62:	68d9      	ldr	r1, [r3, #12]
 8007b64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b66:	681a      	ldr	r2, [r3, #0]
 8007b68:	ea40 0301 	orr.w	r3, r0, r1
 8007b6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007b6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b70:	689a      	ldr	r2, [r3, #8]
 8007b72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b74:	691b      	ldr	r3, [r3, #16]
 8007b76:	431a      	orrs	r2, r3
 8007b78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b7a:	695b      	ldr	r3, [r3, #20]
 8007b7c:	431a      	orrs	r2, r3
 8007b7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b80:	69db      	ldr	r3, [r3, #28]
 8007b82:	4313      	orrs	r3, r2
 8007b84:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8007b86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	68db      	ldr	r3, [r3, #12]
 8007b8c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007b90:	f021 010c 	bic.w	r1, r1, #12
 8007b94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b96:	681a      	ldr	r2, [r3, #0]
 8007b98:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007b9a:	430b      	orrs	r3, r1
 8007b9c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007b9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	695b      	ldr	r3, [r3, #20]
 8007ba4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007ba8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007baa:	6999      	ldr	r1, [r3, #24]
 8007bac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bae:	681a      	ldr	r2, [r3, #0]
 8007bb0:	ea40 0301 	orr.w	r3, r0, r1
 8007bb4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007bb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bb8:	681a      	ldr	r2, [r3, #0]
 8007bba:	4bc5      	ldr	r3, [pc, #788]	; (8007ed0 <UART_SetConfig+0x384>)
 8007bbc:	429a      	cmp	r2, r3
 8007bbe:	d004      	beq.n	8007bca <UART_SetConfig+0x7e>
 8007bc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bc2:	681a      	ldr	r2, [r3, #0]
 8007bc4:	4bc3      	ldr	r3, [pc, #780]	; (8007ed4 <UART_SetConfig+0x388>)
 8007bc6:	429a      	cmp	r2, r3
 8007bc8:	d103      	bne.n	8007bd2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007bca:	f7fe fda9 	bl	8006720 <HAL_RCC_GetPCLK2Freq>
 8007bce:	6778      	str	r0, [r7, #116]	; 0x74
 8007bd0:	e002      	b.n	8007bd8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007bd2:	f7fe fd91 	bl	80066f8 <HAL_RCC_GetPCLK1Freq>
 8007bd6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007bd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bda:	69db      	ldr	r3, [r3, #28]
 8007bdc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007be0:	f040 80b6 	bne.w	8007d50 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007be4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007be6:	461c      	mov	r4, r3
 8007be8:	f04f 0500 	mov.w	r5, #0
 8007bec:	4622      	mov	r2, r4
 8007bee:	462b      	mov	r3, r5
 8007bf0:	1891      	adds	r1, r2, r2
 8007bf2:	6439      	str	r1, [r7, #64]	; 0x40
 8007bf4:	415b      	adcs	r3, r3
 8007bf6:	647b      	str	r3, [r7, #68]	; 0x44
 8007bf8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007bfc:	1912      	adds	r2, r2, r4
 8007bfe:	eb45 0303 	adc.w	r3, r5, r3
 8007c02:	f04f 0000 	mov.w	r0, #0
 8007c06:	f04f 0100 	mov.w	r1, #0
 8007c0a:	00d9      	lsls	r1, r3, #3
 8007c0c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007c10:	00d0      	lsls	r0, r2, #3
 8007c12:	4602      	mov	r2, r0
 8007c14:	460b      	mov	r3, r1
 8007c16:	1911      	adds	r1, r2, r4
 8007c18:	6639      	str	r1, [r7, #96]	; 0x60
 8007c1a:	416b      	adcs	r3, r5
 8007c1c:	667b      	str	r3, [r7, #100]	; 0x64
 8007c1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c20:	685b      	ldr	r3, [r3, #4]
 8007c22:	461a      	mov	r2, r3
 8007c24:	f04f 0300 	mov.w	r3, #0
 8007c28:	1891      	adds	r1, r2, r2
 8007c2a:	63b9      	str	r1, [r7, #56]	; 0x38
 8007c2c:	415b      	adcs	r3, r3
 8007c2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007c30:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007c34:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007c38:	f7f9 f826 	bl	8000c88 <__aeabi_uldivmod>
 8007c3c:	4602      	mov	r2, r0
 8007c3e:	460b      	mov	r3, r1
 8007c40:	4ba5      	ldr	r3, [pc, #660]	; (8007ed8 <UART_SetConfig+0x38c>)
 8007c42:	fba3 2302 	umull	r2, r3, r3, r2
 8007c46:	095b      	lsrs	r3, r3, #5
 8007c48:	011e      	lsls	r6, r3, #4
 8007c4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007c4c:	461c      	mov	r4, r3
 8007c4e:	f04f 0500 	mov.w	r5, #0
 8007c52:	4622      	mov	r2, r4
 8007c54:	462b      	mov	r3, r5
 8007c56:	1891      	adds	r1, r2, r2
 8007c58:	6339      	str	r1, [r7, #48]	; 0x30
 8007c5a:	415b      	adcs	r3, r3
 8007c5c:	637b      	str	r3, [r7, #52]	; 0x34
 8007c5e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007c62:	1912      	adds	r2, r2, r4
 8007c64:	eb45 0303 	adc.w	r3, r5, r3
 8007c68:	f04f 0000 	mov.w	r0, #0
 8007c6c:	f04f 0100 	mov.w	r1, #0
 8007c70:	00d9      	lsls	r1, r3, #3
 8007c72:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007c76:	00d0      	lsls	r0, r2, #3
 8007c78:	4602      	mov	r2, r0
 8007c7a:	460b      	mov	r3, r1
 8007c7c:	1911      	adds	r1, r2, r4
 8007c7e:	65b9      	str	r1, [r7, #88]	; 0x58
 8007c80:	416b      	adcs	r3, r5
 8007c82:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007c84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c86:	685b      	ldr	r3, [r3, #4]
 8007c88:	461a      	mov	r2, r3
 8007c8a:	f04f 0300 	mov.w	r3, #0
 8007c8e:	1891      	adds	r1, r2, r2
 8007c90:	62b9      	str	r1, [r7, #40]	; 0x28
 8007c92:	415b      	adcs	r3, r3
 8007c94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007c96:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007c9a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007c9e:	f7f8 fff3 	bl	8000c88 <__aeabi_uldivmod>
 8007ca2:	4602      	mov	r2, r0
 8007ca4:	460b      	mov	r3, r1
 8007ca6:	4b8c      	ldr	r3, [pc, #560]	; (8007ed8 <UART_SetConfig+0x38c>)
 8007ca8:	fba3 1302 	umull	r1, r3, r3, r2
 8007cac:	095b      	lsrs	r3, r3, #5
 8007cae:	2164      	movs	r1, #100	; 0x64
 8007cb0:	fb01 f303 	mul.w	r3, r1, r3
 8007cb4:	1ad3      	subs	r3, r2, r3
 8007cb6:	00db      	lsls	r3, r3, #3
 8007cb8:	3332      	adds	r3, #50	; 0x32
 8007cba:	4a87      	ldr	r2, [pc, #540]	; (8007ed8 <UART_SetConfig+0x38c>)
 8007cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8007cc0:	095b      	lsrs	r3, r3, #5
 8007cc2:	005b      	lsls	r3, r3, #1
 8007cc4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007cc8:	441e      	add	r6, r3
 8007cca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007ccc:	4618      	mov	r0, r3
 8007cce:	f04f 0100 	mov.w	r1, #0
 8007cd2:	4602      	mov	r2, r0
 8007cd4:	460b      	mov	r3, r1
 8007cd6:	1894      	adds	r4, r2, r2
 8007cd8:	623c      	str	r4, [r7, #32]
 8007cda:	415b      	adcs	r3, r3
 8007cdc:	627b      	str	r3, [r7, #36]	; 0x24
 8007cde:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007ce2:	1812      	adds	r2, r2, r0
 8007ce4:	eb41 0303 	adc.w	r3, r1, r3
 8007ce8:	f04f 0400 	mov.w	r4, #0
 8007cec:	f04f 0500 	mov.w	r5, #0
 8007cf0:	00dd      	lsls	r5, r3, #3
 8007cf2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007cf6:	00d4      	lsls	r4, r2, #3
 8007cf8:	4622      	mov	r2, r4
 8007cfa:	462b      	mov	r3, r5
 8007cfc:	1814      	adds	r4, r2, r0
 8007cfe:	653c      	str	r4, [r7, #80]	; 0x50
 8007d00:	414b      	adcs	r3, r1
 8007d02:	657b      	str	r3, [r7, #84]	; 0x54
 8007d04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d06:	685b      	ldr	r3, [r3, #4]
 8007d08:	461a      	mov	r2, r3
 8007d0a:	f04f 0300 	mov.w	r3, #0
 8007d0e:	1891      	adds	r1, r2, r2
 8007d10:	61b9      	str	r1, [r7, #24]
 8007d12:	415b      	adcs	r3, r3
 8007d14:	61fb      	str	r3, [r7, #28]
 8007d16:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007d1a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007d1e:	f7f8 ffb3 	bl	8000c88 <__aeabi_uldivmod>
 8007d22:	4602      	mov	r2, r0
 8007d24:	460b      	mov	r3, r1
 8007d26:	4b6c      	ldr	r3, [pc, #432]	; (8007ed8 <UART_SetConfig+0x38c>)
 8007d28:	fba3 1302 	umull	r1, r3, r3, r2
 8007d2c:	095b      	lsrs	r3, r3, #5
 8007d2e:	2164      	movs	r1, #100	; 0x64
 8007d30:	fb01 f303 	mul.w	r3, r1, r3
 8007d34:	1ad3      	subs	r3, r2, r3
 8007d36:	00db      	lsls	r3, r3, #3
 8007d38:	3332      	adds	r3, #50	; 0x32
 8007d3a:	4a67      	ldr	r2, [pc, #412]	; (8007ed8 <UART_SetConfig+0x38c>)
 8007d3c:	fba2 2303 	umull	r2, r3, r2, r3
 8007d40:	095b      	lsrs	r3, r3, #5
 8007d42:	f003 0207 	and.w	r2, r3, #7
 8007d46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	4432      	add	r2, r6
 8007d4c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007d4e:	e0b9      	b.n	8007ec4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007d50:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007d52:	461c      	mov	r4, r3
 8007d54:	f04f 0500 	mov.w	r5, #0
 8007d58:	4622      	mov	r2, r4
 8007d5a:	462b      	mov	r3, r5
 8007d5c:	1891      	adds	r1, r2, r2
 8007d5e:	6139      	str	r1, [r7, #16]
 8007d60:	415b      	adcs	r3, r3
 8007d62:	617b      	str	r3, [r7, #20]
 8007d64:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007d68:	1912      	adds	r2, r2, r4
 8007d6a:	eb45 0303 	adc.w	r3, r5, r3
 8007d6e:	f04f 0000 	mov.w	r0, #0
 8007d72:	f04f 0100 	mov.w	r1, #0
 8007d76:	00d9      	lsls	r1, r3, #3
 8007d78:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007d7c:	00d0      	lsls	r0, r2, #3
 8007d7e:	4602      	mov	r2, r0
 8007d80:	460b      	mov	r3, r1
 8007d82:	eb12 0804 	adds.w	r8, r2, r4
 8007d86:	eb43 0905 	adc.w	r9, r3, r5
 8007d8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	4618      	mov	r0, r3
 8007d90:	f04f 0100 	mov.w	r1, #0
 8007d94:	f04f 0200 	mov.w	r2, #0
 8007d98:	f04f 0300 	mov.w	r3, #0
 8007d9c:	008b      	lsls	r3, r1, #2
 8007d9e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007da2:	0082      	lsls	r2, r0, #2
 8007da4:	4640      	mov	r0, r8
 8007da6:	4649      	mov	r1, r9
 8007da8:	f7f8 ff6e 	bl	8000c88 <__aeabi_uldivmod>
 8007dac:	4602      	mov	r2, r0
 8007dae:	460b      	mov	r3, r1
 8007db0:	4b49      	ldr	r3, [pc, #292]	; (8007ed8 <UART_SetConfig+0x38c>)
 8007db2:	fba3 2302 	umull	r2, r3, r3, r2
 8007db6:	095b      	lsrs	r3, r3, #5
 8007db8:	011e      	lsls	r6, r3, #4
 8007dba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	f04f 0100 	mov.w	r1, #0
 8007dc2:	4602      	mov	r2, r0
 8007dc4:	460b      	mov	r3, r1
 8007dc6:	1894      	adds	r4, r2, r2
 8007dc8:	60bc      	str	r4, [r7, #8]
 8007dca:	415b      	adcs	r3, r3
 8007dcc:	60fb      	str	r3, [r7, #12]
 8007dce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007dd2:	1812      	adds	r2, r2, r0
 8007dd4:	eb41 0303 	adc.w	r3, r1, r3
 8007dd8:	f04f 0400 	mov.w	r4, #0
 8007ddc:	f04f 0500 	mov.w	r5, #0
 8007de0:	00dd      	lsls	r5, r3, #3
 8007de2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007de6:	00d4      	lsls	r4, r2, #3
 8007de8:	4622      	mov	r2, r4
 8007dea:	462b      	mov	r3, r5
 8007dec:	1814      	adds	r4, r2, r0
 8007dee:	64bc      	str	r4, [r7, #72]	; 0x48
 8007df0:	414b      	adcs	r3, r1
 8007df2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007df4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007df6:	685b      	ldr	r3, [r3, #4]
 8007df8:	4618      	mov	r0, r3
 8007dfa:	f04f 0100 	mov.w	r1, #0
 8007dfe:	f04f 0200 	mov.w	r2, #0
 8007e02:	f04f 0300 	mov.w	r3, #0
 8007e06:	008b      	lsls	r3, r1, #2
 8007e08:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007e0c:	0082      	lsls	r2, r0, #2
 8007e0e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8007e12:	f7f8 ff39 	bl	8000c88 <__aeabi_uldivmod>
 8007e16:	4602      	mov	r2, r0
 8007e18:	460b      	mov	r3, r1
 8007e1a:	4b2f      	ldr	r3, [pc, #188]	; (8007ed8 <UART_SetConfig+0x38c>)
 8007e1c:	fba3 1302 	umull	r1, r3, r3, r2
 8007e20:	095b      	lsrs	r3, r3, #5
 8007e22:	2164      	movs	r1, #100	; 0x64
 8007e24:	fb01 f303 	mul.w	r3, r1, r3
 8007e28:	1ad3      	subs	r3, r2, r3
 8007e2a:	011b      	lsls	r3, r3, #4
 8007e2c:	3332      	adds	r3, #50	; 0x32
 8007e2e:	4a2a      	ldr	r2, [pc, #168]	; (8007ed8 <UART_SetConfig+0x38c>)
 8007e30:	fba2 2303 	umull	r2, r3, r2, r3
 8007e34:	095b      	lsrs	r3, r3, #5
 8007e36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007e3a:	441e      	add	r6, r3
 8007e3c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007e3e:	4618      	mov	r0, r3
 8007e40:	f04f 0100 	mov.w	r1, #0
 8007e44:	4602      	mov	r2, r0
 8007e46:	460b      	mov	r3, r1
 8007e48:	1894      	adds	r4, r2, r2
 8007e4a:	603c      	str	r4, [r7, #0]
 8007e4c:	415b      	adcs	r3, r3
 8007e4e:	607b      	str	r3, [r7, #4]
 8007e50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e54:	1812      	adds	r2, r2, r0
 8007e56:	eb41 0303 	adc.w	r3, r1, r3
 8007e5a:	f04f 0400 	mov.w	r4, #0
 8007e5e:	f04f 0500 	mov.w	r5, #0
 8007e62:	00dd      	lsls	r5, r3, #3
 8007e64:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007e68:	00d4      	lsls	r4, r2, #3
 8007e6a:	4622      	mov	r2, r4
 8007e6c:	462b      	mov	r3, r5
 8007e6e:	eb12 0a00 	adds.w	sl, r2, r0
 8007e72:	eb43 0b01 	adc.w	fp, r3, r1
 8007e76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e78:	685b      	ldr	r3, [r3, #4]
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	f04f 0100 	mov.w	r1, #0
 8007e80:	f04f 0200 	mov.w	r2, #0
 8007e84:	f04f 0300 	mov.w	r3, #0
 8007e88:	008b      	lsls	r3, r1, #2
 8007e8a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007e8e:	0082      	lsls	r2, r0, #2
 8007e90:	4650      	mov	r0, sl
 8007e92:	4659      	mov	r1, fp
 8007e94:	f7f8 fef8 	bl	8000c88 <__aeabi_uldivmod>
 8007e98:	4602      	mov	r2, r0
 8007e9a:	460b      	mov	r3, r1
 8007e9c:	4b0e      	ldr	r3, [pc, #56]	; (8007ed8 <UART_SetConfig+0x38c>)
 8007e9e:	fba3 1302 	umull	r1, r3, r3, r2
 8007ea2:	095b      	lsrs	r3, r3, #5
 8007ea4:	2164      	movs	r1, #100	; 0x64
 8007ea6:	fb01 f303 	mul.w	r3, r1, r3
 8007eaa:	1ad3      	subs	r3, r2, r3
 8007eac:	011b      	lsls	r3, r3, #4
 8007eae:	3332      	adds	r3, #50	; 0x32
 8007eb0:	4a09      	ldr	r2, [pc, #36]	; (8007ed8 <UART_SetConfig+0x38c>)
 8007eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8007eb6:	095b      	lsrs	r3, r3, #5
 8007eb8:	f003 020f 	and.w	r2, r3, #15
 8007ebc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4432      	add	r2, r6
 8007ec2:	609a      	str	r2, [r3, #8]
}
 8007ec4:	bf00      	nop
 8007ec6:	377c      	adds	r7, #124	; 0x7c
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ece:	bf00      	nop
 8007ed0:	40011000 	.word	0x40011000
 8007ed4:	40011400 	.word	0x40011400
 8007ed8:	51eb851f 	.word	0x51eb851f

08007edc <arm_pid_init_f32>:
 8007edc:	edd0 6a08 	vldr	s13, [r0, #32]
 8007ee0:	edd0 7a06 	vldr	s15, [r0, #24]
 8007ee4:	ed90 7a07 	vldr	s14, [r0, #28]
 8007ee8:	edc0 6a02 	vstr	s13, [r0, #8]
 8007eec:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ef0:	ee36 6aa6 	vadd.f32	s12, s13, s13
 8007ef4:	eef1 7a67 	vneg.f32	s15, s15
 8007ef8:	ee37 7a26 	vadd.f32	s14, s14, s13
 8007efc:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8007f00:	ed80 7a00 	vstr	s14, [r0]
 8007f04:	edc0 7a01 	vstr	s15, [r0, #4]
 8007f08:	b119      	cbz	r1, 8007f12 <arm_pid_init_f32+0x36>
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	60c3      	str	r3, [r0, #12]
 8007f0e:	6103      	str	r3, [r0, #16]
 8007f10:	6143      	str	r3, [r0, #20]
 8007f12:	4770      	bx	lr

08007f14 <__errno>:
 8007f14:	4b01      	ldr	r3, [pc, #4]	; (8007f1c <__errno+0x8>)
 8007f16:	6818      	ldr	r0, [r3, #0]
 8007f18:	4770      	bx	lr
 8007f1a:	bf00      	nop
 8007f1c:	20000010 	.word	0x20000010

08007f20 <__libc_init_array>:
 8007f20:	b570      	push	{r4, r5, r6, lr}
 8007f22:	4d0d      	ldr	r5, [pc, #52]	; (8007f58 <__libc_init_array+0x38>)
 8007f24:	4c0d      	ldr	r4, [pc, #52]	; (8007f5c <__libc_init_array+0x3c>)
 8007f26:	1b64      	subs	r4, r4, r5
 8007f28:	10a4      	asrs	r4, r4, #2
 8007f2a:	2600      	movs	r6, #0
 8007f2c:	42a6      	cmp	r6, r4
 8007f2e:	d109      	bne.n	8007f44 <__libc_init_array+0x24>
 8007f30:	4d0b      	ldr	r5, [pc, #44]	; (8007f60 <__libc_init_array+0x40>)
 8007f32:	4c0c      	ldr	r4, [pc, #48]	; (8007f64 <__libc_init_array+0x44>)
 8007f34:	f004 fc44 	bl	800c7c0 <_init>
 8007f38:	1b64      	subs	r4, r4, r5
 8007f3a:	10a4      	asrs	r4, r4, #2
 8007f3c:	2600      	movs	r6, #0
 8007f3e:	42a6      	cmp	r6, r4
 8007f40:	d105      	bne.n	8007f4e <__libc_init_array+0x2e>
 8007f42:	bd70      	pop	{r4, r5, r6, pc}
 8007f44:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f48:	4798      	blx	r3
 8007f4a:	3601      	adds	r6, #1
 8007f4c:	e7ee      	b.n	8007f2c <__libc_init_array+0xc>
 8007f4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f52:	4798      	blx	r3
 8007f54:	3601      	adds	r6, #1
 8007f56:	e7f2      	b.n	8007f3e <__libc_init_array+0x1e>
 8007f58:	0800eb44 	.word	0x0800eb44
 8007f5c:	0800eb44 	.word	0x0800eb44
 8007f60:	0800eb44 	.word	0x0800eb44
 8007f64:	0800eb48 	.word	0x0800eb48

08007f68 <memset>:
 8007f68:	4402      	add	r2, r0
 8007f6a:	4603      	mov	r3, r0
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	d100      	bne.n	8007f72 <memset+0xa>
 8007f70:	4770      	bx	lr
 8007f72:	f803 1b01 	strb.w	r1, [r3], #1
 8007f76:	e7f9      	b.n	8007f6c <memset+0x4>

08007f78 <__cvt>:
 8007f78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f7c:	ec55 4b10 	vmov	r4, r5, d0
 8007f80:	2d00      	cmp	r5, #0
 8007f82:	460e      	mov	r6, r1
 8007f84:	4619      	mov	r1, r3
 8007f86:	462b      	mov	r3, r5
 8007f88:	bfbb      	ittet	lt
 8007f8a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007f8e:	461d      	movlt	r5, r3
 8007f90:	2300      	movge	r3, #0
 8007f92:	232d      	movlt	r3, #45	; 0x2d
 8007f94:	700b      	strb	r3, [r1, #0]
 8007f96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f98:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007f9c:	4691      	mov	r9, r2
 8007f9e:	f023 0820 	bic.w	r8, r3, #32
 8007fa2:	bfbc      	itt	lt
 8007fa4:	4622      	movlt	r2, r4
 8007fa6:	4614      	movlt	r4, r2
 8007fa8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007fac:	d005      	beq.n	8007fba <__cvt+0x42>
 8007fae:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007fb2:	d100      	bne.n	8007fb6 <__cvt+0x3e>
 8007fb4:	3601      	adds	r6, #1
 8007fb6:	2102      	movs	r1, #2
 8007fb8:	e000      	b.n	8007fbc <__cvt+0x44>
 8007fba:	2103      	movs	r1, #3
 8007fbc:	ab03      	add	r3, sp, #12
 8007fbe:	9301      	str	r3, [sp, #4]
 8007fc0:	ab02      	add	r3, sp, #8
 8007fc2:	9300      	str	r3, [sp, #0]
 8007fc4:	ec45 4b10 	vmov	d0, r4, r5
 8007fc8:	4653      	mov	r3, sl
 8007fca:	4632      	mov	r2, r6
 8007fcc:	f001 fdb4 	bl	8009b38 <_dtoa_r>
 8007fd0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007fd4:	4607      	mov	r7, r0
 8007fd6:	d102      	bne.n	8007fde <__cvt+0x66>
 8007fd8:	f019 0f01 	tst.w	r9, #1
 8007fdc:	d022      	beq.n	8008024 <__cvt+0xac>
 8007fde:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007fe2:	eb07 0906 	add.w	r9, r7, r6
 8007fe6:	d110      	bne.n	800800a <__cvt+0x92>
 8007fe8:	783b      	ldrb	r3, [r7, #0]
 8007fea:	2b30      	cmp	r3, #48	; 0x30
 8007fec:	d10a      	bne.n	8008004 <__cvt+0x8c>
 8007fee:	2200      	movs	r2, #0
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	4620      	mov	r0, r4
 8007ff4:	4629      	mov	r1, r5
 8007ff6:	f7f8 fd67 	bl	8000ac8 <__aeabi_dcmpeq>
 8007ffa:	b918      	cbnz	r0, 8008004 <__cvt+0x8c>
 8007ffc:	f1c6 0601 	rsb	r6, r6, #1
 8008000:	f8ca 6000 	str.w	r6, [sl]
 8008004:	f8da 3000 	ldr.w	r3, [sl]
 8008008:	4499      	add	r9, r3
 800800a:	2200      	movs	r2, #0
 800800c:	2300      	movs	r3, #0
 800800e:	4620      	mov	r0, r4
 8008010:	4629      	mov	r1, r5
 8008012:	f7f8 fd59 	bl	8000ac8 <__aeabi_dcmpeq>
 8008016:	b108      	cbz	r0, 800801c <__cvt+0xa4>
 8008018:	f8cd 900c 	str.w	r9, [sp, #12]
 800801c:	2230      	movs	r2, #48	; 0x30
 800801e:	9b03      	ldr	r3, [sp, #12]
 8008020:	454b      	cmp	r3, r9
 8008022:	d307      	bcc.n	8008034 <__cvt+0xbc>
 8008024:	9b03      	ldr	r3, [sp, #12]
 8008026:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008028:	1bdb      	subs	r3, r3, r7
 800802a:	4638      	mov	r0, r7
 800802c:	6013      	str	r3, [r2, #0]
 800802e:	b004      	add	sp, #16
 8008030:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008034:	1c59      	adds	r1, r3, #1
 8008036:	9103      	str	r1, [sp, #12]
 8008038:	701a      	strb	r2, [r3, #0]
 800803a:	e7f0      	b.n	800801e <__cvt+0xa6>

0800803c <__exponent>:
 800803c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800803e:	4603      	mov	r3, r0
 8008040:	2900      	cmp	r1, #0
 8008042:	bfb8      	it	lt
 8008044:	4249      	neglt	r1, r1
 8008046:	f803 2b02 	strb.w	r2, [r3], #2
 800804a:	bfb4      	ite	lt
 800804c:	222d      	movlt	r2, #45	; 0x2d
 800804e:	222b      	movge	r2, #43	; 0x2b
 8008050:	2909      	cmp	r1, #9
 8008052:	7042      	strb	r2, [r0, #1]
 8008054:	dd2a      	ble.n	80080ac <__exponent+0x70>
 8008056:	f10d 0407 	add.w	r4, sp, #7
 800805a:	46a4      	mov	ip, r4
 800805c:	270a      	movs	r7, #10
 800805e:	46a6      	mov	lr, r4
 8008060:	460a      	mov	r2, r1
 8008062:	fb91 f6f7 	sdiv	r6, r1, r7
 8008066:	fb07 1516 	mls	r5, r7, r6, r1
 800806a:	3530      	adds	r5, #48	; 0x30
 800806c:	2a63      	cmp	r2, #99	; 0x63
 800806e:	f104 34ff 	add.w	r4, r4, #4294967295
 8008072:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008076:	4631      	mov	r1, r6
 8008078:	dcf1      	bgt.n	800805e <__exponent+0x22>
 800807a:	3130      	adds	r1, #48	; 0x30
 800807c:	f1ae 0502 	sub.w	r5, lr, #2
 8008080:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008084:	1c44      	adds	r4, r0, #1
 8008086:	4629      	mov	r1, r5
 8008088:	4561      	cmp	r1, ip
 800808a:	d30a      	bcc.n	80080a2 <__exponent+0x66>
 800808c:	f10d 0209 	add.w	r2, sp, #9
 8008090:	eba2 020e 	sub.w	r2, r2, lr
 8008094:	4565      	cmp	r5, ip
 8008096:	bf88      	it	hi
 8008098:	2200      	movhi	r2, #0
 800809a:	4413      	add	r3, r2
 800809c:	1a18      	subs	r0, r3, r0
 800809e:	b003      	add	sp, #12
 80080a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80080a6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80080aa:	e7ed      	b.n	8008088 <__exponent+0x4c>
 80080ac:	2330      	movs	r3, #48	; 0x30
 80080ae:	3130      	adds	r1, #48	; 0x30
 80080b0:	7083      	strb	r3, [r0, #2]
 80080b2:	70c1      	strb	r1, [r0, #3]
 80080b4:	1d03      	adds	r3, r0, #4
 80080b6:	e7f1      	b.n	800809c <__exponent+0x60>

080080b8 <_printf_float>:
 80080b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080bc:	ed2d 8b02 	vpush	{d8}
 80080c0:	b08d      	sub	sp, #52	; 0x34
 80080c2:	460c      	mov	r4, r1
 80080c4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80080c8:	4616      	mov	r6, r2
 80080ca:	461f      	mov	r7, r3
 80080cc:	4605      	mov	r5, r0
 80080ce:	f002 fe8f 	bl	800adf0 <_localeconv_r>
 80080d2:	f8d0 a000 	ldr.w	sl, [r0]
 80080d6:	4650      	mov	r0, sl
 80080d8:	f7f8 f87a 	bl	80001d0 <strlen>
 80080dc:	2300      	movs	r3, #0
 80080de:	930a      	str	r3, [sp, #40]	; 0x28
 80080e0:	6823      	ldr	r3, [r4, #0]
 80080e2:	9305      	str	r3, [sp, #20]
 80080e4:	f8d8 3000 	ldr.w	r3, [r8]
 80080e8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80080ec:	3307      	adds	r3, #7
 80080ee:	f023 0307 	bic.w	r3, r3, #7
 80080f2:	f103 0208 	add.w	r2, r3, #8
 80080f6:	f8c8 2000 	str.w	r2, [r8]
 80080fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080fe:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008102:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008106:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800810a:	9307      	str	r3, [sp, #28]
 800810c:	f8cd 8018 	str.w	r8, [sp, #24]
 8008110:	ee08 0a10 	vmov	s16, r0
 8008114:	4b9f      	ldr	r3, [pc, #636]	; (8008394 <_printf_float+0x2dc>)
 8008116:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800811a:	f04f 32ff 	mov.w	r2, #4294967295
 800811e:	f7f8 fd05 	bl	8000b2c <__aeabi_dcmpun>
 8008122:	bb88      	cbnz	r0, 8008188 <_printf_float+0xd0>
 8008124:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008128:	4b9a      	ldr	r3, [pc, #616]	; (8008394 <_printf_float+0x2dc>)
 800812a:	f04f 32ff 	mov.w	r2, #4294967295
 800812e:	f7f8 fcdf 	bl	8000af0 <__aeabi_dcmple>
 8008132:	bb48      	cbnz	r0, 8008188 <_printf_float+0xd0>
 8008134:	2200      	movs	r2, #0
 8008136:	2300      	movs	r3, #0
 8008138:	4640      	mov	r0, r8
 800813a:	4649      	mov	r1, r9
 800813c:	f7f8 fcce 	bl	8000adc <__aeabi_dcmplt>
 8008140:	b110      	cbz	r0, 8008148 <_printf_float+0x90>
 8008142:	232d      	movs	r3, #45	; 0x2d
 8008144:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008148:	4b93      	ldr	r3, [pc, #588]	; (8008398 <_printf_float+0x2e0>)
 800814a:	4894      	ldr	r0, [pc, #592]	; (800839c <_printf_float+0x2e4>)
 800814c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008150:	bf94      	ite	ls
 8008152:	4698      	movls	r8, r3
 8008154:	4680      	movhi	r8, r0
 8008156:	2303      	movs	r3, #3
 8008158:	6123      	str	r3, [r4, #16]
 800815a:	9b05      	ldr	r3, [sp, #20]
 800815c:	f023 0204 	bic.w	r2, r3, #4
 8008160:	6022      	str	r2, [r4, #0]
 8008162:	f04f 0900 	mov.w	r9, #0
 8008166:	9700      	str	r7, [sp, #0]
 8008168:	4633      	mov	r3, r6
 800816a:	aa0b      	add	r2, sp, #44	; 0x2c
 800816c:	4621      	mov	r1, r4
 800816e:	4628      	mov	r0, r5
 8008170:	f000 f9d8 	bl	8008524 <_printf_common>
 8008174:	3001      	adds	r0, #1
 8008176:	f040 8090 	bne.w	800829a <_printf_float+0x1e2>
 800817a:	f04f 30ff 	mov.w	r0, #4294967295
 800817e:	b00d      	add	sp, #52	; 0x34
 8008180:	ecbd 8b02 	vpop	{d8}
 8008184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008188:	4642      	mov	r2, r8
 800818a:	464b      	mov	r3, r9
 800818c:	4640      	mov	r0, r8
 800818e:	4649      	mov	r1, r9
 8008190:	f7f8 fccc 	bl	8000b2c <__aeabi_dcmpun>
 8008194:	b140      	cbz	r0, 80081a8 <_printf_float+0xf0>
 8008196:	464b      	mov	r3, r9
 8008198:	2b00      	cmp	r3, #0
 800819a:	bfbc      	itt	lt
 800819c:	232d      	movlt	r3, #45	; 0x2d
 800819e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80081a2:	487f      	ldr	r0, [pc, #508]	; (80083a0 <_printf_float+0x2e8>)
 80081a4:	4b7f      	ldr	r3, [pc, #508]	; (80083a4 <_printf_float+0x2ec>)
 80081a6:	e7d1      	b.n	800814c <_printf_float+0x94>
 80081a8:	6863      	ldr	r3, [r4, #4]
 80081aa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80081ae:	9206      	str	r2, [sp, #24]
 80081b0:	1c5a      	adds	r2, r3, #1
 80081b2:	d13f      	bne.n	8008234 <_printf_float+0x17c>
 80081b4:	2306      	movs	r3, #6
 80081b6:	6063      	str	r3, [r4, #4]
 80081b8:	9b05      	ldr	r3, [sp, #20]
 80081ba:	6861      	ldr	r1, [r4, #4]
 80081bc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80081c0:	2300      	movs	r3, #0
 80081c2:	9303      	str	r3, [sp, #12]
 80081c4:	ab0a      	add	r3, sp, #40	; 0x28
 80081c6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80081ca:	ab09      	add	r3, sp, #36	; 0x24
 80081cc:	ec49 8b10 	vmov	d0, r8, r9
 80081d0:	9300      	str	r3, [sp, #0]
 80081d2:	6022      	str	r2, [r4, #0]
 80081d4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80081d8:	4628      	mov	r0, r5
 80081da:	f7ff fecd 	bl	8007f78 <__cvt>
 80081de:	9b06      	ldr	r3, [sp, #24]
 80081e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80081e2:	2b47      	cmp	r3, #71	; 0x47
 80081e4:	4680      	mov	r8, r0
 80081e6:	d108      	bne.n	80081fa <_printf_float+0x142>
 80081e8:	1cc8      	adds	r0, r1, #3
 80081ea:	db02      	blt.n	80081f2 <_printf_float+0x13a>
 80081ec:	6863      	ldr	r3, [r4, #4]
 80081ee:	4299      	cmp	r1, r3
 80081f0:	dd41      	ble.n	8008276 <_printf_float+0x1be>
 80081f2:	f1ab 0b02 	sub.w	fp, fp, #2
 80081f6:	fa5f fb8b 	uxtb.w	fp, fp
 80081fa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80081fe:	d820      	bhi.n	8008242 <_printf_float+0x18a>
 8008200:	3901      	subs	r1, #1
 8008202:	465a      	mov	r2, fp
 8008204:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008208:	9109      	str	r1, [sp, #36]	; 0x24
 800820a:	f7ff ff17 	bl	800803c <__exponent>
 800820e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008210:	1813      	adds	r3, r2, r0
 8008212:	2a01      	cmp	r2, #1
 8008214:	4681      	mov	r9, r0
 8008216:	6123      	str	r3, [r4, #16]
 8008218:	dc02      	bgt.n	8008220 <_printf_float+0x168>
 800821a:	6822      	ldr	r2, [r4, #0]
 800821c:	07d2      	lsls	r2, r2, #31
 800821e:	d501      	bpl.n	8008224 <_printf_float+0x16c>
 8008220:	3301      	adds	r3, #1
 8008222:	6123      	str	r3, [r4, #16]
 8008224:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008228:	2b00      	cmp	r3, #0
 800822a:	d09c      	beq.n	8008166 <_printf_float+0xae>
 800822c:	232d      	movs	r3, #45	; 0x2d
 800822e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008232:	e798      	b.n	8008166 <_printf_float+0xae>
 8008234:	9a06      	ldr	r2, [sp, #24]
 8008236:	2a47      	cmp	r2, #71	; 0x47
 8008238:	d1be      	bne.n	80081b8 <_printf_float+0x100>
 800823a:	2b00      	cmp	r3, #0
 800823c:	d1bc      	bne.n	80081b8 <_printf_float+0x100>
 800823e:	2301      	movs	r3, #1
 8008240:	e7b9      	b.n	80081b6 <_printf_float+0xfe>
 8008242:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008246:	d118      	bne.n	800827a <_printf_float+0x1c2>
 8008248:	2900      	cmp	r1, #0
 800824a:	6863      	ldr	r3, [r4, #4]
 800824c:	dd0b      	ble.n	8008266 <_printf_float+0x1ae>
 800824e:	6121      	str	r1, [r4, #16]
 8008250:	b913      	cbnz	r3, 8008258 <_printf_float+0x1a0>
 8008252:	6822      	ldr	r2, [r4, #0]
 8008254:	07d0      	lsls	r0, r2, #31
 8008256:	d502      	bpl.n	800825e <_printf_float+0x1a6>
 8008258:	3301      	adds	r3, #1
 800825a:	440b      	add	r3, r1
 800825c:	6123      	str	r3, [r4, #16]
 800825e:	65a1      	str	r1, [r4, #88]	; 0x58
 8008260:	f04f 0900 	mov.w	r9, #0
 8008264:	e7de      	b.n	8008224 <_printf_float+0x16c>
 8008266:	b913      	cbnz	r3, 800826e <_printf_float+0x1b6>
 8008268:	6822      	ldr	r2, [r4, #0]
 800826a:	07d2      	lsls	r2, r2, #31
 800826c:	d501      	bpl.n	8008272 <_printf_float+0x1ba>
 800826e:	3302      	adds	r3, #2
 8008270:	e7f4      	b.n	800825c <_printf_float+0x1a4>
 8008272:	2301      	movs	r3, #1
 8008274:	e7f2      	b.n	800825c <_printf_float+0x1a4>
 8008276:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800827a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800827c:	4299      	cmp	r1, r3
 800827e:	db05      	blt.n	800828c <_printf_float+0x1d4>
 8008280:	6823      	ldr	r3, [r4, #0]
 8008282:	6121      	str	r1, [r4, #16]
 8008284:	07d8      	lsls	r0, r3, #31
 8008286:	d5ea      	bpl.n	800825e <_printf_float+0x1a6>
 8008288:	1c4b      	adds	r3, r1, #1
 800828a:	e7e7      	b.n	800825c <_printf_float+0x1a4>
 800828c:	2900      	cmp	r1, #0
 800828e:	bfd4      	ite	le
 8008290:	f1c1 0202 	rsble	r2, r1, #2
 8008294:	2201      	movgt	r2, #1
 8008296:	4413      	add	r3, r2
 8008298:	e7e0      	b.n	800825c <_printf_float+0x1a4>
 800829a:	6823      	ldr	r3, [r4, #0]
 800829c:	055a      	lsls	r2, r3, #21
 800829e:	d407      	bmi.n	80082b0 <_printf_float+0x1f8>
 80082a0:	6923      	ldr	r3, [r4, #16]
 80082a2:	4642      	mov	r2, r8
 80082a4:	4631      	mov	r1, r6
 80082a6:	4628      	mov	r0, r5
 80082a8:	47b8      	blx	r7
 80082aa:	3001      	adds	r0, #1
 80082ac:	d12c      	bne.n	8008308 <_printf_float+0x250>
 80082ae:	e764      	b.n	800817a <_printf_float+0xc2>
 80082b0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80082b4:	f240 80e0 	bls.w	8008478 <_printf_float+0x3c0>
 80082b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80082bc:	2200      	movs	r2, #0
 80082be:	2300      	movs	r3, #0
 80082c0:	f7f8 fc02 	bl	8000ac8 <__aeabi_dcmpeq>
 80082c4:	2800      	cmp	r0, #0
 80082c6:	d034      	beq.n	8008332 <_printf_float+0x27a>
 80082c8:	4a37      	ldr	r2, [pc, #220]	; (80083a8 <_printf_float+0x2f0>)
 80082ca:	2301      	movs	r3, #1
 80082cc:	4631      	mov	r1, r6
 80082ce:	4628      	mov	r0, r5
 80082d0:	47b8      	blx	r7
 80082d2:	3001      	adds	r0, #1
 80082d4:	f43f af51 	beq.w	800817a <_printf_float+0xc2>
 80082d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80082dc:	429a      	cmp	r2, r3
 80082de:	db02      	blt.n	80082e6 <_printf_float+0x22e>
 80082e0:	6823      	ldr	r3, [r4, #0]
 80082e2:	07d8      	lsls	r0, r3, #31
 80082e4:	d510      	bpl.n	8008308 <_printf_float+0x250>
 80082e6:	ee18 3a10 	vmov	r3, s16
 80082ea:	4652      	mov	r2, sl
 80082ec:	4631      	mov	r1, r6
 80082ee:	4628      	mov	r0, r5
 80082f0:	47b8      	blx	r7
 80082f2:	3001      	adds	r0, #1
 80082f4:	f43f af41 	beq.w	800817a <_printf_float+0xc2>
 80082f8:	f04f 0800 	mov.w	r8, #0
 80082fc:	f104 091a 	add.w	r9, r4, #26
 8008300:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008302:	3b01      	subs	r3, #1
 8008304:	4543      	cmp	r3, r8
 8008306:	dc09      	bgt.n	800831c <_printf_float+0x264>
 8008308:	6823      	ldr	r3, [r4, #0]
 800830a:	079b      	lsls	r3, r3, #30
 800830c:	f100 8105 	bmi.w	800851a <_printf_float+0x462>
 8008310:	68e0      	ldr	r0, [r4, #12]
 8008312:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008314:	4298      	cmp	r0, r3
 8008316:	bfb8      	it	lt
 8008318:	4618      	movlt	r0, r3
 800831a:	e730      	b.n	800817e <_printf_float+0xc6>
 800831c:	2301      	movs	r3, #1
 800831e:	464a      	mov	r2, r9
 8008320:	4631      	mov	r1, r6
 8008322:	4628      	mov	r0, r5
 8008324:	47b8      	blx	r7
 8008326:	3001      	adds	r0, #1
 8008328:	f43f af27 	beq.w	800817a <_printf_float+0xc2>
 800832c:	f108 0801 	add.w	r8, r8, #1
 8008330:	e7e6      	b.n	8008300 <_printf_float+0x248>
 8008332:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008334:	2b00      	cmp	r3, #0
 8008336:	dc39      	bgt.n	80083ac <_printf_float+0x2f4>
 8008338:	4a1b      	ldr	r2, [pc, #108]	; (80083a8 <_printf_float+0x2f0>)
 800833a:	2301      	movs	r3, #1
 800833c:	4631      	mov	r1, r6
 800833e:	4628      	mov	r0, r5
 8008340:	47b8      	blx	r7
 8008342:	3001      	adds	r0, #1
 8008344:	f43f af19 	beq.w	800817a <_printf_float+0xc2>
 8008348:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800834c:	4313      	orrs	r3, r2
 800834e:	d102      	bne.n	8008356 <_printf_float+0x29e>
 8008350:	6823      	ldr	r3, [r4, #0]
 8008352:	07d9      	lsls	r1, r3, #31
 8008354:	d5d8      	bpl.n	8008308 <_printf_float+0x250>
 8008356:	ee18 3a10 	vmov	r3, s16
 800835a:	4652      	mov	r2, sl
 800835c:	4631      	mov	r1, r6
 800835e:	4628      	mov	r0, r5
 8008360:	47b8      	blx	r7
 8008362:	3001      	adds	r0, #1
 8008364:	f43f af09 	beq.w	800817a <_printf_float+0xc2>
 8008368:	f04f 0900 	mov.w	r9, #0
 800836c:	f104 0a1a 	add.w	sl, r4, #26
 8008370:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008372:	425b      	negs	r3, r3
 8008374:	454b      	cmp	r3, r9
 8008376:	dc01      	bgt.n	800837c <_printf_float+0x2c4>
 8008378:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800837a:	e792      	b.n	80082a2 <_printf_float+0x1ea>
 800837c:	2301      	movs	r3, #1
 800837e:	4652      	mov	r2, sl
 8008380:	4631      	mov	r1, r6
 8008382:	4628      	mov	r0, r5
 8008384:	47b8      	blx	r7
 8008386:	3001      	adds	r0, #1
 8008388:	f43f aef7 	beq.w	800817a <_printf_float+0xc2>
 800838c:	f109 0901 	add.w	r9, r9, #1
 8008390:	e7ee      	b.n	8008370 <_printf_float+0x2b8>
 8008392:	bf00      	nop
 8008394:	7fefffff 	.word	0x7fefffff
 8008398:	0800e688 	.word	0x0800e688
 800839c:	0800e68c 	.word	0x0800e68c
 80083a0:	0800e694 	.word	0x0800e694
 80083a4:	0800e690 	.word	0x0800e690
 80083a8:	0800e698 	.word	0x0800e698
 80083ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80083ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80083b0:	429a      	cmp	r2, r3
 80083b2:	bfa8      	it	ge
 80083b4:	461a      	movge	r2, r3
 80083b6:	2a00      	cmp	r2, #0
 80083b8:	4691      	mov	r9, r2
 80083ba:	dc37      	bgt.n	800842c <_printf_float+0x374>
 80083bc:	f04f 0b00 	mov.w	fp, #0
 80083c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80083c4:	f104 021a 	add.w	r2, r4, #26
 80083c8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80083ca:	9305      	str	r3, [sp, #20]
 80083cc:	eba3 0309 	sub.w	r3, r3, r9
 80083d0:	455b      	cmp	r3, fp
 80083d2:	dc33      	bgt.n	800843c <_printf_float+0x384>
 80083d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80083d8:	429a      	cmp	r2, r3
 80083da:	db3b      	blt.n	8008454 <_printf_float+0x39c>
 80083dc:	6823      	ldr	r3, [r4, #0]
 80083de:	07da      	lsls	r2, r3, #31
 80083e0:	d438      	bmi.n	8008454 <_printf_float+0x39c>
 80083e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80083e4:	9b05      	ldr	r3, [sp, #20]
 80083e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80083e8:	1ad3      	subs	r3, r2, r3
 80083ea:	eba2 0901 	sub.w	r9, r2, r1
 80083ee:	4599      	cmp	r9, r3
 80083f0:	bfa8      	it	ge
 80083f2:	4699      	movge	r9, r3
 80083f4:	f1b9 0f00 	cmp.w	r9, #0
 80083f8:	dc35      	bgt.n	8008466 <_printf_float+0x3ae>
 80083fa:	f04f 0800 	mov.w	r8, #0
 80083fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008402:	f104 0a1a 	add.w	sl, r4, #26
 8008406:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800840a:	1a9b      	subs	r3, r3, r2
 800840c:	eba3 0309 	sub.w	r3, r3, r9
 8008410:	4543      	cmp	r3, r8
 8008412:	f77f af79 	ble.w	8008308 <_printf_float+0x250>
 8008416:	2301      	movs	r3, #1
 8008418:	4652      	mov	r2, sl
 800841a:	4631      	mov	r1, r6
 800841c:	4628      	mov	r0, r5
 800841e:	47b8      	blx	r7
 8008420:	3001      	adds	r0, #1
 8008422:	f43f aeaa 	beq.w	800817a <_printf_float+0xc2>
 8008426:	f108 0801 	add.w	r8, r8, #1
 800842a:	e7ec      	b.n	8008406 <_printf_float+0x34e>
 800842c:	4613      	mov	r3, r2
 800842e:	4631      	mov	r1, r6
 8008430:	4642      	mov	r2, r8
 8008432:	4628      	mov	r0, r5
 8008434:	47b8      	blx	r7
 8008436:	3001      	adds	r0, #1
 8008438:	d1c0      	bne.n	80083bc <_printf_float+0x304>
 800843a:	e69e      	b.n	800817a <_printf_float+0xc2>
 800843c:	2301      	movs	r3, #1
 800843e:	4631      	mov	r1, r6
 8008440:	4628      	mov	r0, r5
 8008442:	9205      	str	r2, [sp, #20]
 8008444:	47b8      	blx	r7
 8008446:	3001      	adds	r0, #1
 8008448:	f43f ae97 	beq.w	800817a <_printf_float+0xc2>
 800844c:	9a05      	ldr	r2, [sp, #20]
 800844e:	f10b 0b01 	add.w	fp, fp, #1
 8008452:	e7b9      	b.n	80083c8 <_printf_float+0x310>
 8008454:	ee18 3a10 	vmov	r3, s16
 8008458:	4652      	mov	r2, sl
 800845a:	4631      	mov	r1, r6
 800845c:	4628      	mov	r0, r5
 800845e:	47b8      	blx	r7
 8008460:	3001      	adds	r0, #1
 8008462:	d1be      	bne.n	80083e2 <_printf_float+0x32a>
 8008464:	e689      	b.n	800817a <_printf_float+0xc2>
 8008466:	9a05      	ldr	r2, [sp, #20]
 8008468:	464b      	mov	r3, r9
 800846a:	4442      	add	r2, r8
 800846c:	4631      	mov	r1, r6
 800846e:	4628      	mov	r0, r5
 8008470:	47b8      	blx	r7
 8008472:	3001      	adds	r0, #1
 8008474:	d1c1      	bne.n	80083fa <_printf_float+0x342>
 8008476:	e680      	b.n	800817a <_printf_float+0xc2>
 8008478:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800847a:	2a01      	cmp	r2, #1
 800847c:	dc01      	bgt.n	8008482 <_printf_float+0x3ca>
 800847e:	07db      	lsls	r3, r3, #31
 8008480:	d538      	bpl.n	80084f4 <_printf_float+0x43c>
 8008482:	2301      	movs	r3, #1
 8008484:	4642      	mov	r2, r8
 8008486:	4631      	mov	r1, r6
 8008488:	4628      	mov	r0, r5
 800848a:	47b8      	blx	r7
 800848c:	3001      	adds	r0, #1
 800848e:	f43f ae74 	beq.w	800817a <_printf_float+0xc2>
 8008492:	ee18 3a10 	vmov	r3, s16
 8008496:	4652      	mov	r2, sl
 8008498:	4631      	mov	r1, r6
 800849a:	4628      	mov	r0, r5
 800849c:	47b8      	blx	r7
 800849e:	3001      	adds	r0, #1
 80084a0:	f43f ae6b 	beq.w	800817a <_printf_float+0xc2>
 80084a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80084a8:	2200      	movs	r2, #0
 80084aa:	2300      	movs	r3, #0
 80084ac:	f7f8 fb0c 	bl	8000ac8 <__aeabi_dcmpeq>
 80084b0:	b9d8      	cbnz	r0, 80084ea <_printf_float+0x432>
 80084b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084b4:	f108 0201 	add.w	r2, r8, #1
 80084b8:	3b01      	subs	r3, #1
 80084ba:	4631      	mov	r1, r6
 80084bc:	4628      	mov	r0, r5
 80084be:	47b8      	blx	r7
 80084c0:	3001      	adds	r0, #1
 80084c2:	d10e      	bne.n	80084e2 <_printf_float+0x42a>
 80084c4:	e659      	b.n	800817a <_printf_float+0xc2>
 80084c6:	2301      	movs	r3, #1
 80084c8:	4652      	mov	r2, sl
 80084ca:	4631      	mov	r1, r6
 80084cc:	4628      	mov	r0, r5
 80084ce:	47b8      	blx	r7
 80084d0:	3001      	adds	r0, #1
 80084d2:	f43f ae52 	beq.w	800817a <_printf_float+0xc2>
 80084d6:	f108 0801 	add.w	r8, r8, #1
 80084da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084dc:	3b01      	subs	r3, #1
 80084de:	4543      	cmp	r3, r8
 80084e0:	dcf1      	bgt.n	80084c6 <_printf_float+0x40e>
 80084e2:	464b      	mov	r3, r9
 80084e4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80084e8:	e6dc      	b.n	80082a4 <_printf_float+0x1ec>
 80084ea:	f04f 0800 	mov.w	r8, #0
 80084ee:	f104 0a1a 	add.w	sl, r4, #26
 80084f2:	e7f2      	b.n	80084da <_printf_float+0x422>
 80084f4:	2301      	movs	r3, #1
 80084f6:	4642      	mov	r2, r8
 80084f8:	e7df      	b.n	80084ba <_printf_float+0x402>
 80084fa:	2301      	movs	r3, #1
 80084fc:	464a      	mov	r2, r9
 80084fe:	4631      	mov	r1, r6
 8008500:	4628      	mov	r0, r5
 8008502:	47b8      	blx	r7
 8008504:	3001      	adds	r0, #1
 8008506:	f43f ae38 	beq.w	800817a <_printf_float+0xc2>
 800850a:	f108 0801 	add.w	r8, r8, #1
 800850e:	68e3      	ldr	r3, [r4, #12]
 8008510:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008512:	1a5b      	subs	r3, r3, r1
 8008514:	4543      	cmp	r3, r8
 8008516:	dcf0      	bgt.n	80084fa <_printf_float+0x442>
 8008518:	e6fa      	b.n	8008310 <_printf_float+0x258>
 800851a:	f04f 0800 	mov.w	r8, #0
 800851e:	f104 0919 	add.w	r9, r4, #25
 8008522:	e7f4      	b.n	800850e <_printf_float+0x456>

08008524 <_printf_common>:
 8008524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008528:	4616      	mov	r6, r2
 800852a:	4699      	mov	r9, r3
 800852c:	688a      	ldr	r2, [r1, #8]
 800852e:	690b      	ldr	r3, [r1, #16]
 8008530:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008534:	4293      	cmp	r3, r2
 8008536:	bfb8      	it	lt
 8008538:	4613      	movlt	r3, r2
 800853a:	6033      	str	r3, [r6, #0]
 800853c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008540:	4607      	mov	r7, r0
 8008542:	460c      	mov	r4, r1
 8008544:	b10a      	cbz	r2, 800854a <_printf_common+0x26>
 8008546:	3301      	adds	r3, #1
 8008548:	6033      	str	r3, [r6, #0]
 800854a:	6823      	ldr	r3, [r4, #0]
 800854c:	0699      	lsls	r1, r3, #26
 800854e:	bf42      	ittt	mi
 8008550:	6833      	ldrmi	r3, [r6, #0]
 8008552:	3302      	addmi	r3, #2
 8008554:	6033      	strmi	r3, [r6, #0]
 8008556:	6825      	ldr	r5, [r4, #0]
 8008558:	f015 0506 	ands.w	r5, r5, #6
 800855c:	d106      	bne.n	800856c <_printf_common+0x48>
 800855e:	f104 0a19 	add.w	sl, r4, #25
 8008562:	68e3      	ldr	r3, [r4, #12]
 8008564:	6832      	ldr	r2, [r6, #0]
 8008566:	1a9b      	subs	r3, r3, r2
 8008568:	42ab      	cmp	r3, r5
 800856a:	dc26      	bgt.n	80085ba <_printf_common+0x96>
 800856c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008570:	1e13      	subs	r3, r2, #0
 8008572:	6822      	ldr	r2, [r4, #0]
 8008574:	bf18      	it	ne
 8008576:	2301      	movne	r3, #1
 8008578:	0692      	lsls	r2, r2, #26
 800857a:	d42b      	bmi.n	80085d4 <_printf_common+0xb0>
 800857c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008580:	4649      	mov	r1, r9
 8008582:	4638      	mov	r0, r7
 8008584:	47c0      	blx	r8
 8008586:	3001      	adds	r0, #1
 8008588:	d01e      	beq.n	80085c8 <_printf_common+0xa4>
 800858a:	6823      	ldr	r3, [r4, #0]
 800858c:	68e5      	ldr	r5, [r4, #12]
 800858e:	6832      	ldr	r2, [r6, #0]
 8008590:	f003 0306 	and.w	r3, r3, #6
 8008594:	2b04      	cmp	r3, #4
 8008596:	bf08      	it	eq
 8008598:	1aad      	subeq	r5, r5, r2
 800859a:	68a3      	ldr	r3, [r4, #8]
 800859c:	6922      	ldr	r2, [r4, #16]
 800859e:	bf0c      	ite	eq
 80085a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80085a4:	2500      	movne	r5, #0
 80085a6:	4293      	cmp	r3, r2
 80085a8:	bfc4      	itt	gt
 80085aa:	1a9b      	subgt	r3, r3, r2
 80085ac:	18ed      	addgt	r5, r5, r3
 80085ae:	2600      	movs	r6, #0
 80085b0:	341a      	adds	r4, #26
 80085b2:	42b5      	cmp	r5, r6
 80085b4:	d11a      	bne.n	80085ec <_printf_common+0xc8>
 80085b6:	2000      	movs	r0, #0
 80085b8:	e008      	b.n	80085cc <_printf_common+0xa8>
 80085ba:	2301      	movs	r3, #1
 80085bc:	4652      	mov	r2, sl
 80085be:	4649      	mov	r1, r9
 80085c0:	4638      	mov	r0, r7
 80085c2:	47c0      	blx	r8
 80085c4:	3001      	adds	r0, #1
 80085c6:	d103      	bne.n	80085d0 <_printf_common+0xac>
 80085c8:	f04f 30ff 	mov.w	r0, #4294967295
 80085cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085d0:	3501      	adds	r5, #1
 80085d2:	e7c6      	b.n	8008562 <_printf_common+0x3e>
 80085d4:	18e1      	adds	r1, r4, r3
 80085d6:	1c5a      	adds	r2, r3, #1
 80085d8:	2030      	movs	r0, #48	; 0x30
 80085da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80085de:	4422      	add	r2, r4
 80085e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80085e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80085e8:	3302      	adds	r3, #2
 80085ea:	e7c7      	b.n	800857c <_printf_common+0x58>
 80085ec:	2301      	movs	r3, #1
 80085ee:	4622      	mov	r2, r4
 80085f0:	4649      	mov	r1, r9
 80085f2:	4638      	mov	r0, r7
 80085f4:	47c0      	blx	r8
 80085f6:	3001      	adds	r0, #1
 80085f8:	d0e6      	beq.n	80085c8 <_printf_common+0xa4>
 80085fa:	3601      	adds	r6, #1
 80085fc:	e7d9      	b.n	80085b2 <_printf_common+0x8e>
	...

08008600 <_printf_i>:
 8008600:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008604:	460c      	mov	r4, r1
 8008606:	4691      	mov	r9, r2
 8008608:	7e27      	ldrb	r7, [r4, #24]
 800860a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800860c:	2f78      	cmp	r7, #120	; 0x78
 800860e:	4680      	mov	r8, r0
 8008610:	469a      	mov	sl, r3
 8008612:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008616:	d807      	bhi.n	8008628 <_printf_i+0x28>
 8008618:	2f62      	cmp	r7, #98	; 0x62
 800861a:	d80a      	bhi.n	8008632 <_printf_i+0x32>
 800861c:	2f00      	cmp	r7, #0
 800861e:	f000 80d8 	beq.w	80087d2 <_printf_i+0x1d2>
 8008622:	2f58      	cmp	r7, #88	; 0x58
 8008624:	f000 80a3 	beq.w	800876e <_printf_i+0x16e>
 8008628:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800862c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008630:	e03a      	b.n	80086a8 <_printf_i+0xa8>
 8008632:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008636:	2b15      	cmp	r3, #21
 8008638:	d8f6      	bhi.n	8008628 <_printf_i+0x28>
 800863a:	a001      	add	r0, pc, #4	; (adr r0, 8008640 <_printf_i+0x40>)
 800863c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008640:	08008699 	.word	0x08008699
 8008644:	080086ad 	.word	0x080086ad
 8008648:	08008629 	.word	0x08008629
 800864c:	08008629 	.word	0x08008629
 8008650:	08008629 	.word	0x08008629
 8008654:	08008629 	.word	0x08008629
 8008658:	080086ad 	.word	0x080086ad
 800865c:	08008629 	.word	0x08008629
 8008660:	08008629 	.word	0x08008629
 8008664:	08008629 	.word	0x08008629
 8008668:	08008629 	.word	0x08008629
 800866c:	080087b9 	.word	0x080087b9
 8008670:	080086dd 	.word	0x080086dd
 8008674:	0800879b 	.word	0x0800879b
 8008678:	08008629 	.word	0x08008629
 800867c:	08008629 	.word	0x08008629
 8008680:	080087db 	.word	0x080087db
 8008684:	08008629 	.word	0x08008629
 8008688:	080086dd 	.word	0x080086dd
 800868c:	08008629 	.word	0x08008629
 8008690:	08008629 	.word	0x08008629
 8008694:	080087a3 	.word	0x080087a3
 8008698:	680b      	ldr	r3, [r1, #0]
 800869a:	1d1a      	adds	r2, r3, #4
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	600a      	str	r2, [r1, #0]
 80086a0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80086a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80086a8:	2301      	movs	r3, #1
 80086aa:	e0a3      	b.n	80087f4 <_printf_i+0x1f4>
 80086ac:	6825      	ldr	r5, [r4, #0]
 80086ae:	6808      	ldr	r0, [r1, #0]
 80086b0:	062e      	lsls	r6, r5, #24
 80086b2:	f100 0304 	add.w	r3, r0, #4
 80086b6:	d50a      	bpl.n	80086ce <_printf_i+0xce>
 80086b8:	6805      	ldr	r5, [r0, #0]
 80086ba:	600b      	str	r3, [r1, #0]
 80086bc:	2d00      	cmp	r5, #0
 80086be:	da03      	bge.n	80086c8 <_printf_i+0xc8>
 80086c0:	232d      	movs	r3, #45	; 0x2d
 80086c2:	426d      	negs	r5, r5
 80086c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80086c8:	485e      	ldr	r0, [pc, #376]	; (8008844 <_printf_i+0x244>)
 80086ca:	230a      	movs	r3, #10
 80086cc:	e019      	b.n	8008702 <_printf_i+0x102>
 80086ce:	f015 0f40 	tst.w	r5, #64	; 0x40
 80086d2:	6805      	ldr	r5, [r0, #0]
 80086d4:	600b      	str	r3, [r1, #0]
 80086d6:	bf18      	it	ne
 80086d8:	b22d      	sxthne	r5, r5
 80086da:	e7ef      	b.n	80086bc <_printf_i+0xbc>
 80086dc:	680b      	ldr	r3, [r1, #0]
 80086de:	6825      	ldr	r5, [r4, #0]
 80086e0:	1d18      	adds	r0, r3, #4
 80086e2:	6008      	str	r0, [r1, #0]
 80086e4:	0628      	lsls	r0, r5, #24
 80086e6:	d501      	bpl.n	80086ec <_printf_i+0xec>
 80086e8:	681d      	ldr	r5, [r3, #0]
 80086ea:	e002      	b.n	80086f2 <_printf_i+0xf2>
 80086ec:	0669      	lsls	r1, r5, #25
 80086ee:	d5fb      	bpl.n	80086e8 <_printf_i+0xe8>
 80086f0:	881d      	ldrh	r5, [r3, #0]
 80086f2:	4854      	ldr	r0, [pc, #336]	; (8008844 <_printf_i+0x244>)
 80086f4:	2f6f      	cmp	r7, #111	; 0x6f
 80086f6:	bf0c      	ite	eq
 80086f8:	2308      	moveq	r3, #8
 80086fa:	230a      	movne	r3, #10
 80086fc:	2100      	movs	r1, #0
 80086fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008702:	6866      	ldr	r6, [r4, #4]
 8008704:	60a6      	str	r6, [r4, #8]
 8008706:	2e00      	cmp	r6, #0
 8008708:	bfa2      	ittt	ge
 800870a:	6821      	ldrge	r1, [r4, #0]
 800870c:	f021 0104 	bicge.w	r1, r1, #4
 8008710:	6021      	strge	r1, [r4, #0]
 8008712:	b90d      	cbnz	r5, 8008718 <_printf_i+0x118>
 8008714:	2e00      	cmp	r6, #0
 8008716:	d04d      	beq.n	80087b4 <_printf_i+0x1b4>
 8008718:	4616      	mov	r6, r2
 800871a:	fbb5 f1f3 	udiv	r1, r5, r3
 800871e:	fb03 5711 	mls	r7, r3, r1, r5
 8008722:	5dc7      	ldrb	r7, [r0, r7]
 8008724:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008728:	462f      	mov	r7, r5
 800872a:	42bb      	cmp	r3, r7
 800872c:	460d      	mov	r5, r1
 800872e:	d9f4      	bls.n	800871a <_printf_i+0x11a>
 8008730:	2b08      	cmp	r3, #8
 8008732:	d10b      	bne.n	800874c <_printf_i+0x14c>
 8008734:	6823      	ldr	r3, [r4, #0]
 8008736:	07df      	lsls	r7, r3, #31
 8008738:	d508      	bpl.n	800874c <_printf_i+0x14c>
 800873a:	6923      	ldr	r3, [r4, #16]
 800873c:	6861      	ldr	r1, [r4, #4]
 800873e:	4299      	cmp	r1, r3
 8008740:	bfde      	ittt	le
 8008742:	2330      	movle	r3, #48	; 0x30
 8008744:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008748:	f106 36ff 	addle.w	r6, r6, #4294967295
 800874c:	1b92      	subs	r2, r2, r6
 800874e:	6122      	str	r2, [r4, #16]
 8008750:	f8cd a000 	str.w	sl, [sp]
 8008754:	464b      	mov	r3, r9
 8008756:	aa03      	add	r2, sp, #12
 8008758:	4621      	mov	r1, r4
 800875a:	4640      	mov	r0, r8
 800875c:	f7ff fee2 	bl	8008524 <_printf_common>
 8008760:	3001      	adds	r0, #1
 8008762:	d14c      	bne.n	80087fe <_printf_i+0x1fe>
 8008764:	f04f 30ff 	mov.w	r0, #4294967295
 8008768:	b004      	add	sp, #16
 800876a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800876e:	4835      	ldr	r0, [pc, #212]	; (8008844 <_printf_i+0x244>)
 8008770:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008774:	6823      	ldr	r3, [r4, #0]
 8008776:	680e      	ldr	r6, [r1, #0]
 8008778:	061f      	lsls	r7, r3, #24
 800877a:	f856 5b04 	ldr.w	r5, [r6], #4
 800877e:	600e      	str	r6, [r1, #0]
 8008780:	d514      	bpl.n	80087ac <_printf_i+0x1ac>
 8008782:	07d9      	lsls	r1, r3, #31
 8008784:	bf44      	itt	mi
 8008786:	f043 0320 	orrmi.w	r3, r3, #32
 800878a:	6023      	strmi	r3, [r4, #0]
 800878c:	b91d      	cbnz	r5, 8008796 <_printf_i+0x196>
 800878e:	6823      	ldr	r3, [r4, #0]
 8008790:	f023 0320 	bic.w	r3, r3, #32
 8008794:	6023      	str	r3, [r4, #0]
 8008796:	2310      	movs	r3, #16
 8008798:	e7b0      	b.n	80086fc <_printf_i+0xfc>
 800879a:	6823      	ldr	r3, [r4, #0]
 800879c:	f043 0320 	orr.w	r3, r3, #32
 80087a0:	6023      	str	r3, [r4, #0]
 80087a2:	2378      	movs	r3, #120	; 0x78
 80087a4:	4828      	ldr	r0, [pc, #160]	; (8008848 <_printf_i+0x248>)
 80087a6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80087aa:	e7e3      	b.n	8008774 <_printf_i+0x174>
 80087ac:	065e      	lsls	r6, r3, #25
 80087ae:	bf48      	it	mi
 80087b0:	b2ad      	uxthmi	r5, r5
 80087b2:	e7e6      	b.n	8008782 <_printf_i+0x182>
 80087b4:	4616      	mov	r6, r2
 80087b6:	e7bb      	b.n	8008730 <_printf_i+0x130>
 80087b8:	680b      	ldr	r3, [r1, #0]
 80087ba:	6826      	ldr	r6, [r4, #0]
 80087bc:	6960      	ldr	r0, [r4, #20]
 80087be:	1d1d      	adds	r5, r3, #4
 80087c0:	600d      	str	r5, [r1, #0]
 80087c2:	0635      	lsls	r5, r6, #24
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	d501      	bpl.n	80087cc <_printf_i+0x1cc>
 80087c8:	6018      	str	r0, [r3, #0]
 80087ca:	e002      	b.n	80087d2 <_printf_i+0x1d2>
 80087cc:	0671      	lsls	r1, r6, #25
 80087ce:	d5fb      	bpl.n	80087c8 <_printf_i+0x1c8>
 80087d0:	8018      	strh	r0, [r3, #0]
 80087d2:	2300      	movs	r3, #0
 80087d4:	6123      	str	r3, [r4, #16]
 80087d6:	4616      	mov	r6, r2
 80087d8:	e7ba      	b.n	8008750 <_printf_i+0x150>
 80087da:	680b      	ldr	r3, [r1, #0]
 80087dc:	1d1a      	adds	r2, r3, #4
 80087de:	600a      	str	r2, [r1, #0]
 80087e0:	681e      	ldr	r6, [r3, #0]
 80087e2:	6862      	ldr	r2, [r4, #4]
 80087e4:	2100      	movs	r1, #0
 80087e6:	4630      	mov	r0, r6
 80087e8:	f7f7 fcfa 	bl	80001e0 <memchr>
 80087ec:	b108      	cbz	r0, 80087f2 <_printf_i+0x1f2>
 80087ee:	1b80      	subs	r0, r0, r6
 80087f0:	6060      	str	r0, [r4, #4]
 80087f2:	6863      	ldr	r3, [r4, #4]
 80087f4:	6123      	str	r3, [r4, #16]
 80087f6:	2300      	movs	r3, #0
 80087f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80087fc:	e7a8      	b.n	8008750 <_printf_i+0x150>
 80087fe:	6923      	ldr	r3, [r4, #16]
 8008800:	4632      	mov	r2, r6
 8008802:	4649      	mov	r1, r9
 8008804:	4640      	mov	r0, r8
 8008806:	47d0      	blx	sl
 8008808:	3001      	adds	r0, #1
 800880a:	d0ab      	beq.n	8008764 <_printf_i+0x164>
 800880c:	6823      	ldr	r3, [r4, #0]
 800880e:	079b      	lsls	r3, r3, #30
 8008810:	d413      	bmi.n	800883a <_printf_i+0x23a>
 8008812:	68e0      	ldr	r0, [r4, #12]
 8008814:	9b03      	ldr	r3, [sp, #12]
 8008816:	4298      	cmp	r0, r3
 8008818:	bfb8      	it	lt
 800881a:	4618      	movlt	r0, r3
 800881c:	e7a4      	b.n	8008768 <_printf_i+0x168>
 800881e:	2301      	movs	r3, #1
 8008820:	4632      	mov	r2, r6
 8008822:	4649      	mov	r1, r9
 8008824:	4640      	mov	r0, r8
 8008826:	47d0      	blx	sl
 8008828:	3001      	adds	r0, #1
 800882a:	d09b      	beq.n	8008764 <_printf_i+0x164>
 800882c:	3501      	adds	r5, #1
 800882e:	68e3      	ldr	r3, [r4, #12]
 8008830:	9903      	ldr	r1, [sp, #12]
 8008832:	1a5b      	subs	r3, r3, r1
 8008834:	42ab      	cmp	r3, r5
 8008836:	dcf2      	bgt.n	800881e <_printf_i+0x21e>
 8008838:	e7eb      	b.n	8008812 <_printf_i+0x212>
 800883a:	2500      	movs	r5, #0
 800883c:	f104 0619 	add.w	r6, r4, #25
 8008840:	e7f5      	b.n	800882e <_printf_i+0x22e>
 8008842:	bf00      	nop
 8008844:	0800e69a 	.word	0x0800e69a
 8008848:	0800e6ab 	.word	0x0800e6ab

0800884c <_scanf_float>:
 800884c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008850:	b087      	sub	sp, #28
 8008852:	4617      	mov	r7, r2
 8008854:	9303      	str	r3, [sp, #12]
 8008856:	688b      	ldr	r3, [r1, #8]
 8008858:	1e5a      	subs	r2, r3, #1
 800885a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800885e:	bf83      	ittte	hi
 8008860:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008864:	195b      	addhi	r3, r3, r5
 8008866:	9302      	strhi	r3, [sp, #8]
 8008868:	2300      	movls	r3, #0
 800886a:	bf86      	itte	hi
 800886c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008870:	608b      	strhi	r3, [r1, #8]
 8008872:	9302      	strls	r3, [sp, #8]
 8008874:	680b      	ldr	r3, [r1, #0]
 8008876:	468b      	mov	fp, r1
 8008878:	2500      	movs	r5, #0
 800887a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800887e:	f84b 3b1c 	str.w	r3, [fp], #28
 8008882:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008886:	4680      	mov	r8, r0
 8008888:	460c      	mov	r4, r1
 800888a:	465e      	mov	r6, fp
 800888c:	46aa      	mov	sl, r5
 800888e:	46a9      	mov	r9, r5
 8008890:	9501      	str	r5, [sp, #4]
 8008892:	68a2      	ldr	r2, [r4, #8]
 8008894:	b152      	cbz	r2, 80088ac <_scanf_float+0x60>
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	781b      	ldrb	r3, [r3, #0]
 800889a:	2b4e      	cmp	r3, #78	; 0x4e
 800889c:	d864      	bhi.n	8008968 <_scanf_float+0x11c>
 800889e:	2b40      	cmp	r3, #64	; 0x40
 80088a0:	d83c      	bhi.n	800891c <_scanf_float+0xd0>
 80088a2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80088a6:	b2c8      	uxtb	r0, r1
 80088a8:	280e      	cmp	r0, #14
 80088aa:	d93a      	bls.n	8008922 <_scanf_float+0xd6>
 80088ac:	f1b9 0f00 	cmp.w	r9, #0
 80088b0:	d003      	beq.n	80088ba <_scanf_float+0x6e>
 80088b2:	6823      	ldr	r3, [r4, #0]
 80088b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80088b8:	6023      	str	r3, [r4, #0]
 80088ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80088be:	f1ba 0f01 	cmp.w	sl, #1
 80088c2:	f200 8113 	bhi.w	8008aec <_scanf_float+0x2a0>
 80088c6:	455e      	cmp	r6, fp
 80088c8:	f200 8105 	bhi.w	8008ad6 <_scanf_float+0x28a>
 80088cc:	2501      	movs	r5, #1
 80088ce:	4628      	mov	r0, r5
 80088d0:	b007      	add	sp, #28
 80088d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088d6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80088da:	2a0d      	cmp	r2, #13
 80088dc:	d8e6      	bhi.n	80088ac <_scanf_float+0x60>
 80088de:	a101      	add	r1, pc, #4	; (adr r1, 80088e4 <_scanf_float+0x98>)
 80088e0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80088e4:	08008a23 	.word	0x08008a23
 80088e8:	080088ad 	.word	0x080088ad
 80088ec:	080088ad 	.word	0x080088ad
 80088f0:	080088ad 	.word	0x080088ad
 80088f4:	08008a83 	.word	0x08008a83
 80088f8:	08008a5b 	.word	0x08008a5b
 80088fc:	080088ad 	.word	0x080088ad
 8008900:	080088ad 	.word	0x080088ad
 8008904:	08008a31 	.word	0x08008a31
 8008908:	080088ad 	.word	0x080088ad
 800890c:	080088ad 	.word	0x080088ad
 8008910:	080088ad 	.word	0x080088ad
 8008914:	080088ad 	.word	0x080088ad
 8008918:	080089e9 	.word	0x080089e9
 800891c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008920:	e7db      	b.n	80088da <_scanf_float+0x8e>
 8008922:	290e      	cmp	r1, #14
 8008924:	d8c2      	bhi.n	80088ac <_scanf_float+0x60>
 8008926:	a001      	add	r0, pc, #4	; (adr r0, 800892c <_scanf_float+0xe0>)
 8008928:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800892c:	080089db 	.word	0x080089db
 8008930:	080088ad 	.word	0x080088ad
 8008934:	080089db 	.word	0x080089db
 8008938:	08008a6f 	.word	0x08008a6f
 800893c:	080088ad 	.word	0x080088ad
 8008940:	08008989 	.word	0x08008989
 8008944:	080089c5 	.word	0x080089c5
 8008948:	080089c5 	.word	0x080089c5
 800894c:	080089c5 	.word	0x080089c5
 8008950:	080089c5 	.word	0x080089c5
 8008954:	080089c5 	.word	0x080089c5
 8008958:	080089c5 	.word	0x080089c5
 800895c:	080089c5 	.word	0x080089c5
 8008960:	080089c5 	.word	0x080089c5
 8008964:	080089c5 	.word	0x080089c5
 8008968:	2b6e      	cmp	r3, #110	; 0x6e
 800896a:	d809      	bhi.n	8008980 <_scanf_float+0x134>
 800896c:	2b60      	cmp	r3, #96	; 0x60
 800896e:	d8b2      	bhi.n	80088d6 <_scanf_float+0x8a>
 8008970:	2b54      	cmp	r3, #84	; 0x54
 8008972:	d077      	beq.n	8008a64 <_scanf_float+0x218>
 8008974:	2b59      	cmp	r3, #89	; 0x59
 8008976:	d199      	bne.n	80088ac <_scanf_float+0x60>
 8008978:	2d07      	cmp	r5, #7
 800897a:	d197      	bne.n	80088ac <_scanf_float+0x60>
 800897c:	2508      	movs	r5, #8
 800897e:	e029      	b.n	80089d4 <_scanf_float+0x188>
 8008980:	2b74      	cmp	r3, #116	; 0x74
 8008982:	d06f      	beq.n	8008a64 <_scanf_float+0x218>
 8008984:	2b79      	cmp	r3, #121	; 0x79
 8008986:	e7f6      	b.n	8008976 <_scanf_float+0x12a>
 8008988:	6821      	ldr	r1, [r4, #0]
 800898a:	05c8      	lsls	r0, r1, #23
 800898c:	d51a      	bpl.n	80089c4 <_scanf_float+0x178>
 800898e:	9b02      	ldr	r3, [sp, #8]
 8008990:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008994:	6021      	str	r1, [r4, #0]
 8008996:	f109 0901 	add.w	r9, r9, #1
 800899a:	b11b      	cbz	r3, 80089a4 <_scanf_float+0x158>
 800899c:	3b01      	subs	r3, #1
 800899e:	3201      	adds	r2, #1
 80089a0:	9302      	str	r3, [sp, #8]
 80089a2:	60a2      	str	r2, [r4, #8]
 80089a4:	68a3      	ldr	r3, [r4, #8]
 80089a6:	3b01      	subs	r3, #1
 80089a8:	60a3      	str	r3, [r4, #8]
 80089aa:	6923      	ldr	r3, [r4, #16]
 80089ac:	3301      	adds	r3, #1
 80089ae:	6123      	str	r3, [r4, #16]
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	3b01      	subs	r3, #1
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	607b      	str	r3, [r7, #4]
 80089b8:	f340 8084 	ble.w	8008ac4 <_scanf_float+0x278>
 80089bc:	683b      	ldr	r3, [r7, #0]
 80089be:	3301      	adds	r3, #1
 80089c0:	603b      	str	r3, [r7, #0]
 80089c2:	e766      	b.n	8008892 <_scanf_float+0x46>
 80089c4:	eb1a 0f05 	cmn.w	sl, r5
 80089c8:	f47f af70 	bne.w	80088ac <_scanf_float+0x60>
 80089cc:	6822      	ldr	r2, [r4, #0]
 80089ce:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80089d2:	6022      	str	r2, [r4, #0]
 80089d4:	f806 3b01 	strb.w	r3, [r6], #1
 80089d8:	e7e4      	b.n	80089a4 <_scanf_float+0x158>
 80089da:	6822      	ldr	r2, [r4, #0]
 80089dc:	0610      	lsls	r0, r2, #24
 80089de:	f57f af65 	bpl.w	80088ac <_scanf_float+0x60>
 80089e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80089e6:	e7f4      	b.n	80089d2 <_scanf_float+0x186>
 80089e8:	f1ba 0f00 	cmp.w	sl, #0
 80089ec:	d10e      	bne.n	8008a0c <_scanf_float+0x1c0>
 80089ee:	f1b9 0f00 	cmp.w	r9, #0
 80089f2:	d10e      	bne.n	8008a12 <_scanf_float+0x1c6>
 80089f4:	6822      	ldr	r2, [r4, #0]
 80089f6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80089fa:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80089fe:	d108      	bne.n	8008a12 <_scanf_float+0x1c6>
 8008a00:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008a04:	6022      	str	r2, [r4, #0]
 8008a06:	f04f 0a01 	mov.w	sl, #1
 8008a0a:	e7e3      	b.n	80089d4 <_scanf_float+0x188>
 8008a0c:	f1ba 0f02 	cmp.w	sl, #2
 8008a10:	d055      	beq.n	8008abe <_scanf_float+0x272>
 8008a12:	2d01      	cmp	r5, #1
 8008a14:	d002      	beq.n	8008a1c <_scanf_float+0x1d0>
 8008a16:	2d04      	cmp	r5, #4
 8008a18:	f47f af48 	bne.w	80088ac <_scanf_float+0x60>
 8008a1c:	3501      	adds	r5, #1
 8008a1e:	b2ed      	uxtb	r5, r5
 8008a20:	e7d8      	b.n	80089d4 <_scanf_float+0x188>
 8008a22:	f1ba 0f01 	cmp.w	sl, #1
 8008a26:	f47f af41 	bne.w	80088ac <_scanf_float+0x60>
 8008a2a:	f04f 0a02 	mov.w	sl, #2
 8008a2e:	e7d1      	b.n	80089d4 <_scanf_float+0x188>
 8008a30:	b97d      	cbnz	r5, 8008a52 <_scanf_float+0x206>
 8008a32:	f1b9 0f00 	cmp.w	r9, #0
 8008a36:	f47f af3c 	bne.w	80088b2 <_scanf_float+0x66>
 8008a3a:	6822      	ldr	r2, [r4, #0]
 8008a3c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008a40:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008a44:	f47f af39 	bne.w	80088ba <_scanf_float+0x6e>
 8008a48:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008a4c:	6022      	str	r2, [r4, #0]
 8008a4e:	2501      	movs	r5, #1
 8008a50:	e7c0      	b.n	80089d4 <_scanf_float+0x188>
 8008a52:	2d03      	cmp	r5, #3
 8008a54:	d0e2      	beq.n	8008a1c <_scanf_float+0x1d0>
 8008a56:	2d05      	cmp	r5, #5
 8008a58:	e7de      	b.n	8008a18 <_scanf_float+0x1cc>
 8008a5a:	2d02      	cmp	r5, #2
 8008a5c:	f47f af26 	bne.w	80088ac <_scanf_float+0x60>
 8008a60:	2503      	movs	r5, #3
 8008a62:	e7b7      	b.n	80089d4 <_scanf_float+0x188>
 8008a64:	2d06      	cmp	r5, #6
 8008a66:	f47f af21 	bne.w	80088ac <_scanf_float+0x60>
 8008a6a:	2507      	movs	r5, #7
 8008a6c:	e7b2      	b.n	80089d4 <_scanf_float+0x188>
 8008a6e:	6822      	ldr	r2, [r4, #0]
 8008a70:	0591      	lsls	r1, r2, #22
 8008a72:	f57f af1b 	bpl.w	80088ac <_scanf_float+0x60>
 8008a76:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008a7a:	6022      	str	r2, [r4, #0]
 8008a7c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008a80:	e7a8      	b.n	80089d4 <_scanf_float+0x188>
 8008a82:	6822      	ldr	r2, [r4, #0]
 8008a84:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008a88:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008a8c:	d006      	beq.n	8008a9c <_scanf_float+0x250>
 8008a8e:	0550      	lsls	r0, r2, #21
 8008a90:	f57f af0c 	bpl.w	80088ac <_scanf_float+0x60>
 8008a94:	f1b9 0f00 	cmp.w	r9, #0
 8008a98:	f43f af0f 	beq.w	80088ba <_scanf_float+0x6e>
 8008a9c:	0591      	lsls	r1, r2, #22
 8008a9e:	bf58      	it	pl
 8008aa0:	9901      	ldrpl	r1, [sp, #4]
 8008aa2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008aa6:	bf58      	it	pl
 8008aa8:	eba9 0101 	subpl.w	r1, r9, r1
 8008aac:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008ab0:	bf58      	it	pl
 8008ab2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008ab6:	6022      	str	r2, [r4, #0]
 8008ab8:	f04f 0900 	mov.w	r9, #0
 8008abc:	e78a      	b.n	80089d4 <_scanf_float+0x188>
 8008abe:	f04f 0a03 	mov.w	sl, #3
 8008ac2:	e787      	b.n	80089d4 <_scanf_float+0x188>
 8008ac4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008ac8:	4639      	mov	r1, r7
 8008aca:	4640      	mov	r0, r8
 8008acc:	4798      	blx	r3
 8008ace:	2800      	cmp	r0, #0
 8008ad0:	f43f aedf 	beq.w	8008892 <_scanf_float+0x46>
 8008ad4:	e6ea      	b.n	80088ac <_scanf_float+0x60>
 8008ad6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008ada:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008ade:	463a      	mov	r2, r7
 8008ae0:	4640      	mov	r0, r8
 8008ae2:	4798      	blx	r3
 8008ae4:	6923      	ldr	r3, [r4, #16]
 8008ae6:	3b01      	subs	r3, #1
 8008ae8:	6123      	str	r3, [r4, #16]
 8008aea:	e6ec      	b.n	80088c6 <_scanf_float+0x7a>
 8008aec:	1e6b      	subs	r3, r5, #1
 8008aee:	2b06      	cmp	r3, #6
 8008af0:	d825      	bhi.n	8008b3e <_scanf_float+0x2f2>
 8008af2:	2d02      	cmp	r5, #2
 8008af4:	d836      	bhi.n	8008b64 <_scanf_float+0x318>
 8008af6:	455e      	cmp	r6, fp
 8008af8:	f67f aee8 	bls.w	80088cc <_scanf_float+0x80>
 8008afc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008b00:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008b04:	463a      	mov	r2, r7
 8008b06:	4640      	mov	r0, r8
 8008b08:	4798      	blx	r3
 8008b0a:	6923      	ldr	r3, [r4, #16]
 8008b0c:	3b01      	subs	r3, #1
 8008b0e:	6123      	str	r3, [r4, #16]
 8008b10:	e7f1      	b.n	8008af6 <_scanf_float+0x2aa>
 8008b12:	9802      	ldr	r0, [sp, #8]
 8008b14:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008b18:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008b1c:	9002      	str	r0, [sp, #8]
 8008b1e:	463a      	mov	r2, r7
 8008b20:	4640      	mov	r0, r8
 8008b22:	4798      	blx	r3
 8008b24:	6923      	ldr	r3, [r4, #16]
 8008b26:	3b01      	subs	r3, #1
 8008b28:	6123      	str	r3, [r4, #16]
 8008b2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008b2e:	fa5f fa8a 	uxtb.w	sl, sl
 8008b32:	f1ba 0f02 	cmp.w	sl, #2
 8008b36:	d1ec      	bne.n	8008b12 <_scanf_float+0x2c6>
 8008b38:	3d03      	subs	r5, #3
 8008b3a:	b2ed      	uxtb	r5, r5
 8008b3c:	1b76      	subs	r6, r6, r5
 8008b3e:	6823      	ldr	r3, [r4, #0]
 8008b40:	05da      	lsls	r2, r3, #23
 8008b42:	d52f      	bpl.n	8008ba4 <_scanf_float+0x358>
 8008b44:	055b      	lsls	r3, r3, #21
 8008b46:	d510      	bpl.n	8008b6a <_scanf_float+0x31e>
 8008b48:	455e      	cmp	r6, fp
 8008b4a:	f67f aebf 	bls.w	80088cc <_scanf_float+0x80>
 8008b4e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008b52:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008b56:	463a      	mov	r2, r7
 8008b58:	4640      	mov	r0, r8
 8008b5a:	4798      	blx	r3
 8008b5c:	6923      	ldr	r3, [r4, #16]
 8008b5e:	3b01      	subs	r3, #1
 8008b60:	6123      	str	r3, [r4, #16]
 8008b62:	e7f1      	b.n	8008b48 <_scanf_float+0x2fc>
 8008b64:	46aa      	mov	sl, r5
 8008b66:	9602      	str	r6, [sp, #8]
 8008b68:	e7df      	b.n	8008b2a <_scanf_float+0x2de>
 8008b6a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008b6e:	6923      	ldr	r3, [r4, #16]
 8008b70:	2965      	cmp	r1, #101	; 0x65
 8008b72:	f103 33ff 	add.w	r3, r3, #4294967295
 8008b76:	f106 35ff 	add.w	r5, r6, #4294967295
 8008b7a:	6123      	str	r3, [r4, #16]
 8008b7c:	d00c      	beq.n	8008b98 <_scanf_float+0x34c>
 8008b7e:	2945      	cmp	r1, #69	; 0x45
 8008b80:	d00a      	beq.n	8008b98 <_scanf_float+0x34c>
 8008b82:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008b86:	463a      	mov	r2, r7
 8008b88:	4640      	mov	r0, r8
 8008b8a:	4798      	blx	r3
 8008b8c:	6923      	ldr	r3, [r4, #16]
 8008b8e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008b92:	3b01      	subs	r3, #1
 8008b94:	1eb5      	subs	r5, r6, #2
 8008b96:	6123      	str	r3, [r4, #16]
 8008b98:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008b9c:	463a      	mov	r2, r7
 8008b9e:	4640      	mov	r0, r8
 8008ba0:	4798      	blx	r3
 8008ba2:	462e      	mov	r6, r5
 8008ba4:	6825      	ldr	r5, [r4, #0]
 8008ba6:	f015 0510 	ands.w	r5, r5, #16
 8008baa:	d158      	bne.n	8008c5e <_scanf_float+0x412>
 8008bac:	7035      	strb	r5, [r6, #0]
 8008bae:	6823      	ldr	r3, [r4, #0]
 8008bb0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008bb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008bb8:	d11c      	bne.n	8008bf4 <_scanf_float+0x3a8>
 8008bba:	9b01      	ldr	r3, [sp, #4]
 8008bbc:	454b      	cmp	r3, r9
 8008bbe:	eba3 0209 	sub.w	r2, r3, r9
 8008bc2:	d124      	bne.n	8008c0e <_scanf_float+0x3c2>
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	4659      	mov	r1, fp
 8008bc8:	4640      	mov	r0, r8
 8008bca:	f000 fe9b 	bl	8009904 <_strtod_r>
 8008bce:	9b03      	ldr	r3, [sp, #12]
 8008bd0:	6821      	ldr	r1, [r4, #0]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f011 0f02 	tst.w	r1, #2
 8008bd8:	ec57 6b10 	vmov	r6, r7, d0
 8008bdc:	f103 0204 	add.w	r2, r3, #4
 8008be0:	d020      	beq.n	8008c24 <_scanf_float+0x3d8>
 8008be2:	9903      	ldr	r1, [sp, #12]
 8008be4:	600a      	str	r2, [r1, #0]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	e9c3 6700 	strd	r6, r7, [r3]
 8008bec:	68e3      	ldr	r3, [r4, #12]
 8008bee:	3301      	adds	r3, #1
 8008bf0:	60e3      	str	r3, [r4, #12]
 8008bf2:	e66c      	b.n	80088ce <_scanf_float+0x82>
 8008bf4:	9b04      	ldr	r3, [sp, #16]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d0e4      	beq.n	8008bc4 <_scanf_float+0x378>
 8008bfa:	9905      	ldr	r1, [sp, #20]
 8008bfc:	230a      	movs	r3, #10
 8008bfe:	462a      	mov	r2, r5
 8008c00:	3101      	adds	r1, #1
 8008c02:	4640      	mov	r0, r8
 8008c04:	f000 ff08 	bl	8009a18 <_strtol_r>
 8008c08:	9b04      	ldr	r3, [sp, #16]
 8008c0a:	9e05      	ldr	r6, [sp, #20]
 8008c0c:	1ac2      	subs	r2, r0, r3
 8008c0e:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008c12:	429e      	cmp	r6, r3
 8008c14:	bf28      	it	cs
 8008c16:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008c1a:	4912      	ldr	r1, [pc, #72]	; (8008c64 <_scanf_float+0x418>)
 8008c1c:	4630      	mov	r0, r6
 8008c1e:	f000 f82b 	bl	8008c78 <siprintf>
 8008c22:	e7cf      	b.n	8008bc4 <_scanf_float+0x378>
 8008c24:	f011 0f04 	tst.w	r1, #4
 8008c28:	9903      	ldr	r1, [sp, #12]
 8008c2a:	600a      	str	r2, [r1, #0]
 8008c2c:	d1db      	bne.n	8008be6 <_scanf_float+0x39a>
 8008c2e:	f8d3 8000 	ldr.w	r8, [r3]
 8008c32:	ee10 2a10 	vmov	r2, s0
 8008c36:	ee10 0a10 	vmov	r0, s0
 8008c3a:	463b      	mov	r3, r7
 8008c3c:	4639      	mov	r1, r7
 8008c3e:	f7f7 ff75 	bl	8000b2c <__aeabi_dcmpun>
 8008c42:	b128      	cbz	r0, 8008c50 <_scanf_float+0x404>
 8008c44:	4808      	ldr	r0, [pc, #32]	; (8008c68 <_scanf_float+0x41c>)
 8008c46:	f000 f811 	bl	8008c6c <nanf>
 8008c4a:	ed88 0a00 	vstr	s0, [r8]
 8008c4e:	e7cd      	b.n	8008bec <_scanf_float+0x3a0>
 8008c50:	4630      	mov	r0, r6
 8008c52:	4639      	mov	r1, r7
 8008c54:	f7f7 ffc8 	bl	8000be8 <__aeabi_d2f>
 8008c58:	f8c8 0000 	str.w	r0, [r8]
 8008c5c:	e7c6      	b.n	8008bec <_scanf_float+0x3a0>
 8008c5e:	2500      	movs	r5, #0
 8008c60:	e635      	b.n	80088ce <_scanf_float+0x82>
 8008c62:	bf00      	nop
 8008c64:	0800e6bc 	.word	0x0800e6bc
 8008c68:	0800ead8 	.word	0x0800ead8

08008c6c <nanf>:
 8008c6c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008c74 <nanf+0x8>
 8008c70:	4770      	bx	lr
 8008c72:	bf00      	nop
 8008c74:	7fc00000 	.word	0x7fc00000

08008c78 <siprintf>:
 8008c78:	b40e      	push	{r1, r2, r3}
 8008c7a:	b500      	push	{lr}
 8008c7c:	b09c      	sub	sp, #112	; 0x70
 8008c7e:	ab1d      	add	r3, sp, #116	; 0x74
 8008c80:	9002      	str	r0, [sp, #8]
 8008c82:	9006      	str	r0, [sp, #24]
 8008c84:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008c88:	4809      	ldr	r0, [pc, #36]	; (8008cb0 <siprintf+0x38>)
 8008c8a:	9107      	str	r1, [sp, #28]
 8008c8c:	9104      	str	r1, [sp, #16]
 8008c8e:	4909      	ldr	r1, [pc, #36]	; (8008cb4 <siprintf+0x3c>)
 8008c90:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c94:	9105      	str	r1, [sp, #20]
 8008c96:	6800      	ldr	r0, [r0, #0]
 8008c98:	9301      	str	r3, [sp, #4]
 8008c9a:	a902      	add	r1, sp, #8
 8008c9c:	f002 fea4 	bl	800b9e8 <_svfiprintf_r>
 8008ca0:	9b02      	ldr	r3, [sp, #8]
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	701a      	strb	r2, [r3, #0]
 8008ca6:	b01c      	add	sp, #112	; 0x70
 8008ca8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008cac:	b003      	add	sp, #12
 8008cae:	4770      	bx	lr
 8008cb0:	20000010 	.word	0x20000010
 8008cb4:	ffff0208 	.word	0xffff0208

08008cb8 <sulp>:
 8008cb8:	b570      	push	{r4, r5, r6, lr}
 8008cba:	4604      	mov	r4, r0
 8008cbc:	460d      	mov	r5, r1
 8008cbe:	ec45 4b10 	vmov	d0, r4, r5
 8008cc2:	4616      	mov	r6, r2
 8008cc4:	f002 fc2c 	bl	800b520 <__ulp>
 8008cc8:	ec51 0b10 	vmov	r0, r1, d0
 8008ccc:	b17e      	cbz	r6, 8008cee <sulp+0x36>
 8008cce:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008cd2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	dd09      	ble.n	8008cee <sulp+0x36>
 8008cda:	051b      	lsls	r3, r3, #20
 8008cdc:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008ce0:	2400      	movs	r4, #0
 8008ce2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8008ce6:	4622      	mov	r2, r4
 8008ce8:	462b      	mov	r3, r5
 8008cea:	f7f7 fc85 	bl	80005f8 <__aeabi_dmul>
 8008cee:	bd70      	pop	{r4, r5, r6, pc}

08008cf0 <_strtod_l>:
 8008cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cf4:	b0a3      	sub	sp, #140	; 0x8c
 8008cf6:	461f      	mov	r7, r3
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	931e      	str	r3, [sp, #120]	; 0x78
 8008cfc:	4ba4      	ldr	r3, [pc, #656]	; (8008f90 <_strtod_l+0x2a0>)
 8008cfe:	9219      	str	r2, [sp, #100]	; 0x64
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	9307      	str	r3, [sp, #28]
 8008d04:	4604      	mov	r4, r0
 8008d06:	4618      	mov	r0, r3
 8008d08:	4688      	mov	r8, r1
 8008d0a:	f7f7 fa61 	bl	80001d0 <strlen>
 8008d0e:	f04f 0a00 	mov.w	sl, #0
 8008d12:	4605      	mov	r5, r0
 8008d14:	f04f 0b00 	mov.w	fp, #0
 8008d18:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8008d1c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008d1e:	781a      	ldrb	r2, [r3, #0]
 8008d20:	2a2b      	cmp	r2, #43	; 0x2b
 8008d22:	d04c      	beq.n	8008dbe <_strtod_l+0xce>
 8008d24:	d839      	bhi.n	8008d9a <_strtod_l+0xaa>
 8008d26:	2a0d      	cmp	r2, #13
 8008d28:	d832      	bhi.n	8008d90 <_strtod_l+0xa0>
 8008d2a:	2a08      	cmp	r2, #8
 8008d2c:	d832      	bhi.n	8008d94 <_strtod_l+0xa4>
 8008d2e:	2a00      	cmp	r2, #0
 8008d30:	d03c      	beq.n	8008dac <_strtod_l+0xbc>
 8008d32:	2300      	movs	r3, #0
 8008d34:	930e      	str	r3, [sp, #56]	; 0x38
 8008d36:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8008d38:	7833      	ldrb	r3, [r6, #0]
 8008d3a:	2b30      	cmp	r3, #48	; 0x30
 8008d3c:	f040 80b4 	bne.w	8008ea8 <_strtod_l+0x1b8>
 8008d40:	7873      	ldrb	r3, [r6, #1]
 8008d42:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008d46:	2b58      	cmp	r3, #88	; 0x58
 8008d48:	d16c      	bne.n	8008e24 <_strtod_l+0x134>
 8008d4a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d4c:	9301      	str	r3, [sp, #4]
 8008d4e:	ab1e      	add	r3, sp, #120	; 0x78
 8008d50:	9702      	str	r7, [sp, #8]
 8008d52:	9300      	str	r3, [sp, #0]
 8008d54:	4a8f      	ldr	r2, [pc, #572]	; (8008f94 <_strtod_l+0x2a4>)
 8008d56:	ab1f      	add	r3, sp, #124	; 0x7c
 8008d58:	a91d      	add	r1, sp, #116	; 0x74
 8008d5a:	4620      	mov	r0, r4
 8008d5c:	f001 fd40 	bl	800a7e0 <__gethex>
 8008d60:	f010 0707 	ands.w	r7, r0, #7
 8008d64:	4605      	mov	r5, r0
 8008d66:	d005      	beq.n	8008d74 <_strtod_l+0x84>
 8008d68:	2f06      	cmp	r7, #6
 8008d6a:	d12a      	bne.n	8008dc2 <_strtod_l+0xd2>
 8008d6c:	3601      	adds	r6, #1
 8008d6e:	2300      	movs	r3, #0
 8008d70:	961d      	str	r6, [sp, #116]	; 0x74
 8008d72:	930e      	str	r3, [sp, #56]	; 0x38
 8008d74:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	f040 8596 	bne.w	80098a8 <_strtod_l+0xbb8>
 8008d7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d7e:	b1db      	cbz	r3, 8008db8 <_strtod_l+0xc8>
 8008d80:	4652      	mov	r2, sl
 8008d82:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008d86:	ec43 2b10 	vmov	d0, r2, r3
 8008d8a:	b023      	add	sp, #140	; 0x8c
 8008d8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d90:	2a20      	cmp	r2, #32
 8008d92:	d1ce      	bne.n	8008d32 <_strtod_l+0x42>
 8008d94:	3301      	adds	r3, #1
 8008d96:	931d      	str	r3, [sp, #116]	; 0x74
 8008d98:	e7c0      	b.n	8008d1c <_strtod_l+0x2c>
 8008d9a:	2a2d      	cmp	r2, #45	; 0x2d
 8008d9c:	d1c9      	bne.n	8008d32 <_strtod_l+0x42>
 8008d9e:	2201      	movs	r2, #1
 8008da0:	920e      	str	r2, [sp, #56]	; 0x38
 8008da2:	1c5a      	adds	r2, r3, #1
 8008da4:	921d      	str	r2, [sp, #116]	; 0x74
 8008da6:	785b      	ldrb	r3, [r3, #1]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d1c4      	bne.n	8008d36 <_strtod_l+0x46>
 8008dac:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008dae:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	f040 8576 	bne.w	80098a4 <_strtod_l+0xbb4>
 8008db8:	4652      	mov	r2, sl
 8008dba:	465b      	mov	r3, fp
 8008dbc:	e7e3      	b.n	8008d86 <_strtod_l+0x96>
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	e7ee      	b.n	8008da0 <_strtod_l+0xb0>
 8008dc2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008dc4:	b13a      	cbz	r2, 8008dd6 <_strtod_l+0xe6>
 8008dc6:	2135      	movs	r1, #53	; 0x35
 8008dc8:	a820      	add	r0, sp, #128	; 0x80
 8008dca:	f002 fcb4 	bl	800b736 <__copybits>
 8008dce:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008dd0:	4620      	mov	r0, r4
 8008dd2:	f002 f879 	bl	800aec8 <_Bfree>
 8008dd6:	3f01      	subs	r7, #1
 8008dd8:	2f05      	cmp	r7, #5
 8008dda:	d807      	bhi.n	8008dec <_strtod_l+0xfc>
 8008ddc:	e8df f007 	tbb	[pc, r7]
 8008de0:	1d180b0e 	.word	0x1d180b0e
 8008de4:	030e      	.short	0x030e
 8008de6:	f04f 0b00 	mov.w	fp, #0
 8008dea:	46da      	mov	sl, fp
 8008dec:	0728      	lsls	r0, r5, #28
 8008dee:	d5c1      	bpl.n	8008d74 <_strtod_l+0x84>
 8008df0:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8008df4:	e7be      	b.n	8008d74 <_strtod_l+0x84>
 8008df6:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8008dfa:	e7f7      	b.n	8008dec <_strtod_l+0xfc>
 8008dfc:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8008e00:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8008e02:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008e06:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008e0a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008e0e:	e7ed      	b.n	8008dec <_strtod_l+0xfc>
 8008e10:	f8df b184 	ldr.w	fp, [pc, #388]	; 8008f98 <_strtod_l+0x2a8>
 8008e14:	f04f 0a00 	mov.w	sl, #0
 8008e18:	e7e8      	b.n	8008dec <_strtod_l+0xfc>
 8008e1a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8008e1e:	f04f 3aff 	mov.w	sl, #4294967295
 8008e22:	e7e3      	b.n	8008dec <_strtod_l+0xfc>
 8008e24:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008e26:	1c5a      	adds	r2, r3, #1
 8008e28:	921d      	str	r2, [sp, #116]	; 0x74
 8008e2a:	785b      	ldrb	r3, [r3, #1]
 8008e2c:	2b30      	cmp	r3, #48	; 0x30
 8008e2e:	d0f9      	beq.n	8008e24 <_strtod_l+0x134>
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d09f      	beq.n	8008d74 <_strtod_l+0x84>
 8008e34:	2301      	movs	r3, #1
 8008e36:	f04f 0900 	mov.w	r9, #0
 8008e3a:	9304      	str	r3, [sp, #16]
 8008e3c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008e3e:	930a      	str	r3, [sp, #40]	; 0x28
 8008e40:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008e44:	464f      	mov	r7, r9
 8008e46:	220a      	movs	r2, #10
 8008e48:	981d      	ldr	r0, [sp, #116]	; 0x74
 8008e4a:	7806      	ldrb	r6, [r0, #0]
 8008e4c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008e50:	b2d9      	uxtb	r1, r3
 8008e52:	2909      	cmp	r1, #9
 8008e54:	d92a      	bls.n	8008eac <_strtod_l+0x1bc>
 8008e56:	9907      	ldr	r1, [sp, #28]
 8008e58:	462a      	mov	r2, r5
 8008e5a:	f002 fedd 	bl	800bc18 <strncmp>
 8008e5e:	b398      	cbz	r0, 8008ec8 <_strtod_l+0x1d8>
 8008e60:	2000      	movs	r0, #0
 8008e62:	4633      	mov	r3, r6
 8008e64:	463d      	mov	r5, r7
 8008e66:	9007      	str	r0, [sp, #28]
 8008e68:	4602      	mov	r2, r0
 8008e6a:	2b65      	cmp	r3, #101	; 0x65
 8008e6c:	d001      	beq.n	8008e72 <_strtod_l+0x182>
 8008e6e:	2b45      	cmp	r3, #69	; 0x45
 8008e70:	d118      	bne.n	8008ea4 <_strtod_l+0x1b4>
 8008e72:	b91d      	cbnz	r5, 8008e7c <_strtod_l+0x18c>
 8008e74:	9b04      	ldr	r3, [sp, #16]
 8008e76:	4303      	orrs	r3, r0
 8008e78:	d098      	beq.n	8008dac <_strtod_l+0xbc>
 8008e7a:	2500      	movs	r5, #0
 8008e7c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8008e80:	f108 0301 	add.w	r3, r8, #1
 8008e84:	931d      	str	r3, [sp, #116]	; 0x74
 8008e86:	f898 3001 	ldrb.w	r3, [r8, #1]
 8008e8a:	2b2b      	cmp	r3, #43	; 0x2b
 8008e8c:	d075      	beq.n	8008f7a <_strtod_l+0x28a>
 8008e8e:	2b2d      	cmp	r3, #45	; 0x2d
 8008e90:	d07b      	beq.n	8008f8a <_strtod_l+0x29a>
 8008e92:	f04f 0c00 	mov.w	ip, #0
 8008e96:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8008e9a:	2909      	cmp	r1, #9
 8008e9c:	f240 8082 	bls.w	8008fa4 <_strtod_l+0x2b4>
 8008ea0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8008ea4:	2600      	movs	r6, #0
 8008ea6:	e09d      	b.n	8008fe4 <_strtod_l+0x2f4>
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	e7c4      	b.n	8008e36 <_strtod_l+0x146>
 8008eac:	2f08      	cmp	r7, #8
 8008eae:	bfd8      	it	le
 8008eb0:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8008eb2:	f100 0001 	add.w	r0, r0, #1
 8008eb6:	bfda      	itte	le
 8008eb8:	fb02 3301 	mlale	r3, r2, r1, r3
 8008ebc:	9309      	strle	r3, [sp, #36]	; 0x24
 8008ebe:	fb02 3909 	mlagt	r9, r2, r9, r3
 8008ec2:	3701      	adds	r7, #1
 8008ec4:	901d      	str	r0, [sp, #116]	; 0x74
 8008ec6:	e7bf      	b.n	8008e48 <_strtod_l+0x158>
 8008ec8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008eca:	195a      	adds	r2, r3, r5
 8008ecc:	921d      	str	r2, [sp, #116]	; 0x74
 8008ece:	5d5b      	ldrb	r3, [r3, r5]
 8008ed0:	2f00      	cmp	r7, #0
 8008ed2:	d037      	beq.n	8008f44 <_strtod_l+0x254>
 8008ed4:	9007      	str	r0, [sp, #28]
 8008ed6:	463d      	mov	r5, r7
 8008ed8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8008edc:	2a09      	cmp	r2, #9
 8008ede:	d912      	bls.n	8008f06 <_strtod_l+0x216>
 8008ee0:	2201      	movs	r2, #1
 8008ee2:	e7c2      	b.n	8008e6a <_strtod_l+0x17a>
 8008ee4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008ee6:	1c5a      	adds	r2, r3, #1
 8008ee8:	921d      	str	r2, [sp, #116]	; 0x74
 8008eea:	785b      	ldrb	r3, [r3, #1]
 8008eec:	3001      	adds	r0, #1
 8008eee:	2b30      	cmp	r3, #48	; 0x30
 8008ef0:	d0f8      	beq.n	8008ee4 <_strtod_l+0x1f4>
 8008ef2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8008ef6:	2a08      	cmp	r2, #8
 8008ef8:	f200 84db 	bhi.w	80098b2 <_strtod_l+0xbc2>
 8008efc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8008efe:	9007      	str	r0, [sp, #28]
 8008f00:	2000      	movs	r0, #0
 8008f02:	920a      	str	r2, [sp, #40]	; 0x28
 8008f04:	4605      	mov	r5, r0
 8008f06:	3b30      	subs	r3, #48	; 0x30
 8008f08:	f100 0201 	add.w	r2, r0, #1
 8008f0c:	d014      	beq.n	8008f38 <_strtod_l+0x248>
 8008f0e:	9907      	ldr	r1, [sp, #28]
 8008f10:	4411      	add	r1, r2
 8008f12:	9107      	str	r1, [sp, #28]
 8008f14:	462a      	mov	r2, r5
 8008f16:	eb00 0e05 	add.w	lr, r0, r5
 8008f1a:	210a      	movs	r1, #10
 8008f1c:	4572      	cmp	r2, lr
 8008f1e:	d113      	bne.n	8008f48 <_strtod_l+0x258>
 8008f20:	182a      	adds	r2, r5, r0
 8008f22:	2a08      	cmp	r2, #8
 8008f24:	f105 0501 	add.w	r5, r5, #1
 8008f28:	4405      	add	r5, r0
 8008f2a:	dc1c      	bgt.n	8008f66 <_strtod_l+0x276>
 8008f2c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008f2e:	220a      	movs	r2, #10
 8008f30:	fb02 3301 	mla	r3, r2, r1, r3
 8008f34:	9309      	str	r3, [sp, #36]	; 0x24
 8008f36:	2200      	movs	r2, #0
 8008f38:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008f3a:	1c59      	adds	r1, r3, #1
 8008f3c:	911d      	str	r1, [sp, #116]	; 0x74
 8008f3e:	785b      	ldrb	r3, [r3, #1]
 8008f40:	4610      	mov	r0, r2
 8008f42:	e7c9      	b.n	8008ed8 <_strtod_l+0x1e8>
 8008f44:	4638      	mov	r0, r7
 8008f46:	e7d2      	b.n	8008eee <_strtod_l+0x1fe>
 8008f48:	2a08      	cmp	r2, #8
 8008f4a:	dc04      	bgt.n	8008f56 <_strtod_l+0x266>
 8008f4c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008f4e:	434e      	muls	r6, r1
 8008f50:	9609      	str	r6, [sp, #36]	; 0x24
 8008f52:	3201      	adds	r2, #1
 8008f54:	e7e2      	b.n	8008f1c <_strtod_l+0x22c>
 8008f56:	f102 0c01 	add.w	ip, r2, #1
 8008f5a:	f1bc 0f10 	cmp.w	ip, #16
 8008f5e:	bfd8      	it	le
 8008f60:	fb01 f909 	mulle.w	r9, r1, r9
 8008f64:	e7f5      	b.n	8008f52 <_strtod_l+0x262>
 8008f66:	2d10      	cmp	r5, #16
 8008f68:	bfdc      	itt	le
 8008f6a:	220a      	movle	r2, #10
 8008f6c:	fb02 3909 	mlale	r9, r2, r9, r3
 8008f70:	e7e1      	b.n	8008f36 <_strtod_l+0x246>
 8008f72:	2300      	movs	r3, #0
 8008f74:	9307      	str	r3, [sp, #28]
 8008f76:	2201      	movs	r2, #1
 8008f78:	e77c      	b.n	8008e74 <_strtod_l+0x184>
 8008f7a:	f04f 0c00 	mov.w	ip, #0
 8008f7e:	f108 0302 	add.w	r3, r8, #2
 8008f82:	931d      	str	r3, [sp, #116]	; 0x74
 8008f84:	f898 3002 	ldrb.w	r3, [r8, #2]
 8008f88:	e785      	b.n	8008e96 <_strtod_l+0x1a6>
 8008f8a:	f04f 0c01 	mov.w	ip, #1
 8008f8e:	e7f6      	b.n	8008f7e <_strtod_l+0x28e>
 8008f90:	0800e918 	.word	0x0800e918
 8008f94:	0800e6c4 	.word	0x0800e6c4
 8008f98:	7ff00000 	.word	0x7ff00000
 8008f9c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008f9e:	1c59      	adds	r1, r3, #1
 8008fa0:	911d      	str	r1, [sp, #116]	; 0x74
 8008fa2:	785b      	ldrb	r3, [r3, #1]
 8008fa4:	2b30      	cmp	r3, #48	; 0x30
 8008fa6:	d0f9      	beq.n	8008f9c <_strtod_l+0x2ac>
 8008fa8:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8008fac:	2908      	cmp	r1, #8
 8008fae:	f63f af79 	bhi.w	8008ea4 <_strtod_l+0x1b4>
 8008fb2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8008fb6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008fb8:	9308      	str	r3, [sp, #32]
 8008fba:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008fbc:	1c59      	adds	r1, r3, #1
 8008fbe:	911d      	str	r1, [sp, #116]	; 0x74
 8008fc0:	785b      	ldrb	r3, [r3, #1]
 8008fc2:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8008fc6:	2e09      	cmp	r6, #9
 8008fc8:	d937      	bls.n	800903a <_strtod_l+0x34a>
 8008fca:	9e08      	ldr	r6, [sp, #32]
 8008fcc:	1b89      	subs	r1, r1, r6
 8008fce:	2908      	cmp	r1, #8
 8008fd0:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8008fd4:	dc02      	bgt.n	8008fdc <_strtod_l+0x2ec>
 8008fd6:	4576      	cmp	r6, lr
 8008fd8:	bfa8      	it	ge
 8008fda:	4676      	movge	r6, lr
 8008fdc:	f1bc 0f00 	cmp.w	ip, #0
 8008fe0:	d000      	beq.n	8008fe4 <_strtod_l+0x2f4>
 8008fe2:	4276      	negs	r6, r6
 8008fe4:	2d00      	cmp	r5, #0
 8008fe6:	d14f      	bne.n	8009088 <_strtod_l+0x398>
 8008fe8:	9904      	ldr	r1, [sp, #16]
 8008fea:	4301      	orrs	r1, r0
 8008fec:	f47f aec2 	bne.w	8008d74 <_strtod_l+0x84>
 8008ff0:	2a00      	cmp	r2, #0
 8008ff2:	f47f aedb 	bne.w	8008dac <_strtod_l+0xbc>
 8008ff6:	2b69      	cmp	r3, #105	; 0x69
 8008ff8:	d027      	beq.n	800904a <_strtod_l+0x35a>
 8008ffa:	dc24      	bgt.n	8009046 <_strtod_l+0x356>
 8008ffc:	2b49      	cmp	r3, #73	; 0x49
 8008ffe:	d024      	beq.n	800904a <_strtod_l+0x35a>
 8009000:	2b4e      	cmp	r3, #78	; 0x4e
 8009002:	f47f aed3 	bne.w	8008dac <_strtod_l+0xbc>
 8009006:	499e      	ldr	r1, [pc, #632]	; (8009280 <_strtod_l+0x590>)
 8009008:	a81d      	add	r0, sp, #116	; 0x74
 800900a:	f001 fe41 	bl	800ac90 <__match>
 800900e:	2800      	cmp	r0, #0
 8009010:	f43f aecc 	beq.w	8008dac <_strtod_l+0xbc>
 8009014:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009016:	781b      	ldrb	r3, [r3, #0]
 8009018:	2b28      	cmp	r3, #40	; 0x28
 800901a:	d12d      	bne.n	8009078 <_strtod_l+0x388>
 800901c:	4999      	ldr	r1, [pc, #612]	; (8009284 <_strtod_l+0x594>)
 800901e:	aa20      	add	r2, sp, #128	; 0x80
 8009020:	a81d      	add	r0, sp, #116	; 0x74
 8009022:	f001 fe49 	bl	800acb8 <__hexnan>
 8009026:	2805      	cmp	r0, #5
 8009028:	d126      	bne.n	8009078 <_strtod_l+0x388>
 800902a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800902c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8009030:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009034:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8009038:	e69c      	b.n	8008d74 <_strtod_l+0x84>
 800903a:	210a      	movs	r1, #10
 800903c:	fb01 3e0e 	mla	lr, r1, lr, r3
 8009040:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8009044:	e7b9      	b.n	8008fba <_strtod_l+0x2ca>
 8009046:	2b6e      	cmp	r3, #110	; 0x6e
 8009048:	e7db      	b.n	8009002 <_strtod_l+0x312>
 800904a:	498f      	ldr	r1, [pc, #572]	; (8009288 <_strtod_l+0x598>)
 800904c:	a81d      	add	r0, sp, #116	; 0x74
 800904e:	f001 fe1f 	bl	800ac90 <__match>
 8009052:	2800      	cmp	r0, #0
 8009054:	f43f aeaa 	beq.w	8008dac <_strtod_l+0xbc>
 8009058:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800905a:	498c      	ldr	r1, [pc, #560]	; (800928c <_strtod_l+0x59c>)
 800905c:	3b01      	subs	r3, #1
 800905e:	a81d      	add	r0, sp, #116	; 0x74
 8009060:	931d      	str	r3, [sp, #116]	; 0x74
 8009062:	f001 fe15 	bl	800ac90 <__match>
 8009066:	b910      	cbnz	r0, 800906e <_strtod_l+0x37e>
 8009068:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800906a:	3301      	adds	r3, #1
 800906c:	931d      	str	r3, [sp, #116]	; 0x74
 800906e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800929c <_strtod_l+0x5ac>
 8009072:	f04f 0a00 	mov.w	sl, #0
 8009076:	e67d      	b.n	8008d74 <_strtod_l+0x84>
 8009078:	4885      	ldr	r0, [pc, #532]	; (8009290 <_strtod_l+0x5a0>)
 800907a:	f002 fdb5 	bl	800bbe8 <nan>
 800907e:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009082:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8009086:	e675      	b.n	8008d74 <_strtod_l+0x84>
 8009088:	9b07      	ldr	r3, [sp, #28]
 800908a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800908c:	1af3      	subs	r3, r6, r3
 800908e:	2f00      	cmp	r7, #0
 8009090:	bf08      	it	eq
 8009092:	462f      	moveq	r7, r5
 8009094:	2d10      	cmp	r5, #16
 8009096:	9308      	str	r3, [sp, #32]
 8009098:	46a8      	mov	r8, r5
 800909a:	bfa8      	it	ge
 800909c:	f04f 0810 	movge.w	r8, #16
 80090a0:	f7f7 fa30 	bl	8000504 <__aeabi_ui2d>
 80090a4:	2d09      	cmp	r5, #9
 80090a6:	4682      	mov	sl, r0
 80090a8:	468b      	mov	fp, r1
 80090aa:	dd13      	ble.n	80090d4 <_strtod_l+0x3e4>
 80090ac:	4b79      	ldr	r3, [pc, #484]	; (8009294 <_strtod_l+0x5a4>)
 80090ae:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80090b2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80090b6:	f7f7 fa9f 	bl	80005f8 <__aeabi_dmul>
 80090ba:	4682      	mov	sl, r0
 80090bc:	4648      	mov	r0, r9
 80090be:	468b      	mov	fp, r1
 80090c0:	f7f7 fa20 	bl	8000504 <__aeabi_ui2d>
 80090c4:	4602      	mov	r2, r0
 80090c6:	460b      	mov	r3, r1
 80090c8:	4650      	mov	r0, sl
 80090ca:	4659      	mov	r1, fp
 80090cc:	f7f7 f8de 	bl	800028c <__adddf3>
 80090d0:	4682      	mov	sl, r0
 80090d2:	468b      	mov	fp, r1
 80090d4:	2d0f      	cmp	r5, #15
 80090d6:	dc38      	bgt.n	800914a <_strtod_l+0x45a>
 80090d8:	9b08      	ldr	r3, [sp, #32]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	f43f ae4a 	beq.w	8008d74 <_strtod_l+0x84>
 80090e0:	dd24      	ble.n	800912c <_strtod_l+0x43c>
 80090e2:	2b16      	cmp	r3, #22
 80090e4:	dc0b      	bgt.n	80090fe <_strtod_l+0x40e>
 80090e6:	4d6b      	ldr	r5, [pc, #428]	; (8009294 <_strtod_l+0x5a4>)
 80090e8:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 80090ec:	e9d5 0100 	ldrd	r0, r1, [r5]
 80090f0:	4652      	mov	r2, sl
 80090f2:	465b      	mov	r3, fp
 80090f4:	f7f7 fa80 	bl	80005f8 <__aeabi_dmul>
 80090f8:	4682      	mov	sl, r0
 80090fa:	468b      	mov	fp, r1
 80090fc:	e63a      	b.n	8008d74 <_strtod_l+0x84>
 80090fe:	9a08      	ldr	r2, [sp, #32]
 8009100:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8009104:	4293      	cmp	r3, r2
 8009106:	db20      	blt.n	800914a <_strtod_l+0x45a>
 8009108:	4c62      	ldr	r4, [pc, #392]	; (8009294 <_strtod_l+0x5a4>)
 800910a:	f1c5 050f 	rsb	r5, r5, #15
 800910e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009112:	4652      	mov	r2, sl
 8009114:	465b      	mov	r3, fp
 8009116:	e9d1 0100 	ldrd	r0, r1, [r1]
 800911a:	f7f7 fa6d 	bl	80005f8 <__aeabi_dmul>
 800911e:	9b08      	ldr	r3, [sp, #32]
 8009120:	1b5d      	subs	r5, r3, r5
 8009122:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009126:	e9d4 2300 	ldrd	r2, r3, [r4]
 800912a:	e7e3      	b.n	80090f4 <_strtod_l+0x404>
 800912c:	9b08      	ldr	r3, [sp, #32]
 800912e:	3316      	adds	r3, #22
 8009130:	db0b      	blt.n	800914a <_strtod_l+0x45a>
 8009132:	9b07      	ldr	r3, [sp, #28]
 8009134:	4a57      	ldr	r2, [pc, #348]	; (8009294 <_strtod_l+0x5a4>)
 8009136:	1b9e      	subs	r6, r3, r6
 8009138:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800913c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009140:	4650      	mov	r0, sl
 8009142:	4659      	mov	r1, fp
 8009144:	f7f7 fb82 	bl	800084c <__aeabi_ddiv>
 8009148:	e7d6      	b.n	80090f8 <_strtod_l+0x408>
 800914a:	9b08      	ldr	r3, [sp, #32]
 800914c:	eba5 0808 	sub.w	r8, r5, r8
 8009150:	4498      	add	r8, r3
 8009152:	f1b8 0f00 	cmp.w	r8, #0
 8009156:	dd71      	ble.n	800923c <_strtod_l+0x54c>
 8009158:	f018 030f 	ands.w	r3, r8, #15
 800915c:	d00a      	beq.n	8009174 <_strtod_l+0x484>
 800915e:	494d      	ldr	r1, [pc, #308]	; (8009294 <_strtod_l+0x5a4>)
 8009160:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009164:	4652      	mov	r2, sl
 8009166:	465b      	mov	r3, fp
 8009168:	e9d1 0100 	ldrd	r0, r1, [r1]
 800916c:	f7f7 fa44 	bl	80005f8 <__aeabi_dmul>
 8009170:	4682      	mov	sl, r0
 8009172:	468b      	mov	fp, r1
 8009174:	f038 080f 	bics.w	r8, r8, #15
 8009178:	d04d      	beq.n	8009216 <_strtod_l+0x526>
 800917a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800917e:	dd22      	ble.n	80091c6 <_strtod_l+0x4d6>
 8009180:	2500      	movs	r5, #0
 8009182:	462e      	mov	r6, r5
 8009184:	9509      	str	r5, [sp, #36]	; 0x24
 8009186:	9507      	str	r5, [sp, #28]
 8009188:	2322      	movs	r3, #34	; 0x22
 800918a:	f8df b110 	ldr.w	fp, [pc, #272]	; 800929c <_strtod_l+0x5ac>
 800918e:	6023      	str	r3, [r4, #0]
 8009190:	f04f 0a00 	mov.w	sl, #0
 8009194:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009196:	2b00      	cmp	r3, #0
 8009198:	f43f adec 	beq.w	8008d74 <_strtod_l+0x84>
 800919c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800919e:	4620      	mov	r0, r4
 80091a0:	f001 fe92 	bl	800aec8 <_Bfree>
 80091a4:	9907      	ldr	r1, [sp, #28]
 80091a6:	4620      	mov	r0, r4
 80091a8:	f001 fe8e 	bl	800aec8 <_Bfree>
 80091ac:	4631      	mov	r1, r6
 80091ae:	4620      	mov	r0, r4
 80091b0:	f001 fe8a 	bl	800aec8 <_Bfree>
 80091b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80091b6:	4620      	mov	r0, r4
 80091b8:	f001 fe86 	bl	800aec8 <_Bfree>
 80091bc:	4629      	mov	r1, r5
 80091be:	4620      	mov	r0, r4
 80091c0:	f001 fe82 	bl	800aec8 <_Bfree>
 80091c4:	e5d6      	b.n	8008d74 <_strtod_l+0x84>
 80091c6:	2300      	movs	r3, #0
 80091c8:	ea4f 1828 	mov.w	r8, r8, asr #4
 80091cc:	4650      	mov	r0, sl
 80091ce:	4659      	mov	r1, fp
 80091d0:	4699      	mov	r9, r3
 80091d2:	f1b8 0f01 	cmp.w	r8, #1
 80091d6:	dc21      	bgt.n	800921c <_strtod_l+0x52c>
 80091d8:	b10b      	cbz	r3, 80091de <_strtod_l+0x4ee>
 80091da:	4682      	mov	sl, r0
 80091dc:	468b      	mov	fp, r1
 80091de:	4b2e      	ldr	r3, [pc, #184]	; (8009298 <_strtod_l+0x5a8>)
 80091e0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80091e4:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80091e8:	4652      	mov	r2, sl
 80091ea:	465b      	mov	r3, fp
 80091ec:	e9d9 0100 	ldrd	r0, r1, [r9]
 80091f0:	f7f7 fa02 	bl	80005f8 <__aeabi_dmul>
 80091f4:	4b29      	ldr	r3, [pc, #164]	; (800929c <_strtod_l+0x5ac>)
 80091f6:	460a      	mov	r2, r1
 80091f8:	400b      	ands	r3, r1
 80091fa:	4929      	ldr	r1, [pc, #164]	; (80092a0 <_strtod_l+0x5b0>)
 80091fc:	428b      	cmp	r3, r1
 80091fe:	4682      	mov	sl, r0
 8009200:	d8be      	bhi.n	8009180 <_strtod_l+0x490>
 8009202:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009206:	428b      	cmp	r3, r1
 8009208:	bf86      	itte	hi
 800920a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80092a4 <_strtod_l+0x5b4>
 800920e:	f04f 3aff 	movhi.w	sl, #4294967295
 8009212:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8009216:	2300      	movs	r3, #0
 8009218:	9304      	str	r3, [sp, #16]
 800921a:	e081      	b.n	8009320 <_strtod_l+0x630>
 800921c:	f018 0f01 	tst.w	r8, #1
 8009220:	d007      	beq.n	8009232 <_strtod_l+0x542>
 8009222:	4b1d      	ldr	r3, [pc, #116]	; (8009298 <_strtod_l+0x5a8>)
 8009224:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8009228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800922c:	f7f7 f9e4 	bl	80005f8 <__aeabi_dmul>
 8009230:	2301      	movs	r3, #1
 8009232:	f109 0901 	add.w	r9, r9, #1
 8009236:	ea4f 0868 	mov.w	r8, r8, asr #1
 800923a:	e7ca      	b.n	80091d2 <_strtod_l+0x4e2>
 800923c:	d0eb      	beq.n	8009216 <_strtod_l+0x526>
 800923e:	f1c8 0800 	rsb	r8, r8, #0
 8009242:	f018 020f 	ands.w	r2, r8, #15
 8009246:	d00a      	beq.n	800925e <_strtod_l+0x56e>
 8009248:	4b12      	ldr	r3, [pc, #72]	; (8009294 <_strtod_l+0x5a4>)
 800924a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800924e:	4650      	mov	r0, sl
 8009250:	4659      	mov	r1, fp
 8009252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009256:	f7f7 faf9 	bl	800084c <__aeabi_ddiv>
 800925a:	4682      	mov	sl, r0
 800925c:	468b      	mov	fp, r1
 800925e:	ea5f 1828 	movs.w	r8, r8, asr #4
 8009262:	d0d8      	beq.n	8009216 <_strtod_l+0x526>
 8009264:	f1b8 0f1f 	cmp.w	r8, #31
 8009268:	dd1e      	ble.n	80092a8 <_strtod_l+0x5b8>
 800926a:	2500      	movs	r5, #0
 800926c:	462e      	mov	r6, r5
 800926e:	9509      	str	r5, [sp, #36]	; 0x24
 8009270:	9507      	str	r5, [sp, #28]
 8009272:	2322      	movs	r3, #34	; 0x22
 8009274:	f04f 0a00 	mov.w	sl, #0
 8009278:	f04f 0b00 	mov.w	fp, #0
 800927c:	6023      	str	r3, [r4, #0]
 800927e:	e789      	b.n	8009194 <_strtod_l+0x4a4>
 8009280:	0800e695 	.word	0x0800e695
 8009284:	0800e6d8 	.word	0x0800e6d8
 8009288:	0800e68d 	.word	0x0800e68d
 800928c:	0800e81c 	.word	0x0800e81c
 8009290:	0800ead8 	.word	0x0800ead8
 8009294:	0800e9b8 	.word	0x0800e9b8
 8009298:	0800e990 	.word	0x0800e990
 800929c:	7ff00000 	.word	0x7ff00000
 80092a0:	7ca00000 	.word	0x7ca00000
 80092a4:	7fefffff 	.word	0x7fefffff
 80092a8:	f018 0310 	ands.w	r3, r8, #16
 80092ac:	bf18      	it	ne
 80092ae:	236a      	movne	r3, #106	; 0x6a
 80092b0:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8009668 <_strtod_l+0x978>
 80092b4:	9304      	str	r3, [sp, #16]
 80092b6:	4650      	mov	r0, sl
 80092b8:	4659      	mov	r1, fp
 80092ba:	2300      	movs	r3, #0
 80092bc:	f018 0f01 	tst.w	r8, #1
 80092c0:	d004      	beq.n	80092cc <_strtod_l+0x5dc>
 80092c2:	e9d9 2300 	ldrd	r2, r3, [r9]
 80092c6:	f7f7 f997 	bl	80005f8 <__aeabi_dmul>
 80092ca:	2301      	movs	r3, #1
 80092cc:	ea5f 0868 	movs.w	r8, r8, asr #1
 80092d0:	f109 0908 	add.w	r9, r9, #8
 80092d4:	d1f2      	bne.n	80092bc <_strtod_l+0x5cc>
 80092d6:	b10b      	cbz	r3, 80092dc <_strtod_l+0x5ec>
 80092d8:	4682      	mov	sl, r0
 80092da:	468b      	mov	fp, r1
 80092dc:	9b04      	ldr	r3, [sp, #16]
 80092de:	b1bb      	cbz	r3, 8009310 <_strtod_l+0x620>
 80092e0:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80092e4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	4659      	mov	r1, fp
 80092ec:	dd10      	ble.n	8009310 <_strtod_l+0x620>
 80092ee:	2b1f      	cmp	r3, #31
 80092f0:	f340 8128 	ble.w	8009544 <_strtod_l+0x854>
 80092f4:	2b34      	cmp	r3, #52	; 0x34
 80092f6:	bfde      	ittt	le
 80092f8:	3b20      	suble	r3, #32
 80092fa:	f04f 32ff 	movle.w	r2, #4294967295
 80092fe:	fa02 f303 	lslle.w	r3, r2, r3
 8009302:	f04f 0a00 	mov.w	sl, #0
 8009306:	bfcc      	ite	gt
 8009308:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800930c:	ea03 0b01 	andle.w	fp, r3, r1
 8009310:	2200      	movs	r2, #0
 8009312:	2300      	movs	r3, #0
 8009314:	4650      	mov	r0, sl
 8009316:	4659      	mov	r1, fp
 8009318:	f7f7 fbd6 	bl	8000ac8 <__aeabi_dcmpeq>
 800931c:	2800      	cmp	r0, #0
 800931e:	d1a4      	bne.n	800926a <_strtod_l+0x57a>
 8009320:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009322:	9300      	str	r3, [sp, #0]
 8009324:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009326:	462b      	mov	r3, r5
 8009328:	463a      	mov	r2, r7
 800932a:	4620      	mov	r0, r4
 800932c:	f001 fe38 	bl	800afa0 <__s2b>
 8009330:	9009      	str	r0, [sp, #36]	; 0x24
 8009332:	2800      	cmp	r0, #0
 8009334:	f43f af24 	beq.w	8009180 <_strtod_l+0x490>
 8009338:	9b07      	ldr	r3, [sp, #28]
 800933a:	1b9e      	subs	r6, r3, r6
 800933c:	9b08      	ldr	r3, [sp, #32]
 800933e:	2b00      	cmp	r3, #0
 8009340:	bfb4      	ite	lt
 8009342:	4633      	movlt	r3, r6
 8009344:	2300      	movge	r3, #0
 8009346:	9310      	str	r3, [sp, #64]	; 0x40
 8009348:	9b08      	ldr	r3, [sp, #32]
 800934a:	2500      	movs	r5, #0
 800934c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009350:	9318      	str	r3, [sp, #96]	; 0x60
 8009352:	462e      	mov	r6, r5
 8009354:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009356:	4620      	mov	r0, r4
 8009358:	6859      	ldr	r1, [r3, #4]
 800935a:	f001 fd75 	bl	800ae48 <_Balloc>
 800935e:	9007      	str	r0, [sp, #28]
 8009360:	2800      	cmp	r0, #0
 8009362:	f43f af11 	beq.w	8009188 <_strtod_l+0x498>
 8009366:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009368:	691a      	ldr	r2, [r3, #16]
 800936a:	3202      	adds	r2, #2
 800936c:	f103 010c 	add.w	r1, r3, #12
 8009370:	0092      	lsls	r2, r2, #2
 8009372:	300c      	adds	r0, #12
 8009374:	f001 fd5a 	bl	800ae2c <memcpy>
 8009378:	ec4b ab10 	vmov	d0, sl, fp
 800937c:	aa20      	add	r2, sp, #128	; 0x80
 800937e:	a91f      	add	r1, sp, #124	; 0x7c
 8009380:	4620      	mov	r0, r4
 8009382:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8009386:	f002 f947 	bl	800b618 <__d2b>
 800938a:	901e      	str	r0, [sp, #120]	; 0x78
 800938c:	2800      	cmp	r0, #0
 800938e:	f43f aefb 	beq.w	8009188 <_strtod_l+0x498>
 8009392:	2101      	movs	r1, #1
 8009394:	4620      	mov	r0, r4
 8009396:	f001 fe9d 	bl	800b0d4 <__i2b>
 800939a:	4606      	mov	r6, r0
 800939c:	2800      	cmp	r0, #0
 800939e:	f43f aef3 	beq.w	8009188 <_strtod_l+0x498>
 80093a2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80093a4:	9904      	ldr	r1, [sp, #16]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	bfab      	itete	ge
 80093aa:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 80093ac:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 80093ae:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 80093b0:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 80093b4:	bfac      	ite	ge
 80093b6:	eb03 0902 	addge.w	r9, r3, r2
 80093ba:	1ad7      	sublt	r7, r2, r3
 80093bc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80093be:	eba3 0801 	sub.w	r8, r3, r1
 80093c2:	4490      	add	r8, r2
 80093c4:	4ba3      	ldr	r3, [pc, #652]	; (8009654 <_strtod_l+0x964>)
 80093c6:	f108 38ff 	add.w	r8, r8, #4294967295
 80093ca:	4598      	cmp	r8, r3
 80093cc:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80093d0:	f280 80cc 	bge.w	800956c <_strtod_l+0x87c>
 80093d4:	eba3 0308 	sub.w	r3, r3, r8
 80093d8:	2b1f      	cmp	r3, #31
 80093da:	eba2 0203 	sub.w	r2, r2, r3
 80093de:	f04f 0101 	mov.w	r1, #1
 80093e2:	f300 80b6 	bgt.w	8009552 <_strtod_l+0x862>
 80093e6:	fa01 f303 	lsl.w	r3, r1, r3
 80093ea:	9311      	str	r3, [sp, #68]	; 0x44
 80093ec:	2300      	movs	r3, #0
 80093ee:	930c      	str	r3, [sp, #48]	; 0x30
 80093f0:	eb09 0802 	add.w	r8, r9, r2
 80093f4:	9b04      	ldr	r3, [sp, #16]
 80093f6:	45c1      	cmp	r9, r8
 80093f8:	4417      	add	r7, r2
 80093fa:	441f      	add	r7, r3
 80093fc:	464b      	mov	r3, r9
 80093fe:	bfa8      	it	ge
 8009400:	4643      	movge	r3, r8
 8009402:	42bb      	cmp	r3, r7
 8009404:	bfa8      	it	ge
 8009406:	463b      	movge	r3, r7
 8009408:	2b00      	cmp	r3, #0
 800940a:	bfc2      	ittt	gt
 800940c:	eba8 0803 	subgt.w	r8, r8, r3
 8009410:	1aff      	subgt	r7, r7, r3
 8009412:	eba9 0903 	subgt.w	r9, r9, r3
 8009416:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009418:	2b00      	cmp	r3, #0
 800941a:	dd17      	ble.n	800944c <_strtod_l+0x75c>
 800941c:	4631      	mov	r1, r6
 800941e:	461a      	mov	r2, r3
 8009420:	4620      	mov	r0, r4
 8009422:	f001 ff13 	bl	800b24c <__pow5mult>
 8009426:	4606      	mov	r6, r0
 8009428:	2800      	cmp	r0, #0
 800942a:	f43f aead 	beq.w	8009188 <_strtod_l+0x498>
 800942e:	4601      	mov	r1, r0
 8009430:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009432:	4620      	mov	r0, r4
 8009434:	f001 fe64 	bl	800b100 <__multiply>
 8009438:	900f      	str	r0, [sp, #60]	; 0x3c
 800943a:	2800      	cmp	r0, #0
 800943c:	f43f aea4 	beq.w	8009188 <_strtod_l+0x498>
 8009440:	991e      	ldr	r1, [sp, #120]	; 0x78
 8009442:	4620      	mov	r0, r4
 8009444:	f001 fd40 	bl	800aec8 <_Bfree>
 8009448:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800944a:	931e      	str	r3, [sp, #120]	; 0x78
 800944c:	f1b8 0f00 	cmp.w	r8, #0
 8009450:	f300 8091 	bgt.w	8009576 <_strtod_l+0x886>
 8009454:	9b08      	ldr	r3, [sp, #32]
 8009456:	2b00      	cmp	r3, #0
 8009458:	dd08      	ble.n	800946c <_strtod_l+0x77c>
 800945a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800945c:	9907      	ldr	r1, [sp, #28]
 800945e:	4620      	mov	r0, r4
 8009460:	f001 fef4 	bl	800b24c <__pow5mult>
 8009464:	9007      	str	r0, [sp, #28]
 8009466:	2800      	cmp	r0, #0
 8009468:	f43f ae8e 	beq.w	8009188 <_strtod_l+0x498>
 800946c:	2f00      	cmp	r7, #0
 800946e:	dd08      	ble.n	8009482 <_strtod_l+0x792>
 8009470:	9907      	ldr	r1, [sp, #28]
 8009472:	463a      	mov	r2, r7
 8009474:	4620      	mov	r0, r4
 8009476:	f001 ff43 	bl	800b300 <__lshift>
 800947a:	9007      	str	r0, [sp, #28]
 800947c:	2800      	cmp	r0, #0
 800947e:	f43f ae83 	beq.w	8009188 <_strtod_l+0x498>
 8009482:	f1b9 0f00 	cmp.w	r9, #0
 8009486:	dd08      	ble.n	800949a <_strtod_l+0x7aa>
 8009488:	4631      	mov	r1, r6
 800948a:	464a      	mov	r2, r9
 800948c:	4620      	mov	r0, r4
 800948e:	f001 ff37 	bl	800b300 <__lshift>
 8009492:	4606      	mov	r6, r0
 8009494:	2800      	cmp	r0, #0
 8009496:	f43f ae77 	beq.w	8009188 <_strtod_l+0x498>
 800949a:	9a07      	ldr	r2, [sp, #28]
 800949c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800949e:	4620      	mov	r0, r4
 80094a0:	f001 ffb6 	bl	800b410 <__mdiff>
 80094a4:	4605      	mov	r5, r0
 80094a6:	2800      	cmp	r0, #0
 80094a8:	f43f ae6e 	beq.w	8009188 <_strtod_l+0x498>
 80094ac:	68c3      	ldr	r3, [r0, #12]
 80094ae:	930f      	str	r3, [sp, #60]	; 0x3c
 80094b0:	2300      	movs	r3, #0
 80094b2:	60c3      	str	r3, [r0, #12]
 80094b4:	4631      	mov	r1, r6
 80094b6:	f001 ff8f 	bl	800b3d8 <__mcmp>
 80094ba:	2800      	cmp	r0, #0
 80094bc:	da65      	bge.n	800958a <_strtod_l+0x89a>
 80094be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80094c0:	ea53 030a 	orrs.w	r3, r3, sl
 80094c4:	f040 8087 	bne.w	80095d6 <_strtod_l+0x8e6>
 80094c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	f040 8082 	bne.w	80095d6 <_strtod_l+0x8e6>
 80094d2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80094d6:	0d1b      	lsrs	r3, r3, #20
 80094d8:	051b      	lsls	r3, r3, #20
 80094da:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80094de:	d97a      	bls.n	80095d6 <_strtod_l+0x8e6>
 80094e0:	696b      	ldr	r3, [r5, #20]
 80094e2:	b913      	cbnz	r3, 80094ea <_strtod_l+0x7fa>
 80094e4:	692b      	ldr	r3, [r5, #16]
 80094e6:	2b01      	cmp	r3, #1
 80094e8:	dd75      	ble.n	80095d6 <_strtod_l+0x8e6>
 80094ea:	4629      	mov	r1, r5
 80094ec:	2201      	movs	r2, #1
 80094ee:	4620      	mov	r0, r4
 80094f0:	f001 ff06 	bl	800b300 <__lshift>
 80094f4:	4631      	mov	r1, r6
 80094f6:	4605      	mov	r5, r0
 80094f8:	f001 ff6e 	bl	800b3d8 <__mcmp>
 80094fc:	2800      	cmp	r0, #0
 80094fe:	dd6a      	ble.n	80095d6 <_strtod_l+0x8e6>
 8009500:	9904      	ldr	r1, [sp, #16]
 8009502:	4a55      	ldr	r2, [pc, #340]	; (8009658 <_strtod_l+0x968>)
 8009504:	465b      	mov	r3, fp
 8009506:	2900      	cmp	r1, #0
 8009508:	f000 8085 	beq.w	8009616 <_strtod_l+0x926>
 800950c:	ea02 010b 	and.w	r1, r2, fp
 8009510:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009514:	dc7f      	bgt.n	8009616 <_strtod_l+0x926>
 8009516:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800951a:	f77f aeaa 	ble.w	8009272 <_strtod_l+0x582>
 800951e:	4a4f      	ldr	r2, [pc, #316]	; (800965c <_strtod_l+0x96c>)
 8009520:	2300      	movs	r3, #0
 8009522:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8009526:	4650      	mov	r0, sl
 8009528:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800952c:	4659      	mov	r1, fp
 800952e:	f7f7 f863 	bl	80005f8 <__aeabi_dmul>
 8009532:	460b      	mov	r3, r1
 8009534:	4303      	orrs	r3, r0
 8009536:	bf08      	it	eq
 8009538:	2322      	moveq	r3, #34	; 0x22
 800953a:	4682      	mov	sl, r0
 800953c:	468b      	mov	fp, r1
 800953e:	bf08      	it	eq
 8009540:	6023      	streq	r3, [r4, #0]
 8009542:	e62b      	b.n	800919c <_strtod_l+0x4ac>
 8009544:	f04f 32ff 	mov.w	r2, #4294967295
 8009548:	fa02 f303 	lsl.w	r3, r2, r3
 800954c:	ea03 0a0a 	and.w	sl, r3, sl
 8009550:	e6de      	b.n	8009310 <_strtod_l+0x620>
 8009552:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8009556:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800955a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800955e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8009562:	fa01 f308 	lsl.w	r3, r1, r8
 8009566:	930c      	str	r3, [sp, #48]	; 0x30
 8009568:	9111      	str	r1, [sp, #68]	; 0x44
 800956a:	e741      	b.n	80093f0 <_strtod_l+0x700>
 800956c:	2300      	movs	r3, #0
 800956e:	930c      	str	r3, [sp, #48]	; 0x30
 8009570:	2301      	movs	r3, #1
 8009572:	9311      	str	r3, [sp, #68]	; 0x44
 8009574:	e73c      	b.n	80093f0 <_strtod_l+0x700>
 8009576:	991e      	ldr	r1, [sp, #120]	; 0x78
 8009578:	4642      	mov	r2, r8
 800957a:	4620      	mov	r0, r4
 800957c:	f001 fec0 	bl	800b300 <__lshift>
 8009580:	901e      	str	r0, [sp, #120]	; 0x78
 8009582:	2800      	cmp	r0, #0
 8009584:	f47f af66 	bne.w	8009454 <_strtod_l+0x764>
 8009588:	e5fe      	b.n	8009188 <_strtod_l+0x498>
 800958a:	465f      	mov	r7, fp
 800958c:	d16e      	bne.n	800966c <_strtod_l+0x97c>
 800958e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009590:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009594:	b342      	cbz	r2, 80095e8 <_strtod_l+0x8f8>
 8009596:	4a32      	ldr	r2, [pc, #200]	; (8009660 <_strtod_l+0x970>)
 8009598:	4293      	cmp	r3, r2
 800959a:	d128      	bne.n	80095ee <_strtod_l+0x8fe>
 800959c:	9b04      	ldr	r3, [sp, #16]
 800959e:	4650      	mov	r0, sl
 80095a0:	b1eb      	cbz	r3, 80095de <_strtod_l+0x8ee>
 80095a2:	4a2d      	ldr	r2, [pc, #180]	; (8009658 <_strtod_l+0x968>)
 80095a4:	403a      	ands	r2, r7
 80095a6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80095aa:	f04f 31ff 	mov.w	r1, #4294967295
 80095ae:	d819      	bhi.n	80095e4 <_strtod_l+0x8f4>
 80095b0:	0d12      	lsrs	r2, r2, #20
 80095b2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80095b6:	fa01 f303 	lsl.w	r3, r1, r3
 80095ba:	4298      	cmp	r0, r3
 80095bc:	d117      	bne.n	80095ee <_strtod_l+0x8fe>
 80095be:	4b29      	ldr	r3, [pc, #164]	; (8009664 <_strtod_l+0x974>)
 80095c0:	429f      	cmp	r7, r3
 80095c2:	d102      	bne.n	80095ca <_strtod_l+0x8da>
 80095c4:	3001      	adds	r0, #1
 80095c6:	f43f addf 	beq.w	8009188 <_strtod_l+0x498>
 80095ca:	4b23      	ldr	r3, [pc, #140]	; (8009658 <_strtod_l+0x968>)
 80095cc:	403b      	ands	r3, r7
 80095ce:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80095d2:	f04f 0a00 	mov.w	sl, #0
 80095d6:	9b04      	ldr	r3, [sp, #16]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d1a0      	bne.n	800951e <_strtod_l+0x82e>
 80095dc:	e5de      	b.n	800919c <_strtod_l+0x4ac>
 80095de:	f04f 33ff 	mov.w	r3, #4294967295
 80095e2:	e7ea      	b.n	80095ba <_strtod_l+0x8ca>
 80095e4:	460b      	mov	r3, r1
 80095e6:	e7e8      	b.n	80095ba <_strtod_l+0x8ca>
 80095e8:	ea53 030a 	orrs.w	r3, r3, sl
 80095ec:	d088      	beq.n	8009500 <_strtod_l+0x810>
 80095ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80095f0:	b1db      	cbz	r3, 800962a <_strtod_l+0x93a>
 80095f2:	423b      	tst	r3, r7
 80095f4:	d0ef      	beq.n	80095d6 <_strtod_l+0x8e6>
 80095f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80095f8:	9a04      	ldr	r2, [sp, #16]
 80095fa:	4650      	mov	r0, sl
 80095fc:	4659      	mov	r1, fp
 80095fe:	b1c3      	cbz	r3, 8009632 <_strtod_l+0x942>
 8009600:	f7ff fb5a 	bl	8008cb8 <sulp>
 8009604:	4602      	mov	r2, r0
 8009606:	460b      	mov	r3, r1
 8009608:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800960c:	f7f6 fe3e 	bl	800028c <__adddf3>
 8009610:	4682      	mov	sl, r0
 8009612:	468b      	mov	fp, r1
 8009614:	e7df      	b.n	80095d6 <_strtod_l+0x8e6>
 8009616:	4013      	ands	r3, r2
 8009618:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800961c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009620:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009624:	f04f 3aff 	mov.w	sl, #4294967295
 8009628:	e7d5      	b.n	80095d6 <_strtod_l+0x8e6>
 800962a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800962c:	ea13 0f0a 	tst.w	r3, sl
 8009630:	e7e0      	b.n	80095f4 <_strtod_l+0x904>
 8009632:	f7ff fb41 	bl	8008cb8 <sulp>
 8009636:	4602      	mov	r2, r0
 8009638:	460b      	mov	r3, r1
 800963a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800963e:	f7f6 fe23 	bl	8000288 <__aeabi_dsub>
 8009642:	2200      	movs	r2, #0
 8009644:	2300      	movs	r3, #0
 8009646:	4682      	mov	sl, r0
 8009648:	468b      	mov	fp, r1
 800964a:	f7f7 fa3d 	bl	8000ac8 <__aeabi_dcmpeq>
 800964e:	2800      	cmp	r0, #0
 8009650:	d0c1      	beq.n	80095d6 <_strtod_l+0x8e6>
 8009652:	e60e      	b.n	8009272 <_strtod_l+0x582>
 8009654:	fffffc02 	.word	0xfffffc02
 8009658:	7ff00000 	.word	0x7ff00000
 800965c:	39500000 	.word	0x39500000
 8009660:	000fffff 	.word	0x000fffff
 8009664:	7fefffff 	.word	0x7fefffff
 8009668:	0800e6f0 	.word	0x0800e6f0
 800966c:	4631      	mov	r1, r6
 800966e:	4628      	mov	r0, r5
 8009670:	f002 f82e 	bl	800b6d0 <__ratio>
 8009674:	ec59 8b10 	vmov	r8, r9, d0
 8009678:	ee10 0a10 	vmov	r0, s0
 800967c:	2200      	movs	r2, #0
 800967e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009682:	4649      	mov	r1, r9
 8009684:	f7f7 fa34 	bl	8000af0 <__aeabi_dcmple>
 8009688:	2800      	cmp	r0, #0
 800968a:	d07c      	beq.n	8009786 <_strtod_l+0xa96>
 800968c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800968e:	2b00      	cmp	r3, #0
 8009690:	d04c      	beq.n	800972c <_strtod_l+0xa3c>
 8009692:	4b95      	ldr	r3, [pc, #596]	; (80098e8 <_strtod_l+0xbf8>)
 8009694:	2200      	movs	r2, #0
 8009696:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800969a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80098e8 <_strtod_l+0xbf8>
 800969e:	f04f 0800 	mov.w	r8, #0
 80096a2:	4b92      	ldr	r3, [pc, #584]	; (80098ec <_strtod_l+0xbfc>)
 80096a4:	403b      	ands	r3, r7
 80096a6:	9311      	str	r3, [sp, #68]	; 0x44
 80096a8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80096aa:	4b91      	ldr	r3, [pc, #580]	; (80098f0 <_strtod_l+0xc00>)
 80096ac:	429a      	cmp	r2, r3
 80096ae:	f040 80b2 	bne.w	8009816 <_strtod_l+0xb26>
 80096b2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80096b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80096ba:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80096be:	ec4b ab10 	vmov	d0, sl, fp
 80096c2:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 80096c6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80096ca:	f001 ff29 	bl	800b520 <__ulp>
 80096ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80096d2:	ec53 2b10 	vmov	r2, r3, d0
 80096d6:	f7f6 ff8f 	bl	80005f8 <__aeabi_dmul>
 80096da:	4652      	mov	r2, sl
 80096dc:	465b      	mov	r3, fp
 80096de:	f7f6 fdd5 	bl	800028c <__adddf3>
 80096e2:	460b      	mov	r3, r1
 80096e4:	4981      	ldr	r1, [pc, #516]	; (80098ec <_strtod_l+0xbfc>)
 80096e6:	4a83      	ldr	r2, [pc, #524]	; (80098f4 <_strtod_l+0xc04>)
 80096e8:	4019      	ands	r1, r3
 80096ea:	4291      	cmp	r1, r2
 80096ec:	4682      	mov	sl, r0
 80096ee:	d95e      	bls.n	80097ae <_strtod_l+0xabe>
 80096f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096f2:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80096f6:	4293      	cmp	r3, r2
 80096f8:	d103      	bne.n	8009702 <_strtod_l+0xa12>
 80096fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096fc:	3301      	adds	r3, #1
 80096fe:	f43f ad43 	beq.w	8009188 <_strtod_l+0x498>
 8009702:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8009900 <_strtod_l+0xc10>
 8009706:	f04f 3aff 	mov.w	sl, #4294967295
 800970a:	991e      	ldr	r1, [sp, #120]	; 0x78
 800970c:	4620      	mov	r0, r4
 800970e:	f001 fbdb 	bl	800aec8 <_Bfree>
 8009712:	9907      	ldr	r1, [sp, #28]
 8009714:	4620      	mov	r0, r4
 8009716:	f001 fbd7 	bl	800aec8 <_Bfree>
 800971a:	4631      	mov	r1, r6
 800971c:	4620      	mov	r0, r4
 800971e:	f001 fbd3 	bl	800aec8 <_Bfree>
 8009722:	4629      	mov	r1, r5
 8009724:	4620      	mov	r0, r4
 8009726:	f001 fbcf 	bl	800aec8 <_Bfree>
 800972a:	e613      	b.n	8009354 <_strtod_l+0x664>
 800972c:	f1ba 0f00 	cmp.w	sl, #0
 8009730:	d11b      	bne.n	800976a <_strtod_l+0xa7a>
 8009732:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009736:	b9f3      	cbnz	r3, 8009776 <_strtod_l+0xa86>
 8009738:	4b6b      	ldr	r3, [pc, #428]	; (80098e8 <_strtod_l+0xbf8>)
 800973a:	2200      	movs	r2, #0
 800973c:	4640      	mov	r0, r8
 800973e:	4649      	mov	r1, r9
 8009740:	f7f7 f9cc 	bl	8000adc <__aeabi_dcmplt>
 8009744:	b9d0      	cbnz	r0, 800977c <_strtod_l+0xa8c>
 8009746:	4640      	mov	r0, r8
 8009748:	4649      	mov	r1, r9
 800974a:	4b6b      	ldr	r3, [pc, #428]	; (80098f8 <_strtod_l+0xc08>)
 800974c:	2200      	movs	r2, #0
 800974e:	f7f6 ff53 	bl	80005f8 <__aeabi_dmul>
 8009752:	4680      	mov	r8, r0
 8009754:	4689      	mov	r9, r1
 8009756:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800975a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800975e:	931b      	str	r3, [sp, #108]	; 0x6c
 8009760:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8009764:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8009768:	e79b      	b.n	80096a2 <_strtod_l+0x9b2>
 800976a:	f1ba 0f01 	cmp.w	sl, #1
 800976e:	d102      	bne.n	8009776 <_strtod_l+0xa86>
 8009770:	2f00      	cmp	r7, #0
 8009772:	f43f ad7e 	beq.w	8009272 <_strtod_l+0x582>
 8009776:	4b61      	ldr	r3, [pc, #388]	; (80098fc <_strtod_l+0xc0c>)
 8009778:	2200      	movs	r2, #0
 800977a:	e78c      	b.n	8009696 <_strtod_l+0x9a6>
 800977c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80098f8 <_strtod_l+0xc08>
 8009780:	f04f 0800 	mov.w	r8, #0
 8009784:	e7e7      	b.n	8009756 <_strtod_l+0xa66>
 8009786:	4b5c      	ldr	r3, [pc, #368]	; (80098f8 <_strtod_l+0xc08>)
 8009788:	4640      	mov	r0, r8
 800978a:	4649      	mov	r1, r9
 800978c:	2200      	movs	r2, #0
 800978e:	f7f6 ff33 	bl	80005f8 <__aeabi_dmul>
 8009792:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009794:	4680      	mov	r8, r0
 8009796:	4689      	mov	r9, r1
 8009798:	b933      	cbnz	r3, 80097a8 <_strtod_l+0xab8>
 800979a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800979e:	9012      	str	r0, [sp, #72]	; 0x48
 80097a0:	9313      	str	r3, [sp, #76]	; 0x4c
 80097a2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80097a6:	e7dd      	b.n	8009764 <_strtod_l+0xa74>
 80097a8:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 80097ac:	e7f9      	b.n	80097a2 <_strtod_l+0xab2>
 80097ae:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80097b2:	9b04      	ldr	r3, [sp, #16]
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d1a8      	bne.n	800970a <_strtod_l+0xa1a>
 80097b8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80097bc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80097be:	0d1b      	lsrs	r3, r3, #20
 80097c0:	051b      	lsls	r3, r3, #20
 80097c2:	429a      	cmp	r2, r3
 80097c4:	d1a1      	bne.n	800970a <_strtod_l+0xa1a>
 80097c6:	4640      	mov	r0, r8
 80097c8:	4649      	mov	r1, r9
 80097ca:	f7f7 fa75 	bl	8000cb8 <__aeabi_d2lz>
 80097ce:	f7f6 fee5 	bl	800059c <__aeabi_l2d>
 80097d2:	4602      	mov	r2, r0
 80097d4:	460b      	mov	r3, r1
 80097d6:	4640      	mov	r0, r8
 80097d8:	4649      	mov	r1, r9
 80097da:	f7f6 fd55 	bl	8000288 <__aeabi_dsub>
 80097de:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80097e0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80097e4:	ea43 030a 	orr.w	r3, r3, sl
 80097e8:	4313      	orrs	r3, r2
 80097ea:	4680      	mov	r8, r0
 80097ec:	4689      	mov	r9, r1
 80097ee:	d053      	beq.n	8009898 <_strtod_l+0xba8>
 80097f0:	a335      	add	r3, pc, #212	; (adr r3, 80098c8 <_strtod_l+0xbd8>)
 80097f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097f6:	f7f7 f971 	bl	8000adc <__aeabi_dcmplt>
 80097fa:	2800      	cmp	r0, #0
 80097fc:	f47f acce 	bne.w	800919c <_strtod_l+0x4ac>
 8009800:	a333      	add	r3, pc, #204	; (adr r3, 80098d0 <_strtod_l+0xbe0>)
 8009802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009806:	4640      	mov	r0, r8
 8009808:	4649      	mov	r1, r9
 800980a:	f7f7 f985 	bl	8000b18 <__aeabi_dcmpgt>
 800980e:	2800      	cmp	r0, #0
 8009810:	f43f af7b 	beq.w	800970a <_strtod_l+0xa1a>
 8009814:	e4c2      	b.n	800919c <_strtod_l+0x4ac>
 8009816:	9b04      	ldr	r3, [sp, #16]
 8009818:	b333      	cbz	r3, 8009868 <_strtod_l+0xb78>
 800981a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800981c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009820:	d822      	bhi.n	8009868 <_strtod_l+0xb78>
 8009822:	a32d      	add	r3, pc, #180	; (adr r3, 80098d8 <_strtod_l+0xbe8>)
 8009824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009828:	4640      	mov	r0, r8
 800982a:	4649      	mov	r1, r9
 800982c:	f7f7 f960 	bl	8000af0 <__aeabi_dcmple>
 8009830:	b1a0      	cbz	r0, 800985c <_strtod_l+0xb6c>
 8009832:	4649      	mov	r1, r9
 8009834:	4640      	mov	r0, r8
 8009836:	f7f7 f9b7 	bl	8000ba8 <__aeabi_d2uiz>
 800983a:	2801      	cmp	r0, #1
 800983c:	bf38      	it	cc
 800983e:	2001      	movcc	r0, #1
 8009840:	f7f6 fe60 	bl	8000504 <__aeabi_ui2d>
 8009844:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009846:	4680      	mov	r8, r0
 8009848:	4689      	mov	r9, r1
 800984a:	bb13      	cbnz	r3, 8009892 <_strtod_l+0xba2>
 800984c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009850:	9014      	str	r0, [sp, #80]	; 0x50
 8009852:	9315      	str	r3, [sp, #84]	; 0x54
 8009854:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009858:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800985c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800985e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009860:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009864:	1a9b      	subs	r3, r3, r2
 8009866:	930d      	str	r3, [sp, #52]	; 0x34
 8009868:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800986c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8009870:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009874:	f001 fe54 	bl	800b520 <__ulp>
 8009878:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800987c:	ec53 2b10 	vmov	r2, r3, d0
 8009880:	f7f6 feba 	bl	80005f8 <__aeabi_dmul>
 8009884:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009888:	f7f6 fd00 	bl	800028c <__adddf3>
 800988c:	4682      	mov	sl, r0
 800988e:	468b      	mov	fp, r1
 8009890:	e78f      	b.n	80097b2 <_strtod_l+0xac2>
 8009892:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8009896:	e7dd      	b.n	8009854 <_strtod_l+0xb64>
 8009898:	a311      	add	r3, pc, #68	; (adr r3, 80098e0 <_strtod_l+0xbf0>)
 800989a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800989e:	f7f7 f91d 	bl	8000adc <__aeabi_dcmplt>
 80098a2:	e7b4      	b.n	800980e <_strtod_l+0xb1e>
 80098a4:	2300      	movs	r3, #0
 80098a6:	930e      	str	r3, [sp, #56]	; 0x38
 80098a8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80098aa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80098ac:	6013      	str	r3, [r2, #0]
 80098ae:	f7ff ba65 	b.w	8008d7c <_strtod_l+0x8c>
 80098b2:	2b65      	cmp	r3, #101	; 0x65
 80098b4:	f43f ab5d 	beq.w	8008f72 <_strtod_l+0x282>
 80098b8:	2b45      	cmp	r3, #69	; 0x45
 80098ba:	f43f ab5a 	beq.w	8008f72 <_strtod_l+0x282>
 80098be:	2201      	movs	r2, #1
 80098c0:	f7ff bb92 	b.w	8008fe8 <_strtod_l+0x2f8>
 80098c4:	f3af 8000 	nop.w
 80098c8:	94a03595 	.word	0x94a03595
 80098cc:	3fdfffff 	.word	0x3fdfffff
 80098d0:	35afe535 	.word	0x35afe535
 80098d4:	3fe00000 	.word	0x3fe00000
 80098d8:	ffc00000 	.word	0xffc00000
 80098dc:	41dfffff 	.word	0x41dfffff
 80098e0:	94a03595 	.word	0x94a03595
 80098e4:	3fcfffff 	.word	0x3fcfffff
 80098e8:	3ff00000 	.word	0x3ff00000
 80098ec:	7ff00000 	.word	0x7ff00000
 80098f0:	7fe00000 	.word	0x7fe00000
 80098f4:	7c9fffff 	.word	0x7c9fffff
 80098f8:	3fe00000 	.word	0x3fe00000
 80098fc:	bff00000 	.word	0xbff00000
 8009900:	7fefffff 	.word	0x7fefffff

08009904 <_strtod_r>:
 8009904:	4b01      	ldr	r3, [pc, #4]	; (800990c <_strtod_r+0x8>)
 8009906:	f7ff b9f3 	b.w	8008cf0 <_strtod_l>
 800990a:	bf00      	nop
 800990c:	20000078 	.word	0x20000078

08009910 <_strtol_l.isra.0>:
 8009910:	2b01      	cmp	r3, #1
 8009912:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009916:	d001      	beq.n	800991c <_strtol_l.isra.0+0xc>
 8009918:	2b24      	cmp	r3, #36	; 0x24
 800991a:	d906      	bls.n	800992a <_strtol_l.isra.0+0x1a>
 800991c:	f7fe fafa 	bl	8007f14 <__errno>
 8009920:	2316      	movs	r3, #22
 8009922:	6003      	str	r3, [r0, #0]
 8009924:	2000      	movs	r0, #0
 8009926:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800992a:	4f3a      	ldr	r7, [pc, #232]	; (8009a14 <_strtol_l.isra.0+0x104>)
 800992c:	468e      	mov	lr, r1
 800992e:	4676      	mov	r6, lr
 8009930:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8009934:	5de5      	ldrb	r5, [r4, r7]
 8009936:	f015 0508 	ands.w	r5, r5, #8
 800993a:	d1f8      	bne.n	800992e <_strtol_l.isra.0+0x1e>
 800993c:	2c2d      	cmp	r4, #45	; 0x2d
 800993e:	d134      	bne.n	80099aa <_strtol_l.isra.0+0x9a>
 8009940:	f89e 4000 	ldrb.w	r4, [lr]
 8009944:	f04f 0801 	mov.w	r8, #1
 8009948:	f106 0e02 	add.w	lr, r6, #2
 800994c:	2b00      	cmp	r3, #0
 800994e:	d05c      	beq.n	8009a0a <_strtol_l.isra.0+0xfa>
 8009950:	2b10      	cmp	r3, #16
 8009952:	d10c      	bne.n	800996e <_strtol_l.isra.0+0x5e>
 8009954:	2c30      	cmp	r4, #48	; 0x30
 8009956:	d10a      	bne.n	800996e <_strtol_l.isra.0+0x5e>
 8009958:	f89e 4000 	ldrb.w	r4, [lr]
 800995c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009960:	2c58      	cmp	r4, #88	; 0x58
 8009962:	d14d      	bne.n	8009a00 <_strtol_l.isra.0+0xf0>
 8009964:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8009968:	2310      	movs	r3, #16
 800996a:	f10e 0e02 	add.w	lr, lr, #2
 800996e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8009972:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009976:	2600      	movs	r6, #0
 8009978:	fbbc f9f3 	udiv	r9, ip, r3
 800997c:	4635      	mov	r5, r6
 800997e:	fb03 ca19 	mls	sl, r3, r9, ip
 8009982:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8009986:	2f09      	cmp	r7, #9
 8009988:	d818      	bhi.n	80099bc <_strtol_l.isra.0+0xac>
 800998a:	463c      	mov	r4, r7
 800998c:	42a3      	cmp	r3, r4
 800998e:	dd24      	ble.n	80099da <_strtol_l.isra.0+0xca>
 8009990:	2e00      	cmp	r6, #0
 8009992:	db1f      	blt.n	80099d4 <_strtol_l.isra.0+0xc4>
 8009994:	45a9      	cmp	r9, r5
 8009996:	d31d      	bcc.n	80099d4 <_strtol_l.isra.0+0xc4>
 8009998:	d101      	bne.n	800999e <_strtol_l.isra.0+0x8e>
 800999a:	45a2      	cmp	sl, r4
 800999c:	db1a      	blt.n	80099d4 <_strtol_l.isra.0+0xc4>
 800999e:	fb05 4503 	mla	r5, r5, r3, r4
 80099a2:	2601      	movs	r6, #1
 80099a4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80099a8:	e7eb      	b.n	8009982 <_strtol_l.isra.0+0x72>
 80099aa:	2c2b      	cmp	r4, #43	; 0x2b
 80099ac:	bf08      	it	eq
 80099ae:	f89e 4000 	ldrbeq.w	r4, [lr]
 80099b2:	46a8      	mov	r8, r5
 80099b4:	bf08      	it	eq
 80099b6:	f106 0e02 	addeq.w	lr, r6, #2
 80099ba:	e7c7      	b.n	800994c <_strtol_l.isra.0+0x3c>
 80099bc:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80099c0:	2f19      	cmp	r7, #25
 80099c2:	d801      	bhi.n	80099c8 <_strtol_l.isra.0+0xb8>
 80099c4:	3c37      	subs	r4, #55	; 0x37
 80099c6:	e7e1      	b.n	800998c <_strtol_l.isra.0+0x7c>
 80099c8:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80099cc:	2f19      	cmp	r7, #25
 80099ce:	d804      	bhi.n	80099da <_strtol_l.isra.0+0xca>
 80099d0:	3c57      	subs	r4, #87	; 0x57
 80099d2:	e7db      	b.n	800998c <_strtol_l.isra.0+0x7c>
 80099d4:	f04f 36ff 	mov.w	r6, #4294967295
 80099d8:	e7e4      	b.n	80099a4 <_strtol_l.isra.0+0x94>
 80099da:	2e00      	cmp	r6, #0
 80099dc:	da05      	bge.n	80099ea <_strtol_l.isra.0+0xda>
 80099de:	2322      	movs	r3, #34	; 0x22
 80099e0:	6003      	str	r3, [r0, #0]
 80099e2:	4665      	mov	r5, ip
 80099e4:	b942      	cbnz	r2, 80099f8 <_strtol_l.isra.0+0xe8>
 80099e6:	4628      	mov	r0, r5
 80099e8:	e79d      	b.n	8009926 <_strtol_l.isra.0+0x16>
 80099ea:	f1b8 0f00 	cmp.w	r8, #0
 80099ee:	d000      	beq.n	80099f2 <_strtol_l.isra.0+0xe2>
 80099f0:	426d      	negs	r5, r5
 80099f2:	2a00      	cmp	r2, #0
 80099f4:	d0f7      	beq.n	80099e6 <_strtol_l.isra.0+0xd6>
 80099f6:	b10e      	cbz	r6, 80099fc <_strtol_l.isra.0+0xec>
 80099f8:	f10e 31ff 	add.w	r1, lr, #4294967295
 80099fc:	6011      	str	r1, [r2, #0]
 80099fe:	e7f2      	b.n	80099e6 <_strtol_l.isra.0+0xd6>
 8009a00:	2430      	movs	r4, #48	; 0x30
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d1b3      	bne.n	800996e <_strtol_l.isra.0+0x5e>
 8009a06:	2308      	movs	r3, #8
 8009a08:	e7b1      	b.n	800996e <_strtol_l.isra.0+0x5e>
 8009a0a:	2c30      	cmp	r4, #48	; 0x30
 8009a0c:	d0a4      	beq.n	8009958 <_strtol_l.isra.0+0x48>
 8009a0e:	230a      	movs	r3, #10
 8009a10:	e7ad      	b.n	800996e <_strtol_l.isra.0+0x5e>
 8009a12:	bf00      	nop
 8009a14:	0800e719 	.word	0x0800e719

08009a18 <_strtol_r>:
 8009a18:	f7ff bf7a 	b.w	8009910 <_strtol_l.isra.0>

08009a1c <quorem>:
 8009a1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a20:	6903      	ldr	r3, [r0, #16]
 8009a22:	690c      	ldr	r4, [r1, #16]
 8009a24:	42a3      	cmp	r3, r4
 8009a26:	4607      	mov	r7, r0
 8009a28:	f2c0 8081 	blt.w	8009b2e <quorem+0x112>
 8009a2c:	3c01      	subs	r4, #1
 8009a2e:	f101 0814 	add.w	r8, r1, #20
 8009a32:	f100 0514 	add.w	r5, r0, #20
 8009a36:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009a3a:	9301      	str	r3, [sp, #4]
 8009a3c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009a40:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009a44:	3301      	adds	r3, #1
 8009a46:	429a      	cmp	r2, r3
 8009a48:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009a4c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009a50:	fbb2 f6f3 	udiv	r6, r2, r3
 8009a54:	d331      	bcc.n	8009aba <quorem+0x9e>
 8009a56:	f04f 0e00 	mov.w	lr, #0
 8009a5a:	4640      	mov	r0, r8
 8009a5c:	46ac      	mov	ip, r5
 8009a5e:	46f2      	mov	sl, lr
 8009a60:	f850 2b04 	ldr.w	r2, [r0], #4
 8009a64:	b293      	uxth	r3, r2
 8009a66:	fb06 e303 	mla	r3, r6, r3, lr
 8009a6a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009a6e:	b29b      	uxth	r3, r3
 8009a70:	ebaa 0303 	sub.w	r3, sl, r3
 8009a74:	0c12      	lsrs	r2, r2, #16
 8009a76:	f8dc a000 	ldr.w	sl, [ip]
 8009a7a:	fb06 e202 	mla	r2, r6, r2, lr
 8009a7e:	fa13 f38a 	uxtah	r3, r3, sl
 8009a82:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009a86:	fa1f fa82 	uxth.w	sl, r2
 8009a8a:	f8dc 2000 	ldr.w	r2, [ip]
 8009a8e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8009a92:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009a96:	b29b      	uxth	r3, r3
 8009a98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009a9c:	4581      	cmp	r9, r0
 8009a9e:	f84c 3b04 	str.w	r3, [ip], #4
 8009aa2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009aa6:	d2db      	bcs.n	8009a60 <quorem+0x44>
 8009aa8:	f855 300b 	ldr.w	r3, [r5, fp]
 8009aac:	b92b      	cbnz	r3, 8009aba <quorem+0x9e>
 8009aae:	9b01      	ldr	r3, [sp, #4]
 8009ab0:	3b04      	subs	r3, #4
 8009ab2:	429d      	cmp	r5, r3
 8009ab4:	461a      	mov	r2, r3
 8009ab6:	d32e      	bcc.n	8009b16 <quorem+0xfa>
 8009ab8:	613c      	str	r4, [r7, #16]
 8009aba:	4638      	mov	r0, r7
 8009abc:	f001 fc8c 	bl	800b3d8 <__mcmp>
 8009ac0:	2800      	cmp	r0, #0
 8009ac2:	db24      	blt.n	8009b0e <quorem+0xf2>
 8009ac4:	3601      	adds	r6, #1
 8009ac6:	4628      	mov	r0, r5
 8009ac8:	f04f 0c00 	mov.w	ip, #0
 8009acc:	f858 2b04 	ldr.w	r2, [r8], #4
 8009ad0:	f8d0 e000 	ldr.w	lr, [r0]
 8009ad4:	b293      	uxth	r3, r2
 8009ad6:	ebac 0303 	sub.w	r3, ip, r3
 8009ada:	0c12      	lsrs	r2, r2, #16
 8009adc:	fa13 f38e 	uxtah	r3, r3, lr
 8009ae0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009ae4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009ae8:	b29b      	uxth	r3, r3
 8009aea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009aee:	45c1      	cmp	r9, r8
 8009af0:	f840 3b04 	str.w	r3, [r0], #4
 8009af4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009af8:	d2e8      	bcs.n	8009acc <quorem+0xb0>
 8009afa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009afe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009b02:	b922      	cbnz	r2, 8009b0e <quorem+0xf2>
 8009b04:	3b04      	subs	r3, #4
 8009b06:	429d      	cmp	r5, r3
 8009b08:	461a      	mov	r2, r3
 8009b0a:	d30a      	bcc.n	8009b22 <quorem+0x106>
 8009b0c:	613c      	str	r4, [r7, #16]
 8009b0e:	4630      	mov	r0, r6
 8009b10:	b003      	add	sp, #12
 8009b12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b16:	6812      	ldr	r2, [r2, #0]
 8009b18:	3b04      	subs	r3, #4
 8009b1a:	2a00      	cmp	r2, #0
 8009b1c:	d1cc      	bne.n	8009ab8 <quorem+0x9c>
 8009b1e:	3c01      	subs	r4, #1
 8009b20:	e7c7      	b.n	8009ab2 <quorem+0x96>
 8009b22:	6812      	ldr	r2, [r2, #0]
 8009b24:	3b04      	subs	r3, #4
 8009b26:	2a00      	cmp	r2, #0
 8009b28:	d1f0      	bne.n	8009b0c <quorem+0xf0>
 8009b2a:	3c01      	subs	r4, #1
 8009b2c:	e7eb      	b.n	8009b06 <quorem+0xea>
 8009b2e:	2000      	movs	r0, #0
 8009b30:	e7ee      	b.n	8009b10 <quorem+0xf4>
 8009b32:	0000      	movs	r0, r0
 8009b34:	0000      	movs	r0, r0
	...

08009b38 <_dtoa_r>:
 8009b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b3c:	ed2d 8b02 	vpush	{d8}
 8009b40:	ec57 6b10 	vmov	r6, r7, d0
 8009b44:	b095      	sub	sp, #84	; 0x54
 8009b46:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009b48:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009b4c:	9105      	str	r1, [sp, #20]
 8009b4e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8009b52:	4604      	mov	r4, r0
 8009b54:	9209      	str	r2, [sp, #36]	; 0x24
 8009b56:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b58:	b975      	cbnz	r5, 8009b78 <_dtoa_r+0x40>
 8009b5a:	2010      	movs	r0, #16
 8009b5c:	f001 f94c 	bl	800adf8 <malloc>
 8009b60:	4602      	mov	r2, r0
 8009b62:	6260      	str	r0, [r4, #36]	; 0x24
 8009b64:	b920      	cbnz	r0, 8009b70 <_dtoa_r+0x38>
 8009b66:	4bb2      	ldr	r3, [pc, #712]	; (8009e30 <_dtoa_r+0x2f8>)
 8009b68:	21ea      	movs	r1, #234	; 0xea
 8009b6a:	48b2      	ldr	r0, [pc, #712]	; (8009e34 <_dtoa_r+0x2fc>)
 8009b6c:	f002 f874 	bl	800bc58 <__assert_func>
 8009b70:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009b74:	6005      	str	r5, [r0, #0]
 8009b76:	60c5      	str	r5, [r0, #12]
 8009b78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b7a:	6819      	ldr	r1, [r3, #0]
 8009b7c:	b151      	cbz	r1, 8009b94 <_dtoa_r+0x5c>
 8009b7e:	685a      	ldr	r2, [r3, #4]
 8009b80:	604a      	str	r2, [r1, #4]
 8009b82:	2301      	movs	r3, #1
 8009b84:	4093      	lsls	r3, r2
 8009b86:	608b      	str	r3, [r1, #8]
 8009b88:	4620      	mov	r0, r4
 8009b8a:	f001 f99d 	bl	800aec8 <_Bfree>
 8009b8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b90:	2200      	movs	r2, #0
 8009b92:	601a      	str	r2, [r3, #0]
 8009b94:	1e3b      	subs	r3, r7, #0
 8009b96:	bfb9      	ittee	lt
 8009b98:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009b9c:	9303      	strlt	r3, [sp, #12]
 8009b9e:	2300      	movge	r3, #0
 8009ba0:	f8c8 3000 	strge.w	r3, [r8]
 8009ba4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8009ba8:	4ba3      	ldr	r3, [pc, #652]	; (8009e38 <_dtoa_r+0x300>)
 8009baa:	bfbc      	itt	lt
 8009bac:	2201      	movlt	r2, #1
 8009bae:	f8c8 2000 	strlt.w	r2, [r8]
 8009bb2:	ea33 0309 	bics.w	r3, r3, r9
 8009bb6:	d11b      	bne.n	8009bf0 <_dtoa_r+0xb8>
 8009bb8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009bba:	f242 730f 	movw	r3, #9999	; 0x270f
 8009bbe:	6013      	str	r3, [r2, #0]
 8009bc0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009bc4:	4333      	orrs	r3, r6
 8009bc6:	f000 857a 	beq.w	800a6be <_dtoa_r+0xb86>
 8009bca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009bcc:	b963      	cbnz	r3, 8009be8 <_dtoa_r+0xb0>
 8009bce:	4b9b      	ldr	r3, [pc, #620]	; (8009e3c <_dtoa_r+0x304>)
 8009bd0:	e024      	b.n	8009c1c <_dtoa_r+0xe4>
 8009bd2:	4b9b      	ldr	r3, [pc, #620]	; (8009e40 <_dtoa_r+0x308>)
 8009bd4:	9300      	str	r3, [sp, #0]
 8009bd6:	3308      	adds	r3, #8
 8009bd8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009bda:	6013      	str	r3, [r2, #0]
 8009bdc:	9800      	ldr	r0, [sp, #0]
 8009bde:	b015      	add	sp, #84	; 0x54
 8009be0:	ecbd 8b02 	vpop	{d8}
 8009be4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009be8:	4b94      	ldr	r3, [pc, #592]	; (8009e3c <_dtoa_r+0x304>)
 8009bea:	9300      	str	r3, [sp, #0]
 8009bec:	3303      	adds	r3, #3
 8009bee:	e7f3      	b.n	8009bd8 <_dtoa_r+0xa0>
 8009bf0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009bf4:	2200      	movs	r2, #0
 8009bf6:	ec51 0b17 	vmov	r0, r1, d7
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8009c00:	f7f6 ff62 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c04:	4680      	mov	r8, r0
 8009c06:	b158      	cbz	r0, 8009c20 <_dtoa_r+0xe8>
 8009c08:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009c0a:	2301      	movs	r3, #1
 8009c0c:	6013      	str	r3, [r2, #0]
 8009c0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	f000 8551 	beq.w	800a6b8 <_dtoa_r+0xb80>
 8009c16:	488b      	ldr	r0, [pc, #556]	; (8009e44 <_dtoa_r+0x30c>)
 8009c18:	6018      	str	r0, [r3, #0]
 8009c1a:	1e43      	subs	r3, r0, #1
 8009c1c:	9300      	str	r3, [sp, #0]
 8009c1e:	e7dd      	b.n	8009bdc <_dtoa_r+0xa4>
 8009c20:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8009c24:	aa12      	add	r2, sp, #72	; 0x48
 8009c26:	a913      	add	r1, sp, #76	; 0x4c
 8009c28:	4620      	mov	r0, r4
 8009c2a:	f001 fcf5 	bl	800b618 <__d2b>
 8009c2e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009c32:	4683      	mov	fp, r0
 8009c34:	2d00      	cmp	r5, #0
 8009c36:	d07c      	beq.n	8009d32 <_dtoa_r+0x1fa>
 8009c38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c3a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8009c3e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009c42:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8009c46:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009c4a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009c4e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009c52:	4b7d      	ldr	r3, [pc, #500]	; (8009e48 <_dtoa_r+0x310>)
 8009c54:	2200      	movs	r2, #0
 8009c56:	4630      	mov	r0, r6
 8009c58:	4639      	mov	r1, r7
 8009c5a:	f7f6 fb15 	bl	8000288 <__aeabi_dsub>
 8009c5e:	a36e      	add	r3, pc, #440	; (adr r3, 8009e18 <_dtoa_r+0x2e0>)
 8009c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c64:	f7f6 fcc8 	bl	80005f8 <__aeabi_dmul>
 8009c68:	a36d      	add	r3, pc, #436	; (adr r3, 8009e20 <_dtoa_r+0x2e8>)
 8009c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c6e:	f7f6 fb0d 	bl	800028c <__adddf3>
 8009c72:	4606      	mov	r6, r0
 8009c74:	4628      	mov	r0, r5
 8009c76:	460f      	mov	r7, r1
 8009c78:	f7f6 fc54 	bl	8000524 <__aeabi_i2d>
 8009c7c:	a36a      	add	r3, pc, #424	; (adr r3, 8009e28 <_dtoa_r+0x2f0>)
 8009c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c82:	f7f6 fcb9 	bl	80005f8 <__aeabi_dmul>
 8009c86:	4602      	mov	r2, r0
 8009c88:	460b      	mov	r3, r1
 8009c8a:	4630      	mov	r0, r6
 8009c8c:	4639      	mov	r1, r7
 8009c8e:	f7f6 fafd 	bl	800028c <__adddf3>
 8009c92:	4606      	mov	r6, r0
 8009c94:	460f      	mov	r7, r1
 8009c96:	f7f6 ff5f 	bl	8000b58 <__aeabi_d2iz>
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	4682      	mov	sl, r0
 8009c9e:	2300      	movs	r3, #0
 8009ca0:	4630      	mov	r0, r6
 8009ca2:	4639      	mov	r1, r7
 8009ca4:	f7f6 ff1a 	bl	8000adc <__aeabi_dcmplt>
 8009ca8:	b148      	cbz	r0, 8009cbe <_dtoa_r+0x186>
 8009caa:	4650      	mov	r0, sl
 8009cac:	f7f6 fc3a 	bl	8000524 <__aeabi_i2d>
 8009cb0:	4632      	mov	r2, r6
 8009cb2:	463b      	mov	r3, r7
 8009cb4:	f7f6 ff08 	bl	8000ac8 <__aeabi_dcmpeq>
 8009cb8:	b908      	cbnz	r0, 8009cbe <_dtoa_r+0x186>
 8009cba:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009cbe:	f1ba 0f16 	cmp.w	sl, #22
 8009cc2:	d854      	bhi.n	8009d6e <_dtoa_r+0x236>
 8009cc4:	4b61      	ldr	r3, [pc, #388]	; (8009e4c <_dtoa_r+0x314>)
 8009cc6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009cd2:	f7f6 ff03 	bl	8000adc <__aeabi_dcmplt>
 8009cd6:	2800      	cmp	r0, #0
 8009cd8:	d04b      	beq.n	8009d72 <_dtoa_r+0x23a>
 8009cda:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009cde:	2300      	movs	r3, #0
 8009ce0:	930e      	str	r3, [sp, #56]	; 0x38
 8009ce2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009ce4:	1b5d      	subs	r5, r3, r5
 8009ce6:	1e6b      	subs	r3, r5, #1
 8009ce8:	9304      	str	r3, [sp, #16]
 8009cea:	bf43      	ittte	mi
 8009cec:	2300      	movmi	r3, #0
 8009cee:	f1c5 0801 	rsbmi	r8, r5, #1
 8009cf2:	9304      	strmi	r3, [sp, #16]
 8009cf4:	f04f 0800 	movpl.w	r8, #0
 8009cf8:	f1ba 0f00 	cmp.w	sl, #0
 8009cfc:	db3b      	blt.n	8009d76 <_dtoa_r+0x23e>
 8009cfe:	9b04      	ldr	r3, [sp, #16]
 8009d00:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8009d04:	4453      	add	r3, sl
 8009d06:	9304      	str	r3, [sp, #16]
 8009d08:	2300      	movs	r3, #0
 8009d0a:	9306      	str	r3, [sp, #24]
 8009d0c:	9b05      	ldr	r3, [sp, #20]
 8009d0e:	2b09      	cmp	r3, #9
 8009d10:	d869      	bhi.n	8009de6 <_dtoa_r+0x2ae>
 8009d12:	2b05      	cmp	r3, #5
 8009d14:	bfc4      	itt	gt
 8009d16:	3b04      	subgt	r3, #4
 8009d18:	9305      	strgt	r3, [sp, #20]
 8009d1a:	9b05      	ldr	r3, [sp, #20]
 8009d1c:	f1a3 0302 	sub.w	r3, r3, #2
 8009d20:	bfcc      	ite	gt
 8009d22:	2500      	movgt	r5, #0
 8009d24:	2501      	movle	r5, #1
 8009d26:	2b03      	cmp	r3, #3
 8009d28:	d869      	bhi.n	8009dfe <_dtoa_r+0x2c6>
 8009d2a:	e8df f003 	tbb	[pc, r3]
 8009d2e:	4e2c      	.short	0x4e2c
 8009d30:	5a4c      	.short	0x5a4c
 8009d32:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8009d36:	441d      	add	r5, r3
 8009d38:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009d3c:	2b20      	cmp	r3, #32
 8009d3e:	bfc1      	itttt	gt
 8009d40:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009d44:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009d48:	fa09 f303 	lslgt.w	r3, r9, r3
 8009d4c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009d50:	bfda      	itte	le
 8009d52:	f1c3 0320 	rsble	r3, r3, #32
 8009d56:	fa06 f003 	lslle.w	r0, r6, r3
 8009d5a:	4318      	orrgt	r0, r3
 8009d5c:	f7f6 fbd2 	bl	8000504 <__aeabi_ui2d>
 8009d60:	2301      	movs	r3, #1
 8009d62:	4606      	mov	r6, r0
 8009d64:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009d68:	3d01      	subs	r5, #1
 8009d6a:	9310      	str	r3, [sp, #64]	; 0x40
 8009d6c:	e771      	b.n	8009c52 <_dtoa_r+0x11a>
 8009d6e:	2301      	movs	r3, #1
 8009d70:	e7b6      	b.n	8009ce0 <_dtoa_r+0x1a8>
 8009d72:	900e      	str	r0, [sp, #56]	; 0x38
 8009d74:	e7b5      	b.n	8009ce2 <_dtoa_r+0x1aa>
 8009d76:	f1ca 0300 	rsb	r3, sl, #0
 8009d7a:	9306      	str	r3, [sp, #24]
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	eba8 080a 	sub.w	r8, r8, sl
 8009d82:	930d      	str	r3, [sp, #52]	; 0x34
 8009d84:	e7c2      	b.n	8009d0c <_dtoa_r+0x1d4>
 8009d86:	2300      	movs	r3, #0
 8009d88:	9308      	str	r3, [sp, #32]
 8009d8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	dc39      	bgt.n	8009e04 <_dtoa_r+0x2cc>
 8009d90:	f04f 0901 	mov.w	r9, #1
 8009d94:	f8cd 9004 	str.w	r9, [sp, #4]
 8009d98:	464b      	mov	r3, r9
 8009d9a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8009d9e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009da0:	2200      	movs	r2, #0
 8009da2:	6042      	str	r2, [r0, #4]
 8009da4:	2204      	movs	r2, #4
 8009da6:	f102 0614 	add.w	r6, r2, #20
 8009daa:	429e      	cmp	r6, r3
 8009dac:	6841      	ldr	r1, [r0, #4]
 8009dae:	d92f      	bls.n	8009e10 <_dtoa_r+0x2d8>
 8009db0:	4620      	mov	r0, r4
 8009db2:	f001 f849 	bl	800ae48 <_Balloc>
 8009db6:	9000      	str	r0, [sp, #0]
 8009db8:	2800      	cmp	r0, #0
 8009dba:	d14b      	bne.n	8009e54 <_dtoa_r+0x31c>
 8009dbc:	4b24      	ldr	r3, [pc, #144]	; (8009e50 <_dtoa_r+0x318>)
 8009dbe:	4602      	mov	r2, r0
 8009dc0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009dc4:	e6d1      	b.n	8009b6a <_dtoa_r+0x32>
 8009dc6:	2301      	movs	r3, #1
 8009dc8:	e7de      	b.n	8009d88 <_dtoa_r+0x250>
 8009dca:	2300      	movs	r3, #0
 8009dcc:	9308      	str	r3, [sp, #32]
 8009dce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009dd0:	eb0a 0903 	add.w	r9, sl, r3
 8009dd4:	f109 0301 	add.w	r3, r9, #1
 8009dd8:	2b01      	cmp	r3, #1
 8009dda:	9301      	str	r3, [sp, #4]
 8009ddc:	bfb8      	it	lt
 8009dde:	2301      	movlt	r3, #1
 8009de0:	e7dd      	b.n	8009d9e <_dtoa_r+0x266>
 8009de2:	2301      	movs	r3, #1
 8009de4:	e7f2      	b.n	8009dcc <_dtoa_r+0x294>
 8009de6:	2501      	movs	r5, #1
 8009de8:	2300      	movs	r3, #0
 8009dea:	9305      	str	r3, [sp, #20]
 8009dec:	9508      	str	r5, [sp, #32]
 8009dee:	f04f 39ff 	mov.w	r9, #4294967295
 8009df2:	2200      	movs	r2, #0
 8009df4:	f8cd 9004 	str.w	r9, [sp, #4]
 8009df8:	2312      	movs	r3, #18
 8009dfa:	9209      	str	r2, [sp, #36]	; 0x24
 8009dfc:	e7cf      	b.n	8009d9e <_dtoa_r+0x266>
 8009dfe:	2301      	movs	r3, #1
 8009e00:	9308      	str	r3, [sp, #32]
 8009e02:	e7f4      	b.n	8009dee <_dtoa_r+0x2b6>
 8009e04:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8009e08:	f8cd 9004 	str.w	r9, [sp, #4]
 8009e0c:	464b      	mov	r3, r9
 8009e0e:	e7c6      	b.n	8009d9e <_dtoa_r+0x266>
 8009e10:	3101      	adds	r1, #1
 8009e12:	6041      	str	r1, [r0, #4]
 8009e14:	0052      	lsls	r2, r2, #1
 8009e16:	e7c6      	b.n	8009da6 <_dtoa_r+0x26e>
 8009e18:	636f4361 	.word	0x636f4361
 8009e1c:	3fd287a7 	.word	0x3fd287a7
 8009e20:	8b60c8b3 	.word	0x8b60c8b3
 8009e24:	3fc68a28 	.word	0x3fc68a28
 8009e28:	509f79fb 	.word	0x509f79fb
 8009e2c:	3fd34413 	.word	0x3fd34413
 8009e30:	0800e826 	.word	0x0800e826
 8009e34:	0800e83d 	.word	0x0800e83d
 8009e38:	7ff00000 	.word	0x7ff00000
 8009e3c:	0800e822 	.word	0x0800e822
 8009e40:	0800e819 	.word	0x0800e819
 8009e44:	0800e699 	.word	0x0800e699
 8009e48:	3ff80000 	.word	0x3ff80000
 8009e4c:	0800e9b8 	.word	0x0800e9b8
 8009e50:	0800e89c 	.word	0x0800e89c
 8009e54:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e56:	9a00      	ldr	r2, [sp, #0]
 8009e58:	601a      	str	r2, [r3, #0]
 8009e5a:	9b01      	ldr	r3, [sp, #4]
 8009e5c:	2b0e      	cmp	r3, #14
 8009e5e:	f200 80ad 	bhi.w	8009fbc <_dtoa_r+0x484>
 8009e62:	2d00      	cmp	r5, #0
 8009e64:	f000 80aa 	beq.w	8009fbc <_dtoa_r+0x484>
 8009e68:	f1ba 0f00 	cmp.w	sl, #0
 8009e6c:	dd36      	ble.n	8009edc <_dtoa_r+0x3a4>
 8009e6e:	4ac3      	ldr	r2, [pc, #780]	; (800a17c <_dtoa_r+0x644>)
 8009e70:	f00a 030f 	and.w	r3, sl, #15
 8009e74:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009e78:	ed93 7b00 	vldr	d7, [r3]
 8009e7c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8009e80:	ea4f 172a 	mov.w	r7, sl, asr #4
 8009e84:	eeb0 8a47 	vmov.f32	s16, s14
 8009e88:	eef0 8a67 	vmov.f32	s17, s15
 8009e8c:	d016      	beq.n	8009ebc <_dtoa_r+0x384>
 8009e8e:	4bbc      	ldr	r3, [pc, #752]	; (800a180 <_dtoa_r+0x648>)
 8009e90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009e94:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009e98:	f7f6 fcd8 	bl	800084c <__aeabi_ddiv>
 8009e9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009ea0:	f007 070f 	and.w	r7, r7, #15
 8009ea4:	2503      	movs	r5, #3
 8009ea6:	4eb6      	ldr	r6, [pc, #728]	; (800a180 <_dtoa_r+0x648>)
 8009ea8:	b957      	cbnz	r7, 8009ec0 <_dtoa_r+0x388>
 8009eaa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009eae:	ec53 2b18 	vmov	r2, r3, d8
 8009eb2:	f7f6 fccb 	bl	800084c <__aeabi_ddiv>
 8009eb6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009eba:	e029      	b.n	8009f10 <_dtoa_r+0x3d8>
 8009ebc:	2502      	movs	r5, #2
 8009ebe:	e7f2      	b.n	8009ea6 <_dtoa_r+0x36e>
 8009ec0:	07f9      	lsls	r1, r7, #31
 8009ec2:	d508      	bpl.n	8009ed6 <_dtoa_r+0x39e>
 8009ec4:	ec51 0b18 	vmov	r0, r1, d8
 8009ec8:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009ecc:	f7f6 fb94 	bl	80005f8 <__aeabi_dmul>
 8009ed0:	ec41 0b18 	vmov	d8, r0, r1
 8009ed4:	3501      	adds	r5, #1
 8009ed6:	107f      	asrs	r7, r7, #1
 8009ed8:	3608      	adds	r6, #8
 8009eda:	e7e5      	b.n	8009ea8 <_dtoa_r+0x370>
 8009edc:	f000 80a6 	beq.w	800a02c <_dtoa_r+0x4f4>
 8009ee0:	f1ca 0600 	rsb	r6, sl, #0
 8009ee4:	4ba5      	ldr	r3, [pc, #660]	; (800a17c <_dtoa_r+0x644>)
 8009ee6:	4fa6      	ldr	r7, [pc, #664]	; (800a180 <_dtoa_r+0x648>)
 8009ee8:	f006 020f 	and.w	r2, r6, #15
 8009eec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ef4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009ef8:	f7f6 fb7e 	bl	80005f8 <__aeabi_dmul>
 8009efc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009f00:	1136      	asrs	r6, r6, #4
 8009f02:	2300      	movs	r3, #0
 8009f04:	2502      	movs	r5, #2
 8009f06:	2e00      	cmp	r6, #0
 8009f08:	f040 8085 	bne.w	800a016 <_dtoa_r+0x4de>
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d1d2      	bne.n	8009eb6 <_dtoa_r+0x37e>
 8009f10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	f000 808c 	beq.w	800a030 <_dtoa_r+0x4f8>
 8009f18:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009f1c:	4b99      	ldr	r3, [pc, #612]	; (800a184 <_dtoa_r+0x64c>)
 8009f1e:	2200      	movs	r2, #0
 8009f20:	4630      	mov	r0, r6
 8009f22:	4639      	mov	r1, r7
 8009f24:	f7f6 fdda 	bl	8000adc <__aeabi_dcmplt>
 8009f28:	2800      	cmp	r0, #0
 8009f2a:	f000 8081 	beq.w	800a030 <_dtoa_r+0x4f8>
 8009f2e:	9b01      	ldr	r3, [sp, #4]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d07d      	beq.n	800a030 <_dtoa_r+0x4f8>
 8009f34:	f1b9 0f00 	cmp.w	r9, #0
 8009f38:	dd3c      	ble.n	8009fb4 <_dtoa_r+0x47c>
 8009f3a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009f3e:	9307      	str	r3, [sp, #28]
 8009f40:	2200      	movs	r2, #0
 8009f42:	4b91      	ldr	r3, [pc, #580]	; (800a188 <_dtoa_r+0x650>)
 8009f44:	4630      	mov	r0, r6
 8009f46:	4639      	mov	r1, r7
 8009f48:	f7f6 fb56 	bl	80005f8 <__aeabi_dmul>
 8009f4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009f50:	3501      	adds	r5, #1
 8009f52:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8009f56:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009f5a:	4628      	mov	r0, r5
 8009f5c:	f7f6 fae2 	bl	8000524 <__aeabi_i2d>
 8009f60:	4632      	mov	r2, r6
 8009f62:	463b      	mov	r3, r7
 8009f64:	f7f6 fb48 	bl	80005f8 <__aeabi_dmul>
 8009f68:	4b88      	ldr	r3, [pc, #544]	; (800a18c <_dtoa_r+0x654>)
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	f7f6 f98e 	bl	800028c <__adddf3>
 8009f70:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8009f74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009f78:	9303      	str	r3, [sp, #12]
 8009f7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d15c      	bne.n	800a03a <_dtoa_r+0x502>
 8009f80:	4b83      	ldr	r3, [pc, #524]	; (800a190 <_dtoa_r+0x658>)
 8009f82:	2200      	movs	r2, #0
 8009f84:	4630      	mov	r0, r6
 8009f86:	4639      	mov	r1, r7
 8009f88:	f7f6 f97e 	bl	8000288 <__aeabi_dsub>
 8009f8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009f90:	4606      	mov	r6, r0
 8009f92:	460f      	mov	r7, r1
 8009f94:	f7f6 fdc0 	bl	8000b18 <__aeabi_dcmpgt>
 8009f98:	2800      	cmp	r0, #0
 8009f9a:	f040 8296 	bne.w	800a4ca <_dtoa_r+0x992>
 8009f9e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009fa2:	4630      	mov	r0, r6
 8009fa4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009fa8:	4639      	mov	r1, r7
 8009faa:	f7f6 fd97 	bl	8000adc <__aeabi_dcmplt>
 8009fae:	2800      	cmp	r0, #0
 8009fb0:	f040 8288 	bne.w	800a4c4 <_dtoa_r+0x98c>
 8009fb4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009fb8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009fbc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	f2c0 8158 	blt.w	800a274 <_dtoa_r+0x73c>
 8009fc4:	f1ba 0f0e 	cmp.w	sl, #14
 8009fc8:	f300 8154 	bgt.w	800a274 <_dtoa_r+0x73c>
 8009fcc:	4b6b      	ldr	r3, [pc, #428]	; (800a17c <_dtoa_r+0x644>)
 8009fce:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009fd2:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009fd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	f280 80e3 	bge.w	800a1a4 <_dtoa_r+0x66c>
 8009fde:	9b01      	ldr	r3, [sp, #4]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	f300 80df 	bgt.w	800a1a4 <_dtoa_r+0x66c>
 8009fe6:	f040 826d 	bne.w	800a4c4 <_dtoa_r+0x98c>
 8009fea:	4b69      	ldr	r3, [pc, #420]	; (800a190 <_dtoa_r+0x658>)
 8009fec:	2200      	movs	r2, #0
 8009fee:	4640      	mov	r0, r8
 8009ff0:	4649      	mov	r1, r9
 8009ff2:	f7f6 fb01 	bl	80005f8 <__aeabi_dmul>
 8009ff6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009ffa:	f7f6 fd83 	bl	8000b04 <__aeabi_dcmpge>
 8009ffe:	9e01      	ldr	r6, [sp, #4]
 800a000:	4637      	mov	r7, r6
 800a002:	2800      	cmp	r0, #0
 800a004:	f040 8243 	bne.w	800a48e <_dtoa_r+0x956>
 800a008:	9d00      	ldr	r5, [sp, #0]
 800a00a:	2331      	movs	r3, #49	; 0x31
 800a00c:	f805 3b01 	strb.w	r3, [r5], #1
 800a010:	f10a 0a01 	add.w	sl, sl, #1
 800a014:	e23f      	b.n	800a496 <_dtoa_r+0x95e>
 800a016:	07f2      	lsls	r2, r6, #31
 800a018:	d505      	bpl.n	800a026 <_dtoa_r+0x4ee>
 800a01a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a01e:	f7f6 faeb 	bl	80005f8 <__aeabi_dmul>
 800a022:	3501      	adds	r5, #1
 800a024:	2301      	movs	r3, #1
 800a026:	1076      	asrs	r6, r6, #1
 800a028:	3708      	adds	r7, #8
 800a02a:	e76c      	b.n	8009f06 <_dtoa_r+0x3ce>
 800a02c:	2502      	movs	r5, #2
 800a02e:	e76f      	b.n	8009f10 <_dtoa_r+0x3d8>
 800a030:	9b01      	ldr	r3, [sp, #4]
 800a032:	f8cd a01c 	str.w	sl, [sp, #28]
 800a036:	930c      	str	r3, [sp, #48]	; 0x30
 800a038:	e78d      	b.n	8009f56 <_dtoa_r+0x41e>
 800a03a:	9900      	ldr	r1, [sp, #0]
 800a03c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a03e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a040:	4b4e      	ldr	r3, [pc, #312]	; (800a17c <_dtoa_r+0x644>)
 800a042:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a046:	4401      	add	r1, r0
 800a048:	9102      	str	r1, [sp, #8]
 800a04a:	9908      	ldr	r1, [sp, #32]
 800a04c:	eeb0 8a47 	vmov.f32	s16, s14
 800a050:	eef0 8a67 	vmov.f32	s17, s15
 800a054:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a058:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a05c:	2900      	cmp	r1, #0
 800a05e:	d045      	beq.n	800a0ec <_dtoa_r+0x5b4>
 800a060:	494c      	ldr	r1, [pc, #304]	; (800a194 <_dtoa_r+0x65c>)
 800a062:	2000      	movs	r0, #0
 800a064:	f7f6 fbf2 	bl	800084c <__aeabi_ddiv>
 800a068:	ec53 2b18 	vmov	r2, r3, d8
 800a06c:	f7f6 f90c 	bl	8000288 <__aeabi_dsub>
 800a070:	9d00      	ldr	r5, [sp, #0]
 800a072:	ec41 0b18 	vmov	d8, r0, r1
 800a076:	4639      	mov	r1, r7
 800a078:	4630      	mov	r0, r6
 800a07a:	f7f6 fd6d 	bl	8000b58 <__aeabi_d2iz>
 800a07e:	900c      	str	r0, [sp, #48]	; 0x30
 800a080:	f7f6 fa50 	bl	8000524 <__aeabi_i2d>
 800a084:	4602      	mov	r2, r0
 800a086:	460b      	mov	r3, r1
 800a088:	4630      	mov	r0, r6
 800a08a:	4639      	mov	r1, r7
 800a08c:	f7f6 f8fc 	bl	8000288 <__aeabi_dsub>
 800a090:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a092:	3330      	adds	r3, #48	; 0x30
 800a094:	f805 3b01 	strb.w	r3, [r5], #1
 800a098:	ec53 2b18 	vmov	r2, r3, d8
 800a09c:	4606      	mov	r6, r0
 800a09e:	460f      	mov	r7, r1
 800a0a0:	f7f6 fd1c 	bl	8000adc <__aeabi_dcmplt>
 800a0a4:	2800      	cmp	r0, #0
 800a0a6:	d165      	bne.n	800a174 <_dtoa_r+0x63c>
 800a0a8:	4632      	mov	r2, r6
 800a0aa:	463b      	mov	r3, r7
 800a0ac:	4935      	ldr	r1, [pc, #212]	; (800a184 <_dtoa_r+0x64c>)
 800a0ae:	2000      	movs	r0, #0
 800a0b0:	f7f6 f8ea 	bl	8000288 <__aeabi_dsub>
 800a0b4:	ec53 2b18 	vmov	r2, r3, d8
 800a0b8:	f7f6 fd10 	bl	8000adc <__aeabi_dcmplt>
 800a0bc:	2800      	cmp	r0, #0
 800a0be:	f040 80b9 	bne.w	800a234 <_dtoa_r+0x6fc>
 800a0c2:	9b02      	ldr	r3, [sp, #8]
 800a0c4:	429d      	cmp	r5, r3
 800a0c6:	f43f af75 	beq.w	8009fb4 <_dtoa_r+0x47c>
 800a0ca:	4b2f      	ldr	r3, [pc, #188]	; (800a188 <_dtoa_r+0x650>)
 800a0cc:	ec51 0b18 	vmov	r0, r1, d8
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	f7f6 fa91 	bl	80005f8 <__aeabi_dmul>
 800a0d6:	4b2c      	ldr	r3, [pc, #176]	; (800a188 <_dtoa_r+0x650>)
 800a0d8:	ec41 0b18 	vmov	d8, r0, r1
 800a0dc:	2200      	movs	r2, #0
 800a0de:	4630      	mov	r0, r6
 800a0e0:	4639      	mov	r1, r7
 800a0e2:	f7f6 fa89 	bl	80005f8 <__aeabi_dmul>
 800a0e6:	4606      	mov	r6, r0
 800a0e8:	460f      	mov	r7, r1
 800a0ea:	e7c4      	b.n	800a076 <_dtoa_r+0x53e>
 800a0ec:	ec51 0b17 	vmov	r0, r1, d7
 800a0f0:	f7f6 fa82 	bl	80005f8 <__aeabi_dmul>
 800a0f4:	9b02      	ldr	r3, [sp, #8]
 800a0f6:	9d00      	ldr	r5, [sp, #0]
 800a0f8:	930c      	str	r3, [sp, #48]	; 0x30
 800a0fa:	ec41 0b18 	vmov	d8, r0, r1
 800a0fe:	4639      	mov	r1, r7
 800a100:	4630      	mov	r0, r6
 800a102:	f7f6 fd29 	bl	8000b58 <__aeabi_d2iz>
 800a106:	9011      	str	r0, [sp, #68]	; 0x44
 800a108:	f7f6 fa0c 	bl	8000524 <__aeabi_i2d>
 800a10c:	4602      	mov	r2, r0
 800a10e:	460b      	mov	r3, r1
 800a110:	4630      	mov	r0, r6
 800a112:	4639      	mov	r1, r7
 800a114:	f7f6 f8b8 	bl	8000288 <__aeabi_dsub>
 800a118:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a11a:	3330      	adds	r3, #48	; 0x30
 800a11c:	f805 3b01 	strb.w	r3, [r5], #1
 800a120:	9b02      	ldr	r3, [sp, #8]
 800a122:	429d      	cmp	r5, r3
 800a124:	4606      	mov	r6, r0
 800a126:	460f      	mov	r7, r1
 800a128:	f04f 0200 	mov.w	r2, #0
 800a12c:	d134      	bne.n	800a198 <_dtoa_r+0x660>
 800a12e:	4b19      	ldr	r3, [pc, #100]	; (800a194 <_dtoa_r+0x65c>)
 800a130:	ec51 0b18 	vmov	r0, r1, d8
 800a134:	f7f6 f8aa 	bl	800028c <__adddf3>
 800a138:	4602      	mov	r2, r0
 800a13a:	460b      	mov	r3, r1
 800a13c:	4630      	mov	r0, r6
 800a13e:	4639      	mov	r1, r7
 800a140:	f7f6 fcea 	bl	8000b18 <__aeabi_dcmpgt>
 800a144:	2800      	cmp	r0, #0
 800a146:	d175      	bne.n	800a234 <_dtoa_r+0x6fc>
 800a148:	ec53 2b18 	vmov	r2, r3, d8
 800a14c:	4911      	ldr	r1, [pc, #68]	; (800a194 <_dtoa_r+0x65c>)
 800a14e:	2000      	movs	r0, #0
 800a150:	f7f6 f89a 	bl	8000288 <__aeabi_dsub>
 800a154:	4602      	mov	r2, r0
 800a156:	460b      	mov	r3, r1
 800a158:	4630      	mov	r0, r6
 800a15a:	4639      	mov	r1, r7
 800a15c:	f7f6 fcbe 	bl	8000adc <__aeabi_dcmplt>
 800a160:	2800      	cmp	r0, #0
 800a162:	f43f af27 	beq.w	8009fb4 <_dtoa_r+0x47c>
 800a166:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a168:	1e6b      	subs	r3, r5, #1
 800a16a:	930c      	str	r3, [sp, #48]	; 0x30
 800a16c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a170:	2b30      	cmp	r3, #48	; 0x30
 800a172:	d0f8      	beq.n	800a166 <_dtoa_r+0x62e>
 800a174:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800a178:	e04a      	b.n	800a210 <_dtoa_r+0x6d8>
 800a17a:	bf00      	nop
 800a17c:	0800e9b8 	.word	0x0800e9b8
 800a180:	0800e990 	.word	0x0800e990
 800a184:	3ff00000 	.word	0x3ff00000
 800a188:	40240000 	.word	0x40240000
 800a18c:	401c0000 	.word	0x401c0000
 800a190:	40140000 	.word	0x40140000
 800a194:	3fe00000 	.word	0x3fe00000
 800a198:	4baf      	ldr	r3, [pc, #700]	; (800a458 <_dtoa_r+0x920>)
 800a19a:	f7f6 fa2d 	bl	80005f8 <__aeabi_dmul>
 800a19e:	4606      	mov	r6, r0
 800a1a0:	460f      	mov	r7, r1
 800a1a2:	e7ac      	b.n	800a0fe <_dtoa_r+0x5c6>
 800a1a4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a1a8:	9d00      	ldr	r5, [sp, #0]
 800a1aa:	4642      	mov	r2, r8
 800a1ac:	464b      	mov	r3, r9
 800a1ae:	4630      	mov	r0, r6
 800a1b0:	4639      	mov	r1, r7
 800a1b2:	f7f6 fb4b 	bl	800084c <__aeabi_ddiv>
 800a1b6:	f7f6 fccf 	bl	8000b58 <__aeabi_d2iz>
 800a1ba:	9002      	str	r0, [sp, #8]
 800a1bc:	f7f6 f9b2 	bl	8000524 <__aeabi_i2d>
 800a1c0:	4642      	mov	r2, r8
 800a1c2:	464b      	mov	r3, r9
 800a1c4:	f7f6 fa18 	bl	80005f8 <__aeabi_dmul>
 800a1c8:	4602      	mov	r2, r0
 800a1ca:	460b      	mov	r3, r1
 800a1cc:	4630      	mov	r0, r6
 800a1ce:	4639      	mov	r1, r7
 800a1d0:	f7f6 f85a 	bl	8000288 <__aeabi_dsub>
 800a1d4:	9e02      	ldr	r6, [sp, #8]
 800a1d6:	9f01      	ldr	r7, [sp, #4]
 800a1d8:	3630      	adds	r6, #48	; 0x30
 800a1da:	f805 6b01 	strb.w	r6, [r5], #1
 800a1de:	9e00      	ldr	r6, [sp, #0]
 800a1e0:	1bae      	subs	r6, r5, r6
 800a1e2:	42b7      	cmp	r7, r6
 800a1e4:	4602      	mov	r2, r0
 800a1e6:	460b      	mov	r3, r1
 800a1e8:	d137      	bne.n	800a25a <_dtoa_r+0x722>
 800a1ea:	f7f6 f84f 	bl	800028c <__adddf3>
 800a1ee:	4642      	mov	r2, r8
 800a1f0:	464b      	mov	r3, r9
 800a1f2:	4606      	mov	r6, r0
 800a1f4:	460f      	mov	r7, r1
 800a1f6:	f7f6 fc8f 	bl	8000b18 <__aeabi_dcmpgt>
 800a1fa:	b9c8      	cbnz	r0, 800a230 <_dtoa_r+0x6f8>
 800a1fc:	4642      	mov	r2, r8
 800a1fe:	464b      	mov	r3, r9
 800a200:	4630      	mov	r0, r6
 800a202:	4639      	mov	r1, r7
 800a204:	f7f6 fc60 	bl	8000ac8 <__aeabi_dcmpeq>
 800a208:	b110      	cbz	r0, 800a210 <_dtoa_r+0x6d8>
 800a20a:	9b02      	ldr	r3, [sp, #8]
 800a20c:	07d9      	lsls	r1, r3, #31
 800a20e:	d40f      	bmi.n	800a230 <_dtoa_r+0x6f8>
 800a210:	4620      	mov	r0, r4
 800a212:	4659      	mov	r1, fp
 800a214:	f000 fe58 	bl	800aec8 <_Bfree>
 800a218:	2300      	movs	r3, #0
 800a21a:	702b      	strb	r3, [r5, #0]
 800a21c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a21e:	f10a 0001 	add.w	r0, sl, #1
 800a222:	6018      	str	r0, [r3, #0]
 800a224:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a226:	2b00      	cmp	r3, #0
 800a228:	f43f acd8 	beq.w	8009bdc <_dtoa_r+0xa4>
 800a22c:	601d      	str	r5, [r3, #0]
 800a22e:	e4d5      	b.n	8009bdc <_dtoa_r+0xa4>
 800a230:	f8cd a01c 	str.w	sl, [sp, #28]
 800a234:	462b      	mov	r3, r5
 800a236:	461d      	mov	r5, r3
 800a238:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a23c:	2a39      	cmp	r2, #57	; 0x39
 800a23e:	d108      	bne.n	800a252 <_dtoa_r+0x71a>
 800a240:	9a00      	ldr	r2, [sp, #0]
 800a242:	429a      	cmp	r2, r3
 800a244:	d1f7      	bne.n	800a236 <_dtoa_r+0x6fe>
 800a246:	9a07      	ldr	r2, [sp, #28]
 800a248:	9900      	ldr	r1, [sp, #0]
 800a24a:	3201      	adds	r2, #1
 800a24c:	9207      	str	r2, [sp, #28]
 800a24e:	2230      	movs	r2, #48	; 0x30
 800a250:	700a      	strb	r2, [r1, #0]
 800a252:	781a      	ldrb	r2, [r3, #0]
 800a254:	3201      	adds	r2, #1
 800a256:	701a      	strb	r2, [r3, #0]
 800a258:	e78c      	b.n	800a174 <_dtoa_r+0x63c>
 800a25a:	4b7f      	ldr	r3, [pc, #508]	; (800a458 <_dtoa_r+0x920>)
 800a25c:	2200      	movs	r2, #0
 800a25e:	f7f6 f9cb 	bl	80005f8 <__aeabi_dmul>
 800a262:	2200      	movs	r2, #0
 800a264:	2300      	movs	r3, #0
 800a266:	4606      	mov	r6, r0
 800a268:	460f      	mov	r7, r1
 800a26a:	f7f6 fc2d 	bl	8000ac8 <__aeabi_dcmpeq>
 800a26e:	2800      	cmp	r0, #0
 800a270:	d09b      	beq.n	800a1aa <_dtoa_r+0x672>
 800a272:	e7cd      	b.n	800a210 <_dtoa_r+0x6d8>
 800a274:	9a08      	ldr	r2, [sp, #32]
 800a276:	2a00      	cmp	r2, #0
 800a278:	f000 80c4 	beq.w	800a404 <_dtoa_r+0x8cc>
 800a27c:	9a05      	ldr	r2, [sp, #20]
 800a27e:	2a01      	cmp	r2, #1
 800a280:	f300 80a8 	bgt.w	800a3d4 <_dtoa_r+0x89c>
 800a284:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a286:	2a00      	cmp	r2, #0
 800a288:	f000 80a0 	beq.w	800a3cc <_dtoa_r+0x894>
 800a28c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a290:	9e06      	ldr	r6, [sp, #24]
 800a292:	4645      	mov	r5, r8
 800a294:	9a04      	ldr	r2, [sp, #16]
 800a296:	2101      	movs	r1, #1
 800a298:	441a      	add	r2, r3
 800a29a:	4620      	mov	r0, r4
 800a29c:	4498      	add	r8, r3
 800a29e:	9204      	str	r2, [sp, #16]
 800a2a0:	f000 ff18 	bl	800b0d4 <__i2b>
 800a2a4:	4607      	mov	r7, r0
 800a2a6:	2d00      	cmp	r5, #0
 800a2a8:	dd0b      	ble.n	800a2c2 <_dtoa_r+0x78a>
 800a2aa:	9b04      	ldr	r3, [sp, #16]
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	dd08      	ble.n	800a2c2 <_dtoa_r+0x78a>
 800a2b0:	42ab      	cmp	r3, r5
 800a2b2:	9a04      	ldr	r2, [sp, #16]
 800a2b4:	bfa8      	it	ge
 800a2b6:	462b      	movge	r3, r5
 800a2b8:	eba8 0803 	sub.w	r8, r8, r3
 800a2bc:	1aed      	subs	r5, r5, r3
 800a2be:	1ad3      	subs	r3, r2, r3
 800a2c0:	9304      	str	r3, [sp, #16]
 800a2c2:	9b06      	ldr	r3, [sp, #24]
 800a2c4:	b1fb      	cbz	r3, 800a306 <_dtoa_r+0x7ce>
 800a2c6:	9b08      	ldr	r3, [sp, #32]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	f000 809f 	beq.w	800a40c <_dtoa_r+0x8d4>
 800a2ce:	2e00      	cmp	r6, #0
 800a2d0:	dd11      	ble.n	800a2f6 <_dtoa_r+0x7be>
 800a2d2:	4639      	mov	r1, r7
 800a2d4:	4632      	mov	r2, r6
 800a2d6:	4620      	mov	r0, r4
 800a2d8:	f000 ffb8 	bl	800b24c <__pow5mult>
 800a2dc:	465a      	mov	r2, fp
 800a2de:	4601      	mov	r1, r0
 800a2e0:	4607      	mov	r7, r0
 800a2e2:	4620      	mov	r0, r4
 800a2e4:	f000 ff0c 	bl	800b100 <__multiply>
 800a2e8:	4659      	mov	r1, fp
 800a2ea:	9007      	str	r0, [sp, #28]
 800a2ec:	4620      	mov	r0, r4
 800a2ee:	f000 fdeb 	bl	800aec8 <_Bfree>
 800a2f2:	9b07      	ldr	r3, [sp, #28]
 800a2f4:	469b      	mov	fp, r3
 800a2f6:	9b06      	ldr	r3, [sp, #24]
 800a2f8:	1b9a      	subs	r2, r3, r6
 800a2fa:	d004      	beq.n	800a306 <_dtoa_r+0x7ce>
 800a2fc:	4659      	mov	r1, fp
 800a2fe:	4620      	mov	r0, r4
 800a300:	f000 ffa4 	bl	800b24c <__pow5mult>
 800a304:	4683      	mov	fp, r0
 800a306:	2101      	movs	r1, #1
 800a308:	4620      	mov	r0, r4
 800a30a:	f000 fee3 	bl	800b0d4 <__i2b>
 800a30e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a310:	2b00      	cmp	r3, #0
 800a312:	4606      	mov	r6, r0
 800a314:	dd7c      	ble.n	800a410 <_dtoa_r+0x8d8>
 800a316:	461a      	mov	r2, r3
 800a318:	4601      	mov	r1, r0
 800a31a:	4620      	mov	r0, r4
 800a31c:	f000 ff96 	bl	800b24c <__pow5mult>
 800a320:	9b05      	ldr	r3, [sp, #20]
 800a322:	2b01      	cmp	r3, #1
 800a324:	4606      	mov	r6, r0
 800a326:	dd76      	ble.n	800a416 <_dtoa_r+0x8de>
 800a328:	2300      	movs	r3, #0
 800a32a:	9306      	str	r3, [sp, #24]
 800a32c:	6933      	ldr	r3, [r6, #16]
 800a32e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a332:	6918      	ldr	r0, [r3, #16]
 800a334:	f000 fe7e 	bl	800b034 <__hi0bits>
 800a338:	f1c0 0020 	rsb	r0, r0, #32
 800a33c:	9b04      	ldr	r3, [sp, #16]
 800a33e:	4418      	add	r0, r3
 800a340:	f010 001f 	ands.w	r0, r0, #31
 800a344:	f000 8086 	beq.w	800a454 <_dtoa_r+0x91c>
 800a348:	f1c0 0320 	rsb	r3, r0, #32
 800a34c:	2b04      	cmp	r3, #4
 800a34e:	dd7f      	ble.n	800a450 <_dtoa_r+0x918>
 800a350:	f1c0 001c 	rsb	r0, r0, #28
 800a354:	9b04      	ldr	r3, [sp, #16]
 800a356:	4403      	add	r3, r0
 800a358:	4480      	add	r8, r0
 800a35a:	4405      	add	r5, r0
 800a35c:	9304      	str	r3, [sp, #16]
 800a35e:	f1b8 0f00 	cmp.w	r8, #0
 800a362:	dd05      	ble.n	800a370 <_dtoa_r+0x838>
 800a364:	4659      	mov	r1, fp
 800a366:	4642      	mov	r2, r8
 800a368:	4620      	mov	r0, r4
 800a36a:	f000 ffc9 	bl	800b300 <__lshift>
 800a36e:	4683      	mov	fp, r0
 800a370:	9b04      	ldr	r3, [sp, #16]
 800a372:	2b00      	cmp	r3, #0
 800a374:	dd05      	ble.n	800a382 <_dtoa_r+0x84a>
 800a376:	4631      	mov	r1, r6
 800a378:	461a      	mov	r2, r3
 800a37a:	4620      	mov	r0, r4
 800a37c:	f000 ffc0 	bl	800b300 <__lshift>
 800a380:	4606      	mov	r6, r0
 800a382:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a384:	2b00      	cmp	r3, #0
 800a386:	d069      	beq.n	800a45c <_dtoa_r+0x924>
 800a388:	4631      	mov	r1, r6
 800a38a:	4658      	mov	r0, fp
 800a38c:	f001 f824 	bl	800b3d8 <__mcmp>
 800a390:	2800      	cmp	r0, #0
 800a392:	da63      	bge.n	800a45c <_dtoa_r+0x924>
 800a394:	2300      	movs	r3, #0
 800a396:	4659      	mov	r1, fp
 800a398:	220a      	movs	r2, #10
 800a39a:	4620      	mov	r0, r4
 800a39c:	f000 fdb6 	bl	800af0c <__multadd>
 800a3a0:	9b08      	ldr	r3, [sp, #32]
 800a3a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a3a6:	4683      	mov	fp, r0
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	f000 818f 	beq.w	800a6cc <_dtoa_r+0xb94>
 800a3ae:	4639      	mov	r1, r7
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	220a      	movs	r2, #10
 800a3b4:	4620      	mov	r0, r4
 800a3b6:	f000 fda9 	bl	800af0c <__multadd>
 800a3ba:	f1b9 0f00 	cmp.w	r9, #0
 800a3be:	4607      	mov	r7, r0
 800a3c0:	f300 808e 	bgt.w	800a4e0 <_dtoa_r+0x9a8>
 800a3c4:	9b05      	ldr	r3, [sp, #20]
 800a3c6:	2b02      	cmp	r3, #2
 800a3c8:	dc50      	bgt.n	800a46c <_dtoa_r+0x934>
 800a3ca:	e089      	b.n	800a4e0 <_dtoa_r+0x9a8>
 800a3cc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a3ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a3d2:	e75d      	b.n	800a290 <_dtoa_r+0x758>
 800a3d4:	9b01      	ldr	r3, [sp, #4]
 800a3d6:	1e5e      	subs	r6, r3, #1
 800a3d8:	9b06      	ldr	r3, [sp, #24]
 800a3da:	42b3      	cmp	r3, r6
 800a3dc:	bfbf      	itttt	lt
 800a3de:	9b06      	ldrlt	r3, [sp, #24]
 800a3e0:	9606      	strlt	r6, [sp, #24]
 800a3e2:	1af2      	sublt	r2, r6, r3
 800a3e4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800a3e6:	bfb6      	itet	lt
 800a3e8:	189b      	addlt	r3, r3, r2
 800a3ea:	1b9e      	subge	r6, r3, r6
 800a3ec:	930d      	strlt	r3, [sp, #52]	; 0x34
 800a3ee:	9b01      	ldr	r3, [sp, #4]
 800a3f0:	bfb8      	it	lt
 800a3f2:	2600      	movlt	r6, #0
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	bfb5      	itete	lt
 800a3f8:	eba8 0503 	sublt.w	r5, r8, r3
 800a3fc:	9b01      	ldrge	r3, [sp, #4]
 800a3fe:	2300      	movlt	r3, #0
 800a400:	4645      	movge	r5, r8
 800a402:	e747      	b.n	800a294 <_dtoa_r+0x75c>
 800a404:	9e06      	ldr	r6, [sp, #24]
 800a406:	9f08      	ldr	r7, [sp, #32]
 800a408:	4645      	mov	r5, r8
 800a40a:	e74c      	b.n	800a2a6 <_dtoa_r+0x76e>
 800a40c:	9a06      	ldr	r2, [sp, #24]
 800a40e:	e775      	b.n	800a2fc <_dtoa_r+0x7c4>
 800a410:	9b05      	ldr	r3, [sp, #20]
 800a412:	2b01      	cmp	r3, #1
 800a414:	dc18      	bgt.n	800a448 <_dtoa_r+0x910>
 800a416:	9b02      	ldr	r3, [sp, #8]
 800a418:	b9b3      	cbnz	r3, 800a448 <_dtoa_r+0x910>
 800a41a:	9b03      	ldr	r3, [sp, #12]
 800a41c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a420:	b9a3      	cbnz	r3, 800a44c <_dtoa_r+0x914>
 800a422:	9b03      	ldr	r3, [sp, #12]
 800a424:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a428:	0d1b      	lsrs	r3, r3, #20
 800a42a:	051b      	lsls	r3, r3, #20
 800a42c:	b12b      	cbz	r3, 800a43a <_dtoa_r+0x902>
 800a42e:	9b04      	ldr	r3, [sp, #16]
 800a430:	3301      	adds	r3, #1
 800a432:	9304      	str	r3, [sp, #16]
 800a434:	f108 0801 	add.w	r8, r8, #1
 800a438:	2301      	movs	r3, #1
 800a43a:	9306      	str	r3, [sp, #24]
 800a43c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a43e:	2b00      	cmp	r3, #0
 800a440:	f47f af74 	bne.w	800a32c <_dtoa_r+0x7f4>
 800a444:	2001      	movs	r0, #1
 800a446:	e779      	b.n	800a33c <_dtoa_r+0x804>
 800a448:	2300      	movs	r3, #0
 800a44a:	e7f6      	b.n	800a43a <_dtoa_r+0x902>
 800a44c:	9b02      	ldr	r3, [sp, #8]
 800a44e:	e7f4      	b.n	800a43a <_dtoa_r+0x902>
 800a450:	d085      	beq.n	800a35e <_dtoa_r+0x826>
 800a452:	4618      	mov	r0, r3
 800a454:	301c      	adds	r0, #28
 800a456:	e77d      	b.n	800a354 <_dtoa_r+0x81c>
 800a458:	40240000 	.word	0x40240000
 800a45c:	9b01      	ldr	r3, [sp, #4]
 800a45e:	2b00      	cmp	r3, #0
 800a460:	dc38      	bgt.n	800a4d4 <_dtoa_r+0x99c>
 800a462:	9b05      	ldr	r3, [sp, #20]
 800a464:	2b02      	cmp	r3, #2
 800a466:	dd35      	ble.n	800a4d4 <_dtoa_r+0x99c>
 800a468:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800a46c:	f1b9 0f00 	cmp.w	r9, #0
 800a470:	d10d      	bne.n	800a48e <_dtoa_r+0x956>
 800a472:	4631      	mov	r1, r6
 800a474:	464b      	mov	r3, r9
 800a476:	2205      	movs	r2, #5
 800a478:	4620      	mov	r0, r4
 800a47a:	f000 fd47 	bl	800af0c <__multadd>
 800a47e:	4601      	mov	r1, r0
 800a480:	4606      	mov	r6, r0
 800a482:	4658      	mov	r0, fp
 800a484:	f000 ffa8 	bl	800b3d8 <__mcmp>
 800a488:	2800      	cmp	r0, #0
 800a48a:	f73f adbd 	bgt.w	800a008 <_dtoa_r+0x4d0>
 800a48e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a490:	9d00      	ldr	r5, [sp, #0]
 800a492:	ea6f 0a03 	mvn.w	sl, r3
 800a496:	f04f 0800 	mov.w	r8, #0
 800a49a:	4631      	mov	r1, r6
 800a49c:	4620      	mov	r0, r4
 800a49e:	f000 fd13 	bl	800aec8 <_Bfree>
 800a4a2:	2f00      	cmp	r7, #0
 800a4a4:	f43f aeb4 	beq.w	800a210 <_dtoa_r+0x6d8>
 800a4a8:	f1b8 0f00 	cmp.w	r8, #0
 800a4ac:	d005      	beq.n	800a4ba <_dtoa_r+0x982>
 800a4ae:	45b8      	cmp	r8, r7
 800a4b0:	d003      	beq.n	800a4ba <_dtoa_r+0x982>
 800a4b2:	4641      	mov	r1, r8
 800a4b4:	4620      	mov	r0, r4
 800a4b6:	f000 fd07 	bl	800aec8 <_Bfree>
 800a4ba:	4639      	mov	r1, r7
 800a4bc:	4620      	mov	r0, r4
 800a4be:	f000 fd03 	bl	800aec8 <_Bfree>
 800a4c2:	e6a5      	b.n	800a210 <_dtoa_r+0x6d8>
 800a4c4:	2600      	movs	r6, #0
 800a4c6:	4637      	mov	r7, r6
 800a4c8:	e7e1      	b.n	800a48e <_dtoa_r+0x956>
 800a4ca:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800a4cc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800a4d0:	4637      	mov	r7, r6
 800a4d2:	e599      	b.n	800a008 <_dtoa_r+0x4d0>
 800a4d4:	9b08      	ldr	r3, [sp, #32]
 800a4d6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	f000 80fd 	beq.w	800a6da <_dtoa_r+0xba2>
 800a4e0:	2d00      	cmp	r5, #0
 800a4e2:	dd05      	ble.n	800a4f0 <_dtoa_r+0x9b8>
 800a4e4:	4639      	mov	r1, r7
 800a4e6:	462a      	mov	r2, r5
 800a4e8:	4620      	mov	r0, r4
 800a4ea:	f000 ff09 	bl	800b300 <__lshift>
 800a4ee:	4607      	mov	r7, r0
 800a4f0:	9b06      	ldr	r3, [sp, #24]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d05c      	beq.n	800a5b0 <_dtoa_r+0xa78>
 800a4f6:	6879      	ldr	r1, [r7, #4]
 800a4f8:	4620      	mov	r0, r4
 800a4fa:	f000 fca5 	bl	800ae48 <_Balloc>
 800a4fe:	4605      	mov	r5, r0
 800a500:	b928      	cbnz	r0, 800a50e <_dtoa_r+0x9d6>
 800a502:	4b80      	ldr	r3, [pc, #512]	; (800a704 <_dtoa_r+0xbcc>)
 800a504:	4602      	mov	r2, r0
 800a506:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a50a:	f7ff bb2e 	b.w	8009b6a <_dtoa_r+0x32>
 800a50e:	693a      	ldr	r2, [r7, #16]
 800a510:	3202      	adds	r2, #2
 800a512:	0092      	lsls	r2, r2, #2
 800a514:	f107 010c 	add.w	r1, r7, #12
 800a518:	300c      	adds	r0, #12
 800a51a:	f000 fc87 	bl	800ae2c <memcpy>
 800a51e:	2201      	movs	r2, #1
 800a520:	4629      	mov	r1, r5
 800a522:	4620      	mov	r0, r4
 800a524:	f000 feec 	bl	800b300 <__lshift>
 800a528:	9b00      	ldr	r3, [sp, #0]
 800a52a:	3301      	adds	r3, #1
 800a52c:	9301      	str	r3, [sp, #4]
 800a52e:	9b00      	ldr	r3, [sp, #0]
 800a530:	444b      	add	r3, r9
 800a532:	9307      	str	r3, [sp, #28]
 800a534:	9b02      	ldr	r3, [sp, #8]
 800a536:	f003 0301 	and.w	r3, r3, #1
 800a53a:	46b8      	mov	r8, r7
 800a53c:	9306      	str	r3, [sp, #24]
 800a53e:	4607      	mov	r7, r0
 800a540:	9b01      	ldr	r3, [sp, #4]
 800a542:	4631      	mov	r1, r6
 800a544:	3b01      	subs	r3, #1
 800a546:	4658      	mov	r0, fp
 800a548:	9302      	str	r3, [sp, #8]
 800a54a:	f7ff fa67 	bl	8009a1c <quorem>
 800a54e:	4603      	mov	r3, r0
 800a550:	3330      	adds	r3, #48	; 0x30
 800a552:	9004      	str	r0, [sp, #16]
 800a554:	4641      	mov	r1, r8
 800a556:	4658      	mov	r0, fp
 800a558:	9308      	str	r3, [sp, #32]
 800a55a:	f000 ff3d 	bl	800b3d8 <__mcmp>
 800a55e:	463a      	mov	r2, r7
 800a560:	4681      	mov	r9, r0
 800a562:	4631      	mov	r1, r6
 800a564:	4620      	mov	r0, r4
 800a566:	f000 ff53 	bl	800b410 <__mdiff>
 800a56a:	68c2      	ldr	r2, [r0, #12]
 800a56c:	9b08      	ldr	r3, [sp, #32]
 800a56e:	4605      	mov	r5, r0
 800a570:	bb02      	cbnz	r2, 800a5b4 <_dtoa_r+0xa7c>
 800a572:	4601      	mov	r1, r0
 800a574:	4658      	mov	r0, fp
 800a576:	f000 ff2f 	bl	800b3d8 <__mcmp>
 800a57a:	9b08      	ldr	r3, [sp, #32]
 800a57c:	4602      	mov	r2, r0
 800a57e:	4629      	mov	r1, r5
 800a580:	4620      	mov	r0, r4
 800a582:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800a586:	f000 fc9f 	bl	800aec8 <_Bfree>
 800a58a:	9b05      	ldr	r3, [sp, #20]
 800a58c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a58e:	9d01      	ldr	r5, [sp, #4]
 800a590:	ea43 0102 	orr.w	r1, r3, r2
 800a594:	9b06      	ldr	r3, [sp, #24]
 800a596:	430b      	orrs	r3, r1
 800a598:	9b08      	ldr	r3, [sp, #32]
 800a59a:	d10d      	bne.n	800a5b8 <_dtoa_r+0xa80>
 800a59c:	2b39      	cmp	r3, #57	; 0x39
 800a59e:	d029      	beq.n	800a5f4 <_dtoa_r+0xabc>
 800a5a0:	f1b9 0f00 	cmp.w	r9, #0
 800a5a4:	dd01      	ble.n	800a5aa <_dtoa_r+0xa72>
 800a5a6:	9b04      	ldr	r3, [sp, #16]
 800a5a8:	3331      	adds	r3, #49	; 0x31
 800a5aa:	9a02      	ldr	r2, [sp, #8]
 800a5ac:	7013      	strb	r3, [r2, #0]
 800a5ae:	e774      	b.n	800a49a <_dtoa_r+0x962>
 800a5b0:	4638      	mov	r0, r7
 800a5b2:	e7b9      	b.n	800a528 <_dtoa_r+0x9f0>
 800a5b4:	2201      	movs	r2, #1
 800a5b6:	e7e2      	b.n	800a57e <_dtoa_r+0xa46>
 800a5b8:	f1b9 0f00 	cmp.w	r9, #0
 800a5bc:	db06      	blt.n	800a5cc <_dtoa_r+0xa94>
 800a5be:	9905      	ldr	r1, [sp, #20]
 800a5c0:	ea41 0909 	orr.w	r9, r1, r9
 800a5c4:	9906      	ldr	r1, [sp, #24]
 800a5c6:	ea59 0101 	orrs.w	r1, r9, r1
 800a5ca:	d120      	bne.n	800a60e <_dtoa_r+0xad6>
 800a5cc:	2a00      	cmp	r2, #0
 800a5ce:	ddec      	ble.n	800a5aa <_dtoa_r+0xa72>
 800a5d0:	4659      	mov	r1, fp
 800a5d2:	2201      	movs	r2, #1
 800a5d4:	4620      	mov	r0, r4
 800a5d6:	9301      	str	r3, [sp, #4]
 800a5d8:	f000 fe92 	bl	800b300 <__lshift>
 800a5dc:	4631      	mov	r1, r6
 800a5de:	4683      	mov	fp, r0
 800a5e0:	f000 fefa 	bl	800b3d8 <__mcmp>
 800a5e4:	2800      	cmp	r0, #0
 800a5e6:	9b01      	ldr	r3, [sp, #4]
 800a5e8:	dc02      	bgt.n	800a5f0 <_dtoa_r+0xab8>
 800a5ea:	d1de      	bne.n	800a5aa <_dtoa_r+0xa72>
 800a5ec:	07da      	lsls	r2, r3, #31
 800a5ee:	d5dc      	bpl.n	800a5aa <_dtoa_r+0xa72>
 800a5f0:	2b39      	cmp	r3, #57	; 0x39
 800a5f2:	d1d8      	bne.n	800a5a6 <_dtoa_r+0xa6e>
 800a5f4:	9a02      	ldr	r2, [sp, #8]
 800a5f6:	2339      	movs	r3, #57	; 0x39
 800a5f8:	7013      	strb	r3, [r2, #0]
 800a5fa:	462b      	mov	r3, r5
 800a5fc:	461d      	mov	r5, r3
 800a5fe:	3b01      	subs	r3, #1
 800a600:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a604:	2a39      	cmp	r2, #57	; 0x39
 800a606:	d050      	beq.n	800a6aa <_dtoa_r+0xb72>
 800a608:	3201      	adds	r2, #1
 800a60a:	701a      	strb	r2, [r3, #0]
 800a60c:	e745      	b.n	800a49a <_dtoa_r+0x962>
 800a60e:	2a00      	cmp	r2, #0
 800a610:	dd03      	ble.n	800a61a <_dtoa_r+0xae2>
 800a612:	2b39      	cmp	r3, #57	; 0x39
 800a614:	d0ee      	beq.n	800a5f4 <_dtoa_r+0xabc>
 800a616:	3301      	adds	r3, #1
 800a618:	e7c7      	b.n	800a5aa <_dtoa_r+0xa72>
 800a61a:	9a01      	ldr	r2, [sp, #4]
 800a61c:	9907      	ldr	r1, [sp, #28]
 800a61e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a622:	428a      	cmp	r2, r1
 800a624:	d02a      	beq.n	800a67c <_dtoa_r+0xb44>
 800a626:	4659      	mov	r1, fp
 800a628:	2300      	movs	r3, #0
 800a62a:	220a      	movs	r2, #10
 800a62c:	4620      	mov	r0, r4
 800a62e:	f000 fc6d 	bl	800af0c <__multadd>
 800a632:	45b8      	cmp	r8, r7
 800a634:	4683      	mov	fp, r0
 800a636:	f04f 0300 	mov.w	r3, #0
 800a63a:	f04f 020a 	mov.w	r2, #10
 800a63e:	4641      	mov	r1, r8
 800a640:	4620      	mov	r0, r4
 800a642:	d107      	bne.n	800a654 <_dtoa_r+0xb1c>
 800a644:	f000 fc62 	bl	800af0c <__multadd>
 800a648:	4680      	mov	r8, r0
 800a64a:	4607      	mov	r7, r0
 800a64c:	9b01      	ldr	r3, [sp, #4]
 800a64e:	3301      	adds	r3, #1
 800a650:	9301      	str	r3, [sp, #4]
 800a652:	e775      	b.n	800a540 <_dtoa_r+0xa08>
 800a654:	f000 fc5a 	bl	800af0c <__multadd>
 800a658:	4639      	mov	r1, r7
 800a65a:	4680      	mov	r8, r0
 800a65c:	2300      	movs	r3, #0
 800a65e:	220a      	movs	r2, #10
 800a660:	4620      	mov	r0, r4
 800a662:	f000 fc53 	bl	800af0c <__multadd>
 800a666:	4607      	mov	r7, r0
 800a668:	e7f0      	b.n	800a64c <_dtoa_r+0xb14>
 800a66a:	f1b9 0f00 	cmp.w	r9, #0
 800a66e:	9a00      	ldr	r2, [sp, #0]
 800a670:	bfcc      	ite	gt
 800a672:	464d      	movgt	r5, r9
 800a674:	2501      	movle	r5, #1
 800a676:	4415      	add	r5, r2
 800a678:	f04f 0800 	mov.w	r8, #0
 800a67c:	4659      	mov	r1, fp
 800a67e:	2201      	movs	r2, #1
 800a680:	4620      	mov	r0, r4
 800a682:	9301      	str	r3, [sp, #4]
 800a684:	f000 fe3c 	bl	800b300 <__lshift>
 800a688:	4631      	mov	r1, r6
 800a68a:	4683      	mov	fp, r0
 800a68c:	f000 fea4 	bl	800b3d8 <__mcmp>
 800a690:	2800      	cmp	r0, #0
 800a692:	dcb2      	bgt.n	800a5fa <_dtoa_r+0xac2>
 800a694:	d102      	bne.n	800a69c <_dtoa_r+0xb64>
 800a696:	9b01      	ldr	r3, [sp, #4]
 800a698:	07db      	lsls	r3, r3, #31
 800a69a:	d4ae      	bmi.n	800a5fa <_dtoa_r+0xac2>
 800a69c:	462b      	mov	r3, r5
 800a69e:	461d      	mov	r5, r3
 800a6a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a6a4:	2a30      	cmp	r2, #48	; 0x30
 800a6a6:	d0fa      	beq.n	800a69e <_dtoa_r+0xb66>
 800a6a8:	e6f7      	b.n	800a49a <_dtoa_r+0x962>
 800a6aa:	9a00      	ldr	r2, [sp, #0]
 800a6ac:	429a      	cmp	r2, r3
 800a6ae:	d1a5      	bne.n	800a5fc <_dtoa_r+0xac4>
 800a6b0:	f10a 0a01 	add.w	sl, sl, #1
 800a6b4:	2331      	movs	r3, #49	; 0x31
 800a6b6:	e779      	b.n	800a5ac <_dtoa_r+0xa74>
 800a6b8:	4b13      	ldr	r3, [pc, #76]	; (800a708 <_dtoa_r+0xbd0>)
 800a6ba:	f7ff baaf 	b.w	8009c1c <_dtoa_r+0xe4>
 800a6be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	f47f aa86 	bne.w	8009bd2 <_dtoa_r+0x9a>
 800a6c6:	4b11      	ldr	r3, [pc, #68]	; (800a70c <_dtoa_r+0xbd4>)
 800a6c8:	f7ff baa8 	b.w	8009c1c <_dtoa_r+0xe4>
 800a6cc:	f1b9 0f00 	cmp.w	r9, #0
 800a6d0:	dc03      	bgt.n	800a6da <_dtoa_r+0xba2>
 800a6d2:	9b05      	ldr	r3, [sp, #20]
 800a6d4:	2b02      	cmp	r3, #2
 800a6d6:	f73f aec9 	bgt.w	800a46c <_dtoa_r+0x934>
 800a6da:	9d00      	ldr	r5, [sp, #0]
 800a6dc:	4631      	mov	r1, r6
 800a6de:	4658      	mov	r0, fp
 800a6e0:	f7ff f99c 	bl	8009a1c <quorem>
 800a6e4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800a6e8:	f805 3b01 	strb.w	r3, [r5], #1
 800a6ec:	9a00      	ldr	r2, [sp, #0]
 800a6ee:	1aaa      	subs	r2, r5, r2
 800a6f0:	4591      	cmp	r9, r2
 800a6f2:	ddba      	ble.n	800a66a <_dtoa_r+0xb32>
 800a6f4:	4659      	mov	r1, fp
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	220a      	movs	r2, #10
 800a6fa:	4620      	mov	r0, r4
 800a6fc:	f000 fc06 	bl	800af0c <__multadd>
 800a700:	4683      	mov	fp, r0
 800a702:	e7eb      	b.n	800a6dc <_dtoa_r+0xba4>
 800a704:	0800e89c 	.word	0x0800e89c
 800a708:	0800e698 	.word	0x0800e698
 800a70c:	0800e819 	.word	0x0800e819

0800a710 <rshift>:
 800a710:	6903      	ldr	r3, [r0, #16]
 800a712:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a716:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a71a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a71e:	f100 0414 	add.w	r4, r0, #20
 800a722:	dd45      	ble.n	800a7b0 <rshift+0xa0>
 800a724:	f011 011f 	ands.w	r1, r1, #31
 800a728:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a72c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a730:	d10c      	bne.n	800a74c <rshift+0x3c>
 800a732:	f100 0710 	add.w	r7, r0, #16
 800a736:	4629      	mov	r1, r5
 800a738:	42b1      	cmp	r1, r6
 800a73a:	d334      	bcc.n	800a7a6 <rshift+0x96>
 800a73c:	1a9b      	subs	r3, r3, r2
 800a73e:	009b      	lsls	r3, r3, #2
 800a740:	1eea      	subs	r2, r5, #3
 800a742:	4296      	cmp	r6, r2
 800a744:	bf38      	it	cc
 800a746:	2300      	movcc	r3, #0
 800a748:	4423      	add	r3, r4
 800a74a:	e015      	b.n	800a778 <rshift+0x68>
 800a74c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a750:	f1c1 0820 	rsb	r8, r1, #32
 800a754:	40cf      	lsrs	r7, r1
 800a756:	f105 0e04 	add.w	lr, r5, #4
 800a75a:	46a1      	mov	r9, r4
 800a75c:	4576      	cmp	r6, lr
 800a75e:	46f4      	mov	ip, lr
 800a760:	d815      	bhi.n	800a78e <rshift+0x7e>
 800a762:	1a9b      	subs	r3, r3, r2
 800a764:	009a      	lsls	r2, r3, #2
 800a766:	3a04      	subs	r2, #4
 800a768:	3501      	adds	r5, #1
 800a76a:	42ae      	cmp	r6, r5
 800a76c:	bf38      	it	cc
 800a76e:	2200      	movcc	r2, #0
 800a770:	18a3      	adds	r3, r4, r2
 800a772:	50a7      	str	r7, [r4, r2]
 800a774:	b107      	cbz	r7, 800a778 <rshift+0x68>
 800a776:	3304      	adds	r3, #4
 800a778:	1b1a      	subs	r2, r3, r4
 800a77a:	42a3      	cmp	r3, r4
 800a77c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a780:	bf08      	it	eq
 800a782:	2300      	moveq	r3, #0
 800a784:	6102      	str	r2, [r0, #16]
 800a786:	bf08      	it	eq
 800a788:	6143      	streq	r3, [r0, #20]
 800a78a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a78e:	f8dc c000 	ldr.w	ip, [ip]
 800a792:	fa0c fc08 	lsl.w	ip, ip, r8
 800a796:	ea4c 0707 	orr.w	r7, ip, r7
 800a79a:	f849 7b04 	str.w	r7, [r9], #4
 800a79e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a7a2:	40cf      	lsrs	r7, r1
 800a7a4:	e7da      	b.n	800a75c <rshift+0x4c>
 800a7a6:	f851 cb04 	ldr.w	ip, [r1], #4
 800a7aa:	f847 cf04 	str.w	ip, [r7, #4]!
 800a7ae:	e7c3      	b.n	800a738 <rshift+0x28>
 800a7b0:	4623      	mov	r3, r4
 800a7b2:	e7e1      	b.n	800a778 <rshift+0x68>

0800a7b4 <__hexdig_fun>:
 800a7b4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a7b8:	2b09      	cmp	r3, #9
 800a7ba:	d802      	bhi.n	800a7c2 <__hexdig_fun+0xe>
 800a7bc:	3820      	subs	r0, #32
 800a7be:	b2c0      	uxtb	r0, r0
 800a7c0:	4770      	bx	lr
 800a7c2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a7c6:	2b05      	cmp	r3, #5
 800a7c8:	d801      	bhi.n	800a7ce <__hexdig_fun+0x1a>
 800a7ca:	3847      	subs	r0, #71	; 0x47
 800a7cc:	e7f7      	b.n	800a7be <__hexdig_fun+0xa>
 800a7ce:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a7d2:	2b05      	cmp	r3, #5
 800a7d4:	d801      	bhi.n	800a7da <__hexdig_fun+0x26>
 800a7d6:	3827      	subs	r0, #39	; 0x27
 800a7d8:	e7f1      	b.n	800a7be <__hexdig_fun+0xa>
 800a7da:	2000      	movs	r0, #0
 800a7dc:	4770      	bx	lr
	...

0800a7e0 <__gethex>:
 800a7e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7e4:	ed2d 8b02 	vpush	{d8}
 800a7e8:	b089      	sub	sp, #36	; 0x24
 800a7ea:	ee08 0a10 	vmov	s16, r0
 800a7ee:	9304      	str	r3, [sp, #16]
 800a7f0:	4bbc      	ldr	r3, [pc, #752]	; (800aae4 <__gethex+0x304>)
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	9301      	str	r3, [sp, #4]
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	468b      	mov	fp, r1
 800a7fa:	4690      	mov	r8, r2
 800a7fc:	f7f5 fce8 	bl	80001d0 <strlen>
 800a800:	9b01      	ldr	r3, [sp, #4]
 800a802:	f8db 2000 	ldr.w	r2, [fp]
 800a806:	4403      	add	r3, r0
 800a808:	4682      	mov	sl, r0
 800a80a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a80e:	9305      	str	r3, [sp, #20]
 800a810:	1c93      	adds	r3, r2, #2
 800a812:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a816:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a81a:	32fe      	adds	r2, #254	; 0xfe
 800a81c:	18d1      	adds	r1, r2, r3
 800a81e:	461f      	mov	r7, r3
 800a820:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a824:	9100      	str	r1, [sp, #0]
 800a826:	2830      	cmp	r0, #48	; 0x30
 800a828:	d0f8      	beq.n	800a81c <__gethex+0x3c>
 800a82a:	f7ff ffc3 	bl	800a7b4 <__hexdig_fun>
 800a82e:	4604      	mov	r4, r0
 800a830:	2800      	cmp	r0, #0
 800a832:	d13a      	bne.n	800a8aa <__gethex+0xca>
 800a834:	9901      	ldr	r1, [sp, #4]
 800a836:	4652      	mov	r2, sl
 800a838:	4638      	mov	r0, r7
 800a83a:	f001 f9ed 	bl	800bc18 <strncmp>
 800a83e:	4605      	mov	r5, r0
 800a840:	2800      	cmp	r0, #0
 800a842:	d168      	bne.n	800a916 <__gethex+0x136>
 800a844:	f817 000a 	ldrb.w	r0, [r7, sl]
 800a848:	eb07 060a 	add.w	r6, r7, sl
 800a84c:	f7ff ffb2 	bl	800a7b4 <__hexdig_fun>
 800a850:	2800      	cmp	r0, #0
 800a852:	d062      	beq.n	800a91a <__gethex+0x13a>
 800a854:	4633      	mov	r3, r6
 800a856:	7818      	ldrb	r0, [r3, #0]
 800a858:	2830      	cmp	r0, #48	; 0x30
 800a85a:	461f      	mov	r7, r3
 800a85c:	f103 0301 	add.w	r3, r3, #1
 800a860:	d0f9      	beq.n	800a856 <__gethex+0x76>
 800a862:	f7ff ffa7 	bl	800a7b4 <__hexdig_fun>
 800a866:	2301      	movs	r3, #1
 800a868:	fab0 f480 	clz	r4, r0
 800a86c:	0964      	lsrs	r4, r4, #5
 800a86e:	4635      	mov	r5, r6
 800a870:	9300      	str	r3, [sp, #0]
 800a872:	463a      	mov	r2, r7
 800a874:	4616      	mov	r6, r2
 800a876:	3201      	adds	r2, #1
 800a878:	7830      	ldrb	r0, [r6, #0]
 800a87a:	f7ff ff9b 	bl	800a7b4 <__hexdig_fun>
 800a87e:	2800      	cmp	r0, #0
 800a880:	d1f8      	bne.n	800a874 <__gethex+0x94>
 800a882:	9901      	ldr	r1, [sp, #4]
 800a884:	4652      	mov	r2, sl
 800a886:	4630      	mov	r0, r6
 800a888:	f001 f9c6 	bl	800bc18 <strncmp>
 800a88c:	b980      	cbnz	r0, 800a8b0 <__gethex+0xd0>
 800a88e:	b94d      	cbnz	r5, 800a8a4 <__gethex+0xc4>
 800a890:	eb06 050a 	add.w	r5, r6, sl
 800a894:	462a      	mov	r2, r5
 800a896:	4616      	mov	r6, r2
 800a898:	3201      	adds	r2, #1
 800a89a:	7830      	ldrb	r0, [r6, #0]
 800a89c:	f7ff ff8a 	bl	800a7b4 <__hexdig_fun>
 800a8a0:	2800      	cmp	r0, #0
 800a8a2:	d1f8      	bne.n	800a896 <__gethex+0xb6>
 800a8a4:	1bad      	subs	r5, r5, r6
 800a8a6:	00ad      	lsls	r5, r5, #2
 800a8a8:	e004      	b.n	800a8b4 <__gethex+0xd4>
 800a8aa:	2400      	movs	r4, #0
 800a8ac:	4625      	mov	r5, r4
 800a8ae:	e7e0      	b.n	800a872 <__gethex+0x92>
 800a8b0:	2d00      	cmp	r5, #0
 800a8b2:	d1f7      	bne.n	800a8a4 <__gethex+0xc4>
 800a8b4:	7833      	ldrb	r3, [r6, #0]
 800a8b6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a8ba:	2b50      	cmp	r3, #80	; 0x50
 800a8bc:	d13b      	bne.n	800a936 <__gethex+0x156>
 800a8be:	7873      	ldrb	r3, [r6, #1]
 800a8c0:	2b2b      	cmp	r3, #43	; 0x2b
 800a8c2:	d02c      	beq.n	800a91e <__gethex+0x13e>
 800a8c4:	2b2d      	cmp	r3, #45	; 0x2d
 800a8c6:	d02e      	beq.n	800a926 <__gethex+0x146>
 800a8c8:	1c71      	adds	r1, r6, #1
 800a8ca:	f04f 0900 	mov.w	r9, #0
 800a8ce:	7808      	ldrb	r0, [r1, #0]
 800a8d0:	f7ff ff70 	bl	800a7b4 <__hexdig_fun>
 800a8d4:	1e43      	subs	r3, r0, #1
 800a8d6:	b2db      	uxtb	r3, r3
 800a8d8:	2b18      	cmp	r3, #24
 800a8da:	d82c      	bhi.n	800a936 <__gethex+0x156>
 800a8dc:	f1a0 0210 	sub.w	r2, r0, #16
 800a8e0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a8e4:	f7ff ff66 	bl	800a7b4 <__hexdig_fun>
 800a8e8:	1e43      	subs	r3, r0, #1
 800a8ea:	b2db      	uxtb	r3, r3
 800a8ec:	2b18      	cmp	r3, #24
 800a8ee:	d91d      	bls.n	800a92c <__gethex+0x14c>
 800a8f0:	f1b9 0f00 	cmp.w	r9, #0
 800a8f4:	d000      	beq.n	800a8f8 <__gethex+0x118>
 800a8f6:	4252      	negs	r2, r2
 800a8f8:	4415      	add	r5, r2
 800a8fa:	f8cb 1000 	str.w	r1, [fp]
 800a8fe:	b1e4      	cbz	r4, 800a93a <__gethex+0x15a>
 800a900:	9b00      	ldr	r3, [sp, #0]
 800a902:	2b00      	cmp	r3, #0
 800a904:	bf14      	ite	ne
 800a906:	2700      	movne	r7, #0
 800a908:	2706      	moveq	r7, #6
 800a90a:	4638      	mov	r0, r7
 800a90c:	b009      	add	sp, #36	; 0x24
 800a90e:	ecbd 8b02 	vpop	{d8}
 800a912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a916:	463e      	mov	r6, r7
 800a918:	4625      	mov	r5, r4
 800a91a:	2401      	movs	r4, #1
 800a91c:	e7ca      	b.n	800a8b4 <__gethex+0xd4>
 800a91e:	f04f 0900 	mov.w	r9, #0
 800a922:	1cb1      	adds	r1, r6, #2
 800a924:	e7d3      	b.n	800a8ce <__gethex+0xee>
 800a926:	f04f 0901 	mov.w	r9, #1
 800a92a:	e7fa      	b.n	800a922 <__gethex+0x142>
 800a92c:	230a      	movs	r3, #10
 800a92e:	fb03 0202 	mla	r2, r3, r2, r0
 800a932:	3a10      	subs	r2, #16
 800a934:	e7d4      	b.n	800a8e0 <__gethex+0x100>
 800a936:	4631      	mov	r1, r6
 800a938:	e7df      	b.n	800a8fa <__gethex+0x11a>
 800a93a:	1bf3      	subs	r3, r6, r7
 800a93c:	3b01      	subs	r3, #1
 800a93e:	4621      	mov	r1, r4
 800a940:	2b07      	cmp	r3, #7
 800a942:	dc0b      	bgt.n	800a95c <__gethex+0x17c>
 800a944:	ee18 0a10 	vmov	r0, s16
 800a948:	f000 fa7e 	bl	800ae48 <_Balloc>
 800a94c:	4604      	mov	r4, r0
 800a94e:	b940      	cbnz	r0, 800a962 <__gethex+0x182>
 800a950:	4b65      	ldr	r3, [pc, #404]	; (800aae8 <__gethex+0x308>)
 800a952:	4602      	mov	r2, r0
 800a954:	21de      	movs	r1, #222	; 0xde
 800a956:	4865      	ldr	r0, [pc, #404]	; (800aaec <__gethex+0x30c>)
 800a958:	f001 f97e 	bl	800bc58 <__assert_func>
 800a95c:	3101      	adds	r1, #1
 800a95e:	105b      	asrs	r3, r3, #1
 800a960:	e7ee      	b.n	800a940 <__gethex+0x160>
 800a962:	f100 0914 	add.w	r9, r0, #20
 800a966:	f04f 0b00 	mov.w	fp, #0
 800a96a:	f1ca 0301 	rsb	r3, sl, #1
 800a96e:	f8cd 9008 	str.w	r9, [sp, #8]
 800a972:	f8cd b000 	str.w	fp, [sp]
 800a976:	9306      	str	r3, [sp, #24]
 800a978:	42b7      	cmp	r7, r6
 800a97a:	d340      	bcc.n	800a9fe <__gethex+0x21e>
 800a97c:	9802      	ldr	r0, [sp, #8]
 800a97e:	9b00      	ldr	r3, [sp, #0]
 800a980:	f840 3b04 	str.w	r3, [r0], #4
 800a984:	eba0 0009 	sub.w	r0, r0, r9
 800a988:	1080      	asrs	r0, r0, #2
 800a98a:	0146      	lsls	r6, r0, #5
 800a98c:	6120      	str	r0, [r4, #16]
 800a98e:	4618      	mov	r0, r3
 800a990:	f000 fb50 	bl	800b034 <__hi0bits>
 800a994:	1a30      	subs	r0, r6, r0
 800a996:	f8d8 6000 	ldr.w	r6, [r8]
 800a99a:	42b0      	cmp	r0, r6
 800a99c:	dd63      	ble.n	800aa66 <__gethex+0x286>
 800a99e:	1b87      	subs	r7, r0, r6
 800a9a0:	4639      	mov	r1, r7
 800a9a2:	4620      	mov	r0, r4
 800a9a4:	f000 feea 	bl	800b77c <__any_on>
 800a9a8:	4682      	mov	sl, r0
 800a9aa:	b1a8      	cbz	r0, 800a9d8 <__gethex+0x1f8>
 800a9ac:	1e7b      	subs	r3, r7, #1
 800a9ae:	1159      	asrs	r1, r3, #5
 800a9b0:	f003 021f 	and.w	r2, r3, #31
 800a9b4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a9b8:	f04f 0a01 	mov.w	sl, #1
 800a9bc:	fa0a f202 	lsl.w	r2, sl, r2
 800a9c0:	420a      	tst	r2, r1
 800a9c2:	d009      	beq.n	800a9d8 <__gethex+0x1f8>
 800a9c4:	4553      	cmp	r3, sl
 800a9c6:	dd05      	ble.n	800a9d4 <__gethex+0x1f4>
 800a9c8:	1eb9      	subs	r1, r7, #2
 800a9ca:	4620      	mov	r0, r4
 800a9cc:	f000 fed6 	bl	800b77c <__any_on>
 800a9d0:	2800      	cmp	r0, #0
 800a9d2:	d145      	bne.n	800aa60 <__gethex+0x280>
 800a9d4:	f04f 0a02 	mov.w	sl, #2
 800a9d8:	4639      	mov	r1, r7
 800a9da:	4620      	mov	r0, r4
 800a9dc:	f7ff fe98 	bl	800a710 <rshift>
 800a9e0:	443d      	add	r5, r7
 800a9e2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a9e6:	42ab      	cmp	r3, r5
 800a9e8:	da4c      	bge.n	800aa84 <__gethex+0x2a4>
 800a9ea:	ee18 0a10 	vmov	r0, s16
 800a9ee:	4621      	mov	r1, r4
 800a9f0:	f000 fa6a 	bl	800aec8 <_Bfree>
 800a9f4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	6013      	str	r3, [r2, #0]
 800a9fa:	27a3      	movs	r7, #163	; 0xa3
 800a9fc:	e785      	b.n	800a90a <__gethex+0x12a>
 800a9fe:	1e73      	subs	r3, r6, #1
 800aa00:	9a05      	ldr	r2, [sp, #20]
 800aa02:	9303      	str	r3, [sp, #12]
 800aa04:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800aa08:	4293      	cmp	r3, r2
 800aa0a:	d019      	beq.n	800aa40 <__gethex+0x260>
 800aa0c:	f1bb 0f20 	cmp.w	fp, #32
 800aa10:	d107      	bne.n	800aa22 <__gethex+0x242>
 800aa12:	9b02      	ldr	r3, [sp, #8]
 800aa14:	9a00      	ldr	r2, [sp, #0]
 800aa16:	f843 2b04 	str.w	r2, [r3], #4
 800aa1a:	9302      	str	r3, [sp, #8]
 800aa1c:	2300      	movs	r3, #0
 800aa1e:	9300      	str	r3, [sp, #0]
 800aa20:	469b      	mov	fp, r3
 800aa22:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800aa26:	f7ff fec5 	bl	800a7b4 <__hexdig_fun>
 800aa2a:	9b00      	ldr	r3, [sp, #0]
 800aa2c:	f000 000f 	and.w	r0, r0, #15
 800aa30:	fa00 f00b 	lsl.w	r0, r0, fp
 800aa34:	4303      	orrs	r3, r0
 800aa36:	9300      	str	r3, [sp, #0]
 800aa38:	f10b 0b04 	add.w	fp, fp, #4
 800aa3c:	9b03      	ldr	r3, [sp, #12]
 800aa3e:	e00d      	b.n	800aa5c <__gethex+0x27c>
 800aa40:	9b03      	ldr	r3, [sp, #12]
 800aa42:	9a06      	ldr	r2, [sp, #24]
 800aa44:	4413      	add	r3, r2
 800aa46:	42bb      	cmp	r3, r7
 800aa48:	d3e0      	bcc.n	800aa0c <__gethex+0x22c>
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	9901      	ldr	r1, [sp, #4]
 800aa4e:	9307      	str	r3, [sp, #28]
 800aa50:	4652      	mov	r2, sl
 800aa52:	f001 f8e1 	bl	800bc18 <strncmp>
 800aa56:	9b07      	ldr	r3, [sp, #28]
 800aa58:	2800      	cmp	r0, #0
 800aa5a:	d1d7      	bne.n	800aa0c <__gethex+0x22c>
 800aa5c:	461e      	mov	r6, r3
 800aa5e:	e78b      	b.n	800a978 <__gethex+0x198>
 800aa60:	f04f 0a03 	mov.w	sl, #3
 800aa64:	e7b8      	b.n	800a9d8 <__gethex+0x1f8>
 800aa66:	da0a      	bge.n	800aa7e <__gethex+0x29e>
 800aa68:	1a37      	subs	r7, r6, r0
 800aa6a:	4621      	mov	r1, r4
 800aa6c:	ee18 0a10 	vmov	r0, s16
 800aa70:	463a      	mov	r2, r7
 800aa72:	f000 fc45 	bl	800b300 <__lshift>
 800aa76:	1bed      	subs	r5, r5, r7
 800aa78:	4604      	mov	r4, r0
 800aa7a:	f100 0914 	add.w	r9, r0, #20
 800aa7e:	f04f 0a00 	mov.w	sl, #0
 800aa82:	e7ae      	b.n	800a9e2 <__gethex+0x202>
 800aa84:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800aa88:	42a8      	cmp	r0, r5
 800aa8a:	dd72      	ble.n	800ab72 <__gethex+0x392>
 800aa8c:	1b45      	subs	r5, r0, r5
 800aa8e:	42ae      	cmp	r6, r5
 800aa90:	dc36      	bgt.n	800ab00 <__gethex+0x320>
 800aa92:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800aa96:	2b02      	cmp	r3, #2
 800aa98:	d02a      	beq.n	800aaf0 <__gethex+0x310>
 800aa9a:	2b03      	cmp	r3, #3
 800aa9c:	d02c      	beq.n	800aaf8 <__gethex+0x318>
 800aa9e:	2b01      	cmp	r3, #1
 800aaa0:	d115      	bne.n	800aace <__gethex+0x2ee>
 800aaa2:	42ae      	cmp	r6, r5
 800aaa4:	d113      	bne.n	800aace <__gethex+0x2ee>
 800aaa6:	2e01      	cmp	r6, #1
 800aaa8:	d10b      	bne.n	800aac2 <__gethex+0x2e2>
 800aaaa:	9a04      	ldr	r2, [sp, #16]
 800aaac:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800aab0:	6013      	str	r3, [r2, #0]
 800aab2:	2301      	movs	r3, #1
 800aab4:	6123      	str	r3, [r4, #16]
 800aab6:	f8c9 3000 	str.w	r3, [r9]
 800aaba:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800aabc:	2762      	movs	r7, #98	; 0x62
 800aabe:	601c      	str	r4, [r3, #0]
 800aac0:	e723      	b.n	800a90a <__gethex+0x12a>
 800aac2:	1e71      	subs	r1, r6, #1
 800aac4:	4620      	mov	r0, r4
 800aac6:	f000 fe59 	bl	800b77c <__any_on>
 800aaca:	2800      	cmp	r0, #0
 800aacc:	d1ed      	bne.n	800aaaa <__gethex+0x2ca>
 800aace:	ee18 0a10 	vmov	r0, s16
 800aad2:	4621      	mov	r1, r4
 800aad4:	f000 f9f8 	bl	800aec8 <_Bfree>
 800aad8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800aada:	2300      	movs	r3, #0
 800aadc:	6013      	str	r3, [r2, #0]
 800aade:	2750      	movs	r7, #80	; 0x50
 800aae0:	e713      	b.n	800a90a <__gethex+0x12a>
 800aae2:	bf00      	nop
 800aae4:	0800e918 	.word	0x0800e918
 800aae8:	0800e89c 	.word	0x0800e89c
 800aaec:	0800e8ad 	.word	0x0800e8ad
 800aaf0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d1eb      	bne.n	800aace <__gethex+0x2ee>
 800aaf6:	e7d8      	b.n	800aaaa <__gethex+0x2ca>
 800aaf8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d1d5      	bne.n	800aaaa <__gethex+0x2ca>
 800aafe:	e7e6      	b.n	800aace <__gethex+0x2ee>
 800ab00:	1e6f      	subs	r7, r5, #1
 800ab02:	f1ba 0f00 	cmp.w	sl, #0
 800ab06:	d131      	bne.n	800ab6c <__gethex+0x38c>
 800ab08:	b127      	cbz	r7, 800ab14 <__gethex+0x334>
 800ab0a:	4639      	mov	r1, r7
 800ab0c:	4620      	mov	r0, r4
 800ab0e:	f000 fe35 	bl	800b77c <__any_on>
 800ab12:	4682      	mov	sl, r0
 800ab14:	117b      	asrs	r3, r7, #5
 800ab16:	2101      	movs	r1, #1
 800ab18:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800ab1c:	f007 071f 	and.w	r7, r7, #31
 800ab20:	fa01 f707 	lsl.w	r7, r1, r7
 800ab24:	421f      	tst	r7, r3
 800ab26:	4629      	mov	r1, r5
 800ab28:	4620      	mov	r0, r4
 800ab2a:	bf18      	it	ne
 800ab2c:	f04a 0a02 	orrne.w	sl, sl, #2
 800ab30:	1b76      	subs	r6, r6, r5
 800ab32:	f7ff fded 	bl	800a710 <rshift>
 800ab36:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ab3a:	2702      	movs	r7, #2
 800ab3c:	f1ba 0f00 	cmp.w	sl, #0
 800ab40:	d048      	beq.n	800abd4 <__gethex+0x3f4>
 800ab42:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ab46:	2b02      	cmp	r3, #2
 800ab48:	d015      	beq.n	800ab76 <__gethex+0x396>
 800ab4a:	2b03      	cmp	r3, #3
 800ab4c:	d017      	beq.n	800ab7e <__gethex+0x39e>
 800ab4e:	2b01      	cmp	r3, #1
 800ab50:	d109      	bne.n	800ab66 <__gethex+0x386>
 800ab52:	f01a 0f02 	tst.w	sl, #2
 800ab56:	d006      	beq.n	800ab66 <__gethex+0x386>
 800ab58:	f8d9 0000 	ldr.w	r0, [r9]
 800ab5c:	ea4a 0a00 	orr.w	sl, sl, r0
 800ab60:	f01a 0f01 	tst.w	sl, #1
 800ab64:	d10e      	bne.n	800ab84 <__gethex+0x3a4>
 800ab66:	f047 0710 	orr.w	r7, r7, #16
 800ab6a:	e033      	b.n	800abd4 <__gethex+0x3f4>
 800ab6c:	f04f 0a01 	mov.w	sl, #1
 800ab70:	e7d0      	b.n	800ab14 <__gethex+0x334>
 800ab72:	2701      	movs	r7, #1
 800ab74:	e7e2      	b.n	800ab3c <__gethex+0x35c>
 800ab76:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ab78:	f1c3 0301 	rsb	r3, r3, #1
 800ab7c:	9315      	str	r3, [sp, #84]	; 0x54
 800ab7e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d0f0      	beq.n	800ab66 <__gethex+0x386>
 800ab84:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ab88:	f104 0314 	add.w	r3, r4, #20
 800ab8c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ab90:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ab94:	f04f 0c00 	mov.w	ip, #0
 800ab98:	4618      	mov	r0, r3
 800ab9a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab9e:	f1b2 3fff 	cmp.w	r2, #4294967295
 800aba2:	d01c      	beq.n	800abde <__gethex+0x3fe>
 800aba4:	3201      	adds	r2, #1
 800aba6:	6002      	str	r2, [r0, #0]
 800aba8:	2f02      	cmp	r7, #2
 800abaa:	f104 0314 	add.w	r3, r4, #20
 800abae:	d13f      	bne.n	800ac30 <__gethex+0x450>
 800abb0:	f8d8 2000 	ldr.w	r2, [r8]
 800abb4:	3a01      	subs	r2, #1
 800abb6:	42b2      	cmp	r2, r6
 800abb8:	d10a      	bne.n	800abd0 <__gethex+0x3f0>
 800abba:	1171      	asrs	r1, r6, #5
 800abbc:	2201      	movs	r2, #1
 800abbe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800abc2:	f006 061f 	and.w	r6, r6, #31
 800abc6:	fa02 f606 	lsl.w	r6, r2, r6
 800abca:	421e      	tst	r6, r3
 800abcc:	bf18      	it	ne
 800abce:	4617      	movne	r7, r2
 800abd0:	f047 0720 	orr.w	r7, r7, #32
 800abd4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800abd6:	601c      	str	r4, [r3, #0]
 800abd8:	9b04      	ldr	r3, [sp, #16]
 800abda:	601d      	str	r5, [r3, #0]
 800abdc:	e695      	b.n	800a90a <__gethex+0x12a>
 800abde:	4299      	cmp	r1, r3
 800abe0:	f843 cc04 	str.w	ip, [r3, #-4]
 800abe4:	d8d8      	bhi.n	800ab98 <__gethex+0x3b8>
 800abe6:	68a3      	ldr	r3, [r4, #8]
 800abe8:	459b      	cmp	fp, r3
 800abea:	db19      	blt.n	800ac20 <__gethex+0x440>
 800abec:	6861      	ldr	r1, [r4, #4]
 800abee:	ee18 0a10 	vmov	r0, s16
 800abf2:	3101      	adds	r1, #1
 800abf4:	f000 f928 	bl	800ae48 <_Balloc>
 800abf8:	4681      	mov	r9, r0
 800abfa:	b918      	cbnz	r0, 800ac04 <__gethex+0x424>
 800abfc:	4b1a      	ldr	r3, [pc, #104]	; (800ac68 <__gethex+0x488>)
 800abfe:	4602      	mov	r2, r0
 800ac00:	2184      	movs	r1, #132	; 0x84
 800ac02:	e6a8      	b.n	800a956 <__gethex+0x176>
 800ac04:	6922      	ldr	r2, [r4, #16]
 800ac06:	3202      	adds	r2, #2
 800ac08:	f104 010c 	add.w	r1, r4, #12
 800ac0c:	0092      	lsls	r2, r2, #2
 800ac0e:	300c      	adds	r0, #12
 800ac10:	f000 f90c 	bl	800ae2c <memcpy>
 800ac14:	4621      	mov	r1, r4
 800ac16:	ee18 0a10 	vmov	r0, s16
 800ac1a:	f000 f955 	bl	800aec8 <_Bfree>
 800ac1e:	464c      	mov	r4, r9
 800ac20:	6923      	ldr	r3, [r4, #16]
 800ac22:	1c5a      	adds	r2, r3, #1
 800ac24:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ac28:	6122      	str	r2, [r4, #16]
 800ac2a:	2201      	movs	r2, #1
 800ac2c:	615a      	str	r2, [r3, #20]
 800ac2e:	e7bb      	b.n	800aba8 <__gethex+0x3c8>
 800ac30:	6922      	ldr	r2, [r4, #16]
 800ac32:	455a      	cmp	r2, fp
 800ac34:	dd0b      	ble.n	800ac4e <__gethex+0x46e>
 800ac36:	2101      	movs	r1, #1
 800ac38:	4620      	mov	r0, r4
 800ac3a:	f7ff fd69 	bl	800a710 <rshift>
 800ac3e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ac42:	3501      	adds	r5, #1
 800ac44:	42ab      	cmp	r3, r5
 800ac46:	f6ff aed0 	blt.w	800a9ea <__gethex+0x20a>
 800ac4a:	2701      	movs	r7, #1
 800ac4c:	e7c0      	b.n	800abd0 <__gethex+0x3f0>
 800ac4e:	f016 061f 	ands.w	r6, r6, #31
 800ac52:	d0fa      	beq.n	800ac4a <__gethex+0x46a>
 800ac54:	449a      	add	sl, r3
 800ac56:	f1c6 0620 	rsb	r6, r6, #32
 800ac5a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800ac5e:	f000 f9e9 	bl	800b034 <__hi0bits>
 800ac62:	42b0      	cmp	r0, r6
 800ac64:	dbe7      	blt.n	800ac36 <__gethex+0x456>
 800ac66:	e7f0      	b.n	800ac4a <__gethex+0x46a>
 800ac68:	0800e89c 	.word	0x0800e89c

0800ac6c <L_shift>:
 800ac6c:	f1c2 0208 	rsb	r2, r2, #8
 800ac70:	0092      	lsls	r2, r2, #2
 800ac72:	b570      	push	{r4, r5, r6, lr}
 800ac74:	f1c2 0620 	rsb	r6, r2, #32
 800ac78:	6843      	ldr	r3, [r0, #4]
 800ac7a:	6804      	ldr	r4, [r0, #0]
 800ac7c:	fa03 f506 	lsl.w	r5, r3, r6
 800ac80:	432c      	orrs	r4, r5
 800ac82:	40d3      	lsrs	r3, r2
 800ac84:	6004      	str	r4, [r0, #0]
 800ac86:	f840 3f04 	str.w	r3, [r0, #4]!
 800ac8a:	4288      	cmp	r0, r1
 800ac8c:	d3f4      	bcc.n	800ac78 <L_shift+0xc>
 800ac8e:	bd70      	pop	{r4, r5, r6, pc}

0800ac90 <__match>:
 800ac90:	b530      	push	{r4, r5, lr}
 800ac92:	6803      	ldr	r3, [r0, #0]
 800ac94:	3301      	adds	r3, #1
 800ac96:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac9a:	b914      	cbnz	r4, 800aca2 <__match+0x12>
 800ac9c:	6003      	str	r3, [r0, #0]
 800ac9e:	2001      	movs	r0, #1
 800aca0:	bd30      	pop	{r4, r5, pc}
 800aca2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aca6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800acaa:	2d19      	cmp	r5, #25
 800acac:	bf98      	it	ls
 800acae:	3220      	addls	r2, #32
 800acb0:	42a2      	cmp	r2, r4
 800acb2:	d0f0      	beq.n	800ac96 <__match+0x6>
 800acb4:	2000      	movs	r0, #0
 800acb6:	e7f3      	b.n	800aca0 <__match+0x10>

0800acb8 <__hexnan>:
 800acb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acbc:	680b      	ldr	r3, [r1, #0]
 800acbe:	6801      	ldr	r1, [r0, #0]
 800acc0:	115e      	asrs	r6, r3, #5
 800acc2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800acc6:	f013 031f 	ands.w	r3, r3, #31
 800acca:	b087      	sub	sp, #28
 800accc:	bf18      	it	ne
 800acce:	3604      	addne	r6, #4
 800acd0:	2500      	movs	r5, #0
 800acd2:	1f37      	subs	r7, r6, #4
 800acd4:	4682      	mov	sl, r0
 800acd6:	4690      	mov	r8, r2
 800acd8:	9301      	str	r3, [sp, #4]
 800acda:	f846 5c04 	str.w	r5, [r6, #-4]
 800acde:	46b9      	mov	r9, r7
 800ace0:	463c      	mov	r4, r7
 800ace2:	9502      	str	r5, [sp, #8]
 800ace4:	46ab      	mov	fp, r5
 800ace6:	784a      	ldrb	r2, [r1, #1]
 800ace8:	1c4b      	adds	r3, r1, #1
 800acea:	9303      	str	r3, [sp, #12]
 800acec:	b342      	cbz	r2, 800ad40 <__hexnan+0x88>
 800acee:	4610      	mov	r0, r2
 800acf0:	9105      	str	r1, [sp, #20]
 800acf2:	9204      	str	r2, [sp, #16]
 800acf4:	f7ff fd5e 	bl	800a7b4 <__hexdig_fun>
 800acf8:	2800      	cmp	r0, #0
 800acfa:	d14f      	bne.n	800ad9c <__hexnan+0xe4>
 800acfc:	9a04      	ldr	r2, [sp, #16]
 800acfe:	9905      	ldr	r1, [sp, #20]
 800ad00:	2a20      	cmp	r2, #32
 800ad02:	d818      	bhi.n	800ad36 <__hexnan+0x7e>
 800ad04:	9b02      	ldr	r3, [sp, #8]
 800ad06:	459b      	cmp	fp, r3
 800ad08:	dd13      	ble.n	800ad32 <__hexnan+0x7a>
 800ad0a:	454c      	cmp	r4, r9
 800ad0c:	d206      	bcs.n	800ad1c <__hexnan+0x64>
 800ad0e:	2d07      	cmp	r5, #7
 800ad10:	dc04      	bgt.n	800ad1c <__hexnan+0x64>
 800ad12:	462a      	mov	r2, r5
 800ad14:	4649      	mov	r1, r9
 800ad16:	4620      	mov	r0, r4
 800ad18:	f7ff ffa8 	bl	800ac6c <L_shift>
 800ad1c:	4544      	cmp	r4, r8
 800ad1e:	d950      	bls.n	800adc2 <__hexnan+0x10a>
 800ad20:	2300      	movs	r3, #0
 800ad22:	f1a4 0904 	sub.w	r9, r4, #4
 800ad26:	f844 3c04 	str.w	r3, [r4, #-4]
 800ad2a:	f8cd b008 	str.w	fp, [sp, #8]
 800ad2e:	464c      	mov	r4, r9
 800ad30:	461d      	mov	r5, r3
 800ad32:	9903      	ldr	r1, [sp, #12]
 800ad34:	e7d7      	b.n	800ace6 <__hexnan+0x2e>
 800ad36:	2a29      	cmp	r2, #41	; 0x29
 800ad38:	d156      	bne.n	800ade8 <__hexnan+0x130>
 800ad3a:	3102      	adds	r1, #2
 800ad3c:	f8ca 1000 	str.w	r1, [sl]
 800ad40:	f1bb 0f00 	cmp.w	fp, #0
 800ad44:	d050      	beq.n	800ade8 <__hexnan+0x130>
 800ad46:	454c      	cmp	r4, r9
 800ad48:	d206      	bcs.n	800ad58 <__hexnan+0xa0>
 800ad4a:	2d07      	cmp	r5, #7
 800ad4c:	dc04      	bgt.n	800ad58 <__hexnan+0xa0>
 800ad4e:	462a      	mov	r2, r5
 800ad50:	4649      	mov	r1, r9
 800ad52:	4620      	mov	r0, r4
 800ad54:	f7ff ff8a 	bl	800ac6c <L_shift>
 800ad58:	4544      	cmp	r4, r8
 800ad5a:	d934      	bls.n	800adc6 <__hexnan+0x10e>
 800ad5c:	f1a8 0204 	sub.w	r2, r8, #4
 800ad60:	4623      	mov	r3, r4
 800ad62:	f853 1b04 	ldr.w	r1, [r3], #4
 800ad66:	f842 1f04 	str.w	r1, [r2, #4]!
 800ad6a:	429f      	cmp	r7, r3
 800ad6c:	d2f9      	bcs.n	800ad62 <__hexnan+0xaa>
 800ad6e:	1b3b      	subs	r3, r7, r4
 800ad70:	f023 0303 	bic.w	r3, r3, #3
 800ad74:	3304      	adds	r3, #4
 800ad76:	3401      	adds	r4, #1
 800ad78:	3e03      	subs	r6, #3
 800ad7a:	42b4      	cmp	r4, r6
 800ad7c:	bf88      	it	hi
 800ad7e:	2304      	movhi	r3, #4
 800ad80:	4443      	add	r3, r8
 800ad82:	2200      	movs	r2, #0
 800ad84:	f843 2b04 	str.w	r2, [r3], #4
 800ad88:	429f      	cmp	r7, r3
 800ad8a:	d2fb      	bcs.n	800ad84 <__hexnan+0xcc>
 800ad8c:	683b      	ldr	r3, [r7, #0]
 800ad8e:	b91b      	cbnz	r3, 800ad98 <__hexnan+0xe0>
 800ad90:	4547      	cmp	r7, r8
 800ad92:	d127      	bne.n	800ade4 <__hexnan+0x12c>
 800ad94:	2301      	movs	r3, #1
 800ad96:	603b      	str	r3, [r7, #0]
 800ad98:	2005      	movs	r0, #5
 800ad9a:	e026      	b.n	800adea <__hexnan+0x132>
 800ad9c:	3501      	adds	r5, #1
 800ad9e:	2d08      	cmp	r5, #8
 800ada0:	f10b 0b01 	add.w	fp, fp, #1
 800ada4:	dd06      	ble.n	800adb4 <__hexnan+0xfc>
 800ada6:	4544      	cmp	r4, r8
 800ada8:	d9c3      	bls.n	800ad32 <__hexnan+0x7a>
 800adaa:	2300      	movs	r3, #0
 800adac:	f844 3c04 	str.w	r3, [r4, #-4]
 800adb0:	2501      	movs	r5, #1
 800adb2:	3c04      	subs	r4, #4
 800adb4:	6822      	ldr	r2, [r4, #0]
 800adb6:	f000 000f 	and.w	r0, r0, #15
 800adba:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800adbe:	6022      	str	r2, [r4, #0]
 800adc0:	e7b7      	b.n	800ad32 <__hexnan+0x7a>
 800adc2:	2508      	movs	r5, #8
 800adc4:	e7b5      	b.n	800ad32 <__hexnan+0x7a>
 800adc6:	9b01      	ldr	r3, [sp, #4]
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d0df      	beq.n	800ad8c <__hexnan+0xd4>
 800adcc:	f04f 32ff 	mov.w	r2, #4294967295
 800add0:	f1c3 0320 	rsb	r3, r3, #32
 800add4:	fa22 f303 	lsr.w	r3, r2, r3
 800add8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800addc:	401a      	ands	r2, r3
 800adde:	f846 2c04 	str.w	r2, [r6, #-4]
 800ade2:	e7d3      	b.n	800ad8c <__hexnan+0xd4>
 800ade4:	3f04      	subs	r7, #4
 800ade6:	e7d1      	b.n	800ad8c <__hexnan+0xd4>
 800ade8:	2004      	movs	r0, #4
 800adea:	b007      	add	sp, #28
 800adec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800adf0 <_localeconv_r>:
 800adf0:	4800      	ldr	r0, [pc, #0]	; (800adf4 <_localeconv_r+0x4>)
 800adf2:	4770      	bx	lr
 800adf4:	20000168 	.word	0x20000168

0800adf8 <malloc>:
 800adf8:	4b02      	ldr	r3, [pc, #8]	; (800ae04 <malloc+0xc>)
 800adfa:	4601      	mov	r1, r0
 800adfc:	6818      	ldr	r0, [r3, #0]
 800adfe:	f000 bd3d 	b.w	800b87c <_malloc_r>
 800ae02:	bf00      	nop
 800ae04:	20000010 	.word	0x20000010

0800ae08 <__ascii_mbtowc>:
 800ae08:	b082      	sub	sp, #8
 800ae0a:	b901      	cbnz	r1, 800ae0e <__ascii_mbtowc+0x6>
 800ae0c:	a901      	add	r1, sp, #4
 800ae0e:	b142      	cbz	r2, 800ae22 <__ascii_mbtowc+0x1a>
 800ae10:	b14b      	cbz	r3, 800ae26 <__ascii_mbtowc+0x1e>
 800ae12:	7813      	ldrb	r3, [r2, #0]
 800ae14:	600b      	str	r3, [r1, #0]
 800ae16:	7812      	ldrb	r2, [r2, #0]
 800ae18:	1e10      	subs	r0, r2, #0
 800ae1a:	bf18      	it	ne
 800ae1c:	2001      	movne	r0, #1
 800ae1e:	b002      	add	sp, #8
 800ae20:	4770      	bx	lr
 800ae22:	4610      	mov	r0, r2
 800ae24:	e7fb      	b.n	800ae1e <__ascii_mbtowc+0x16>
 800ae26:	f06f 0001 	mvn.w	r0, #1
 800ae2a:	e7f8      	b.n	800ae1e <__ascii_mbtowc+0x16>

0800ae2c <memcpy>:
 800ae2c:	440a      	add	r2, r1
 800ae2e:	4291      	cmp	r1, r2
 800ae30:	f100 33ff 	add.w	r3, r0, #4294967295
 800ae34:	d100      	bne.n	800ae38 <memcpy+0xc>
 800ae36:	4770      	bx	lr
 800ae38:	b510      	push	{r4, lr}
 800ae3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae3e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ae42:	4291      	cmp	r1, r2
 800ae44:	d1f9      	bne.n	800ae3a <memcpy+0xe>
 800ae46:	bd10      	pop	{r4, pc}

0800ae48 <_Balloc>:
 800ae48:	b570      	push	{r4, r5, r6, lr}
 800ae4a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ae4c:	4604      	mov	r4, r0
 800ae4e:	460d      	mov	r5, r1
 800ae50:	b976      	cbnz	r6, 800ae70 <_Balloc+0x28>
 800ae52:	2010      	movs	r0, #16
 800ae54:	f7ff ffd0 	bl	800adf8 <malloc>
 800ae58:	4602      	mov	r2, r0
 800ae5a:	6260      	str	r0, [r4, #36]	; 0x24
 800ae5c:	b920      	cbnz	r0, 800ae68 <_Balloc+0x20>
 800ae5e:	4b18      	ldr	r3, [pc, #96]	; (800aec0 <_Balloc+0x78>)
 800ae60:	4818      	ldr	r0, [pc, #96]	; (800aec4 <_Balloc+0x7c>)
 800ae62:	2166      	movs	r1, #102	; 0x66
 800ae64:	f000 fef8 	bl	800bc58 <__assert_func>
 800ae68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ae6c:	6006      	str	r6, [r0, #0]
 800ae6e:	60c6      	str	r6, [r0, #12]
 800ae70:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ae72:	68f3      	ldr	r3, [r6, #12]
 800ae74:	b183      	cbz	r3, 800ae98 <_Balloc+0x50>
 800ae76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae78:	68db      	ldr	r3, [r3, #12]
 800ae7a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ae7e:	b9b8      	cbnz	r0, 800aeb0 <_Balloc+0x68>
 800ae80:	2101      	movs	r1, #1
 800ae82:	fa01 f605 	lsl.w	r6, r1, r5
 800ae86:	1d72      	adds	r2, r6, #5
 800ae88:	0092      	lsls	r2, r2, #2
 800ae8a:	4620      	mov	r0, r4
 800ae8c:	f000 fc97 	bl	800b7be <_calloc_r>
 800ae90:	b160      	cbz	r0, 800aeac <_Balloc+0x64>
 800ae92:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ae96:	e00e      	b.n	800aeb6 <_Balloc+0x6e>
 800ae98:	2221      	movs	r2, #33	; 0x21
 800ae9a:	2104      	movs	r1, #4
 800ae9c:	4620      	mov	r0, r4
 800ae9e:	f000 fc8e 	bl	800b7be <_calloc_r>
 800aea2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aea4:	60f0      	str	r0, [r6, #12]
 800aea6:	68db      	ldr	r3, [r3, #12]
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d1e4      	bne.n	800ae76 <_Balloc+0x2e>
 800aeac:	2000      	movs	r0, #0
 800aeae:	bd70      	pop	{r4, r5, r6, pc}
 800aeb0:	6802      	ldr	r2, [r0, #0]
 800aeb2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aeb6:	2300      	movs	r3, #0
 800aeb8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aebc:	e7f7      	b.n	800aeae <_Balloc+0x66>
 800aebe:	bf00      	nop
 800aec0:	0800e826 	.word	0x0800e826
 800aec4:	0800e92c 	.word	0x0800e92c

0800aec8 <_Bfree>:
 800aec8:	b570      	push	{r4, r5, r6, lr}
 800aeca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800aecc:	4605      	mov	r5, r0
 800aece:	460c      	mov	r4, r1
 800aed0:	b976      	cbnz	r6, 800aef0 <_Bfree+0x28>
 800aed2:	2010      	movs	r0, #16
 800aed4:	f7ff ff90 	bl	800adf8 <malloc>
 800aed8:	4602      	mov	r2, r0
 800aeda:	6268      	str	r0, [r5, #36]	; 0x24
 800aedc:	b920      	cbnz	r0, 800aee8 <_Bfree+0x20>
 800aede:	4b09      	ldr	r3, [pc, #36]	; (800af04 <_Bfree+0x3c>)
 800aee0:	4809      	ldr	r0, [pc, #36]	; (800af08 <_Bfree+0x40>)
 800aee2:	218a      	movs	r1, #138	; 0x8a
 800aee4:	f000 feb8 	bl	800bc58 <__assert_func>
 800aee8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aeec:	6006      	str	r6, [r0, #0]
 800aeee:	60c6      	str	r6, [r0, #12]
 800aef0:	b13c      	cbz	r4, 800af02 <_Bfree+0x3a>
 800aef2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800aef4:	6862      	ldr	r2, [r4, #4]
 800aef6:	68db      	ldr	r3, [r3, #12]
 800aef8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aefc:	6021      	str	r1, [r4, #0]
 800aefe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800af02:	bd70      	pop	{r4, r5, r6, pc}
 800af04:	0800e826 	.word	0x0800e826
 800af08:	0800e92c 	.word	0x0800e92c

0800af0c <__multadd>:
 800af0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af10:	690e      	ldr	r6, [r1, #16]
 800af12:	4607      	mov	r7, r0
 800af14:	4698      	mov	r8, r3
 800af16:	460c      	mov	r4, r1
 800af18:	f101 0014 	add.w	r0, r1, #20
 800af1c:	2300      	movs	r3, #0
 800af1e:	6805      	ldr	r5, [r0, #0]
 800af20:	b2a9      	uxth	r1, r5
 800af22:	fb02 8101 	mla	r1, r2, r1, r8
 800af26:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800af2a:	0c2d      	lsrs	r5, r5, #16
 800af2c:	fb02 c505 	mla	r5, r2, r5, ip
 800af30:	b289      	uxth	r1, r1
 800af32:	3301      	adds	r3, #1
 800af34:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800af38:	429e      	cmp	r6, r3
 800af3a:	f840 1b04 	str.w	r1, [r0], #4
 800af3e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800af42:	dcec      	bgt.n	800af1e <__multadd+0x12>
 800af44:	f1b8 0f00 	cmp.w	r8, #0
 800af48:	d022      	beq.n	800af90 <__multadd+0x84>
 800af4a:	68a3      	ldr	r3, [r4, #8]
 800af4c:	42b3      	cmp	r3, r6
 800af4e:	dc19      	bgt.n	800af84 <__multadd+0x78>
 800af50:	6861      	ldr	r1, [r4, #4]
 800af52:	4638      	mov	r0, r7
 800af54:	3101      	adds	r1, #1
 800af56:	f7ff ff77 	bl	800ae48 <_Balloc>
 800af5a:	4605      	mov	r5, r0
 800af5c:	b928      	cbnz	r0, 800af6a <__multadd+0x5e>
 800af5e:	4602      	mov	r2, r0
 800af60:	4b0d      	ldr	r3, [pc, #52]	; (800af98 <__multadd+0x8c>)
 800af62:	480e      	ldr	r0, [pc, #56]	; (800af9c <__multadd+0x90>)
 800af64:	21b5      	movs	r1, #181	; 0xb5
 800af66:	f000 fe77 	bl	800bc58 <__assert_func>
 800af6a:	6922      	ldr	r2, [r4, #16]
 800af6c:	3202      	adds	r2, #2
 800af6e:	f104 010c 	add.w	r1, r4, #12
 800af72:	0092      	lsls	r2, r2, #2
 800af74:	300c      	adds	r0, #12
 800af76:	f7ff ff59 	bl	800ae2c <memcpy>
 800af7a:	4621      	mov	r1, r4
 800af7c:	4638      	mov	r0, r7
 800af7e:	f7ff ffa3 	bl	800aec8 <_Bfree>
 800af82:	462c      	mov	r4, r5
 800af84:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800af88:	3601      	adds	r6, #1
 800af8a:	f8c3 8014 	str.w	r8, [r3, #20]
 800af8e:	6126      	str	r6, [r4, #16]
 800af90:	4620      	mov	r0, r4
 800af92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af96:	bf00      	nop
 800af98:	0800e89c 	.word	0x0800e89c
 800af9c:	0800e92c 	.word	0x0800e92c

0800afa0 <__s2b>:
 800afa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afa4:	460c      	mov	r4, r1
 800afa6:	4615      	mov	r5, r2
 800afa8:	461f      	mov	r7, r3
 800afaa:	2209      	movs	r2, #9
 800afac:	3308      	adds	r3, #8
 800afae:	4606      	mov	r6, r0
 800afb0:	fb93 f3f2 	sdiv	r3, r3, r2
 800afb4:	2100      	movs	r1, #0
 800afb6:	2201      	movs	r2, #1
 800afb8:	429a      	cmp	r2, r3
 800afba:	db09      	blt.n	800afd0 <__s2b+0x30>
 800afbc:	4630      	mov	r0, r6
 800afbe:	f7ff ff43 	bl	800ae48 <_Balloc>
 800afc2:	b940      	cbnz	r0, 800afd6 <__s2b+0x36>
 800afc4:	4602      	mov	r2, r0
 800afc6:	4b19      	ldr	r3, [pc, #100]	; (800b02c <__s2b+0x8c>)
 800afc8:	4819      	ldr	r0, [pc, #100]	; (800b030 <__s2b+0x90>)
 800afca:	21ce      	movs	r1, #206	; 0xce
 800afcc:	f000 fe44 	bl	800bc58 <__assert_func>
 800afd0:	0052      	lsls	r2, r2, #1
 800afd2:	3101      	adds	r1, #1
 800afd4:	e7f0      	b.n	800afb8 <__s2b+0x18>
 800afd6:	9b08      	ldr	r3, [sp, #32]
 800afd8:	6143      	str	r3, [r0, #20]
 800afda:	2d09      	cmp	r5, #9
 800afdc:	f04f 0301 	mov.w	r3, #1
 800afe0:	6103      	str	r3, [r0, #16]
 800afe2:	dd16      	ble.n	800b012 <__s2b+0x72>
 800afe4:	f104 0909 	add.w	r9, r4, #9
 800afe8:	46c8      	mov	r8, r9
 800afea:	442c      	add	r4, r5
 800afec:	f818 3b01 	ldrb.w	r3, [r8], #1
 800aff0:	4601      	mov	r1, r0
 800aff2:	3b30      	subs	r3, #48	; 0x30
 800aff4:	220a      	movs	r2, #10
 800aff6:	4630      	mov	r0, r6
 800aff8:	f7ff ff88 	bl	800af0c <__multadd>
 800affc:	45a0      	cmp	r8, r4
 800affe:	d1f5      	bne.n	800afec <__s2b+0x4c>
 800b000:	f1a5 0408 	sub.w	r4, r5, #8
 800b004:	444c      	add	r4, r9
 800b006:	1b2d      	subs	r5, r5, r4
 800b008:	1963      	adds	r3, r4, r5
 800b00a:	42bb      	cmp	r3, r7
 800b00c:	db04      	blt.n	800b018 <__s2b+0x78>
 800b00e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b012:	340a      	adds	r4, #10
 800b014:	2509      	movs	r5, #9
 800b016:	e7f6      	b.n	800b006 <__s2b+0x66>
 800b018:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b01c:	4601      	mov	r1, r0
 800b01e:	3b30      	subs	r3, #48	; 0x30
 800b020:	220a      	movs	r2, #10
 800b022:	4630      	mov	r0, r6
 800b024:	f7ff ff72 	bl	800af0c <__multadd>
 800b028:	e7ee      	b.n	800b008 <__s2b+0x68>
 800b02a:	bf00      	nop
 800b02c:	0800e89c 	.word	0x0800e89c
 800b030:	0800e92c 	.word	0x0800e92c

0800b034 <__hi0bits>:
 800b034:	0c03      	lsrs	r3, r0, #16
 800b036:	041b      	lsls	r3, r3, #16
 800b038:	b9d3      	cbnz	r3, 800b070 <__hi0bits+0x3c>
 800b03a:	0400      	lsls	r0, r0, #16
 800b03c:	2310      	movs	r3, #16
 800b03e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b042:	bf04      	itt	eq
 800b044:	0200      	lsleq	r0, r0, #8
 800b046:	3308      	addeq	r3, #8
 800b048:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b04c:	bf04      	itt	eq
 800b04e:	0100      	lsleq	r0, r0, #4
 800b050:	3304      	addeq	r3, #4
 800b052:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b056:	bf04      	itt	eq
 800b058:	0080      	lsleq	r0, r0, #2
 800b05a:	3302      	addeq	r3, #2
 800b05c:	2800      	cmp	r0, #0
 800b05e:	db05      	blt.n	800b06c <__hi0bits+0x38>
 800b060:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b064:	f103 0301 	add.w	r3, r3, #1
 800b068:	bf08      	it	eq
 800b06a:	2320      	moveq	r3, #32
 800b06c:	4618      	mov	r0, r3
 800b06e:	4770      	bx	lr
 800b070:	2300      	movs	r3, #0
 800b072:	e7e4      	b.n	800b03e <__hi0bits+0xa>

0800b074 <__lo0bits>:
 800b074:	6803      	ldr	r3, [r0, #0]
 800b076:	f013 0207 	ands.w	r2, r3, #7
 800b07a:	4601      	mov	r1, r0
 800b07c:	d00b      	beq.n	800b096 <__lo0bits+0x22>
 800b07e:	07da      	lsls	r2, r3, #31
 800b080:	d424      	bmi.n	800b0cc <__lo0bits+0x58>
 800b082:	0798      	lsls	r0, r3, #30
 800b084:	bf49      	itett	mi
 800b086:	085b      	lsrmi	r3, r3, #1
 800b088:	089b      	lsrpl	r3, r3, #2
 800b08a:	2001      	movmi	r0, #1
 800b08c:	600b      	strmi	r3, [r1, #0]
 800b08e:	bf5c      	itt	pl
 800b090:	600b      	strpl	r3, [r1, #0]
 800b092:	2002      	movpl	r0, #2
 800b094:	4770      	bx	lr
 800b096:	b298      	uxth	r0, r3
 800b098:	b9b0      	cbnz	r0, 800b0c8 <__lo0bits+0x54>
 800b09a:	0c1b      	lsrs	r3, r3, #16
 800b09c:	2010      	movs	r0, #16
 800b09e:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b0a2:	bf04      	itt	eq
 800b0a4:	0a1b      	lsreq	r3, r3, #8
 800b0a6:	3008      	addeq	r0, #8
 800b0a8:	071a      	lsls	r2, r3, #28
 800b0aa:	bf04      	itt	eq
 800b0ac:	091b      	lsreq	r3, r3, #4
 800b0ae:	3004      	addeq	r0, #4
 800b0b0:	079a      	lsls	r2, r3, #30
 800b0b2:	bf04      	itt	eq
 800b0b4:	089b      	lsreq	r3, r3, #2
 800b0b6:	3002      	addeq	r0, #2
 800b0b8:	07da      	lsls	r2, r3, #31
 800b0ba:	d403      	bmi.n	800b0c4 <__lo0bits+0x50>
 800b0bc:	085b      	lsrs	r3, r3, #1
 800b0be:	f100 0001 	add.w	r0, r0, #1
 800b0c2:	d005      	beq.n	800b0d0 <__lo0bits+0x5c>
 800b0c4:	600b      	str	r3, [r1, #0]
 800b0c6:	4770      	bx	lr
 800b0c8:	4610      	mov	r0, r2
 800b0ca:	e7e8      	b.n	800b09e <__lo0bits+0x2a>
 800b0cc:	2000      	movs	r0, #0
 800b0ce:	4770      	bx	lr
 800b0d0:	2020      	movs	r0, #32
 800b0d2:	4770      	bx	lr

0800b0d4 <__i2b>:
 800b0d4:	b510      	push	{r4, lr}
 800b0d6:	460c      	mov	r4, r1
 800b0d8:	2101      	movs	r1, #1
 800b0da:	f7ff feb5 	bl	800ae48 <_Balloc>
 800b0de:	4602      	mov	r2, r0
 800b0e0:	b928      	cbnz	r0, 800b0ee <__i2b+0x1a>
 800b0e2:	4b05      	ldr	r3, [pc, #20]	; (800b0f8 <__i2b+0x24>)
 800b0e4:	4805      	ldr	r0, [pc, #20]	; (800b0fc <__i2b+0x28>)
 800b0e6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b0ea:	f000 fdb5 	bl	800bc58 <__assert_func>
 800b0ee:	2301      	movs	r3, #1
 800b0f0:	6144      	str	r4, [r0, #20]
 800b0f2:	6103      	str	r3, [r0, #16]
 800b0f4:	bd10      	pop	{r4, pc}
 800b0f6:	bf00      	nop
 800b0f8:	0800e89c 	.word	0x0800e89c
 800b0fc:	0800e92c 	.word	0x0800e92c

0800b100 <__multiply>:
 800b100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b104:	4614      	mov	r4, r2
 800b106:	690a      	ldr	r2, [r1, #16]
 800b108:	6923      	ldr	r3, [r4, #16]
 800b10a:	429a      	cmp	r2, r3
 800b10c:	bfb8      	it	lt
 800b10e:	460b      	movlt	r3, r1
 800b110:	460d      	mov	r5, r1
 800b112:	bfbc      	itt	lt
 800b114:	4625      	movlt	r5, r4
 800b116:	461c      	movlt	r4, r3
 800b118:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800b11c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b120:	68ab      	ldr	r3, [r5, #8]
 800b122:	6869      	ldr	r1, [r5, #4]
 800b124:	eb0a 0709 	add.w	r7, sl, r9
 800b128:	42bb      	cmp	r3, r7
 800b12a:	b085      	sub	sp, #20
 800b12c:	bfb8      	it	lt
 800b12e:	3101      	addlt	r1, #1
 800b130:	f7ff fe8a 	bl	800ae48 <_Balloc>
 800b134:	b930      	cbnz	r0, 800b144 <__multiply+0x44>
 800b136:	4602      	mov	r2, r0
 800b138:	4b42      	ldr	r3, [pc, #264]	; (800b244 <__multiply+0x144>)
 800b13a:	4843      	ldr	r0, [pc, #268]	; (800b248 <__multiply+0x148>)
 800b13c:	f240 115d 	movw	r1, #349	; 0x15d
 800b140:	f000 fd8a 	bl	800bc58 <__assert_func>
 800b144:	f100 0614 	add.w	r6, r0, #20
 800b148:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800b14c:	4633      	mov	r3, r6
 800b14e:	2200      	movs	r2, #0
 800b150:	4543      	cmp	r3, r8
 800b152:	d31e      	bcc.n	800b192 <__multiply+0x92>
 800b154:	f105 0c14 	add.w	ip, r5, #20
 800b158:	f104 0314 	add.w	r3, r4, #20
 800b15c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800b160:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800b164:	9202      	str	r2, [sp, #8]
 800b166:	ebac 0205 	sub.w	r2, ip, r5
 800b16a:	3a15      	subs	r2, #21
 800b16c:	f022 0203 	bic.w	r2, r2, #3
 800b170:	3204      	adds	r2, #4
 800b172:	f105 0115 	add.w	r1, r5, #21
 800b176:	458c      	cmp	ip, r1
 800b178:	bf38      	it	cc
 800b17a:	2204      	movcc	r2, #4
 800b17c:	9201      	str	r2, [sp, #4]
 800b17e:	9a02      	ldr	r2, [sp, #8]
 800b180:	9303      	str	r3, [sp, #12]
 800b182:	429a      	cmp	r2, r3
 800b184:	d808      	bhi.n	800b198 <__multiply+0x98>
 800b186:	2f00      	cmp	r7, #0
 800b188:	dc55      	bgt.n	800b236 <__multiply+0x136>
 800b18a:	6107      	str	r7, [r0, #16]
 800b18c:	b005      	add	sp, #20
 800b18e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b192:	f843 2b04 	str.w	r2, [r3], #4
 800b196:	e7db      	b.n	800b150 <__multiply+0x50>
 800b198:	f8b3 a000 	ldrh.w	sl, [r3]
 800b19c:	f1ba 0f00 	cmp.w	sl, #0
 800b1a0:	d020      	beq.n	800b1e4 <__multiply+0xe4>
 800b1a2:	f105 0e14 	add.w	lr, r5, #20
 800b1a6:	46b1      	mov	r9, r6
 800b1a8:	2200      	movs	r2, #0
 800b1aa:	f85e 4b04 	ldr.w	r4, [lr], #4
 800b1ae:	f8d9 b000 	ldr.w	fp, [r9]
 800b1b2:	b2a1      	uxth	r1, r4
 800b1b4:	fa1f fb8b 	uxth.w	fp, fp
 800b1b8:	fb0a b101 	mla	r1, sl, r1, fp
 800b1bc:	4411      	add	r1, r2
 800b1be:	f8d9 2000 	ldr.w	r2, [r9]
 800b1c2:	0c24      	lsrs	r4, r4, #16
 800b1c4:	0c12      	lsrs	r2, r2, #16
 800b1c6:	fb0a 2404 	mla	r4, sl, r4, r2
 800b1ca:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800b1ce:	b289      	uxth	r1, r1
 800b1d0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800b1d4:	45f4      	cmp	ip, lr
 800b1d6:	f849 1b04 	str.w	r1, [r9], #4
 800b1da:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800b1de:	d8e4      	bhi.n	800b1aa <__multiply+0xaa>
 800b1e0:	9901      	ldr	r1, [sp, #4]
 800b1e2:	5072      	str	r2, [r6, r1]
 800b1e4:	9a03      	ldr	r2, [sp, #12]
 800b1e6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b1ea:	3304      	adds	r3, #4
 800b1ec:	f1b9 0f00 	cmp.w	r9, #0
 800b1f0:	d01f      	beq.n	800b232 <__multiply+0x132>
 800b1f2:	6834      	ldr	r4, [r6, #0]
 800b1f4:	f105 0114 	add.w	r1, r5, #20
 800b1f8:	46b6      	mov	lr, r6
 800b1fa:	f04f 0a00 	mov.w	sl, #0
 800b1fe:	880a      	ldrh	r2, [r1, #0]
 800b200:	f8be b002 	ldrh.w	fp, [lr, #2]
 800b204:	fb09 b202 	mla	r2, r9, r2, fp
 800b208:	4492      	add	sl, r2
 800b20a:	b2a4      	uxth	r4, r4
 800b20c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800b210:	f84e 4b04 	str.w	r4, [lr], #4
 800b214:	f851 4b04 	ldr.w	r4, [r1], #4
 800b218:	f8be 2000 	ldrh.w	r2, [lr]
 800b21c:	0c24      	lsrs	r4, r4, #16
 800b21e:	fb09 2404 	mla	r4, r9, r4, r2
 800b222:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800b226:	458c      	cmp	ip, r1
 800b228:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b22c:	d8e7      	bhi.n	800b1fe <__multiply+0xfe>
 800b22e:	9a01      	ldr	r2, [sp, #4]
 800b230:	50b4      	str	r4, [r6, r2]
 800b232:	3604      	adds	r6, #4
 800b234:	e7a3      	b.n	800b17e <__multiply+0x7e>
 800b236:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d1a5      	bne.n	800b18a <__multiply+0x8a>
 800b23e:	3f01      	subs	r7, #1
 800b240:	e7a1      	b.n	800b186 <__multiply+0x86>
 800b242:	bf00      	nop
 800b244:	0800e89c 	.word	0x0800e89c
 800b248:	0800e92c 	.word	0x0800e92c

0800b24c <__pow5mult>:
 800b24c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b250:	4615      	mov	r5, r2
 800b252:	f012 0203 	ands.w	r2, r2, #3
 800b256:	4606      	mov	r6, r0
 800b258:	460f      	mov	r7, r1
 800b25a:	d007      	beq.n	800b26c <__pow5mult+0x20>
 800b25c:	4c25      	ldr	r4, [pc, #148]	; (800b2f4 <__pow5mult+0xa8>)
 800b25e:	3a01      	subs	r2, #1
 800b260:	2300      	movs	r3, #0
 800b262:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b266:	f7ff fe51 	bl	800af0c <__multadd>
 800b26a:	4607      	mov	r7, r0
 800b26c:	10ad      	asrs	r5, r5, #2
 800b26e:	d03d      	beq.n	800b2ec <__pow5mult+0xa0>
 800b270:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b272:	b97c      	cbnz	r4, 800b294 <__pow5mult+0x48>
 800b274:	2010      	movs	r0, #16
 800b276:	f7ff fdbf 	bl	800adf8 <malloc>
 800b27a:	4602      	mov	r2, r0
 800b27c:	6270      	str	r0, [r6, #36]	; 0x24
 800b27e:	b928      	cbnz	r0, 800b28c <__pow5mult+0x40>
 800b280:	4b1d      	ldr	r3, [pc, #116]	; (800b2f8 <__pow5mult+0xac>)
 800b282:	481e      	ldr	r0, [pc, #120]	; (800b2fc <__pow5mult+0xb0>)
 800b284:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b288:	f000 fce6 	bl	800bc58 <__assert_func>
 800b28c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b290:	6004      	str	r4, [r0, #0]
 800b292:	60c4      	str	r4, [r0, #12]
 800b294:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b298:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b29c:	b94c      	cbnz	r4, 800b2b2 <__pow5mult+0x66>
 800b29e:	f240 2171 	movw	r1, #625	; 0x271
 800b2a2:	4630      	mov	r0, r6
 800b2a4:	f7ff ff16 	bl	800b0d4 <__i2b>
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	f8c8 0008 	str.w	r0, [r8, #8]
 800b2ae:	4604      	mov	r4, r0
 800b2b0:	6003      	str	r3, [r0, #0]
 800b2b2:	f04f 0900 	mov.w	r9, #0
 800b2b6:	07eb      	lsls	r3, r5, #31
 800b2b8:	d50a      	bpl.n	800b2d0 <__pow5mult+0x84>
 800b2ba:	4639      	mov	r1, r7
 800b2bc:	4622      	mov	r2, r4
 800b2be:	4630      	mov	r0, r6
 800b2c0:	f7ff ff1e 	bl	800b100 <__multiply>
 800b2c4:	4639      	mov	r1, r7
 800b2c6:	4680      	mov	r8, r0
 800b2c8:	4630      	mov	r0, r6
 800b2ca:	f7ff fdfd 	bl	800aec8 <_Bfree>
 800b2ce:	4647      	mov	r7, r8
 800b2d0:	106d      	asrs	r5, r5, #1
 800b2d2:	d00b      	beq.n	800b2ec <__pow5mult+0xa0>
 800b2d4:	6820      	ldr	r0, [r4, #0]
 800b2d6:	b938      	cbnz	r0, 800b2e8 <__pow5mult+0x9c>
 800b2d8:	4622      	mov	r2, r4
 800b2da:	4621      	mov	r1, r4
 800b2dc:	4630      	mov	r0, r6
 800b2de:	f7ff ff0f 	bl	800b100 <__multiply>
 800b2e2:	6020      	str	r0, [r4, #0]
 800b2e4:	f8c0 9000 	str.w	r9, [r0]
 800b2e8:	4604      	mov	r4, r0
 800b2ea:	e7e4      	b.n	800b2b6 <__pow5mult+0x6a>
 800b2ec:	4638      	mov	r0, r7
 800b2ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2f2:	bf00      	nop
 800b2f4:	0800ea80 	.word	0x0800ea80
 800b2f8:	0800e826 	.word	0x0800e826
 800b2fc:	0800e92c 	.word	0x0800e92c

0800b300 <__lshift>:
 800b300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b304:	460c      	mov	r4, r1
 800b306:	6849      	ldr	r1, [r1, #4]
 800b308:	6923      	ldr	r3, [r4, #16]
 800b30a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b30e:	68a3      	ldr	r3, [r4, #8]
 800b310:	4607      	mov	r7, r0
 800b312:	4691      	mov	r9, r2
 800b314:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b318:	f108 0601 	add.w	r6, r8, #1
 800b31c:	42b3      	cmp	r3, r6
 800b31e:	db0b      	blt.n	800b338 <__lshift+0x38>
 800b320:	4638      	mov	r0, r7
 800b322:	f7ff fd91 	bl	800ae48 <_Balloc>
 800b326:	4605      	mov	r5, r0
 800b328:	b948      	cbnz	r0, 800b33e <__lshift+0x3e>
 800b32a:	4602      	mov	r2, r0
 800b32c:	4b28      	ldr	r3, [pc, #160]	; (800b3d0 <__lshift+0xd0>)
 800b32e:	4829      	ldr	r0, [pc, #164]	; (800b3d4 <__lshift+0xd4>)
 800b330:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b334:	f000 fc90 	bl	800bc58 <__assert_func>
 800b338:	3101      	adds	r1, #1
 800b33a:	005b      	lsls	r3, r3, #1
 800b33c:	e7ee      	b.n	800b31c <__lshift+0x1c>
 800b33e:	2300      	movs	r3, #0
 800b340:	f100 0114 	add.w	r1, r0, #20
 800b344:	f100 0210 	add.w	r2, r0, #16
 800b348:	4618      	mov	r0, r3
 800b34a:	4553      	cmp	r3, sl
 800b34c:	db33      	blt.n	800b3b6 <__lshift+0xb6>
 800b34e:	6920      	ldr	r0, [r4, #16]
 800b350:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b354:	f104 0314 	add.w	r3, r4, #20
 800b358:	f019 091f 	ands.w	r9, r9, #31
 800b35c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b360:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b364:	d02b      	beq.n	800b3be <__lshift+0xbe>
 800b366:	f1c9 0e20 	rsb	lr, r9, #32
 800b36a:	468a      	mov	sl, r1
 800b36c:	2200      	movs	r2, #0
 800b36e:	6818      	ldr	r0, [r3, #0]
 800b370:	fa00 f009 	lsl.w	r0, r0, r9
 800b374:	4302      	orrs	r2, r0
 800b376:	f84a 2b04 	str.w	r2, [sl], #4
 800b37a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b37e:	459c      	cmp	ip, r3
 800b380:	fa22 f20e 	lsr.w	r2, r2, lr
 800b384:	d8f3      	bhi.n	800b36e <__lshift+0x6e>
 800b386:	ebac 0304 	sub.w	r3, ip, r4
 800b38a:	3b15      	subs	r3, #21
 800b38c:	f023 0303 	bic.w	r3, r3, #3
 800b390:	3304      	adds	r3, #4
 800b392:	f104 0015 	add.w	r0, r4, #21
 800b396:	4584      	cmp	ip, r0
 800b398:	bf38      	it	cc
 800b39a:	2304      	movcc	r3, #4
 800b39c:	50ca      	str	r2, [r1, r3]
 800b39e:	b10a      	cbz	r2, 800b3a4 <__lshift+0xa4>
 800b3a0:	f108 0602 	add.w	r6, r8, #2
 800b3a4:	3e01      	subs	r6, #1
 800b3a6:	4638      	mov	r0, r7
 800b3a8:	612e      	str	r6, [r5, #16]
 800b3aa:	4621      	mov	r1, r4
 800b3ac:	f7ff fd8c 	bl	800aec8 <_Bfree>
 800b3b0:	4628      	mov	r0, r5
 800b3b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3b6:	f842 0f04 	str.w	r0, [r2, #4]!
 800b3ba:	3301      	adds	r3, #1
 800b3bc:	e7c5      	b.n	800b34a <__lshift+0x4a>
 800b3be:	3904      	subs	r1, #4
 800b3c0:	f853 2b04 	ldr.w	r2, [r3], #4
 800b3c4:	f841 2f04 	str.w	r2, [r1, #4]!
 800b3c8:	459c      	cmp	ip, r3
 800b3ca:	d8f9      	bhi.n	800b3c0 <__lshift+0xc0>
 800b3cc:	e7ea      	b.n	800b3a4 <__lshift+0xa4>
 800b3ce:	bf00      	nop
 800b3d0:	0800e89c 	.word	0x0800e89c
 800b3d4:	0800e92c 	.word	0x0800e92c

0800b3d8 <__mcmp>:
 800b3d8:	b530      	push	{r4, r5, lr}
 800b3da:	6902      	ldr	r2, [r0, #16]
 800b3dc:	690c      	ldr	r4, [r1, #16]
 800b3de:	1b12      	subs	r2, r2, r4
 800b3e0:	d10e      	bne.n	800b400 <__mcmp+0x28>
 800b3e2:	f100 0314 	add.w	r3, r0, #20
 800b3e6:	3114      	adds	r1, #20
 800b3e8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b3ec:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b3f0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b3f4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b3f8:	42a5      	cmp	r5, r4
 800b3fa:	d003      	beq.n	800b404 <__mcmp+0x2c>
 800b3fc:	d305      	bcc.n	800b40a <__mcmp+0x32>
 800b3fe:	2201      	movs	r2, #1
 800b400:	4610      	mov	r0, r2
 800b402:	bd30      	pop	{r4, r5, pc}
 800b404:	4283      	cmp	r3, r0
 800b406:	d3f3      	bcc.n	800b3f0 <__mcmp+0x18>
 800b408:	e7fa      	b.n	800b400 <__mcmp+0x28>
 800b40a:	f04f 32ff 	mov.w	r2, #4294967295
 800b40e:	e7f7      	b.n	800b400 <__mcmp+0x28>

0800b410 <__mdiff>:
 800b410:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b414:	460c      	mov	r4, r1
 800b416:	4606      	mov	r6, r0
 800b418:	4611      	mov	r1, r2
 800b41a:	4620      	mov	r0, r4
 800b41c:	4617      	mov	r7, r2
 800b41e:	f7ff ffdb 	bl	800b3d8 <__mcmp>
 800b422:	1e05      	subs	r5, r0, #0
 800b424:	d110      	bne.n	800b448 <__mdiff+0x38>
 800b426:	4629      	mov	r1, r5
 800b428:	4630      	mov	r0, r6
 800b42a:	f7ff fd0d 	bl	800ae48 <_Balloc>
 800b42e:	b930      	cbnz	r0, 800b43e <__mdiff+0x2e>
 800b430:	4b39      	ldr	r3, [pc, #228]	; (800b518 <__mdiff+0x108>)
 800b432:	4602      	mov	r2, r0
 800b434:	f240 2132 	movw	r1, #562	; 0x232
 800b438:	4838      	ldr	r0, [pc, #224]	; (800b51c <__mdiff+0x10c>)
 800b43a:	f000 fc0d 	bl	800bc58 <__assert_func>
 800b43e:	2301      	movs	r3, #1
 800b440:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b444:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b448:	bfa4      	itt	ge
 800b44a:	463b      	movge	r3, r7
 800b44c:	4627      	movge	r7, r4
 800b44e:	4630      	mov	r0, r6
 800b450:	6879      	ldr	r1, [r7, #4]
 800b452:	bfa6      	itte	ge
 800b454:	461c      	movge	r4, r3
 800b456:	2500      	movge	r5, #0
 800b458:	2501      	movlt	r5, #1
 800b45a:	f7ff fcf5 	bl	800ae48 <_Balloc>
 800b45e:	b920      	cbnz	r0, 800b46a <__mdiff+0x5a>
 800b460:	4b2d      	ldr	r3, [pc, #180]	; (800b518 <__mdiff+0x108>)
 800b462:	4602      	mov	r2, r0
 800b464:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b468:	e7e6      	b.n	800b438 <__mdiff+0x28>
 800b46a:	693e      	ldr	r6, [r7, #16]
 800b46c:	60c5      	str	r5, [r0, #12]
 800b46e:	6925      	ldr	r5, [r4, #16]
 800b470:	f107 0114 	add.w	r1, r7, #20
 800b474:	f104 0914 	add.w	r9, r4, #20
 800b478:	f100 0e14 	add.w	lr, r0, #20
 800b47c:	f107 0210 	add.w	r2, r7, #16
 800b480:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800b484:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800b488:	46f2      	mov	sl, lr
 800b48a:	2700      	movs	r7, #0
 800b48c:	f859 3b04 	ldr.w	r3, [r9], #4
 800b490:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b494:	fa1f f883 	uxth.w	r8, r3
 800b498:	fa17 f78b 	uxtah	r7, r7, fp
 800b49c:	0c1b      	lsrs	r3, r3, #16
 800b49e:	eba7 0808 	sub.w	r8, r7, r8
 800b4a2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b4a6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b4aa:	fa1f f888 	uxth.w	r8, r8
 800b4ae:	141f      	asrs	r7, r3, #16
 800b4b0:	454d      	cmp	r5, r9
 800b4b2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b4b6:	f84a 3b04 	str.w	r3, [sl], #4
 800b4ba:	d8e7      	bhi.n	800b48c <__mdiff+0x7c>
 800b4bc:	1b2b      	subs	r3, r5, r4
 800b4be:	3b15      	subs	r3, #21
 800b4c0:	f023 0303 	bic.w	r3, r3, #3
 800b4c4:	3304      	adds	r3, #4
 800b4c6:	3415      	adds	r4, #21
 800b4c8:	42a5      	cmp	r5, r4
 800b4ca:	bf38      	it	cc
 800b4cc:	2304      	movcc	r3, #4
 800b4ce:	4419      	add	r1, r3
 800b4d0:	4473      	add	r3, lr
 800b4d2:	469e      	mov	lr, r3
 800b4d4:	460d      	mov	r5, r1
 800b4d6:	4565      	cmp	r5, ip
 800b4d8:	d30e      	bcc.n	800b4f8 <__mdiff+0xe8>
 800b4da:	f10c 0203 	add.w	r2, ip, #3
 800b4de:	1a52      	subs	r2, r2, r1
 800b4e0:	f022 0203 	bic.w	r2, r2, #3
 800b4e4:	3903      	subs	r1, #3
 800b4e6:	458c      	cmp	ip, r1
 800b4e8:	bf38      	it	cc
 800b4ea:	2200      	movcc	r2, #0
 800b4ec:	441a      	add	r2, r3
 800b4ee:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b4f2:	b17b      	cbz	r3, 800b514 <__mdiff+0x104>
 800b4f4:	6106      	str	r6, [r0, #16]
 800b4f6:	e7a5      	b.n	800b444 <__mdiff+0x34>
 800b4f8:	f855 8b04 	ldr.w	r8, [r5], #4
 800b4fc:	fa17 f488 	uxtah	r4, r7, r8
 800b500:	1422      	asrs	r2, r4, #16
 800b502:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800b506:	b2a4      	uxth	r4, r4
 800b508:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800b50c:	f84e 4b04 	str.w	r4, [lr], #4
 800b510:	1417      	asrs	r7, r2, #16
 800b512:	e7e0      	b.n	800b4d6 <__mdiff+0xc6>
 800b514:	3e01      	subs	r6, #1
 800b516:	e7ea      	b.n	800b4ee <__mdiff+0xde>
 800b518:	0800e89c 	.word	0x0800e89c
 800b51c:	0800e92c 	.word	0x0800e92c

0800b520 <__ulp>:
 800b520:	b082      	sub	sp, #8
 800b522:	ed8d 0b00 	vstr	d0, [sp]
 800b526:	9b01      	ldr	r3, [sp, #4]
 800b528:	4912      	ldr	r1, [pc, #72]	; (800b574 <__ulp+0x54>)
 800b52a:	4019      	ands	r1, r3
 800b52c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800b530:	2900      	cmp	r1, #0
 800b532:	dd05      	ble.n	800b540 <__ulp+0x20>
 800b534:	2200      	movs	r2, #0
 800b536:	460b      	mov	r3, r1
 800b538:	ec43 2b10 	vmov	d0, r2, r3
 800b53c:	b002      	add	sp, #8
 800b53e:	4770      	bx	lr
 800b540:	4249      	negs	r1, r1
 800b542:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800b546:	ea4f 5021 	mov.w	r0, r1, asr #20
 800b54a:	f04f 0200 	mov.w	r2, #0
 800b54e:	f04f 0300 	mov.w	r3, #0
 800b552:	da04      	bge.n	800b55e <__ulp+0x3e>
 800b554:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800b558:	fa41 f300 	asr.w	r3, r1, r0
 800b55c:	e7ec      	b.n	800b538 <__ulp+0x18>
 800b55e:	f1a0 0114 	sub.w	r1, r0, #20
 800b562:	291e      	cmp	r1, #30
 800b564:	bfda      	itte	le
 800b566:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800b56a:	fa20 f101 	lsrle.w	r1, r0, r1
 800b56e:	2101      	movgt	r1, #1
 800b570:	460a      	mov	r2, r1
 800b572:	e7e1      	b.n	800b538 <__ulp+0x18>
 800b574:	7ff00000 	.word	0x7ff00000

0800b578 <__b2d>:
 800b578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b57a:	6905      	ldr	r5, [r0, #16]
 800b57c:	f100 0714 	add.w	r7, r0, #20
 800b580:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800b584:	1f2e      	subs	r6, r5, #4
 800b586:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800b58a:	4620      	mov	r0, r4
 800b58c:	f7ff fd52 	bl	800b034 <__hi0bits>
 800b590:	f1c0 0320 	rsb	r3, r0, #32
 800b594:	280a      	cmp	r0, #10
 800b596:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800b614 <__b2d+0x9c>
 800b59a:	600b      	str	r3, [r1, #0]
 800b59c:	dc14      	bgt.n	800b5c8 <__b2d+0x50>
 800b59e:	f1c0 0e0b 	rsb	lr, r0, #11
 800b5a2:	fa24 f10e 	lsr.w	r1, r4, lr
 800b5a6:	42b7      	cmp	r7, r6
 800b5a8:	ea41 030c 	orr.w	r3, r1, ip
 800b5ac:	bf34      	ite	cc
 800b5ae:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b5b2:	2100      	movcs	r1, #0
 800b5b4:	3015      	adds	r0, #21
 800b5b6:	fa04 f000 	lsl.w	r0, r4, r0
 800b5ba:	fa21 f10e 	lsr.w	r1, r1, lr
 800b5be:	ea40 0201 	orr.w	r2, r0, r1
 800b5c2:	ec43 2b10 	vmov	d0, r2, r3
 800b5c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b5c8:	42b7      	cmp	r7, r6
 800b5ca:	bf3a      	itte	cc
 800b5cc:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b5d0:	f1a5 0608 	subcc.w	r6, r5, #8
 800b5d4:	2100      	movcs	r1, #0
 800b5d6:	380b      	subs	r0, #11
 800b5d8:	d017      	beq.n	800b60a <__b2d+0x92>
 800b5da:	f1c0 0c20 	rsb	ip, r0, #32
 800b5de:	fa04 f500 	lsl.w	r5, r4, r0
 800b5e2:	42be      	cmp	r6, r7
 800b5e4:	fa21 f40c 	lsr.w	r4, r1, ip
 800b5e8:	ea45 0504 	orr.w	r5, r5, r4
 800b5ec:	bf8c      	ite	hi
 800b5ee:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800b5f2:	2400      	movls	r4, #0
 800b5f4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800b5f8:	fa01 f000 	lsl.w	r0, r1, r0
 800b5fc:	fa24 f40c 	lsr.w	r4, r4, ip
 800b600:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b604:	ea40 0204 	orr.w	r2, r0, r4
 800b608:	e7db      	b.n	800b5c2 <__b2d+0x4a>
 800b60a:	ea44 030c 	orr.w	r3, r4, ip
 800b60e:	460a      	mov	r2, r1
 800b610:	e7d7      	b.n	800b5c2 <__b2d+0x4a>
 800b612:	bf00      	nop
 800b614:	3ff00000 	.word	0x3ff00000

0800b618 <__d2b>:
 800b618:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b61c:	4689      	mov	r9, r1
 800b61e:	2101      	movs	r1, #1
 800b620:	ec57 6b10 	vmov	r6, r7, d0
 800b624:	4690      	mov	r8, r2
 800b626:	f7ff fc0f 	bl	800ae48 <_Balloc>
 800b62a:	4604      	mov	r4, r0
 800b62c:	b930      	cbnz	r0, 800b63c <__d2b+0x24>
 800b62e:	4602      	mov	r2, r0
 800b630:	4b25      	ldr	r3, [pc, #148]	; (800b6c8 <__d2b+0xb0>)
 800b632:	4826      	ldr	r0, [pc, #152]	; (800b6cc <__d2b+0xb4>)
 800b634:	f240 310a 	movw	r1, #778	; 0x30a
 800b638:	f000 fb0e 	bl	800bc58 <__assert_func>
 800b63c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b640:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b644:	bb35      	cbnz	r5, 800b694 <__d2b+0x7c>
 800b646:	2e00      	cmp	r6, #0
 800b648:	9301      	str	r3, [sp, #4]
 800b64a:	d028      	beq.n	800b69e <__d2b+0x86>
 800b64c:	4668      	mov	r0, sp
 800b64e:	9600      	str	r6, [sp, #0]
 800b650:	f7ff fd10 	bl	800b074 <__lo0bits>
 800b654:	9900      	ldr	r1, [sp, #0]
 800b656:	b300      	cbz	r0, 800b69a <__d2b+0x82>
 800b658:	9a01      	ldr	r2, [sp, #4]
 800b65a:	f1c0 0320 	rsb	r3, r0, #32
 800b65e:	fa02 f303 	lsl.w	r3, r2, r3
 800b662:	430b      	orrs	r3, r1
 800b664:	40c2      	lsrs	r2, r0
 800b666:	6163      	str	r3, [r4, #20]
 800b668:	9201      	str	r2, [sp, #4]
 800b66a:	9b01      	ldr	r3, [sp, #4]
 800b66c:	61a3      	str	r3, [r4, #24]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	bf14      	ite	ne
 800b672:	2202      	movne	r2, #2
 800b674:	2201      	moveq	r2, #1
 800b676:	6122      	str	r2, [r4, #16]
 800b678:	b1d5      	cbz	r5, 800b6b0 <__d2b+0x98>
 800b67a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b67e:	4405      	add	r5, r0
 800b680:	f8c9 5000 	str.w	r5, [r9]
 800b684:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b688:	f8c8 0000 	str.w	r0, [r8]
 800b68c:	4620      	mov	r0, r4
 800b68e:	b003      	add	sp, #12
 800b690:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b694:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b698:	e7d5      	b.n	800b646 <__d2b+0x2e>
 800b69a:	6161      	str	r1, [r4, #20]
 800b69c:	e7e5      	b.n	800b66a <__d2b+0x52>
 800b69e:	a801      	add	r0, sp, #4
 800b6a0:	f7ff fce8 	bl	800b074 <__lo0bits>
 800b6a4:	9b01      	ldr	r3, [sp, #4]
 800b6a6:	6163      	str	r3, [r4, #20]
 800b6a8:	2201      	movs	r2, #1
 800b6aa:	6122      	str	r2, [r4, #16]
 800b6ac:	3020      	adds	r0, #32
 800b6ae:	e7e3      	b.n	800b678 <__d2b+0x60>
 800b6b0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b6b4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b6b8:	f8c9 0000 	str.w	r0, [r9]
 800b6bc:	6918      	ldr	r0, [r3, #16]
 800b6be:	f7ff fcb9 	bl	800b034 <__hi0bits>
 800b6c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b6c6:	e7df      	b.n	800b688 <__d2b+0x70>
 800b6c8:	0800e89c 	.word	0x0800e89c
 800b6cc:	0800e92c 	.word	0x0800e92c

0800b6d0 <__ratio>:
 800b6d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6d4:	4688      	mov	r8, r1
 800b6d6:	4669      	mov	r1, sp
 800b6d8:	4681      	mov	r9, r0
 800b6da:	f7ff ff4d 	bl	800b578 <__b2d>
 800b6de:	a901      	add	r1, sp, #4
 800b6e0:	4640      	mov	r0, r8
 800b6e2:	ec55 4b10 	vmov	r4, r5, d0
 800b6e6:	f7ff ff47 	bl	800b578 <__b2d>
 800b6ea:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b6ee:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b6f2:	eba3 0c02 	sub.w	ip, r3, r2
 800b6f6:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b6fa:	1a9b      	subs	r3, r3, r2
 800b6fc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b700:	ec51 0b10 	vmov	r0, r1, d0
 800b704:	2b00      	cmp	r3, #0
 800b706:	bfd6      	itet	le
 800b708:	460a      	movle	r2, r1
 800b70a:	462a      	movgt	r2, r5
 800b70c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b710:	468b      	mov	fp, r1
 800b712:	462f      	mov	r7, r5
 800b714:	bfd4      	ite	le
 800b716:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800b71a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b71e:	4620      	mov	r0, r4
 800b720:	ee10 2a10 	vmov	r2, s0
 800b724:	465b      	mov	r3, fp
 800b726:	4639      	mov	r1, r7
 800b728:	f7f5 f890 	bl	800084c <__aeabi_ddiv>
 800b72c:	ec41 0b10 	vmov	d0, r0, r1
 800b730:	b003      	add	sp, #12
 800b732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b736 <__copybits>:
 800b736:	3901      	subs	r1, #1
 800b738:	b570      	push	{r4, r5, r6, lr}
 800b73a:	1149      	asrs	r1, r1, #5
 800b73c:	6914      	ldr	r4, [r2, #16]
 800b73e:	3101      	adds	r1, #1
 800b740:	f102 0314 	add.w	r3, r2, #20
 800b744:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b748:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b74c:	1f05      	subs	r5, r0, #4
 800b74e:	42a3      	cmp	r3, r4
 800b750:	d30c      	bcc.n	800b76c <__copybits+0x36>
 800b752:	1aa3      	subs	r3, r4, r2
 800b754:	3b11      	subs	r3, #17
 800b756:	f023 0303 	bic.w	r3, r3, #3
 800b75a:	3211      	adds	r2, #17
 800b75c:	42a2      	cmp	r2, r4
 800b75e:	bf88      	it	hi
 800b760:	2300      	movhi	r3, #0
 800b762:	4418      	add	r0, r3
 800b764:	2300      	movs	r3, #0
 800b766:	4288      	cmp	r0, r1
 800b768:	d305      	bcc.n	800b776 <__copybits+0x40>
 800b76a:	bd70      	pop	{r4, r5, r6, pc}
 800b76c:	f853 6b04 	ldr.w	r6, [r3], #4
 800b770:	f845 6f04 	str.w	r6, [r5, #4]!
 800b774:	e7eb      	b.n	800b74e <__copybits+0x18>
 800b776:	f840 3b04 	str.w	r3, [r0], #4
 800b77a:	e7f4      	b.n	800b766 <__copybits+0x30>

0800b77c <__any_on>:
 800b77c:	f100 0214 	add.w	r2, r0, #20
 800b780:	6900      	ldr	r0, [r0, #16]
 800b782:	114b      	asrs	r3, r1, #5
 800b784:	4298      	cmp	r0, r3
 800b786:	b510      	push	{r4, lr}
 800b788:	db11      	blt.n	800b7ae <__any_on+0x32>
 800b78a:	dd0a      	ble.n	800b7a2 <__any_on+0x26>
 800b78c:	f011 011f 	ands.w	r1, r1, #31
 800b790:	d007      	beq.n	800b7a2 <__any_on+0x26>
 800b792:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b796:	fa24 f001 	lsr.w	r0, r4, r1
 800b79a:	fa00 f101 	lsl.w	r1, r0, r1
 800b79e:	428c      	cmp	r4, r1
 800b7a0:	d10b      	bne.n	800b7ba <__any_on+0x3e>
 800b7a2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b7a6:	4293      	cmp	r3, r2
 800b7a8:	d803      	bhi.n	800b7b2 <__any_on+0x36>
 800b7aa:	2000      	movs	r0, #0
 800b7ac:	bd10      	pop	{r4, pc}
 800b7ae:	4603      	mov	r3, r0
 800b7b0:	e7f7      	b.n	800b7a2 <__any_on+0x26>
 800b7b2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b7b6:	2900      	cmp	r1, #0
 800b7b8:	d0f5      	beq.n	800b7a6 <__any_on+0x2a>
 800b7ba:	2001      	movs	r0, #1
 800b7bc:	e7f6      	b.n	800b7ac <__any_on+0x30>

0800b7be <_calloc_r>:
 800b7be:	b513      	push	{r0, r1, r4, lr}
 800b7c0:	434a      	muls	r2, r1
 800b7c2:	4611      	mov	r1, r2
 800b7c4:	9201      	str	r2, [sp, #4]
 800b7c6:	f000 f859 	bl	800b87c <_malloc_r>
 800b7ca:	4604      	mov	r4, r0
 800b7cc:	b118      	cbz	r0, 800b7d6 <_calloc_r+0x18>
 800b7ce:	9a01      	ldr	r2, [sp, #4]
 800b7d0:	2100      	movs	r1, #0
 800b7d2:	f7fc fbc9 	bl	8007f68 <memset>
 800b7d6:	4620      	mov	r0, r4
 800b7d8:	b002      	add	sp, #8
 800b7da:	bd10      	pop	{r4, pc}

0800b7dc <_free_r>:
 800b7dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b7de:	2900      	cmp	r1, #0
 800b7e0:	d048      	beq.n	800b874 <_free_r+0x98>
 800b7e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b7e6:	9001      	str	r0, [sp, #4]
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	f1a1 0404 	sub.w	r4, r1, #4
 800b7ee:	bfb8      	it	lt
 800b7f0:	18e4      	addlt	r4, r4, r3
 800b7f2:	f000 fa7b 	bl	800bcec <__malloc_lock>
 800b7f6:	4a20      	ldr	r2, [pc, #128]	; (800b878 <_free_r+0x9c>)
 800b7f8:	9801      	ldr	r0, [sp, #4]
 800b7fa:	6813      	ldr	r3, [r2, #0]
 800b7fc:	4615      	mov	r5, r2
 800b7fe:	b933      	cbnz	r3, 800b80e <_free_r+0x32>
 800b800:	6063      	str	r3, [r4, #4]
 800b802:	6014      	str	r4, [r2, #0]
 800b804:	b003      	add	sp, #12
 800b806:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b80a:	f000 ba75 	b.w	800bcf8 <__malloc_unlock>
 800b80e:	42a3      	cmp	r3, r4
 800b810:	d90b      	bls.n	800b82a <_free_r+0x4e>
 800b812:	6821      	ldr	r1, [r4, #0]
 800b814:	1862      	adds	r2, r4, r1
 800b816:	4293      	cmp	r3, r2
 800b818:	bf04      	itt	eq
 800b81a:	681a      	ldreq	r2, [r3, #0]
 800b81c:	685b      	ldreq	r3, [r3, #4]
 800b81e:	6063      	str	r3, [r4, #4]
 800b820:	bf04      	itt	eq
 800b822:	1852      	addeq	r2, r2, r1
 800b824:	6022      	streq	r2, [r4, #0]
 800b826:	602c      	str	r4, [r5, #0]
 800b828:	e7ec      	b.n	800b804 <_free_r+0x28>
 800b82a:	461a      	mov	r2, r3
 800b82c:	685b      	ldr	r3, [r3, #4]
 800b82e:	b10b      	cbz	r3, 800b834 <_free_r+0x58>
 800b830:	42a3      	cmp	r3, r4
 800b832:	d9fa      	bls.n	800b82a <_free_r+0x4e>
 800b834:	6811      	ldr	r1, [r2, #0]
 800b836:	1855      	adds	r5, r2, r1
 800b838:	42a5      	cmp	r5, r4
 800b83a:	d10b      	bne.n	800b854 <_free_r+0x78>
 800b83c:	6824      	ldr	r4, [r4, #0]
 800b83e:	4421      	add	r1, r4
 800b840:	1854      	adds	r4, r2, r1
 800b842:	42a3      	cmp	r3, r4
 800b844:	6011      	str	r1, [r2, #0]
 800b846:	d1dd      	bne.n	800b804 <_free_r+0x28>
 800b848:	681c      	ldr	r4, [r3, #0]
 800b84a:	685b      	ldr	r3, [r3, #4]
 800b84c:	6053      	str	r3, [r2, #4]
 800b84e:	4421      	add	r1, r4
 800b850:	6011      	str	r1, [r2, #0]
 800b852:	e7d7      	b.n	800b804 <_free_r+0x28>
 800b854:	d902      	bls.n	800b85c <_free_r+0x80>
 800b856:	230c      	movs	r3, #12
 800b858:	6003      	str	r3, [r0, #0]
 800b85a:	e7d3      	b.n	800b804 <_free_r+0x28>
 800b85c:	6825      	ldr	r5, [r4, #0]
 800b85e:	1961      	adds	r1, r4, r5
 800b860:	428b      	cmp	r3, r1
 800b862:	bf04      	itt	eq
 800b864:	6819      	ldreq	r1, [r3, #0]
 800b866:	685b      	ldreq	r3, [r3, #4]
 800b868:	6063      	str	r3, [r4, #4]
 800b86a:	bf04      	itt	eq
 800b86c:	1949      	addeq	r1, r1, r5
 800b86e:	6021      	streq	r1, [r4, #0]
 800b870:	6054      	str	r4, [r2, #4]
 800b872:	e7c7      	b.n	800b804 <_free_r+0x28>
 800b874:	b003      	add	sp, #12
 800b876:	bd30      	pop	{r4, r5, pc}
 800b878:	20000214 	.word	0x20000214

0800b87c <_malloc_r>:
 800b87c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b87e:	1ccd      	adds	r5, r1, #3
 800b880:	f025 0503 	bic.w	r5, r5, #3
 800b884:	3508      	adds	r5, #8
 800b886:	2d0c      	cmp	r5, #12
 800b888:	bf38      	it	cc
 800b88a:	250c      	movcc	r5, #12
 800b88c:	2d00      	cmp	r5, #0
 800b88e:	4606      	mov	r6, r0
 800b890:	db01      	blt.n	800b896 <_malloc_r+0x1a>
 800b892:	42a9      	cmp	r1, r5
 800b894:	d903      	bls.n	800b89e <_malloc_r+0x22>
 800b896:	230c      	movs	r3, #12
 800b898:	6033      	str	r3, [r6, #0]
 800b89a:	2000      	movs	r0, #0
 800b89c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b89e:	f000 fa25 	bl	800bcec <__malloc_lock>
 800b8a2:	4921      	ldr	r1, [pc, #132]	; (800b928 <_malloc_r+0xac>)
 800b8a4:	680a      	ldr	r2, [r1, #0]
 800b8a6:	4614      	mov	r4, r2
 800b8a8:	b99c      	cbnz	r4, 800b8d2 <_malloc_r+0x56>
 800b8aa:	4f20      	ldr	r7, [pc, #128]	; (800b92c <_malloc_r+0xb0>)
 800b8ac:	683b      	ldr	r3, [r7, #0]
 800b8ae:	b923      	cbnz	r3, 800b8ba <_malloc_r+0x3e>
 800b8b0:	4621      	mov	r1, r4
 800b8b2:	4630      	mov	r0, r6
 800b8b4:	f000 f9a0 	bl	800bbf8 <_sbrk_r>
 800b8b8:	6038      	str	r0, [r7, #0]
 800b8ba:	4629      	mov	r1, r5
 800b8bc:	4630      	mov	r0, r6
 800b8be:	f000 f99b 	bl	800bbf8 <_sbrk_r>
 800b8c2:	1c43      	adds	r3, r0, #1
 800b8c4:	d123      	bne.n	800b90e <_malloc_r+0x92>
 800b8c6:	230c      	movs	r3, #12
 800b8c8:	6033      	str	r3, [r6, #0]
 800b8ca:	4630      	mov	r0, r6
 800b8cc:	f000 fa14 	bl	800bcf8 <__malloc_unlock>
 800b8d0:	e7e3      	b.n	800b89a <_malloc_r+0x1e>
 800b8d2:	6823      	ldr	r3, [r4, #0]
 800b8d4:	1b5b      	subs	r3, r3, r5
 800b8d6:	d417      	bmi.n	800b908 <_malloc_r+0x8c>
 800b8d8:	2b0b      	cmp	r3, #11
 800b8da:	d903      	bls.n	800b8e4 <_malloc_r+0x68>
 800b8dc:	6023      	str	r3, [r4, #0]
 800b8de:	441c      	add	r4, r3
 800b8e0:	6025      	str	r5, [r4, #0]
 800b8e2:	e004      	b.n	800b8ee <_malloc_r+0x72>
 800b8e4:	6863      	ldr	r3, [r4, #4]
 800b8e6:	42a2      	cmp	r2, r4
 800b8e8:	bf0c      	ite	eq
 800b8ea:	600b      	streq	r3, [r1, #0]
 800b8ec:	6053      	strne	r3, [r2, #4]
 800b8ee:	4630      	mov	r0, r6
 800b8f0:	f000 fa02 	bl	800bcf8 <__malloc_unlock>
 800b8f4:	f104 000b 	add.w	r0, r4, #11
 800b8f8:	1d23      	adds	r3, r4, #4
 800b8fa:	f020 0007 	bic.w	r0, r0, #7
 800b8fe:	1ac2      	subs	r2, r0, r3
 800b900:	d0cc      	beq.n	800b89c <_malloc_r+0x20>
 800b902:	1a1b      	subs	r3, r3, r0
 800b904:	50a3      	str	r3, [r4, r2]
 800b906:	e7c9      	b.n	800b89c <_malloc_r+0x20>
 800b908:	4622      	mov	r2, r4
 800b90a:	6864      	ldr	r4, [r4, #4]
 800b90c:	e7cc      	b.n	800b8a8 <_malloc_r+0x2c>
 800b90e:	1cc4      	adds	r4, r0, #3
 800b910:	f024 0403 	bic.w	r4, r4, #3
 800b914:	42a0      	cmp	r0, r4
 800b916:	d0e3      	beq.n	800b8e0 <_malloc_r+0x64>
 800b918:	1a21      	subs	r1, r4, r0
 800b91a:	4630      	mov	r0, r6
 800b91c:	f000 f96c 	bl	800bbf8 <_sbrk_r>
 800b920:	3001      	adds	r0, #1
 800b922:	d1dd      	bne.n	800b8e0 <_malloc_r+0x64>
 800b924:	e7cf      	b.n	800b8c6 <_malloc_r+0x4a>
 800b926:	bf00      	nop
 800b928:	20000214 	.word	0x20000214
 800b92c:	20000218 	.word	0x20000218

0800b930 <__ssputs_r>:
 800b930:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b934:	688e      	ldr	r6, [r1, #8]
 800b936:	429e      	cmp	r6, r3
 800b938:	4682      	mov	sl, r0
 800b93a:	460c      	mov	r4, r1
 800b93c:	4690      	mov	r8, r2
 800b93e:	461f      	mov	r7, r3
 800b940:	d838      	bhi.n	800b9b4 <__ssputs_r+0x84>
 800b942:	898a      	ldrh	r2, [r1, #12]
 800b944:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b948:	d032      	beq.n	800b9b0 <__ssputs_r+0x80>
 800b94a:	6825      	ldr	r5, [r4, #0]
 800b94c:	6909      	ldr	r1, [r1, #16]
 800b94e:	eba5 0901 	sub.w	r9, r5, r1
 800b952:	6965      	ldr	r5, [r4, #20]
 800b954:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b958:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b95c:	3301      	adds	r3, #1
 800b95e:	444b      	add	r3, r9
 800b960:	106d      	asrs	r5, r5, #1
 800b962:	429d      	cmp	r5, r3
 800b964:	bf38      	it	cc
 800b966:	461d      	movcc	r5, r3
 800b968:	0553      	lsls	r3, r2, #21
 800b96a:	d531      	bpl.n	800b9d0 <__ssputs_r+0xa0>
 800b96c:	4629      	mov	r1, r5
 800b96e:	f7ff ff85 	bl	800b87c <_malloc_r>
 800b972:	4606      	mov	r6, r0
 800b974:	b950      	cbnz	r0, 800b98c <__ssputs_r+0x5c>
 800b976:	230c      	movs	r3, #12
 800b978:	f8ca 3000 	str.w	r3, [sl]
 800b97c:	89a3      	ldrh	r3, [r4, #12]
 800b97e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b982:	81a3      	strh	r3, [r4, #12]
 800b984:	f04f 30ff 	mov.w	r0, #4294967295
 800b988:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b98c:	6921      	ldr	r1, [r4, #16]
 800b98e:	464a      	mov	r2, r9
 800b990:	f7ff fa4c 	bl	800ae2c <memcpy>
 800b994:	89a3      	ldrh	r3, [r4, #12]
 800b996:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b99a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b99e:	81a3      	strh	r3, [r4, #12]
 800b9a0:	6126      	str	r6, [r4, #16]
 800b9a2:	6165      	str	r5, [r4, #20]
 800b9a4:	444e      	add	r6, r9
 800b9a6:	eba5 0509 	sub.w	r5, r5, r9
 800b9aa:	6026      	str	r6, [r4, #0]
 800b9ac:	60a5      	str	r5, [r4, #8]
 800b9ae:	463e      	mov	r6, r7
 800b9b0:	42be      	cmp	r6, r7
 800b9b2:	d900      	bls.n	800b9b6 <__ssputs_r+0x86>
 800b9b4:	463e      	mov	r6, r7
 800b9b6:	4632      	mov	r2, r6
 800b9b8:	6820      	ldr	r0, [r4, #0]
 800b9ba:	4641      	mov	r1, r8
 800b9bc:	f000 f97c 	bl	800bcb8 <memmove>
 800b9c0:	68a3      	ldr	r3, [r4, #8]
 800b9c2:	6822      	ldr	r2, [r4, #0]
 800b9c4:	1b9b      	subs	r3, r3, r6
 800b9c6:	4432      	add	r2, r6
 800b9c8:	60a3      	str	r3, [r4, #8]
 800b9ca:	6022      	str	r2, [r4, #0]
 800b9cc:	2000      	movs	r0, #0
 800b9ce:	e7db      	b.n	800b988 <__ssputs_r+0x58>
 800b9d0:	462a      	mov	r2, r5
 800b9d2:	f000 f997 	bl	800bd04 <_realloc_r>
 800b9d6:	4606      	mov	r6, r0
 800b9d8:	2800      	cmp	r0, #0
 800b9da:	d1e1      	bne.n	800b9a0 <__ssputs_r+0x70>
 800b9dc:	6921      	ldr	r1, [r4, #16]
 800b9de:	4650      	mov	r0, sl
 800b9e0:	f7ff fefc 	bl	800b7dc <_free_r>
 800b9e4:	e7c7      	b.n	800b976 <__ssputs_r+0x46>
	...

0800b9e8 <_svfiprintf_r>:
 800b9e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9ec:	4698      	mov	r8, r3
 800b9ee:	898b      	ldrh	r3, [r1, #12]
 800b9f0:	061b      	lsls	r3, r3, #24
 800b9f2:	b09d      	sub	sp, #116	; 0x74
 800b9f4:	4607      	mov	r7, r0
 800b9f6:	460d      	mov	r5, r1
 800b9f8:	4614      	mov	r4, r2
 800b9fa:	d50e      	bpl.n	800ba1a <_svfiprintf_r+0x32>
 800b9fc:	690b      	ldr	r3, [r1, #16]
 800b9fe:	b963      	cbnz	r3, 800ba1a <_svfiprintf_r+0x32>
 800ba00:	2140      	movs	r1, #64	; 0x40
 800ba02:	f7ff ff3b 	bl	800b87c <_malloc_r>
 800ba06:	6028      	str	r0, [r5, #0]
 800ba08:	6128      	str	r0, [r5, #16]
 800ba0a:	b920      	cbnz	r0, 800ba16 <_svfiprintf_r+0x2e>
 800ba0c:	230c      	movs	r3, #12
 800ba0e:	603b      	str	r3, [r7, #0]
 800ba10:	f04f 30ff 	mov.w	r0, #4294967295
 800ba14:	e0d1      	b.n	800bbba <_svfiprintf_r+0x1d2>
 800ba16:	2340      	movs	r3, #64	; 0x40
 800ba18:	616b      	str	r3, [r5, #20]
 800ba1a:	2300      	movs	r3, #0
 800ba1c:	9309      	str	r3, [sp, #36]	; 0x24
 800ba1e:	2320      	movs	r3, #32
 800ba20:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ba24:	f8cd 800c 	str.w	r8, [sp, #12]
 800ba28:	2330      	movs	r3, #48	; 0x30
 800ba2a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bbd4 <_svfiprintf_r+0x1ec>
 800ba2e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ba32:	f04f 0901 	mov.w	r9, #1
 800ba36:	4623      	mov	r3, r4
 800ba38:	469a      	mov	sl, r3
 800ba3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ba3e:	b10a      	cbz	r2, 800ba44 <_svfiprintf_r+0x5c>
 800ba40:	2a25      	cmp	r2, #37	; 0x25
 800ba42:	d1f9      	bne.n	800ba38 <_svfiprintf_r+0x50>
 800ba44:	ebba 0b04 	subs.w	fp, sl, r4
 800ba48:	d00b      	beq.n	800ba62 <_svfiprintf_r+0x7a>
 800ba4a:	465b      	mov	r3, fp
 800ba4c:	4622      	mov	r2, r4
 800ba4e:	4629      	mov	r1, r5
 800ba50:	4638      	mov	r0, r7
 800ba52:	f7ff ff6d 	bl	800b930 <__ssputs_r>
 800ba56:	3001      	adds	r0, #1
 800ba58:	f000 80aa 	beq.w	800bbb0 <_svfiprintf_r+0x1c8>
 800ba5c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ba5e:	445a      	add	r2, fp
 800ba60:	9209      	str	r2, [sp, #36]	; 0x24
 800ba62:	f89a 3000 	ldrb.w	r3, [sl]
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	f000 80a2 	beq.w	800bbb0 <_svfiprintf_r+0x1c8>
 800ba6c:	2300      	movs	r3, #0
 800ba6e:	f04f 32ff 	mov.w	r2, #4294967295
 800ba72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ba76:	f10a 0a01 	add.w	sl, sl, #1
 800ba7a:	9304      	str	r3, [sp, #16]
 800ba7c:	9307      	str	r3, [sp, #28]
 800ba7e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ba82:	931a      	str	r3, [sp, #104]	; 0x68
 800ba84:	4654      	mov	r4, sl
 800ba86:	2205      	movs	r2, #5
 800ba88:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba8c:	4851      	ldr	r0, [pc, #324]	; (800bbd4 <_svfiprintf_r+0x1ec>)
 800ba8e:	f7f4 fba7 	bl	80001e0 <memchr>
 800ba92:	9a04      	ldr	r2, [sp, #16]
 800ba94:	b9d8      	cbnz	r0, 800bace <_svfiprintf_r+0xe6>
 800ba96:	06d0      	lsls	r0, r2, #27
 800ba98:	bf44      	itt	mi
 800ba9a:	2320      	movmi	r3, #32
 800ba9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800baa0:	0711      	lsls	r1, r2, #28
 800baa2:	bf44      	itt	mi
 800baa4:	232b      	movmi	r3, #43	; 0x2b
 800baa6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800baaa:	f89a 3000 	ldrb.w	r3, [sl]
 800baae:	2b2a      	cmp	r3, #42	; 0x2a
 800bab0:	d015      	beq.n	800bade <_svfiprintf_r+0xf6>
 800bab2:	9a07      	ldr	r2, [sp, #28]
 800bab4:	4654      	mov	r4, sl
 800bab6:	2000      	movs	r0, #0
 800bab8:	f04f 0c0a 	mov.w	ip, #10
 800babc:	4621      	mov	r1, r4
 800babe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bac2:	3b30      	subs	r3, #48	; 0x30
 800bac4:	2b09      	cmp	r3, #9
 800bac6:	d94e      	bls.n	800bb66 <_svfiprintf_r+0x17e>
 800bac8:	b1b0      	cbz	r0, 800baf8 <_svfiprintf_r+0x110>
 800baca:	9207      	str	r2, [sp, #28]
 800bacc:	e014      	b.n	800baf8 <_svfiprintf_r+0x110>
 800bace:	eba0 0308 	sub.w	r3, r0, r8
 800bad2:	fa09 f303 	lsl.w	r3, r9, r3
 800bad6:	4313      	orrs	r3, r2
 800bad8:	9304      	str	r3, [sp, #16]
 800bada:	46a2      	mov	sl, r4
 800badc:	e7d2      	b.n	800ba84 <_svfiprintf_r+0x9c>
 800bade:	9b03      	ldr	r3, [sp, #12]
 800bae0:	1d19      	adds	r1, r3, #4
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	9103      	str	r1, [sp, #12]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	bfbb      	ittet	lt
 800baea:	425b      	neglt	r3, r3
 800baec:	f042 0202 	orrlt.w	r2, r2, #2
 800baf0:	9307      	strge	r3, [sp, #28]
 800baf2:	9307      	strlt	r3, [sp, #28]
 800baf4:	bfb8      	it	lt
 800baf6:	9204      	strlt	r2, [sp, #16]
 800baf8:	7823      	ldrb	r3, [r4, #0]
 800bafa:	2b2e      	cmp	r3, #46	; 0x2e
 800bafc:	d10c      	bne.n	800bb18 <_svfiprintf_r+0x130>
 800bafe:	7863      	ldrb	r3, [r4, #1]
 800bb00:	2b2a      	cmp	r3, #42	; 0x2a
 800bb02:	d135      	bne.n	800bb70 <_svfiprintf_r+0x188>
 800bb04:	9b03      	ldr	r3, [sp, #12]
 800bb06:	1d1a      	adds	r2, r3, #4
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	9203      	str	r2, [sp, #12]
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	bfb8      	it	lt
 800bb10:	f04f 33ff 	movlt.w	r3, #4294967295
 800bb14:	3402      	adds	r4, #2
 800bb16:	9305      	str	r3, [sp, #20]
 800bb18:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bbe4 <_svfiprintf_r+0x1fc>
 800bb1c:	7821      	ldrb	r1, [r4, #0]
 800bb1e:	2203      	movs	r2, #3
 800bb20:	4650      	mov	r0, sl
 800bb22:	f7f4 fb5d 	bl	80001e0 <memchr>
 800bb26:	b140      	cbz	r0, 800bb3a <_svfiprintf_r+0x152>
 800bb28:	2340      	movs	r3, #64	; 0x40
 800bb2a:	eba0 000a 	sub.w	r0, r0, sl
 800bb2e:	fa03 f000 	lsl.w	r0, r3, r0
 800bb32:	9b04      	ldr	r3, [sp, #16]
 800bb34:	4303      	orrs	r3, r0
 800bb36:	3401      	adds	r4, #1
 800bb38:	9304      	str	r3, [sp, #16]
 800bb3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb3e:	4826      	ldr	r0, [pc, #152]	; (800bbd8 <_svfiprintf_r+0x1f0>)
 800bb40:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bb44:	2206      	movs	r2, #6
 800bb46:	f7f4 fb4b 	bl	80001e0 <memchr>
 800bb4a:	2800      	cmp	r0, #0
 800bb4c:	d038      	beq.n	800bbc0 <_svfiprintf_r+0x1d8>
 800bb4e:	4b23      	ldr	r3, [pc, #140]	; (800bbdc <_svfiprintf_r+0x1f4>)
 800bb50:	bb1b      	cbnz	r3, 800bb9a <_svfiprintf_r+0x1b2>
 800bb52:	9b03      	ldr	r3, [sp, #12]
 800bb54:	3307      	adds	r3, #7
 800bb56:	f023 0307 	bic.w	r3, r3, #7
 800bb5a:	3308      	adds	r3, #8
 800bb5c:	9303      	str	r3, [sp, #12]
 800bb5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb60:	4433      	add	r3, r6
 800bb62:	9309      	str	r3, [sp, #36]	; 0x24
 800bb64:	e767      	b.n	800ba36 <_svfiprintf_r+0x4e>
 800bb66:	fb0c 3202 	mla	r2, ip, r2, r3
 800bb6a:	460c      	mov	r4, r1
 800bb6c:	2001      	movs	r0, #1
 800bb6e:	e7a5      	b.n	800babc <_svfiprintf_r+0xd4>
 800bb70:	2300      	movs	r3, #0
 800bb72:	3401      	adds	r4, #1
 800bb74:	9305      	str	r3, [sp, #20]
 800bb76:	4619      	mov	r1, r3
 800bb78:	f04f 0c0a 	mov.w	ip, #10
 800bb7c:	4620      	mov	r0, r4
 800bb7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bb82:	3a30      	subs	r2, #48	; 0x30
 800bb84:	2a09      	cmp	r2, #9
 800bb86:	d903      	bls.n	800bb90 <_svfiprintf_r+0x1a8>
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d0c5      	beq.n	800bb18 <_svfiprintf_r+0x130>
 800bb8c:	9105      	str	r1, [sp, #20]
 800bb8e:	e7c3      	b.n	800bb18 <_svfiprintf_r+0x130>
 800bb90:	fb0c 2101 	mla	r1, ip, r1, r2
 800bb94:	4604      	mov	r4, r0
 800bb96:	2301      	movs	r3, #1
 800bb98:	e7f0      	b.n	800bb7c <_svfiprintf_r+0x194>
 800bb9a:	ab03      	add	r3, sp, #12
 800bb9c:	9300      	str	r3, [sp, #0]
 800bb9e:	462a      	mov	r2, r5
 800bba0:	4b0f      	ldr	r3, [pc, #60]	; (800bbe0 <_svfiprintf_r+0x1f8>)
 800bba2:	a904      	add	r1, sp, #16
 800bba4:	4638      	mov	r0, r7
 800bba6:	f7fc fa87 	bl	80080b8 <_printf_float>
 800bbaa:	1c42      	adds	r2, r0, #1
 800bbac:	4606      	mov	r6, r0
 800bbae:	d1d6      	bne.n	800bb5e <_svfiprintf_r+0x176>
 800bbb0:	89ab      	ldrh	r3, [r5, #12]
 800bbb2:	065b      	lsls	r3, r3, #25
 800bbb4:	f53f af2c 	bmi.w	800ba10 <_svfiprintf_r+0x28>
 800bbb8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bbba:	b01d      	add	sp, #116	; 0x74
 800bbbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbc0:	ab03      	add	r3, sp, #12
 800bbc2:	9300      	str	r3, [sp, #0]
 800bbc4:	462a      	mov	r2, r5
 800bbc6:	4b06      	ldr	r3, [pc, #24]	; (800bbe0 <_svfiprintf_r+0x1f8>)
 800bbc8:	a904      	add	r1, sp, #16
 800bbca:	4638      	mov	r0, r7
 800bbcc:	f7fc fd18 	bl	8008600 <_printf_i>
 800bbd0:	e7eb      	b.n	800bbaa <_svfiprintf_r+0x1c2>
 800bbd2:	bf00      	nop
 800bbd4:	0800ea8c 	.word	0x0800ea8c
 800bbd8:	0800ea96 	.word	0x0800ea96
 800bbdc:	080080b9 	.word	0x080080b9
 800bbe0:	0800b931 	.word	0x0800b931
 800bbe4:	0800ea92 	.word	0x0800ea92

0800bbe8 <nan>:
 800bbe8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800bbf0 <nan+0x8>
 800bbec:	4770      	bx	lr
 800bbee:	bf00      	nop
 800bbf0:	00000000 	.word	0x00000000
 800bbf4:	7ff80000 	.word	0x7ff80000

0800bbf8 <_sbrk_r>:
 800bbf8:	b538      	push	{r3, r4, r5, lr}
 800bbfa:	4d06      	ldr	r5, [pc, #24]	; (800bc14 <_sbrk_r+0x1c>)
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	4604      	mov	r4, r0
 800bc00:	4608      	mov	r0, r1
 800bc02:	602b      	str	r3, [r5, #0]
 800bc04:	f7f7 fe0c 	bl	8003820 <_sbrk>
 800bc08:	1c43      	adds	r3, r0, #1
 800bc0a:	d102      	bne.n	800bc12 <_sbrk_r+0x1a>
 800bc0c:	682b      	ldr	r3, [r5, #0]
 800bc0e:	b103      	cbz	r3, 800bc12 <_sbrk_r+0x1a>
 800bc10:	6023      	str	r3, [r4, #0]
 800bc12:	bd38      	pop	{r3, r4, r5, pc}
 800bc14:	20000644 	.word	0x20000644

0800bc18 <strncmp>:
 800bc18:	b510      	push	{r4, lr}
 800bc1a:	b16a      	cbz	r2, 800bc38 <strncmp+0x20>
 800bc1c:	3901      	subs	r1, #1
 800bc1e:	1884      	adds	r4, r0, r2
 800bc20:	f810 3b01 	ldrb.w	r3, [r0], #1
 800bc24:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800bc28:	4293      	cmp	r3, r2
 800bc2a:	d103      	bne.n	800bc34 <strncmp+0x1c>
 800bc2c:	42a0      	cmp	r0, r4
 800bc2e:	d001      	beq.n	800bc34 <strncmp+0x1c>
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d1f5      	bne.n	800bc20 <strncmp+0x8>
 800bc34:	1a98      	subs	r0, r3, r2
 800bc36:	bd10      	pop	{r4, pc}
 800bc38:	4610      	mov	r0, r2
 800bc3a:	e7fc      	b.n	800bc36 <strncmp+0x1e>

0800bc3c <__ascii_wctomb>:
 800bc3c:	b149      	cbz	r1, 800bc52 <__ascii_wctomb+0x16>
 800bc3e:	2aff      	cmp	r2, #255	; 0xff
 800bc40:	bf85      	ittet	hi
 800bc42:	238a      	movhi	r3, #138	; 0x8a
 800bc44:	6003      	strhi	r3, [r0, #0]
 800bc46:	700a      	strbls	r2, [r1, #0]
 800bc48:	f04f 30ff 	movhi.w	r0, #4294967295
 800bc4c:	bf98      	it	ls
 800bc4e:	2001      	movls	r0, #1
 800bc50:	4770      	bx	lr
 800bc52:	4608      	mov	r0, r1
 800bc54:	4770      	bx	lr
	...

0800bc58 <__assert_func>:
 800bc58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bc5a:	4614      	mov	r4, r2
 800bc5c:	461a      	mov	r2, r3
 800bc5e:	4b09      	ldr	r3, [pc, #36]	; (800bc84 <__assert_func+0x2c>)
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	4605      	mov	r5, r0
 800bc64:	68d8      	ldr	r0, [r3, #12]
 800bc66:	b14c      	cbz	r4, 800bc7c <__assert_func+0x24>
 800bc68:	4b07      	ldr	r3, [pc, #28]	; (800bc88 <__assert_func+0x30>)
 800bc6a:	9100      	str	r1, [sp, #0]
 800bc6c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bc70:	4906      	ldr	r1, [pc, #24]	; (800bc8c <__assert_func+0x34>)
 800bc72:	462b      	mov	r3, r5
 800bc74:	f000 f80e 	bl	800bc94 <fiprintf>
 800bc78:	f000 fa84 	bl	800c184 <abort>
 800bc7c:	4b04      	ldr	r3, [pc, #16]	; (800bc90 <__assert_func+0x38>)
 800bc7e:	461c      	mov	r4, r3
 800bc80:	e7f3      	b.n	800bc6a <__assert_func+0x12>
 800bc82:	bf00      	nop
 800bc84:	20000010 	.word	0x20000010
 800bc88:	0800ea9d 	.word	0x0800ea9d
 800bc8c:	0800eaaa 	.word	0x0800eaaa
 800bc90:	0800ead8 	.word	0x0800ead8

0800bc94 <fiprintf>:
 800bc94:	b40e      	push	{r1, r2, r3}
 800bc96:	b503      	push	{r0, r1, lr}
 800bc98:	4601      	mov	r1, r0
 800bc9a:	ab03      	add	r3, sp, #12
 800bc9c:	4805      	ldr	r0, [pc, #20]	; (800bcb4 <fiprintf+0x20>)
 800bc9e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bca2:	6800      	ldr	r0, [r0, #0]
 800bca4:	9301      	str	r3, [sp, #4]
 800bca6:	f000 f87d 	bl	800bda4 <_vfiprintf_r>
 800bcaa:	b002      	add	sp, #8
 800bcac:	f85d eb04 	ldr.w	lr, [sp], #4
 800bcb0:	b003      	add	sp, #12
 800bcb2:	4770      	bx	lr
 800bcb4:	20000010 	.word	0x20000010

0800bcb8 <memmove>:
 800bcb8:	4288      	cmp	r0, r1
 800bcba:	b510      	push	{r4, lr}
 800bcbc:	eb01 0402 	add.w	r4, r1, r2
 800bcc0:	d902      	bls.n	800bcc8 <memmove+0x10>
 800bcc2:	4284      	cmp	r4, r0
 800bcc4:	4623      	mov	r3, r4
 800bcc6:	d807      	bhi.n	800bcd8 <memmove+0x20>
 800bcc8:	1e43      	subs	r3, r0, #1
 800bcca:	42a1      	cmp	r1, r4
 800bccc:	d008      	beq.n	800bce0 <memmove+0x28>
 800bcce:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bcd2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bcd6:	e7f8      	b.n	800bcca <memmove+0x12>
 800bcd8:	4402      	add	r2, r0
 800bcda:	4601      	mov	r1, r0
 800bcdc:	428a      	cmp	r2, r1
 800bcde:	d100      	bne.n	800bce2 <memmove+0x2a>
 800bce0:	bd10      	pop	{r4, pc}
 800bce2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bce6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bcea:	e7f7      	b.n	800bcdc <memmove+0x24>

0800bcec <__malloc_lock>:
 800bcec:	4801      	ldr	r0, [pc, #4]	; (800bcf4 <__malloc_lock+0x8>)
 800bcee:	f000 bc09 	b.w	800c504 <__retarget_lock_acquire_recursive>
 800bcf2:	bf00      	nop
 800bcf4:	2000064c 	.word	0x2000064c

0800bcf8 <__malloc_unlock>:
 800bcf8:	4801      	ldr	r0, [pc, #4]	; (800bd00 <__malloc_unlock+0x8>)
 800bcfa:	f000 bc04 	b.w	800c506 <__retarget_lock_release_recursive>
 800bcfe:	bf00      	nop
 800bd00:	2000064c 	.word	0x2000064c

0800bd04 <_realloc_r>:
 800bd04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd06:	4607      	mov	r7, r0
 800bd08:	4614      	mov	r4, r2
 800bd0a:	460e      	mov	r6, r1
 800bd0c:	b921      	cbnz	r1, 800bd18 <_realloc_r+0x14>
 800bd0e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800bd12:	4611      	mov	r1, r2
 800bd14:	f7ff bdb2 	b.w	800b87c <_malloc_r>
 800bd18:	b922      	cbnz	r2, 800bd24 <_realloc_r+0x20>
 800bd1a:	f7ff fd5f 	bl	800b7dc <_free_r>
 800bd1e:	4625      	mov	r5, r4
 800bd20:	4628      	mov	r0, r5
 800bd22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd24:	f000 fc54 	bl	800c5d0 <_malloc_usable_size_r>
 800bd28:	42a0      	cmp	r0, r4
 800bd2a:	d20f      	bcs.n	800bd4c <_realloc_r+0x48>
 800bd2c:	4621      	mov	r1, r4
 800bd2e:	4638      	mov	r0, r7
 800bd30:	f7ff fda4 	bl	800b87c <_malloc_r>
 800bd34:	4605      	mov	r5, r0
 800bd36:	2800      	cmp	r0, #0
 800bd38:	d0f2      	beq.n	800bd20 <_realloc_r+0x1c>
 800bd3a:	4631      	mov	r1, r6
 800bd3c:	4622      	mov	r2, r4
 800bd3e:	f7ff f875 	bl	800ae2c <memcpy>
 800bd42:	4631      	mov	r1, r6
 800bd44:	4638      	mov	r0, r7
 800bd46:	f7ff fd49 	bl	800b7dc <_free_r>
 800bd4a:	e7e9      	b.n	800bd20 <_realloc_r+0x1c>
 800bd4c:	4635      	mov	r5, r6
 800bd4e:	e7e7      	b.n	800bd20 <_realloc_r+0x1c>

0800bd50 <__sfputc_r>:
 800bd50:	6893      	ldr	r3, [r2, #8]
 800bd52:	3b01      	subs	r3, #1
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	b410      	push	{r4}
 800bd58:	6093      	str	r3, [r2, #8]
 800bd5a:	da08      	bge.n	800bd6e <__sfputc_r+0x1e>
 800bd5c:	6994      	ldr	r4, [r2, #24]
 800bd5e:	42a3      	cmp	r3, r4
 800bd60:	db01      	blt.n	800bd66 <__sfputc_r+0x16>
 800bd62:	290a      	cmp	r1, #10
 800bd64:	d103      	bne.n	800bd6e <__sfputc_r+0x1e>
 800bd66:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bd6a:	f000 b94b 	b.w	800c004 <__swbuf_r>
 800bd6e:	6813      	ldr	r3, [r2, #0]
 800bd70:	1c58      	adds	r0, r3, #1
 800bd72:	6010      	str	r0, [r2, #0]
 800bd74:	7019      	strb	r1, [r3, #0]
 800bd76:	4608      	mov	r0, r1
 800bd78:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bd7c:	4770      	bx	lr

0800bd7e <__sfputs_r>:
 800bd7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd80:	4606      	mov	r6, r0
 800bd82:	460f      	mov	r7, r1
 800bd84:	4614      	mov	r4, r2
 800bd86:	18d5      	adds	r5, r2, r3
 800bd88:	42ac      	cmp	r4, r5
 800bd8a:	d101      	bne.n	800bd90 <__sfputs_r+0x12>
 800bd8c:	2000      	movs	r0, #0
 800bd8e:	e007      	b.n	800bda0 <__sfputs_r+0x22>
 800bd90:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd94:	463a      	mov	r2, r7
 800bd96:	4630      	mov	r0, r6
 800bd98:	f7ff ffda 	bl	800bd50 <__sfputc_r>
 800bd9c:	1c43      	adds	r3, r0, #1
 800bd9e:	d1f3      	bne.n	800bd88 <__sfputs_r+0xa>
 800bda0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bda4 <_vfiprintf_r>:
 800bda4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bda8:	460d      	mov	r5, r1
 800bdaa:	b09d      	sub	sp, #116	; 0x74
 800bdac:	4614      	mov	r4, r2
 800bdae:	4698      	mov	r8, r3
 800bdb0:	4606      	mov	r6, r0
 800bdb2:	b118      	cbz	r0, 800bdbc <_vfiprintf_r+0x18>
 800bdb4:	6983      	ldr	r3, [r0, #24]
 800bdb6:	b90b      	cbnz	r3, 800bdbc <_vfiprintf_r+0x18>
 800bdb8:	f000 fb06 	bl	800c3c8 <__sinit>
 800bdbc:	4b89      	ldr	r3, [pc, #548]	; (800bfe4 <_vfiprintf_r+0x240>)
 800bdbe:	429d      	cmp	r5, r3
 800bdc0:	d11b      	bne.n	800bdfa <_vfiprintf_r+0x56>
 800bdc2:	6875      	ldr	r5, [r6, #4]
 800bdc4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bdc6:	07d9      	lsls	r1, r3, #31
 800bdc8:	d405      	bmi.n	800bdd6 <_vfiprintf_r+0x32>
 800bdca:	89ab      	ldrh	r3, [r5, #12]
 800bdcc:	059a      	lsls	r2, r3, #22
 800bdce:	d402      	bmi.n	800bdd6 <_vfiprintf_r+0x32>
 800bdd0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bdd2:	f000 fb97 	bl	800c504 <__retarget_lock_acquire_recursive>
 800bdd6:	89ab      	ldrh	r3, [r5, #12]
 800bdd8:	071b      	lsls	r3, r3, #28
 800bdda:	d501      	bpl.n	800bde0 <_vfiprintf_r+0x3c>
 800bddc:	692b      	ldr	r3, [r5, #16]
 800bdde:	b9eb      	cbnz	r3, 800be1c <_vfiprintf_r+0x78>
 800bde0:	4629      	mov	r1, r5
 800bde2:	4630      	mov	r0, r6
 800bde4:	f000 f960 	bl	800c0a8 <__swsetup_r>
 800bde8:	b1c0      	cbz	r0, 800be1c <_vfiprintf_r+0x78>
 800bdea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bdec:	07dc      	lsls	r4, r3, #31
 800bdee:	d50e      	bpl.n	800be0e <_vfiprintf_r+0x6a>
 800bdf0:	f04f 30ff 	mov.w	r0, #4294967295
 800bdf4:	b01d      	add	sp, #116	; 0x74
 800bdf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdfa:	4b7b      	ldr	r3, [pc, #492]	; (800bfe8 <_vfiprintf_r+0x244>)
 800bdfc:	429d      	cmp	r5, r3
 800bdfe:	d101      	bne.n	800be04 <_vfiprintf_r+0x60>
 800be00:	68b5      	ldr	r5, [r6, #8]
 800be02:	e7df      	b.n	800bdc4 <_vfiprintf_r+0x20>
 800be04:	4b79      	ldr	r3, [pc, #484]	; (800bfec <_vfiprintf_r+0x248>)
 800be06:	429d      	cmp	r5, r3
 800be08:	bf08      	it	eq
 800be0a:	68f5      	ldreq	r5, [r6, #12]
 800be0c:	e7da      	b.n	800bdc4 <_vfiprintf_r+0x20>
 800be0e:	89ab      	ldrh	r3, [r5, #12]
 800be10:	0598      	lsls	r0, r3, #22
 800be12:	d4ed      	bmi.n	800bdf0 <_vfiprintf_r+0x4c>
 800be14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800be16:	f000 fb76 	bl	800c506 <__retarget_lock_release_recursive>
 800be1a:	e7e9      	b.n	800bdf0 <_vfiprintf_r+0x4c>
 800be1c:	2300      	movs	r3, #0
 800be1e:	9309      	str	r3, [sp, #36]	; 0x24
 800be20:	2320      	movs	r3, #32
 800be22:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800be26:	f8cd 800c 	str.w	r8, [sp, #12]
 800be2a:	2330      	movs	r3, #48	; 0x30
 800be2c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bff0 <_vfiprintf_r+0x24c>
 800be30:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800be34:	f04f 0901 	mov.w	r9, #1
 800be38:	4623      	mov	r3, r4
 800be3a:	469a      	mov	sl, r3
 800be3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800be40:	b10a      	cbz	r2, 800be46 <_vfiprintf_r+0xa2>
 800be42:	2a25      	cmp	r2, #37	; 0x25
 800be44:	d1f9      	bne.n	800be3a <_vfiprintf_r+0x96>
 800be46:	ebba 0b04 	subs.w	fp, sl, r4
 800be4a:	d00b      	beq.n	800be64 <_vfiprintf_r+0xc0>
 800be4c:	465b      	mov	r3, fp
 800be4e:	4622      	mov	r2, r4
 800be50:	4629      	mov	r1, r5
 800be52:	4630      	mov	r0, r6
 800be54:	f7ff ff93 	bl	800bd7e <__sfputs_r>
 800be58:	3001      	adds	r0, #1
 800be5a:	f000 80aa 	beq.w	800bfb2 <_vfiprintf_r+0x20e>
 800be5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800be60:	445a      	add	r2, fp
 800be62:	9209      	str	r2, [sp, #36]	; 0x24
 800be64:	f89a 3000 	ldrb.w	r3, [sl]
 800be68:	2b00      	cmp	r3, #0
 800be6a:	f000 80a2 	beq.w	800bfb2 <_vfiprintf_r+0x20e>
 800be6e:	2300      	movs	r3, #0
 800be70:	f04f 32ff 	mov.w	r2, #4294967295
 800be74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800be78:	f10a 0a01 	add.w	sl, sl, #1
 800be7c:	9304      	str	r3, [sp, #16]
 800be7e:	9307      	str	r3, [sp, #28]
 800be80:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800be84:	931a      	str	r3, [sp, #104]	; 0x68
 800be86:	4654      	mov	r4, sl
 800be88:	2205      	movs	r2, #5
 800be8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be8e:	4858      	ldr	r0, [pc, #352]	; (800bff0 <_vfiprintf_r+0x24c>)
 800be90:	f7f4 f9a6 	bl	80001e0 <memchr>
 800be94:	9a04      	ldr	r2, [sp, #16]
 800be96:	b9d8      	cbnz	r0, 800bed0 <_vfiprintf_r+0x12c>
 800be98:	06d1      	lsls	r1, r2, #27
 800be9a:	bf44      	itt	mi
 800be9c:	2320      	movmi	r3, #32
 800be9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bea2:	0713      	lsls	r3, r2, #28
 800bea4:	bf44      	itt	mi
 800bea6:	232b      	movmi	r3, #43	; 0x2b
 800bea8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800beac:	f89a 3000 	ldrb.w	r3, [sl]
 800beb0:	2b2a      	cmp	r3, #42	; 0x2a
 800beb2:	d015      	beq.n	800bee0 <_vfiprintf_r+0x13c>
 800beb4:	9a07      	ldr	r2, [sp, #28]
 800beb6:	4654      	mov	r4, sl
 800beb8:	2000      	movs	r0, #0
 800beba:	f04f 0c0a 	mov.w	ip, #10
 800bebe:	4621      	mov	r1, r4
 800bec0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bec4:	3b30      	subs	r3, #48	; 0x30
 800bec6:	2b09      	cmp	r3, #9
 800bec8:	d94e      	bls.n	800bf68 <_vfiprintf_r+0x1c4>
 800beca:	b1b0      	cbz	r0, 800befa <_vfiprintf_r+0x156>
 800becc:	9207      	str	r2, [sp, #28]
 800bece:	e014      	b.n	800befa <_vfiprintf_r+0x156>
 800bed0:	eba0 0308 	sub.w	r3, r0, r8
 800bed4:	fa09 f303 	lsl.w	r3, r9, r3
 800bed8:	4313      	orrs	r3, r2
 800beda:	9304      	str	r3, [sp, #16]
 800bedc:	46a2      	mov	sl, r4
 800bede:	e7d2      	b.n	800be86 <_vfiprintf_r+0xe2>
 800bee0:	9b03      	ldr	r3, [sp, #12]
 800bee2:	1d19      	adds	r1, r3, #4
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	9103      	str	r1, [sp, #12]
 800bee8:	2b00      	cmp	r3, #0
 800beea:	bfbb      	ittet	lt
 800beec:	425b      	neglt	r3, r3
 800beee:	f042 0202 	orrlt.w	r2, r2, #2
 800bef2:	9307      	strge	r3, [sp, #28]
 800bef4:	9307      	strlt	r3, [sp, #28]
 800bef6:	bfb8      	it	lt
 800bef8:	9204      	strlt	r2, [sp, #16]
 800befa:	7823      	ldrb	r3, [r4, #0]
 800befc:	2b2e      	cmp	r3, #46	; 0x2e
 800befe:	d10c      	bne.n	800bf1a <_vfiprintf_r+0x176>
 800bf00:	7863      	ldrb	r3, [r4, #1]
 800bf02:	2b2a      	cmp	r3, #42	; 0x2a
 800bf04:	d135      	bne.n	800bf72 <_vfiprintf_r+0x1ce>
 800bf06:	9b03      	ldr	r3, [sp, #12]
 800bf08:	1d1a      	adds	r2, r3, #4
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	9203      	str	r2, [sp, #12]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	bfb8      	it	lt
 800bf12:	f04f 33ff 	movlt.w	r3, #4294967295
 800bf16:	3402      	adds	r4, #2
 800bf18:	9305      	str	r3, [sp, #20]
 800bf1a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c000 <_vfiprintf_r+0x25c>
 800bf1e:	7821      	ldrb	r1, [r4, #0]
 800bf20:	2203      	movs	r2, #3
 800bf22:	4650      	mov	r0, sl
 800bf24:	f7f4 f95c 	bl	80001e0 <memchr>
 800bf28:	b140      	cbz	r0, 800bf3c <_vfiprintf_r+0x198>
 800bf2a:	2340      	movs	r3, #64	; 0x40
 800bf2c:	eba0 000a 	sub.w	r0, r0, sl
 800bf30:	fa03 f000 	lsl.w	r0, r3, r0
 800bf34:	9b04      	ldr	r3, [sp, #16]
 800bf36:	4303      	orrs	r3, r0
 800bf38:	3401      	adds	r4, #1
 800bf3a:	9304      	str	r3, [sp, #16]
 800bf3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf40:	482c      	ldr	r0, [pc, #176]	; (800bff4 <_vfiprintf_r+0x250>)
 800bf42:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bf46:	2206      	movs	r2, #6
 800bf48:	f7f4 f94a 	bl	80001e0 <memchr>
 800bf4c:	2800      	cmp	r0, #0
 800bf4e:	d03f      	beq.n	800bfd0 <_vfiprintf_r+0x22c>
 800bf50:	4b29      	ldr	r3, [pc, #164]	; (800bff8 <_vfiprintf_r+0x254>)
 800bf52:	bb1b      	cbnz	r3, 800bf9c <_vfiprintf_r+0x1f8>
 800bf54:	9b03      	ldr	r3, [sp, #12]
 800bf56:	3307      	adds	r3, #7
 800bf58:	f023 0307 	bic.w	r3, r3, #7
 800bf5c:	3308      	adds	r3, #8
 800bf5e:	9303      	str	r3, [sp, #12]
 800bf60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf62:	443b      	add	r3, r7
 800bf64:	9309      	str	r3, [sp, #36]	; 0x24
 800bf66:	e767      	b.n	800be38 <_vfiprintf_r+0x94>
 800bf68:	fb0c 3202 	mla	r2, ip, r2, r3
 800bf6c:	460c      	mov	r4, r1
 800bf6e:	2001      	movs	r0, #1
 800bf70:	e7a5      	b.n	800bebe <_vfiprintf_r+0x11a>
 800bf72:	2300      	movs	r3, #0
 800bf74:	3401      	adds	r4, #1
 800bf76:	9305      	str	r3, [sp, #20]
 800bf78:	4619      	mov	r1, r3
 800bf7a:	f04f 0c0a 	mov.w	ip, #10
 800bf7e:	4620      	mov	r0, r4
 800bf80:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf84:	3a30      	subs	r2, #48	; 0x30
 800bf86:	2a09      	cmp	r2, #9
 800bf88:	d903      	bls.n	800bf92 <_vfiprintf_r+0x1ee>
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d0c5      	beq.n	800bf1a <_vfiprintf_r+0x176>
 800bf8e:	9105      	str	r1, [sp, #20]
 800bf90:	e7c3      	b.n	800bf1a <_vfiprintf_r+0x176>
 800bf92:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf96:	4604      	mov	r4, r0
 800bf98:	2301      	movs	r3, #1
 800bf9a:	e7f0      	b.n	800bf7e <_vfiprintf_r+0x1da>
 800bf9c:	ab03      	add	r3, sp, #12
 800bf9e:	9300      	str	r3, [sp, #0]
 800bfa0:	462a      	mov	r2, r5
 800bfa2:	4b16      	ldr	r3, [pc, #88]	; (800bffc <_vfiprintf_r+0x258>)
 800bfa4:	a904      	add	r1, sp, #16
 800bfa6:	4630      	mov	r0, r6
 800bfa8:	f7fc f886 	bl	80080b8 <_printf_float>
 800bfac:	4607      	mov	r7, r0
 800bfae:	1c78      	adds	r0, r7, #1
 800bfb0:	d1d6      	bne.n	800bf60 <_vfiprintf_r+0x1bc>
 800bfb2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bfb4:	07d9      	lsls	r1, r3, #31
 800bfb6:	d405      	bmi.n	800bfc4 <_vfiprintf_r+0x220>
 800bfb8:	89ab      	ldrh	r3, [r5, #12]
 800bfba:	059a      	lsls	r2, r3, #22
 800bfbc:	d402      	bmi.n	800bfc4 <_vfiprintf_r+0x220>
 800bfbe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bfc0:	f000 faa1 	bl	800c506 <__retarget_lock_release_recursive>
 800bfc4:	89ab      	ldrh	r3, [r5, #12]
 800bfc6:	065b      	lsls	r3, r3, #25
 800bfc8:	f53f af12 	bmi.w	800bdf0 <_vfiprintf_r+0x4c>
 800bfcc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bfce:	e711      	b.n	800bdf4 <_vfiprintf_r+0x50>
 800bfd0:	ab03      	add	r3, sp, #12
 800bfd2:	9300      	str	r3, [sp, #0]
 800bfd4:	462a      	mov	r2, r5
 800bfd6:	4b09      	ldr	r3, [pc, #36]	; (800bffc <_vfiprintf_r+0x258>)
 800bfd8:	a904      	add	r1, sp, #16
 800bfda:	4630      	mov	r0, r6
 800bfdc:	f7fc fb10 	bl	8008600 <_printf_i>
 800bfe0:	e7e4      	b.n	800bfac <_vfiprintf_r+0x208>
 800bfe2:	bf00      	nop
 800bfe4:	0800eafc 	.word	0x0800eafc
 800bfe8:	0800eb1c 	.word	0x0800eb1c
 800bfec:	0800eadc 	.word	0x0800eadc
 800bff0:	0800ea8c 	.word	0x0800ea8c
 800bff4:	0800ea96 	.word	0x0800ea96
 800bff8:	080080b9 	.word	0x080080b9
 800bffc:	0800bd7f 	.word	0x0800bd7f
 800c000:	0800ea92 	.word	0x0800ea92

0800c004 <__swbuf_r>:
 800c004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c006:	460e      	mov	r6, r1
 800c008:	4614      	mov	r4, r2
 800c00a:	4605      	mov	r5, r0
 800c00c:	b118      	cbz	r0, 800c016 <__swbuf_r+0x12>
 800c00e:	6983      	ldr	r3, [r0, #24]
 800c010:	b90b      	cbnz	r3, 800c016 <__swbuf_r+0x12>
 800c012:	f000 f9d9 	bl	800c3c8 <__sinit>
 800c016:	4b21      	ldr	r3, [pc, #132]	; (800c09c <__swbuf_r+0x98>)
 800c018:	429c      	cmp	r4, r3
 800c01a:	d12b      	bne.n	800c074 <__swbuf_r+0x70>
 800c01c:	686c      	ldr	r4, [r5, #4]
 800c01e:	69a3      	ldr	r3, [r4, #24]
 800c020:	60a3      	str	r3, [r4, #8]
 800c022:	89a3      	ldrh	r3, [r4, #12]
 800c024:	071a      	lsls	r2, r3, #28
 800c026:	d52f      	bpl.n	800c088 <__swbuf_r+0x84>
 800c028:	6923      	ldr	r3, [r4, #16]
 800c02a:	b36b      	cbz	r3, 800c088 <__swbuf_r+0x84>
 800c02c:	6923      	ldr	r3, [r4, #16]
 800c02e:	6820      	ldr	r0, [r4, #0]
 800c030:	1ac0      	subs	r0, r0, r3
 800c032:	6963      	ldr	r3, [r4, #20]
 800c034:	b2f6      	uxtb	r6, r6
 800c036:	4283      	cmp	r3, r0
 800c038:	4637      	mov	r7, r6
 800c03a:	dc04      	bgt.n	800c046 <__swbuf_r+0x42>
 800c03c:	4621      	mov	r1, r4
 800c03e:	4628      	mov	r0, r5
 800c040:	f000 f92e 	bl	800c2a0 <_fflush_r>
 800c044:	bb30      	cbnz	r0, 800c094 <__swbuf_r+0x90>
 800c046:	68a3      	ldr	r3, [r4, #8]
 800c048:	3b01      	subs	r3, #1
 800c04a:	60a3      	str	r3, [r4, #8]
 800c04c:	6823      	ldr	r3, [r4, #0]
 800c04e:	1c5a      	adds	r2, r3, #1
 800c050:	6022      	str	r2, [r4, #0]
 800c052:	701e      	strb	r6, [r3, #0]
 800c054:	6963      	ldr	r3, [r4, #20]
 800c056:	3001      	adds	r0, #1
 800c058:	4283      	cmp	r3, r0
 800c05a:	d004      	beq.n	800c066 <__swbuf_r+0x62>
 800c05c:	89a3      	ldrh	r3, [r4, #12]
 800c05e:	07db      	lsls	r3, r3, #31
 800c060:	d506      	bpl.n	800c070 <__swbuf_r+0x6c>
 800c062:	2e0a      	cmp	r6, #10
 800c064:	d104      	bne.n	800c070 <__swbuf_r+0x6c>
 800c066:	4621      	mov	r1, r4
 800c068:	4628      	mov	r0, r5
 800c06a:	f000 f919 	bl	800c2a0 <_fflush_r>
 800c06e:	b988      	cbnz	r0, 800c094 <__swbuf_r+0x90>
 800c070:	4638      	mov	r0, r7
 800c072:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c074:	4b0a      	ldr	r3, [pc, #40]	; (800c0a0 <__swbuf_r+0x9c>)
 800c076:	429c      	cmp	r4, r3
 800c078:	d101      	bne.n	800c07e <__swbuf_r+0x7a>
 800c07a:	68ac      	ldr	r4, [r5, #8]
 800c07c:	e7cf      	b.n	800c01e <__swbuf_r+0x1a>
 800c07e:	4b09      	ldr	r3, [pc, #36]	; (800c0a4 <__swbuf_r+0xa0>)
 800c080:	429c      	cmp	r4, r3
 800c082:	bf08      	it	eq
 800c084:	68ec      	ldreq	r4, [r5, #12]
 800c086:	e7ca      	b.n	800c01e <__swbuf_r+0x1a>
 800c088:	4621      	mov	r1, r4
 800c08a:	4628      	mov	r0, r5
 800c08c:	f000 f80c 	bl	800c0a8 <__swsetup_r>
 800c090:	2800      	cmp	r0, #0
 800c092:	d0cb      	beq.n	800c02c <__swbuf_r+0x28>
 800c094:	f04f 37ff 	mov.w	r7, #4294967295
 800c098:	e7ea      	b.n	800c070 <__swbuf_r+0x6c>
 800c09a:	bf00      	nop
 800c09c:	0800eafc 	.word	0x0800eafc
 800c0a0:	0800eb1c 	.word	0x0800eb1c
 800c0a4:	0800eadc 	.word	0x0800eadc

0800c0a8 <__swsetup_r>:
 800c0a8:	4b32      	ldr	r3, [pc, #200]	; (800c174 <__swsetup_r+0xcc>)
 800c0aa:	b570      	push	{r4, r5, r6, lr}
 800c0ac:	681d      	ldr	r5, [r3, #0]
 800c0ae:	4606      	mov	r6, r0
 800c0b0:	460c      	mov	r4, r1
 800c0b2:	b125      	cbz	r5, 800c0be <__swsetup_r+0x16>
 800c0b4:	69ab      	ldr	r3, [r5, #24]
 800c0b6:	b913      	cbnz	r3, 800c0be <__swsetup_r+0x16>
 800c0b8:	4628      	mov	r0, r5
 800c0ba:	f000 f985 	bl	800c3c8 <__sinit>
 800c0be:	4b2e      	ldr	r3, [pc, #184]	; (800c178 <__swsetup_r+0xd0>)
 800c0c0:	429c      	cmp	r4, r3
 800c0c2:	d10f      	bne.n	800c0e4 <__swsetup_r+0x3c>
 800c0c4:	686c      	ldr	r4, [r5, #4]
 800c0c6:	89a3      	ldrh	r3, [r4, #12]
 800c0c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c0cc:	0719      	lsls	r1, r3, #28
 800c0ce:	d42c      	bmi.n	800c12a <__swsetup_r+0x82>
 800c0d0:	06dd      	lsls	r5, r3, #27
 800c0d2:	d411      	bmi.n	800c0f8 <__swsetup_r+0x50>
 800c0d4:	2309      	movs	r3, #9
 800c0d6:	6033      	str	r3, [r6, #0]
 800c0d8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c0dc:	81a3      	strh	r3, [r4, #12]
 800c0de:	f04f 30ff 	mov.w	r0, #4294967295
 800c0e2:	e03e      	b.n	800c162 <__swsetup_r+0xba>
 800c0e4:	4b25      	ldr	r3, [pc, #148]	; (800c17c <__swsetup_r+0xd4>)
 800c0e6:	429c      	cmp	r4, r3
 800c0e8:	d101      	bne.n	800c0ee <__swsetup_r+0x46>
 800c0ea:	68ac      	ldr	r4, [r5, #8]
 800c0ec:	e7eb      	b.n	800c0c6 <__swsetup_r+0x1e>
 800c0ee:	4b24      	ldr	r3, [pc, #144]	; (800c180 <__swsetup_r+0xd8>)
 800c0f0:	429c      	cmp	r4, r3
 800c0f2:	bf08      	it	eq
 800c0f4:	68ec      	ldreq	r4, [r5, #12]
 800c0f6:	e7e6      	b.n	800c0c6 <__swsetup_r+0x1e>
 800c0f8:	0758      	lsls	r0, r3, #29
 800c0fa:	d512      	bpl.n	800c122 <__swsetup_r+0x7a>
 800c0fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c0fe:	b141      	cbz	r1, 800c112 <__swsetup_r+0x6a>
 800c100:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c104:	4299      	cmp	r1, r3
 800c106:	d002      	beq.n	800c10e <__swsetup_r+0x66>
 800c108:	4630      	mov	r0, r6
 800c10a:	f7ff fb67 	bl	800b7dc <_free_r>
 800c10e:	2300      	movs	r3, #0
 800c110:	6363      	str	r3, [r4, #52]	; 0x34
 800c112:	89a3      	ldrh	r3, [r4, #12]
 800c114:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c118:	81a3      	strh	r3, [r4, #12]
 800c11a:	2300      	movs	r3, #0
 800c11c:	6063      	str	r3, [r4, #4]
 800c11e:	6923      	ldr	r3, [r4, #16]
 800c120:	6023      	str	r3, [r4, #0]
 800c122:	89a3      	ldrh	r3, [r4, #12]
 800c124:	f043 0308 	orr.w	r3, r3, #8
 800c128:	81a3      	strh	r3, [r4, #12]
 800c12a:	6923      	ldr	r3, [r4, #16]
 800c12c:	b94b      	cbnz	r3, 800c142 <__swsetup_r+0x9a>
 800c12e:	89a3      	ldrh	r3, [r4, #12]
 800c130:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c134:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c138:	d003      	beq.n	800c142 <__swsetup_r+0x9a>
 800c13a:	4621      	mov	r1, r4
 800c13c:	4630      	mov	r0, r6
 800c13e:	f000 fa07 	bl	800c550 <__smakebuf_r>
 800c142:	89a0      	ldrh	r0, [r4, #12]
 800c144:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c148:	f010 0301 	ands.w	r3, r0, #1
 800c14c:	d00a      	beq.n	800c164 <__swsetup_r+0xbc>
 800c14e:	2300      	movs	r3, #0
 800c150:	60a3      	str	r3, [r4, #8]
 800c152:	6963      	ldr	r3, [r4, #20]
 800c154:	425b      	negs	r3, r3
 800c156:	61a3      	str	r3, [r4, #24]
 800c158:	6923      	ldr	r3, [r4, #16]
 800c15a:	b943      	cbnz	r3, 800c16e <__swsetup_r+0xc6>
 800c15c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c160:	d1ba      	bne.n	800c0d8 <__swsetup_r+0x30>
 800c162:	bd70      	pop	{r4, r5, r6, pc}
 800c164:	0781      	lsls	r1, r0, #30
 800c166:	bf58      	it	pl
 800c168:	6963      	ldrpl	r3, [r4, #20]
 800c16a:	60a3      	str	r3, [r4, #8]
 800c16c:	e7f4      	b.n	800c158 <__swsetup_r+0xb0>
 800c16e:	2000      	movs	r0, #0
 800c170:	e7f7      	b.n	800c162 <__swsetup_r+0xba>
 800c172:	bf00      	nop
 800c174:	20000010 	.word	0x20000010
 800c178:	0800eafc 	.word	0x0800eafc
 800c17c:	0800eb1c 	.word	0x0800eb1c
 800c180:	0800eadc 	.word	0x0800eadc

0800c184 <abort>:
 800c184:	b508      	push	{r3, lr}
 800c186:	2006      	movs	r0, #6
 800c188:	f000 fa52 	bl	800c630 <raise>
 800c18c:	2001      	movs	r0, #1
 800c18e:	f7f7 facf 	bl	8003730 <_exit>
	...

0800c194 <__sflush_r>:
 800c194:	898a      	ldrh	r2, [r1, #12]
 800c196:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c19a:	4605      	mov	r5, r0
 800c19c:	0710      	lsls	r0, r2, #28
 800c19e:	460c      	mov	r4, r1
 800c1a0:	d458      	bmi.n	800c254 <__sflush_r+0xc0>
 800c1a2:	684b      	ldr	r3, [r1, #4]
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	dc05      	bgt.n	800c1b4 <__sflush_r+0x20>
 800c1a8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	dc02      	bgt.n	800c1b4 <__sflush_r+0x20>
 800c1ae:	2000      	movs	r0, #0
 800c1b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c1b6:	2e00      	cmp	r6, #0
 800c1b8:	d0f9      	beq.n	800c1ae <__sflush_r+0x1a>
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c1c0:	682f      	ldr	r7, [r5, #0]
 800c1c2:	602b      	str	r3, [r5, #0]
 800c1c4:	d032      	beq.n	800c22c <__sflush_r+0x98>
 800c1c6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c1c8:	89a3      	ldrh	r3, [r4, #12]
 800c1ca:	075a      	lsls	r2, r3, #29
 800c1cc:	d505      	bpl.n	800c1da <__sflush_r+0x46>
 800c1ce:	6863      	ldr	r3, [r4, #4]
 800c1d0:	1ac0      	subs	r0, r0, r3
 800c1d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c1d4:	b10b      	cbz	r3, 800c1da <__sflush_r+0x46>
 800c1d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c1d8:	1ac0      	subs	r0, r0, r3
 800c1da:	2300      	movs	r3, #0
 800c1dc:	4602      	mov	r2, r0
 800c1de:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c1e0:	6a21      	ldr	r1, [r4, #32]
 800c1e2:	4628      	mov	r0, r5
 800c1e4:	47b0      	blx	r6
 800c1e6:	1c43      	adds	r3, r0, #1
 800c1e8:	89a3      	ldrh	r3, [r4, #12]
 800c1ea:	d106      	bne.n	800c1fa <__sflush_r+0x66>
 800c1ec:	6829      	ldr	r1, [r5, #0]
 800c1ee:	291d      	cmp	r1, #29
 800c1f0:	d82c      	bhi.n	800c24c <__sflush_r+0xb8>
 800c1f2:	4a2a      	ldr	r2, [pc, #168]	; (800c29c <__sflush_r+0x108>)
 800c1f4:	40ca      	lsrs	r2, r1
 800c1f6:	07d6      	lsls	r6, r2, #31
 800c1f8:	d528      	bpl.n	800c24c <__sflush_r+0xb8>
 800c1fa:	2200      	movs	r2, #0
 800c1fc:	6062      	str	r2, [r4, #4]
 800c1fe:	04d9      	lsls	r1, r3, #19
 800c200:	6922      	ldr	r2, [r4, #16]
 800c202:	6022      	str	r2, [r4, #0]
 800c204:	d504      	bpl.n	800c210 <__sflush_r+0x7c>
 800c206:	1c42      	adds	r2, r0, #1
 800c208:	d101      	bne.n	800c20e <__sflush_r+0x7a>
 800c20a:	682b      	ldr	r3, [r5, #0]
 800c20c:	b903      	cbnz	r3, 800c210 <__sflush_r+0x7c>
 800c20e:	6560      	str	r0, [r4, #84]	; 0x54
 800c210:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c212:	602f      	str	r7, [r5, #0]
 800c214:	2900      	cmp	r1, #0
 800c216:	d0ca      	beq.n	800c1ae <__sflush_r+0x1a>
 800c218:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c21c:	4299      	cmp	r1, r3
 800c21e:	d002      	beq.n	800c226 <__sflush_r+0x92>
 800c220:	4628      	mov	r0, r5
 800c222:	f7ff fadb 	bl	800b7dc <_free_r>
 800c226:	2000      	movs	r0, #0
 800c228:	6360      	str	r0, [r4, #52]	; 0x34
 800c22a:	e7c1      	b.n	800c1b0 <__sflush_r+0x1c>
 800c22c:	6a21      	ldr	r1, [r4, #32]
 800c22e:	2301      	movs	r3, #1
 800c230:	4628      	mov	r0, r5
 800c232:	47b0      	blx	r6
 800c234:	1c41      	adds	r1, r0, #1
 800c236:	d1c7      	bne.n	800c1c8 <__sflush_r+0x34>
 800c238:	682b      	ldr	r3, [r5, #0]
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d0c4      	beq.n	800c1c8 <__sflush_r+0x34>
 800c23e:	2b1d      	cmp	r3, #29
 800c240:	d001      	beq.n	800c246 <__sflush_r+0xb2>
 800c242:	2b16      	cmp	r3, #22
 800c244:	d101      	bne.n	800c24a <__sflush_r+0xb6>
 800c246:	602f      	str	r7, [r5, #0]
 800c248:	e7b1      	b.n	800c1ae <__sflush_r+0x1a>
 800c24a:	89a3      	ldrh	r3, [r4, #12]
 800c24c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c250:	81a3      	strh	r3, [r4, #12]
 800c252:	e7ad      	b.n	800c1b0 <__sflush_r+0x1c>
 800c254:	690f      	ldr	r7, [r1, #16]
 800c256:	2f00      	cmp	r7, #0
 800c258:	d0a9      	beq.n	800c1ae <__sflush_r+0x1a>
 800c25a:	0793      	lsls	r3, r2, #30
 800c25c:	680e      	ldr	r6, [r1, #0]
 800c25e:	bf08      	it	eq
 800c260:	694b      	ldreq	r3, [r1, #20]
 800c262:	600f      	str	r7, [r1, #0]
 800c264:	bf18      	it	ne
 800c266:	2300      	movne	r3, #0
 800c268:	eba6 0807 	sub.w	r8, r6, r7
 800c26c:	608b      	str	r3, [r1, #8]
 800c26e:	f1b8 0f00 	cmp.w	r8, #0
 800c272:	dd9c      	ble.n	800c1ae <__sflush_r+0x1a>
 800c274:	6a21      	ldr	r1, [r4, #32]
 800c276:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c278:	4643      	mov	r3, r8
 800c27a:	463a      	mov	r2, r7
 800c27c:	4628      	mov	r0, r5
 800c27e:	47b0      	blx	r6
 800c280:	2800      	cmp	r0, #0
 800c282:	dc06      	bgt.n	800c292 <__sflush_r+0xfe>
 800c284:	89a3      	ldrh	r3, [r4, #12]
 800c286:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c28a:	81a3      	strh	r3, [r4, #12]
 800c28c:	f04f 30ff 	mov.w	r0, #4294967295
 800c290:	e78e      	b.n	800c1b0 <__sflush_r+0x1c>
 800c292:	4407      	add	r7, r0
 800c294:	eba8 0800 	sub.w	r8, r8, r0
 800c298:	e7e9      	b.n	800c26e <__sflush_r+0xda>
 800c29a:	bf00      	nop
 800c29c:	20400001 	.word	0x20400001

0800c2a0 <_fflush_r>:
 800c2a0:	b538      	push	{r3, r4, r5, lr}
 800c2a2:	690b      	ldr	r3, [r1, #16]
 800c2a4:	4605      	mov	r5, r0
 800c2a6:	460c      	mov	r4, r1
 800c2a8:	b913      	cbnz	r3, 800c2b0 <_fflush_r+0x10>
 800c2aa:	2500      	movs	r5, #0
 800c2ac:	4628      	mov	r0, r5
 800c2ae:	bd38      	pop	{r3, r4, r5, pc}
 800c2b0:	b118      	cbz	r0, 800c2ba <_fflush_r+0x1a>
 800c2b2:	6983      	ldr	r3, [r0, #24]
 800c2b4:	b90b      	cbnz	r3, 800c2ba <_fflush_r+0x1a>
 800c2b6:	f000 f887 	bl	800c3c8 <__sinit>
 800c2ba:	4b14      	ldr	r3, [pc, #80]	; (800c30c <_fflush_r+0x6c>)
 800c2bc:	429c      	cmp	r4, r3
 800c2be:	d11b      	bne.n	800c2f8 <_fflush_r+0x58>
 800c2c0:	686c      	ldr	r4, [r5, #4]
 800c2c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d0ef      	beq.n	800c2aa <_fflush_r+0xa>
 800c2ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c2cc:	07d0      	lsls	r0, r2, #31
 800c2ce:	d404      	bmi.n	800c2da <_fflush_r+0x3a>
 800c2d0:	0599      	lsls	r1, r3, #22
 800c2d2:	d402      	bmi.n	800c2da <_fflush_r+0x3a>
 800c2d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c2d6:	f000 f915 	bl	800c504 <__retarget_lock_acquire_recursive>
 800c2da:	4628      	mov	r0, r5
 800c2dc:	4621      	mov	r1, r4
 800c2de:	f7ff ff59 	bl	800c194 <__sflush_r>
 800c2e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c2e4:	07da      	lsls	r2, r3, #31
 800c2e6:	4605      	mov	r5, r0
 800c2e8:	d4e0      	bmi.n	800c2ac <_fflush_r+0xc>
 800c2ea:	89a3      	ldrh	r3, [r4, #12]
 800c2ec:	059b      	lsls	r3, r3, #22
 800c2ee:	d4dd      	bmi.n	800c2ac <_fflush_r+0xc>
 800c2f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c2f2:	f000 f908 	bl	800c506 <__retarget_lock_release_recursive>
 800c2f6:	e7d9      	b.n	800c2ac <_fflush_r+0xc>
 800c2f8:	4b05      	ldr	r3, [pc, #20]	; (800c310 <_fflush_r+0x70>)
 800c2fa:	429c      	cmp	r4, r3
 800c2fc:	d101      	bne.n	800c302 <_fflush_r+0x62>
 800c2fe:	68ac      	ldr	r4, [r5, #8]
 800c300:	e7df      	b.n	800c2c2 <_fflush_r+0x22>
 800c302:	4b04      	ldr	r3, [pc, #16]	; (800c314 <_fflush_r+0x74>)
 800c304:	429c      	cmp	r4, r3
 800c306:	bf08      	it	eq
 800c308:	68ec      	ldreq	r4, [r5, #12]
 800c30a:	e7da      	b.n	800c2c2 <_fflush_r+0x22>
 800c30c:	0800eafc 	.word	0x0800eafc
 800c310:	0800eb1c 	.word	0x0800eb1c
 800c314:	0800eadc 	.word	0x0800eadc

0800c318 <std>:
 800c318:	2300      	movs	r3, #0
 800c31a:	b510      	push	{r4, lr}
 800c31c:	4604      	mov	r4, r0
 800c31e:	e9c0 3300 	strd	r3, r3, [r0]
 800c322:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c326:	6083      	str	r3, [r0, #8]
 800c328:	8181      	strh	r1, [r0, #12]
 800c32a:	6643      	str	r3, [r0, #100]	; 0x64
 800c32c:	81c2      	strh	r2, [r0, #14]
 800c32e:	6183      	str	r3, [r0, #24]
 800c330:	4619      	mov	r1, r3
 800c332:	2208      	movs	r2, #8
 800c334:	305c      	adds	r0, #92	; 0x5c
 800c336:	f7fb fe17 	bl	8007f68 <memset>
 800c33a:	4b05      	ldr	r3, [pc, #20]	; (800c350 <std+0x38>)
 800c33c:	6263      	str	r3, [r4, #36]	; 0x24
 800c33e:	4b05      	ldr	r3, [pc, #20]	; (800c354 <std+0x3c>)
 800c340:	62a3      	str	r3, [r4, #40]	; 0x28
 800c342:	4b05      	ldr	r3, [pc, #20]	; (800c358 <std+0x40>)
 800c344:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c346:	4b05      	ldr	r3, [pc, #20]	; (800c35c <std+0x44>)
 800c348:	6224      	str	r4, [r4, #32]
 800c34a:	6323      	str	r3, [r4, #48]	; 0x30
 800c34c:	bd10      	pop	{r4, pc}
 800c34e:	bf00      	nop
 800c350:	0800c669 	.word	0x0800c669
 800c354:	0800c68b 	.word	0x0800c68b
 800c358:	0800c6c3 	.word	0x0800c6c3
 800c35c:	0800c6e7 	.word	0x0800c6e7

0800c360 <_cleanup_r>:
 800c360:	4901      	ldr	r1, [pc, #4]	; (800c368 <_cleanup_r+0x8>)
 800c362:	f000 b8af 	b.w	800c4c4 <_fwalk_reent>
 800c366:	bf00      	nop
 800c368:	0800c2a1 	.word	0x0800c2a1

0800c36c <__sfmoreglue>:
 800c36c:	b570      	push	{r4, r5, r6, lr}
 800c36e:	1e4a      	subs	r2, r1, #1
 800c370:	2568      	movs	r5, #104	; 0x68
 800c372:	4355      	muls	r5, r2
 800c374:	460e      	mov	r6, r1
 800c376:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c37a:	f7ff fa7f 	bl	800b87c <_malloc_r>
 800c37e:	4604      	mov	r4, r0
 800c380:	b140      	cbz	r0, 800c394 <__sfmoreglue+0x28>
 800c382:	2100      	movs	r1, #0
 800c384:	e9c0 1600 	strd	r1, r6, [r0]
 800c388:	300c      	adds	r0, #12
 800c38a:	60a0      	str	r0, [r4, #8]
 800c38c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c390:	f7fb fdea 	bl	8007f68 <memset>
 800c394:	4620      	mov	r0, r4
 800c396:	bd70      	pop	{r4, r5, r6, pc}

0800c398 <__sfp_lock_acquire>:
 800c398:	4801      	ldr	r0, [pc, #4]	; (800c3a0 <__sfp_lock_acquire+0x8>)
 800c39a:	f000 b8b3 	b.w	800c504 <__retarget_lock_acquire_recursive>
 800c39e:	bf00      	nop
 800c3a0:	20000650 	.word	0x20000650

0800c3a4 <__sfp_lock_release>:
 800c3a4:	4801      	ldr	r0, [pc, #4]	; (800c3ac <__sfp_lock_release+0x8>)
 800c3a6:	f000 b8ae 	b.w	800c506 <__retarget_lock_release_recursive>
 800c3aa:	bf00      	nop
 800c3ac:	20000650 	.word	0x20000650

0800c3b0 <__sinit_lock_acquire>:
 800c3b0:	4801      	ldr	r0, [pc, #4]	; (800c3b8 <__sinit_lock_acquire+0x8>)
 800c3b2:	f000 b8a7 	b.w	800c504 <__retarget_lock_acquire_recursive>
 800c3b6:	bf00      	nop
 800c3b8:	2000064b 	.word	0x2000064b

0800c3bc <__sinit_lock_release>:
 800c3bc:	4801      	ldr	r0, [pc, #4]	; (800c3c4 <__sinit_lock_release+0x8>)
 800c3be:	f000 b8a2 	b.w	800c506 <__retarget_lock_release_recursive>
 800c3c2:	bf00      	nop
 800c3c4:	2000064b 	.word	0x2000064b

0800c3c8 <__sinit>:
 800c3c8:	b510      	push	{r4, lr}
 800c3ca:	4604      	mov	r4, r0
 800c3cc:	f7ff fff0 	bl	800c3b0 <__sinit_lock_acquire>
 800c3d0:	69a3      	ldr	r3, [r4, #24]
 800c3d2:	b11b      	cbz	r3, 800c3dc <__sinit+0x14>
 800c3d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c3d8:	f7ff bff0 	b.w	800c3bc <__sinit_lock_release>
 800c3dc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c3e0:	6523      	str	r3, [r4, #80]	; 0x50
 800c3e2:	4b13      	ldr	r3, [pc, #76]	; (800c430 <__sinit+0x68>)
 800c3e4:	4a13      	ldr	r2, [pc, #76]	; (800c434 <__sinit+0x6c>)
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	62a2      	str	r2, [r4, #40]	; 0x28
 800c3ea:	42a3      	cmp	r3, r4
 800c3ec:	bf04      	itt	eq
 800c3ee:	2301      	moveq	r3, #1
 800c3f0:	61a3      	streq	r3, [r4, #24]
 800c3f2:	4620      	mov	r0, r4
 800c3f4:	f000 f820 	bl	800c438 <__sfp>
 800c3f8:	6060      	str	r0, [r4, #4]
 800c3fa:	4620      	mov	r0, r4
 800c3fc:	f000 f81c 	bl	800c438 <__sfp>
 800c400:	60a0      	str	r0, [r4, #8]
 800c402:	4620      	mov	r0, r4
 800c404:	f000 f818 	bl	800c438 <__sfp>
 800c408:	2200      	movs	r2, #0
 800c40a:	60e0      	str	r0, [r4, #12]
 800c40c:	2104      	movs	r1, #4
 800c40e:	6860      	ldr	r0, [r4, #4]
 800c410:	f7ff ff82 	bl	800c318 <std>
 800c414:	68a0      	ldr	r0, [r4, #8]
 800c416:	2201      	movs	r2, #1
 800c418:	2109      	movs	r1, #9
 800c41a:	f7ff ff7d 	bl	800c318 <std>
 800c41e:	68e0      	ldr	r0, [r4, #12]
 800c420:	2202      	movs	r2, #2
 800c422:	2112      	movs	r1, #18
 800c424:	f7ff ff78 	bl	800c318 <std>
 800c428:	2301      	movs	r3, #1
 800c42a:	61a3      	str	r3, [r4, #24]
 800c42c:	e7d2      	b.n	800c3d4 <__sinit+0xc>
 800c42e:	bf00      	nop
 800c430:	0800e684 	.word	0x0800e684
 800c434:	0800c361 	.word	0x0800c361

0800c438 <__sfp>:
 800c438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c43a:	4607      	mov	r7, r0
 800c43c:	f7ff ffac 	bl	800c398 <__sfp_lock_acquire>
 800c440:	4b1e      	ldr	r3, [pc, #120]	; (800c4bc <__sfp+0x84>)
 800c442:	681e      	ldr	r6, [r3, #0]
 800c444:	69b3      	ldr	r3, [r6, #24]
 800c446:	b913      	cbnz	r3, 800c44e <__sfp+0x16>
 800c448:	4630      	mov	r0, r6
 800c44a:	f7ff ffbd 	bl	800c3c8 <__sinit>
 800c44e:	3648      	adds	r6, #72	; 0x48
 800c450:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c454:	3b01      	subs	r3, #1
 800c456:	d503      	bpl.n	800c460 <__sfp+0x28>
 800c458:	6833      	ldr	r3, [r6, #0]
 800c45a:	b30b      	cbz	r3, 800c4a0 <__sfp+0x68>
 800c45c:	6836      	ldr	r6, [r6, #0]
 800c45e:	e7f7      	b.n	800c450 <__sfp+0x18>
 800c460:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c464:	b9d5      	cbnz	r5, 800c49c <__sfp+0x64>
 800c466:	4b16      	ldr	r3, [pc, #88]	; (800c4c0 <__sfp+0x88>)
 800c468:	60e3      	str	r3, [r4, #12]
 800c46a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c46e:	6665      	str	r5, [r4, #100]	; 0x64
 800c470:	f000 f847 	bl	800c502 <__retarget_lock_init_recursive>
 800c474:	f7ff ff96 	bl	800c3a4 <__sfp_lock_release>
 800c478:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c47c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c480:	6025      	str	r5, [r4, #0]
 800c482:	61a5      	str	r5, [r4, #24]
 800c484:	2208      	movs	r2, #8
 800c486:	4629      	mov	r1, r5
 800c488:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c48c:	f7fb fd6c 	bl	8007f68 <memset>
 800c490:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c494:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c498:	4620      	mov	r0, r4
 800c49a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c49c:	3468      	adds	r4, #104	; 0x68
 800c49e:	e7d9      	b.n	800c454 <__sfp+0x1c>
 800c4a0:	2104      	movs	r1, #4
 800c4a2:	4638      	mov	r0, r7
 800c4a4:	f7ff ff62 	bl	800c36c <__sfmoreglue>
 800c4a8:	4604      	mov	r4, r0
 800c4aa:	6030      	str	r0, [r6, #0]
 800c4ac:	2800      	cmp	r0, #0
 800c4ae:	d1d5      	bne.n	800c45c <__sfp+0x24>
 800c4b0:	f7ff ff78 	bl	800c3a4 <__sfp_lock_release>
 800c4b4:	230c      	movs	r3, #12
 800c4b6:	603b      	str	r3, [r7, #0]
 800c4b8:	e7ee      	b.n	800c498 <__sfp+0x60>
 800c4ba:	bf00      	nop
 800c4bc:	0800e684 	.word	0x0800e684
 800c4c0:	ffff0001 	.word	0xffff0001

0800c4c4 <_fwalk_reent>:
 800c4c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c4c8:	4606      	mov	r6, r0
 800c4ca:	4688      	mov	r8, r1
 800c4cc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c4d0:	2700      	movs	r7, #0
 800c4d2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c4d6:	f1b9 0901 	subs.w	r9, r9, #1
 800c4da:	d505      	bpl.n	800c4e8 <_fwalk_reent+0x24>
 800c4dc:	6824      	ldr	r4, [r4, #0]
 800c4de:	2c00      	cmp	r4, #0
 800c4e0:	d1f7      	bne.n	800c4d2 <_fwalk_reent+0xe>
 800c4e2:	4638      	mov	r0, r7
 800c4e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c4e8:	89ab      	ldrh	r3, [r5, #12]
 800c4ea:	2b01      	cmp	r3, #1
 800c4ec:	d907      	bls.n	800c4fe <_fwalk_reent+0x3a>
 800c4ee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c4f2:	3301      	adds	r3, #1
 800c4f4:	d003      	beq.n	800c4fe <_fwalk_reent+0x3a>
 800c4f6:	4629      	mov	r1, r5
 800c4f8:	4630      	mov	r0, r6
 800c4fa:	47c0      	blx	r8
 800c4fc:	4307      	orrs	r7, r0
 800c4fe:	3568      	adds	r5, #104	; 0x68
 800c500:	e7e9      	b.n	800c4d6 <_fwalk_reent+0x12>

0800c502 <__retarget_lock_init_recursive>:
 800c502:	4770      	bx	lr

0800c504 <__retarget_lock_acquire_recursive>:
 800c504:	4770      	bx	lr

0800c506 <__retarget_lock_release_recursive>:
 800c506:	4770      	bx	lr

0800c508 <__swhatbuf_r>:
 800c508:	b570      	push	{r4, r5, r6, lr}
 800c50a:	460e      	mov	r6, r1
 800c50c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c510:	2900      	cmp	r1, #0
 800c512:	b096      	sub	sp, #88	; 0x58
 800c514:	4614      	mov	r4, r2
 800c516:	461d      	mov	r5, r3
 800c518:	da07      	bge.n	800c52a <__swhatbuf_r+0x22>
 800c51a:	2300      	movs	r3, #0
 800c51c:	602b      	str	r3, [r5, #0]
 800c51e:	89b3      	ldrh	r3, [r6, #12]
 800c520:	061a      	lsls	r2, r3, #24
 800c522:	d410      	bmi.n	800c546 <__swhatbuf_r+0x3e>
 800c524:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c528:	e00e      	b.n	800c548 <__swhatbuf_r+0x40>
 800c52a:	466a      	mov	r2, sp
 800c52c:	f000 f902 	bl	800c734 <_fstat_r>
 800c530:	2800      	cmp	r0, #0
 800c532:	dbf2      	blt.n	800c51a <__swhatbuf_r+0x12>
 800c534:	9a01      	ldr	r2, [sp, #4]
 800c536:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c53a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c53e:	425a      	negs	r2, r3
 800c540:	415a      	adcs	r2, r3
 800c542:	602a      	str	r2, [r5, #0]
 800c544:	e7ee      	b.n	800c524 <__swhatbuf_r+0x1c>
 800c546:	2340      	movs	r3, #64	; 0x40
 800c548:	2000      	movs	r0, #0
 800c54a:	6023      	str	r3, [r4, #0]
 800c54c:	b016      	add	sp, #88	; 0x58
 800c54e:	bd70      	pop	{r4, r5, r6, pc}

0800c550 <__smakebuf_r>:
 800c550:	898b      	ldrh	r3, [r1, #12]
 800c552:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c554:	079d      	lsls	r5, r3, #30
 800c556:	4606      	mov	r6, r0
 800c558:	460c      	mov	r4, r1
 800c55a:	d507      	bpl.n	800c56c <__smakebuf_r+0x1c>
 800c55c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c560:	6023      	str	r3, [r4, #0]
 800c562:	6123      	str	r3, [r4, #16]
 800c564:	2301      	movs	r3, #1
 800c566:	6163      	str	r3, [r4, #20]
 800c568:	b002      	add	sp, #8
 800c56a:	bd70      	pop	{r4, r5, r6, pc}
 800c56c:	ab01      	add	r3, sp, #4
 800c56e:	466a      	mov	r2, sp
 800c570:	f7ff ffca 	bl	800c508 <__swhatbuf_r>
 800c574:	9900      	ldr	r1, [sp, #0]
 800c576:	4605      	mov	r5, r0
 800c578:	4630      	mov	r0, r6
 800c57a:	f7ff f97f 	bl	800b87c <_malloc_r>
 800c57e:	b948      	cbnz	r0, 800c594 <__smakebuf_r+0x44>
 800c580:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c584:	059a      	lsls	r2, r3, #22
 800c586:	d4ef      	bmi.n	800c568 <__smakebuf_r+0x18>
 800c588:	f023 0303 	bic.w	r3, r3, #3
 800c58c:	f043 0302 	orr.w	r3, r3, #2
 800c590:	81a3      	strh	r3, [r4, #12]
 800c592:	e7e3      	b.n	800c55c <__smakebuf_r+0xc>
 800c594:	4b0d      	ldr	r3, [pc, #52]	; (800c5cc <__smakebuf_r+0x7c>)
 800c596:	62b3      	str	r3, [r6, #40]	; 0x28
 800c598:	89a3      	ldrh	r3, [r4, #12]
 800c59a:	6020      	str	r0, [r4, #0]
 800c59c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c5a0:	81a3      	strh	r3, [r4, #12]
 800c5a2:	9b00      	ldr	r3, [sp, #0]
 800c5a4:	6163      	str	r3, [r4, #20]
 800c5a6:	9b01      	ldr	r3, [sp, #4]
 800c5a8:	6120      	str	r0, [r4, #16]
 800c5aa:	b15b      	cbz	r3, 800c5c4 <__smakebuf_r+0x74>
 800c5ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c5b0:	4630      	mov	r0, r6
 800c5b2:	f000 f8d1 	bl	800c758 <_isatty_r>
 800c5b6:	b128      	cbz	r0, 800c5c4 <__smakebuf_r+0x74>
 800c5b8:	89a3      	ldrh	r3, [r4, #12]
 800c5ba:	f023 0303 	bic.w	r3, r3, #3
 800c5be:	f043 0301 	orr.w	r3, r3, #1
 800c5c2:	81a3      	strh	r3, [r4, #12]
 800c5c4:	89a0      	ldrh	r0, [r4, #12]
 800c5c6:	4305      	orrs	r5, r0
 800c5c8:	81a5      	strh	r5, [r4, #12]
 800c5ca:	e7cd      	b.n	800c568 <__smakebuf_r+0x18>
 800c5cc:	0800c361 	.word	0x0800c361

0800c5d0 <_malloc_usable_size_r>:
 800c5d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c5d4:	1f18      	subs	r0, r3, #4
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	bfbc      	itt	lt
 800c5da:	580b      	ldrlt	r3, [r1, r0]
 800c5dc:	18c0      	addlt	r0, r0, r3
 800c5de:	4770      	bx	lr

0800c5e0 <_raise_r>:
 800c5e0:	291f      	cmp	r1, #31
 800c5e2:	b538      	push	{r3, r4, r5, lr}
 800c5e4:	4604      	mov	r4, r0
 800c5e6:	460d      	mov	r5, r1
 800c5e8:	d904      	bls.n	800c5f4 <_raise_r+0x14>
 800c5ea:	2316      	movs	r3, #22
 800c5ec:	6003      	str	r3, [r0, #0]
 800c5ee:	f04f 30ff 	mov.w	r0, #4294967295
 800c5f2:	bd38      	pop	{r3, r4, r5, pc}
 800c5f4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c5f6:	b112      	cbz	r2, 800c5fe <_raise_r+0x1e>
 800c5f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c5fc:	b94b      	cbnz	r3, 800c612 <_raise_r+0x32>
 800c5fe:	4620      	mov	r0, r4
 800c600:	f000 f830 	bl	800c664 <_getpid_r>
 800c604:	462a      	mov	r2, r5
 800c606:	4601      	mov	r1, r0
 800c608:	4620      	mov	r0, r4
 800c60a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c60e:	f000 b817 	b.w	800c640 <_kill_r>
 800c612:	2b01      	cmp	r3, #1
 800c614:	d00a      	beq.n	800c62c <_raise_r+0x4c>
 800c616:	1c59      	adds	r1, r3, #1
 800c618:	d103      	bne.n	800c622 <_raise_r+0x42>
 800c61a:	2316      	movs	r3, #22
 800c61c:	6003      	str	r3, [r0, #0]
 800c61e:	2001      	movs	r0, #1
 800c620:	e7e7      	b.n	800c5f2 <_raise_r+0x12>
 800c622:	2400      	movs	r4, #0
 800c624:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c628:	4628      	mov	r0, r5
 800c62a:	4798      	blx	r3
 800c62c:	2000      	movs	r0, #0
 800c62e:	e7e0      	b.n	800c5f2 <_raise_r+0x12>

0800c630 <raise>:
 800c630:	4b02      	ldr	r3, [pc, #8]	; (800c63c <raise+0xc>)
 800c632:	4601      	mov	r1, r0
 800c634:	6818      	ldr	r0, [r3, #0]
 800c636:	f7ff bfd3 	b.w	800c5e0 <_raise_r>
 800c63a:	bf00      	nop
 800c63c:	20000010 	.word	0x20000010

0800c640 <_kill_r>:
 800c640:	b538      	push	{r3, r4, r5, lr}
 800c642:	4d07      	ldr	r5, [pc, #28]	; (800c660 <_kill_r+0x20>)
 800c644:	2300      	movs	r3, #0
 800c646:	4604      	mov	r4, r0
 800c648:	4608      	mov	r0, r1
 800c64a:	4611      	mov	r1, r2
 800c64c:	602b      	str	r3, [r5, #0]
 800c64e:	f7f7 f85f 	bl	8003710 <_kill>
 800c652:	1c43      	adds	r3, r0, #1
 800c654:	d102      	bne.n	800c65c <_kill_r+0x1c>
 800c656:	682b      	ldr	r3, [r5, #0]
 800c658:	b103      	cbz	r3, 800c65c <_kill_r+0x1c>
 800c65a:	6023      	str	r3, [r4, #0]
 800c65c:	bd38      	pop	{r3, r4, r5, pc}
 800c65e:	bf00      	nop
 800c660:	20000644 	.word	0x20000644

0800c664 <_getpid_r>:
 800c664:	f7f7 b84c 	b.w	8003700 <_getpid>

0800c668 <__sread>:
 800c668:	b510      	push	{r4, lr}
 800c66a:	460c      	mov	r4, r1
 800c66c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c670:	f000 f894 	bl	800c79c <_read_r>
 800c674:	2800      	cmp	r0, #0
 800c676:	bfab      	itete	ge
 800c678:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c67a:	89a3      	ldrhlt	r3, [r4, #12]
 800c67c:	181b      	addge	r3, r3, r0
 800c67e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c682:	bfac      	ite	ge
 800c684:	6563      	strge	r3, [r4, #84]	; 0x54
 800c686:	81a3      	strhlt	r3, [r4, #12]
 800c688:	bd10      	pop	{r4, pc}

0800c68a <__swrite>:
 800c68a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c68e:	461f      	mov	r7, r3
 800c690:	898b      	ldrh	r3, [r1, #12]
 800c692:	05db      	lsls	r3, r3, #23
 800c694:	4605      	mov	r5, r0
 800c696:	460c      	mov	r4, r1
 800c698:	4616      	mov	r6, r2
 800c69a:	d505      	bpl.n	800c6a8 <__swrite+0x1e>
 800c69c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6a0:	2302      	movs	r3, #2
 800c6a2:	2200      	movs	r2, #0
 800c6a4:	f000 f868 	bl	800c778 <_lseek_r>
 800c6a8:	89a3      	ldrh	r3, [r4, #12]
 800c6aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c6ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c6b2:	81a3      	strh	r3, [r4, #12]
 800c6b4:	4632      	mov	r2, r6
 800c6b6:	463b      	mov	r3, r7
 800c6b8:	4628      	mov	r0, r5
 800c6ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c6be:	f000 b817 	b.w	800c6f0 <_write_r>

0800c6c2 <__sseek>:
 800c6c2:	b510      	push	{r4, lr}
 800c6c4:	460c      	mov	r4, r1
 800c6c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6ca:	f000 f855 	bl	800c778 <_lseek_r>
 800c6ce:	1c43      	adds	r3, r0, #1
 800c6d0:	89a3      	ldrh	r3, [r4, #12]
 800c6d2:	bf15      	itete	ne
 800c6d4:	6560      	strne	r0, [r4, #84]	; 0x54
 800c6d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c6da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c6de:	81a3      	strheq	r3, [r4, #12]
 800c6e0:	bf18      	it	ne
 800c6e2:	81a3      	strhne	r3, [r4, #12]
 800c6e4:	bd10      	pop	{r4, pc}

0800c6e6 <__sclose>:
 800c6e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6ea:	f000 b813 	b.w	800c714 <_close_r>
	...

0800c6f0 <_write_r>:
 800c6f0:	b538      	push	{r3, r4, r5, lr}
 800c6f2:	4d07      	ldr	r5, [pc, #28]	; (800c710 <_write_r+0x20>)
 800c6f4:	4604      	mov	r4, r0
 800c6f6:	4608      	mov	r0, r1
 800c6f8:	4611      	mov	r1, r2
 800c6fa:	2200      	movs	r2, #0
 800c6fc:	602a      	str	r2, [r5, #0]
 800c6fe:	461a      	mov	r2, r3
 800c700:	f7f7 f83d 	bl	800377e <_write>
 800c704:	1c43      	adds	r3, r0, #1
 800c706:	d102      	bne.n	800c70e <_write_r+0x1e>
 800c708:	682b      	ldr	r3, [r5, #0]
 800c70a:	b103      	cbz	r3, 800c70e <_write_r+0x1e>
 800c70c:	6023      	str	r3, [r4, #0]
 800c70e:	bd38      	pop	{r3, r4, r5, pc}
 800c710:	20000644 	.word	0x20000644

0800c714 <_close_r>:
 800c714:	b538      	push	{r3, r4, r5, lr}
 800c716:	4d06      	ldr	r5, [pc, #24]	; (800c730 <_close_r+0x1c>)
 800c718:	2300      	movs	r3, #0
 800c71a:	4604      	mov	r4, r0
 800c71c:	4608      	mov	r0, r1
 800c71e:	602b      	str	r3, [r5, #0]
 800c720:	f7f7 f849 	bl	80037b6 <_close>
 800c724:	1c43      	adds	r3, r0, #1
 800c726:	d102      	bne.n	800c72e <_close_r+0x1a>
 800c728:	682b      	ldr	r3, [r5, #0]
 800c72a:	b103      	cbz	r3, 800c72e <_close_r+0x1a>
 800c72c:	6023      	str	r3, [r4, #0]
 800c72e:	bd38      	pop	{r3, r4, r5, pc}
 800c730:	20000644 	.word	0x20000644

0800c734 <_fstat_r>:
 800c734:	b538      	push	{r3, r4, r5, lr}
 800c736:	4d07      	ldr	r5, [pc, #28]	; (800c754 <_fstat_r+0x20>)
 800c738:	2300      	movs	r3, #0
 800c73a:	4604      	mov	r4, r0
 800c73c:	4608      	mov	r0, r1
 800c73e:	4611      	mov	r1, r2
 800c740:	602b      	str	r3, [r5, #0]
 800c742:	f7f7 f844 	bl	80037ce <_fstat>
 800c746:	1c43      	adds	r3, r0, #1
 800c748:	d102      	bne.n	800c750 <_fstat_r+0x1c>
 800c74a:	682b      	ldr	r3, [r5, #0]
 800c74c:	b103      	cbz	r3, 800c750 <_fstat_r+0x1c>
 800c74e:	6023      	str	r3, [r4, #0]
 800c750:	bd38      	pop	{r3, r4, r5, pc}
 800c752:	bf00      	nop
 800c754:	20000644 	.word	0x20000644

0800c758 <_isatty_r>:
 800c758:	b538      	push	{r3, r4, r5, lr}
 800c75a:	4d06      	ldr	r5, [pc, #24]	; (800c774 <_isatty_r+0x1c>)
 800c75c:	2300      	movs	r3, #0
 800c75e:	4604      	mov	r4, r0
 800c760:	4608      	mov	r0, r1
 800c762:	602b      	str	r3, [r5, #0]
 800c764:	f7f7 f843 	bl	80037ee <_isatty>
 800c768:	1c43      	adds	r3, r0, #1
 800c76a:	d102      	bne.n	800c772 <_isatty_r+0x1a>
 800c76c:	682b      	ldr	r3, [r5, #0]
 800c76e:	b103      	cbz	r3, 800c772 <_isatty_r+0x1a>
 800c770:	6023      	str	r3, [r4, #0]
 800c772:	bd38      	pop	{r3, r4, r5, pc}
 800c774:	20000644 	.word	0x20000644

0800c778 <_lseek_r>:
 800c778:	b538      	push	{r3, r4, r5, lr}
 800c77a:	4d07      	ldr	r5, [pc, #28]	; (800c798 <_lseek_r+0x20>)
 800c77c:	4604      	mov	r4, r0
 800c77e:	4608      	mov	r0, r1
 800c780:	4611      	mov	r1, r2
 800c782:	2200      	movs	r2, #0
 800c784:	602a      	str	r2, [r5, #0]
 800c786:	461a      	mov	r2, r3
 800c788:	f7f7 f83c 	bl	8003804 <_lseek>
 800c78c:	1c43      	adds	r3, r0, #1
 800c78e:	d102      	bne.n	800c796 <_lseek_r+0x1e>
 800c790:	682b      	ldr	r3, [r5, #0]
 800c792:	b103      	cbz	r3, 800c796 <_lseek_r+0x1e>
 800c794:	6023      	str	r3, [r4, #0]
 800c796:	bd38      	pop	{r3, r4, r5, pc}
 800c798:	20000644 	.word	0x20000644

0800c79c <_read_r>:
 800c79c:	b538      	push	{r3, r4, r5, lr}
 800c79e:	4d07      	ldr	r5, [pc, #28]	; (800c7bc <_read_r+0x20>)
 800c7a0:	4604      	mov	r4, r0
 800c7a2:	4608      	mov	r0, r1
 800c7a4:	4611      	mov	r1, r2
 800c7a6:	2200      	movs	r2, #0
 800c7a8:	602a      	str	r2, [r5, #0]
 800c7aa:	461a      	mov	r2, r3
 800c7ac:	f7f6 ffca 	bl	8003744 <_read>
 800c7b0:	1c43      	adds	r3, r0, #1
 800c7b2:	d102      	bne.n	800c7ba <_read_r+0x1e>
 800c7b4:	682b      	ldr	r3, [r5, #0]
 800c7b6:	b103      	cbz	r3, 800c7ba <_read_r+0x1e>
 800c7b8:	6023      	str	r3, [r4, #0]
 800c7ba:	bd38      	pop	{r3, r4, r5, pc}
 800c7bc:	20000644 	.word	0x20000644

0800c7c0 <_init>:
 800c7c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7c2:	bf00      	nop
 800c7c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7c6:	bc08      	pop	{r3}
 800c7c8:	469e      	mov	lr, r3
 800c7ca:	4770      	bx	lr

0800c7cc <_fini>:
 800c7cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7ce:	bf00      	nop
 800c7d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7d2:	bc08      	pop	{r3}
 800c7d4:	469e      	mov	lr, r3
 800c7d6:	4770      	bx	lr
