FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GND\G";
2"PULSE_INV_OUT";
3"GENERIC_DELAY_IN";
4"PULSE_INV_IN";
5"GND\G";
6"GND\G";
%"TESTPOINT_L"
"1","(-1975,2775)","2","misc","I10";
;
$LOCATION"TP65"
CDS_LOCATION"TP65"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"5;
%"TESTPOINT_L"
"1","(-1975,2350)","2","misc","I13";
;
$LOCATION"TP68"
CDS_LOCATION"TP68"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"4;
%"TESTPOINT_L"
"1","(-1975,2250)","2","misc","I14";
;
$LOCATION"TP69"
CDS_LOCATION"TP69"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"6;
%"OUTPORT"
"1","(-425,2875)","0","standard","I17";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"3;
%"OUTPORT"
"1","(-450,2350)","0","standard","I20";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"4;
%"INPORT"
"1","(-350,3325)","0","standard","I25";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"2;
%"TESTPOINT_L"
"1","(775,3325)","0","misc","I7";
;
$LOCATION"TP76"
CDS_LOCATION"TP76"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"2;
%"TESTPOINT_L"
"1","(775,3225)","0","misc","I8";
;
$LOCATION"TP77"
CDS_LOCATION"TP77"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"1;
%"TESTPOINT_L"
"1","(-1975,2875)","2","misc","I9";
;
$LOCATION"TP64"
CDS_LOCATION"TP64"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"3;
END.
