#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Apr 25 13:01:10 2024
# Process ID: 21948
# Current directory: C:/Users/iqbal.ha/project_1/project_1.runs/AES_PowerMon_aes_0_0_synth_1
# Command line: vivado.exe -log AES_PowerMon_aes_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AES_PowerMon_aes_0_0.tcl
# Log file: C:/Users/iqbal.ha/project_1/project_1.runs/AES_PowerMon_aes_0_0_synth_1/AES_PowerMon_aes_0_0.vds
# Journal file: C:/Users/iqbal.ha/project_1/project_1.runs/AES_PowerMon_aes_0_0_synth_1\vivado.jou
# Running On: WFXA4BB6DBB3E15, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 8, Host memory: 16881 MB
#-----------------------------------------------------------
source AES_PowerMon_aes_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/iqbal.ha'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/iqbal.ha' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/iqbal.ha/project_1/project_1.runs/AES_PowerMon_aes_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:aes:1.0'. The one found in IP location 'c:/Users/iqbal.ha/AES_PM/solution1/impl/ip' will take precedence over the same IP in location c:/Users/iqbal.ha/Downloads/FPGA_AES_Accelerator-PowerMonitor/FPGA_AES_Accelerator-PowerMonitor/Project_Update_Final/Hacking_Time/AES_Power_Monitor/solution1/impl/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'neu.edu:user:Power_Monitor:1.0'. The one found in IP location 'c:/Users/iqbal.ha/Documents/FPGA_AES_Accelerator/Project_Update_Final/Hacking_Time/AES_Power_Monitor_Vivado/AES_Power_Monitor_Vivado.srcs/sources_1/imports/new' will take precedence over the same IP in locations: 
   c:/Users/iqbal.ha
   c:/Users/iqbal.ha/Documents/FPGA_AES_Accelerator/Project_Update_Final/Hacking_Time/Power_Monitor2
   c:/Users/iqbal.ha/Documents/FPGA_AES_Accelerator/Project_Update_Final/Hacking_Time/Power_Monitor2/src
   c:/Users/iqbal.ha/Documents/FPGA_AES_Accelerator/Project_Update_Final/Hacking_Time/Power_MonitorV2/Power_MonitorV2.srcs
   c:/Users/iqbal.ha/Downloads/FPGA_AES_Accelerator-PowerMonitor/FPGA_AES_Accelerator-PowerMonitor/Project_Update_Final/Hacking_Time/AES_Power_Monitor_Vivado/AES_Power_Monitor_Vivado.srcs/sources_1/imports/new
   c:/Users/iqbal.ha/Downloads/FPGA_AES_Accelerator-PowerMonitor/FPGA_AES_Accelerator-PowerMonitor/Project_Update_Final/Hacking_Time/Power_MonitorV2/Power_MonitorV2.srcs
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1620.992 ; gain = 0.000
Command: synth_design -top AES_PowerMon_aes_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22044
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1620.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AES_PowerMon_aes_0_0' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_aes_0_0/synth/AES_PowerMon_aes_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'aes' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_expandKey_Pipeline_expandKeyLoop2_sbox_ROM_2P_AUTO_1R' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_expandKey_Pipeline_expandKeyLoop2_sbox_ROM_2P_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './aes_expandKey_Pipeline_expandKeyLoop2_sbox_ROM_2P_AUTO_1R.dat' is read successfully [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_expandKey_Pipeline_expandKeyLoop2_sbox_ROM_2P_AUTO_1R.v:26]
INFO: [Synth 8-6155] done synthesizing module 'aes_expandKey_Pipeline_expandKeyLoop2_sbox_ROM_2P_AUTO_1R' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_expandKey_Pipeline_expandKeyLoop2_sbox_ROM_2P_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'aes_key_array128_RAM_1WNR_AUTO_1R1W' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_key_array128_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'aes_key_array128_RAM_1WNR_AUTO_1R1W' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_key_array128_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'aes_expandedKey_RAM_AUTO_1R1W' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_expandedKey_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'aes_expandedKey_RAM_AUTO_1R1W' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_expandedKey_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'aes_block_RAM_AUTO_1R1W' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_block_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'aes_block_RAM_AUTO_1R1W' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_block_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'aes_plaintext_array_RAM_AUTO_1R1W' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_plaintext_array_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'aes_plaintext_array_RAM_AUTO_1R1W' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_plaintext_array_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_Pipeline_1' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_flow_control_loop_pipe_sequential_init' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'aes_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_Pipeline_1' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_Pipeline_2' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_Pipeline_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_Pipeline_2' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_Pipeline_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_Pipeline_3' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_Pipeline_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_Pipeline_3' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_Pipeline_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_Pipeline_cipherkeyLoop' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_Pipeline_cipherkeyLoop.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_Pipeline_cipherkeyLoop' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_Pipeline_cipherkeyLoop.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_Pipeline_plaintextLoop' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_Pipeline_plaintextLoop.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_Pipeline_plaintextLoop' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_Pipeline_plaintextLoop.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_Pipeline_aesEncryptLoop1_aesEncryptLoop2.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_expandKey' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_expandKey.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_expandKey_Pipeline_expandKeyLoop1' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_expandKey_Pipeline_expandKeyLoop1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_expandKey_Pipeline_expandKeyLoop1' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_expandKey_Pipeline_expandKeyLoop1.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_expandKey_Pipeline_expandKeyLoop2' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_expandKey_Pipeline_expandKeyLoop2.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_expandKey_Pipeline_expandKeyLoop2_Rcon_ROM_2P_AUTO_1R' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_expandKey_Pipeline_expandKeyLoop2_Rcon_ROM_2P_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './aes_expandKey_Pipeline_expandKeyLoop2_Rcon_ROM_2P_AUTO_1R.dat' is read successfully [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_expandKey_Pipeline_expandKeyLoop2_Rcon_ROM_2P_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'aes_expandKey_Pipeline_expandKeyLoop2_Rcon_ROM_2P_AUTO_1R' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_expandKey_Pipeline_expandKeyLoop2_Rcon_ROM_2P_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'aes_srem_32ns_7ns_6_36_1' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'aes_srem_32ns_7ns_6_36_1_divider' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'aes_srem_32ns_7ns_6_36_1_divider' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'aes_srem_32ns_7ns_6_36_1' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'aes_mux_21_8_1_1' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_mux_21_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'aes_mux_21_8_1_1' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_mux_21_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'aes_expandKey_Pipeline_expandKeyLoop2' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_expandKey_Pipeline_expandKeyLoop2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_expandKey' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_expandKey.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_main' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_main.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_main_roundKey_RAM_AUTO_1R1W' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_main_roundKey_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_main_roundKey_RAM_AUTO_1R1W' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_main_roundKey_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_main_Pipeline_addRoundKeyLoop' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_main_Pipeline_addRoundKeyLoop.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_main_Pipeline_addRoundKeyLoop' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_main_Pipeline_addRoundKeyLoop.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_main_Pipeline_aesMainLoop' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_main_Pipeline_aesMainLoop.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_round' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_round.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_galois_multiplication' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_galois_multiplication.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_galois_multiplication' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_galois_multiplication.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_round' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_round.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_main_Pipeline_aesMainLoop' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_main_Pipeline_aesMainLoop.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_main_Pipeline_createRoundKeyLoop1_createRoundKeyLoop21.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_main_Pipeline_shiftRowLoop1' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_main_Pipeline_shiftRowLoop1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_main_Pipeline_shiftRowLoop1' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_main_Pipeline_shiftRowLoop1.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_main_Pipeline_shiftRowLoop12' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_main_Pipeline_shiftRowLoop12.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_main_Pipeline_shiftRowLoop12' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_main_Pipeline_shiftRowLoop12.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_main_Pipeline_addRoundKeyLoop3' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_main_Pipeline_addRoundKeyLoop3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_main_Pipeline_addRoundKeyLoop3' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_main_Pipeline_addRoundKeyLoop3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_main' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_main.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_Pipeline_aesEncryptLoop3_aesEncryptLoop4.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_Pipeline_aesDecryptLoop1_aesDecryptLoop2.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_invMain' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_invMain.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_invRound_rsbox_ROM_2P_AUTO_1R' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_invRound_rsbox_ROM_2P_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './aes_aes_invRound_rsbox_ROM_2P_AUTO_1R.dat' is read successfully [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_invRound_rsbox_ROM_2P_AUTO_1R.v:26]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_invRound_rsbox_ROM_2P_AUTO_1R' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_invRound_rsbox_ROM_2P_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_invMain_roundKey_RAM_AUTO_1R1W' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_invMain_roundKey_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_invMain_roundKey_RAM_AUTO_1R1W' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_invMain_roundKey_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_invMain_Pipeline_addRoundKeyLoop' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_invMain_Pipeline_addRoundKeyLoop.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_invMain_Pipeline_addRoundKeyLoop' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_invMain_Pipeline_addRoundKeyLoop.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_invMain_Pipeline_aesInvMainLoop' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_invMain_Pipeline_aesInvMainLoop.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_invRound' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_invRound.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_invRound' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_invRound.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_invMain_Pipeline_aesInvMainLoop' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_invMain_Pipeline_aesInvMainLoop.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_invMain_Pipeline_invShiftRowLoop1' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_invMain_Pipeline_invShiftRowLoop1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_invMain_Pipeline_invShiftRowLoop1' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_invMain_Pipeline_invShiftRowLoop1.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_invMain_Pipeline_invShiftRowLoop15' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_invMain_Pipeline_invShiftRowLoop15.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_invMain_Pipeline_invShiftRowLoop15' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_invMain_Pipeline_invShiftRowLoop15.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_invMain_Pipeline_addRoundKeyLoop6' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_invMain_Pipeline_addRoundKeyLoop6.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_invMain_Pipeline_addRoundKeyLoop6' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_invMain_Pipeline_addRoundKeyLoop6.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_invMain' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_invMain.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_Pipeline_ciphertextLoop' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_Pipeline_ciphertextLoop.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_Pipeline_ciphertextLoop' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_Pipeline_ciphertextLoop.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_aes_Pipeline_decryptedTextLoop' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_Pipeline_decryptedTextLoop.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_aes_Pipeline_decryptedTextLoop' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_aes_Pipeline_decryptedTextLoop.v:10]
INFO: [Synth 8-6157] synthesizing module 'aes_CTRL_BUS_s_axi' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_CTRL_BUS_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_CTRL_BUS_s_axi.v:208]
INFO: [Synth 8-6155] done synthesizing module 'aes_CTRL_BUS_s_axi' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_CTRL_BUS_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'aes_control_s_axi' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_control_s_axi.v:177]
INFO: [Synth 8-6155] done synthesizing module 'aes_control_s_axi' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'aes_regslice_both' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'aes_regslice_both' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'aes_regslice_both__parameterized0' [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'aes_regslice_both__parameterized0' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'aes' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes.v:10]
INFO: [Synth 8-6155] done synthesizing module 'AES_PowerMon_aes_0_0' (0#1) [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_aes_0_0/synth/AES_PowerMon_aes_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element loop[31].divisor_tmp_reg[32] was removed.  [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:136]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_CTRL_BUS_s_axi.v:273]
WARNING: [Synth 8-7129] Port reset in module aes_aes_invRound_rsbox_ROM_2P_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module aes_aes_invMain_roundKey_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module aes_expandKey_Pipeline_expandKeyLoop2_sbox_ROM_2P_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module aes_aes_main_roundKey_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module aes_srem_32ns_7ns_6_36_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module aes_expandKey_Pipeline_expandKeyLoop2_Rcon_ROM_2P_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_and_plaintext_TKEEP[0] in module aes_aes_Pipeline_cipherkeyLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_and_plaintext_TSTRB[0] in module aes_aes_Pipeline_cipherkeyLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_and_plaintext_TUSER[0] in module aes_aes_Pipeline_cipherkeyLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_and_plaintext_TLAST[0] in module aes_aes_Pipeline_cipherkeyLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_and_plaintext_TID[0] in module aes_aes_Pipeline_cipherkeyLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_and_plaintext_TDEST[0] in module aes_aes_Pipeline_cipherkeyLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_array[5] in module aes_aes_Pipeline_cipherkeyLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_array[4] in module aes_aes_Pipeline_cipherkeyLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_array[3] in module aes_aes_Pipeline_cipherkeyLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_array[2] in module aes_aes_Pipeline_cipherkeyLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_array[1] in module aes_aes_Pipeline_cipherkeyLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_array[0] in module aes_aes_Pipeline_cipherkeyLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module aes_plaintext_array_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module aes_block_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module aes_expandedKey_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module aes_key_array128_RAM_1WNR_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1727.574 ; gain = 106.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1727.574 ; gain = 106.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1727.574 ; gain = 106.582
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 1727.574 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_aes_0_0/constraints/aes_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_aes_0_0/constraints/aes_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/iqbal.ha/project_1/project_1.runs/AES_PowerMon_aes_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/iqbal.ha/project_1/project_1.runs/AES_PowerMon_aes_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1806.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1811.039 ; gain = 4.637
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1811.039 ; gain = 190.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1811.039 ; gain = 190.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/iqbal.ha/project_1/project_1.runs/AES_PowerMon_aes_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1811.039 ; gain = 190.047
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].remd_tmp_reg[32]' and it is trimmed from '32' to '6' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].dividend_tmp_reg[32]' and it is trimmed from '32' to '6' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln289_1_reg_1235_reg' and it is trimmed from '8' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_expandKey_Pipeline_expandKeyLoop2.v:607]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln289_3_reg_1260_reg' and it is trimmed from '8' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_expandKey_Pipeline_expandKeyLoop2.v:668]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'aes_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'aes_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'aes_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'aes_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "aes_expandedKey_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "aes_block_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "aes_aes_main_roundKey_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "aes_aes_invMain_roundKey_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'aes_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'aes_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'aes_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'aes_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1811.039 ; gain = 190.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   2 Input   32 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 9     
	   3 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 18    
	   2 Input    4 Bit       Adders := 14    
	   2 Input    3 Bit       Adders := 18    
	   2 Input    2 Bit       Adders := 4     
+---XORs : 
	   2 Input      8 Bit         XORs := 37    
	   4 Input      8 Bit         XORs := 9     
	   3 Input      8 Bit         XORs := 11    
	   5 Input      8 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               58 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               46 Bit    Registers := 1     
	               37 Bit    Registers := 2     
	               32 Bit    Registers := 42    
	               31 Bit    Registers := 31    
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 223   
	                7 Bit    Registers := 41    
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 20    
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 21    
	                2 Bit    Registers := 57    
	                1 Bit    Registers := 257   
+---RAMs : 
	               8K Bit	(1056 X 8 bit)          RAMs := 3     
	              960 Bit	(120 X 8 bit)          RAMs := 4     
	              128 Bit	(16 X 8 bit)          RAMs := 7     
+---ROMs : 
	                    ROMs := 11    
+---Muxes : 
	  47 Input   46 Bit        Muxes := 1     
	  38 Input   37 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 31    
	  29 Input   28 Bit        Muxes := 1     
	   3 Input   28 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 2     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	  27 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 2     
	  25 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 1     
	  13 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 103   
	   8 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 39    
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 18    
	   8 Input    4 Bit        Muxes := 2     
	  16 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 4     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 17    
	   3 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 23    
	   3 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 332   
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[31].sign_tmp_reg[32]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[30].sign_tmp_reg[31]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[29].sign_tmp_reg[30]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[28].sign_tmp_reg[29]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[27].sign_tmp_reg[28]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[26].sign_tmp_reg[27]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[25].sign_tmp_reg[26]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[24].sign_tmp_reg[25]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[23].sign_tmp_reg[24]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[22].sign_tmp_reg[23]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[21].sign_tmp_reg[22]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[20].sign_tmp_reg[21]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[19].sign_tmp_reg[20]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[18].sign_tmp_reg[19]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[17].sign_tmp_reg[18]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[16].sign_tmp_reg[17]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[15].sign_tmp_reg[16]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[14].sign_tmp_reg[15]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[13].sign_tmp_reg[14]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[12].sign_tmp_reg[13]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[11].sign_tmp_reg[12]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[10].sign_tmp_reg[11]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[9].sign_tmp_reg[10]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[8].sign_tmp_reg[9]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[7].sign_tmp_reg[8]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[6].sign_tmp_reg[7]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[5].sign_tmp_reg[6]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[4].sign_tmp_reg[5]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[3].sign_tmp_reg[4]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[2].sign_tmp_reg[3]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[1].sign_tmp_reg[2]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/loop[0].sign_tmp_reg[1]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'aes_srem_32ns_7ns_6_36_1_divider_u/sign_tmp_reg[0]' and it is trimmed from '2' to '1' bits. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ipshared/fff7/hdl/verilog/aes_srem_32ns_7ns_6_36_1.v:38]
WARNING: [Synth 8-7129] Port reset in module aes_srem_32ns_7ns_6_36_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_and_plaintext_TKEEP[0] in module aes_aes_Pipeline_cipherkeyLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_and_plaintext_TSTRB[0] in module aes_aes_Pipeline_cipherkeyLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_and_plaintext_TUSER[0] in module aes_aes_Pipeline_cipherkeyLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_and_plaintext_TLAST[0] in module aes_aes_Pipeline_cipherkeyLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_and_plaintext_TID[0] in module aes_aes_Pipeline_cipherkeyLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_and_plaintext_TDEST[0] in module aes_aes_Pipeline_cipherkeyLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_array[5] in module aes_aes_Pipeline_cipherkeyLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_array[4] in module aes_aes_Pipeline_cipherkeyLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_array[3] in module aes_aes_Pipeline_cipherkeyLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_array[2] in module aes_aes_Pipeline_cipherkeyLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_array[1] in module aes_aes_Pipeline_cipherkeyLoop is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_array[0] in module aes_aes_Pipeline_cipherkeyLoop is either unconnected or has no load
INFO: [Synth 8-3971] The signal "inst/expandedKey_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/expandedKey_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/block_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/expandedKey_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/expandedKey_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/block_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_aes_main_fu_367/roundKey_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_aes_invMain_fu_390/roundKey_U/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module aes_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module aes_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module aes_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module aes_control_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1811.039 ; gain = 190.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------------------------------+----------------+---------------+----------------+
|Module Name                           | RTL Object     | Depth x Width | Implemented As | 
+--------------------------------------+----------------+---------------+----------------+
|aes_expandKey_Pipeline_expandKeyLoop2 | Rcon_U/q0_reg  | 256x8         | Block RAM      | 
|aes_expandKey_Pipeline_expandKeyLoop2 | sbox_U/q0_reg  | 256x8         | Block RAM      | 
|aes_expandKey_Pipeline_expandKeyLoop2 | sbox_U/q1_reg  | 256x8         | Block RAM      | 
|aes_aes_round                         | sbox_U/q0_reg  | 256x8         | Block RAM      | 
|aes_aes_round                         | sbox_U/q1_reg  | 256x8         | Block RAM      | 
|aes_aes_invRound                      | rsbox_U/q0_reg | 256x8         | Block RAM      | 
|aes_aes_invRound                      | rsbox_U/q1_reg | 256x8         | Block RAM      | 
|aes_aes_invMain                       | rsbox_U/q0_reg | 256x8         | Block RAM      | 
|aes_aes_invMain                       | rsbox_U/q1_reg | 256x8         | Block RAM      | 
|aes                                   | sbox_U/q0_reg  | 256x8         | Block RAM      | 
|aes                                   | sbox_U/q1_reg  | 256x8         | Block RAM      | 
+--------------------------------------+----------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+----------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst                        | key_array128_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                        | key_array128_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                        | key_array128_U/ram2_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                        | expandedKey_U/ram_reg   | 120 x 8(READ_FIRST)    | W | R | 120 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst                        | expandedKey_1_U/ram_reg | 120 x 8(READ_FIRST)    | W | R | 120 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst                        | block_U/ram_reg         | 16 x 8(READ_FIRST)     | W | R | 16 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst                        | expandedKey_2_U/ram_reg | 120 x 8(READ_FIRST)    | W | R | 120 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst                        | expandedKey_3_U/ram_reg | 120 x 8(READ_FIRST)    | W | R | 120 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst                        | block_1_U/ram_reg       | 16 x 8(READ_FIRST)     | W | R | 16 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst/grp_aes_main_fu_367    | roundKey_U/ram_reg      | 16 x 8(READ_FIRST)     | W | R | 16 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst/grp_aes_invMain_fu_390 | roundKey_U/ram_reg      | 16 x 8(READ_FIRST)     | W | R | 16 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
+----------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                    | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------------------+-----------+----------------------+---------------+
|inst        | plaintext_array_U/ram_reg     | Implied   | 16 x 8               | RAM16X1S x 8  | 
|inst        | ciphertext_array_U/ram_reg    | Implied   | 16 x 8               | RAM16X1S x 8  | 
|inst        | decryptedtext_array_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8  | 
+------------+-------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1811.039 ; gain = 190.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1832.152 ; gain = 211.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst                        | key_array128_U/ram0_reg | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                        | key_array128_U/ram1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                        | key_array128_U/ram2_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                        | expandedKey_U/ram_reg   | 120 x 8(READ_FIRST)    | W | R | 120 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst                        | expandedKey_1_U/ram_reg | 120 x 8(READ_FIRST)    | W | R | 120 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst                        | block_U/ram_reg         | 16 x 8(READ_FIRST)     | W | R | 16 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst                        | expandedKey_2_U/ram_reg | 120 x 8(READ_FIRST)    | W | R | 120 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst                        | expandedKey_3_U/ram_reg | 120 x 8(READ_FIRST)    | W | R | 120 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst                        | block_1_U/ram_reg       | 16 x 8(READ_FIRST)     | W | R | 16 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst/grp_aes_main_fu_367    | roundKey_U/ram_reg      | 16 x 8(READ_FIRST)     | W | R | 16 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst/grp_aes_invMain_fu_390 | roundKey_U/ram_reg      | 16 x 8(READ_FIRST)     | W | R | 16 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
+----------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+-------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                    | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------------------+-----------+----------------------+---------------+
|inst        | plaintext_array_U/ram_reg     | Implied   | 16 x 8               | RAM16X1S x 8  | 
|inst        | ciphertext_array_U/ram_reg    | Implied   | 16 x 8               | RAM16X1S x 8  | 
|inst        | decryptedtext_array_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8  | 
+------------+-------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/key_array128_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/key_array128_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/key_array128_U/ram1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/key_array128_U/ram2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/expandedKey_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/expandedKey_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/expandedKey_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/expandedKey_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/block_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/block_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/expandedKey_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/expandedKey_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/expandedKey_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/expandedKey_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/block_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/block_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/sbox_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/sbox_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_aes_main_fu_367/roundKey_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_aes_main_fu_367/roundKey_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_aes_main_fu_367/grp_aes_main_Pipeline_aesMainLoop_fu_419/grp_aes_round_fu_379/sbox_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_aes_main_fu_367/grp_aes_main_Pipeline_aesMainLoop_fu_419/grp_aes_round_fu_379/sbox_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_aes_invMain_fu_390/roundKey_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_aes_invMain_fu_390/roundKey_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_aes_invMain_fu_390/grp_aes_invMain_Pipeline_aesInvMainLoop_fu_421/grp_aes_invRound_fu_381/rsbox_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_aes_invMain_fu_390/grp_aes_invMain_Pipeline_aesInvMainLoop_fu_421/grp_aes_invRound_fu_381/rsbox_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_aes_invMain_fu_390/rsbox_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_aes_invMain_fu_390/rsbox_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/sbox_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/sbox_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1865.594 ; gain = 244.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1880.285 ; gain = 259.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1880.285 ; gain = 259.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1880.285 ; gain = 259.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1880.285 ; gain = 259.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1880.285 ; gain = 259.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1880.285 ; gain = 259.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[1].dividend_tmp_reg[2][31]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[2].dividend_tmp_reg[3][31]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[3].dividend_tmp_reg[4][31]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[4].dividend_tmp_reg[5][31]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[5].dividend_tmp_reg[6][31]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[6].dividend_tmp_reg[7][31]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[7].dividend_tmp_reg[8][31]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[8].dividend_tmp_reg[9][31]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[9].dividend_tmp_reg[10][31]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[10].dividend_tmp_reg[11][31] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[11].dividend_tmp_reg[12][31] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[12].dividend_tmp_reg[13][31] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[13].dividend_tmp_reg[14][31] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[14].dividend_tmp_reg[15][31] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[15].dividend_tmp_reg[16][31] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[16].dividend_tmp_reg[17][31] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[17].dividend_tmp_reg[18][31] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[18].dividend_tmp_reg[19][31] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[19].dividend_tmp_reg[20][31] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[20].dividend_tmp_reg[21][31] | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[21].dividend_tmp_reg[22][31] | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[22].dividend_tmp_reg[23][31] | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[23].dividend_tmp_reg[24][31] | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[24].dividend_tmp_reg[25][31] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[25].dividend_tmp_reg[26][31] | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[26].dividend_tmp_reg[27][31] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[27].dividend_tmp_reg[28][31] | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[28].dividend_tmp_reg[29][31] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[29].dividend_tmp_reg[30][31] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[30].dividend_tmp_reg[31][31] | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/srem_32ns_7ns_6_36_1_U35/aes_srem_32ns_7ns_6_36_1_divider_u/loop[31].sign_tmp_reg[32][0]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|aes         | grp_expandKey_fu_351/grp_expandKey_Pipeline_expandKeyLoop2_fu_60/and_ln272_reg_1042_pp0_iter3_reg_reg[0]                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   258|
|2     |LUT1     |   623|
|3     |LUT2     |   433|
|4     |LUT3     |  1244|
|5     |LUT4     |   552|
|6     |LUT5     |   600|
|7     |LUT6     |  1156|
|8     |RAM16X1S |    24|
|9     |RAMB18E1 |    17|
|14    |SRL16E   |    16|
|15    |SRLC32E  |    16|
|16    |FDRE     |  3381|
|17    |FDSE     |    13|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1880.285 ; gain = 259.293
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 86 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 1880.285 ; gain = 175.828
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1880.285 ; gain = 259.293
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1892.332 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 299 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1896.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 24 instances

Synth Design complete, checksum: 1a4d71b9
INFO: [Common 17-83] Releasing license: Synthesis
186 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1896.000 ; gain = 275.008
INFO: [Common 17-1381] The checkpoint 'C:/Users/iqbal.ha/project_1/project_1.runs/AES_PowerMon_aes_0_0_synth_1/AES_PowerMon_aes_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP AES_PowerMon_aes_0_0, cache-ID = 45fdf6cd15744c7e
INFO: [Coretcl 2-1174] Renamed 96 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/iqbal.ha/project_1/project_1.runs/AES_PowerMon_aes_0_0_synth_1/AES_PowerMon_aes_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AES_PowerMon_aes_0_0_utilization_synth.rpt -pb AES_PowerMon_aes_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 13:02:44 2024...
