<module name="MLB" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="MAILBOX_REVISION" acronym="MAILBOX_REVISION" offset="0x0" width="32" description="This register contains the IP revision code">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Reads returns 0" range="" rwaccess="R"/>
    <bitfield id="REV" width="8" begin="7" end="0" resetval="See" description="IP revision[7:4] Major revision[3:0] Minor revisionExamples: 0x10 for 1.0, 0x21 for 2.1" range="" rwaccess="R"/>
  </register>
  <register id="MAILBOX_SYSCONFIG" acronym="MAILBOX_SYSCONFIG" offset="0x10" width="32" description="This register controls the various parameters of the L4-Core interface">
    <bitfield id="Reserved" width="23" begin="31" end="9" resetval="0x000000" description="Write 0's for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="CLOCKACTIVITY" width="1" begin="8" end="8" resetval="0" description="Clock activity during wake up mode periodClock can always be switched off and read returns 0" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="3" begin="7" end="5" resetval="0x0" description="Write 0's for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="SIDLEMODE" width="2" begin="4" end="3" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" token="SIDLEMODE_0" description="Force-idle. An idle request is acknowledged unconditionally"/>
      <bitenum value="1" token="SIDLEMODE_1" description="No-idle. An idle request is never acknowledged"/>
      <bitenum value="2" token="SIDLEMODE_2" description="Smart-idle. Acknowledgement to an idle request is given based on the internal activity of the module based on the internal activity of the module"/>
      <bitenum value="3" token="SIDLEMODE_3" description="Reserved. Do not use."/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="2" end="2" resetval="0" description="Write 0's for future compatibility Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0" description="Software reset. This bit is automatically reset by the hardware. During reads, it always return 0" range="" rwaccess="RW">
      <bitenum value="0" token="SOFTRESET_0" description="Normal mode"/>
      <bitenum value="1" token="SOFTRESET_1" description="The module is reset"/>
    </bitfield>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0" description="Internal interface clock gating strategy" range="" rwaccess="RW">
      <bitenum value="0" token="AUTOIDLE_0" description="Interface clock is free-running"/>
      <bitenum value="1" token="AUTOIDLE_1" description="Automatic interface clock gating strategy is applied, based on the L4-Core interface activity"/>
    </bitfield>
  </register>
  <register id="MAILBOX_SYSSTATUS" acronym="MAILBOX_SYSSTATUS" offset="0x14" width="32" description="This register provides status information about the module, excluding the interrupt status information">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="7" begin="7" end="1" resetval="0x00" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="1" description="Internal reset monitoring" range="" rwaccess="R">
      <bitenum value="0" token="RESETDONE_0_r" description="Internal module reset in on-going"/>
      <bitenum value="1" token="RESETDONE_1_r" description="Reset completed"/>
    </bitfield>
  </register>
  <register id="MAILBOX_MESSAGE_m_0" acronym="MAILBOX_MESSAGE_m_0" offset="0x40" width="32" description="The message register stores the next to be read message of the mailbox X">
    <bitfield id="MESSAGEVALUEMB" width="32" begin="31" end="0" resetval="0x00000000" description="Message in Mailbox" range="" rwaccess="RW"/>
  </register>
  <register id="MAILBOX_MESSAGE_m_1" acronym="MAILBOX_MESSAGE_m_1" offset="0x44" width="32" description="The message register stores the next to be read message of the mailbox X">
    <bitfield id="MESSAGEVALUEMB" width="32" begin="31" end="0" resetval="0x00000000" description="Message in Mailbox" range="" rwaccess="RW"/>
  </register>
  <register id="MAILBOX_FIFOSTATUS_m_0" acronym="MAILBOX_FIFOSTATUS_m_0" offset="0x80" width="32" description="The FIFO status register has the status related to the mailbox internal FIFO">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x00000000" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="FIFOFULLMB" width="1" begin="0" end="0" resetval="0" description="Full flag for Mailbox" range="" rwaccess="R"/>
  </register>
  <register id="MAILBOX_FIFOSTATUS_m_1" acronym="MAILBOX_FIFOSTATUS_m_1" offset="0x84" width="32" description="The FIFO status register has the status related to the mailbox internal FIFO">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x00000000" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="FIFOFULLMB" width="1" begin="0" end="0" resetval="0" description="Full flag for Mailbox" range="" rwaccess="R"/>
  </register>
  <register id="MAILBOX_MSGSTATUS_m_0" acronym="MAILBOX_MSGSTATUS_m_0" offset="0xC0" width="32" description="The message status register has the status of the messages in the mailbox">
    <bitfield id="Reserved" width="29" begin="31" end="3" resetval="0x0000000" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="NBOFMSGMB" width="3" begin="2" end="0" resetval="0x00" description="Number of Messages in MailboxNote: Limited to four messages per mailbox." range="" rwaccess="R"/>
  </register>
  <register id="MAILBOX_MSGSTATUS_m_1" acronym="MAILBOX_MSGSTATUS_m_1" offset="0xC4" width="32" description="The message status register has the status of the messages in the mailbox">
    <bitfield id="Reserved" width="29" begin="31" end="3" resetval="0x0000000" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="NBOFMSGMB" width="3" begin="2" end="0" resetval="0x00" description="Number of Messages in MailboxNote: Limited to four messages per mailbox." range="" rwaccess="R"/>
  </register>
  <register id="MAILBOX_IRQSTATUS_u_0" acronym="MAILBOX_IRQSTATUS_u_0" offset="0x100" width="32" description="The interrupt status register has the status for each event that may be responsible for the generation of an interrupt to the corresponding user - write 1 to a given bit resets this bit">
    <bitfield id="Reserved" width="28" begin="31" end="4" resetval="0x0000000" description="Write 0s for future compatibility Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="NOTFULLSTATUSUUMB1" width="1" begin="3" end="3" resetval="0" description="NotFull Status bit for User u, Mailbox 1" range="" rwaccess="RW"/>
    <bitfield id="NEWMSGSTATUSUUMB1" width="1" begin="2" end="2" resetval="0" description="NewMessage Status bit for User u, Mailbox 1" range="" rwaccess="RW"/>
    <bitfield id="NOTFULLSTATUSUUMB0" width="1" begin="1" end="1" resetval="0" description="NotFull Status bit for User u, Mailbox 0" range="" rwaccess="RW"/>
    <bitfield id="NEWMSGSTATUSUUMB0" width="1" begin="0" end="0" resetval="0" description="NewMessage Status bit for User u, Mailbox 0" range="" rwaccess="RW"/>
  </register>
  <register id="MAILBOX_IRQSTATUS_u_1" acronym="MAILBOX_IRQSTATUS_u_1" offset="0x108" width="32" description="The interrupt status register has the status for each event that may be responsible for the generation of an interrupt to the corresponding user - write 1 to a given bit resets this bit">
    <bitfield id="Reserved" width="28" begin="31" end="4" resetval="0x0000000" description="Write 0s for future compatibility Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="NOTFULLSTATUSUUMB1" width="1" begin="3" end="3" resetval="0" description="NotFull Status bit for User u, Mailbox 1" range="" rwaccess="RW"/>
    <bitfield id="NEWMSGSTATUSUUMB1" width="1" begin="2" end="2" resetval="0" description="NewMessage Status bit for User u, Mailbox 1" range="" rwaccess="RW"/>
    <bitfield id="NOTFULLSTATUSUUMB0" width="1" begin="1" end="1" resetval="0" description="NotFull Status bit for User u, Mailbox 0" range="" rwaccess="RW"/>
    <bitfield id="NEWMSGSTATUSUUMB0" width="1" begin="0" end="0" resetval="0" description="NewMessage Status bit for User u, Mailbox 0" range="" rwaccess="RW"/>
  </register>
  <register id="MAILBOX_IRQENABLE_u_0" acronym="MAILBOX_IRQENABLE_u_0" offset="0x104" width="32" description="The interrupt enable register enables to mask/unmask the module internal source of interrupt to the corresponding user">
    <bitfield id="Reserved" width="28" begin="31" end="4" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="NOTFULLENABLEUUMB1" width="1" begin="3" end="3" resetval="0" description="NotFull Enable bit for User u, Mailbox 1" range="" rwaccess="RW"/>
    <bitfield id="NEWMSGENABLEUUMB1" width="1" begin="2" end="2" resetval="0" description="NewMessage Enable bit for User u, Mailbox 1" range="" rwaccess="RW"/>
    <bitfield id="NOTFULLENABLEUUMB0" width="1" begin="1" end="1" resetval="0" description="NotFull Enable bit for User u, Mailbox 0" range="" rwaccess="RW"/>
    <bitfield id="NEWMSGENABLEUUMB0" width="1" begin="0" end="0" resetval="0" description="NewMessage Enable bit for User u, Mailbox 0" range="" rwaccess="RW"/>
  </register>
  <register id="MAILBOX_IRQENABLE_u_1" acronym="MAILBOX_IRQENABLE_u_1" offset="0x10C" width="32" description="The interrupt enable register enables to mask/unmask the module internal source of interrupt to the corresponding user">
    <bitfield id="Reserved" width="28" begin="31" end="4" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="NOTFULLENABLEUUMB1" width="1" begin="3" end="3" resetval="0" description="NotFull Enable bit for User u, Mailbox 1" range="" rwaccess="RW"/>
    <bitfield id="NEWMSGENABLEUUMB1" width="1" begin="2" end="2" resetval="0" description="NewMessage Enable bit for User u, Mailbox 1" range="" rwaccess="RW"/>
    <bitfield id="NOTFULLENABLEUUMB0" width="1" begin="1" end="1" resetval="0" description="NotFull Enable bit for User u, Mailbox 0" range="" rwaccess="RW"/>
    <bitfield id="NEWMSGENABLEUUMB0" width="1" begin="0" end="0" resetval="0" description="NewMessage Enable bit for User u, Mailbox 0" range="" rwaccess="RW"/>
  </register>
</module>
