Warning (10268): Verilog HDL information at board.sv(70): always construct contains both blocking and non-blocking assignments File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/board.sv Line: 70
Warning (10268): Verilog HDL information at random_col_generator.sv(18): always construct contains both blocking and non-blocking assignments File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/random_col_generator.sv Line: 18
Warning (10268): Verilog HDL information at insertar_ficha.sv(10): always construct contains both blocking and non-blocking assignments File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/insertar_ficha.sv Line: 10
