###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID srge02.ecn.purdue.edu)
#  Generated on:      Tue Apr 26 17:41:11 2011
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: MET Setup Check with Pin U_0/U_1/\CompData2_reg[11] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[11] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.093
+ Phase Shift                  84.000
= Required Time                82.907
- Arrival Time                  7.667
= Slack Time                   75.240
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |  -0.000 |   75.240 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.240 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.240 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.240 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.240 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   75.980 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   76.606 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   77.088 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   77.523 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   77.807 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.116 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   78.795 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.180 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   79.252 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.006 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   80.546 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   81.151 | 
     | U_0/U_1/FE_OFC1240_n3      | A v -> Y v   | BUFX4    | 0.981 | 1.182 |   7.092 |   82.332 | 
     | U_0/U_1/U135               | B v -> Y ^   | NAND2X1  | 0.291 | 0.398 |   7.490 |   82.730 | 
     | U_0/U_1/U134               | C ^ -> Y v   | OAI21X1  | 0.306 | 0.176 |   7.666 |   82.906 | 
     | U_0/U_1/\CompData2_reg[11] | D v          | DFFPOSX1 | 0.306 | 0.001 |   7.667 |   82.907 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -75.240 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.240 | 
     | CLK__L2_I2                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.240 | 
     | CLK__L3_I5                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.240 | 
     | CLK__L4_I25                | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.240 | 
     | U_0/U_1/\CompData2_reg[11] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -75.240 | 
     +-----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U_0/U_1/\CompData2_reg[55] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[55] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.385
+ Phase Shift                  84.000
= Required Time                82.615
- Arrival Time                  7.307
= Slack Time                   75.308
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |   0.000 |   75.308 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.308 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.308 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.308 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.308 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.049 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   76.674 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.849 |   77.157 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.284 |   77.592 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.568 |   77.876 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.184 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   78.863 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.248 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   79.321 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.074 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   80.614 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   81.219 | 
     | U_0/U_1/FE_OFC1239_n3      | A v -> Y v   | BUFX4    | 0.748 | 0.851 |   6.762 |   82.070 | 
     | U_0/U_1/U267               | B v -> Y ^   | NAND2X1  | 0.230 | 0.327 |   7.089 |   82.397 | 
     | U_0/U_1/U266               | C ^ -> Y v   | OAI21X1  | 0.357 | 0.214 |   7.303 |   82.612 | 
     | U_0/U_1/\CompData2_reg[55] | D v          | DFFPOSX1 | 0.357 | 0.003 |   7.307 |   82.615 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -75.308 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.308 | 
     | CLK__L2_I1                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.308 | 
     | CLK__L3_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.308 | 
     | CLK__L4_I1                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.308 | 
     | U_0/U_1/\CompData2_reg[55] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -75.308 | 
     +-----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U_0/U_1/\CompData2_reg[43] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[43] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.939
+ Phase Shift                  84.000
= Required Time                83.061
- Arrival Time                  7.723
= Slack Time                   75.338
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |   0.000 |   75.338 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.338 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.338 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.338 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.338 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.079 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   76.705 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   77.187 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   77.622 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   77.906 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.215 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   78.894 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.278 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   79.351 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.104 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   80.644 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   81.249 | 
     | U_0/U_1/FE_OFC1240_n3      | A v -> Y v   | BUFX4    | 0.981 | 1.182 |   7.092 |   82.431 | 
     | U_0/U_1/U231               | B v -> Y ^   | NAND2X1  | 0.315 | 0.465 |   7.558 |   82.896 | 
     | U_0/U_1/U230               | C ^ -> Y v   | OAI21X1  | 0.279 | 0.164 |   7.722 |   83.060 | 
     | U_0/U_1/\CompData2_reg[43] | D v          | DFFPOSX1 | 0.279 | 0.001 |   7.723 |   83.061 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -75.338 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.338 | 
     | CLK__L2_I2                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.338 | 
     | CLK__L3_I5                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.338 | 
     | CLK__L4_I25                | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.338 | 
     | U_0/U_1/\CompData2_reg[43] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -75.338 | 
     +-----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U_0/U_1/\CompData2_reg[23] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[23] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.235
+ Phase Shift                  84.000
= Required Time                82.765
- Arrival Time                  7.282
= Slack Time                   75.484
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |   0.000 |   75.484 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.484 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.484 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.484 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.484 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.224 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   76.850 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.849 |   77.332 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.284 |   77.767 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.568 |   78.051 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.360 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.039 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.423 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   79.496 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.250 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   80.789 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   81.394 | 
     | U_0/U_1/FE_OFC1239_n3      | A v -> Y v   | BUFX4    | 0.748 | 0.851 |   6.762 |   82.245 | 
     | U_0/U_1/U171               | B v -> Y ^   | NAND2X1  | 0.232 | 0.329 |   7.091 |   82.574 | 
     | U_0/U_1/U170               | C ^ -> Y v   | OAI21X1  | 0.331 | 0.189 |   7.280 |   82.764 | 
     | U_0/U_1/\CompData2_reg[23] | D v          | DFFPOSX1 | 0.331 | 0.002 |   7.282 |   82.765 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -75.484 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.484 | 
     | CLK__L2_I1                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.484 | 
     | CLK__L3_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.484 | 
     | CLK__L4_I1                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.484 | 
     | U_0/U_1/\CompData2_reg[23] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -75.484 | 
     +-----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U_0/U_1/\CompData2_reg[28] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[28] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.196
+ Phase Shift                  84.000
= Required Time                82.804
- Arrival Time                  7.282
= Slack Time                   75.523
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |  -0.000 |   75.523 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.523 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.523 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.523 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.523 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.263 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   76.889 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   77.371 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   77.806 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.090 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.399 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.078 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.462 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   79.535 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.289 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   80.828 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   81.433 | 
     | U_0/U_1/FE_OFC1239_n3      | A v -> Y v   | BUFX4    | 0.748 | 0.851 |   6.762 |   82.284 | 
     | U_0/U_1/U186               | B v -> Y ^   | NAND2X1  | 0.244 | 0.311 |   7.073 |   82.595 | 
     | U_0/U_1/U185               | C ^ -> Y v   | OAI21X1  | 0.324 | 0.207 |   7.280 |   82.803 | 
     | U_0/U_1/\CompData2_reg[28] | D v          | DFFPOSX1 | 0.324 | 0.002 |   7.282 |   82.804 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -75.523 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.523 | 
     | CLK__L2_I1                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.523 | 
     | CLK__L3_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.523 | 
     | CLK__L4_I2                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.523 | 
     | U_0/U_1/\CompData2_reg[28] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -75.523 | 
     +-----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U_0/U_1/\CompData2_reg[42] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[42] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.838
+ Phase Shift                  84.000
= Required Time                83.162
- Arrival Time                  7.594
= Slack Time                   75.568
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |   0.000 |   75.568 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.568 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.568 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.568 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.568 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.308 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   76.934 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   77.416 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   77.851 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.135 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.444 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.123 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.508 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   79.580 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.334 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   80.874 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   81.479 | 
     | U_0/U_1/FE_OFC1240_n3      | A v -> Y v   | BUFX4    | 0.981 | 1.182 |   7.093 |   82.660 | 
     | U_0/U_1/U228               | B v -> Y ^   | NAND2X1  | 0.269 | 0.371 |   7.463 |   83.031 | 
     | U_0/U_1/U227               | C ^ -> Y v   | OAI21X1  | 0.262 | 0.130 |   7.593 |   83.161 | 
     | U_0/U_1/\CompData2_reg[42] | D v          | DFFPOSX1 | 0.262 | 0.001 |   7.594 |   83.162 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -75.568 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.568 | 
     | CLK__L2_I2                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.568 | 
     | CLK__L3_I5                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.568 | 
     | CLK__L4_I25                | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.568 | 
     | U_0/U_1/\CompData2_reg[42] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -75.568 | 
     +-----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U_0/U_1/\CompData2_reg[45] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[45] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.763
+ Phase Shift                  84.000
= Required Time                83.237
- Arrival Time                  7.667
= Slack Time                   75.570
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |  -0.000 |   75.570 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.570 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.570 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.570 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.570 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.311 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   76.936 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   77.419 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   77.854 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.138 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.446 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.125 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.510 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   79.583 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.336 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   80.876 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   81.481 | 
     | U_0/U_1/FE_OFC1240_n3      | A v -> Y v   | BUFX4    | 0.981 | 1.182 |   7.092 |   82.663 | 
     | U_0/U_1/U237               | B v -> Y ^   | NAND2X1  | 0.297 | 0.444 |   7.536 |   83.106 | 
     | U_0/U_1/U236               | C ^ -> Y v   | OAI21X1  | 0.249 | 0.130 |   7.666 |   83.236 | 
     | U_0/U_1/\CompData2_reg[45] | D v          | DFFPOSX1 | 0.249 | 0.001 |   7.667 |   83.237 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -75.570 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.570 | 
     | CLK__L2_I2                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.570 | 
     | CLK__L3_I5                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.570 | 
     | CLK__L4_I25                | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.570 | 
     | U_0/U_1/\CompData2_reg[45] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -75.570 | 
     +-----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U_0/U_1/\CompData2_reg[7] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[7] /D (v) checked with  leading edge of 'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q (v) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.742
+ Phase Shift                  84.000
= Required Time                83.258
- Arrival Time                  7.649
= Slack Time                   75.610
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | CLK ^        |          | 0.000 |       |   0.000 |   75.609 | 
     | CLK__L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.609 | 
     | CLK__L2_I2                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.609 | 
     | CLK__L3_I4                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.609 | 
     | CLK__L4_I20               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.609 | 
     | U_0/U_1/\compileCT_reg[1] | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.350 | 
     | U_0/U_1/U346              | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   76.976 | 
     | U_0/U_1/U345              | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   77.458 | 
     | U_0/U_1/U311              | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   77.893 | 
     | U_0/U_1/U296              | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.177 | 
     | U_0/U_1/U295              | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.486 | 
     | U_0/U_1/U294              | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.165 | 
     | U_0/U_1/U293              | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.549 | 
     | U_0/U_1/U292              | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   79.622 | 
     | U_0/U_1/FE_OFC1241_n39    | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.376 | 
     | U_0/U_1/U3                | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   80.915 | 
     | U_0/U_1/U5                | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   81.520 | 
     | U_0/U_1/FE_OFC1240_n3     | A v -> Y v   | BUFX4    | 0.981 | 1.182 |   7.092 |   82.702 | 
     | U_0/U_1/U123              | B v -> Y ^   | NAND2X1  | 0.272 | 0.431 |   7.523 |   83.133 | 
     | U_0/U_1/U122              | C ^ -> Y v   | OAI21X1  | 0.245 | 0.125 |   7.648 |   83.257 | 
     | U_0/U_1/\CompData2_reg[7] | D v          | DFFPOSX1 | 0.245 | 0.001 |   7.649 |   83.258 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | CLK ^      |          | 0.000 |       |   0.000 |  -75.610 | 
     | CLK__L1_I0                | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.610 | 
     | CLK__L2_I2                | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.610 | 
     | CLK__L3_I5                | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.610 | 
     | CLK__L4_I22               | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.610 | 
     | U_0/U_1/\CompData2_reg[7] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -75.610 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U_0/U_1/\CompData2_reg[10] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[10] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.813
+ Phase Shift                  84.000
= Required Time                83.187
- Arrival Time                  7.566
= Slack Time                   75.621
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |  -0.000 |   75.621 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.621 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.621 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.621 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.621 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.362 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   76.988 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   77.470 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   77.905 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.189 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.497 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.177 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.561 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   79.634 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.387 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   80.927 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   81.532 | 
     | U_0/U_1/FE_OFC1240_n3      | A v -> Y v   | BUFX4    | 0.981 | 1.182 |   7.092 |   82.714 | 
     | U_0/U_1/U132               | B v -> Y ^   | NAND2X1  | 0.267 | 0.347 |   7.440 |   83.061 | 
     | U_0/U_1/U131               | C ^ -> Y v   | OAI21X1  | 0.257 | 0.126 |   7.565 |   83.187 | 
     | U_0/U_1/\CompData2_reg[10] | D v          | DFFPOSX1 | 0.257 | 0.001 |   7.566 |   83.187 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -75.621 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.621 | 
     | CLK__L2_I1                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.621 | 
     | CLK__L3_I3                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.621 | 
     | CLK__L4_I15                | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.621 | 
     | U_0/U_1/\CompData2_reg[10] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -75.621 | 
     +-----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U_0/U_1/\CompData2_reg[38] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[38] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.736
+ Phase Shift                  84.000
= Required Time                83.264
- Arrival Time                  7.642
= Slack Time                   75.622
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |  -0.000 |   75.622 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.622 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.622 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.622 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.622 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.362 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   76.988 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   77.470 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   77.905 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.189 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.498 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.177 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.562 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   79.634 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.388 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   80.928 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   81.533 | 
     | U_0/U_1/FE_OFC1240_n3      | A v -> Y v   | BUFX4    | 0.981 | 1.182 |   7.092 |   82.714 | 
     | U_0/U_1/U216               | B v -> Y ^   | NAND2X1  | 0.269 | 0.425 |   7.518 |   83.140 | 
     | U_0/U_1/U215               | C ^ -> Y v   | OAI21X1  | 0.244 | 0.124 |   7.642 |   83.263 | 
     | U_0/U_1/\CompData2_reg[38] | D v          | DFFPOSX1 | 0.244 | 0.001 |   7.642 |   83.264 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -75.622 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.622 | 
     | CLK__L2_I2                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.622 | 
     | CLK__L3_I5                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.622 | 
     | CLK__L4_I22                | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.622 | 
     | U_0/U_1/\CompData2_reg[38] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -75.622 | 
     +-----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U_0/U_1/\CompData2_reg[12] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[12] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.655
+ Phase Shift                  84.000
= Required Time                83.345
- Arrival Time                  7.677
= Slack Time                   75.668
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |  -0.000 |   75.668 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.668 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.668 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.668 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.668 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.409 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.034 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   77.517 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   77.952 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.236 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.544 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.223 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.608 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   79.681 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.434 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   80.974 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   81.579 | 
     | U_0/U_1/FE_OFC1240_n3      | A v -> Y v   | BUFX4    | 0.981 | 1.182 |   7.092 |   82.761 | 
     | U_0/U_1/U138               | B v -> Y ^   | NAND2X1  | 0.307 | 0.465 |   7.557 |   83.225 | 
     | U_0/U_1/U137               | C ^ -> Y v   | OAI21X1  | 0.229 | 0.120 |   7.677 |   83.345 | 
     | U_0/U_1/\CompData2_reg[12] | D v          | DFFPOSX1 | 0.229 | 0.001 |   7.677 |   83.345 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -75.668 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.668 | 
     | CLK__L2_I2                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.668 | 
     | CLK__L3_I5                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.668 | 
     | CLK__L4_I23                | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.668 | 
     | U_0/U_1/\CompData2_reg[12] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -75.668 | 
     +-----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U_0/U_1/\CompData2_reg[41] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[41] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.752
+ Phase Shift                  84.000
= Required Time                83.248
- Arrival Time                  7.577
= Slack Time                   75.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |   0.000 |   75.671 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.671 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.671 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.671 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.671 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.412 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.037 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   77.519 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   77.954 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.238 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.547 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.226 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.611 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   79.684 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.437 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   80.977 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   81.582 | 
     | U_0/U_1/FE_OFC1240_n3      | A v -> Y v   | BUFX4    | 0.981 | 1.182 |   7.092 |   82.763 | 
     | U_0/U_1/U225               | B v -> Y ^   | NAND2X1  | 0.269 | 0.370 |   7.463 |   83.134 | 
     | U_0/U_1/U224               | C ^ -> Y v   | OAI21X1  | 0.247 | 0.114 |   7.577 |   83.248 | 
     | U_0/U_1/\CompData2_reg[41] | D v          | DFFPOSX1 | 0.247 | 0.001 |   7.577 |   83.248 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -75.671 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.671 | 
     | CLK__L2_I1                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.671 | 
     | CLK__L3_I3                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.671 | 
     | CLK__L4_I15                | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.671 | 
     | U_0/U_1/\CompData2_reg[41] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -75.671 | 
     +-----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U_0/U_1/\CompData2_reg[9] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[9] /D (v) checked with  leading edge of 'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q (v) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.761
+ Phase Shift                  84.000
= Required Time                83.239
- Arrival Time                  7.551
= Slack Time                   75.688
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | CLK ^        |          | 0.000 |       |   0.000 |   75.688 | 
     | CLK__L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.688 | 
     | CLK__L2_I2                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.688 | 
     | CLK__L3_I4                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.688 | 
     | CLK__L4_I20               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.688 | 
     | U_0/U_1/\compileCT_reg[1] | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.429 | 
     | U_0/U_1/U346              | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.054 | 
     | U_0/U_1/U345              | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   77.537 | 
     | U_0/U_1/U311              | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   77.972 | 
     | U_0/U_1/U296              | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.256 | 
     | U_0/U_1/U295              | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.564 | 
     | U_0/U_1/U294              | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.243 | 
     | U_0/U_1/U293              | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.628 | 
     | U_0/U_1/U292              | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   79.701 | 
     | U_0/U_1/FE_OFC1241_n39    | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.454 | 
     | U_0/U_1/U3                | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   80.994 | 
     | U_0/U_1/U5                | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   81.599 | 
     | U_0/U_1/FE_OFC1240_n3     | A v -> Y v   | BUFX4    | 0.981 | 1.182 |   7.093 |   82.781 | 
     | U_0/U_1/U129              | B v -> Y ^   | NAND2X1  | 0.268 | 0.342 |   7.435 |   83.123 | 
     | U_0/U_1/U128              | C ^ -> Y v   | OAI21X1  | 0.248 | 0.115 |   7.550 |   83.239 | 
     | U_0/U_1/\CompData2_reg[9] | D v          | DFFPOSX1 | 0.248 | 0.001 |   7.551 |   83.239 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | CLK ^      |          | 0.000 |       |   0.000 |  -75.688 | 
     | CLK__L1_I0                | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.688 | 
     | CLK__L2_I1                | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.688 | 
     | CLK__L3_I3                | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.688 | 
     | CLK__L4_I15               | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.688 | 
     | U_0/U_1/\CompData2_reg[9] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -75.688 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U_0/U_1/\CompData2_reg[30] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[30] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.007
+ Phase Shift                  84.000
= Required Time                82.993
- Arrival Time                  7.302
= Slack Time                   75.690
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |   0.000 |   75.690 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.690 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.690 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.690 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.690 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.431 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.056 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.849 |   77.539 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.284 |   77.974 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.568 |   78.258 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.566 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.245 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.630 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   79.703 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.456 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   80.996 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   81.601 | 
     | U_0/U_1/FE_OFC1239_n3      | A v -> Y v   | BUFX4    | 0.748 | 0.851 |   6.762 |   82.452 | 
     | U_0/U_1/U192               | B v -> Y ^   | NAND2X1  | 0.251 | 0.363 |   7.124 |   82.815 | 
     | U_0/U_1/U191               | C ^ -> Y v   | OAI21X1  | 0.291 | 0.177 |   7.301 |   82.992 | 
     | U_0/U_1/\CompData2_reg[30] | D v          | DFFPOSX1 | 0.291 | 0.001 |   7.302 |   82.993 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -75.690 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.690 | 
     | CLK__L2_I2                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.690 | 
     | CLK__L3_I4                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.690 | 
     | CLK__L4_I19                | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.690 | 
     | U_0/U_1/\CompData2_reg[30] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -75.690 | 
     +-----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U_0/U_1/\CompData2_reg[39] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[39] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.654
+ Phase Shift                  84.000
= Required Time                83.346
- Arrival Time                  7.632
= Slack Time                   75.714
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |  -0.000 |   75.714 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.714 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.714 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.714 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.714 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.455 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.080 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   77.562 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   77.997 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.281 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.590 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.269 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.654 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   79.727 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.480 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   81.020 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   81.625 | 
     | U_0/U_1/FE_OFC1240_n3      | A v -> Y v   | BUFX4    | 0.981 | 1.182 |   7.092 |   82.807 | 
     | U_0/U_1/U219               | B v -> Y ^   | NAND2X1  | 0.272 | 0.432 |   7.524 |   83.238 | 
     | U_0/U_1/U218               | C ^ -> Y v   | OAI21X1  | 0.229 | 0.108 |   7.632 |   83.346 | 
     | U_0/U_1/\CompData2_reg[39] | D v          | DFFPOSX1 | 0.229 | 0.000 |   7.632 |   83.346 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -75.714 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.714 | 
     | CLK__L2_I2                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.714 | 
     | CLK__L3_I5                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.714 | 
     | CLK__L4_I22                | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.714 | 
     | U_0/U_1/\CompData2_reg[39] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -75.714 | 
     +-----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U_0/U_1/\CompData2_reg[35] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[35] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.717
+ Phase Shift                  84.000
= Required Time                83.283
- Arrival Time                  7.563
= Slack Time                   75.720
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |  -0.000 |   75.720 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.720 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.720 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.720 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.720 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.460 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.086 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   77.568 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   78.003 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.287 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.596 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.275 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.660 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   79.733 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.486 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   81.026 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   81.631 | 
     | U_0/U_1/FE_OFC1240_n3      | A v -> Y v   | BUFX4    | 0.981 | 1.182 |   7.092 |   82.812 | 
     | U_0/U_1/U207               | B v -> Y ^   | NAND2X1  | 0.278 | 0.362 |   7.454 |   83.174 | 
     | U_0/U_1/U206               | C ^ -> Y v   | OAI21X1  | 0.240 | 0.108 |   7.563 |   83.283 | 
     | U_0/U_1/\CompData2_reg[35] | D v          | DFFPOSX1 | 0.240 | 0.001 |   7.563 |   83.283 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -75.720 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.720 | 
     | CLK__L2_I1                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.720 | 
     | CLK__L3_I3                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.720 | 
     | CLK__L4_I15                | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.720 | 
     | U_0/U_1/\CompData2_reg[35] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -75.720 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U_0/U_1/\CompData2_reg[15] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[15] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.629
+ Phase Shift                  84.000
= Required Time                83.371
- Arrival Time                  7.639
= Slack Time                   75.732
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |  -0.000 |   75.732 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.732 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.732 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.732 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.732 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.473 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.098 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   77.581 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   78.016 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.300 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.608 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.287 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.672 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   79.745 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.498 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   81.038 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   81.643 | 
     | U_0/U_1/FE_OFC1240_n3      | A v -> Y v   | BUFX4    | 0.981 | 1.182 |   7.092 |   82.825 | 
     | U_0/U_1/U147               | B v -> Y ^   | NAND2X1  | 0.310 | 0.445 |   7.538 |   83.270 | 
     | U_0/U_1/U146               | C ^ -> Y v   | OAI21X1  | 0.225 | 0.101 |   7.639 |   83.371 | 
     | U_0/U_1/\CompData2_reg[15] | D v          | DFFPOSX1 | 0.225 | 0.000 |   7.639 |   83.371 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -75.732 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.732 | 
     | CLK__L2_I2                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.732 | 
     | CLK__L3_I5                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.732 | 
     | CLK__L4_I22                | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.732 | 
     | U_0/U_1/\CompData2_reg[15] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -75.732 | 
     +-----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U_0/U_1/\CompData2_reg[6] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[6] /D (v) checked with  leading edge of 'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q (v) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.637
+ Phase Shift                  84.000
= Required Time                83.363
- Arrival Time                  7.613
= Slack Time                   75.750
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | CLK ^        |          | 0.000 |       |   0.000 |   75.750 | 
     | CLK__L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.750 | 
     | CLK__L2_I2                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.750 | 
     | CLK__L3_I4                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.750 | 
     | CLK__L4_I20               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.750 | 
     | U_0/U_1/\compileCT_reg[1] | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.491 | 
     | U_0/U_1/U346              | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.116 | 
     | U_0/U_1/U345              | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.849 |   77.599 | 
     | U_0/U_1/U311              | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.284 |   78.034 | 
     | U_0/U_1/U296              | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.568 |   78.318 | 
     | U_0/U_1/U295              | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.626 | 
     | U_0/U_1/U294              | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.305 | 
     | U_0/U_1/U293              | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.690 | 
     | U_0/U_1/U292              | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   79.763 | 
     | U_0/U_1/FE_OFC1241_n39    | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.516 | 
     | U_0/U_1/U3                | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   81.056 | 
     | U_0/U_1/U5                | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   81.661 | 
     | U_0/U_1/FE_OFC1240_n3     | A v -> Y v   | BUFX4    | 0.981 | 1.182 |   7.093 |   82.843 | 
     | U_0/U_1/U120              | B v -> Y ^   | NAND2X1  | 0.260 | 0.415 |   7.508 |   83.258 | 
     | U_0/U_1/U119              | C ^ -> Y v   | OAI21X1  | 0.226 | 0.105 |   7.613 |   83.363 | 
     | U_0/U_1/\CompData2_reg[6] | D v          | DFFPOSX1 | 0.226 | 0.000 |   7.613 |   83.363 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | CLK ^      |          | 0.000 |       |   0.000 |  -75.750 | 
     | CLK__L1_I0                | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.750 | 
     | CLK__L2_I2                | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.750 | 
     | CLK__L3_I5                | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.750 | 
     | CLK__L4_I22               | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.750 | 
     | U_0/U_1/\CompData2_reg[6] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -75.750 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U_0/U_1/\CompData2_reg[44] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[44] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.640
+ Phase Shift                  84.000
= Required Time                83.360
- Arrival Time                  7.606
= Slack Time                   75.754
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |   0.000 |   75.754 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.754 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.754 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.754 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.754 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.495 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.120 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.849 |   77.603 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.284 |   78.038 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.568 |   78.322 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.630 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.309 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.694 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   79.767 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.520 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   81.060 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   81.665 | 
     | U_0/U_1/FE_OFC1240_n3      | A v -> Y v   | BUFX4    | 0.981 | 1.182 |   7.093 |   82.847 | 
     | U_0/U_1/U234               | B v -> Y ^   | NAND2X1  | 0.263 | 0.408 |   7.501 |   83.255 | 
     | U_0/U_1/U233               | C ^ -> Y v   | OAI21X1  | 0.227 | 0.105 |   7.606 |   83.360 | 
     | U_0/U_1/\CompData2_reg[44] | D v          | DFFPOSX1 | 0.227 | 0.000 |   7.606 |   83.360 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -75.754 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.754 | 
     | CLK__L2_I2                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.754 | 
     | CLK__L3_I5                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.754 | 
     | CLK__L4_I22                | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.754 | 
     | U_0/U_1/\CompData2_reg[44] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -75.754 | 
     +-----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U_0/U_1/\CompData2_reg[47] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[47] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.644
+ Phase Shift                  84.000
= Required Time                83.356
- Arrival Time                  7.584
= Slack Time                   75.772
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |   0.000 |   75.772 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.772 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.772 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.772 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.772 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.513 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.138 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   77.621 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   78.056 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.340 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.648 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.327 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.712 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   79.785 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.538 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   81.078 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   81.683 | 
     | U_0/U_1/FE_OFC1240_n3      | A v -> Y v   | BUFX4    | 0.981 | 1.182 |   7.093 |   82.865 | 
     | U_0/U_1/U243               | B v -> Y ^   | NAND2X1  | 0.275 | 0.395 |   7.487 |   83.259 | 
     | U_0/U_1/U242               | C ^ -> Y v   | OAI21X1  | 0.228 | 0.097 |   7.584 |   83.356 | 
     | U_0/U_1/\CompData2_reg[47] | D v          | DFFPOSX1 | 0.228 | 0.000 |   7.584 |   83.356 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -75.772 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.772 | 
     | CLK__L2_I1                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.772 | 
     | CLK__L3_I3                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.772 | 
     | CLK__L4_I15                | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.772 | 
     | U_0/U_1/\CompData2_reg[47] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -75.772 | 
     +-----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U_0/U_1/\CompData2_reg[3] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[3] /D (v) checked with  leading edge of 'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q (v) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.676
+ Phase Shift                  84.000
= Required Time                83.324
- Arrival Time                  7.542
= Slack Time                   75.782
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | CLK ^        |          | 0.000 |       |   0.000 |   75.782 | 
     | CLK__L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.782 | 
     | CLK__L2_I2                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.782 | 
     | CLK__L3_I4                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.782 | 
     | CLK__L4_I20               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.782 | 
     | U_0/U_1/\compileCT_reg[1] | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.523 | 
     | U_0/U_1/U346              | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.148 | 
     | U_0/U_1/U345              | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.849 |   77.631 | 
     | U_0/U_1/U311              | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.284 |   78.065 | 
     | U_0/U_1/U296              | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.568 |   78.350 | 
     | U_0/U_1/U295              | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.658 | 
     | U_0/U_1/U294              | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.337 | 
     | U_0/U_1/U293              | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.722 | 
     | U_0/U_1/U292              | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   79.795 | 
     | U_0/U_1/FE_OFC1241_n39    | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.548 | 
     | U_0/U_1/U3                | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   81.088 | 
     | U_0/U_1/U5                | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   81.693 | 
     | U_0/U_1/FE_OFC1240_n3     | A v -> Y v   | BUFX4    | 0.981 | 1.182 |   7.093 |   82.875 | 
     | U_0/U_1/U111              | B v -> Y ^   | NAND2X1  | 0.267 | 0.348 |   7.441 |   83.223 | 
     | U_0/U_1/U110              | C ^ -> Y v   | OAI21X1  | 0.233 | 0.101 |   7.542 |   83.324 | 
     | U_0/U_1/\CompData2_reg[3] | D v          | DFFPOSX1 | 0.233 | 0.000 |   7.542 |   83.324 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | CLK ^      |          | 0.000 |       |   0.000 |  -75.782 | 
     | CLK__L1_I0                | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.782 | 
     | CLK__L2_I1                | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.782 | 
     | CLK__L3_I3                | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.782 | 
     | CLK__L4_I15               | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.782 | 
     | U_0/U_1/\CompData2_reg[3] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -75.782 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U_0/U_1/\CompData2_reg[13] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[13] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.604
+ Phase Shift                  84.000
= Required Time                83.396
- Arrival Time                  7.590
= Slack Time                   75.806
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |   0.000 |   75.806 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.806 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.806 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.806 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.806 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.547 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.172 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.849 |   77.655 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.284 |   78.090 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.568 |   78.374 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.682 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.361 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.746 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   79.819 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.572 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   81.112 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   81.717 | 
     | U_0/U_1/FE_OFC1240_n3      | A v -> Y v   | BUFX4    | 0.981 | 1.182 |   7.093 |   82.899 | 
     | U_0/U_1/U141               | B v -> Y ^   | NAND2X1  | 0.261 | 0.400 |   7.492 |   83.299 | 
     | U_0/U_1/U140               | C ^ -> Y v   | OAI21X1  | 0.221 | 0.098 |   7.590 |   83.396 | 
     | U_0/U_1/\CompData2_reg[13] | D v          | DFFPOSX1 | 0.221 | 0.000 |   7.590 |   83.396 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -75.806 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.806 | 
     | CLK__L2_I2                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.806 | 
     | CLK__L3_I5                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.806 | 
     | CLK__L4_I25                | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.806 | 
     | U_0/U_1/\CompData2_reg[13] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -75.806 | 
     +-----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U_0/U_1/\CompData2_reg[19] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[19] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.853
+ Phase Shift                  84.000
= Required Time                83.147
- Arrival Time                  7.269
= Slack Time                   75.878
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |  -0.000 |   75.878 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.878 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.878 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.878 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   75.878 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.619 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.244 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   77.727 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   78.162 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.446 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.754 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.433 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.818 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   79.891 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.644 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   81.184 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   81.789 | 
     | U_0/U_1/FE_OFC1239_n3      | A v -> Y v   | BUFX4    | 0.748 | 0.851 |   6.762 |   82.640 | 
     | U_0/U_1/U159               | B v -> Y ^   | NAND2X1  | 0.254 | 0.367 |   7.129 |   83.007 | 
     | U_0/U_1/U158               | C ^ -> Y v   | OAI21X1  | 0.264 | 0.139 |   7.268 |   83.146 | 
     | U_0/U_1/\CompData2_reg[19] | D v          | DFFPOSX1 | 0.264 | 0.001 |   7.269 |   83.147 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -75.878 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.878 | 
     | CLK__L2_I1                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.878 | 
     | CLK__L3_I2                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.878 | 
     | CLK__L4_I9                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.878 | 
     | U_0/U_1/\CompData2_reg[19] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -75.878 | 
     +-----------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U_0/U_1/\CompData2_reg[27] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[27] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.788
+ Phase Shift                  84.000
= Required Time                83.212
- Arrival Time                  7.232
= Slack Time                   75.980
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |   0.000 |   75.980 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.980 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.980 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.980 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.980 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.720 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.346 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   77.828 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   78.263 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.547 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.856 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.535 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.920 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   79.993 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.746 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   81.286 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   81.891 | 
     | U_0/U_1/FE_OFC1239_n3      | A v -> Y v   | BUFX4    | 0.748 | 0.851 |   6.762 |   82.742 | 
     | U_0/U_1/U183               | B v -> Y ^   | NAND2X1  | 0.245 | 0.344 |   7.106 |   83.086 | 
     | U_0/U_1/U182               | C ^ -> Y v   | OAI21X1  | 0.253 | 0.125 |   7.231 |   83.211 | 
     | U_0/U_1/\CompData2_reg[27] | D v          | DFFPOSX1 | 0.253 | 0.001 |   7.232 |   83.212 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -75.980 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.980 | 
     | CLK__L2_I1                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.980 | 
     | CLK__L3_I2                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.980 | 
     | CLK__L4_I10                | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.980 | 
     | U_0/U_1/\CompData2_reg[27] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -75.980 | 
     +-----------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U_0/U_1/\cData5_reg[6] /CLK 
Endpoint:   U_0/U_1/\cData5_reg[6] /D    (v) checked with  leading edge of 'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q (v) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.488
+ Phase Shift                  84.000
= Required Time                82.512
- Arrival Time                  6.524
= Slack Time                   75.989
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | CLK ^        |          | 0.000 |       |   0.000 |   75.989 | 
     | CLK__L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.989 | 
     | CLK__L2_I2                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.989 | 
     | CLK__L3_I4                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   75.989 | 
     | CLK__L4_I20               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   75.989 | 
     | U_0/U_1/\compileCT_reg[1] | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.729 | 
     | U_0/U_1/U346              | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.355 | 
     | U_0/U_1/U345              | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.849 |   77.837 | 
     | U_0/U_1/U311              | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.284 |   78.272 | 
     | U_0/U_1/U296              | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.568 |   78.556 | 
     | U_0/U_1/U295              | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.865 | 
     | U_0/U_1/U294              | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.544 | 
     | U_0/U_1/U293              | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.929 | 
     | U_0/U_1/U292              | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   80.002 | 
     | U_0/U_1/FE_OFC1241_n39    | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.755 | 
     | U_0/U_1/U59               | A v -> Y ^   | NAND2X1  | 0.739 | 0.751 |   5.517 |   81.506 | 
     | U_0/U_1/FE_OFC1225_n63    | A ^ -> Y ^   | BUFX2    | 0.720 | 0.699 |   6.216 |   82.205 | 
     | U_0/U_1/U57               | C ^ -> Y v   | OAI22X1  | 0.375 | 0.306 |   6.523 |   82.511 | 
     | U_0/U_1/\cData5_reg[6]    | D v          | DFFPOSX1 | 0.375 | 0.001 |   6.524 |   82.512 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                        |            |          |       |       |  Time   |   Time   | 
     |------------------------+------------+----------+-------+-------+---------+----------| 
     |                        | CLK ^      |          | 0.000 |       |   0.000 |  -75.989 | 
     | CLK__L1_I0             | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.989 | 
     | CLK__L2_I1             | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.989 | 
     | CLK__L3_I2             | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -75.989 | 
     | CLK__L4_I10            | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -75.989 | 
     | U_0/U_1/\cData5_reg[6] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -75.989 | 
     +-------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U_0/U_1/\CompData2_reg[16] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[16] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.751
+ Phase Shift                  84.000
= Required Time                83.249
- Arrival Time                  7.246
= Slack Time                   76.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |   0.000 |   76.003 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.003 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.003 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.003 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.003 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.744 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.369 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   77.852 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   78.287 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.571 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.879 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.558 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.943 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   80.016 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.769 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   81.309 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   81.914 | 
     | U_0/U_1/FE_OFC1239_n3      | A v -> Y v   | BUFX4    | 0.748 | 0.851 |   6.762 |   82.765 | 
     | U_0/U_1/U150               | B v -> Y ^   | NAND2X1  | 0.254 | 0.364 |   7.125 |   83.129 | 
     | U_0/U_1/U149               | C ^ -> Y v   | OAI21X1  | 0.246 | 0.120 |   7.245 |   83.249 | 
     | U_0/U_1/\CompData2_reg[16] | D v          | DFFPOSX1 | 0.246 | 0.001 |   7.246 |   83.249 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -76.003 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.003 | 
     | CLK__L2_I1                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.003 | 
     | CLK__L3_I2                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.003 | 
     | CLK__L4_I9                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.003 | 
     | U_0/U_1/\CompData2_reg[16] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -76.003 | 
     +-----------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U_0/U_1/\CompData2_reg[20] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[20] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.335
+ Phase Shift                  84.000
= Required Time                82.665
- Arrival Time                  6.636
= Slack Time                   76.029
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |  -0.000 |   76.029 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.029 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.029 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.029 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.029 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.769 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.395 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   77.877 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   78.312 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.596 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.905 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.584 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   79.968 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   80.041 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.795 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   81.334 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   81.939 | 
     | U_0/U_1/U162               | B v -> Y ^   | NAND2X1  | 0.280 | 0.526 |   6.437 |   82.466 | 
     | U_0/U_1/U161               | C ^ -> Y v   | OAI21X1  | 0.349 | 0.197 |   6.634 |   82.663 | 
     | U_0/U_1/\CompData2_reg[20] | D v          | DFFPOSX1 | 0.349 | 0.002 |   6.636 |   82.665 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -76.029 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.029 | 
     | CLK__L2_I1                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.029 | 
     | CLK__L3_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.029 | 
     | CLK__L4_I0                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.029 | 
     | U_0/U_1/\CompData2_reg[20] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -76.029 | 
     +-----------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U_0/U_1/\cData5_reg[4] /CLK 
Endpoint:   U_0/U_1/\cData5_reg[4] /D    (v) checked with  leading edge of 'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q (v) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.467
+ Phase Shift                  84.000
= Required Time                82.533
- Arrival Time                  6.461
= Slack Time                   76.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | CLK ^        |          | 0.000 |       |   0.000 |   76.072 | 
     | CLK__L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.072 | 
     | CLK__L2_I2                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.072 | 
     | CLK__L3_I4                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.072 | 
     | CLK__L4_I20               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.072 | 
     | U_0/U_1/\compileCT_reg[1] | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.812 | 
     | U_0/U_1/U346              | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.438 | 
     | U_0/U_1/U345              | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.849 |   77.920 | 
     | U_0/U_1/U311              | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.284 |   78.355 | 
     | U_0/U_1/U296              | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.568 |   78.639 | 
     | U_0/U_1/U295              | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.948 | 
     | U_0/U_1/U294              | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.627 | 
     | U_0/U_1/U293              | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   80.012 | 
     | U_0/U_1/U292              | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   80.085 | 
     | U_0/U_1/FE_OFC1241_n39    | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.838 | 
     | U_0/U_1/U59               | A v -> Y ^   | NAND2X1  | 0.739 | 0.751 |   5.517 |   81.589 | 
     | U_0/U_1/FE_OFC1225_n63    | A ^ -> Y ^   | BUFX2    | 0.720 | 0.699 |   6.216 |   82.288 | 
     | U_0/U_1/U55               | C ^ -> Y v   | OAI22X1  | 0.372 | 0.244 |   6.460 |   82.532 | 
     | U_0/U_1/\cData5_reg[4]    | D v          | DFFPOSX1 | 0.372 | 0.001 |   6.461 |   82.533 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                        |            |          |       |       |  Time   |   Time   | 
     |------------------------+------------+----------+-------+-------+---------+----------| 
     |                        | CLK ^      |          | 0.000 |       |   0.000 |  -76.072 | 
     | CLK__L1_I0             | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.072 | 
     | CLK__L2_I1             | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.072 | 
     | CLK__L3_I0             | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.072 | 
     | CLK__L4_I2             | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.072 | 
     | U_0/U_1/\cData5_reg[4] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -76.072 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U_0/U_1/\CompData2_reg[51] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[51] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.676
+ Phase Shift                  84.000
= Required Time                83.324
- Arrival Time                  7.221
= Slack Time                   76.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |   0.000 |   76.103 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.103 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.103 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.103 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.103 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.843 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.469 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   77.951 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   78.386 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.670 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.979 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.658 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   80.043 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   80.115 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.869 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   81.409 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   82.014 | 
     | U_0/U_1/FE_OFC1239_n3      | A v -> Y v   | BUFX4    | 0.748 | 0.851 |   6.762 |   82.865 | 
     | U_0/U_1/U255               | B v -> Y ^   | NAND2X1  | 0.255 | 0.367 |   7.129 |   83.232 | 
     | U_0/U_1/U254               | C ^ -> Y v   | OAI21X1  | 0.233 | 0.092 |   7.221 |   83.324 | 
     | U_0/U_1/\CompData2_reg[51] | D v          | DFFPOSX1 | 0.233 | 0.000 |   7.221 |   83.324 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -76.103 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.103 | 
     | CLK__L2_I1                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.103 | 
     | CLK__L3_I2                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.103 | 
     | CLK__L4_I9                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.103 | 
     | U_0/U_1/\CompData2_reg[51] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -76.103 | 
     +-----------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U_0/U_1/\cData3_reg[1] /CLK 
Endpoint:   U_0/U_1/\cData3_reg[1] /D    (v) checked with  leading edge of 'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q (v) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.529
+ Phase Shift                  84.000
= Required Time                82.471
- Arrival Time                  6.349
= Slack Time                   76.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | CLK ^        |          | 0.000 |       |  -0.000 |   76.123 | 
     | CLK__L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.123 | 
     | CLK__L2_I2                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.123 | 
     | CLK__L3_I4                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.123 | 
     | CLK__L4_I20               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.123 | 
     | U_0/U_1/\compileCT_reg[1] | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.863 | 
     | U_0/U_1/U346              | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.489 | 
     | U_0/U_1/U345              | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   77.971 | 
     | U_0/U_1/U311              | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   78.406 | 
     | U_0/U_1/U296              | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.690 | 
     | U_0/U_1/U295              | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   78.999 | 
     | U_0/U_1/U294              | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.678 | 
     | U_0/U_1/U293              | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   80.063 | 
     | U_0/U_1/U292              | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   80.135 | 
     | U_0/U_1/FE_OFC1241_n39    | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.889 | 
     | U_0/U_1/U39               | A v -> Y ^   | NAND2X1  | 0.524 | 0.599 |   5.365 |   81.488 | 
     | U_0/U_1/FE_OFC1223_n42    | A ^ -> Y ^   | BUFX2    | 0.750 | 0.691 |   6.056 |   82.179 | 
     | U_0/U_1/U32               | C ^ -> Y v   | OAI22X1  | 0.383 | 0.291 |   6.348 |   82.470 | 
     | U_0/U_1/\cData3_reg[1]    | D v          | DFFPOSX1 | 0.383 | 0.001 |   6.349 |   82.471 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                        |            |          |       |       |  Time   |   Time   | 
     |------------------------+------------+----------+-------+-------+---------+----------| 
     |                        | CLK ^      |          | 0.000 |       |   0.000 |  -76.123 | 
     | CLK__L1_I0             | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.123 | 
     | CLK__L2_I2             | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.123 | 
     | CLK__L3_I5             | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.123 | 
     | CLK__L4_I25            | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.123 | 
     | U_0/U_1/\cData3_reg[1] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -76.123 | 
     +-------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U_0/U_1/\cData5_reg[3] /CLK 
Endpoint:   U_0/U_1/\cData5_reg[3] /D    (v) checked with  leading edge of 'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q (v) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.422
+ Phase Shift                  84.000
= Required Time                82.578
- Arrival Time                  6.454
= Slack Time                   76.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | CLK ^        |          | 0.000 |       |   0.000 |   76.124 | 
     | CLK__L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.124 | 
     | CLK__L2_I2                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.124 | 
     | CLK__L3_I4                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.124 | 
     | CLK__L4_I20               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.124 | 
     | U_0/U_1/\compileCT_reg[1] | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.865 | 
     | U_0/U_1/U346              | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.490 | 
     | U_0/U_1/U345              | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   77.973 | 
     | U_0/U_1/U311              | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   78.408 | 
     | U_0/U_1/U296              | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.692 | 
     | U_0/U_1/U295              | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   79.000 | 
     | U_0/U_1/U294              | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.679 | 
     | U_0/U_1/U293              | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   80.064 | 
     | U_0/U_1/U292              | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   80.137 | 
     | U_0/U_1/FE_OFC1241_n39    | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.890 | 
     | U_0/U_1/U59               | A v -> Y ^   | NAND2X1  | 0.739 | 0.751 |   5.517 |   81.642 | 
     | U_0/U_1/FE_OFC1225_n63    | A ^ -> Y ^   | BUFX2    | 0.720 | 0.699 |   6.216 |   82.340 | 
     | U_0/U_1/U54               | C ^ -> Y v   | OAI22X1  | 0.364 | 0.237 |   6.453 |   82.578 | 
     | U_0/U_1/\cData5_reg[3]    | D v          | DFFPOSX1 | 0.364 | 0.001 |   6.454 |   82.578 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                        |            |          |       |       |  Time   |   Time   | 
     |------------------------+------------+----------+-------+-------+---------+----------| 
     |                        | CLK ^      |          | 0.000 |       |   0.000 |  -76.124 | 
     | CLK__L1_I0             | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.124 | 
     | CLK__L2_I1             | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.124 | 
     | CLK__L3_I0             | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.124 | 
     | CLK__L4_I2             | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.124 | 
     | U_0/U_1/\cData5_reg[3] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -76.124 | 
     +-------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U_0/U_1/\CompData2_reg[26] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[26] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.667
+ Phase Shift                  84.000
= Required Time                83.333
- Arrival Time                  7.209
= Slack Time                   76.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |   0.000 |   76.124 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.124 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.124 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.124 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.124 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.865 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.491 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   77.973 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   78.408 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.692 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   79.000 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.680 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   80.064 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   80.137 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.890 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   81.430 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   82.035 | 
     | U_0/U_1/FE_OFC1239_n3      | A v -> Y v   | BUFX4    | 0.748 | 0.851 |   6.762 |   82.886 | 
     | U_0/U_1/U180               | B v -> Y ^   | NAND2X1  | 0.231 | 0.336 |   7.098 |   83.222 | 
     | U_0/U_1/U179               | C ^ -> Y v   | OAI21X1  | 0.232 | 0.110 |   7.208 |   83.332 | 
     | U_0/U_1/\CompData2_reg[26] | D v          | DFFPOSX1 | 0.232 | 0.001 |   7.209 |   83.333 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -76.124 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.124 | 
     | CLK__L2_I1                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.124 | 
     | CLK__L3_I2                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.124 | 
     | CLK__L4_I10                | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.124 | 
     | U_0/U_1/\CompData2_reg[26] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -76.124 | 
     +-----------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U_0/U_1/\CompData2_reg[60] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[60] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.654
+ Phase Shift                  84.000
= Required Time                83.346
- Arrival Time                  7.212
= Slack Time                   76.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |  -0.000 |   76.134 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.134 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.134 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.134 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.134 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.874 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.500 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   77.982 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   78.417 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.701 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   79.010 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.689 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   80.074 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   80.146 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.900 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   81.439 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   82.045 | 
     | U_0/U_1/FE_OFC1239_n3      | A v -> Y v   | BUFX4    | 0.748 | 0.851 |   6.762 |   82.896 | 
     | U_0/U_1/U282               | B v -> Y ^   | NAND2X1  | 0.239 | 0.334 |   7.096 |   83.230 | 
     | U_0/U_1/U281               | C ^ -> Y v   | OAI21X1  | 0.229 | 0.116 |   7.212 |   83.346 | 
     | U_0/U_1/\CompData2_reg[60] | D v          | DFFPOSX1 | 0.229 | 0.001 |   7.212 |   83.346 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -76.134 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.134 | 
     | CLK__L2_I1                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.134 | 
     | CLK__L3_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.134 | 
     | CLK__L4_I2                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.134 | 
     | U_0/U_1/\CompData2_reg[60] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -76.134 | 
     +-----------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U_0/U_1/\cData3_reg[5] /CLK 
Endpoint:   U_0/U_1/\cData3_reg[5] /D    (v) checked with  leading edge of 'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q (v) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.534
+ Phase Shift                  84.000
= Required Time                82.466
- Arrival Time                  6.327
= Slack Time                   76.138
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | CLK ^        |          | 0.000 |       |  -0.000 |   76.138 | 
     | CLK__L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.138 | 
     | CLK__L2_I2                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.138 | 
     | CLK__L3_I4                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.138 | 
     | CLK__L4_I20               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.138 | 
     | U_0/U_1/\compileCT_reg[1] | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.879 | 
     | U_0/U_1/U346              | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.504 | 
     | U_0/U_1/U345              | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   77.987 | 
     | U_0/U_1/U311              | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   78.422 | 
     | U_0/U_1/U296              | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.706 | 
     | U_0/U_1/U295              | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   79.014 | 
     | U_0/U_1/U294              | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.693 | 
     | U_0/U_1/U293              | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   80.078 | 
     | U_0/U_1/U292              | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   80.151 | 
     | U_0/U_1/FE_OFC1241_n39    | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.904 | 
     | U_0/U_1/U39               | A v -> Y ^   | NAND2X1  | 0.524 | 0.599 |   5.365 |   81.504 | 
     | U_0/U_1/FE_OFC1223_n42    | A ^ -> Y ^   | BUFX2    | 0.750 | 0.691 |   6.056 |   82.195 | 
     | U_0/U_1/U36               | C ^ -> Y v   | OAI22X1  | 0.384 | 0.270 |   6.327 |   82.465 | 
     | U_0/U_1/\cData3_reg[5]    | D v          | DFFPOSX1 | 0.384 | 0.001 |   6.327 |   82.466 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                        |            |          |       |       |  Time   |   Time   | 
     |------------------------+------------+----------+-------+-------+---------+----------| 
     |                        | CLK ^      |          | 0.000 |       |   0.000 |  -76.138 | 
     | CLK__L1_I0             | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.138 | 
     | CLK__L2_I2             | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.138 | 
     | CLK__L3_I5             | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.138 | 
     | CLK__L4_I22            | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.138 | 
     | U_0/U_1/\cData3_reg[5] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -76.138 | 
     +-------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U_0/U_1/\cData7_reg[3] /CLK 
Endpoint:   U_0/U_1/\cData7_reg[3] /D    (v) checked with  leading edge of 'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q (v) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.586
+ Phase Shift                  84.000
= Required Time                82.414
- Arrival Time                  6.245
= Slack Time                   76.169
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | CLK ^        |          | 0.000 |       |   0.000 |   76.169 | 
     | CLK__L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.169 | 
     | CLK__L2_I2                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.169 | 
     | CLK__L3_I4                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.169 | 
     | CLK__L4_I20               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.169 | 
     | U_0/U_1/\compileCT_reg[1] | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.909 | 
     | U_0/U_1/U346              | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.535 | 
     | U_0/U_1/U345              | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   78.017 | 
     | U_0/U_1/U311              | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   78.452 | 
     | U_0/U_1/U296              | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.736 | 
     | U_0/U_1/U295              | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   79.045 | 
     | U_0/U_1/U294              | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.724 | 
     | U_0/U_1/U293              | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   80.109 | 
     | U_0/U_1/U292              | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   80.182 | 
     | U_0/U_1/FE_OFC1241_n39    | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.935 | 
     | U_0/U_1/U80               | A v -> Y ^   | NAND2X1  | 0.593 | 0.648 |   5.413 |   81.582 | 
     | U_0/U_1/FE_OFC1235_n83    | A ^ -> Y ^   | BUFX4    | 0.535 | 0.565 |   5.978 |   82.147 | 
     | U_0/U_1/U75               | C ^ -> Y v   | OAI22X1  | 0.393 | 0.266 |   6.245 |   82.413 | 
     | U_0/U_1/\cData7_reg[3]    | D v          | DFFPOSX1 | 0.393 | 0.001 |   6.245 |   82.414 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                        |            |          |       |       |  Time   |   Time   | 
     |------------------------+------------+----------+-------+-------+---------+----------| 
     |                        | CLK ^      |          | 0.000 |       |   0.000 |  -76.169 | 
     | CLK__L1_I0             | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.169 | 
     | CLK__L2_I2             | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.169 | 
     | CLK__L3_I5             | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.169 | 
     | CLK__L4_I25            | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.169 | 
     | U_0/U_1/\cData7_reg[3] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -76.169 | 
     +-------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U_0/U_1/\cData7_reg[5] /CLK 
Endpoint:   U_0/U_1/\cData7_reg[5] /D    (v) checked with  leading edge of 'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q (v) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.578
+ Phase Shift                  84.000
= Required Time                82.422
- Arrival Time                  6.246
= Slack Time                   76.176
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | CLK ^        |          | 0.000 |       |   0.000 |   76.176 | 
     | CLK__L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.176 | 
     | CLK__L2_I2                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.176 | 
     | CLK__L3_I4                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.176 | 
     | CLK__L4_I20               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.176 | 
     | U_0/U_1/\compileCT_reg[1] | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.917 | 
     | U_0/U_1/U346              | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.543 | 
     | U_0/U_1/U345              | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   78.025 | 
     | U_0/U_1/U311              | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   78.460 | 
     | U_0/U_1/U296              | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.744 | 
     | U_0/U_1/U295              | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   79.052 | 
     | U_0/U_1/U294              | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.732 | 
     | U_0/U_1/U293              | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   80.116 | 
     | U_0/U_1/U292              | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   80.189 | 
     | U_0/U_1/FE_OFC1241_n39    | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.942 | 
     | U_0/U_1/U80               | A v -> Y ^   | NAND2X1  | 0.593 | 0.648 |   5.414 |   81.590 | 
     | U_0/U_1/FE_OFC1235_n83    | A ^ -> Y ^   | BUFX4    | 0.535 | 0.565 |   5.978 |   82.155 | 
     | U_0/U_1/U77               | C ^ -> Y v   | OAI22X1  | 0.391 | 0.267 |   6.245 |   82.422 | 
     | U_0/U_1/\cData7_reg[5]    | D v          | DFFPOSX1 | 0.391 | 0.001 |   6.246 |   82.422 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                        |            |          |       |       |  Time   |   Time   | 
     |------------------------+------------+----------+-------+-------+---------+----------| 
     |                        | CLK ^      |          | 0.000 |       |   0.000 |  -76.176 | 
     | CLK__L1_I0             | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.176 | 
     | CLK__L2_I2             | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.176 | 
     | CLK__L3_I5             | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.176 | 
     | CLK__L4_I22            | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.176 | 
     | U_0/U_1/\cData7_reg[5] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -76.176 | 
     +-------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U_0/U_1/\CompData2_reg[48] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[48] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.600
+ Phase Shift                  84.000
= Required Time                83.400
- Arrival Time                  7.199
= Slack Time                   76.201
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |   0.000 |   76.201 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.201 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.201 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.201 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.201 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.941 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.567 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   78.049 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   78.484 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.768 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   79.077 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.756 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   80.141 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   80.213 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.967 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   81.507 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   82.112 | 
     | U_0/U_1/FE_OFC1239_n3      | A v -> Y v   | BUFX4    | 0.748 | 0.851 |   6.762 |   82.963 | 
     | U_0/U_1/U246               | B v -> Y ^   | NAND2X1  | 0.238 | 0.345 |   7.107 |   83.308 | 
     | U_0/U_1/U245               | C ^ -> Y v   | OAI21X1  | 0.220 | 0.092 |   7.199 |   83.400 | 
     | U_0/U_1/\CompData2_reg[48] | D v          | DFFPOSX1 | 0.220 | 0.000 |   7.199 |   83.400 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -76.201 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.201 | 
     | CLK__L2_I1                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.201 | 
     | CLK__L3_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.201 | 
     | CLK__L4_I1                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.201 | 
     | U_0/U_1/\CompData2_reg[48] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -76.201 | 
     +-----------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U_0/U_5/MAPPING/UFIFORAM/\fiforeg_reg[4][6] /
CLK 
Endpoint:   U_0/U_5/MAPPING/UFIFORAM/\fiforeg_reg[4][6] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: U_0/U_0/\state_reg[2] /Q                       (v) triggered by  
leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.458
+ Phase Shift                  84.000
= Required Time                82.542
- Arrival Time                  6.325
= Slack Time                   76.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                             | CLK ^        |          | 0.000 |       |   0.000 |   76.217 | 
     | CLK__L1_I0                                  | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.217 | 
     | CLK__L2_I1                                  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.217 | 
     | CLK__L3_I3                                  | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.217 | 
     | CLK__L4_I14                                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.217 | 
     | U_0/U_0/\state_reg[2]                       | CLK ^ -> Q v | DFFSR    | 0.150 | 0.545 |   0.545 |   76.762 | 
     | U_0/U_0/FE_OFC1427_state_2_                 | A v -> Y v   | BUFX4    | 0.880 | 0.693 |   1.239 |   77.455 | 
     | U_0/U_0/U99                                 | A v -> Y ^   | INVX2    | 0.656 | 0.690 |   1.929 |   78.145 | 
     | U_0/U_0/U10                                 | A ^ -> Y v   | INVX8    | 0.687 | 0.482 |   2.411 |   78.628 | 
     | U_0/U_0/U72                                 | S v -> Y ^   | MUX2X1   | 0.128 | 0.622 |   3.033 |   79.250 | 
     | U_0/U_0/FE_OFC1457_n57                      | A ^ -> Y ^   | BUFX2    | 0.515 | 0.491 |   3.524 |   79.741 | 
     | U_0/U_0/U29                                 | B ^ -> Y v   | MUX2X1   | 0.312 | 0.238 |   3.762 |   79.979 | 
     | U_0/U_0/U75                                 | A v -> Y ^   | MUX2X1   | 0.691 | 0.523 |   4.285 |   80.501 | 
     | U_0/U_0/U31                                 | B ^ -> Y v   | MUX2X1   | 0.334 | 0.211 |   4.495 |   80.712 | 
     | U_0/FE_OFC1315_DATA1_6_                     | A v -> Y v   | BUFX2    | 0.679 | 0.681 |   5.176 |   81.392 | 
     | U_0/U_5/MAPPING/UFIFORAM/U222               | A v -> Y ^   | MUX2X1   | 0.283 | 0.250 |   5.426 |   81.642 | 
     | U_0/U_5/MAPPING/UFIFORAM/FE_OFC1314_n173    | A ^ -> Y ^   | BUFX2    | 0.785 | 0.669 |   6.095 |   82.312 | 
     | U_0/U_5/MAPPING/UFIFORAM/U214               | B ^ -> Y v   | MUX2X1   | 0.370 | 0.229 |   6.324 |   82.540 | 
     | U_0/U_5/MAPPING/UFIFORAM/\fiforeg_reg[4][6] | D v          | DFFPOSX1 | 0.370 | 0.001 |   6.325 |   82.542 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |            |          |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                             | CLK ^      |          | 0.000 |       |   0.000 |  -76.217 | 
     | CLK__L1_I0                                  | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.217 | 
     | CLK__L2_I1                                  | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.217 | 
     | CLK__L3_I1                                  | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.217 | 
     | CLK__L4_I5                                  | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.217 | 
     | U_0/U_5/MAPPING/UFIFORAM/\fiforeg_reg[4][6] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -76.217 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U_0/U_1/\CompData2_reg[58] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[58] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.559
+ Phase Shift                  84.000
= Required Time                83.441
- Arrival Time                  7.213
= Slack Time                   76.228
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |   0.000 |   76.228 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.228 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.228 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.228 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.228 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.968 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.594 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   78.076 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   78.511 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.795 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   79.104 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.783 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   80.168 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   80.241 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   80.994 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   81.534 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   82.139 | 
     | U_0/U_1/FE_OFC1239_n3      | A v -> Y v   | BUFX4    | 0.748 | 0.851 |   6.762 |   82.990 | 
     | U_0/U_1/U276               | B v -> Y ^   | NAND2X1  | 0.248 | 0.352 |   7.114 |   83.342 | 
     | U_0/U_1/U275               | C ^ -> Y v   | OAI21X1  | 0.213 | 0.098 |   7.213 |   83.441 | 
     | U_0/U_1/\CompData2_reg[58] | D v          | DFFPOSX1 | 0.213 | 0.000 |   7.213 |   83.441 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -76.228 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.228 | 
     | CLK__L2_I1                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.228 | 
     | CLK__L3_I2                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.228 | 
     | CLK__L4_I10                | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.228 | 
     | U_0/U_1/\CompData2_reg[58] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -76.228 | 
     +-----------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U_0/U_1/\CompData2_reg[59] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[59] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.550
+ Phase Shift                  84.000
= Required Time                83.450
- Arrival Time                  7.203
= Slack Time                   76.246
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |   0.000 |   76.246 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.246 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.246 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.246 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.246 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   76.987 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.613 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.849 |   78.095 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.284 |   78.530 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.568 |   78.814 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   79.123 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.802 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   80.186 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   80.259 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   81.012 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   81.552 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   82.157 | 
     | U_0/U_1/FE_OFC1239_n3      | A v -> Y v   | BUFX4    | 0.748 | 0.851 |   6.762 |   83.008 | 
     | U_0/U_1/U279               | B v -> Y ^   | NAND2X1  | 0.248 | 0.345 |   7.107 |   83.353 | 
     | U_0/U_1/U278               | C ^ -> Y v   | OAI21X1  | 0.211 | 0.096 |   7.203 |   83.449 | 
     | U_0/U_1/\CompData2_reg[59] | D v          | DFFPOSX1 | 0.211 | 0.000 |   7.203 |   83.450 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -76.246 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.246 | 
     | CLK__L2_I1                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.246 | 
     | CLK__L3_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.246 | 
     | CLK__L4_I2                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.246 | 
     | U_0/U_1/\CompData2_reg[59] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -76.246 | 
     +-----------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U_0/U_5/MAPPING/UFIFORAM/\fiforeg_reg[2][7] /
CLK 
Endpoint:   U_0/U_5/MAPPING/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: U_0/U_0/\state_reg[2] /Q                       (v) triggered by  
leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.420
+ Phase Shift                  84.000
= Required Time                82.580
- Arrival Time                  6.304
= Slack Time                   76.276
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                             | CLK ^        |          | 0.000 |       |   0.000 |   76.276 | 
     | CLK__L1_I0                                  | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.276 | 
     | CLK__L2_I1                                  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.276 | 
     | CLK__L3_I3                                  | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.276 | 
     | CLK__L4_I14                                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.276 | 
     | U_0/U_0/\state_reg[2]                       | CLK ^ -> Q v | DFFSR    | 0.150 | 0.545 |   0.545 |   76.822 | 
     | U_0/U_0/FE_OFC1427_state_2_                 | A v -> Y v   | BUFX4    | 0.880 | 0.693 |   1.239 |   77.515 | 
     | U_0/U_0/U99                                 | A v -> Y ^   | INVX2    | 0.656 | 0.690 |   1.929 |   78.205 | 
     | U_0/U_0/U10                                 | A ^ -> Y v   | INVX8    | 0.687 | 0.482 |   2.411 |   78.687 | 
     | U_0/U_0/U79                                 | S v -> Y ^   | MUX2X1   | 0.838 | 1.069 |   3.480 |   79.756 | 
     | U_0/U_0/U33                                 | A ^ -> Y v   | MUX2X1   | 0.345 | 0.172 |   3.652 |   79.928 | 
     | U_0/U_0/U81                                 | B v -> Y ^   | MUX2X1   | 0.682 | 0.514 |   4.166 |   80.442 | 
     | U_0/U_0/U34                                 | B ^ -> Y v   | MUX2X1   | 0.333 | 0.212 |   4.378 |   80.654 | 
     | U_0/FE_OFC1317_DATA1_7_                     | A v -> Y v   | BUFX2    | 0.756 | 0.711 |   5.088 |   81.364 | 
     | U_0/U_5/MAPPING/UFIFORAM/U245               | A v -> Y ^   | MUX2X1   | 0.306 | 0.289 |   5.377 |   81.653 | 
     | U_0/U_5/MAPPING/UFIFORAM/FE_OFC1316_n184    | A ^ -> Y ^   | BUFX2    | 0.892 | 0.717 |   6.094 |   82.370 | 
     | U_0/U_5/MAPPING/UFIFORAM/U235               | B ^ -> Y v   | MUX2X1   | 0.363 | 0.210 |   6.304 |   82.580 | 
     | U_0/U_5/MAPPING/UFIFORAM/\fiforeg_reg[2][7] | D v          | DFFPOSX1 | 0.363 | 0.001 |   6.304 |   82.580 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |            |          |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                             | CLK ^      |          | 0.000 |       |   0.000 |  -76.276 | 
     | CLK__L1_I0                                  | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.276 | 
     | CLK__L2_I1                                  | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.276 | 
     | CLK__L3_I1                                  | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.276 | 
     | CLK__L4_I6                                  | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.276 | 
     | U_0/U_5/MAPPING/UFIFORAM/\fiforeg_reg[2][7] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -76.276 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U_0/U_1/\CompData2_reg[62] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[62] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.523
+ Phase Shift                  84.000
= Required Time                83.477
- Arrival Time                  7.184
= Slack Time                   76.293
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |   0.000 |   76.293 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.293 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.293 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.293 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.293 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   77.034 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.660 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.849 |   78.142 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.284 |   78.577 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.568 |   78.861 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   79.170 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.849 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   80.233 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   80.306 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   81.059 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   81.599 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   82.204 | 
     | U_0/U_1/FE_OFC1239_n3      | A v -> Y v   | BUFX4    | 0.748 | 0.851 |   6.762 |   83.055 | 
     | U_0/U_1/U288               | B v -> Y ^   | NAND2X1  | 0.224 | 0.330 |   7.092 |   83.385 | 
     | U_0/U_1/U287               | C ^ -> Y v   | OAI21X1  | 0.206 | 0.091 |   7.183 |   83.477 | 
     | U_0/U_1/\CompData2_reg[62] | D v          | DFFPOSX1 | 0.206 | 0.000 |   7.184 |   83.477 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -76.293 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.293 | 
     | CLK__L2_I1                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.293 | 
     | CLK__L3_I2                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.293 | 
     | CLK__L4_I10                | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.293 | 
     | U_0/U_1/\CompData2_reg[62] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -76.293 | 
     +-----------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U_0/U_5/MAPPING/UFIFORAM/\fiforeg_reg[7][6] /
CLK 
Endpoint:   U_0/U_5/MAPPING/UFIFORAM/\fiforeg_reg[7][6] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: U_0/U_0/\state_reg[2] /Q                       (v) triggered by  
leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.380
+ Phase Shift                  84.000
= Required Time                82.620
- Arrival Time                  6.306
= Slack Time                   76.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                             | CLK ^        |          | 0.000 |       |   0.000 |   76.314 | 
     | CLK__L1_I0                                  | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.314 | 
     | CLK__L2_I1                                  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.314 | 
     | CLK__L3_I3                                  | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.314 | 
     | CLK__L4_I14                                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.314 | 
     | U_0/U_0/\state_reg[2]                       | CLK ^ -> Q v | DFFSR    | 0.150 | 0.545 |   0.545 |   76.860 | 
     | U_0/U_0/FE_OFC1427_state_2_                 | A v -> Y v   | BUFX4    | 0.880 | 0.693 |   1.239 |   77.553 | 
     | U_0/U_0/U99                                 | A v -> Y ^   | INVX2    | 0.656 | 0.690 |   1.929 |   78.243 | 
     | U_0/U_0/U10                                 | A ^ -> Y v   | INVX8    | 0.687 | 0.482 |   2.411 |   78.725 | 
     | U_0/U_0/U72                                 | S v -> Y ^   | MUX2X1   | 0.128 | 0.622 |   3.033 |   79.347 | 
     | U_0/U_0/FE_OFC1457_n57                      | A ^ -> Y ^   | BUFX2    | 0.515 | 0.491 |   3.524 |   79.838 | 
     | U_0/U_0/U29                                 | B ^ -> Y v   | MUX2X1   | 0.312 | 0.238 |   3.762 |   80.076 | 
     | U_0/U_0/U75                                 | A v -> Y ^   | MUX2X1   | 0.691 | 0.523 |   4.285 |   80.599 | 
     | U_0/U_0/U31                                 | B ^ -> Y v   | MUX2X1   | 0.334 | 0.211 |   4.495 |   80.809 | 
     | U_0/FE_OFC1315_DATA1_6_                     | A v -> Y v   | BUFX2    | 0.679 | 0.681 |   5.176 |   81.490 | 
     | U_0/U_5/MAPPING/UFIFORAM/U222               | A v -> Y ^   | MUX2X1   | 0.283 | 0.250 |   5.426 |   81.740 | 
     | U_0/U_5/MAPPING/UFIFORAM/FE_OFC1314_n173    | A ^ -> Y ^   | BUFX2    | 0.785 | 0.669 |   6.095 |   82.409 | 
     | U_0/U_5/MAPPING/UFIFORAM/U220               | B ^ -> Y v   | MUX2X1   | 0.356 | 0.210 |   6.305 |   82.619 | 
     | U_0/U_5/MAPPING/UFIFORAM/\fiforeg_reg[7][6] | D v          | DFFPOSX1 | 0.356 | 0.001 |   6.306 |   82.620 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |            |          |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                             | CLK ^      |          | 0.000 |       |   0.000 |  -76.314 | 
     | CLK__L1_I0                                  | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.314 | 
     | CLK__L2_I1                                  | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.314 | 
     | CLK__L3_I1                                  | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.314 | 
     | CLK__L4_I5                                  | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.314 | 
     | U_0/U_5/MAPPING/UFIFORAM/\fiforeg_reg[7][6] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -76.314 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U_0/U_1/\cData3_reg[3] /CLK 
Endpoint:   U_0/U_1/\cData3_reg[3] /D    (v) checked with  leading edge of 'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q (v) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.388
+ Phase Shift                  84.000
= Required Time                82.612
- Arrival Time                  6.298
= Slack Time                   76.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | CLK ^        |          | 0.000 |       |  -0.000 |   76.314 | 
     | CLK__L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.314 | 
     | CLK__L2_I2                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.314 | 
     | CLK__L3_I4                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.314 | 
     | CLK__L4_I20               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.314 | 
     | U_0/U_1/\compileCT_reg[1] | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   77.055 | 
     | U_0/U_1/U346              | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.681 | 
     | U_0/U_1/U345              | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   78.163 | 
     | U_0/U_1/U311              | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   78.598 | 
     | U_0/U_1/U296              | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.882 | 
     | U_0/U_1/U295              | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   79.190 | 
     | U_0/U_1/U294              | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.870 | 
     | U_0/U_1/U293              | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   80.254 | 
     | U_0/U_1/U292              | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   80.327 | 
     | U_0/U_1/FE_OFC1241_n39    | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   81.080 | 
     | U_0/U_1/U39               | A v -> Y ^   | NAND2X1  | 0.524 | 0.599 |   5.365 |   81.680 | 
     | U_0/U_1/FE_OFC1223_n42    | A ^ -> Y ^   | BUFX2    | 0.750 | 0.691 |   6.056 |   82.371 | 
     | U_0/U_1/U34               | C ^ -> Y v   | OAI22X1  | 0.358 | 0.241 |   6.297 |   82.612 | 
     | U_0/U_1/\cData3_reg[3]    | D v          | DFFPOSX1 | 0.358 | 0.001 |   6.298 |   82.612 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                        |            |          |       |       |  Time   |   Time   | 
     |------------------------+------------+----------+-------+-------+---------+----------| 
     |                        | CLK ^      |          | 0.000 |       |   0.000 |  -76.314 | 
     | CLK__L1_I0             | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.314 | 
     | CLK__L2_I2             | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.314 | 
     | CLK__L3_I5             | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.314 | 
     | CLK__L4_I25            | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.314 | 
     | U_0/U_1/\cData3_reg[3] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -76.314 | 
     +-------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U_0/U_5/MAPPING/UFIFORAM/\fiforeg_reg[0][3] /
CLK 
Endpoint:   U_0/U_5/MAPPING/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: U_0/U_0/\state_reg[2] /Q                       (v) triggered by  
leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.392
+ Phase Shift                  84.000
= Required Time                82.608
- Arrival Time                  6.279
= Slack Time                   76.330
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                             | CLK ^        |          | 0.000 |       |   0.000 |   76.330 | 
     | CLK__L1_I0                                  | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.330 | 
     | CLK__L2_I1                                  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.330 | 
     | CLK__L3_I3                                  | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.330 | 
     | CLK__L4_I14                                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.330 | 
     | U_0/U_0/\state_reg[2]                       | CLK ^ -> Q v | DFFSR    | 0.150 | 0.545 |   0.545 |   76.875 | 
     | U_0/U_0/FE_OFC1427_state_2_                 | A v -> Y v   | BUFX4    | 0.880 | 0.693 |   1.239 |   77.568 | 
     | U_0/U_0/U99                                 | A v -> Y ^   | INVX2    | 0.656 | 0.690 |   1.928 |   78.258 | 
     | U_0/U_0/U10                                 | A ^ -> Y v   | INVX8    | 0.687 | 0.482 |   2.411 |   78.741 | 
     | U_0/U_0/U55                                 | S v -> Y ^   | MUX2X1   | 0.235 | 0.691 |   3.102 |   79.432 | 
     | U_0/U_0/FE_OFC1318_n37                      | A ^ -> Y ^   | BUFX2    | 0.509 | 0.508 |   3.610 |   79.940 | 
     | U_0/U_0/U21                                 | A ^ -> Y v   | MUX2X1   | 0.255 | 0.170 |   3.781 |   80.110 | 
     | U_0/U_0/U57                                 | B v -> Y ^   | MUX2X1   | 0.674 | 0.494 |   4.274 |   80.604 | 
     | U_0/U_0/U22                                 | B ^ -> Y v   | MUX2X1   | 0.303 | 0.178 |   4.452 |   80.782 | 
     | U_0/FE_OFC1311_DATA1_3_                     | A v -> Y v   | BUFX2    | 0.706 | 0.647 |   5.099 |   81.429 | 
     | U_0/U_5/MAPPING/UFIFORAM/U153               | A v -> Y ^   | MUX2X1   | 0.293 | 0.264 |   5.364 |   81.694 | 
     | U_0/U_5/MAPPING/UFIFORAM/FE_OFC1310_n140    | A ^ -> Y ^   | BUFX2    | 0.904 | 0.727 |   6.091 |   82.421 | 
     | U_0/U_5/MAPPING/UFIFORAM/U141               | B ^ -> Y v   | MUX2X1   | 0.359 | 0.187 |   6.278 |   82.608 | 
     | U_0/U_5/MAPPING/UFIFORAM/\fiforeg_reg[0][3] | D v          | DFFPOSX1 | 0.359 | 0.001 |   6.279 |   82.608 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |            |          |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                             | CLK ^      |          | 0.000 |       |   0.000 |  -76.330 | 
     | CLK__L1_I0                                  | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.330 | 
     | CLK__L2_I1                                  | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.330 | 
     | CLK__L3_I1                                  | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.330 | 
     | CLK__L4_I5                                  | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.330 | 
     | U_0/U_5/MAPPING/UFIFORAM/\fiforeg_reg[0][3] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -76.330 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U_0/U_1/\CompData2_reg[17] /CLK 
Endpoint:   U_0/U_1/\CompData2_reg[17] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q  (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.007
+ Phase Shift                  84.000
= Required Time                82.993
- Arrival Time                  6.663
= Slack Time                   76.331
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^        |          | 0.000 |       |   0.000 |   76.331 | 
     | CLK__L1_I0                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.331 | 
     | CLK__L2_I2                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.331 | 
     | CLK__L3_I4                 | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.331 | 
     | CLK__L4_I20                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.331 | 
     | U_0/U_1/\compileCT_reg[1]  | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   77.071 | 
     | U_0/U_1/U346               | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.697 | 
     | U_0/U_1/U345               | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.849 |   78.179 | 
     | U_0/U_1/U311               | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.284 |   78.614 | 
     | U_0/U_1/U296               | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.568 |   78.898 | 
     | U_0/U_1/U295               | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   79.207 | 
     | U_0/U_1/U294               | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.886 | 
     | U_0/U_1/U293               | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   80.270 | 
     | U_0/U_1/U292               | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   80.343 | 
     | U_0/U_1/FE_OFC1241_n39     | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   81.097 | 
     | U_0/U_1/U3                 | B v -> Y ^   | NAND2X1  | 0.476 | 0.540 |   5.306 |   81.636 | 
     | U_0/U_1/U5                 | A ^ -> Y v   | INVX8    | 0.899 | 0.605 |   5.911 |   82.241 | 
     | U_0/U_1/U153               | B v -> Y ^   | NAND2X1  | 0.293 | 0.606 |   6.517 |   82.847 | 
     | U_0/U_1/U152               | C ^ -> Y v   | OAI21X1  | 0.291 | 0.145 |   6.662 |   82.992 | 
     | U_0/U_1/\CompData2_reg[17] | D v          | DFFPOSX1 | 0.291 | 0.001 |   6.663 |   82.993 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | CLK ^      |          | 0.000 |       |   0.000 |  -76.331 | 
     | CLK__L1_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.331 | 
     | CLK__L2_I1                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.331 | 
     | CLK__L3_I0                 | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.331 | 
     | CLK__L4_I0                 | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.331 | 
     | U_0/U_1/\CompData2_reg[17] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -76.331 | 
     +-----------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U_0/U_5/MAPPING/UFIFORAM/\fiforeg_reg[1][7] /
CLK 
Endpoint:   U_0/U_5/MAPPING/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: U_0/U_0/\state_reg[2] /Q                       (v) triggered by  
leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.375
+ Phase Shift                  84.000
= Required Time                82.625
- Arrival Time                  6.294
= Slack Time                   76.331
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                             | CLK ^        |          | 0.000 |       |   0.000 |   76.331 | 
     | CLK__L1_I0                                  | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.331 | 
     | CLK__L2_I1                                  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.331 | 
     | CLK__L3_I3                                  | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.331 | 
     | CLK__L4_I14                                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.331 | 
     | U_0/U_0/\state_reg[2]                       | CLK ^ -> Q v | DFFSR    | 0.150 | 0.545 |   0.545 |   76.877 | 
     | U_0/U_0/FE_OFC1427_state_2_                 | A v -> Y v   | BUFX4    | 0.880 | 0.693 |   1.239 |   77.570 | 
     | U_0/U_0/U99                                 | A v -> Y ^   | INVX2    | 0.656 | 0.690 |   1.928 |   78.260 | 
     | U_0/U_0/U10                                 | A ^ -> Y v   | INVX8    | 0.687 | 0.482 |   2.411 |   78.742 | 
     | U_0/U_0/U79                                 | S v -> Y ^   | MUX2X1   | 0.838 | 1.069 |   3.480 |   79.811 | 
     | U_0/U_0/U33                                 | A ^ -> Y v   | MUX2X1   | 0.345 | 0.172 |   3.652 |   79.983 | 
     | U_0/U_0/U81                                 | B v -> Y ^   | MUX2X1   | 0.682 | 0.514 |   4.166 |   80.497 | 
     | U_0/U_0/U34                                 | B ^ -> Y v   | MUX2X1   | 0.333 | 0.212 |   4.378 |   80.709 | 
     | U_0/FE_OFC1317_DATA1_7_                     | A v -> Y v   | BUFX2    | 0.756 | 0.711 |   5.088 |   81.420 | 
     | U_0/U_5/MAPPING/UFIFORAM/U245               | A v -> Y ^   | MUX2X1   | 0.306 | 0.289 |   5.377 |   81.709 | 
     | U_0/U_5/MAPPING/UFIFORAM/FE_OFC1316_n184    | A ^ -> Y ^   | BUFX2    | 0.892 | 0.717 |   6.094 |   82.425 | 
     | U_0/U_5/MAPPING/UFIFORAM/U234               | B ^ -> Y v   | MUX2X1   | 0.356 | 0.199 |   6.293 |   82.624 | 
     | U_0/U_5/MAPPING/UFIFORAM/\fiforeg_reg[1][7] | D v          | DFFPOSX1 | 0.356 | 0.001 |   6.294 |   82.625 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |            |          |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                             | CLK ^      |          | 0.000 |       |   0.000 |  -76.331 | 
     | CLK__L1_I0                                  | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.331 | 
     | CLK__L2_I1                                  | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.331 | 
     | CLK__L3_I1                                  | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.331 | 
     | CLK__L4_I6                                  | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.331 | 
     | U_0/U_5/MAPPING/UFIFORAM/\fiforeg_reg[1][7] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -76.331 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U_0/U_1/\cData3_reg[4] /CLK 
Endpoint:   U_0/U_1/\cData3_reg[4] /D    (v) checked with  leading edge of 'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q (v) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.361
+ Phase Shift                  84.000
= Required Time                82.639
- Arrival Time                  6.292
= Slack Time                   76.347
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | CLK ^        |          | 0.000 |       |  -0.000 |   76.347 | 
     | CLK__L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.347 | 
     | CLK__L2_I2                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.347 | 
     | CLK__L3_I4                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.347 | 
     | CLK__L4_I20               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.347 | 
     | U_0/U_1/\compileCT_reg[1] | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   77.087 | 
     | U_0/U_1/U346              | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.713 | 
     | U_0/U_1/U345              | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   78.195 | 
     | U_0/U_1/U311              | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   78.630 | 
     | U_0/U_1/U296              | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.914 | 
     | U_0/U_1/U295              | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   79.223 | 
     | U_0/U_1/U294              | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.902 | 
     | U_0/U_1/U293              | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   80.287 | 
     | U_0/U_1/U292              | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   80.360 | 
     | U_0/U_1/FE_OFC1241_n39    | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   81.113 | 
     | U_0/U_1/U39               | A v -> Y ^   | NAND2X1  | 0.524 | 0.599 |   5.365 |   81.712 | 
     | U_0/U_1/FE_OFC1223_n42    | A ^ -> Y ^   | BUFX2    | 0.750 | 0.691 |   6.056 |   82.403 | 
     | U_0/U_1/U35               | C ^ -> Y v   | OAI22X1  | 0.353 | 0.235 |   6.291 |   82.638 | 
     | U_0/U_1/\cData3_reg[4]    | D v          | DFFPOSX1 | 0.353 | 0.001 |   6.292 |   82.639 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                        |            |          |       |       |  Time   |   Time   | 
     |------------------------+------------+----------+-------+-------+---------+----------| 
     |                        | CLK ^      |          | 0.000 |       |   0.000 |  -76.347 | 
     | CLK__L1_I0             | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.347 | 
     | CLK__L2_I2             | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.347 | 
     | CLK__L3_I5             | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.347 | 
     | CLK__L4_I22            | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.347 | 
     | U_0/U_1/\cData3_reg[4] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -76.347 | 
     +-------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U_0/U_5/MAPPING/UFIFORAM/\fiforeg_reg[5][7] /
CLK 
Endpoint:   U_0/U_5/MAPPING/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: U_0/U_0/\state_reg[2] /Q                       (v) triggered by  
leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.369
+ Phase Shift                  84.000
= Required Time                82.631
- Arrival Time                  6.284
= Slack Time                   76.347
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                             | CLK ^        |          | 0.000 |       |   0.000 |   76.347 | 
     | CLK__L1_I0                                  | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.347 | 
     | CLK__L2_I1                                  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.347 | 
     | CLK__L3_I3                                  | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   76.347 | 
     | CLK__L4_I14                                 | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   76.347 | 
     | U_0/U_0/\state_reg[2]                       | CLK ^ -> Q v | DFFSR    | 0.150 | 0.545 |   0.545 |   76.893 | 
     | U_0/U_0/FE_OFC1427_state_2_                 | A v -> Y v   | BUFX4    | 0.880 | 0.693 |   1.239 |   77.586 | 
     | U_0/U_0/U99                                 | A v -> Y ^   | INVX2    | 0.656 | 0.690 |   1.928 |   78.276 | 
     | U_0/U_0/U10                                 | A ^ -> Y v   | INVX8    | 0.687 | 0.482 |   2.411 |   78.758 | 
     | U_0/U_0/U79                                 | S v -> Y ^   | MUX2X1   | 0.838 | 1.069 |   3.480 |   79.827 | 
     | U_0/U_0/U33                                 | A ^ -> Y v   | MUX2X1   | 0.345 | 0.172 |   3.652 |   79.999 | 
     | U_0/U_0/U81                                 | B v -> Y ^   | MUX2X1   | 0.682 | 0.514 |   4.166 |   80.513 | 
     | U_0/U_0/U34                                 | B ^ -> Y v   | MUX2X1   | 0.333 | 0.212 |   4.378 |   80.725 | 
     | U_0/FE_OFC1317_DATA1_7_                     | A v -> Y v   | BUFX2    | 0.756 | 0.711 |   5.088 |   81.436 | 
     | U_0/U_5/MAPPING/UFIFORAM/U245               | A v -> Y ^   | MUX2X1   | 0.306 | 0.289 |   5.377 |   81.725 | 
     | U_0/U_5/MAPPING/UFIFORAM/FE_OFC1316_n184    | A ^ -> Y ^   | BUFX2    | 0.892 | 0.717 |   6.094 |   82.441 | 
     | U_0/U_5/MAPPING/UFIFORAM/U239               | B ^ -> Y v   | MUX2X1   | 0.355 | 0.189 |   6.283 |   82.631 | 
     | U_0/U_5/MAPPING/UFIFORAM/\fiforeg_reg[5][7] | D v          | DFFPOSX1 | 0.355 | 0.001 |   6.284 |   82.631 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |            |          |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                             | CLK ^      |          | 0.000 |       |   0.000 |  -76.347 | 
     | CLK__L1_I0                                  | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.347 | 
     | CLK__L2_I1                                  | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.347 | 
     | CLK__L3_I1                                  | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.347 | 
     | CLK__L4_I5                                  | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.347 | 
     | U_0/U_5/MAPPING/UFIFORAM/\fiforeg_reg[5][7] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -76.347 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U_0/U_1/\cData8_reg[7] /CLK 
Endpoint:   U_0/U_1/\cData8_reg[7] /D    (v) checked with  leading edge of 'CLK'
Beginpoint: U_0/U_1/\compileCT_reg[1] /Q (v) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.544
+ Phase Shift                  84.000
= Required Time                82.456
- Arrival Time                  6.103
= Slack Time                   76.353
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | CLK ^        |          | 0.000 |       |  -0.000 |   76.353 | 
     | CLK__L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.353 | 
     | CLK__L2_I2                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.353 | 
     | CLK__L3_I4                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.353 | 
     | CLK__L4_I20               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |  -0.000 |   76.353 | 
     | U_0/U_1/\compileCT_reg[1] | CLK ^ -> Q v | DFFSR    | 0.405 | 0.741 |   0.741 |   77.093 | 
     | U_0/U_1/U346              | A v -> Y ^   | INVX1    | 0.748 | 0.626 |   1.366 |   77.719 | 
     | U_0/U_1/U345              | A ^ -> Y v   | NOR2X1   | 0.424 | 0.482 |   1.848 |   78.201 | 
     | U_0/U_1/U311              | A v -> Y ^   | INVX1    | 0.475 | 0.435 |   2.283 |   78.636 | 
     | U_0/U_1/U296              | A ^ -> Y v   | NOR2X1   | 0.244 | 0.284 |   2.567 |   78.920 | 
     | U_0/U_1/U295              | A v -> Y ^   | MUX2X1   | 0.375 | 0.309 |   2.876 |   79.229 | 
     | U_0/U_1/U294              | A ^ -> Y v   | INVX1    | 0.775 | 0.679 |   3.555 |   79.908 | 
     | U_0/U_1/U293              | B v -> Y ^   | NOR2X1   | 0.439 | 0.385 |   3.940 |   80.293 | 
     | U_0/U_1/U292              | C ^ -> Y v   | NAND3X1  | 0.309 | 0.073 |   4.013 |   80.366 | 
     | U_0/U_1/FE_OFC1241_n39    | A v -> Y v   | BUFX2    | 0.805 | 0.753 |   4.766 |   81.119 | 
     | U_0/U_1/U97               | A v -> Y ^   | NAND2X1  | 0.256 | 0.356 |   5.122 |   81.475 | 
     | U_0/U_1/FE_OFC1237_n93    | A ^ -> Y ^   | BUFX4    | 0.766 | 0.636 |   5.757 |   82.110 | 
     | U_0/U_1/U96               | C ^ -> Y v   | OAI22X1  | 0.385 | 0.344 |   6.102 |   82.454 | 
     | U_0/U_1/\cData8_reg[7]    | D v          | DFFPOSX1 | 0.385 | 0.002 |   6.103 |   82.456 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                        |            |          |       |       |  Time   |   Time   | 
     |------------------------+------------+----------+-------+-------+---------+----------| 
     |                        | CLK ^      |          | 0.000 |       |   0.000 |  -76.353 | 
     | CLK__L1_I0             | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.353 | 
     | CLK__L2_I2             | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.353 | 
     | CLK__L3_I5             | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -76.353 | 
     | CLK__L4_I22            | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -76.353 | 
     | U_0/U_1/\cData8_reg[7] | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -76.353 | 
     +-------------------------------------------------------------------------------------+ 

