## Vivado walkthrough

<b>step1: Double click on the Vivado icon as shown in Fig. 1</b><br/>

![image](https://github.com/nikhatparvin/VLSI_and_E-CAD_LAB/assets/164909726/5a6095e3-f6a3-449f-8e9e-b595a3254654)
<br/>
Fig. 1
<br/>

<br/><b>step2: Click on Create Project as shown in Fig. 2</b><br/>

![image](https://github.com/nikhatparvin/VLSI_and_E-CAD_LAB/assets/164909726/73e2f723-91cc-4421-9cbc-1f9c3994d939)
<br/>
Fig. 2
<br/>

<br/><b>step3:Click Next, as shown in Fig. 3</b>

![image](https://github.com/nikhatparvin/VLSI_and_E-CAD_LAB/assets/164909726/f7b94df3-c46a-4f29-99d8-1c5eef011fdd)
<br/>
Fig. 3
<br/>

<br/><b>step4a:Before clicking on Next, ensure all the things as shown in Fig. 4a</b>
![image](https://github.com/nikhatparvin/VLSI_and_E-CAD_LAB/assets/164909726/66004a1a-88b1-4741-9405-b44a72f6a0b4)
<br/>
Fig. 4a
<br/>
<br/><b>step4b:let's do full_adder example as shown in Fig. 4b</b>
![image](https://github.com/nikhatparvin/VLSI_and_E-CAD_LAB/assets/164909726/79d92495-5257-4514-bd61-06afe5723d2d)
<br/>
Fig. 4b
<br/>
<br/><b>step5: Now follow this step as shown in Fig. 5</b>
![image](https://github.com/nikhatparvin/VLSI_and_E-CAD_LAB/assets/164909726/67a2b8ed-404f-4383-ba95-84721d99bdf9)
<br/>
Fig. 5
<br/>
<br/><b>step6: Now follow this step, that is simply click on Next as shown in Fig. 6</b>
![image](https://github.com/nikhatparvin/VLSI_and_E-CAD_LAB/assets/164909726/a6c28788-89b6-466a-a96b-bf4706cebf6f)
<br/>
Fig. 6
<br/>
<br/><b>step7: Now follow this step, that is simply click on Next as shown in Fig. 7</b>
![image](https://github.com/nikhatparvin/VLSI_and_E-CAD_LAB/assets/164909726/385ce623-fd52-4985-9c0f-f4dbf3ca7b67)
<br/>
Fig. 7
<br/>
<br/><b>step8: Now follow these before clicking on Next as shown in Fig. 8</b>
![image](https://github.com/nikhatparvin/VLSI_and_E-CAD_LAB/assets/164909726/02ae1def-6904-4985-895e-0b8f0198aba1)
<br/>
Fig. 8
<br/>
<br/><b>step9: Now click on Finish as shown in Fig. 9</b>
![image](https://github.com/nikhatparvin/VLSI_and_E-CAD_LAB/assets/164909726/df2ca15b-a12e-4a12-88a6-f23d4180aa5a)
<br/>
Fig. 9
<br/>
<br/><b>step10: After Finish it appears as shown in Fig. 10, Observe it has got several sub-windows and sub-tabs</b>
![image](https://github.com/nikhatparvin/VLSI_and_E-CAD_LAB/assets/164909726/0febd3fd-cceb-4039-b8b6-e432ea9a446e)
<br/>
Fig. 10
<br/>
<br/><b>step11a: To add design file to project follow as shown in Fig. 11a</b>
![image](https://github.com/nikhatparvin/VLSI_and_E-CAD_LAB/assets/164909726/58e37bcb-2e00-4474-bf4a-61c33b19a1cd)
<br/>
Fig. 11a
<br/>
<br/><b>step11b: To add design file to project follow as shown in Fig. 11b, here click on create file then you will see a dialogue box shown in rounded 2, in side that box give file name let's say fulladder, then click OK</b>
![image](https://github.com/nikhatparvin/VLSI_and_E-CAD_LAB/assets/164909726/c599a713-a517-4482-a676-64d7a311c058)
<br/>
Fig. 11b
<br/>
<br/><b>step11c: After clicking on OK, it will appear as shown in Fig. 11c, click on Finish</b>
![image](https://github.com/nikhatparvin/VLSI_and_E-CAD_LAB/assets/164909726/c46f679e-2148-4713-8e4d-f0169a37d5ee)
<br/>
Fig. 11c
<br/>
<br/><b>step11d: After clicking on Finish, it will appear as shown in Fig. 11d, click on OK</b>
![image](https://github.com/nikhatparvin/VLSI_and_E-CAD_LAB/assets/164909726/d737be92-c536-4575-a6fb-62f7498d88ae)
<br/>
Fig. 11d
<br/>
<br/><b>step11e: After clicking on OK, it will appear as shown in Fig. 11e, click on Yes</b>
![image](https://github.com/nikhatparvin/VLSI_and_E-CAD_LAB/assets/164909726/9d8e8f98-18e6-48ad-9021-1c23f41a9801)
<br/>
Fig. 11e
<br/>
<br/><b>step12a: After clicking on Yes, it will appear as shown in Fig. 12a, If you double click at the place marked with 1 then you will see righthand side marked with 2. It is here you write your verilog program. </b>
![image](https://github.com/nikhatparvin/VLSI_and_E-CAD_LAB/assets/164909726/4d593a58-00c1-47d4-8170-afdbdb3a8be0)
<br/>
Fig. 12a
<br/>
<br/><b>step12b: After writing your verilog program which marked at 1 to save this file click at the marked place 2 as shown in Fig. 12b. </b>
![image](https://github.com/nikhatparvin/VLSI_and_E-CAD_LAB/assets/164909726/741e2d87-7fdc-4c11-98c7-d508ca71631b)
<br/>
Fig. 12b
<br/>
## Testbench
<br/><b>step13: After writing your verilog program, it is required to be verified for its correctness by applying various inputs called stimulus which is done through the testbench. To add the testbench to the project do as shown in Fig. 13</b>
![image](https://github.com/nikhatparvin/VLSI_and_E-CAD_LAB/assets/164909726/d0c04fbc-6ba2-49f0-b0a5-9840d61ff991)
<br/>
Fig. 13
<br/>
<br/><b>step14a: After clicking on Next you will see as shown in Fig. 14a , click on Create File</b>
![image](https://github.com/nikhatparvin/VLSI_and_E-CAD_LAB/assets/164909726/5de355db-f9d1-4e0d-a874-174c3edd5eb5)
<br/>
Fig. 14a
<br/>
<br/><b>step14b: After clicking on Create File you will see as shown in Fig. 14b , follow the marked as shown with numbers</b>
![image](https://github.com/nikhatparvin/VLSI_and_E-CAD_LAB/assets/164909726/f85ef980-e605-41f8-8dff-7004efa52171)
<br/>
Fig. 14b
<br/>
<br/><b>step14c: After clicking on OK , click on Finish as shown in Fig. 14c</b>
![image](https://github.com/nikhatparvin/VLSI_and_E-CAD_LAB/assets/164909726/f3011a47-e3ff-4dfb-8391-9136deb03804)
<br/>
Fig. 14c
<br/>
<br/><b>step14d: After clicking on Finish , it will show-up as shown in Fig. 14d, click on OK</b>
![image](https://github.com/nikhatparvin/VLSI_and_E-CAD_LAB/assets/164909726/26c47e4a-678c-4dd3-bac7-69ea8a484401)
<br/>
Fig. 14d
<br/>
<br/><b>step14e: After clicking on OK , it will show-up as shown in Fig. 14e, click on Yes</b>
![image](https://github.com/nikhatparvin/VLSI_and_E-CAD_LAB/assets/164909726/0c974204-6c35-46c1-b57a-834dc187de3e)
<br/>
Fig. 14e
<br/>
<br/><b>step15: After clicking on Yes , it will show-up as shown in Fig. 15, Expand the way shown with rounded black circles by following the numbering and then double click on the name of the testbench to view it as shown in righthand side tab. here you write your testbench</b>
![image](https://github.com/nikhatparvin/VLSI_and_E-CAD_LAB/assets/164909726/ab32d563-f5d6-43ce-98bf-ae3a049be301)
<br/>
Fig. 15
<br/>
<br/><b>step16: After editing save the file as shown in Fig. 16</b>
![image](https://github.com/nikhatparvin/VLSI_and_E-CAD_LAB/assets/164909726/3f872b68-eaba-4c52-b724-854335a31146)
<br/>
Fig. 16
<br/>
