
istflow -prj "C:/Users/SEC29/Desktop/i2s_iot/rvl_test/i2s_rvl.rvl" -design "i2s_rvltest_impl1.rvp" 
Copyright (c) 2001-2013 Lattice Semiconductor Corporation. All rights reserved.
Check Reveal Inserter settings...
    <postMsg mid="2120344" type="Info"    dynamic="1" navigation="0" arg0="2"  />
    <postMsg mid="2120346" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Design Rule Check PASSED.
Finished checking Reveal Inserter settings.
Generating core template(s)...
Parameters loaded ok.
No optional files required.
IP template generation completed ok.

Finished running Tcl command: "C:/lscc/diamond/3.9_x64/tcltk/bin/tclsh" "C:/Users/SEC29/Desktop/i2s_iot/rvl_test/impl1/reveal_workspace/tmpreveal/i2s_rvl_generate.tcl".
all messages logged in file C:/Users/SEC29/Desktop/i2s_iot/rvl_test/impl1/reveal_error.log

Analyzing Verilog file C:/Users/SEC29/Desktop/i2s_iot/rvl_test/impl1/reveal_workspace/i2s_rvl/top_la0_bb.v. VERI-1482
all messages logged in file C:/Users/SEC29/Desktop/i2s_iot/rvl_test/impl1/reveal_error.log

Analyzing Verilog file C:/Users/SEC29/Desktop/i2s_iot/rvl_test/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.v. VERI-1482
Analyzing Verilog file C:/Users/SEC29/Desktop/i2s_iot/rvl_test/top_i2stest.v. VERI-1482
Analyzing Verilog file C:/Users/SEC29/Desktop/i2s_iot/rvl_test/i2s_cont.v. VERI-1482
Analyzing Verilog file C:/Users/SEC29/Desktop/i2s_iot/rvl_test/i2s_rx.v. VERI-1482
Analyzing Verilog file C:/Users/SEC29/Desktop/i2s_iot/rvl_test/clk_div.v. VERI-1482
Analyzing Verilog file C:/Users/SEC29/Desktop/i2s_iot/rvl_test/pll1.v. VERI-1482
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/Users/SEC29/Desktop/i2s_iot/rvl_test/top_i2stest.v(1): " arg1="top" arg2="C:/Users/SEC29/Desktop/i2s_iot/rvl_test/top_i2stest.v" arg3="1"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="C:/Users/SEC29/Desktop/i2s_iot/rvl_test/top_i2stest.v(89): " arg1="top" arg2="C:/Users/SEC29/Desktop/i2s_iot/rvl_test/top_i2stest.v" arg3="89"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="C:/Users/SEC29/Desktop/i2s_iot/rvl_test/i2s_cont.v(82): " arg1="I2S_Controller_uniq_1" arg2="C:/Users/SEC29/Desktop/i2s_iot/rvl_test/i2s_cont.v" arg3="82"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="C:/Users/SEC29/Desktop/i2s_iot/rvl_test/i2s_cont.v(82): " arg1="I2S_Controller_uniq_2" arg2="C:/Users/SEC29/Desktop/i2s_iot/rvl_test/i2s_cont.v" arg3="82"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="C:/Users/SEC29/Desktop/i2s_iot/rvl_test/pll1.v(104): " arg1="pll1_uniq_1" arg2="C:/Users/SEC29/Desktop/i2s_iot/rvl_test/pll1.v" arg3="104"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="C:/Users/SEC29/Desktop/i2s_iot/rvl_test/clk_div.v(37): " arg1="clk_div_uniq_1" arg2="C:/Users/SEC29/Desktop/i2s_iot/rvl_test/clk_div.v" arg3="37"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="C:/Users/SEC29/Desktop/i2s_iot/rvl_test/i2s_rx.v(180): " arg1="i2s_rx_uniq_1" arg2="C:/Users/SEC29/Desktop/i2s_iot/rvl_test/i2s_rx.v" arg3="180"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="C:/Users/SEC29/Desktop/i2s_iot/rvl_test/i2s_rx.v(180): " arg1="i2s_rx_uniq_2" arg2="C:/Users/SEC29/Desktop/i2s_iot/rvl_test/i2s_rx.v" arg3="180"  />
(VERI-1491) Pretty printing all modules in library work to file C:/Users/SEC29/Desktop/i2s_iot/rvl_test/impl1/reveal_workspace/tmpreveal/top_rvl.v
Lpf file 'C:/Users/SEC29/Desktop/i2s_iot/rvl_test/i2s_rvltest.lpf' is updated.

synthesis -f "i2s_rvltest_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 15 15:46:36 2017


Command Line:  synthesis -f i2s_rvltest_impl1_lattice.synproj -gui -msgset C:/Users/SEC29/Desktop/i2s_iot/rvl_test/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO3L.
The -s option is 5.
The -t option is CABGA256.
The -d option is LCMXO3L-6900C.
Using package CABGA256.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO3L

### Device  : LCMXO3L-6900C

### Package : CABGA256

### Speed   : 5

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.9_x64/ispfpga/xo3c00a/data (searchpath added)
-p C:/Users/SEC29/Desktop/i2s_iot/rvl_test/impl1 (searchpath added)
-p C:/Users/SEC29/Desktop/i2s_iot/rvl_test (searchpath added)
-p C:/Users/SEC29/Desktop/i2s_iot/rvl_test/impl1/reveal_workspace/i2s_rvl (searchpath added)
Key file = C:/lscc/diamond/3.9_x64/module/reveal/document/reveal_test.dat
File C:/lscc/diamond/3.9_x64/module/reveal/src/ertl/ertl.v is encrypted

File C:/lscc/diamond/3.9_x64/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v is encrypted

File C:/lscc/diamond/3.9_x64/module/reveal/src/ertl/JTAG_SOFT.v is encrypted

Verilog design file = C:/lscc/diamond/3.9_x64/cae_library/synthesis/verilog/pmi_def.v
Verilog design file = C:/lscc/diamond/3.9_x64/module/reveal/src/ertl/ertl.v
Verilog design file = C:/lscc/diamond/3.9_x64/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v
Verilog design file = C:/lscc/diamond/3.9_x64/module/reveal/src/rvl_j2w_module/wb2sci.v
Verilog design file = C:/lscc/diamond/3.9_x64/module/reveal/src/ertl/JTAG_SOFT.v
Verilog design file = C:/Users/SEC29/Desktop/i2s_iot/rvl_test/impl1/reveal_workspace/tmpreveal/top_la0_trig_gen.v
Verilog design file = C:/Users/SEC29/Desktop/i2s_iot/rvl_test/impl1/reveal_workspace/tmpreveal/top_la0_gen.v
Verilog design file = C:/Users/SEC29/Desktop/i2s_iot/rvl_test/impl1/reveal_workspace/tmpreveal/top_rvl.v
NGD file = i2s_rvltest_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/diamond/3.9_x64/cae_library/synthesis/verilog/pmi_def.v. VERI-1482
Analyzing Verilog file c:/lscc/diamond/3.9_x64/module/reveal/src/rvl_j2w_module/wb2sci.v. VERI-1482
Analyzing Verilog file c:/users/sec29/desktop/i2s_iot/rvl_test/impl1/reveal_workspace/tmpreveal/top_la0_trig_gen.v. VERI-1482
Analyzing Verilog file c:/users/sec29/desktop/i2s_iot/rvl_test/impl1/reveal_workspace/tmpreveal/top_la0_gen.v. VERI-1482
Analyzing Verilog file c:/users/sec29/desktop/i2s_iot/rvl_test/impl1/reveal_workspace/tmpreveal/top_rvl.v. VERI-1482
Analyzing Verilog file .__ydixd0.v. VERI-1482
Top module name (Verilog): top
Last elaborated design is top()
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Top-level module name = top.
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/users/sec29/desktop/i2s_iot/rvl_test/impl1/reveal_workspace/tmpreveal/top_rvl.v(77): " arg1="port2" arg2="c:/users/sec29/desktop/i2s_iot/rvl_test/impl1/reveal_workspace/tmpreveal/top_rvl.v" arg3="77"  />



######## GSR will not be inferred because the gsr attribute is present in either the top or sub module or because an instantiated GSR is present.
Duplicate register/latch removal. \top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_i0_i12 is a one-to-one match with \top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_i0_i13.
Duplicate register/latch removal. \top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_i0_i15 is a one-to-one match with \top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_i0_i12.
Applying 1.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
top_prim.v file will not be written because encrypted design file is being used

Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/data/neoprims.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/data/neomacro.ngl'...
Loading NGO design 'lngotmp/pmi_ram_dpxbnonesadr11211211528818.ngo'...
Loading NGO design 'lngotmp/pmi_ram_dpxbnonesadr1101024110102411e25311.ngo'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design 'C:/lscc/diamond/3.9_x64/ispfpga/xo3c00a/data/xo2chub.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/jupdate[0]" arg2="top_reveal_coretop_instance/jupdate[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/tdoa" arg2="xo2chub/tdoa"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/cdn" arg2="xo2chub/cdn"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/ip_enable[15]" arg2="xo2chub/ip_enable[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/genblk7.un1_jtagf_u" arg2="xo2chub/genblk7.un1_jtagf_u"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/genblk7.un1_jtagf_u_1" arg2="xo2chub/genblk7.un1_jtagf_u_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/bit_count_cry_0_S0[0]" arg2="xo2chub/bit_count_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/bit_count_cry_0_COUT[3]" arg2="xo2chub/bit_count_cry_0_COUT[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/rom_rd_addr_cry_0_S0[0]" arg2="xo2chub/rom_rd_addr_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/rom_rd_addr_s_0_S1[7]" arg2="xo2chub/rom_rd_addr_s_0_S1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/rom_rd_addr_s_0_COUT[7]" arg2="xo2chub/rom_rd_addr_s_0_COUT[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_16_0_0_S0" arg2="xo2chub/jtdo2_int_prm_16_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_16_0_0_S1" arg2="xo2chub/jtdo2_int_prm_16_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_15_0_0_S0" arg2="xo2chub/jtdo2_int_prm_15_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_15_0_0_S1" arg2="xo2chub/jtdo2_int_prm_15_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_13_0_0_S0" arg2="xo2chub/jtdo2_int_prm_13_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_13_0_0_S1" arg2="xo2chub/jtdo2_int_prm_13_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_11_0_0_S0" arg2="xo2chub/jtdo2_int_prm_11_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_11_0_0_S1" arg2="xo2chub/jtdo2_int_prm_11_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_9_0_0_S0" arg2="xo2chub/jtdo2_int_prm_9_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_9_0_0_S1" arg2="xo2chub/jtdo2_int_prm_9_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_7_0_0_S0" arg2="xo2chub/jtdo2_int_prm_7_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_7_0_0_S1" arg2="xo2chub/jtdo2_int_prm_7_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_5_0_0_S0" arg2="xo2chub/jtdo2_int_prm_5_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_5_0_0_S1" arg2="xo2chub/jtdo2_int_prm_5_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_3_0_0_S0" arg2="xo2chub/jtdo2_int_prm_3_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_3_0_0_S1" arg2="xo2chub/jtdo2_int_prm_3_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_1_0_0_S0" arg2="xo2chub/jtdo2_int_prm_1_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_1_0_0_COUT" arg2="xo2chub/jtdo2_int_prm_1_0_0_COUT"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="29"  />

Design Results:
   1122 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file i2s_rvltest_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 400 of 7485 (5 % )
CCU2D => 63
EHXPLLJ => 1
FD1P3AX => 20
FD1P3BX => 34
FD1P3DX => 294
FD1S3DX => 52
GSR => 1
IB => 2
INV => 2
L6MUX21 => 1
LUT4 => 481
OB => 39
OSCH => 1
PFUMX => 35
pmi_ram_dpXbnonesadr1101024110102411e25311 => 1
pmi_ram_dpXbnonesadr11211211528818 => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
jtagconn16 => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 5
  Net : my_pll/rvl_clk, loads : 155
  Net : my_pll/mclk_c, loads : 85
  Net : div8/o_sck_out_c, loads : 9
  Net : osc_clk, loads : 1
  Net : top_reveal_coretop_instance/jtck[0], loads : 1
Clock Enable Nets
Number of Clock Enables: 53
Top 10 highest fanout Clock Enables:
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_502_enable_88, loads : 35
  Net : top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_87, loads : 20
  Net : top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d, loads : 17
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_502_enable_61, loads : 16
  Net : top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jtck_N_502_enable_112, loads : 16
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_502_enable_21, loads : 16
  Net : top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int_0__N_1258, loads : 11
  Net : top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_96, loads : 10
  Net : top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_69, loads : 10
  Net : top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d3, loads : 3
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : top_reveal_coretop_instance/jtck_N_502, loads : 156
  Net : top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jrstn_N_500, loads : 149
  Net : top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/n7335, loads : 135
  Net : i_sys_rst, loads : 93
  Net : port1/mclk_c_enable_81, loads : 50
  Net : top_reveal_coretop_instance/ip_enable[0], loads : 43
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr[0], loads : 42
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr[1], loads : 35
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_502_enable_88, loads : 35
  Net : port1/mclk_c_enable_35, loads : 33
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk3 [get_nets o_sck_out_c]             |    1.000 MHz|  175.778 MHz|     4  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets mclk_c]                  |    1.000 MHz|  174.734 MHz|    17  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets rvl_clk]                 |    1.000 MHz|   88.794 MHz|     7  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets                          |             |             |
\top_reveal_coretop_instance/jtck[0]]   |    1.000 MHz|   65.295 MHz|    12  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 72.965  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.781  secs
--------------------------------------------------------------

map -a "MachXO3L" -p LCMXO3L-6900C -t CABGA256 -s 5 -oc Commercial   "i2s_rvltest_impl1.ngd" -o "i2s_rvltest_impl1_map.ncd" -pr "i2s_rvltest_impl1.prf" -mp "i2s_rvltest_impl1.mrp" -lpf "C:/Users/SEC29/Desktop/i2s_iot/rvl_test/impl1/i2s_rvltest_impl1.lpf" -lpf "C:/Users/SEC29/Desktop/i2s_iot/rvl_test/i2s_rvltest.lpf" -c 0            
map:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: i2s_rvltest_impl1.ngd
   Picdevice="LCMXO3L-6900C"

   Pictype="CABGA256"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO3L-6900CCABGA256, Performance used: 5.

Loading device for application map from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.16.

Running general design DRC...

Removing unused logic...

Optimizing...

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="i_sys_rst"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/pmi_ram_dpXO3Lbinarynonespeedasyncdisablereg112112/pmi_ram_dpXbnonesadr11211211528818_0_0_0"  />



Design Summary:
   Number of registers:    451 out of  7485 (6%)
      PFU registers:          451 out of  6864 (7%)
      PIO registers:            0 out of   621 (0%)
   Number of SLICEs:       329 out of  3432 (10%)
      SLICEs as Logic/ROM:    329 out of  3432 (10%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         80 out of  3432 (2%)
   Number of LUT4s:        645 out of  6864 (9%)
      Number used as logic LUTs:        485
      Number used as distributed RAM:     0
      Number used as ripple logic:      160
      Number used as shift registers:     0
   Number of PIO sites used: 41 + 4(JTAG) out of 207 (22%)
   Number of block RAMs:  2 out of 26 (8%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      Yes
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  5
     Net mclk_c: 43 loads, 43 rising, 0 falling (Driver: my_pll/PLLInst_0 )
     Net o_sck_out_c: 6 loads, 2 rising, 4 falling (Driver: div8/clk_track_12 )
     Net osc_clk: 1 loads, 1 rising, 0 falling (Driver: OSCH_inst )
     Net jtaghub16_jtck: 127 loads, 0 rising, 127 falling (Driver: xo2chub/genblk7.jtagf_u )
     Net rvl_clk_keep_keep_2: 95 loads, 95 rising, 0 falling (Driver: my_pll/PLLInst_0 )
   Number of Clock Enables:  56
     Net top_reveal_coretop_instance/jtck_N_502_enable_52: 3 loads, 3 LSLICEs
     Net jtaghub16_jupdate: 8 loads, 8 LSLICEs
     Net jtaghub16_ip_enable0: 11 loads, 11 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/op_code_2__N_833: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/clk[0]_N_keep_enable_105: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/clk[0]_N_keep_enable_109: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/cnt_contig_reg_wen: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/next_then_reg_wen: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/clk[0]_N_keep_enable_60: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jtck_N_502_enable_112: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/num_then_wen: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_99: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/clk[0]_N_keep_enable_98: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/clk[0]_N_keep_enable_100: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/reg0_read_N_1138: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/clk[0]_N_keep_enable_102: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/jtck_N_502_enable_4: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_first_rd_d3: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_87: 10 loads, 10 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/clk[0]_N_keep_enable_35: 6 loads, 6 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/clk[0]_N_keep_enable_44: 5 loads, 5 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtck_N_502_enable_97: 5 loads, 5 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtck_N_502_enable_29: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/jtck_N_502_enable_30: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/jtck_N_502_enable_31: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int_0__N_1258: 5 loads, 5 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_5: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_69: 5 loads, 5 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/clk[0]_N_keep_enable_78: 5 loads, 5 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_96: 5 loads, 5 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d: 4 loads, 4 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtck_N_502_enable_113: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/jtck_N_502_enable_53: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtck_N_502_enable_114: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/clk[0]_N_keep_enable_101: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_24: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_23: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_107: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_103: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_104: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_106: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_108: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_502_enable_21: 9 loads, 9 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_502_enable_88: 24 loads, 24 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_502_enable_61: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_502_enable_62: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_502_enable_22: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_502_enable_23: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_502_enable_25: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_502_enable_28: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_502_enable_41: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_502_enable_50: 1 loads, 1 LSLICEs
     Net port1/mclk_c_enable_81: 25 loads, 25 LSLICEs
     Net port1/mclk_c_enable_35: 16 loads, 16 LSLICEs
     Net xo2chub/id_enable_0_sqmuxa: 1 loads, 1 LSLICEs
     Net xo2chub/er1_shift_reg8: 12 loads, 12 LSLICEs
   Number of local set/reset loads for net i_sys_rst merged into GSR:  93
   Number of LSRs:  3
     Net rst: 1 loads, 0 LSLICEs
     Net jtaghub16_jrstn: 122 loads, 122 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/n7335: 86 loads, 84 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net jtaghub16_jrstn: 128 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/n7335: 86 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/addr[0]: 43 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/addr[1]: 36 loads
     Net jtaghub16_jshift: 34 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/addr[2]: 32 loads
     Net jtaghub16_ip_enable0: 31 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/armed: 29 loads
     Net top_reveal_coretop_instance/jshift_d1: 26 loads
     Net port1/mclk_c_enable_81: 25 loads
 

   Number of warnings:  2
   Number of errors:    0



Total CPU Time: 1 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 63 MB

Dumping design to file i2s_rvltest_impl1_map.ncd.

ncd2vdb "i2s_rvltest_impl1_map.ncd" ".vdbs/i2s_rvltest_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.

mpartrce -p "i2s_rvltest_impl1.p2t" -f "i2s_rvltest_impl1.p3t" -tf "i2s_rvltest_impl1.pt" "i2s_rvltest_impl1_map.ncd" "i2s_rvltest_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "i2s_rvltest_impl1_map.ncd"
Wed Mar 15 15:46:44 2017

PAR: Place And Route Diamond (64-bit) 3.9.0.99.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/SEC29/Desktop/i2s_iot/rvl_test/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF i2s_rvltest_impl1_map.ncd i2s_rvltest_impl1.dir/5_1.ncd i2s_rvltest_impl1.prf
Preference file: i2s_rvltest_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file i2s_rvltest_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application par from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Final          Version 37.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   41+4(JTAG)/336     13% used
                  41+4(JTAG)/207     22% bonded

   SLICE            329/3432          9% used

   GSR                1/1           100% used
   OSC                1/1           100% used
   JTAG               1/1           100% used
   EBR                2/26            7% used
   PLL                1/2            50% used


INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
Number of Signals: 1103
Number of Connections: 3052
    <postMsg mid="61001101" type="Warning" dynamic="0" navigation="0"  />
    <postMsg mid="61061045" type="Warning" dynamic="0" navigation="0"  />

Pin Constraint Summary:
   8 out of 41 pins locked (19% locked).

The following 4 signals are selected to use the primary clock routing resources:
    my_pll/CLKOP (driver: my_pll/PLLInst_0, clk load #: 0)
    mclk_c (driver: my_pll/PLLInst_0, clk load #: 43)
    jtaghub16_jtck (driver: xo2chub/genblk7.jtagf_u, clk load #: 127)
    rvl_clk_keep_keep_2 (driver: my_pll/PLLInst_0, clk load #: 95)


The following 8 signals are selected to use the secondary clock routing resources:
    jtaghub16_jrstn (driver: xo2chub/genblk7.jtagf_u, clk load #: 0, sr load #: 122, ce load #: 0)
    top_reveal_coretop_instance/top_la0_inst_0/n7335 (driver: top_reveal_coretop_instance/top_la0_inst_0/SLICE_424, clk load #: 0, sr load #: 86, ce load #: 0)
    port1/mclk_c_enable_81 (driver: SLICE_81, clk load #: 0, sr load #: 0, ce load #: 25)
    top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_502_enable_88 (driver: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_427, clk load #: 0, sr load #: 0, ce load #: 24)
    port1/mclk_c_enable_35 (driver: SLICE_328, clk load #: 0, sr load #: 0, ce load #: 16)
    o_sck_out_c (driver: SLICE_81, clk load #: 6, sr load #: 0, ce load #: 0)
    xo2chub/er1_shift_reg8 (driver: SLICE_439, clk load #: 0, sr load #: 0, ce load #: 12)
    jtaghub16_ip_enable0 (driver: SLICE_4, clk load #: 0, sr load #: 0, ce load #: 11)

Signal i_sys_rst is selected as Global Set/Reset.
.
Starting Placer Phase 0.
.................
Finished Placer Phase 0.  REAL time: 2 secs 

Starting Placer Phase 1.
...................
Placer score = 686466.
Finished Placer Phase 1.  REAL time: 9 secs 

Starting Placer Phase 2.
.
Placer score =  673456
Finished Placer Phase 2.  REAL time: 10 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 1 out of 2 (50%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "my_pll/CLKOP" from CLKOP on comp "my_pll/PLLInst_0" on PLL site "LPLL", clk load = 0
  PRIMARY "mclk_c" from CLKOS on comp "my_pll/PLLInst_0" on PLL site "LPLL", clk load = 43
  PRIMARY "jtaghub16_jtck" from JTCK on comp "xo2chub/genblk7.jtagf_u" on site "JTAG", clk load = 127
  PRIMARY "rvl_clk_keep_keep_2" from CLKOS2 on comp "my_pll/PLLInst_0" on PLL site "LPLL", clk load = 95
  SECONDARY "jtaghub16_jrstn" from JRSTN on comp "xo2chub/genblk7.jtagf_u" on site "JTAG", clk load = 0, ce load = 0, sr load = 122
  SECONDARY "top_reveal_coretop_instance/top_la0_inst_0/n7335" from F0 on comp "top_reveal_coretop_instance/top_la0_inst_0/SLICE_424" on site "R14C18D", clk load = 0, ce load = 0, sr load = 86
  SECONDARY "port1/mclk_c_enable_81" from F1 on comp "SLICE_81" on site "R21C20A", clk load = 0, ce load = 25, sr load = 0
  SECONDARY "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_502_enable_88" from F1 on comp "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_427" on site "R14C18C", clk load = 0, ce load = 24, sr load = 0
  SECONDARY "port1/mclk_c_enable_35" from F1 on comp "SLICE_328" on site "R21C18D", clk load = 0, ce load = 16, sr load = 0
  SECONDARY "o_sck_out_c" from Q0 on comp "SLICE_81" on site "R21C20A", clk load = 6, ce load = 0, sr load = 0
  SECONDARY "xo2chub/er1_shift_reg8" from F0 on comp "SLICE_439" on site "R12C18C", clk load = 0, ce load = 12, sr load = 0
  SECONDARY "jtaghub16_ip_enable0" from Q0 on comp "SLICE_4" on site "R21C17C", clk load = 0, ce load = 11, sr load = 0

  PRIMARY  : 4 out of 8 (50%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   41 + 4(JTAG) out of 336 (13.4%) PIO sites used.
   41 + 4(JTAG) out of 207 (21.7%) bonded PIO sites used.
   Number of PIO comps: 41; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 10 / 51 ( 19%) | 2.5V       | -         |
| 1        | 10 / 52 ( 19%) | 2.5V       | -         |
| 2        | 16 / 52 ( 30%) | 2.5V       | -         |
| 3        | 3 / 16 ( 18%)  | 2.5V       | -         |
| 4        | 1 / 16 (  6%)  | 2.5V       | -         |
| 5        | 1 / 20 (  5%)  | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 9 secs 

Dumping design to file i2s_rvltest_impl1.dir/5_1.ncd.

0 connections routed; 3052 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=osc_clk loads=1 clock_loads=1"  />

Completed router resource preassignment. Real time: 12 secs 

Start NBR router at 15:46:56 03/15/17

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 15:46:56 03/15/17

Start NBR section for initial routing at 15:46:56 03/15/17
Level 1, iteration 1
3(0.00%) conflicts; 2123(69.56%) untouched conns; 1381877 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.838ns/-1381.878ns; real time: 12 secs 
Level 2, iteration 1
38(0.01%) conflicts; 1968(64.48%) untouched conns; 1112904 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.859ns/-1112.905ns; real time: 12 secs 
Level 3, iteration 1
31(0.01%) conflicts; 1537(50.36%) untouched conns; 1117818 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.901ns/-1117.819ns; real time: 13 secs 
Level 4, iteration 1
103(0.03%) conflicts; 0(0.00%) untouched conn; 1135859 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.908ns/-1135.860ns; real time: 13 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 15:46:57 03/15/17
Level 1, iteration 1
10(0.00%) conflicts; 157(5.14%) untouched conns; 1143156 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.908ns/-1143.156ns; real time: 13 secs 
Level 4, iteration 1
63(0.02%) conflicts; 0(0.00%) untouched conn; 1139148 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.908ns/-1139.148ns; real time: 14 secs 
Level 4, iteration 2
38(0.01%) conflicts; 0(0.00%) untouched conn; 1140116 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.908ns/-1140.116ns; real time: 14 secs 
Level 4, iteration 3
24(0.01%) conflicts; 0(0.00%) untouched conn; 1155227 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.914ns/-1155.228ns; real time: 14 secs 
Level 4, iteration 4
11(0.00%) conflicts; 0(0.00%) untouched conn; 1155227 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.914ns/-1155.228ns; real time: 14 secs 
Level 4, iteration 5
6(0.00%) conflicts; 0(0.00%) untouched conn; 1174509 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.001ns/-1174.509ns; real time: 14 secs 
Level 4, iteration 6
4(0.00%) conflicts; 0(0.00%) untouched conn; 1174509 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.001ns/-1174.509ns; real time: 14 secs 
Level 4, iteration 7
3(0.00%) conflicts; 0(0.00%) untouched conn; 1179228 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.001ns/-1179.228ns; real time: 14 secs 
Level 4, iteration 8
1(0.00%) conflict; 0(0.00%) untouched conn; 1179228 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.001ns/-1179.228ns; real time: 14 secs 
Level 4, iteration 9
0(0.00%) conflict; 0(0.00%) untouched conn; 1185763 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.001ns/-1185.763ns; real time: 14 secs 

Start NBR section for performance tuning (iteration 1) at 15:46:58 03/15/17
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 1185763 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.001ns/-1185.763ns; real time: 14 secs 

Start NBR section for re-routing at 15:46:58 03/15/17
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 1185763 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.001ns/-1185.763ns; real time: 14 secs 

Start NBR section for post-routing at 15:46:58 03/15/17

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 553 (18.12%)
  Estimated worst slack<setup> : -5.001ns
  Timing score<setup> : 3164540
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=osc_clk loads=1 clock_loads=1"  />

Total CPU time 14 secs 
Total REAL time: 15 secs 
Completely routed.
End of route.  3052 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 3164540 

Dumping design to file i2s_rvltest_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -5.001
PAR_SUMMARY::Timing score<setup/<ns>> = 3164.540
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.284
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 15 secs 
Total REAL time to completion: 16 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "i2s_rvltest_impl1.t2b" -w "i2s_rvltest_impl1.ncd" "i2s_rvltest_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.9.0.99.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file i2s_rvltest_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application Bitgen from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Final          Version 37.4.

Running DRC.
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
DRC detected 0 errors and 0 warnings.
Reading Preference File from i2s_rvltest_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 DUALBOOTGOLDEN  |                     INTERNAL**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "i2s_rvltest_impl1.bit".
