

================================================================
== Vitis HLS Report for 'block_mm_Pipeline_loadA'
================================================================
* Date:           Mon Jul 28 11:58:59 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        block_mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.127 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  50.000 ns|  50.000 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loadA   |        8|        8|         2|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       25|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       11|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       11|       70|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_132_p2         |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln28_fu_126_p2        |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  25|          10|           9|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |Arows_blk_n              |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    4|          8|
    |i_fu_56                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_2_reg_195              |  4|   0|    4|          0|
    |i_fu_56                  |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   11|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|                                RTL Ports                               | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                                                                  |   in|    1|  ap_ctrl_hs|                                        block_mm_Pipeline_loadA|  return value|
|ap_rst                                                                  |   in|    1|  ap_ctrl_hs|                                        block_mm_Pipeline_loadA|  return value|
|ap_start                                                                |   in|    1|  ap_ctrl_hs|                                        block_mm_Pipeline_loadA|  return value|
|ap_done                                                                 |  out|    1|  ap_ctrl_hs|                                        block_mm_Pipeline_loadA|  return value|
|ap_idle                                                                 |  out|    1|  ap_ctrl_hs|                                        block_mm_Pipeline_loadA|  return value|
|ap_ready                                                                |  out|    1|  ap_ctrl_hs|                                        block_mm_Pipeline_loadA|  return value|
|Arows_dout                                                              |   in|  128|     ap_fifo|                                                          Arows|       pointer|
|Arows_empty_n                                                           |   in|    1|     ap_fifo|                                                          Arows|       pointer|
|Arows_read                                                              |  out|    1|     ap_fifo|                                                          Arows|       pointer|
|block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_address0    |  out|    3|   ap_memory|    block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A|         array|
|block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_ce0         |  out|    1|   ap_memory|    block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A|         array|
|block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_we0         |  out|    1|   ap_memory|    block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A|         array|
|block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_d0          |  out|   32|   ap_memory|    block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A|         array|
|block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_address0  |  out|    3|   ap_memory|  block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1|         array|
|block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_ce0       |  out|    1|   ap_memory|  block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1|         array|
|block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_we0       |  out|    1|   ap_memory|  block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1|         array|
|block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_d0        |  out|   32|   ap_memory|  block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1|         array|
|block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_address0  |  out|    3|   ap_memory|  block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2|         array|
|block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_ce0       |  out|    1|   ap_memory|  block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2|         array|
|block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_we0       |  out|    1|   ap_memory|  block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2|         array|
|block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_d0        |  out|   32|   ap_memory|  block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2|         array|
|block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_address0  |  out|    3|   ap_memory|  block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3|         array|
|block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_ce0       |  out|    1|   ap_memory|  block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3|         array|
|block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_we0       |  out|    1|   ap_memory|  block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3|         array|
|block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_d0        |  out|   32|   ap_memory|  block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3|         array|
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

