// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="convolution_filter,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=12.500000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.210000,HLS_SYN_LAT=310601,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=32,HLS_SYN_FF=3080,HLS_SYN_LUT=3139,HLS_VERSION=2019_1}" *)

module convolution_filter (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_img_V_TDATA,
        in_img_V_TVALID,
        in_img_V_TREADY,
        out_img_V_TDATA,
        out_img_V_TVALID,
        out_img_V_TREADY,
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state34 = 3'd4;
parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] in_img_V_TDATA;
input   in_img_V_TVALID;
output   in_img_V_TREADY;
output  [7:0] out_img_V_TDATA;
output   out_img_V_TVALID;
input   out_img_V_TREADY;
input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1:0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;

reg ap_done;
reg ap_idle;
reg ap_ready;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] kernel_config_V_address0;
reg    kernel_config_V_ce0;
wire   [7:0] kernel_config_V_q0;
reg   [7:0] in_img_V_0_data_out;
wire    in_img_V_0_vld_in;
wire    in_img_V_0_vld_out;
wire    in_img_V_0_ack_in;
reg    in_img_V_0_ack_out;
reg   [7:0] in_img_V_0_payload_A;
reg   [7:0] in_img_V_0_payload_B;
reg    in_img_V_0_sel_rd;
reg    in_img_V_0_sel_wr;
wire    in_img_V_0_sel;
wire    in_img_V_0_load_A;
wire    in_img_V_0_load_B;
reg   [1:0] in_img_V_0_state;
wire    in_img_V_0_state_cmp_full;
reg   [7:0] out_img_V_1_data_out;
reg    out_img_V_1_vld_in;
wire    out_img_V_1_vld_out;
wire    out_img_V_1_ack_in;
wire    out_img_V_1_ack_out;
reg   [7:0] out_img_V_1_payload_A;
reg   [7:0] out_img_V_1_payload_B;
reg    out_img_V_1_sel_rd;
reg    out_img_V_1_sel_wr;
wire    out_img_V_1_sel;
wire    out_img_V_1_load_A;
wire    out_img_V_1_load_B;
reg   [1:0] out_img_V_1_state;
wire    out_img_V_1_state_cmp_full;
reg   [7:0] window_V_0_6;
reg   [7:0] window_V_1_6;
reg   [7:0] window_V_2_6;
reg   [7:0] window_V_3_6;
reg   [7:0] window_V_4_6;
reg   [7:0] window_V_5_6;
reg   [7:0] window_V_6_6;
reg   [7:0] kernel_sum_V;
reg   [7:0] kernel_off_V;
reg   [7:0] window_V_0_1;
reg   [7:0] window_V_0_2;
reg   [7:0] window_V_0_3;
reg   [7:0] window_V_0_4;
reg   [7:0] window_V_0_5;
reg   [7:0] window_V_1_1;
reg   [7:0] window_V_1_2;
reg   [7:0] window_V_1_3;
reg   [7:0] window_V_1_4;
reg   [7:0] window_V_1_5;
reg   [7:0] window_V_2_1;
reg   [7:0] window_V_2_2;
reg   [7:0] window_V_2_3;
reg   [7:0] window_V_2_4;
reg   [7:0] window_V_2_5;
reg   [7:0] window_V_3_1;
reg   [7:0] window_V_3_2;
reg   [7:0] window_V_3_3;
reg   [7:0] window_V_3_4;
reg   [7:0] window_V_3_5;
reg   [7:0] window_V_4_1;
reg   [7:0] window_V_4_2;
reg   [7:0] window_V_4_3;
reg   [7:0] window_V_4_4;
reg   [7:0] window_V_4_5;
reg   [7:0] window_V_5_1;
reg   [7:0] window_V_5_2;
reg   [7:0] window_V_5_3;
reg   [7:0] window_V_5_4;
reg   [7:0] window_V_5_5;
reg   [7:0] window_V_6_1;
reg   [7:0] window_V_6_2;
reg   [7:0] window_V_6_3;
reg   [7:0] window_V_6_4;
reg   [7:0] window_V_6_5;
wire   [9:0] line_buffer_V_0_address0;
reg    line_buffer_V_0_ce0;
wire   [7:0] line_buffer_V_0_q0;
reg    line_buffer_V_0_ce1;
reg    line_buffer_V_0_we1;
wire   [9:0] line_buffer_V_1_address0;
reg    line_buffer_V_1_ce0;
wire   [7:0] line_buffer_V_1_q0;
reg    line_buffer_V_1_ce1;
reg    line_buffer_V_1_we1;
wire   [9:0] line_buffer_V_2_address0;
reg    line_buffer_V_2_ce0;
wire   [7:0] line_buffer_V_2_q0;
reg    line_buffer_V_2_ce1;
reg    line_buffer_V_2_we1;
wire   [9:0] line_buffer_V_3_address0;
reg    line_buffer_V_3_ce0;
wire   [7:0] line_buffer_V_3_q0;
reg    line_buffer_V_3_ce1;
reg    line_buffer_V_3_we1;
wire   [9:0] line_buffer_V_4_address0;
reg    line_buffer_V_4_ce0;
wire   [7:0] line_buffer_V_4_q0;
reg    line_buffer_V_4_ce1;
reg    line_buffer_V_4_we1;
wire   [9:0] line_buffer_V_5_address0;
reg    line_buffer_V_5_ce0;
wire   [7:0] line_buffer_V_5_q0;
wire   [9:0] line_buffer_V_5_address1;
reg    line_buffer_V_5_ce1;
reg    line_buffer_V_5_we1;
reg  signed [7:0] kernel_V_0_0;
reg  signed [7:0] kernel_V_0_1;
reg   [7:0] kernel_V_0_2;
reg  signed [7:0] kernel_V_0_3;
reg  signed [7:0] kernel_V_0_4;
reg   [7:0] kernel_V_0_5;
reg  signed [7:0] kernel_V_0_6;
reg  signed [7:0] kernel_V_1_0;
reg   [7:0] kernel_V_1_1;
reg  signed [7:0] kernel_V_1_2;
reg  signed [7:0] kernel_V_1_3;
reg   [7:0] kernel_V_1_4;
reg  signed [7:0] kernel_V_1_5;
reg  signed [7:0] kernel_V_1_6;
reg   [7:0] kernel_V_2_0;
reg  signed [7:0] kernel_V_2_1;
reg  signed [7:0] kernel_V_2_2;
reg   [7:0] kernel_V_2_3;
reg  signed [7:0] kernel_V_2_4;
reg  signed [7:0] kernel_V_2_5;
reg   [7:0] kernel_V_2_6;
reg  signed [7:0] kernel_V_3_0;
reg  signed [7:0] kernel_V_3_1;
reg   [7:0] kernel_V_3_2;
reg  signed [7:0] kernel_V_3_3;
reg  signed [7:0] kernel_V_3_4;
reg   [7:0] kernel_V_3_5;
reg  signed [7:0] kernel_V_3_6;
reg  signed [7:0] kernel_V_4_0;
reg   [7:0] kernel_V_4_1;
reg  signed [7:0] kernel_V_4_2;
reg  signed [7:0] kernel_V_4_3;
reg   [7:0] kernel_V_4_4;
reg  signed [7:0] kernel_V_4_5;
reg  signed [7:0] kernel_V_4_6;
reg   [7:0] kernel_V_5_0;
reg  signed [7:0] kernel_V_5_1;
reg  signed [7:0] kernel_V_5_2;
reg   [7:0] kernel_V_5_3;
reg  signed [7:0] kernel_V_5_4;
reg  signed [7:0] kernel_V_5_5;
reg   [7:0] kernel_V_5_6;
reg  signed [7:0] kernel_V_6_0;
reg  signed [7:0] kernel_V_6_1;
reg   [7:0] kernel_V_6_2;
reg  signed [7:0] kernel_V_6_3;
reg   [7:0] kernel_V_6_4;
reg  signed [7:0] kernel_V_6_5;
reg   [7:0] kernel_V_6_6;
reg    in_img_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln116_fu_631_p2;
wire   [0:0] and_ln156_fu_830_p2;
reg    out_img_V_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter30;
reg   [0:0] and_ln164_reg_3124;
reg   [0:0] and_ln164_reg_3124_pp0_iter29_reg;
reg    ap_enable_reg_pp0_iter31;
reg   [0:0] and_ln164_reg_3124_pp0_iter30_reg;
reg   [18:0] indvar_flatten_reg_503;
reg   [18:0] iteration_0_reg_514;
reg   [8:0] row_0_reg_525;
reg   [18:0] iteration_1_reg_536;
reg   [9:0] col_0_reg_547;
reg   [0:0] icmp_ln116_reg_3026;
reg    ap_predicate_op154_read_state2;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
wire    ap_block_state14_pp0_stage0_iter12;
wire    ap_block_state15_pp0_stage0_iter13;
wire    ap_block_state16_pp0_stage0_iter14;
wire    ap_block_state17_pp0_stage0_iter15;
wire    ap_block_state18_pp0_stage0_iter16;
wire    ap_block_state19_pp0_stage0_iter17;
wire    ap_block_state20_pp0_stage0_iter18;
wire    ap_block_state21_pp0_stage0_iter19;
wire    ap_block_state22_pp0_stage0_iter20;
wire    ap_block_state23_pp0_stage0_iter21;
wire    ap_block_state24_pp0_stage0_iter22;
wire    ap_block_state25_pp0_stage0_iter23;
wire    ap_block_state26_pp0_stage0_iter24;
wire    ap_block_state27_pp0_stage0_iter25;
wire    ap_block_state28_pp0_stage0_iter26;
wire    ap_block_state29_pp0_stage0_iter27;
wire    ap_block_state30_pp0_stage0_iter28;
wire    ap_block_state31_pp0_stage0_iter29;
wire    ap_block_state32_pp0_stage0_iter30;
reg    ap_block_state32_io;
wire    ap_block_state33_pp0_stage0_iter31;
reg    ap_block_state33_io;
reg    ap_block_pp0_stage0_11001;
wire   [18:0] add_ln116_fu_637_p2;
wire   [9:0] select_ln156_1_fu_663_p3;
reg   [9:0] select_ln156_1_reg_3035;
wire   [18:0] select_ln116_fu_717_p3;
wire   [8:0] select_ln116_1_fu_725_p3;
wire   [0:0] icmp_ln123_fu_733_p2;
reg   [0:0] icmp_ln123_reg_3050;
wire   [0:0] icmp_ln133_fu_739_p2;
reg   [0:0] icmp_ln133_reg_3054;
wire   [0:0] icmp_ln135_fu_745_p2;
reg   [0:0] icmp_ln135_reg_3058;
wire   [2:0] trunc_ln180_fu_790_p1;
reg   [2:0] trunc_ln180_reg_3067;
wire   [2:0] trunc_ln180_1_fu_794_p1;
reg   [2:0] trunc_ln180_1_reg_3071;
wire   [0:0] icmp_ln145_fu_814_p2;
reg   [0:0] icmp_ln145_reg_3075;
reg   [9:0] line_buffer_V_0_addr_reg_3079;
reg   [9:0] line_buffer_V_1_addr_reg_3085;
reg   [9:0] line_buffer_V_2_addr_reg_3091;
reg   [9:0] line_buffer_V_3_addr_reg_3097;
reg   [9:0] line_buffer_V_4_addr_reg_3103;
reg   [0:0] and_ln156_reg_3114;
reg   [7:0] in_temp_V_reg_3118;
wire   [0:0] and_ln164_fu_848_p2;
reg   [0:0] and_ln164_reg_3124_pp0_iter1_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter2_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter3_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter4_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter5_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter6_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter7_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter8_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter9_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter10_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter11_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter12_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter13_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter14_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter15_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter16_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter17_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter18_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter19_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter20_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter21_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter22_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter23_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter24_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter25_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter26_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter27_reg;
reg   [0:0] and_ln164_reg_3124_pp0_iter28_reg;
wire   [18:0] add_ln171_fu_854_p2;
wire   [9:0] col_fu_860_p2;
reg   [7:0] in_temp_V_1_load_reg_3138;
reg   [7:0] window_V_5_6_loc_1_l_reg_3144;
reg   [7:0] window_V_4_6_loc_1_l_reg_3150;
reg   [7:0] window_V_3_6_loc_1_l_reg_3156;
reg   [7:0] window_V_2_6_loc_1_l_reg_3162;
reg   [7:0] window_V_1_6_loc_1_l_reg_3168;
reg   [7:0] window_V_0_6_loc_1_l_reg_3174;
reg   [7:0] kernel_sum_V_load_reg_3180;
reg  signed [7:0] kernel_sum_V_load_reg_3180_pp0_iter3_reg;
reg   [7:0] kernel_off_V_load_reg_3185;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter3_reg;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter4_reg;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter5_reg;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter6_reg;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter7_reg;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter8_reg;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter9_reg;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter10_reg;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter11_reg;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter12_reg;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter13_reg;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter14_reg;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter15_reg;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter16_reg;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter17_reg;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter18_reg;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter19_reg;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter20_reg;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter21_reg;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter22_reg;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter23_reg;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter24_reg;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter25_reg;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter26_reg;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter27_reg;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter28_reg;
reg   [7:0] kernel_off_V_load_reg_3185_pp0_iter29_reg;
wire  signed [17:0] grp_fu_2668_p3;
reg  signed [17:0] add_ln68_1_reg_3190;
reg    ap_enable_reg_pp0_iter2;
wire  signed [17:0] grp_fu_2685_p3;
reg  signed [17:0] add_ln68_3_reg_3195;
wire  signed [17:0] grp_fu_2702_p3;
reg  signed [17:0] add_ln68_6_reg_3200;
wire  signed [17:0] grp_fu_2719_p3;
reg  signed [17:0] add_ln68_8_reg_3205;
wire  signed [17:0] grp_fu_2736_p3;
reg  signed [17:0] add_ln68_12_reg_3210;
wire  signed [17:0] grp_fu_2753_p3;
reg  signed [17:0] add_ln68_14_reg_3215;
wire  signed [17:0] grp_fu_2770_p3;
reg  signed [17:0] add_ln68_17_reg_3220;
wire  signed [17:0] grp_fu_2787_p3;
reg  signed [17:0] add_ln68_19_reg_3225;
wire  signed [17:0] grp_fu_2804_p3;
reg  signed [17:0] add_ln68_24_reg_3230;
wire  signed [17:0] grp_fu_2821_p3;
reg  signed [17:0] add_ln68_26_reg_3235;
wire  signed [17:0] grp_fu_2838_p3;
reg  signed [17:0] add_ln68_29_reg_3240;
wire  signed [17:0] grp_fu_2855_p3;
reg  signed [17:0] add_ln68_31_reg_3245;
wire  signed [17:0] grp_fu_2872_p3;
reg  signed [17:0] add_ln68_35_reg_3250;
wire  signed [17:0] grp_fu_2889_p3;
reg  signed [17:0] add_ln68_37_reg_3255;
wire  signed [17:0] grp_fu_2906_p3;
reg  signed [17:0] add_ln68_40_reg_3260;
wire   [17:0] add_ln68_43_fu_2446_p2;
reg   [17:0] add_ln68_43_reg_3265;
wire   [21:0] add_ln68_47_fu_2640_p2;
reg   [21:0] add_ln68_47_reg_3270;
wire   [7:0] add_ln647_fu_2662_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_condition_pp0_exit_iter1_state3;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
wire   [63:0] zext_ln130_fu_785_p1;
wire   [63:0] zext_ln149_fu_820_p1;
wire   [63:0] zext_ln160_fu_1259_p1;
reg   [31:0] i_1_fu_306;
wire   [31:0] select_ln125_1_fu_777_p3;
reg   [31:0] j_1_fu_310;
wire   [31:0] add_ln131_fu_798_p2;
reg   [7:0] in_temp_V_1_fu_314;
reg   [7:0] window_V_5_6_loc_1_fu_318;
reg   [7:0] window_V_4_6_loc_1_fu_322;
reg   [7:0] window_V_3_6_loc_1_fu_326;
reg   [7:0] window_V_2_6_loc_1_fu_330;
reg   [7:0] window_V_1_6_loc_1_fu_334;
reg   [7:0] window_V_0_6_loc_1_fu_338;
wire  signed [15:0] temp_V_49_fu_2380_p2;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln117_fu_649_p2;
wire   [18:0] add_ln117_fu_643_p2;
wire   [8:0] add_ln116_1_fu_671_p2;
wire   [0:0] icmp_ln156_fu_677_p2;
wire   [0:0] icmp_ln156_1_fu_683_p2;
wire   [0:0] icmp_ln164_fu_697_p2;
wire   [0:0] icmp_ln164_2_fu_703_p2;
wire   [18:0] select_ln156_fu_655_p3;
wire   [0:0] icmp_ln125_fu_757_p2;
wire   [31:0] add_ln128_fu_763_p2;
wire   [31:0] select_ln125_fu_769_p3;
wire   [0:0] select_ln156_2_fu_689_p3;
wire   [0:0] select_ln156_3_fu_709_p3;
wire   [0:0] icmp_ln164_1_fu_842_p2;
wire  signed [7:0] temp_V_3_fu_1675_p0;
wire   [7:0] temp_V_3_fu_1675_p1;
wire  signed [15:0] temp_V_3_fu_1675_p2;
wire  signed [7:0] temp_V_6_fu_1720_p0;
wire   [7:0] temp_V_6_fu_1720_p1;
wire  signed [15:0] temp_V_6_fu_1720_p2;
wire  signed [7:0] temp_V_9_fu_1766_p0;
wire   [7:0] temp_V_9_fu_1766_p1;
wire  signed [15:0] temp_V_9_fu_1766_p2;
wire  signed [7:0] temp_V_12_fu_1812_p0;
wire   [7:0] temp_V_12_fu_1812_p1;
wire  signed [15:0] temp_V_12_fu_1812_p2;
wire  signed [7:0] temp_V_15_fu_1857_p0;
wire   [7:0] temp_V_15_fu_1857_p1;
wire  signed [15:0] temp_V_15_fu_1857_p2;
wire  signed [7:0] temp_V_18_fu_1903_p0;
wire   [7:0] temp_V_18_fu_1903_p1;
wire  signed [15:0] temp_V_18_fu_1903_p2;
wire  signed [7:0] temp_V_21_fu_1948_p0;
wire   [7:0] temp_V_21_fu_1948_p1;
wire  signed [15:0] temp_V_21_fu_1948_p2;
wire  signed [7:0] temp_V_24_fu_1994_p0;
wire   [7:0] temp_V_24_fu_1994_p1;
wire  signed [15:0] temp_V_24_fu_1994_p2;
wire  signed [7:0] temp_V_27_fu_2039_p0;
wire   [7:0] temp_V_27_fu_2039_p1;
wire  signed [15:0] temp_V_27_fu_2039_p2;
wire  signed [7:0] temp_V_30_fu_2085_p0;
wire   [7:0] temp_V_30_fu_2085_p1;
wire  signed [15:0] temp_V_30_fu_2085_p2;
wire  signed [7:0] temp_V_33_fu_2131_p0;
wire   [7:0] temp_V_33_fu_2131_p1;
wire  signed [15:0] temp_V_33_fu_2131_p2;
wire  signed [7:0] temp_V_36_fu_2176_p0;
wire   [7:0] temp_V_36_fu_2176_p1;
wire  signed [15:0] temp_V_36_fu_2176_p2;
wire  signed [7:0] temp_V_39_fu_2222_p0;
wire   [7:0] temp_V_39_fu_2222_p1;
wire  signed [15:0] temp_V_39_fu_2222_p2;
wire  signed [7:0] temp_V_42_fu_2267_p0;
wire   [7:0] temp_V_42_fu_2267_p1;
wire  signed [15:0] temp_V_42_fu_2267_p2;
wire  signed [7:0] temp_V_45_fu_2313_p0;
wire   [7:0] temp_V_45_fu_2313_p1;
wire  signed [15:0] temp_V_45_fu_2313_p2;
wire  signed [7:0] temp_V_47_fu_2347_p0;
wire   [7:0] temp_V_47_fu_2347_p1;
wire  signed [15:0] temp_V_47_fu_2347_p2;
wire  signed [7:0] temp_V_49_fu_2380_p0;
wire   [7:0] temp_V_49_fu_2380_p1;
wire  signed [16:0] grp_fu_2676_p3;
wire  signed [16:0] grp_fu_2693_p3;
wire  signed [16:0] grp_fu_2710_p3;
wire  signed [16:0] grp_fu_2727_p3;
wire  signed [16:0] grp_fu_2744_p3;
wire  signed [16:0] grp_fu_2761_p3;
wire  signed [16:0] grp_fu_2778_p3;
wire  signed [16:0] grp_fu_2795_p3;
wire  signed [16:0] grp_fu_2812_p3;
wire  signed [16:0] grp_fu_2829_p3;
wire  signed [16:0] grp_fu_2846_p3;
wire  signed [16:0] grp_fu_2863_p3;
wire  signed [16:0] grp_fu_2880_p3;
wire  signed [16:0] grp_fu_2897_p3;
wire  signed [16:0] grp_fu_2914_p3;
wire  signed [16:0] grp_fu_2923_p3;
wire  signed [16:0] grp_fu_2932_p3;
wire  signed [17:0] sext_ln68_42_fu_2440_p1;
wire  signed [17:0] sext_ln68_43_fu_2443_p1;
wire  signed [18:0] sext_ln68_2_fu_2452_p1;
wire  signed [18:0] sext_ln68_4_fu_2455_p1;
wire   [18:0] add_ln68_4_fu_2458_p2;
wire  signed [18:0] sext_ln68_7_fu_2468_p1;
wire  signed [18:0] sext_ln68_9_fu_2471_p1;
wire   [18:0] add_ln68_9_fu_2474_p2;
wire  signed [19:0] sext_ln68_5_fu_2464_p1;
wire  signed [19:0] sext_ln68_10_fu_2480_p1;
wire   [19:0] add_ln68_10_fu_2484_p2;
wire  signed [18:0] sext_ln68_13_fu_2494_p1;
wire  signed [18:0] sext_ln68_15_fu_2497_p1;
wire   [18:0] add_ln68_15_fu_2500_p2;
wire  signed [18:0] sext_ln68_18_fu_2510_p1;
wire  signed [18:0] sext_ln68_20_fu_2513_p1;
wire   [18:0] add_ln68_20_fu_2516_p2;
wire  signed [19:0] sext_ln68_16_fu_2506_p1;
wire  signed [19:0] sext_ln68_21_fu_2522_p1;
wire   [19:0] add_ln68_21_fu_2526_p2;
wire  signed [20:0] sext_ln68_11_fu_2490_p1;
wire  signed [20:0] sext_ln68_22_fu_2532_p1;
wire   [20:0] add_ln68_22_fu_2536_p2;
wire  signed [18:0] sext_ln68_25_fu_2546_p1;
wire  signed [18:0] sext_ln68_27_fu_2549_p1;
wire   [18:0] add_ln68_27_fu_2552_p2;
wire  signed [18:0] sext_ln68_30_fu_2562_p1;
wire  signed [18:0] sext_ln68_32_fu_2565_p1;
wire   [18:0] add_ln68_32_fu_2568_p2;
wire  signed [19:0] sext_ln68_28_fu_2558_p1;
wire  signed [19:0] sext_ln68_33_fu_2574_p1;
wire   [19:0] add_ln68_33_fu_2578_p2;
wire  signed [18:0] sext_ln68_36_fu_2588_p1;
wire  signed [18:0] sext_ln68_38_fu_2591_p1;
wire   [18:0] add_ln68_38_fu_2594_p2;
wire  signed [18:0] sext_ln68_41_fu_2604_p1;
wire  signed [18:0] sext_ln68_44_fu_2607_p1;
wire   [18:0] add_ln68_44_fu_2610_p2;
wire  signed [19:0] sext_ln68_39_fu_2600_p1;
wire  signed [19:0] sext_ln68_45_fu_2616_p1;
wire   [19:0] add_ln68_45_fu_2620_p2;
wire  signed [20:0] sext_ln68_34_fu_2584_p1;
wire  signed [20:0] sext_ln68_46_fu_2626_p1;
wire   [20:0] add_ln68_46_fu_2630_p2;
wire  signed [21:0] sext_ln68_23_fu_2542_p1;
wire  signed [21:0] sext_ln68_47_fu_2636_p1;
wire  signed [22:0] grp_fu_2652_p0;
wire   [7:0] grp_fu_2652_p2;
wire   [7:0] trunc_ln647_fu_2658_p1;
wire   [7:0] grp_fu_2668_p1;
wire   [7:0] grp_fu_2676_p1;
wire   [7:0] grp_fu_2685_p1;
wire   [7:0] grp_fu_2693_p1;
wire   [7:0] grp_fu_2702_p1;
wire   [7:0] grp_fu_2710_p1;
wire   [7:0] grp_fu_2719_p1;
wire   [7:0] grp_fu_2727_p1;
wire   [7:0] grp_fu_2736_p1;
wire   [7:0] grp_fu_2744_p1;
wire   [7:0] grp_fu_2753_p1;
wire   [7:0] grp_fu_2761_p1;
wire   [7:0] grp_fu_2770_p1;
wire   [7:0] grp_fu_2778_p1;
wire   [7:0] grp_fu_2787_p1;
wire   [7:0] grp_fu_2795_p1;
wire   [7:0] grp_fu_2804_p1;
wire   [7:0] grp_fu_2812_p1;
wire   [7:0] grp_fu_2821_p1;
wire   [7:0] grp_fu_2829_p1;
wire   [7:0] grp_fu_2838_p1;
wire   [7:0] grp_fu_2846_p1;
wire   [7:0] grp_fu_2855_p1;
wire   [7:0] grp_fu_2863_p1;
wire   [7:0] grp_fu_2872_p1;
wire   [7:0] grp_fu_2880_p1;
wire   [7:0] grp_fu_2889_p1;
wire   [7:0] grp_fu_2897_p1;
wire   [7:0] grp_fu_2906_p1;
wire   [7:0] grp_fu_2914_p1;
wire   [7:0] grp_fu_2923_p1;
wire   [7:0] grp_fu_2932_p1;
reg    grp_fu_2652_ce;
wire    ap_CS_fsm_state34;
reg    ap_block_state34;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [15:0] grp_fu_2668_p10;
wire   [15:0] grp_fu_2676_p10;
wire   [15:0] grp_fu_2685_p10;
wire   [15:0] grp_fu_2693_p10;
wire   [15:0] grp_fu_2702_p10;
wire   [15:0] grp_fu_2710_p10;
wire   [15:0] grp_fu_2719_p10;
wire   [15:0] grp_fu_2727_p10;
wire   [15:0] grp_fu_2736_p10;
wire   [15:0] grp_fu_2744_p10;
wire   [15:0] grp_fu_2753_p10;
wire   [15:0] grp_fu_2761_p10;
wire   [15:0] grp_fu_2770_p10;
wire   [15:0] grp_fu_2778_p10;
wire   [15:0] grp_fu_2787_p10;
wire   [15:0] grp_fu_2795_p10;
wire   [15:0] grp_fu_2804_p10;
wire   [15:0] grp_fu_2812_p10;
wire   [15:0] grp_fu_2821_p10;
wire   [15:0] grp_fu_2829_p10;
wire   [15:0] grp_fu_2838_p10;
wire   [15:0] grp_fu_2846_p10;
wire   [15:0] grp_fu_2855_p10;
wire   [15:0] grp_fu_2863_p10;
wire   [15:0] grp_fu_2872_p10;
wire   [15:0] grp_fu_2880_p10;
wire   [15:0] grp_fu_2889_p10;
wire   [15:0] grp_fu_2897_p10;
wire   [15:0] grp_fu_2906_p10;
wire   [15:0] grp_fu_2914_p10;
wire   [15:0] grp_fu_2923_p10;
wire   [15:0] grp_fu_2932_p10;
wire   [15:0] temp_V_12_fu_1812_p10;
wire   [15:0] temp_V_15_fu_1857_p10;
wire   [15:0] temp_V_18_fu_1903_p10;
wire   [15:0] temp_V_21_fu_1948_p10;
wire   [15:0] temp_V_24_fu_1994_p10;
wire   [15:0] temp_V_27_fu_2039_p10;
wire   [15:0] temp_V_30_fu_2085_p10;
wire   [15:0] temp_V_33_fu_2131_p10;
wire   [15:0] temp_V_36_fu_2176_p10;
wire   [15:0] temp_V_39_fu_2222_p10;
wire   [15:0] temp_V_3_fu_1675_p10;
wire   [15:0] temp_V_42_fu_2267_p10;
wire   [15:0] temp_V_45_fu_2313_p10;
wire   [15:0] temp_V_47_fu_2347_p10;
wire   [15:0] temp_V_49_fu_2380_p10;
wire   [15:0] temp_V_6_fu_1720_p10;
wire   [15:0] temp_V_9_fu_1766_p10;
reg    ap_condition_2386;
reg    ap_condition_2384;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 in_img_V_0_sel_rd = 1'b0;
#0 in_img_V_0_sel_wr = 1'b0;
#0 in_img_V_0_state = 2'd0;
#0 out_img_V_1_sel_rd = 1'b0;
#0 out_img_V_1_sel_wr = 1'b0;
#0 out_img_V_1_state = 2'd0;
#0 window_V_0_6 = 8'd0;
#0 window_V_1_6 = 8'd0;
#0 window_V_2_6 = 8'd0;
#0 window_V_3_6 = 8'd0;
#0 window_V_4_6 = 8'd0;
#0 window_V_5_6 = 8'd0;
#0 window_V_6_6 = 8'd0;
#0 kernel_sum_V = 8'd1;
#0 kernel_off_V = 8'd0;
#0 window_V_0_1 = 8'd0;
#0 window_V_0_2 = 8'd0;
#0 window_V_0_3 = 8'd0;
#0 window_V_0_4 = 8'd0;
#0 window_V_0_5 = 8'd0;
#0 window_V_1_1 = 8'd0;
#0 window_V_1_2 = 8'd0;
#0 window_V_1_3 = 8'd0;
#0 window_V_1_4 = 8'd0;
#0 window_V_1_5 = 8'd0;
#0 window_V_2_1 = 8'd0;
#0 window_V_2_2 = 8'd0;
#0 window_V_2_3 = 8'd0;
#0 window_V_2_4 = 8'd0;
#0 window_V_2_5 = 8'd0;
#0 window_V_3_1 = 8'd0;
#0 window_V_3_2 = 8'd0;
#0 window_V_3_3 = 8'd0;
#0 window_V_3_4 = 8'd0;
#0 window_V_3_5 = 8'd0;
#0 window_V_4_1 = 8'd0;
#0 window_V_4_2 = 8'd0;
#0 window_V_4_3 = 8'd0;
#0 window_V_4_4 = 8'd0;
#0 window_V_4_5 = 8'd0;
#0 window_V_5_1 = 8'd0;
#0 window_V_5_2 = 8'd0;
#0 window_V_5_3 = 8'd0;
#0 window_V_5_4 = 8'd0;
#0 window_V_5_5 = 8'd0;
#0 window_V_6_1 = 8'd0;
#0 window_V_6_2 = 8'd0;
#0 window_V_6_3 = 8'd0;
#0 window_V_6_4 = 8'd0;
#0 window_V_6_5 = 8'd0;
#0 kernel_V_0_0 = 8'd0;
#0 kernel_V_0_1 = 8'd0;
#0 kernel_V_0_2 = 8'd0;
#0 kernel_V_0_3 = 8'd0;
#0 kernel_V_0_4 = 8'd0;
#0 kernel_V_0_5 = 8'd0;
#0 kernel_V_0_6 = 8'd0;
#0 kernel_V_1_0 = 8'd0;
#0 kernel_V_1_1 = 8'd0;
#0 kernel_V_1_2 = 8'd0;
#0 kernel_V_1_3 = 8'd0;
#0 kernel_V_1_4 = 8'd0;
#0 kernel_V_1_5 = 8'd0;
#0 kernel_V_1_6 = 8'd0;
#0 kernel_V_2_0 = 8'd0;
#0 kernel_V_2_1 = 8'd0;
#0 kernel_V_2_2 = 8'd0;
#0 kernel_V_2_3 = 8'd0;
#0 kernel_V_2_4 = 8'd0;
#0 kernel_V_2_5 = 8'd0;
#0 kernel_V_2_6 = 8'd0;
#0 kernel_V_3_0 = 8'd0;
#0 kernel_V_3_1 = 8'd0;
#0 kernel_V_3_2 = 8'd0;
#0 kernel_V_3_3 = 8'd0;
#0 kernel_V_3_4 = 8'd0;
#0 kernel_V_3_5 = 8'd0;
#0 kernel_V_3_6 = 8'd0;
#0 kernel_V_4_0 = 8'd0;
#0 kernel_V_4_1 = 8'd0;
#0 kernel_V_4_2 = 8'd0;
#0 kernel_V_4_3 = 8'd0;
#0 kernel_V_4_4 = 8'd0;
#0 kernel_V_4_5 = 8'd0;
#0 kernel_V_4_6 = 8'd0;
#0 kernel_V_5_0 = 8'd0;
#0 kernel_V_5_1 = 8'd0;
#0 kernel_V_5_2 = 8'd0;
#0 kernel_V_5_3 = 8'd0;
#0 kernel_V_5_4 = 8'd0;
#0 kernel_V_5_5 = 8'd0;
#0 kernel_V_5_6 = 8'd0;
#0 kernel_V_6_0 = 8'd0;
#0 kernel_V_6_1 = 8'd0;
#0 kernel_V_6_2 = 8'd0;
#0 kernel_V_6_3 = 8'd0;
#0 kernel_V_6_4 = 8'd0;
#0 kernel_V_6_5 = 8'd0;
#0 kernel_V_6_6 = 8'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
end

convolution_filtebkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_0_address0),
    .ce0(line_buffer_V_0_ce0),
    .q0(line_buffer_V_0_q0),
    .address1(line_buffer_V_0_addr_reg_3079),
    .ce1(line_buffer_V_0_ce1),
    .we1(line_buffer_V_0_we1),
    .d1(line_buffer_V_1_q0)
);

convolution_filtebkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_1_address0),
    .ce0(line_buffer_V_1_ce0),
    .q0(line_buffer_V_1_q0),
    .address1(line_buffer_V_1_addr_reg_3085),
    .ce1(line_buffer_V_1_ce1),
    .we1(line_buffer_V_1_we1),
    .d1(line_buffer_V_2_q0)
);

convolution_filtebkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_2_address0),
    .ce0(line_buffer_V_2_ce0),
    .q0(line_buffer_V_2_q0),
    .address1(line_buffer_V_2_addr_reg_3091),
    .ce1(line_buffer_V_2_ce1),
    .we1(line_buffer_V_2_we1),
    .d1(line_buffer_V_3_q0)
);

convolution_filtebkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_3_address0),
    .ce0(line_buffer_V_3_ce0),
    .q0(line_buffer_V_3_q0),
    .address1(line_buffer_V_3_addr_reg_3097),
    .ce1(line_buffer_V_3_ce1),
    .we1(line_buffer_V_3_we1),
    .d1(line_buffer_V_4_q0)
);

convolution_filtebkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_4_address0),
    .ce0(line_buffer_V_4_ce0),
    .q0(line_buffer_V_4_q0),
    .address1(line_buffer_V_4_addr_reg_3103),
    .ce1(line_buffer_V_4_ce1),
    .we1(line_buffer_V_4_we1),
    .d1(line_buffer_V_5_q0)
);

convolution_filtebkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_5_address0),
    .ce0(line_buffer_V_5_ce0),
    .q0(line_buffer_V_5_q0),
    .address1(line_buffer_V_5_address1),
    .ce1(line_buffer_V_5_ce1),
    .we1(line_buffer_V_5_we1),
    .d1(in_temp_V_reg_3118)
);

convolution_filter_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
convolution_filter_AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .kernel_config_V_address0(kernel_config_V_address0),
    .kernel_config_V_ce0(kernel_config_V_ce0),
    .kernel_config_V_q0(kernel_config_V_q0)
);

convolution_filtehbi #(
    .ID( 1 ),
    .NUM_STAGE( 27 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
convolution_filtehbi_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2652_p0),
    .din1(kernel_sum_V_load_reg_3180_pp0_iter3_reg),
    .ce(grp_fu_2652_ce),
    .dout(grp_fu_2652_p2)
);

convolution_filteibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
convolution_filteibs_U2(
    .din0(kernel_V_0_0),
    .din1(grp_fu_2668_p1),
    .din2(grp_fu_2676_p3),
    .dout(grp_fu_2668_p3)
);

convolution_filtejbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
convolution_filtejbC_U3(
    .din0(kernel_V_0_1),
    .din1(grp_fu_2676_p1),
    .din2(temp_V_3_fu_1675_p2),
    .dout(grp_fu_2676_p3)
);

convolution_filteibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
convolution_filteibs_U4(
    .din0(kernel_V_0_3),
    .din1(grp_fu_2685_p1),
    .din2(grp_fu_2693_p3),
    .dout(grp_fu_2685_p3)
);

convolution_filtejbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
convolution_filtejbC_U5(
    .din0(kernel_V_0_4),
    .din1(grp_fu_2693_p1),
    .din2(temp_V_6_fu_1720_p2),
    .dout(grp_fu_2693_p3)
);

convolution_filteibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
convolution_filteibs_U6(
    .din0(kernel_V_0_6),
    .din1(grp_fu_2702_p1),
    .din2(grp_fu_2710_p3),
    .dout(grp_fu_2702_p3)
);

convolution_filtejbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
convolution_filtejbC_U7(
    .din0(kernel_V_1_0),
    .din1(grp_fu_2710_p1),
    .din2(temp_V_9_fu_1766_p2),
    .dout(grp_fu_2710_p3)
);

convolution_filteibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
convolution_filteibs_U8(
    .din0(kernel_V_1_2),
    .din1(grp_fu_2719_p1),
    .din2(grp_fu_2727_p3),
    .dout(grp_fu_2719_p3)
);

convolution_filtejbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
convolution_filtejbC_U9(
    .din0(kernel_V_1_3),
    .din1(grp_fu_2727_p1),
    .din2(temp_V_12_fu_1812_p2),
    .dout(grp_fu_2727_p3)
);

convolution_filteibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
convolution_filteibs_U10(
    .din0(kernel_V_1_5),
    .din1(grp_fu_2736_p1),
    .din2(grp_fu_2744_p3),
    .dout(grp_fu_2736_p3)
);

convolution_filtejbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
convolution_filtejbC_U11(
    .din0(kernel_V_1_6),
    .din1(grp_fu_2744_p1),
    .din2(temp_V_15_fu_1857_p2),
    .dout(grp_fu_2744_p3)
);

convolution_filteibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
convolution_filteibs_U12(
    .din0(kernel_V_2_1),
    .din1(grp_fu_2753_p1),
    .din2(grp_fu_2761_p3),
    .dout(grp_fu_2753_p3)
);

convolution_filtejbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
convolution_filtejbC_U13(
    .din0(kernel_V_2_2),
    .din1(grp_fu_2761_p1),
    .din2(temp_V_18_fu_1903_p2),
    .dout(grp_fu_2761_p3)
);

convolution_filteibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
convolution_filteibs_U14(
    .din0(kernel_V_2_4),
    .din1(grp_fu_2770_p1),
    .din2(grp_fu_2778_p3),
    .dout(grp_fu_2770_p3)
);

convolution_filtejbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
convolution_filtejbC_U15(
    .din0(kernel_V_2_5),
    .din1(grp_fu_2778_p1),
    .din2(temp_V_21_fu_1948_p2),
    .dout(grp_fu_2778_p3)
);

convolution_filteibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
convolution_filteibs_U16(
    .din0(kernel_V_3_0),
    .din1(grp_fu_2787_p1),
    .din2(grp_fu_2795_p3),
    .dout(grp_fu_2787_p3)
);

convolution_filtejbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
convolution_filtejbC_U17(
    .din0(kernel_V_3_1),
    .din1(grp_fu_2795_p1),
    .din2(temp_V_24_fu_1994_p2),
    .dout(grp_fu_2795_p3)
);

convolution_filteibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
convolution_filteibs_U18(
    .din0(kernel_V_3_3),
    .din1(grp_fu_2804_p1),
    .din2(grp_fu_2812_p3),
    .dout(grp_fu_2804_p3)
);

convolution_filtejbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
convolution_filtejbC_U19(
    .din0(kernel_V_3_4),
    .din1(grp_fu_2812_p1),
    .din2(temp_V_27_fu_2039_p2),
    .dout(grp_fu_2812_p3)
);

convolution_filteibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
convolution_filteibs_U20(
    .din0(kernel_V_3_6),
    .din1(grp_fu_2821_p1),
    .din2(grp_fu_2829_p3),
    .dout(grp_fu_2821_p3)
);

convolution_filtejbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
convolution_filtejbC_U21(
    .din0(kernel_V_4_0),
    .din1(grp_fu_2829_p1),
    .din2(temp_V_30_fu_2085_p2),
    .dout(grp_fu_2829_p3)
);

convolution_filteibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
convolution_filteibs_U22(
    .din0(kernel_V_4_2),
    .din1(grp_fu_2838_p1),
    .din2(grp_fu_2846_p3),
    .dout(grp_fu_2838_p3)
);

convolution_filtejbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
convolution_filtejbC_U23(
    .din0(kernel_V_4_3),
    .din1(grp_fu_2846_p1),
    .din2(temp_V_33_fu_2131_p2),
    .dout(grp_fu_2846_p3)
);

convolution_filteibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
convolution_filteibs_U24(
    .din0(kernel_V_4_5),
    .din1(grp_fu_2855_p1),
    .din2(grp_fu_2863_p3),
    .dout(grp_fu_2855_p3)
);

convolution_filtejbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
convolution_filtejbC_U25(
    .din0(kernel_V_4_6),
    .din1(grp_fu_2863_p1),
    .din2(temp_V_36_fu_2176_p2),
    .dout(grp_fu_2863_p3)
);

convolution_filteibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
convolution_filteibs_U26(
    .din0(kernel_V_5_1),
    .din1(grp_fu_2872_p1),
    .din2(grp_fu_2880_p3),
    .dout(grp_fu_2872_p3)
);

convolution_filtejbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
convolution_filtejbC_U27(
    .din0(kernel_V_5_2),
    .din1(grp_fu_2880_p1),
    .din2(temp_V_39_fu_2222_p2),
    .dout(grp_fu_2880_p3)
);

convolution_filteibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
convolution_filteibs_U28(
    .din0(kernel_V_5_4),
    .din1(grp_fu_2889_p1),
    .din2(grp_fu_2897_p3),
    .dout(grp_fu_2889_p3)
);

convolution_filtejbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
convolution_filtejbC_U29(
    .din0(kernel_V_5_5),
    .din1(grp_fu_2897_p1),
    .din2(temp_V_42_fu_2267_p2),
    .dout(grp_fu_2897_p3)
);

convolution_filteibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
convolution_filteibs_U30(
    .din0(kernel_V_6_0),
    .din1(grp_fu_2906_p1),
    .din2(grp_fu_2914_p3),
    .dout(grp_fu_2906_p3)
);

convolution_filtejbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
convolution_filtejbC_U31(
    .din0(kernel_V_6_1),
    .din1(grp_fu_2914_p1),
    .din2(temp_V_45_fu_2313_p2),
    .dout(grp_fu_2914_p3)
);

convolution_filtejbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
convolution_filtejbC_U32(
    .din0(kernel_V_6_3),
    .din1(grp_fu_2923_p1),
    .din2(temp_V_47_fu_2347_p2),
    .dout(grp_fu_2923_p3)
);

convolution_filtejbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
convolution_filtejbC_U33(
    .din0(kernel_V_6_5),
    .din1(grp_fu_2932_p1),
    .din2(temp_V_49_fu_2380_p2),
    .dout(grp_fu_2932_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln116_fu_631_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter1_state3)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter31 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        in_img_V_0_sel_rd <= 1'b0;
    end else begin
        if (((in_img_V_0_ack_out == 1'b1) & (in_img_V_0_vld_out == 1'b1))) begin
            in_img_V_0_sel_rd <= ~in_img_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        in_img_V_0_sel_wr <= 1'b0;
    end else begin
        if (((in_img_V_0_ack_in == 1'b1) & (in_img_V_0_vld_in == 1'b1))) begin
            in_img_V_0_sel_wr <= ~in_img_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        in_img_V_0_state <= 2'd0;
    end else begin
        if ((((in_img_V_0_state == 2'd2) & (in_img_V_0_vld_in == 1'b0)) | ((in_img_V_0_state == 2'd3) & (in_img_V_0_vld_in == 1'b0) & (in_img_V_0_ack_out == 1'b1)))) begin
            in_img_V_0_state <= 2'd2;
        end else if ((((in_img_V_0_state == 2'd1) & (in_img_V_0_ack_out == 1'b0)) | ((in_img_V_0_state == 2'd3) & (in_img_V_0_ack_out == 1'b0) & (in_img_V_0_vld_in == 1'b1)))) begin
            in_img_V_0_state <= 2'd1;
        end else if (((~((in_img_V_0_vld_in == 1'b0) & (in_img_V_0_ack_out == 1'b1)) & ~((in_img_V_0_ack_out == 1'b0) & (in_img_V_0_vld_in == 1'b1)) & (in_img_V_0_state == 2'd3)) | ((in_img_V_0_state == 2'd1) & (in_img_V_0_ack_out == 1'b1)) | ((in_img_V_0_state == 2'd2) & (in_img_V_0_vld_in == 1'b1)))) begin
            in_img_V_0_state <= 2'd3;
        end else begin
            in_img_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_img_V_1_sel_rd <= 1'b0;
    end else begin
        if (((out_img_V_1_ack_out == 1'b1) & (out_img_V_1_vld_out == 1'b1))) begin
            out_img_V_1_sel_rd <= ~out_img_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_img_V_1_sel_wr <= 1'b0;
    end else begin
        if (((out_img_V_1_ack_in == 1'b1) & (out_img_V_1_vld_in == 1'b1))) begin
            out_img_V_1_sel_wr <= ~out_img_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_img_V_1_state <= 2'd0;
    end else begin
        if ((((out_img_V_1_state == 2'd2) & (out_img_V_1_vld_in == 1'b0)) | ((out_img_V_1_state == 2'd3) & (out_img_V_1_vld_in == 1'b0) & (out_img_V_1_ack_out == 1'b1)))) begin
            out_img_V_1_state <= 2'd2;
        end else if ((((out_img_V_1_state == 2'd1) & (out_img_V_TREADY == 1'b0)) | ((out_img_V_1_state == 2'd3) & (out_img_V_TREADY == 1'b0) & (out_img_V_1_vld_in == 1'b1)))) begin
            out_img_V_1_state <= 2'd1;
        end else if (((~((out_img_V_1_vld_in == 1'b0) & (out_img_V_1_ack_out == 1'b1)) & ~((out_img_V_TREADY == 1'b0) & (out_img_V_1_vld_in == 1'b1)) & (out_img_V_1_state == 2'd3)) | ((out_img_V_1_state == 2'd1) & (out_img_V_1_ack_out == 1'b1)) | ((out_img_V_1_state == 2'd2) & (out_img_V_1_vld_in == 1'b1)))) begin
            out_img_V_1_state <= 2'd3;
        end else begin
            out_img_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_fu_631_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_0_reg_547 <= col_fu_860_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_0_reg_547 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_fu_733_p2 == 1'd1) & (icmp_ln116_fu_631_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_1_fu_306 <= select_ln125_1_fu_777_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_1_fu_306 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln156_reg_3114) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_temp_V_1_fu_314 <= in_temp_V_reg_3118;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        in_temp_V_1_fu_314 <= window_V_6_6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_fu_631_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_503 <= add_ln116_fu_637_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_503 <= 19'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_fu_631_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        iteration_0_reg_514 <= select_ln116_fu_717_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        iteration_0_reg_514 <= 19'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_fu_631_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        iteration_1_reg_536 <= add_ln171_fu_854_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        iteration_1_reg_536 <= 19'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_fu_733_p2 == 1'd1) & (icmp_ln116_fu_631_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_1_fu_310 <= add_ln131_fu_798_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        j_1_fu_310 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_fu_631_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_0_reg_525 <= select_ln116_1_fu_725_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        row_0_reg_525 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln145_reg_3075 == 1'd1) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        window_V_0_6_loc_1_fu_338 <= line_buffer_V_0_q0;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        window_V_0_6_loc_1_fu_338 <= window_V_0_6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln145_reg_3075 == 1'd1) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        window_V_1_6_loc_1_fu_334 <= line_buffer_V_1_q0;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        window_V_1_6_loc_1_fu_334 <= window_V_1_6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln145_reg_3075 == 1'd1) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        window_V_2_6_loc_1_fu_330 <= line_buffer_V_2_q0;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        window_V_2_6_loc_1_fu_330 <= window_V_2_6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln145_reg_3075 == 1'd1) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        window_V_3_6_loc_1_fu_326 <= line_buffer_V_3_q0;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        window_V_3_6_loc_1_fu_326 <= window_V_3_6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln145_reg_3075 == 1'd1) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        window_V_4_6_loc_1_fu_322 <= line_buffer_V_4_q0;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        window_V_4_6_loc_1_fu_322 <= window_V_4_6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln145_reg_3075 == 1'd1) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        window_V_5_6_loc_1_fu_318 <= line_buffer_V_5_q0;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        window_V_5_6_loc_1_fu_318 <= window_V_5_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln164_reg_3124_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        add_ln68_12_reg_3210 <= grp_fu_2736_p3;
        add_ln68_14_reg_3215 <= grp_fu_2753_p3;
        add_ln68_17_reg_3220 <= grp_fu_2770_p3;
        add_ln68_19_reg_3225 <= grp_fu_2787_p3;
        add_ln68_1_reg_3190 <= grp_fu_2668_p3;
        add_ln68_24_reg_3230 <= grp_fu_2804_p3;
        add_ln68_26_reg_3235 <= grp_fu_2821_p3;
        add_ln68_29_reg_3240 <= grp_fu_2838_p3;
        add_ln68_31_reg_3245 <= grp_fu_2855_p3;
        add_ln68_35_reg_3250 <= grp_fu_2872_p3;
        add_ln68_37_reg_3255 <= grp_fu_2889_p3;
        add_ln68_3_reg_3195 <= grp_fu_2685_p3;
        add_ln68_40_reg_3260 <= grp_fu_2906_p3;
        add_ln68_6_reg_3200 <= grp_fu_2702_p3;
        add_ln68_8_reg_3205 <= grp_fu_2719_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln164_reg_3124_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln68_43_reg_3265 <= add_ln68_43_fu_2446_p2;
        kernel_off_V_load_reg_3185 <= kernel_off_V;
        kernel_sum_V_load_reg_3180 <= kernel_sum_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln164_reg_3124_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln68_47_reg_3270 <= add_ln68_47_fu_2640_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_fu_631_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln156_reg_3114 <= and_ln156_fu_830_p2;
        and_ln164_reg_3124 <= and_ln164_fu_848_p2;
        icmp_ln123_reg_3050 <= icmp_ln123_fu_733_p2;
        icmp_ln145_reg_3075 <= icmp_ln145_fu_814_p2;
        select_ln156_1_reg_3035 <= select_ln156_1_fu_663_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln164_reg_3124_pp0_iter10_reg <= and_ln164_reg_3124_pp0_iter9_reg;
        and_ln164_reg_3124_pp0_iter11_reg <= and_ln164_reg_3124_pp0_iter10_reg;
        and_ln164_reg_3124_pp0_iter12_reg <= and_ln164_reg_3124_pp0_iter11_reg;
        and_ln164_reg_3124_pp0_iter13_reg <= and_ln164_reg_3124_pp0_iter12_reg;
        and_ln164_reg_3124_pp0_iter14_reg <= and_ln164_reg_3124_pp0_iter13_reg;
        and_ln164_reg_3124_pp0_iter15_reg <= and_ln164_reg_3124_pp0_iter14_reg;
        and_ln164_reg_3124_pp0_iter16_reg <= and_ln164_reg_3124_pp0_iter15_reg;
        and_ln164_reg_3124_pp0_iter17_reg <= and_ln164_reg_3124_pp0_iter16_reg;
        and_ln164_reg_3124_pp0_iter18_reg <= and_ln164_reg_3124_pp0_iter17_reg;
        and_ln164_reg_3124_pp0_iter19_reg <= and_ln164_reg_3124_pp0_iter18_reg;
        and_ln164_reg_3124_pp0_iter20_reg <= and_ln164_reg_3124_pp0_iter19_reg;
        and_ln164_reg_3124_pp0_iter21_reg <= and_ln164_reg_3124_pp0_iter20_reg;
        and_ln164_reg_3124_pp0_iter22_reg <= and_ln164_reg_3124_pp0_iter21_reg;
        and_ln164_reg_3124_pp0_iter23_reg <= and_ln164_reg_3124_pp0_iter22_reg;
        and_ln164_reg_3124_pp0_iter24_reg <= and_ln164_reg_3124_pp0_iter23_reg;
        and_ln164_reg_3124_pp0_iter25_reg <= and_ln164_reg_3124_pp0_iter24_reg;
        and_ln164_reg_3124_pp0_iter26_reg <= and_ln164_reg_3124_pp0_iter25_reg;
        and_ln164_reg_3124_pp0_iter27_reg <= and_ln164_reg_3124_pp0_iter26_reg;
        and_ln164_reg_3124_pp0_iter28_reg <= and_ln164_reg_3124_pp0_iter27_reg;
        and_ln164_reg_3124_pp0_iter29_reg <= and_ln164_reg_3124_pp0_iter28_reg;
        and_ln164_reg_3124_pp0_iter2_reg <= and_ln164_reg_3124_pp0_iter1_reg;
        and_ln164_reg_3124_pp0_iter30_reg <= and_ln164_reg_3124_pp0_iter29_reg;
        and_ln164_reg_3124_pp0_iter3_reg <= and_ln164_reg_3124_pp0_iter2_reg;
        and_ln164_reg_3124_pp0_iter4_reg <= and_ln164_reg_3124_pp0_iter3_reg;
        and_ln164_reg_3124_pp0_iter5_reg <= and_ln164_reg_3124_pp0_iter4_reg;
        and_ln164_reg_3124_pp0_iter6_reg <= and_ln164_reg_3124_pp0_iter5_reg;
        and_ln164_reg_3124_pp0_iter7_reg <= and_ln164_reg_3124_pp0_iter6_reg;
        and_ln164_reg_3124_pp0_iter8_reg <= and_ln164_reg_3124_pp0_iter7_reg;
        and_ln164_reg_3124_pp0_iter9_reg <= and_ln164_reg_3124_pp0_iter8_reg;
        kernel_off_V_load_reg_3185_pp0_iter10_reg <= kernel_off_V_load_reg_3185_pp0_iter9_reg;
        kernel_off_V_load_reg_3185_pp0_iter11_reg <= kernel_off_V_load_reg_3185_pp0_iter10_reg;
        kernel_off_V_load_reg_3185_pp0_iter12_reg <= kernel_off_V_load_reg_3185_pp0_iter11_reg;
        kernel_off_V_load_reg_3185_pp0_iter13_reg <= kernel_off_V_load_reg_3185_pp0_iter12_reg;
        kernel_off_V_load_reg_3185_pp0_iter14_reg <= kernel_off_V_load_reg_3185_pp0_iter13_reg;
        kernel_off_V_load_reg_3185_pp0_iter15_reg <= kernel_off_V_load_reg_3185_pp0_iter14_reg;
        kernel_off_V_load_reg_3185_pp0_iter16_reg <= kernel_off_V_load_reg_3185_pp0_iter15_reg;
        kernel_off_V_load_reg_3185_pp0_iter17_reg <= kernel_off_V_load_reg_3185_pp0_iter16_reg;
        kernel_off_V_load_reg_3185_pp0_iter18_reg <= kernel_off_V_load_reg_3185_pp0_iter17_reg;
        kernel_off_V_load_reg_3185_pp0_iter19_reg <= kernel_off_V_load_reg_3185_pp0_iter18_reg;
        kernel_off_V_load_reg_3185_pp0_iter20_reg <= kernel_off_V_load_reg_3185_pp0_iter19_reg;
        kernel_off_V_load_reg_3185_pp0_iter21_reg <= kernel_off_V_load_reg_3185_pp0_iter20_reg;
        kernel_off_V_load_reg_3185_pp0_iter22_reg <= kernel_off_V_load_reg_3185_pp0_iter21_reg;
        kernel_off_V_load_reg_3185_pp0_iter23_reg <= kernel_off_V_load_reg_3185_pp0_iter22_reg;
        kernel_off_V_load_reg_3185_pp0_iter24_reg <= kernel_off_V_load_reg_3185_pp0_iter23_reg;
        kernel_off_V_load_reg_3185_pp0_iter25_reg <= kernel_off_V_load_reg_3185_pp0_iter24_reg;
        kernel_off_V_load_reg_3185_pp0_iter26_reg <= kernel_off_V_load_reg_3185_pp0_iter25_reg;
        kernel_off_V_load_reg_3185_pp0_iter27_reg <= kernel_off_V_load_reg_3185_pp0_iter26_reg;
        kernel_off_V_load_reg_3185_pp0_iter28_reg <= kernel_off_V_load_reg_3185_pp0_iter27_reg;
        kernel_off_V_load_reg_3185_pp0_iter29_reg <= kernel_off_V_load_reg_3185_pp0_iter28_reg;
        kernel_off_V_load_reg_3185_pp0_iter3_reg <= kernel_off_V_load_reg_3185;
        kernel_off_V_load_reg_3185_pp0_iter4_reg <= kernel_off_V_load_reg_3185_pp0_iter3_reg;
        kernel_off_V_load_reg_3185_pp0_iter5_reg <= kernel_off_V_load_reg_3185_pp0_iter4_reg;
        kernel_off_V_load_reg_3185_pp0_iter6_reg <= kernel_off_V_load_reg_3185_pp0_iter5_reg;
        kernel_off_V_load_reg_3185_pp0_iter7_reg <= kernel_off_V_load_reg_3185_pp0_iter6_reg;
        kernel_off_V_load_reg_3185_pp0_iter8_reg <= kernel_off_V_load_reg_3185_pp0_iter7_reg;
        kernel_off_V_load_reg_3185_pp0_iter9_reg <= kernel_off_V_load_reg_3185_pp0_iter8_reg;
        kernel_sum_V_load_reg_3180_pp0_iter3_reg <= kernel_sum_V_load_reg_3180;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln164_reg_3124_pp0_iter1_reg <= and_ln164_reg_3124;
        icmp_ln116_reg_3026 <= icmp_ln116_fu_631_p2;
        in_temp_V_1_load_reg_3138 <= in_temp_V_1_fu_314;
        window_V_0_6_loc_1_l_reg_3174 <= window_V_0_6_loc_1_fu_338;
        window_V_1_6_loc_1_l_reg_3168 <= window_V_1_6_loc_1_fu_334;
        window_V_2_6_loc_1_l_reg_3162 <= window_V_2_6_loc_1_fu_330;
        window_V_3_6_loc_1_l_reg_3156 <= window_V_3_6_loc_1_fu_326;
        window_V_4_6_loc_1_l_reg_3150 <= window_V_4_6_loc_1_fu_322;
        window_V_5_6_loc_1_l_reg_3144 <= window_V_5_6_loc_1_fu_318;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_fu_733_p2 == 1'd0) & (icmp_ln116_fu_631_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln133_reg_3054 <= icmp_ln133_fu_739_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln133_fu_739_p2 == 1'd0) & (icmp_ln123_fu_733_p2 == 1'd0) & (icmp_ln116_fu_631_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln135_reg_3058 <= icmp_ln135_fu_745_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((in_img_V_0_load_A == 1'b1)) begin
        in_img_V_0_payload_A <= in_img_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((in_img_V_0_load_B == 1'b1)) begin
        in_img_V_0_payload_B <= in_img_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op154_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_temp_V_reg_3118 <= in_img_V_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd0) & (trunc_ln180_reg_3067 == 3'd0) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_0_0 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd1) & (trunc_ln180_reg_3067 == 3'd0) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_0_1 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd2) & (trunc_ln180_reg_3067 == 3'd0) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_0_2 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd3) & (trunc_ln180_reg_3067 == 3'd0) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_0_3 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd4) & (trunc_ln180_reg_3067 == 3'd0) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_0_4 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd5) & (trunc_ln180_reg_3067 == 3'd0) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_0_5 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd6) & (trunc_ln180_reg_3067 == 3'd0) & (icmp_ln116_reg_3026 == 1'd0)) | ((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd7) & (trunc_ln180_reg_3067 == 3'd0) & (icmp_ln116_reg_3026 == 1'd0))))) begin
        kernel_V_0_6 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd0) & (trunc_ln180_reg_3067 == 3'd1) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_1_0 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd1) & (trunc_ln180_reg_3067 == 3'd1) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_1_1 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd2) & (trunc_ln180_reg_3067 == 3'd1) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_1_2 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd3) & (trunc_ln180_reg_3067 == 3'd1) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_1_3 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd4) & (trunc_ln180_reg_3067 == 3'd1) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_1_4 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd5) & (trunc_ln180_reg_3067 == 3'd1) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_1_5 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd6) & (trunc_ln180_reg_3067 == 3'd1) & (icmp_ln116_reg_3026 == 1'd0)) | ((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd7) & (trunc_ln180_reg_3067 == 3'd1) & (icmp_ln116_reg_3026 == 1'd0))))) begin
        kernel_V_1_6 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd0) & (trunc_ln180_reg_3067 == 3'd2) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_2_0 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd1) & (trunc_ln180_reg_3067 == 3'd2) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_2_1 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd2) & (trunc_ln180_reg_3067 == 3'd2) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_2_2 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd3) & (trunc_ln180_reg_3067 == 3'd2) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_2_3 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd4) & (trunc_ln180_reg_3067 == 3'd2) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_2_4 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd5) & (trunc_ln180_reg_3067 == 3'd2) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_2_5 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd6) & (trunc_ln180_reg_3067 == 3'd2) & (icmp_ln116_reg_3026 == 1'd0)) | ((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd7) & (trunc_ln180_reg_3067 == 3'd2) & (icmp_ln116_reg_3026 == 1'd0))))) begin
        kernel_V_2_6 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd0) & (trunc_ln180_reg_3067 == 3'd3) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_3_0 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd1) & (trunc_ln180_reg_3067 == 3'd3) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_3_1 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd2) & (trunc_ln180_reg_3067 == 3'd3) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_3_2 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd3) & (trunc_ln180_reg_3067 == 3'd3) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_3_3 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd4) & (trunc_ln180_reg_3067 == 3'd3) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_3_4 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd5) & (trunc_ln180_reg_3067 == 3'd3) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_3_5 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd6) & (trunc_ln180_reg_3067 == 3'd3) & (icmp_ln116_reg_3026 == 1'd0)) | ((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd7) & (trunc_ln180_reg_3067 == 3'd3) & (icmp_ln116_reg_3026 == 1'd0))))) begin
        kernel_V_3_6 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd0) & (trunc_ln180_reg_3067 == 3'd4) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_4_0 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd1) & (trunc_ln180_reg_3067 == 3'd4) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_4_1 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd2) & (trunc_ln180_reg_3067 == 3'd4) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_4_2 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd3) & (trunc_ln180_reg_3067 == 3'd4) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_4_3 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd4) & (trunc_ln180_reg_3067 == 3'd4) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_4_4 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd5) & (trunc_ln180_reg_3067 == 3'd4) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_4_5 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd6) & (trunc_ln180_reg_3067 == 3'd4) & (icmp_ln116_reg_3026 == 1'd0)) | ((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd7) & (trunc_ln180_reg_3067 == 3'd4) & (icmp_ln116_reg_3026 == 1'd0))))) begin
        kernel_V_4_6 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd0) & (trunc_ln180_reg_3067 == 3'd5) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_5_0 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd1) & (trunc_ln180_reg_3067 == 3'd5) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_5_1 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd2) & (trunc_ln180_reg_3067 == 3'd5) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_5_2 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd3) & (trunc_ln180_reg_3067 == 3'd5) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_5_3 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd4) & (trunc_ln180_reg_3067 == 3'd5) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_5_4 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd5) & (trunc_ln180_reg_3067 == 3'd5) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_V_5_5 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd6) & (trunc_ln180_reg_3067 == 3'd5) & (icmp_ln116_reg_3026 == 1'd0)) | ((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd7) & (trunc_ln180_reg_3067 == 3'd5) & (icmp_ln116_reg_3026 == 1'd0))))) begin
        kernel_V_5_6 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd0) & (trunc_ln180_reg_3067 == 3'd6) & (icmp_ln116_reg_3026 == 1'd0)) | ((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd0) & (trunc_ln180_reg_3067 == 3'd7) & (icmp_ln116_reg_3026 == 1'd0))))) begin
        kernel_V_6_0 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd1) & (trunc_ln180_reg_3067 == 3'd6) & (icmp_ln116_reg_3026 == 1'd0)) | ((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd1) & (trunc_ln180_reg_3067 == 3'd7) & (icmp_ln116_reg_3026 == 1'd0))))) begin
        kernel_V_6_1 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd2) & (trunc_ln180_reg_3067 == 3'd6) & (icmp_ln116_reg_3026 == 1'd0)) | ((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd2) & (trunc_ln180_reg_3067 == 3'd7) & (icmp_ln116_reg_3026 == 1'd0))))) begin
        kernel_V_6_2 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd3) & (trunc_ln180_reg_3067 == 3'd6) & (icmp_ln116_reg_3026 == 1'd0)) | ((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd3) & (trunc_ln180_reg_3067 == 3'd7) & (icmp_ln116_reg_3026 == 1'd0))))) begin
        kernel_V_6_3 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd4) & (trunc_ln180_reg_3067 == 3'd6) & (icmp_ln116_reg_3026 == 1'd0)) | ((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd4) & (trunc_ln180_reg_3067 == 3'd7) & (icmp_ln116_reg_3026 == 1'd0))))) begin
        kernel_V_6_4 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd5) & (trunc_ln180_reg_3067 == 3'd6) & (icmp_ln116_reg_3026 == 1'd0)) | ((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd5) & (trunc_ln180_reg_3067 == 3'd7) & (icmp_ln116_reg_3026 == 1'd0))))) begin
        kernel_V_6_5 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd6) & (trunc_ln180_reg_3067 == 3'd7) & (icmp_ln116_reg_3026 == 1'd0)) | ((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd7) & (trunc_ln180_reg_3067 == 3'd7) & (icmp_ln116_reg_3026 == 1'd0))) | ((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd7) & (trunc_ln180_reg_3067 == 3'd6) & (icmp_ln116_reg_3026 == 1'd0))) | ((icmp_ln123_reg_3050 == 1'd1) & (trunc_ln180_1_reg_3071 == 3'd6) & (trunc_ln180_reg_3067 == 3'd6) & (icmp_ln116_reg_3026 == 1'd0))))) begin
        kernel_V_6_6 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln135_reg_3058 == 1'd1) & (icmp_ln133_reg_3054 == 1'd0) & (icmp_ln123_reg_3050 == 1'd0) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_off_V <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln133_reg_3054 == 1'd1) & (icmp_ln123_reg_3050 == 1'd0) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_sum_V <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln145_fu_814_p2 == 1'd1) & (icmp_ln116_fu_631_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_0_addr_reg_3079 <= zext_ln149_fu_820_p1;
        line_buffer_V_1_addr_reg_3085 <= zext_ln149_fu_820_p1;
        line_buffer_V_2_addr_reg_3091 <= zext_ln149_fu_820_p1;
        line_buffer_V_3_addr_reg_3097 <= zext_ln149_fu_820_p1;
        line_buffer_V_4_addr_reg_3103 <= zext_ln149_fu_820_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((out_img_V_1_load_A == 1'b1)) begin
        out_img_V_1_payload_A <= add_ln647_fu_2662_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((out_img_V_1_load_B == 1'b1)) begin
        out_img_V_1_payload_B <= add_ln647_fu_2662_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln123_fu_733_p2 == 1'd1) & (icmp_ln116_fu_631_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln180_1_reg_3071 <= trunc_ln180_1_fu_794_p1;
        trunc_ln180_reg_3067 <= trunc_ln180_fu_790_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        window_V_0_1 <= window_V_0_2;
        window_V_0_2 <= window_V_0_3;
        window_V_0_3 <= window_V_0_4;
        window_V_0_4 <= window_V_0_5;
        window_V_0_5 <= window_V_0_6_loc_1_l_reg_3174;
        window_V_1_1 <= window_V_1_2;
        window_V_1_2 <= window_V_1_3;
        window_V_1_3 <= window_V_1_4;
        window_V_1_4 <= window_V_1_5;
        window_V_1_5 <= window_V_1_6_loc_1_l_reg_3168;
        window_V_2_1 <= window_V_2_2;
        window_V_2_2 <= window_V_2_3;
        window_V_2_3 <= window_V_2_4;
        window_V_2_4 <= window_V_2_5;
        window_V_2_5 <= window_V_2_6_loc_1_l_reg_3162;
        window_V_3_1 <= window_V_3_2;
        window_V_3_2 <= window_V_3_3;
        window_V_3_3 <= window_V_3_4;
        window_V_3_4 <= window_V_3_5;
        window_V_3_5 <= window_V_3_6_loc_1_l_reg_3156;
        window_V_4_1 <= window_V_4_2;
        window_V_4_2 <= window_V_4_3;
        window_V_4_3 <= window_V_4_4;
        window_V_4_4 <= window_V_4_5;
        window_V_4_5 <= window_V_4_6_loc_1_l_reg_3150;
        window_V_5_1 <= window_V_5_2;
        window_V_5_2 <= window_V_5_3;
        window_V_5_3 <= window_V_5_4;
        window_V_5_4 <= window_V_5_5;
        window_V_5_5 <= window_V_5_6_loc_1_l_reg_3144;
        window_V_6_1 <= window_V_6_2;
        window_V_6_2 <= window_V_6_3;
        window_V_6_3 <= window_V_6_4;
        window_V_6_4 <= window_V_6_5;
        window_V_6_5 <= in_temp_V_1_load_reg_3138;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln145_reg_3075 == 1'd1) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        window_V_0_6 <= line_buffer_V_0_q0;
        window_V_1_6 <= line_buffer_V_1_q0;
        window_V_2_6 <= line_buffer_V_2_q0;
        window_V_3_6 <= line_buffer_V_3_q0;
        window_V_4_6 <= line_buffer_V_4_q0;
        window_V_5_6 <= line_buffer_V_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln156_fu_830_p2) & (icmp_ln116_fu_631_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        window_V_6_6 <= in_img_V_0_data_out;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_condition_pp0_exit_iter1_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((~((out_img_V_1_state == 2'd1) | ((out_img_V_1_state == 2'd3) & (out_img_V_TREADY == 1'b0))) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((out_img_V_1_state == 2'd1) | ((out_img_V_1_state == 2'd3) & (out_img_V_TREADY == 1'b0))) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2652_ce = 1'b1;
    end else begin
        grp_fu_2652_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op154_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_img_V_0_ack_out = 1'b1;
    end else begin
        in_img_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((in_img_V_0_sel == 1'b1)) begin
        in_img_V_0_data_out = in_img_V_0_payload_B;
    end else begin
        in_img_V_0_data_out = in_img_V_0_payload_A;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln156_fu_830_p2) & (icmp_ln116_fu_631_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_img_V_TDATA_blk_n = in_img_V_0_state[1'd0];
    end else begin
        in_img_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2384)) begin
        if ((icmp_ln123_fu_733_p2 == 1'd1)) begin
            kernel_config_V_address0 = zext_ln130_fu_785_p1;
        end else if (((icmp_ln133_fu_739_p2 == 1'd1) & (icmp_ln123_fu_733_p2 == 1'd0))) begin
            kernel_config_V_address0 = 64'd49;
        end else if ((1'b1 == ap_condition_2386)) begin
            kernel_config_V_address0 = 64'd50;
        end else begin
            kernel_config_V_address0 = 'bx;
        end
    end else begin
        kernel_config_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln123_fu_733_p2 == 1'd1) & (icmp_ln116_fu_631_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln135_fu_745_p2 == 1'd1) & (icmp_ln133_fu_739_p2 == 1'd0) & (icmp_ln123_fu_733_p2 == 1'd0) & (icmp_ln116_fu_631_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln133_fu_739_p2 == 1'd1) & (icmp_ln123_fu_733_p2 == 1'd0) & (icmp_ln116_fu_631_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        kernel_config_V_ce0 = 1'b1;
    end else begin
        kernel_config_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_0_ce0 = 1'b1;
    end else begin
        line_buffer_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_0_ce1 = 1'b1;
    end else begin
        line_buffer_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln145_reg_3075 == 1'd1) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_0_we1 = 1'b1;
    end else begin
        line_buffer_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_1_ce0 = 1'b1;
    end else begin
        line_buffer_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_1_ce1 = 1'b1;
    end else begin
        line_buffer_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln145_reg_3075 == 1'd1) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_1_we1 = 1'b1;
    end else begin
        line_buffer_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_2_ce0 = 1'b1;
    end else begin
        line_buffer_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_2_ce1 = 1'b1;
    end else begin
        line_buffer_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln145_reg_3075 == 1'd1) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_2_we1 = 1'b1;
    end else begin
        line_buffer_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_3_ce0 = 1'b1;
    end else begin
        line_buffer_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_3_ce1 = 1'b1;
    end else begin
        line_buffer_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln145_reg_3075 == 1'd1) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_3_we1 = 1'b1;
    end else begin
        line_buffer_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_4_ce0 = 1'b1;
    end else begin
        line_buffer_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_4_ce1 = 1'b1;
    end else begin
        line_buffer_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln145_reg_3075 == 1'd1) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_4_we1 = 1'b1;
    end else begin
        line_buffer_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_5_ce0 = 1'b1;
    end else begin
        line_buffer_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_5_ce1 = 1'b1;
    end else begin
        line_buffer_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln156_reg_3114) & (icmp_ln116_reg_3026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_5_we1 = 1'b1;
    end else begin
        line_buffer_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((out_img_V_1_sel == 1'b1)) begin
        out_img_V_1_data_out = out_img_V_1_payload_B;
    end else begin
        out_img_V_1_data_out = out_img_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln164_reg_3124_pp0_iter29_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        out_img_V_1_vld_in = 1'b1;
    end else begin
        out_img_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln164_reg_3124_pp0_iter30_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter31 == 1'b1)) | ((1'd1 == and_ln164_reg_3124_pp0_iter29_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter30 == 1'b1)))) begin
        out_img_V_TDATA_blk_n = out_img_V_1_state[1'd1];
    end else begin
        out_img_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state34 : begin
            if ((~((out_img_V_1_state == 2'd1) | ((out_img_V_1_state == 2'd3) & (out_img_V_TREADY == 1'b0))) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln116_1_fu_671_p2 = (row_0_reg_525 + 9'd1);

assign add_ln116_fu_637_p2 = (indvar_flatten_reg_503 + 19'd1);

assign add_ln117_fu_643_p2 = (iteration_0_reg_514 + 19'd643);

assign add_ln128_fu_763_p2 = (32'd1 + i_1_fu_306);

assign add_ln131_fu_798_p2 = (select_ln125_fu_769_p3 + 32'd1);

assign add_ln171_fu_854_p2 = (select_ln156_fu_655_p3 + 19'd1);

assign add_ln647_fu_2662_p2 = (kernel_off_V_load_reg_3185_pp0_iter29_reg + trunc_ln647_fu_2658_p1);

assign add_ln68_10_fu_2484_p2 = ($signed(sext_ln68_5_fu_2464_p1) + $signed(sext_ln68_10_fu_2480_p1));

assign add_ln68_15_fu_2500_p2 = ($signed(sext_ln68_13_fu_2494_p1) + $signed(sext_ln68_15_fu_2497_p1));

assign add_ln68_20_fu_2516_p2 = ($signed(sext_ln68_18_fu_2510_p1) + $signed(sext_ln68_20_fu_2513_p1));

assign add_ln68_21_fu_2526_p2 = ($signed(sext_ln68_16_fu_2506_p1) + $signed(sext_ln68_21_fu_2522_p1));

assign add_ln68_22_fu_2536_p2 = ($signed(sext_ln68_11_fu_2490_p1) + $signed(sext_ln68_22_fu_2532_p1));

assign add_ln68_27_fu_2552_p2 = ($signed(sext_ln68_25_fu_2546_p1) + $signed(sext_ln68_27_fu_2549_p1));

assign add_ln68_32_fu_2568_p2 = ($signed(sext_ln68_30_fu_2562_p1) + $signed(sext_ln68_32_fu_2565_p1));

assign add_ln68_33_fu_2578_p2 = ($signed(sext_ln68_28_fu_2558_p1) + $signed(sext_ln68_33_fu_2574_p1));

assign add_ln68_38_fu_2594_p2 = ($signed(sext_ln68_36_fu_2588_p1) + $signed(sext_ln68_38_fu_2591_p1));

assign add_ln68_43_fu_2446_p2 = ($signed(sext_ln68_42_fu_2440_p1) + $signed(sext_ln68_43_fu_2443_p1));

assign add_ln68_44_fu_2610_p2 = ($signed(sext_ln68_41_fu_2604_p1) + $signed(sext_ln68_44_fu_2607_p1));

assign add_ln68_45_fu_2620_p2 = ($signed(sext_ln68_39_fu_2600_p1) + $signed(sext_ln68_45_fu_2616_p1));

assign add_ln68_46_fu_2630_p2 = ($signed(sext_ln68_34_fu_2584_p1) + $signed(sext_ln68_46_fu_2626_p1));

assign add_ln68_47_fu_2640_p2 = ($signed(sext_ln68_23_fu_2542_p1) + $signed(sext_ln68_47_fu_2636_p1));

assign add_ln68_4_fu_2458_p2 = ($signed(sext_ln68_2_fu_2452_p1) + $signed(sext_ln68_4_fu_2455_p1));

assign add_ln68_9_fu_2474_p2 = ($signed(sext_ln68_7_fu_2468_p1) + $signed(sext_ln68_9_fu_2471_p1));

assign and_ln156_fu_830_p2 = (select_ln156_2_fu_689_p3 & icmp_ln145_fu_814_p2);

assign and_ln164_fu_848_p2 = (select_ln156_3_fu_709_p3 & icmp_ln164_1_fu_842_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((in_img_V_0_vld_out == 1'b0) & (ap_predicate_op154_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'b1 == ap_block_state33_io) & (ap_enable_reg_pp0_iter31 == 1'b1)) | ((1'b1 == ap_block_state32_io) & (ap_enable_reg_pp0_iter30 == 1'b1)) | ((in_img_V_0_vld_out == 1'b0) & (ap_predicate_op154_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'b1 == ap_block_state33_io) & (ap_enable_reg_pp0_iter31 == 1'b1)) | ((1'b1 == ap_block_state32_io) & (ap_enable_reg_pp0_iter30 == 1'b1)) | ((in_img_V_0_vld_out == 1'b0) & (ap_predicate_op154_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = ((in_img_V_0_vld_out == 1'b0) & (ap_predicate_op154_read_state2 == 1'b1));
end

assign ap_block_state30_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state32_io = ((1'd1 == and_ln164_reg_3124_pp0_iter29_reg) & (out_img_V_1_ack_in == 1'b0));
end

assign ap_block_state32_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state33_io = ((1'd1 == and_ln164_reg_3124_pp0_iter30_reg) & (out_img_V_1_ack_in == 1'b0));
end

assign ap_block_state33_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state34 = ((out_img_V_1_state == 2'd1) | ((out_img_V_1_state == 2'd3) & (out_img_V_TREADY == 1'b0)));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2384 = ((icmp_ln116_fu_631_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2386 = ((icmp_ln135_fu_745_p2 == 1'd1) & (icmp_ln133_fu_739_p2 == 1'd0) & (icmp_ln123_fu_733_p2 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op154_read_state2 = ((1'd1 == and_ln156_fu_830_p2) & (icmp_ln116_fu_631_p2 == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign col_fu_860_p2 = (select_ln156_1_fu_663_p3 + 10'd1);

assign grp_fu_2652_p0 = $signed(add_ln68_47_reg_3270);

assign grp_fu_2668_p1 = grp_fu_2668_p10;

assign grp_fu_2668_p10 = window_V_0_1;

assign grp_fu_2676_p1 = grp_fu_2676_p10;

assign grp_fu_2676_p10 = window_V_0_2;

assign grp_fu_2685_p1 = grp_fu_2685_p10;

assign grp_fu_2685_p10 = window_V_0_4;

assign grp_fu_2693_p1 = grp_fu_2693_p10;

assign grp_fu_2693_p10 = window_V_0_5;

assign grp_fu_2702_p1 = grp_fu_2702_p10;

assign grp_fu_2702_p10 = window_V_0_6_loc_1_fu_338;

assign grp_fu_2710_p1 = grp_fu_2710_p10;

assign grp_fu_2710_p10 = window_V_1_1;

assign grp_fu_2719_p1 = grp_fu_2719_p10;

assign grp_fu_2719_p10 = window_V_1_3;

assign grp_fu_2727_p1 = grp_fu_2727_p10;

assign grp_fu_2727_p10 = window_V_1_4;

assign grp_fu_2736_p1 = grp_fu_2736_p10;

assign grp_fu_2736_p10 = window_V_1_6_loc_1_l_reg_3168;

assign grp_fu_2744_p1 = grp_fu_2744_p10;

assign grp_fu_2744_p10 = window_V_1_6_loc_1_fu_334;

assign grp_fu_2753_p1 = grp_fu_2753_p10;

assign grp_fu_2753_p10 = window_V_2_2;

assign grp_fu_2761_p1 = grp_fu_2761_p10;

assign grp_fu_2761_p10 = window_V_2_3;

assign grp_fu_2770_p1 = grp_fu_2770_p10;

assign grp_fu_2770_p10 = window_V_2_5;

assign grp_fu_2778_p1 = grp_fu_2778_p10;

assign grp_fu_2778_p10 = window_V_2_6_loc_1_l_reg_3162;

assign grp_fu_2787_p1 = grp_fu_2787_p10;

assign grp_fu_2787_p10 = window_V_3_1;

assign grp_fu_2795_p1 = grp_fu_2795_p10;

assign grp_fu_2795_p10 = window_V_3_2;

assign grp_fu_2804_p1 = grp_fu_2804_p10;

assign grp_fu_2804_p10 = window_V_3_4;

assign grp_fu_2812_p1 = grp_fu_2812_p10;

assign grp_fu_2812_p10 = window_V_3_5;

assign grp_fu_2821_p1 = grp_fu_2821_p10;

assign grp_fu_2821_p10 = window_V_3_6_loc_1_fu_326;

assign grp_fu_2829_p1 = grp_fu_2829_p10;

assign grp_fu_2829_p10 = window_V_4_1;

assign grp_fu_2838_p1 = grp_fu_2838_p10;

assign grp_fu_2838_p10 = window_V_4_3;

assign grp_fu_2846_p1 = grp_fu_2846_p10;

assign grp_fu_2846_p10 = window_V_4_4;

assign grp_fu_2855_p1 = grp_fu_2855_p10;

assign grp_fu_2855_p10 = window_V_4_6_loc_1_l_reg_3150;

assign grp_fu_2863_p1 = grp_fu_2863_p10;

assign grp_fu_2863_p10 = window_V_4_6_loc_1_fu_322;

assign grp_fu_2872_p1 = grp_fu_2872_p10;

assign grp_fu_2872_p10 = window_V_5_2;

assign grp_fu_2880_p1 = grp_fu_2880_p10;

assign grp_fu_2880_p10 = window_V_5_3;

assign grp_fu_2889_p1 = grp_fu_2889_p10;

assign grp_fu_2889_p10 = window_V_5_5;

assign grp_fu_2897_p1 = grp_fu_2897_p10;

assign grp_fu_2897_p10 = window_V_5_6_loc_1_l_reg_3144;

assign grp_fu_2906_p1 = grp_fu_2906_p10;

assign grp_fu_2906_p10 = window_V_6_1;

assign grp_fu_2914_p1 = grp_fu_2914_p10;

assign grp_fu_2914_p10 = window_V_6_2;

assign grp_fu_2923_p1 = grp_fu_2923_p10;

assign grp_fu_2923_p10 = window_V_6_4;

assign grp_fu_2932_p1 = grp_fu_2932_p10;

assign grp_fu_2932_p10 = in_temp_V_1_load_reg_3138;

assign icmp_ln116_fu_631_p2 = ((indvar_flatten_reg_503 == 19'd310569) ? 1'b1 : 1'b0);

assign icmp_ln117_fu_649_p2 = ((col_0_reg_547 == 10'd643) ? 1'b1 : 1'b0);

assign icmp_ln123_fu_733_p2 = ((select_ln156_fu_655_p3 < 19'd49) ? 1'b1 : 1'b0);

assign icmp_ln125_fu_757_p2 = (($signed(j_1_fu_310) > $signed(32'd6)) ? 1'b1 : 1'b0);

assign icmp_ln133_fu_739_p2 = ((select_ln156_fu_655_p3 == 19'd49) ? 1'b1 : 1'b0);

assign icmp_ln135_fu_745_p2 = ((select_ln156_fu_655_p3 == 19'd50) ? 1'b1 : 1'b0);

assign icmp_ln145_fu_814_p2 = ((select_ln156_1_fu_663_p3 < 10'd640) ? 1'b1 : 1'b0);

assign icmp_ln156_1_fu_683_p2 = ((row_0_reg_525 < 9'd480) ? 1'b1 : 1'b0);

assign icmp_ln156_fu_677_p2 = ((add_ln116_1_fu_671_p2 < 9'd480) ? 1'b1 : 1'b0);

assign icmp_ln164_1_fu_842_p2 = ((select_ln156_1_fu_663_p3 > 10'd2) ? 1'b1 : 1'b0);

assign icmp_ln164_2_fu_703_p2 = ((row_0_reg_525 > 9'd2) ? 1'b1 : 1'b0);

assign icmp_ln164_fu_697_p2 = ((add_ln116_1_fu_671_p2 > 9'd2) ? 1'b1 : 1'b0);

assign in_img_V_0_ack_in = in_img_V_0_state[1'd1];

assign in_img_V_0_load_A = (in_img_V_0_state_cmp_full & ~in_img_V_0_sel_wr);

assign in_img_V_0_load_B = (in_img_V_0_state_cmp_full & in_img_V_0_sel_wr);

assign in_img_V_0_sel = in_img_V_0_sel_rd;

assign in_img_V_0_state_cmp_full = ((in_img_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign in_img_V_0_vld_in = in_img_V_TVALID;

assign in_img_V_0_vld_out = in_img_V_0_state[1'd0];

assign in_img_V_TREADY = in_img_V_0_state[1'd1];

assign line_buffer_V_0_address0 = zext_ln149_fu_820_p1;

assign line_buffer_V_1_address0 = zext_ln149_fu_820_p1;

assign line_buffer_V_2_address0 = zext_ln149_fu_820_p1;

assign line_buffer_V_3_address0 = zext_ln149_fu_820_p1;

assign line_buffer_V_4_address0 = zext_ln149_fu_820_p1;

assign line_buffer_V_5_address0 = zext_ln149_fu_820_p1;

assign line_buffer_V_5_address1 = zext_ln160_fu_1259_p1;

assign out_img_V_1_ack_in = out_img_V_1_state[1'd1];

assign out_img_V_1_ack_out = out_img_V_TREADY;

assign out_img_V_1_load_A = (out_img_V_1_state_cmp_full & ~out_img_V_1_sel_wr);

assign out_img_V_1_load_B = (out_img_V_1_state_cmp_full & out_img_V_1_sel_wr);

assign out_img_V_1_sel = out_img_V_1_sel_rd;

assign out_img_V_1_state_cmp_full = ((out_img_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign out_img_V_1_vld_out = out_img_V_1_state[1'd0];

assign out_img_V_TDATA = out_img_V_1_data_out;

assign out_img_V_TVALID = out_img_V_1_state[1'd0];

assign select_ln116_1_fu_725_p3 = ((icmp_ln117_fu_649_p2[0:0] === 1'b1) ? add_ln116_1_fu_671_p2 : row_0_reg_525);

assign select_ln116_fu_717_p3 = ((icmp_ln117_fu_649_p2[0:0] === 1'b1) ? add_ln117_fu_643_p2 : iteration_0_reg_514);

assign select_ln125_1_fu_777_p3 = ((icmp_ln125_fu_757_p2[0:0] === 1'b1) ? add_ln128_fu_763_p2 : i_1_fu_306);

assign select_ln125_fu_769_p3 = ((icmp_ln125_fu_757_p2[0:0] === 1'b1) ? 32'd0 : j_1_fu_310);

assign select_ln156_1_fu_663_p3 = ((icmp_ln117_fu_649_p2[0:0] === 1'b1) ? 10'd0 : col_0_reg_547);

assign select_ln156_2_fu_689_p3 = ((icmp_ln117_fu_649_p2[0:0] === 1'b1) ? icmp_ln156_fu_677_p2 : icmp_ln156_1_fu_683_p2);

assign select_ln156_3_fu_709_p3 = ((icmp_ln117_fu_649_p2[0:0] === 1'b1) ? icmp_ln164_fu_697_p2 : icmp_ln164_2_fu_703_p2);

assign select_ln156_fu_655_p3 = ((icmp_ln117_fu_649_p2[0:0] === 1'b1) ? add_ln117_fu_643_p2 : iteration_1_reg_536);

assign sext_ln68_10_fu_2480_p1 = $signed(add_ln68_9_fu_2474_p2);

assign sext_ln68_11_fu_2490_p1 = $signed(add_ln68_10_fu_2484_p2);

assign sext_ln68_13_fu_2494_p1 = add_ln68_12_reg_3210;

assign sext_ln68_15_fu_2497_p1 = add_ln68_14_reg_3215;

assign sext_ln68_16_fu_2506_p1 = $signed(add_ln68_15_fu_2500_p2);

assign sext_ln68_18_fu_2510_p1 = add_ln68_17_reg_3220;

assign sext_ln68_20_fu_2513_p1 = add_ln68_19_reg_3225;

assign sext_ln68_21_fu_2522_p1 = $signed(add_ln68_20_fu_2516_p2);

assign sext_ln68_22_fu_2532_p1 = $signed(add_ln68_21_fu_2526_p2);

assign sext_ln68_23_fu_2542_p1 = $signed(add_ln68_22_fu_2536_p2);

assign sext_ln68_25_fu_2546_p1 = add_ln68_24_reg_3230;

assign sext_ln68_27_fu_2549_p1 = add_ln68_26_reg_3235;

assign sext_ln68_28_fu_2558_p1 = $signed(add_ln68_27_fu_2552_p2);

assign sext_ln68_2_fu_2452_p1 = add_ln68_1_reg_3190;

assign sext_ln68_30_fu_2562_p1 = add_ln68_29_reg_3240;

assign sext_ln68_32_fu_2565_p1 = add_ln68_31_reg_3245;

assign sext_ln68_33_fu_2574_p1 = $signed(add_ln68_32_fu_2568_p2);

assign sext_ln68_34_fu_2584_p1 = $signed(add_ln68_33_fu_2578_p2);

assign sext_ln68_36_fu_2588_p1 = add_ln68_35_reg_3250;

assign sext_ln68_38_fu_2591_p1 = add_ln68_37_reg_3255;

assign sext_ln68_39_fu_2600_p1 = $signed(add_ln68_38_fu_2594_p2);

assign sext_ln68_41_fu_2604_p1 = add_ln68_40_reg_3260;

assign sext_ln68_42_fu_2440_p1 = grp_fu_2923_p3;

assign sext_ln68_43_fu_2443_p1 = grp_fu_2932_p3;

assign sext_ln68_44_fu_2607_p1 = $signed(add_ln68_43_reg_3265);

assign sext_ln68_45_fu_2616_p1 = $signed(add_ln68_44_fu_2610_p2);

assign sext_ln68_46_fu_2626_p1 = $signed(add_ln68_45_fu_2620_p2);

assign sext_ln68_47_fu_2636_p1 = $signed(add_ln68_46_fu_2630_p2);

assign sext_ln68_4_fu_2455_p1 = add_ln68_3_reg_3195;

assign sext_ln68_5_fu_2464_p1 = $signed(add_ln68_4_fu_2458_p2);

assign sext_ln68_7_fu_2468_p1 = add_ln68_6_reg_3200;

assign sext_ln68_9_fu_2471_p1 = add_ln68_8_reg_3205;

assign temp_V_12_fu_1812_p0 = kernel_V_1_4;

assign temp_V_12_fu_1812_p1 = temp_V_12_fu_1812_p10;

assign temp_V_12_fu_1812_p10 = window_V_1_5;

assign temp_V_12_fu_1812_p2 = ($signed(temp_V_12_fu_1812_p0) * $signed({{1'b0}, {temp_V_12_fu_1812_p1}}));

assign temp_V_15_fu_1857_p0 = kernel_V_2_0;

assign temp_V_15_fu_1857_p1 = temp_V_15_fu_1857_p10;

assign temp_V_15_fu_1857_p10 = window_V_2_1;

assign temp_V_15_fu_1857_p2 = ($signed(temp_V_15_fu_1857_p0) * $signed({{1'b0}, {temp_V_15_fu_1857_p1}}));

assign temp_V_18_fu_1903_p0 = kernel_V_2_3;

assign temp_V_18_fu_1903_p1 = temp_V_18_fu_1903_p10;

assign temp_V_18_fu_1903_p10 = window_V_2_4;

assign temp_V_18_fu_1903_p2 = ($signed(temp_V_18_fu_1903_p0) * $signed({{1'b0}, {temp_V_18_fu_1903_p1}}));

assign temp_V_21_fu_1948_p0 = kernel_V_2_6;

assign temp_V_21_fu_1948_p1 = temp_V_21_fu_1948_p10;

assign temp_V_21_fu_1948_p10 = window_V_2_6_loc_1_fu_330;

assign temp_V_21_fu_1948_p2 = ($signed(temp_V_21_fu_1948_p0) * $signed({{1'b0}, {temp_V_21_fu_1948_p1}}));

assign temp_V_24_fu_1994_p0 = kernel_V_3_2;

assign temp_V_24_fu_1994_p1 = temp_V_24_fu_1994_p10;

assign temp_V_24_fu_1994_p10 = window_V_3_3;

assign temp_V_24_fu_1994_p2 = ($signed(temp_V_24_fu_1994_p0) * $signed({{1'b0}, {temp_V_24_fu_1994_p1}}));

assign temp_V_27_fu_2039_p0 = kernel_V_3_5;

assign temp_V_27_fu_2039_p1 = temp_V_27_fu_2039_p10;

assign temp_V_27_fu_2039_p10 = window_V_3_6_loc_1_l_reg_3156;

assign temp_V_27_fu_2039_p2 = ($signed(temp_V_27_fu_2039_p0) * $signed({{1'b0}, {temp_V_27_fu_2039_p1}}));

assign temp_V_30_fu_2085_p0 = kernel_V_4_1;

assign temp_V_30_fu_2085_p1 = temp_V_30_fu_2085_p10;

assign temp_V_30_fu_2085_p10 = window_V_4_2;

assign temp_V_30_fu_2085_p2 = ($signed(temp_V_30_fu_2085_p0) * $signed({{1'b0}, {temp_V_30_fu_2085_p1}}));

assign temp_V_33_fu_2131_p0 = kernel_V_4_4;

assign temp_V_33_fu_2131_p1 = temp_V_33_fu_2131_p10;

assign temp_V_33_fu_2131_p10 = window_V_4_5;

assign temp_V_33_fu_2131_p2 = ($signed(temp_V_33_fu_2131_p0) * $signed({{1'b0}, {temp_V_33_fu_2131_p1}}));

assign temp_V_36_fu_2176_p0 = kernel_V_5_0;

assign temp_V_36_fu_2176_p1 = temp_V_36_fu_2176_p10;

assign temp_V_36_fu_2176_p10 = window_V_5_1;

assign temp_V_36_fu_2176_p2 = ($signed(temp_V_36_fu_2176_p0) * $signed({{1'b0}, {temp_V_36_fu_2176_p1}}));

assign temp_V_39_fu_2222_p0 = kernel_V_5_3;

assign temp_V_39_fu_2222_p1 = temp_V_39_fu_2222_p10;

assign temp_V_39_fu_2222_p10 = window_V_5_4;

assign temp_V_39_fu_2222_p2 = ($signed(temp_V_39_fu_2222_p0) * $signed({{1'b0}, {temp_V_39_fu_2222_p1}}));

assign temp_V_3_fu_1675_p0 = kernel_V_0_2;

assign temp_V_3_fu_1675_p1 = temp_V_3_fu_1675_p10;

assign temp_V_3_fu_1675_p10 = window_V_0_3;

assign temp_V_3_fu_1675_p2 = ($signed(temp_V_3_fu_1675_p0) * $signed({{1'b0}, {temp_V_3_fu_1675_p1}}));

assign temp_V_42_fu_2267_p0 = kernel_V_5_6;

assign temp_V_42_fu_2267_p1 = temp_V_42_fu_2267_p10;

assign temp_V_42_fu_2267_p10 = window_V_5_6_loc_1_fu_318;

assign temp_V_42_fu_2267_p2 = ($signed(temp_V_42_fu_2267_p0) * $signed({{1'b0}, {temp_V_42_fu_2267_p1}}));

assign temp_V_45_fu_2313_p0 = kernel_V_6_2;

assign temp_V_45_fu_2313_p1 = temp_V_45_fu_2313_p10;

assign temp_V_45_fu_2313_p10 = window_V_6_3;

assign temp_V_45_fu_2313_p2 = ($signed(temp_V_45_fu_2313_p0) * $signed({{1'b0}, {temp_V_45_fu_2313_p1}}));

assign temp_V_47_fu_2347_p0 = kernel_V_6_4;

assign temp_V_47_fu_2347_p1 = temp_V_47_fu_2347_p10;

assign temp_V_47_fu_2347_p10 = window_V_6_5;

assign temp_V_47_fu_2347_p2 = ($signed(temp_V_47_fu_2347_p0) * $signed({{1'b0}, {temp_V_47_fu_2347_p1}}));

assign temp_V_49_fu_2380_p0 = kernel_V_6_6;

assign temp_V_49_fu_2380_p1 = temp_V_49_fu_2380_p10;

assign temp_V_49_fu_2380_p10 = in_temp_V_1_fu_314;

assign temp_V_49_fu_2380_p2 = ($signed(temp_V_49_fu_2380_p0) * $signed({{1'b0}, {temp_V_49_fu_2380_p1}}));

assign temp_V_6_fu_1720_p0 = kernel_V_0_5;

assign temp_V_6_fu_1720_p1 = temp_V_6_fu_1720_p10;

assign temp_V_6_fu_1720_p10 = window_V_0_6_loc_1_l_reg_3174;

assign temp_V_6_fu_1720_p2 = ($signed(temp_V_6_fu_1720_p0) * $signed({{1'b0}, {temp_V_6_fu_1720_p1}}));

assign temp_V_9_fu_1766_p0 = kernel_V_1_1;

assign temp_V_9_fu_1766_p1 = temp_V_9_fu_1766_p10;

assign temp_V_9_fu_1766_p10 = window_V_1_2;

assign temp_V_9_fu_1766_p2 = ($signed(temp_V_9_fu_1766_p0) * $signed({{1'b0}, {temp_V_9_fu_1766_p1}}));

assign trunc_ln180_1_fu_794_p1 = select_ln125_fu_769_p3[2:0];

assign trunc_ln180_fu_790_p1 = select_ln125_1_fu_777_p3[2:0];

assign trunc_ln647_fu_2658_p1 = grp_fu_2652_p2[7:0];

assign zext_ln130_fu_785_p1 = select_ln156_fu_655_p3;

assign zext_ln149_fu_820_p1 = select_ln156_1_fu_663_p3;

assign zext_ln160_fu_1259_p1 = select_ln156_1_reg_3035;

endmodule //convolution_filter
