<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::SDep Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1SDep.html">SDep</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::SDep Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::SDep" -->
<p><a class="el" href="classllvm_1_1SDep.html" title="SDep - Scheduling dependency.">SDep</a> - Scheduling dependency.  
 <a href="classllvm_1_1SDep.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for llvm::SDep:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1SDep__coll__graph.png" border="0" usemap="#llvm_1_1SDep_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1SDep_coll__map" id="llvm_1_1SDep_coll__map">
<area shape="rect" id="node2" href="classunsigned.html" title="unsigned" alt="" coords="11,5,91,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1SDep-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">Kind</a> { <a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">Data</a>, 
<a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">Anti</a>, 
<a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">Output</a>, 
<a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a67742b87d83369cad814985a4afc83d0">Order</a>
 }</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Kind - These are the different kinds of scheduling dependencies.  <a href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9">OrderKind</a> { <br/>
&#160;&#160;<a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a3d026b42ef4cc00c58dd954b3c5eda65">Barrier</a>, 
<a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9aa34e7b539ffb2975952fd58cbb2b75c2">MayAliasMem</a>, 
<a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9af1f76321cbfa20244f78ab9f7a40900c">MustAliasMem</a>, 
<a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1">Artificial</a>, 
<br/>
&#160;&#160;<a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9ac698747d5c996ab4f760518f55be1346">Weak</a>, 
<a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a04d28e273cd30fa75243240b15d08352">Cluster</a>
<br/>
 }</td></tr>
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a98b446ad86ee3581e0273ef2200d2585">SDep</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1SDep.html" title="SDep - Scheduling dependency.">SDep</a> - Construct a null <a class="el" href="classllvm_1_1SDep.html" title="SDep - Scheduling dependency.">SDep</a>.  <a href="#a98b446ad86ee3581e0273ef2200d2585"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#afdd24e7642b757dd8b2ec8345bd9bda3">SDep</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *S, <a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">Kind</a> kind, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1SDep.html#ab0a6528b6785d72ed8ec4a8f486ee78d">Reg</a>)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1SDep.html" title="SDep - Scheduling dependency.">SDep</a> - Construct an <a class="el" href="classllvm_1_1SDep.html" title="SDep - Scheduling dependency.">SDep</a> with the specified values.  <a href="#afdd24e7642b757dd8b2ec8345bd9bda3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a958610bfb8db5e45be0eb3a6d894f627">SDep</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *S, <a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9">OrderKind</a> kind)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a524ff572f1712db8869351ac1b2b5f06">overlaps</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;<a class="el" href="ELFYAML_8cpp.html#aef81897c1c0d2b05a9d75f1ffd91eeab">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified <a class="el" href="classllvm_1_1SDep.html" title="SDep - Scheduling dependency.">SDep</a> is equivalent except for latency.  <a href="#a524ff572f1712db8869351ac1b2b5f06"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a31f9b99983b752a9217f99da6dea957c">operator==</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;<a class="el" href="ELFYAML_8cpp.html#aef81897c1c0d2b05a9d75f1ffd91eeab">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a40c852485ffc8aaa4335dc68f41bbe54">operator!=</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;<a class="el" href="ELFYAML_8cpp.html#aef81897c1c0d2b05a9d75f1ffd91eeab">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a4505b88c7962025ca5a895caea130dbd">getLatency</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getLatency - Return the latency value for this edge, which roughly means the minimum number of cycles that must elapse between the predecessor and the successor, given that they have this edge between them.  <a href="#a4505b88c7962025ca5a895caea130dbd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a148b76c8f993d4a3d95ac19c60e2ebe0">setLatency</a> (<a class="el" href="classunsigned.html">unsigned</a> Lat)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">setLatency - Set the latency for this edge.  <a href="#a148b76c8f993d4a3d95ac19c60e2ebe0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a0d3253aa89a8b7441f8401f1b6609811">getSUnit</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#aaa4f7e2f3f5a23ecf19b98acd3c05593">setSUnit</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">Kind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a998d6afb19cec8643f12f212ee386313">getKind</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getKind - Return an enum value representing the kind of the dependence.  <a href="#a998d6afb19cec8643f12f212ee386313"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#ad1e374c525a38c8f79261f9c0b82c664">isCtrl</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isCtrl - Shorthand for <a class="el" href="classllvm_1_1SDep.html#a998d6afb19cec8643f12f212ee386313" title="getKind - Return an enum value representing the kind of the dependence.">getKind()</a> != <a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26" title="Regular data dependence (aka true-dependence).">SDep::Data</a>.  <a href="#ad1e374c525a38c8f79261f9c0b82c664"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#ab7f23e447239a3366818b63a141017e5">isNormalMemory</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isNormalMemory - Test if this is an Order dependence between two memory accesses where both sides of the dependence access memory in non-volatile and fully modeled ways.  <a href="#ab7f23e447239a3366818b63a141017e5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#aabbb5f40ff9cf9709fbdc7ecf271bf32">isBarrier</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isBarrier - Test if this is an Order dependence that is marked as a barrier.  <a href="#aabbb5f40ff9cf9709fbdc7ecf271bf32"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#aec9b79e2b29c83bd30ea5618cb8cb77d">isNormalMemoryOrBarrier</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isNormalMemoryOrBarrier - Test if this is could be any kind of memory dependence.  <a href="#aec9b79e2b29c83bd30ea5618cb8cb77d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a06bc0761296cff28660e5002e4407289">isMustAlias</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isMustAlias - Test if this is an Order dependence that is marked as "must alias", meaning that the SUnits at either end of the edge have a memory dependence on a known memory location.  <a href="#a06bc0761296cff28660e5002e4407289"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#ac087b1f634a3e5738ed056c68dbd1b00">isWeak</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isWeak - Test if this a weak dependence.  <a href="#ac087b1f634a3e5738ed056c68dbd1b00"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a750cdf657d876c82731a45e2235eb2b5">isArtificial</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isArtificial - Test if this is an Order dependence that is marked as "artificial", meaning it isn't necessary for correctness.  <a href="#a750cdf657d876c82731a45e2235eb2b5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#aaf085bca6626d2cc320bd9ba7af55f34">isCluster</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isCluster - Test if this is an Order dependence that is marked as "cluster", meaning it is artificial and wants to be adjacent.  <a href="#aaf085bca6626d2cc320bd9ba7af55f34"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#ab260455b9e4745bbdc259e39cfb4b430">isAssignedRegDep</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isAssignedRegDep - Test if this is a Data dependence that is associated with a register.  <a href="#ab260455b9e4745bbdc259e39cfb4b430"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#afb42ca0e788efe3f0d4d92b90146d5ba">getReg</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getReg - Return the register associated with this edge.  <a href="#afb42ca0e788efe3f0d4d92b90146d5ba"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#ad2e01668fae870af7bc0679edd4335c5">setReg</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1SDep.html#ab0a6528b6785d72ed8ec4a8f486ee78d">Reg</a>)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">setReg - Assign the associated register for this edge.  <a href="#ad2e01668fae870af7bc0679edd4335c5"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1SDep.html" title="SDep - Scheduling dependency.">SDep</a> - Scheduling dependency. </p>
<p>This represents one direction of an edge in the scheduling DAG. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00045">45</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>
</div><hr/><h2>Member Enumeration Documentation</h2>
<a class="anchor" id="a07333f8ba53e0454b7ec6365860c0732"></a><!-- doxytag: member="llvm::SDep::Kind" ref="a07333f8ba53e0454b7ec6365860c0732" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">llvm::SDep::Kind</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Kind - These are the different kinds of scheduling dependencies. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26"></a><!-- doxytag: member="Data" ref="a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26" args="" -->Data</em>&nbsp;</td><td>
<p>Regular data dependence (aka true-dependence). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e"></a><!-- doxytag: member="Anti" ref="a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e" args="" -->Anti</em>&nbsp;</td><td>
<p>A register anti-dependedence (aka WAR). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36"></a><!-- doxytag: member="Output" ref="a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36" args="" -->Output</em>&nbsp;</td><td>
<p>A register output-dependence (aka WAW). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a07333f8ba53e0454b7ec6365860c0732a67742b87d83369cad814985a4afc83d0"></a><!-- doxytag: member="Order" ref="a07333f8ba53e0454b7ec6365860c0732a67742b87d83369cad814985a4afc83d0" args="" -->Order</em>&nbsp;</td><td>
<p>Any other ordering dependency. </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00048">48</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<a class="anchor" id="a551060cb0333d9d0cfdacd2576d817b9"></a><!-- doxytag: member="llvm::SDep::OrderKind" ref="a551060cb0333d9d0cfdacd2576d817b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9">llvm::SDep::OrderKind</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a551060cb0333d9d0cfdacd2576d817b9a3d026b42ef4cc00c58dd954b3c5eda65"></a><!-- doxytag: member="Barrier" ref="a551060cb0333d9d0cfdacd2576d817b9a3d026b42ef4cc00c58dd954b3c5eda65" args="" -->Barrier</em>&nbsp;</td><td>
<p>An unknown scheduling barrier. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a551060cb0333d9d0cfdacd2576d817b9aa34e7b539ffb2975952fd58cbb2b75c2"></a><!-- doxytag: member="MayAliasMem" ref="a551060cb0333d9d0cfdacd2576d817b9aa34e7b539ffb2975952fd58cbb2b75c2" args="" -->MayAliasMem</em>&nbsp;</td><td>
<p>Nonvolatile load/Store instructions that may alias. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a551060cb0333d9d0cfdacd2576d817b9af1f76321cbfa20244f78ab9f7a40900c"></a><!-- doxytag: member="MustAliasMem" ref="a551060cb0333d9d0cfdacd2576d817b9af1f76321cbfa20244f78ab9f7a40900c" args="" -->MustAliasMem</em>&nbsp;</td><td>
<p>Nonvolatile load/Store instructions that must alias. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1"></a><!-- doxytag: member="Artificial" ref="a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1" args="" -->Artificial</em>&nbsp;</td><td>
<p>Arbitrary strong DAG edge (no real dependence). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a551060cb0333d9d0cfdacd2576d817b9ac698747d5c996ab4f760518f55be1346"></a><!-- doxytag: member="Weak" ref="a551060cb0333d9d0cfdacd2576d817b9ac698747d5c996ab4f760518f55be1346" args="" -->Weak</em>&nbsp;</td><td>
<p>Arbitrary weak DAG edge. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a551060cb0333d9d0cfdacd2576d817b9a04d28e273cd30fa75243240b15d08352"></a><!-- doxytag: member="Cluster" ref="a551060cb0333d9d0cfdacd2576d817b9a04d28e273cd30fa75243240b15d08352" args="" -->Cluster</em>&nbsp;</td><td>
<p>Weak DAG edge linking a chain of clustered instrs. </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00064">64</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a98b446ad86ee3581e0273ef2200d2585"></a><!-- doxytag: member="llvm::SDep::SDep" ref="a98b446ad86ee3581e0273ef2200d2585" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDep.html#a98b446ad86ee3581e0273ef2200d2585">llvm::SDep::SDep</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classllvm_1_1SDep.html" title="SDep - Scheduling dependency.">SDep</a> - Construct a null <a class="el" href="classllvm_1_1SDep.html" title="SDep - Scheduling dependency.">SDep</a>. </p>
<p>This is only for use by container classes which require default constructors. SUnits may not have null <a class="el" href="classllvm_1_1SDep.html" title="SDep - Scheduling dependency.">SDep</a> edges. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00098">98</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<a class="anchor" id="afdd24e7642b757dd8b2ec8345bd9bda3"></a><!-- doxytag: member="llvm::SDep::SDep" ref="afdd24e7642b757dd8b2ec8345bd9bda3" args="(SUnit *S, Kind kind, unsigned Reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDep.html#a98b446ad86ee3581e0273ef2200d2585">llvm::SDep::SDep</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">Kind</a>&#160;</td>
          <td class="paramname"><em>kind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classllvm_1_1SDep.html" title="SDep - Scheduling dependency.">SDep</a> - Construct an <a class="el" href="classllvm_1_1SDep.html" title="SDep - Scheduling dependency.">SDep</a> with the specified values. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00101">101</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00050">Anti</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00049">Data</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00051">Output</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00083">Reg</a>.</p>

</div>
</div>
<a class="anchor" id="a958610bfb8db5e45be0eb3a6d894f627"></a><!-- doxytag: member="llvm::SDep::SDep" ref="a958610bfb8db5e45be0eb3a6d894f627" args="(SUnit *S, OrderKind kind)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDep.html#a98b446ad86ee3581e0273ef2200d2585">llvm::SDep::SDep</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9">OrderKind</a>&#160;</td>
          <td class="paramname"><em>kind</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00119">119</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a998d6afb19cec8643f12f212ee386313"></a><!-- doxytag: member="llvm::SDep::getKind" ref="a998d6afb19cec8643f12f212ee386313" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">Kind</a> <a class="el" href="classllvm_1_1SDep.html#a998d6afb19cec8643f12f212ee386313">llvm::SDep::getKind</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getKind - Return an enum value representing the kind of the dependence. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00170">170</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="PointerIntPair_8h_source.html#l00079">llvm::PointerIntPair&lt; PointerTy, IntBits, IntType, PtrTraits &gt;::getInt()</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAG_8cpp_source.html#l00065">llvm::SUnit::addPred()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00725">llvm::AggressiveAntiDepBreaker::BreakAntiDependencies()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01524">llvm::SchedDFSResult::compute()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00627">llvm::ScheduleDAGSDNodes::computeOperandLatency()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00235">getReg()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00216">isArtificial()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00228">isAssignedRegDep()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00189">isBarrier()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00222">isCluster()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00175">isCtrl()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00202">isMustAlias()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00182">isNormalMemory()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00210">isWeak()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01437">llvm::SchedDFSImpl::joinPredSubtree()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00133">llvm::SUnit::removePred()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00246">setReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a4505b88c7962025ca5a895caea130dbd"></a><!-- doxytag: member="llvm::SDep::getLatency" ref="a4505b88c7962025ca5a895caea130dbd" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1SDep.html#a4505b88c7962025ca5a895caea130dbd">llvm::SDep::getLatency</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getLatency - Return the latency value for this edge, which roughly means the minimum number of cycles that must elapse between the predecessor and the successor, given that they have this edge between them. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00150">150</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAG_8cpp_source.html#l00065">llvm::SUnit::addPred()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00578">llvm::ScheduleDAGMI::releasePred()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00539">llvm::ScheduleDAGMI::releaseSucc()</a>.</p>

</div>
</div>
<a class="anchor" id="afb42ca0e788efe3f0d4d92b90146d5ba"></a><!-- doxytag: member="llvm::SDep::getReg" ref="afb42ca0e788efe3f0d4d92b90146d5ba" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1SDep.html#afb42ca0e788efe3f0d4d92b90146d5ba">llvm::SDep::getReg</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getReg - Return the register associated with this edge. </p>
<p>This is only valid on Data, Anti, and Output edges. On Data edges, this value may be zero, meaning there is no associated register. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00235">235</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00050">Anti</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00049">Data</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00170">getKind()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00051">Output</a>.</p>

<p>Referenced by <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00725">llvm::AggressiveAntiDepBreaker::BreakAntiDependencies()</a>.</p>

</div>
</div>
<a class="anchor" id="a0d3253aa89a8b7441f8401f1b6609811"></a><!-- doxytag: member="llvm::SDep::getSUnit" ref="a0d3253aa89a8b7441f8401f1b6609811" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>* <a class="el" href="classllvm_1_1SDep.html#a0d3253aa89a8b7441f8401f1b6609811">llvm::SDep::getSUnit</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00160">160</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="PointerIntPair_8h_source.html#l00074">llvm::PointerIntPair&lt; PointerTy, IntBits, IntType, PtrTraits &gt;::getPointer()</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00522">llvm::ScheduleDAGMI::addEdge()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00065">llvm::SUnit::addPred()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00725">llvm::AggressiveAntiDepBreaker::BreakAntiDependencies()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01524">llvm::SchedDFSResult::compute()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00267">CriticalPathStep()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01437">llvm::SchedDFSImpl::joinPredSubtree()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00578">llvm::ScheduleDAGMI::releasePred()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00539">llvm::ScheduleDAGMI::releaseSucc()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00133">llvm::SUnit::removePred()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01391">llvm::SchedDFSImpl::visitCrossEdge()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01384">llvm::SchedDFSImpl::visitPostorderEdge()</a>.</p>

</div>
</div>
<a class="anchor" id="a750cdf657d876c82731a45e2235eb2b5"></a><!-- doxytag: member="llvm::SDep::isArtificial" ref="a750cdf657d876c82731a45e2235eb2b5" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1SDep.html#a750cdf657d876c82731a45e2235eb2b5">llvm::SDep::isArtificial</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isArtificial - Test if this is an Order dependence that is marked as "artificial", meaning it isn't necessary for correctness. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00216">216</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00068">Artificial</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00170">getKind()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00052">Order</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00522">llvm::ScheduleDAGMI::addEdge()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00655">llvm::SUnitIterator::isArtificialDep()</a>.</p>

</div>
</div>
<a class="anchor" id="ab260455b9e4745bbdc259e39cfb4b430"></a><!-- doxytag: member="llvm::SDep::isAssignedRegDep" ref="ab260455b9e4745bbdc259e39cfb4b430" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1SDep.html#ab260455b9e4745bbdc259e39cfb4b430">llvm::SDep::isAssignedRegDep</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isAssignedRegDep - Test if this is a Data dependence that is associated with a register. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00228">228</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00049">Data</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00170">getKind()</a>.</p>

</div>
</div>
<a class="anchor" id="aabbb5f40ff9cf9709fbdc7ecf271bf32"></a><!-- doxytag: member="llvm::SDep::isBarrier" ref="aabbb5f40ff9cf9709fbdc7ecf271bf32" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1SDep.html#aabbb5f40ff9cf9709fbdc7ecf271bf32">llvm::SDep::isBarrier</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isBarrier - Test if this is an Order dependence that is marked as a barrier. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00189">189</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00065">Barrier</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00170">getKind()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00052">Order</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAG_8h_source.html#l00195">isNormalMemoryOrBarrier()</a>.</p>

</div>
</div>
<a class="anchor" id="aaf085bca6626d2cc320bd9ba7af55f34"></a><!-- doxytag: member="llvm::SDep::isCluster" ref="aaf085bca6626d2cc320bd9ba7af55f34" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1SDep.html#aaf085bca6626d2cc320bd9ba7af55f34">llvm::SDep::isCluster</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isCluster - Test if this is an Order dependence that is marked as "cluster", meaning it is artificial and wants to be adjacent. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00222">222</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00070">Cluster</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00170">getKind()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00052">Order</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00578">llvm::ScheduleDAGMI::releasePred()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00539">llvm::ScheduleDAGMI::releaseSucc()</a>.</p>

</div>
</div>
<a class="anchor" id="ad1e374c525a38c8f79261f9c0b82c664"></a><!-- doxytag: member="llvm::SDep::isCtrl" ref="ad1e374c525a38c8f79261f9c0b82c664" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1SDep.html#ad1e374c525a38c8f79261f9c0b82c664">llvm::SDep::isCtrl</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isCtrl - Shorthand for <a class="el" href="classllvm_1_1SDep.html#a998d6afb19cec8643f12f212ee386313" title="getKind - Return an enum value representing the kind of the dependence.">getKind()</a> != <a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26" title="Regular data dependence (aka true-dependence).">SDep::Data</a>. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00175">175</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00049">Data</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00170">getKind()</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAG_8h_source.html#l00652">llvm::SUnitIterator::isCtrlDep()</a>.</p>

</div>
</div>
<a class="anchor" id="a06bc0761296cff28660e5002e4407289"></a><!-- doxytag: member="llvm::SDep::isMustAlias" ref="a06bc0761296cff28660e5002e4407289" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1SDep.html#a06bc0761296cff28660e5002e4407289">llvm::SDep::isMustAlias</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isMustAlias - Test if this is an Order dependence that is marked as "must alias", meaning that the SUnits at either end of the edge have a memory dependence on a known memory location. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00202">202</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00170">getKind()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00067">MustAliasMem</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00052">Order</a>.</p>

</div>
</div>
<a class="anchor" id="ab7f23e447239a3366818b63a141017e5"></a><!-- doxytag: member="llvm::SDep::isNormalMemory" ref="ab7f23e447239a3366818b63a141017e5" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1SDep.html#ab7f23e447239a3366818b63a141017e5">llvm::SDep::isNormalMemory</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isNormalMemory - Test if this is an Order dependence between two memory accesses where both sides of the dependence access memory in non-volatile and fully modeled ways. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00182">182</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00170">getKind()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00066">MayAliasMem</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00067">MustAliasMem</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00052">Order</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAG_8h_source.html#l00195">isNormalMemoryOrBarrier()</a>.</p>

</div>
</div>
<a class="anchor" id="aec9b79e2b29c83bd30ea5618cb8cb77d"></a><!-- doxytag: member="llvm::SDep::isNormalMemoryOrBarrier" ref="aec9b79e2b29c83bd30ea5618cb8cb77d" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1SDep.html#aec9b79e2b29c83bd30ea5618cb8cb77d">llvm::SDep::isNormalMemoryOrBarrier</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isNormalMemoryOrBarrier - Test if this is could be any kind of memory dependence. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00195">195</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00189">isBarrier()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00182">isNormalMemory()</a>.</p>

</div>
</div>
<a class="anchor" id="ac087b1f634a3e5738ed056c68dbd1b00"></a><!-- doxytag: member="llvm::SDep::isWeak" ref="ac087b1f634a3e5738ed056c68dbd1b00" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1SDep.html#ac087b1f634a3e5738ed056c68dbd1b00">llvm::SDep::isWeak</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isWeak - Test if this a weak dependence. </p>
<p>Weak dependencies are considered DAG edges for height computation and other heuristics, but do not force ordering. Breaking a weak edge may require the scheduler to compensate, for example by inserting a copy. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00210">210</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00170">getKind()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00052">Order</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00069">Weak</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAG_8cpp_source.html#l00065">llvm::SUnit::addPred()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00578">llvm::ScheduleDAGMI::releasePred()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00539">llvm::ScheduleDAGMI::releaseSucc()</a>, and <a class="el" href="ScheduleDAG_8cpp_source.html#l00133">llvm::SUnit::removePred()</a>.</p>

</div>
</div>
<a class="anchor" id="a40c852485ffc8aaa4335dc68f41bbe54"></a><!-- doxytag: member="llvm::SDep::operator!=" ref="a40c852485ffc8aaa4335dc68f41bbe54" args="(const SDep &amp;Other) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SDep::operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00142">142</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00138">operator==()</a>.</p>

</div>
</div>
<a class="anchor" id="a31f9b99983b752a9217f99da6dea957c"></a><!-- doxytag: member="llvm::SDep::operator==" ref="a31f9b99983b752a9217f99da6dea957c" args="(const SDep &amp;Other) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SDep::operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00138">138</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00125">overlaps()</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAG_8h_source.html#l00142">operator!=()</a>.</p>

</div>
</div>
<a class="anchor" id="a524ff572f1712db8869351ac1b2b5f06"></a><!-- doxytag: member="llvm::SDep::overlaps" ref="a524ff572f1712db8869351ac1b2b5f06" args="(const SDep &amp;Other) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1SDep.html#a524ff572f1712db8869351ac1b2b5f06">llvm::SDep::overlaps</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if the specified <a class="el" href="classllvm_1_1SDep.html" title="SDep - Scheduling dependency.">SDep</a> is equivalent except for latency. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00125">125</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00050">Anti</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00049">Data</a>, <a class="el" href="PointerIntPair_8h_source.html#l00079">llvm::PointerIntPair&lt; PointerTy, IntBits, IntType, PtrTraits &gt;::getInt()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00052">Order</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00086">OrdKind</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00051">Output</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00083">Reg</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAG_8h_source.html#l00138">operator==()</a>.</p>

</div>
</div>
<a class="anchor" id="a148b76c8f993d4a3d95ac19c60e2ebe0"></a><!-- doxytag: member="llvm::SDep::setLatency" ref="a148b76c8f993d4a3d95ac19c60e2ebe0" args="(unsigned Lat)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1SDep.html#a148b76c8f993d4a3d95ac19c60e2ebe0">llvm::SDep::setLatency</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Lat</em></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>setLatency - Set the latency for this edge. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00155">155</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00666">addChainDependency()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00256">llvm::ScheduleDAGInstrs::addPhysRegDataDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00299">llvm::ScheduleDAGInstrs::addPhysRegDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00380">llvm::ScheduleDAGInstrs::addVRegDefDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00418">llvm::ScheduleDAGInstrs::addVRegUseDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00634">adjustChainDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00749">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, and <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00627">llvm::ScheduleDAGSDNodes::computeOperandLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="ad2e01668fae870af7bc0679edd4335c5"></a><!-- doxytag: member="llvm::SDep::setReg" ref="ad2e01668fae870af7bc0679edd4335c5" args="(unsigned Reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1SDep.html#ad2e01668fae870af7bc0679edd4335c5">llvm::SDep::setReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>setReg - Assign the associated register for this edge. </p>
<p>This is only valid on Data, Anti, and Output edges. On Anti and Output edges, this value must not be zero. On Data edges, the value may be zero, which would mean that no specific register is associated with this edge. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00246">246</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00050">Anti</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00049">Data</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00170">getKind()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00051">Output</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00083">Reg</a>.</p>

</div>
</div>
<a class="anchor" id="aaa4f7e2f3f5a23ecf19b98acd3c05593"></a><!-- doxytag: member="llvm::SDep::setSUnit" ref="aaa4f7e2f3f5a23ecf19b98acd3c05593" args="(SUnit *SU)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1SDep.html#aaa4f7e2f3f5a23ecf19b98acd3c05593">llvm::SDep::setSUnit</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00165">165</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="PointerIntPair_8h_source.html#l00083">llvm::PointerIntPair&lt; PointerTy, IntBits, IntType, PtrTraits &gt;::setPointer()</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAG_8cpp_source.html#l00065">llvm::SUnit::addPred()</a>, and <a class="el" href="ScheduleDAG_8cpp_source.html#l00133">llvm::SUnit::removePred()</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a5ad1b55cd1da72f5229dd7a0378ca99e"></a><!-- doxytag: member="llvm::SDep::OrdKind" ref="a5ad1b55cd1da72f5229dd7a0378ca99e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1SDep.html#a5ad1b55cd1da72f5229dd7a0378ca99e">llvm::SDep::OrdKind</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Order - Additional information about Order dependencies. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00086">86</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAG_8h_source.html#l00125">overlaps()</a>.</p>

</div>
</div>
<a class="anchor" id="ab0a6528b6785d72ed8ec4a8f486ee78d"></a><!-- doxytag: member="llvm::SDep::Reg" ref="ab0a6528b6785d72ed8ec4a8f486ee78d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1SDep.html#ab0a6528b6785d72ed8ec4a8f486ee78d">llvm::SDep::Reg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reg - For Data, Anti, and Output dependencies, the associated register. </p>
<p>For Data dependencies that don't currently have a register assigned, this is set to zero. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00083">83</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAG_8h_source.html#l00125">overlaps()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00101">SDep()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00246">setReg()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:34:30 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
