Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jan 20 11:24:06 2021
| Host         : DESKTOP-RN1OMPT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            9 |
| No           | No                    | Yes                    |              39 |           16 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              12 |            4 |
| Yes          | No                    | Yes                    |               5 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+------------------------------------------+--------------------------------+------------------+----------------+--------------+
|            Clock Signal           |               Enable Signal              |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+------------------------------------------+--------------------------------+------------------+----------------+--------------+
|  Inst_COUNTER/stop__0             |                                          |                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                    |                                          |                                |                2 |              3 |         1.50 |
|  Inst_COUNTER/segundos            |                                          |                                |                1 |              3 |         3.00 |
|  Inst_COUNTER/segundos            | Inst_COUNTER/cuenta_seg_un0              |                                |                1 |              4 |         4.00 |
|  Inst_COUNTER/segundos            | Inst_COUNTER/cuenta_seg_dec0             |                                |                2 |              4 |         2.00 |
|  Inst_COUNTER/segundos            | Inst_COUNTER/cuenta_min_un[3]_i_1_n_0    |                                |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                    | Inst_COUNTER/FSM_onehot_state[4]_i_1_n_0 | Inst_COUNTER/reset_n           |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                    |                                          | Inst_COUNTER/reset_n           |                1 |              6 |         6.00 |
|  Inst_COUNTER/code_reg[3]_i_2_n_0 |                                          |                                |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG                    |                                          | Inst_debouncer_STARTSTOP/AR[0] |               15 |             33 |         2.20 |
+-----------------------------------+------------------------------------------+--------------------------------+------------------+----------------+--------------+


