// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module DECORRELATE (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        padded_channel_V_address0,
        padded_channel_V_ce0,
        padded_channel_V_q0,
        filter_V_address0,
        filter_V_ce0,
        filter_V_q0,
        expanded_channel_V_address0,
        expanded_channel_V_ce0,
        expanded_channel_V_we0,
        expanded_channel_V_d0,
        expanded_channel_V_address1,
        expanded_channel_V_ce1,
        expanded_channel_V_we1,
        expanded_channel_V_d1,
        expanded_channel_V_q1
);

parameter    ap_ST_fsm_state1 = 76'd1;
parameter    ap_ST_fsm_state2 = 76'd2;
parameter    ap_ST_fsm_state3 = 76'd4;
parameter    ap_ST_fsm_state4 = 76'd8;
parameter    ap_ST_fsm_state5 = 76'd16;
parameter    ap_ST_fsm_state6 = 76'd32;
parameter    ap_ST_fsm_state7 = 76'd64;
parameter    ap_ST_fsm_state8 = 76'd128;
parameter    ap_ST_fsm_state9 = 76'd256;
parameter    ap_ST_fsm_state10 = 76'd512;
parameter    ap_ST_fsm_state11 = 76'd1024;
parameter    ap_ST_fsm_state12 = 76'd2048;
parameter    ap_ST_fsm_state13 = 76'd4096;
parameter    ap_ST_fsm_state14 = 76'd8192;
parameter    ap_ST_fsm_state15 = 76'd16384;
parameter    ap_ST_fsm_state16 = 76'd32768;
parameter    ap_ST_fsm_state17 = 76'd65536;
parameter    ap_ST_fsm_state18 = 76'd131072;
parameter    ap_ST_fsm_state19 = 76'd262144;
parameter    ap_ST_fsm_state20 = 76'd524288;
parameter    ap_ST_fsm_state21 = 76'd1048576;
parameter    ap_ST_fsm_state22 = 76'd2097152;
parameter    ap_ST_fsm_state23 = 76'd4194304;
parameter    ap_ST_fsm_state24 = 76'd8388608;
parameter    ap_ST_fsm_state25 = 76'd16777216;
parameter    ap_ST_fsm_state26 = 76'd33554432;
parameter    ap_ST_fsm_state27 = 76'd67108864;
parameter    ap_ST_fsm_state28 = 76'd134217728;
parameter    ap_ST_fsm_state29 = 76'd268435456;
parameter    ap_ST_fsm_state30 = 76'd536870912;
parameter    ap_ST_fsm_state31 = 76'd1073741824;
parameter    ap_ST_fsm_state32 = 76'd2147483648;
parameter    ap_ST_fsm_state33 = 76'd4294967296;
parameter    ap_ST_fsm_state34 = 76'd8589934592;
parameter    ap_ST_fsm_state35 = 76'd17179869184;
parameter    ap_ST_fsm_state36 = 76'd34359738368;
parameter    ap_ST_fsm_state37 = 76'd68719476736;
parameter    ap_ST_fsm_state38 = 76'd137438953472;
parameter    ap_ST_fsm_state39 = 76'd274877906944;
parameter    ap_ST_fsm_state40 = 76'd549755813888;
parameter    ap_ST_fsm_state41 = 76'd1099511627776;
parameter    ap_ST_fsm_state42 = 76'd2199023255552;
parameter    ap_ST_fsm_state43 = 76'd4398046511104;
parameter    ap_ST_fsm_state44 = 76'd8796093022208;
parameter    ap_ST_fsm_state45 = 76'd17592186044416;
parameter    ap_ST_fsm_state46 = 76'd35184372088832;
parameter    ap_ST_fsm_state47 = 76'd70368744177664;
parameter    ap_ST_fsm_state48 = 76'd140737488355328;
parameter    ap_ST_fsm_state49 = 76'd281474976710656;
parameter    ap_ST_fsm_state50 = 76'd562949953421312;
parameter    ap_ST_fsm_state51 = 76'd1125899906842624;
parameter    ap_ST_fsm_state52 = 76'd2251799813685248;
parameter    ap_ST_fsm_state53 = 76'd4503599627370496;
parameter    ap_ST_fsm_state54 = 76'd9007199254740992;
parameter    ap_ST_fsm_state55 = 76'd18014398509481984;
parameter    ap_ST_fsm_state56 = 76'd36028797018963968;
parameter    ap_ST_fsm_state57 = 76'd72057594037927936;
parameter    ap_ST_fsm_state58 = 76'd144115188075855872;
parameter    ap_ST_fsm_state59 = 76'd288230376151711744;
parameter    ap_ST_fsm_state60 = 76'd576460752303423488;
parameter    ap_ST_fsm_state61 = 76'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 76'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 76'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 76'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 76'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 76'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 76'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 76'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 76'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 76'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 76'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 76'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 76'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 76'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 76'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 76'd37778931862957161709568;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] padded_channel_V_address0;
output   padded_channel_V_ce0;
input  [11:0] padded_channel_V_q0;
output  [6:0] filter_V_address0;
output   filter_V_ce0;
input  [4:0] filter_V_q0;
output  [11:0] expanded_channel_V_address0;
output   expanded_channel_V_ce0;
output   expanded_channel_V_we0;
output  [11:0] expanded_channel_V_d0;
output  [11:0] expanded_channel_V_address1;
output   expanded_channel_V_ce1;
output   expanded_channel_V_we1;
output  [11:0] expanded_channel_V_d1;
input  [11:0] expanded_channel_V_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg padded_channel_V_ce0;
reg filter_V_ce0;
reg[11:0] expanded_channel_V_address0;
reg expanded_channel_V_ce0;
reg expanded_channel_V_we0;
reg[11:0] expanded_channel_V_d0;
reg[11:0] expanded_channel_V_address1;
reg expanded_channel_V_ce1;
reg expanded_channel_V_we1;

(* fsm_encoding = "none" *) reg   [75:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] i_fu_1591_p2;
reg   [4:0] i_reg_3409;
wire    ap_CS_fsm_state2;
wire   [11:0] add_ln203_192_fu_3104_p2;
reg   [11:0] add_ln203_192_reg_3414;
wire    ap_CS_fsm_state70;
wire   [11:0] add_ln203_193_fu_3110_p2;
wire    ap_CS_fsm_state71;
wire   [11:0] add_ln138_fu_3120_p2;
reg   [11:0] add_ln138_reg_3424;
wire    ap_CS_fsm_state73;
wire   [4:0] x_fu_3136_p2;
reg   [4:0] x_reg_3432;
wire   [0:0] icmp_ln147_fu_3142_p2;
reg   [0:0] icmp_ln147_reg_3437;
wire   [0:0] icmp_ln138_fu_3130_p2;
wire   [0:0] icmp_ln153_fu_3176_p2;
reg   [0:0] icmp_ln153_reg_3442;
wire   [0:0] xor_ln153_1_fu_3188_p2;
reg   [0:0] xor_ln153_1_reg_3447;
wire   [9:0] add_ln1116_fu_3206_p2;
reg   [9:0] add_ln1116_reg_3452;
wire  signed [9:0] sext_ln156_2_fu_3236_p1;
reg  signed [9:0] sext_ln156_2_reg_3457;
wire   [7:0] y_fu_3250_p2;
reg   [7:0] y_reg_3465;
wire    ap_CS_fsm_state74;
wire   [0:0] and_ln147_fu_3272_p2;
reg   [0:0] and_ln147_reg_3470;
wire   [0:0] icmp_ln140_fu_3244_p2;
wire   [0:0] and_ln153_fu_3323_p2;
reg   [0:0] and_ln153_reg_3474;
reg   [11:0] expanded_channel_V_a_139_reg_3478;
reg  signed [11:0] padded_channel_V_loa_reg_3494;
wire    ap_CS_fsm_state75;
reg  signed [4:0] filter_V_load_reg_3499;
reg   [11:0] p_Val2_s_reg_3504;
reg   [4:0] i_0_reg_1523;
reg   [11:0] phi_mul_reg_1534;
reg   [4:0] x_0_reg_1546;
wire    ap_CS_fsm_state72;
reg   [11:0] phi_mul1698_reg_1557;
reg   [7:0] y_0_reg_1569;
wire    ap_CS_fsm_state76;
wire   [63:0] zext_ln114_fu_1580_p1;
wire   [0:0] icmp_ln114_fu_1585_p2;
wire   [63:0] zext_ln203_fu_1603_p1;
wire   [63:0] zext_ln203_93_fu_1614_p1;
wire    ap_CS_fsm_state3;
wire   [63:0] zext_ln203_94_fu_1625_p1;
wire   [63:0] zext_ln203_95_fu_1636_p1;
wire    ap_CS_fsm_state4;
wire   [63:0] zext_ln203_96_fu_1647_p1;
wire   [63:0] zext_ln203_97_fu_1658_p1;
wire    ap_CS_fsm_state5;
wire   [63:0] zext_ln203_98_fu_1669_p1;
wire   [63:0] zext_ln203_99_fu_1680_p1;
wire    ap_CS_fsm_state6;
wire   [63:0] zext_ln203_100_fu_1691_p1;
wire   [63:0] zext_ln203_101_fu_1702_p1;
wire    ap_CS_fsm_state7;
wire   [63:0] zext_ln203_102_fu_1713_p1;
wire   [63:0] zext_ln203_103_fu_1724_p1;
wire    ap_CS_fsm_state8;
wire   [63:0] zext_ln203_104_fu_1735_p1;
wire   [63:0] zext_ln203_105_fu_1746_p1;
wire    ap_CS_fsm_state9;
wire   [63:0] zext_ln203_106_fu_1757_p1;
wire   [63:0] zext_ln203_107_fu_1768_p1;
wire    ap_CS_fsm_state10;
wire   [63:0] zext_ln203_108_fu_1779_p1;
wire   [63:0] zext_ln203_109_fu_1790_p1;
wire    ap_CS_fsm_state11;
wire   [63:0] zext_ln203_110_fu_1801_p1;
wire   [63:0] zext_ln203_111_fu_1812_p1;
wire    ap_CS_fsm_state12;
wire   [63:0] zext_ln203_112_fu_1823_p1;
wire   [63:0] zext_ln203_113_fu_1834_p1;
wire    ap_CS_fsm_state13;
wire   [63:0] zext_ln203_114_fu_1845_p1;
wire   [63:0] zext_ln203_115_fu_1856_p1;
wire    ap_CS_fsm_state14;
wire   [63:0] zext_ln203_116_fu_1867_p1;
wire   [63:0] zext_ln203_117_fu_1878_p1;
wire    ap_CS_fsm_state15;
wire   [63:0] zext_ln203_118_fu_1889_p1;
wire   [63:0] zext_ln203_119_fu_1900_p1;
wire    ap_CS_fsm_state16;
wire   [63:0] zext_ln203_120_fu_1911_p1;
wire   [63:0] zext_ln203_121_fu_1922_p1;
wire    ap_CS_fsm_state17;
wire   [63:0] zext_ln203_122_fu_1933_p1;
wire   [63:0] zext_ln203_123_fu_1944_p1;
wire    ap_CS_fsm_state18;
wire   [63:0] zext_ln203_124_fu_1955_p1;
wire   [63:0] zext_ln203_125_fu_1966_p1;
wire    ap_CS_fsm_state19;
wire   [63:0] zext_ln203_126_fu_1977_p1;
wire   [63:0] zext_ln203_127_fu_1988_p1;
wire    ap_CS_fsm_state20;
wire   [63:0] zext_ln203_128_fu_1999_p1;
wire   [63:0] zext_ln203_129_fu_2010_p1;
wire    ap_CS_fsm_state21;
wire   [63:0] zext_ln203_130_fu_2021_p1;
wire   [63:0] zext_ln203_131_fu_2032_p1;
wire    ap_CS_fsm_state22;
wire   [63:0] zext_ln203_132_fu_2043_p1;
wire   [63:0] zext_ln203_133_fu_2054_p1;
wire    ap_CS_fsm_state23;
wire   [63:0] zext_ln203_134_fu_2065_p1;
wire   [63:0] zext_ln203_135_fu_2076_p1;
wire    ap_CS_fsm_state24;
wire   [63:0] zext_ln203_136_fu_2087_p1;
wire   [63:0] zext_ln203_137_fu_2098_p1;
wire    ap_CS_fsm_state25;
wire   [63:0] zext_ln203_138_fu_2109_p1;
wire   [63:0] zext_ln203_139_fu_2120_p1;
wire    ap_CS_fsm_state26;
wire   [63:0] zext_ln203_140_fu_2131_p1;
wire   [63:0] zext_ln203_141_fu_2142_p1;
wire    ap_CS_fsm_state27;
wire   [63:0] zext_ln203_142_fu_2153_p1;
wire   [63:0] zext_ln203_143_fu_2164_p1;
wire    ap_CS_fsm_state28;
wire   [63:0] zext_ln203_144_fu_2175_p1;
wire   [63:0] zext_ln203_145_fu_2186_p1;
wire    ap_CS_fsm_state29;
wire   [63:0] zext_ln203_146_fu_2197_p1;
wire   [63:0] zext_ln203_147_fu_2208_p1;
wire    ap_CS_fsm_state30;
wire   [63:0] zext_ln203_148_fu_2219_p1;
wire   [63:0] zext_ln203_149_fu_2230_p1;
wire    ap_CS_fsm_state31;
wire   [63:0] zext_ln203_150_fu_2241_p1;
wire   [63:0] zext_ln203_151_fu_2252_p1;
wire    ap_CS_fsm_state32;
wire   [63:0] zext_ln203_152_fu_2263_p1;
wire   [63:0] zext_ln203_153_fu_2274_p1;
wire    ap_CS_fsm_state33;
wire   [63:0] zext_ln203_154_fu_2285_p1;
wire   [63:0] zext_ln203_155_fu_2296_p1;
wire    ap_CS_fsm_state34;
wire   [63:0] zext_ln203_156_fu_2307_p1;
wire   [63:0] zext_ln203_157_fu_2318_p1;
wire    ap_CS_fsm_state35;
wire   [63:0] zext_ln203_158_fu_2329_p1;
wire   [63:0] zext_ln203_159_fu_2340_p1;
wire    ap_CS_fsm_state36;
wire   [63:0] zext_ln203_160_fu_2351_p1;
wire   [63:0] zext_ln203_161_fu_2362_p1;
wire    ap_CS_fsm_state37;
wire   [63:0] zext_ln203_162_fu_2373_p1;
wire   [63:0] zext_ln203_163_fu_2384_p1;
wire    ap_CS_fsm_state38;
wire   [63:0] zext_ln203_164_fu_2395_p1;
wire   [63:0] zext_ln203_165_fu_2406_p1;
wire    ap_CS_fsm_state39;
wire   [63:0] zext_ln203_166_fu_2417_p1;
wire   [63:0] zext_ln203_167_fu_2428_p1;
wire    ap_CS_fsm_state40;
wire   [63:0] zext_ln203_168_fu_2439_p1;
wire   [63:0] zext_ln203_169_fu_2450_p1;
wire    ap_CS_fsm_state41;
wire   [63:0] zext_ln203_170_fu_2461_p1;
wire   [63:0] zext_ln203_171_fu_2472_p1;
wire    ap_CS_fsm_state42;
wire   [63:0] zext_ln203_172_fu_2483_p1;
wire   [63:0] zext_ln203_173_fu_2494_p1;
wire    ap_CS_fsm_state43;
wire   [63:0] zext_ln203_174_fu_2505_p1;
wire   [63:0] zext_ln203_175_fu_2516_p1;
wire    ap_CS_fsm_state44;
wire   [63:0] zext_ln203_176_fu_2527_p1;
wire   [63:0] zext_ln203_177_fu_2538_p1;
wire    ap_CS_fsm_state45;
wire   [63:0] zext_ln203_178_fu_2549_p1;
wire   [63:0] zext_ln203_179_fu_2560_p1;
wire    ap_CS_fsm_state46;
wire   [63:0] zext_ln203_180_fu_2571_p1;
wire   [63:0] zext_ln203_181_fu_2582_p1;
wire    ap_CS_fsm_state47;
wire   [63:0] zext_ln203_182_fu_2593_p1;
wire   [63:0] zext_ln203_183_fu_2604_p1;
wire    ap_CS_fsm_state48;
wire   [63:0] zext_ln203_184_fu_2615_p1;
wire   [63:0] zext_ln203_185_fu_2626_p1;
wire    ap_CS_fsm_state49;
wire   [63:0] zext_ln203_186_fu_2637_p1;
wire   [63:0] zext_ln203_187_fu_2648_p1;
wire    ap_CS_fsm_state50;
wire   [63:0] zext_ln203_188_fu_2659_p1;
wire   [63:0] zext_ln203_189_fu_2670_p1;
wire    ap_CS_fsm_state51;
wire   [63:0] zext_ln203_190_fu_2681_p1;
wire   [63:0] zext_ln203_191_fu_2692_p1;
wire    ap_CS_fsm_state52;
wire   [63:0] zext_ln203_192_fu_2703_p1;
wire   [63:0] zext_ln203_193_fu_2714_p1;
wire    ap_CS_fsm_state53;
wire   [63:0] zext_ln203_194_fu_2725_p1;
wire   [63:0] zext_ln203_195_fu_2736_p1;
wire    ap_CS_fsm_state54;
wire   [63:0] zext_ln203_196_fu_2747_p1;
wire   [63:0] zext_ln203_197_fu_2758_p1;
wire    ap_CS_fsm_state55;
wire   [63:0] zext_ln203_198_fu_2769_p1;
wire   [63:0] zext_ln203_199_fu_2780_p1;
wire    ap_CS_fsm_state56;
wire   [63:0] zext_ln203_200_fu_2791_p1;
wire   [63:0] zext_ln203_201_fu_2802_p1;
wire    ap_CS_fsm_state57;
wire   [63:0] zext_ln203_202_fu_2813_p1;
wire   [63:0] zext_ln203_203_fu_2824_p1;
wire    ap_CS_fsm_state58;
wire   [63:0] zext_ln203_204_fu_2835_p1;
wire   [63:0] zext_ln203_205_fu_2846_p1;
wire    ap_CS_fsm_state59;
wire   [63:0] zext_ln203_206_fu_2857_p1;
wire   [63:0] zext_ln203_207_fu_2868_p1;
wire    ap_CS_fsm_state60;
wire   [63:0] zext_ln203_208_fu_2879_p1;
wire   [63:0] zext_ln203_209_fu_2890_p1;
wire    ap_CS_fsm_state61;
wire   [63:0] zext_ln203_210_fu_2901_p1;
wire   [63:0] zext_ln203_211_fu_2912_p1;
wire    ap_CS_fsm_state62;
wire   [63:0] zext_ln203_212_fu_2923_p1;
wire   [63:0] zext_ln203_213_fu_2934_p1;
wire    ap_CS_fsm_state63;
wire   [63:0] zext_ln203_214_fu_2945_p1;
wire   [63:0] zext_ln203_215_fu_2956_p1;
wire    ap_CS_fsm_state64;
wire   [63:0] zext_ln203_216_fu_2967_p1;
wire   [63:0] zext_ln203_217_fu_2978_p1;
wire    ap_CS_fsm_state65;
wire   [63:0] zext_ln203_218_fu_2989_p1;
wire   [63:0] zext_ln203_219_fu_3000_p1;
wire    ap_CS_fsm_state66;
wire   [63:0] zext_ln203_220_fu_3011_p1;
wire   [63:0] zext_ln203_221_fu_3022_p1;
wire    ap_CS_fsm_state67;
wire   [63:0] zext_ln203_222_fu_3033_p1;
wire   [63:0] zext_ln203_223_fu_3044_p1;
wire    ap_CS_fsm_state68;
wire   [63:0] zext_ln203_224_fu_3055_p1;
wire   [63:0] zext_ln203_225_fu_3066_p1;
wire    ap_CS_fsm_state69;
wire   [63:0] zext_ln203_226_fu_3077_p1;
wire   [63:0] zext_ln203_227_fu_3088_p1;
wire   [63:0] zext_ln203_228_fu_3099_p1;
wire   [63:0] zext_ln203_229_fu_3116_p1;
wire   [63:0] zext_ln1265_9_fu_3339_p1;
wire   [63:0] zext_ln1116_2_fu_3353_p1;
wire  signed [63:0] sext_ln156_fu_3369_p1;
wire   [11:0] add_ln203_fu_1597_p2;
wire   [11:0] add_ln203_56_fu_1608_p2;
wire   [11:0] add_ln203_57_fu_1619_p2;
wire   [11:0] add_ln203_58_fu_1630_p2;
wire   [11:0] add_ln203_59_fu_1641_p2;
wire   [11:0] add_ln203_60_fu_1652_p2;
wire   [11:0] add_ln203_61_fu_1663_p2;
wire   [11:0] add_ln203_62_fu_1674_p2;
wire   [11:0] add_ln203_63_fu_1685_p2;
wire   [11:0] add_ln203_64_fu_1696_p2;
wire   [11:0] add_ln203_65_fu_1707_p2;
wire   [11:0] add_ln203_66_fu_1718_p2;
wire   [11:0] add_ln203_67_fu_1729_p2;
wire   [11:0] add_ln203_68_fu_1740_p2;
wire   [11:0] add_ln203_69_fu_1751_p2;
wire   [11:0] add_ln203_70_fu_1762_p2;
wire   [11:0] add_ln203_71_fu_1773_p2;
wire   [11:0] add_ln203_72_fu_1784_p2;
wire   [11:0] add_ln203_73_fu_1795_p2;
wire   [11:0] add_ln203_74_fu_1806_p2;
wire   [11:0] add_ln203_75_fu_1817_p2;
wire   [11:0] add_ln203_76_fu_1828_p2;
wire   [11:0] add_ln203_77_fu_1839_p2;
wire   [11:0] add_ln203_78_fu_1850_p2;
wire   [11:0] add_ln203_79_fu_1861_p2;
wire   [11:0] add_ln203_80_fu_1872_p2;
wire   [11:0] add_ln203_81_fu_1883_p2;
wire   [11:0] add_ln203_82_fu_1894_p2;
wire   [11:0] add_ln203_83_fu_1905_p2;
wire   [11:0] add_ln203_84_fu_1916_p2;
wire   [11:0] add_ln203_85_fu_1927_p2;
wire   [11:0] add_ln203_86_fu_1938_p2;
wire   [11:0] add_ln203_87_fu_1949_p2;
wire   [11:0] add_ln203_88_fu_1960_p2;
wire   [11:0] add_ln203_89_fu_1971_p2;
wire   [11:0] add_ln203_90_fu_1982_p2;
wire   [11:0] add_ln203_91_fu_1993_p2;
wire   [11:0] add_ln203_92_fu_2004_p2;
wire   [11:0] add_ln203_93_fu_2015_p2;
wire   [11:0] add_ln203_94_fu_2026_p2;
wire   [11:0] add_ln203_95_fu_2037_p2;
wire   [11:0] add_ln203_96_fu_2048_p2;
wire   [11:0] add_ln203_97_fu_2059_p2;
wire   [11:0] add_ln203_98_fu_2070_p2;
wire   [11:0] add_ln203_99_fu_2081_p2;
wire   [11:0] add_ln203_100_fu_2092_p2;
wire   [11:0] add_ln203_101_fu_2103_p2;
wire   [11:0] add_ln203_102_fu_2114_p2;
wire   [11:0] add_ln203_103_fu_2125_p2;
wire   [11:0] add_ln203_104_fu_2136_p2;
wire   [11:0] add_ln203_105_fu_2147_p2;
wire   [11:0] add_ln203_106_fu_2158_p2;
wire   [11:0] add_ln203_107_fu_2169_p2;
wire   [11:0] add_ln203_108_fu_2180_p2;
wire   [11:0] add_ln203_109_fu_2191_p2;
wire   [11:0] add_ln203_110_fu_2202_p2;
wire   [11:0] add_ln203_111_fu_2213_p2;
wire   [11:0] add_ln203_112_fu_2224_p2;
wire   [11:0] add_ln203_113_fu_2235_p2;
wire   [11:0] add_ln203_114_fu_2246_p2;
wire   [11:0] add_ln203_115_fu_2257_p2;
wire   [11:0] add_ln203_116_fu_2268_p2;
wire   [11:0] add_ln203_117_fu_2279_p2;
wire   [11:0] add_ln203_118_fu_2290_p2;
wire   [11:0] add_ln203_119_fu_2301_p2;
wire   [11:0] add_ln203_120_fu_2312_p2;
wire   [11:0] add_ln203_121_fu_2323_p2;
wire   [11:0] add_ln203_122_fu_2334_p2;
wire   [11:0] add_ln203_123_fu_2345_p2;
wire   [11:0] add_ln203_124_fu_2356_p2;
wire   [11:0] add_ln203_125_fu_2367_p2;
wire   [11:0] add_ln203_126_fu_2378_p2;
wire   [11:0] add_ln203_127_fu_2389_p2;
wire   [11:0] add_ln203_128_fu_2400_p2;
wire   [11:0] add_ln203_129_fu_2411_p2;
wire   [11:0] add_ln203_130_fu_2422_p2;
wire   [11:0] add_ln203_131_fu_2433_p2;
wire   [11:0] add_ln203_132_fu_2444_p2;
wire   [11:0] add_ln203_133_fu_2455_p2;
wire   [11:0] add_ln203_134_fu_2466_p2;
wire   [11:0] add_ln203_135_fu_2477_p2;
wire   [11:0] add_ln203_136_fu_2488_p2;
wire   [11:0] add_ln203_137_fu_2499_p2;
wire   [11:0] add_ln203_138_fu_2510_p2;
wire   [11:0] add_ln203_139_fu_2521_p2;
wire   [11:0] add_ln203_140_fu_2532_p2;
wire   [11:0] add_ln203_141_fu_2543_p2;
wire   [11:0] add_ln203_142_fu_2554_p2;
wire   [11:0] add_ln203_143_fu_2565_p2;
wire   [11:0] add_ln203_144_fu_2576_p2;
wire   [11:0] add_ln203_145_fu_2587_p2;
wire   [11:0] add_ln203_146_fu_2598_p2;
wire   [11:0] add_ln203_147_fu_2609_p2;
wire   [11:0] add_ln203_148_fu_2620_p2;
wire   [11:0] add_ln203_149_fu_2631_p2;
wire   [11:0] add_ln203_150_fu_2642_p2;
wire   [11:0] add_ln203_151_fu_2653_p2;
wire   [11:0] add_ln203_152_fu_2664_p2;
wire   [11:0] add_ln203_153_fu_2675_p2;
wire   [11:0] add_ln203_154_fu_2686_p2;
wire   [11:0] add_ln203_155_fu_2697_p2;
wire   [11:0] add_ln203_156_fu_2708_p2;
wire   [11:0] add_ln203_157_fu_2719_p2;
wire   [11:0] add_ln203_158_fu_2730_p2;
wire   [11:0] add_ln203_159_fu_2741_p2;
wire   [11:0] add_ln203_160_fu_2752_p2;
wire   [11:0] add_ln203_161_fu_2763_p2;
wire   [11:0] add_ln203_162_fu_2774_p2;
wire   [11:0] add_ln203_163_fu_2785_p2;
wire   [11:0] add_ln203_164_fu_2796_p2;
wire   [11:0] add_ln203_165_fu_2807_p2;
wire   [11:0] add_ln203_166_fu_2818_p2;
wire   [11:0] add_ln203_167_fu_2829_p2;
wire   [11:0] add_ln203_168_fu_2840_p2;
wire   [11:0] add_ln203_169_fu_2851_p2;
wire   [11:0] add_ln203_170_fu_2862_p2;
wire   [11:0] add_ln203_171_fu_2873_p2;
wire   [11:0] add_ln203_172_fu_2884_p2;
wire   [11:0] add_ln203_173_fu_2895_p2;
wire   [11:0] add_ln203_174_fu_2906_p2;
wire   [11:0] add_ln203_175_fu_2917_p2;
wire   [11:0] add_ln203_176_fu_2928_p2;
wire   [11:0] add_ln203_177_fu_2939_p2;
wire   [11:0] add_ln203_178_fu_2950_p2;
wire   [11:0] add_ln203_179_fu_2961_p2;
wire   [11:0] add_ln203_180_fu_2972_p2;
wire   [11:0] add_ln203_181_fu_2983_p2;
wire   [11:0] add_ln203_182_fu_2994_p2;
wire   [11:0] add_ln203_183_fu_3005_p2;
wire   [11:0] add_ln203_184_fu_3016_p2;
wire   [11:0] add_ln203_185_fu_3027_p2;
wire   [11:0] add_ln203_186_fu_3038_p2;
wire   [11:0] add_ln203_187_fu_3049_p2;
wire   [11:0] add_ln203_188_fu_3060_p2;
wire   [11:0] add_ln203_189_fu_3071_p2;
wire   [11:0] add_ln203_190_fu_3082_p2;
wire   [11:0] add_ln203_191_fu_3093_p2;
wire   [3:0] tmp_s_fu_3148_p4;
wire   [4:0] row_index_after_stri_fu_3158_p3;
wire   [4:0] add_ln153_fu_3170_p2;
wire   [0:0] icmp_ln153_1_fu_3182_p2;
wire   [9:0] zext_ln1116_fu_3202_p1;
wire   [9:0] tmp_127_fu_3194_p3;
wire   [5:0] zext_ln138_fu_3126_p1;
wire   [5:0] zext_ln149_fu_3166_p1;
wire  signed [5:0] sub_ln156_fu_3212_p2;
wire  signed [8:0] sext_ln156_1_fu_3218_p1;
wire   [8:0] shl_ln_fu_3222_p3;
wire   [8:0] add_ln156_1_fu_3230_p2;
wire   [0:0] icmp_ln147_1_fu_3266_p2;
wire   [6:0] trunc_ln_fu_3256_p4;
wire   [7:0] column_index_after_s_fu_3277_p3;
wire   [0:0] icmp_ln153_2_fu_3289_p2;
wire   [0:0] or_ln153_fu_3295_p2;
wire   [0:0] or_ln153_1_fu_3300_p2;
wire   [7:0] add_ln153_1_fu_3311_p2;
wire   [0:0] icmp_ln153_3_fu_3317_p2;
wire   [0:0] xor_ln153_fu_3305_p2;
wire   [11:0] zext_ln1265_fu_3329_p1;
wire   [11:0] add_ln1265_fu_3333_p2;
wire   [9:0] zext_ln1116_1_fu_3344_p1;
wire   [9:0] add_ln1116_1_fu_3348_p2;
wire   [9:0] zext_ln140_fu_3240_p1;
wire   [9:0] add_ln156_fu_3358_p2;
wire   [9:0] zext_ln150_fu_3285_p1;
wire   [9:0] sub_ln156_1_fu_3363_p2;
wire  signed [15:0] grp_fu_3397_p3;
wire   [15:0] grp_fu_3397_p2;
reg   [75:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 76'd1;
end

FSRCNN_mac_muladdb7t #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
FSRCNN_mac_muladdb7t_U152(
    .din0(filter_V_load_reg_3499),
    .din1(padded_channel_V_loa_reg_3494),
    .din2(grp_fu_3397_p2),
    .dout(grp_fu_3397_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        i_0_reg_1523 <= i_reg_3409;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_1523 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        phi_mul1698_reg_1557 <= 12'd0;
    end else if (((1'b1 == ap_CS_fsm_state74) & (icmp_ln140_fu_3244_p2 == 1'd1))) begin
        phi_mul1698_reg_1557 <= add_ln138_reg_3424;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        phi_mul_reg_1534 <= add_ln203_193_fu_3110_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_mul_reg_1534 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        x_0_reg_1546 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state74) & (icmp_ln140_fu_3244_p2 == 1'd1))) begin
        x_0_reg_1546 <= x_reg_3432;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state73) & (icmp_ln138_fu_3130_p2 == 1'd0))) begin
        y_0_reg_1569 <= 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        y_0_reg_1569 <= y_reg_3465;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state73) & (icmp_ln138_fu_3130_p2 == 1'd0))) begin
        add_ln1116_reg_3452[9 : 1] <= add_ln1116_fu_3206_p2[9 : 1];
        icmp_ln147_reg_3437 <= icmp_ln147_fu_3142_p2;
        icmp_ln153_reg_3442 <= icmp_ln153_fu_3176_p2;
        sext_ln156_2_reg_3457 <= sext_ln156_2_fu_3236_p1;
        xor_ln153_1_reg_3447 <= xor_ln153_1_fu_3188_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        add_ln138_reg_3424 <= add_ln138_fu_3120_p2;
        x_reg_3432 <= x_fu_3136_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        add_ln203_192_reg_3414 <= add_ln203_192_fu_3104_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state74) & (icmp_ln140_fu_3244_p2 == 1'd0))) begin
        and_ln147_reg_3470 <= and_ln147_fu_3272_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state74) & (1'd1 == and_ln147_fu_3272_p2) & (icmp_ln140_fu_3244_p2 == 1'd0))) begin
        and_ln153_reg_3474 <= and_ln153_fu_3323_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state74) & (1'd1 == and_ln153_fu_3323_p2) & (1'd1 == and_ln147_fu_3272_p2) & (icmp_ln140_fu_3244_p2 == 1'd0))) begin
        expanded_channel_V_a_139_reg_3478 <= zext_ln1265_9_fu_3339_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        filter_V_load_reg_3499 <= filter_V_q0;
        p_Val2_s_reg_3504 <= expanded_channel_V_q1;
        padded_channel_V_loa_reg_3494 <= padded_channel_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_3409 <= i_fu_1591_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        y_reg_3465 <= y_fu_3250_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state73) & (icmp_ln138_fu_3130_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) & (icmp_ln138_fu_3130_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        expanded_channel_V_address0 = expanded_channel_V_a_139_reg_3478;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        expanded_channel_V_address0 = zext_ln203_229_fu_3116_p1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        expanded_channel_V_address0 = zext_ln203_227_fu_3088_p1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        expanded_channel_V_address0 = zext_ln203_225_fu_3066_p1;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        expanded_channel_V_address0 = zext_ln203_223_fu_3044_p1;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        expanded_channel_V_address0 = zext_ln203_221_fu_3022_p1;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        expanded_channel_V_address0 = zext_ln203_219_fu_3000_p1;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        expanded_channel_V_address0 = zext_ln203_217_fu_2978_p1;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        expanded_channel_V_address0 = zext_ln203_215_fu_2956_p1;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        expanded_channel_V_address0 = zext_ln203_213_fu_2934_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        expanded_channel_V_address0 = zext_ln203_211_fu_2912_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        expanded_channel_V_address0 = zext_ln203_209_fu_2890_p1;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        expanded_channel_V_address0 = zext_ln203_207_fu_2868_p1;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        expanded_channel_V_address0 = zext_ln203_205_fu_2846_p1;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        expanded_channel_V_address0 = zext_ln203_203_fu_2824_p1;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        expanded_channel_V_address0 = zext_ln203_201_fu_2802_p1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        expanded_channel_V_address0 = zext_ln203_199_fu_2780_p1;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        expanded_channel_V_address0 = zext_ln203_197_fu_2758_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        expanded_channel_V_address0 = zext_ln203_195_fu_2736_p1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        expanded_channel_V_address0 = zext_ln203_193_fu_2714_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        expanded_channel_V_address0 = zext_ln203_191_fu_2692_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        expanded_channel_V_address0 = zext_ln203_189_fu_2670_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        expanded_channel_V_address0 = zext_ln203_187_fu_2648_p1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        expanded_channel_V_address0 = zext_ln203_185_fu_2626_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        expanded_channel_V_address0 = zext_ln203_183_fu_2604_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        expanded_channel_V_address0 = zext_ln203_181_fu_2582_p1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        expanded_channel_V_address0 = zext_ln203_179_fu_2560_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        expanded_channel_V_address0 = zext_ln203_177_fu_2538_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        expanded_channel_V_address0 = zext_ln203_175_fu_2516_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        expanded_channel_V_address0 = zext_ln203_173_fu_2494_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        expanded_channel_V_address0 = zext_ln203_171_fu_2472_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        expanded_channel_V_address0 = zext_ln203_169_fu_2450_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        expanded_channel_V_address0 = zext_ln203_167_fu_2428_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        expanded_channel_V_address0 = zext_ln203_165_fu_2406_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        expanded_channel_V_address0 = zext_ln203_163_fu_2384_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        expanded_channel_V_address0 = zext_ln203_161_fu_2362_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        expanded_channel_V_address0 = zext_ln203_159_fu_2340_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        expanded_channel_V_address0 = zext_ln203_157_fu_2318_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        expanded_channel_V_address0 = zext_ln203_155_fu_2296_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        expanded_channel_V_address0 = zext_ln203_153_fu_2274_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        expanded_channel_V_address0 = zext_ln203_151_fu_2252_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        expanded_channel_V_address0 = zext_ln203_149_fu_2230_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        expanded_channel_V_address0 = zext_ln203_147_fu_2208_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        expanded_channel_V_address0 = zext_ln203_145_fu_2186_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        expanded_channel_V_address0 = zext_ln203_143_fu_2164_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        expanded_channel_V_address0 = zext_ln203_141_fu_2142_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        expanded_channel_V_address0 = zext_ln203_139_fu_2120_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        expanded_channel_V_address0 = zext_ln203_137_fu_2098_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        expanded_channel_V_address0 = zext_ln203_135_fu_2076_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        expanded_channel_V_address0 = zext_ln203_133_fu_2054_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        expanded_channel_V_address0 = zext_ln203_131_fu_2032_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        expanded_channel_V_address0 = zext_ln203_129_fu_2010_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        expanded_channel_V_address0 = zext_ln203_127_fu_1988_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        expanded_channel_V_address0 = zext_ln203_125_fu_1966_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        expanded_channel_V_address0 = zext_ln203_123_fu_1944_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        expanded_channel_V_address0 = zext_ln203_121_fu_1922_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        expanded_channel_V_address0 = zext_ln203_119_fu_1900_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        expanded_channel_V_address0 = zext_ln203_117_fu_1878_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        expanded_channel_V_address0 = zext_ln203_115_fu_1856_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        expanded_channel_V_address0 = zext_ln203_113_fu_1834_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        expanded_channel_V_address0 = zext_ln203_111_fu_1812_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        expanded_channel_V_address0 = zext_ln203_109_fu_1790_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        expanded_channel_V_address0 = zext_ln203_107_fu_1768_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        expanded_channel_V_address0 = zext_ln203_105_fu_1746_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        expanded_channel_V_address0 = zext_ln203_103_fu_1724_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        expanded_channel_V_address0 = zext_ln203_101_fu_1702_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        expanded_channel_V_address0 = zext_ln203_99_fu_1680_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        expanded_channel_V_address0 = zext_ln203_97_fu_1658_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        expanded_channel_V_address0 = zext_ln203_95_fu_1636_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        expanded_channel_V_address0 = zext_ln203_93_fu_1614_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        expanded_channel_V_address0 = zext_ln114_fu_1580_p1;
    end else begin
        expanded_channel_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        expanded_channel_V_address1 = zext_ln1265_9_fu_3339_p1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        expanded_channel_V_address1 = zext_ln203_228_fu_3099_p1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        expanded_channel_V_address1 = zext_ln203_226_fu_3077_p1;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        expanded_channel_V_address1 = zext_ln203_224_fu_3055_p1;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        expanded_channel_V_address1 = zext_ln203_222_fu_3033_p1;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        expanded_channel_V_address1 = zext_ln203_220_fu_3011_p1;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        expanded_channel_V_address1 = zext_ln203_218_fu_2989_p1;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        expanded_channel_V_address1 = zext_ln203_216_fu_2967_p1;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        expanded_channel_V_address1 = zext_ln203_214_fu_2945_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        expanded_channel_V_address1 = zext_ln203_212_fu_2923_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        expanded_channel_V_address1 = zext_ln203_210_fu_2901_p1;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        expanded_channel_V_address1 = zext_ln203_208_fu_2879_p1;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        expanded_channel_V_address1 = zext_ln203_206_fu_2857_p1;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        expanded_channel_V_address1 = zext_ln203_204_fu_2835_p1;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        expanded_channel_V_address1 = zext_ln203_202_fu_2813_p1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        expanded_channel_V_address1 = zext_ln203_200_fu_2791_p1;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        expanded_channel_V_address1 = zext_ln203_198_fu_2769_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        expanded_channel_V_address1 = zext_ln203_196_fu_2747_p1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        expanded_channel_V_address1 = zext_ln203_194_fu_2725_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        expanded_channel_V_address1 = zext_ln203_192_fu_2703_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        expanded_channel_V_address1 = zext_ln203_190_fu_2681_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        expanded_channel_V_address1 = zext_ln203_188_fu_2659_p1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        expanded_channel_V_address1 = zext_ln203_186_fu_2637_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        expanded_channel_V_address1 = zext_ln203_184_fu_2615_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        expanded_channel_V_address1 = zext_ln203_182_fu_2593_p1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        expanded_channel_V_address1 = zext_ln203_180_fu_2571_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        expanded_channel_V_address1 = zext_ln203_178_fu_2549_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        expanded_channel_V_address1 = zext_ln203_176_fu_2527_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        expanded_channel_V_address1 = zext_ln203_174_fu_2505_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        expanded_channel_V_address1 = zext_ln203_172_fu_2483_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        expanded_channel_V_address1 = zext_ln203_170_fu_2461_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        expanded_channel_V_address1 = zext_ln203_168_fu_2439_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        expanded_channel_V_address1 = zext_ln203_166_fu_2417_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        expanded_channel_V_address1 = zext_ln203_164_fu_2395_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        expanded_channel_V_address1 = zext_ln203_162_fu_2373_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        expanded_channel_V_address1 = zext_ln203_160_fu_2351_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        expanded_channel_V_address1 = zext_ln203_158_fu_2329_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        expanded_channel_V_address1 = zext_ln203_156_fu_2307_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        expanded_channel_V_address1 = zext_ln203_154_fu_2285_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        expanded_channel_V_address1 = zext_ln203_152_fu_2263_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        expanded_channel_V_address1 = zext_ln203_150_fu_2241_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        expanded_channel_V_address1 = zext_ln203_148_fu_2219_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        expanded_channel_V_address1 = zext_ln203_146_fu_2197_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        expanded_channel_V_address1 = zext_ln203_144_fu_2175_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        expanded_channel_V_address1 = zext_ln203_142_fu_2153_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        expanded_channel_V_address1 = zext_ln203_140_fu_2131_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        expanded_channel_V_address1 = zext_ln203_138_fu_2109_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        expanded_channel_V_address1 = zext_ln203_136_fu_2087_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        expanded_channel_V_address1 = zext_ln203_134_fu_2065_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        expanded_channel_V_address1 = zext_ln203_132_fu_2043_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        expanded_channel_V_address1 = zext_ln203_130_fu_2021_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        expanded_channel_V_address1 = zext_ln203_128_fu_1999_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        expanded_channel_V_address1 = zext_ln203_126_fu_1977_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        expanded_channel_V_address1 = zext_ln203_124_fu_1955_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        expanded_channel_V_address1 = zext_ln203_122_fu_1933_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        expanded_channel_V_address1 = zext_ln203_120_fu_1911_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        expanded_channel_V_address1 = zext_ln203_118_fu_1889_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        expanded_channel_V_address1 = zext_ln203_116_fu_1867_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        expanded_channel_V_address1 = zext_ln203_114_fu_1845_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        expanded_channel_V_address1 = zext_ln203_112_fu_1823_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        expanded_channel_V_address1 = zext_ln203_110_fu_1801_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        expanded_channel_V_address1 = zext_ln203_108_fu_1779_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        expanded_channel_V_address1 = zext_ln203_106_fu_1757_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        expanded_channel_V_address1 = zext_ln203_104_fu_1735_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        expanded_channel_V_address1 = zext_ln203_102_fu_1713_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        expanded_channel_V_address1 = zext_ln203_100_fu_1691_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        expanded_channel_V_address1 = zext_ln203_98_fu_1669_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        expanded_channel_V_address1 = zext_ln203_96_fu_1647_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        expanded_channel_V_address1 = zext_ln203_94_fu_1625_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        expanded_channel_V_address1 = zext_ln203_fu_1603_p1;
    end else begin
        expanded_channel_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state2))) begin
        expanded_channel_V_ce0 = 1'b1;
    end else begin
        expanded_channel_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state2))) begin
        expanded_channel_V_ce1 = 1'b1;
    end else begin
        expanded_channel_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        expanded_channel_V_d0 = {{grp_fu_3397_p3[15:4]}};
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state2))) begin
        expanded_channel_V_d0 = 12'd0;
    end else begin
        expanded_channel_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | ((1'b1 == ap_CS_fsm_state76) & (1'd1 == and_ln153_reg_3474) & (1'd1 == and_ln147_reg_3470)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln114_fu_1585_p2 == 1'd0)))) begin
        expanded_channel_V_we0 = 1'b1;
    end else begin
        expanded_channel_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state70) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln114_fu_1585_p2 == 1'd0)))) begin
        expanded_channel_V_we1 = 1'b1;
    end else begin
        expanded_channel_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        filter_V_ce0 = 1'b1;
    end else begin
        filter_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        padded_channel_V_ce0 = 1'b1;
    end else begin
        padded_channel_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln114_fu_1585_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            if (((1'b1 == ap_CS_fsm_state73) & (icmp_ln138_fu_3130_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        ap_ST_fsm_state74 : begin
            if (((1'b1 == ap_CS_fsm_state74) & (icmp_ln140_fu_3244_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else if (((1'b1 == ap_CS_fsm_state74) & (1'd1 == and_ln153_fu_3323_p2) & (1'd1 == and_ln147_fu_3272_p2) & (icmp_ln140_fu_3244_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1116_1_fu_3348_p2 = (zext_ln1116_1_fu_3344_p1 + add_ln1116_reg_3452);

assign add_ln1116_fu_3206_p2 = (zext_ln1116_fu_3202_p1 + tmp_127_fu_3194_p3);

assign add_ln1265_fu_3333_p2 = (zext_ln1265_fu_3329_p1 + phi_mul1698_reg_1557);

assign add_ln138_fu_3120_p2 = (phi_mul1698_reg_1557 + 12'd139);

assign add_ln153_1_fu_3311_p2 = (column_index_after_s_fu_3277_p3 + 8'd9);

assign add_ln153_fu_3170_p2 = (row_index_after_stri_fu_3158_p3 + 5'd9);

assign add_ln156_1_fu_3230_p2 = ($signed(sext_ln156_1_fu_3218_p1) + $signed(shl_ln_fu_3222_p3));

assign add_ln156_fu_3358_p2 = ($signed(sext_ln156_2_reg_3457) + $signed(zext_ln140_fu_3240_p1));

assign add_ln203_100_fu_2092_p2 = (phi_mul_reg_1534 + 12'd46);

assign add_ln203_101_fu_2103_p2 = (phi_mul_reg_1534 + 12'd47);

assign add_ln203_102_fu_2114_p2 = (phi_mul_reg_1534 + 12'd48);

assign add_ln203_103_fu_2125_p2 = (phi_mul_reg_1534 + 12'd49);

assign add_ln203_104_fu_2136_p2 = (phi_mul_reg_1534 + 12'd50);

assign add_ln203_105_fu_2147_p2 = (phi_mul_reg_1534 + 12'd51);

assign add_ln203_106_fu_2158_p2 = (phi_mul_reg_1534 + 12'd52);

assign add_ln203_107_fu_2169_p2 = (phi_mul_reg_1534 + 12'd53);

assign add_ln203_108_fu_2180_p2 = (phi_mul_reg_1534 + 12'd54);

assign add_ln203_109_fu_2191_p2 = (phi_mul_reg_1534 + 12'd55);

assign add_ln203_110_fu_2202_p2 = (phi_mul_reg_1534 + 12'd56);

assign add_ln203_111_fu_2213_p2 = (phi_mul_reg_1534 + 12'd57);

assign add_ln203_112_fu_2224_p2 = (phi_mul_reg_1534 + 12'd58);

assign add_ln203_113_fu_2235_p2 = (phi_mul_reg_1534 + 12'd59);

assign add_ln203_114_fu_2246_p2 = (phi_mul_reg_1534 + 12'd60);

assign add_ln203_115_fu_2257_p2 = (phi_mul_reg_1534 + 12'd61);

assign add_ln203_116_fu_2268_p2 = (phi_mul_reg_1534 + 12'd62);

assign add_ln203_117_fu_2279_p2 = (phi_mul_reg_1534 + 12'd63);

assign add_ln203_118_fu_2290_p2 = (phi_mul_reg_1534 + 12'd64);

assign add_ln203_119_fu_2301_p2 = (phi_mul_reg_1534 + 12'd65);

assign add_ln203_120_fu_2312_p2 = (phi_mul_reg_1534 + 12'd66);

assign add_ln203_121_fu_2323_p2 = (phi_mul_reg_1534 + 12'd67);

assign add_ln203_122_fu_2334_p2 = (phi_mul_reg_1534 + 12'd68);

assign add_ln203_123_fu_2345_p2 = (phi_mul_reg_1534 + 12'd69);

assign add_ln203_124_fu_2356_p2 = (phi_mul_reg_1534 + 12'd70);

assign add_ln203_125_fu_2367_p2 = (phi_mul_reg_1534 + 12'd71);

assign add_ln203_126_fu_2378_p2 = (phi_mul_reg_1534 + 12'd72);

assign add_ln203_127_fu_2389_p2 = (phi_mul_reg_1534 + 12'd73);

assign add_ln203_128_fu_2400_p2 = (phi_mul_reg_1534 + 12'd74);

assign add_ln203_129_fu_2411_p2 = (phi_mul_reg_1534 + 12'd75);

assign add_ln203_130_fu_2422_p2 = (phi_mul_reg_1534 + 12'd76);

assign add_ln203_131_fu_2433_p2 = (phi_mul_reg_1534 + 12'd77);

assign add_ln203_132_fu_2444_p2 = (phi_mul_reg_1534 + 12'd78);

assign add_ln203_133_fu_2455_p2 = (phi_mul_reg_1534 + 12'd79);

assign add_ln203_134_fu_2466_p2 = (phi_mul_reg_1534 + 12'd80);

assign add_ln203_135_fu_2477_p2 = (phi_mul_reg_1534 + 12'd81);

assign add_ln203_136_fu_2488_p2 = (phi_mul_reg_1534 + 12'd82);

assign add_ln203_137_fu_2499_p2 = (phi_mul_reg_1534 + 12'd83);

assign add_ln203_138_fu_2510_p2 = (phi_mul_reg_1534 + 12'd84);

assign add_ln203_139_fu_2521_p2 = (phi_mul_reg_1534 + 12'd85);

assign add_ln203_140_fu_2532_p2 = (phi_mul_reg_1534 + 12'd86);

assign add_ln203_141_fu_2543_p2 = (phi_mul_reg_1534 + 12'd87);

assign add_ln203_142_fu_2554_p2 = (phi_mul_reg_1534 + 12'd88);

assign add_ln203_143_fu_2565_p2 = (phi_mul_reg_1534 + 12'd89);

assign add_ln203_144_fu_2576_p2 = (phi_mul_reg_1534 + 12'd90);

assign add_ln203_145_fu_2587_p2 = (phi_mul_reg_1534 + 12'd91);

assign add_ln203_146_fu_2598_p2 = (phi_mul_reg_1534 + 12'd92);

assign add_ln203_147_fu_2609_p2 = (phi_mul_reg_1534 + 12'd93);

assign add_ln203_148_fu_2620_p2 = (phi_mul_reg_1534 + 12'd94);

assign add_ln203_149_fu_2631_p2 = (phi_mul_reg_1534 + 12'd95);

assign add_ln203_150_fu_2642_p2 = (phi_mul_reg_1534 + 12'd96);

assign add_ln203_151_fu_2653_p2 = (phi_mul_reg_1534 + 12'd97);

assign add_ln203_152_fu_2664_p2 = (phi_mul_reg_1534 + 12'd98);

assign add_ln203_153_fu_2675_p2 = (phi_mul_reg_1534 + 12'd99);

assign add_ln203_154_fu_2686_p2 = (phi_mul_reg_1534 + 12'd100);

assign add_ln203_155_fu_2697_p2 = (phi_mul_reg_1534 + 12'd101);

assign add_ln203_156_fu_2708_p2 = (phi_mul_reg_1534 + 12'd102);

assign add_ln203_157_fu_2719_p2 = (phi_mul_reg_1534 + 12'd103);

assign add_ln203_158_fu_2730_p2 = (phi_mul_reg_1534 + 12'd104);

assign add_ln203_159_fu_2741_p2 = (phi_mul_reg_1534 + 12'd105);

assign add_ln203_160_fu_2752_p2 = (phi_mul_reg_1534 + 12'd106);

assign add_ln203_161_fu_2763_p2 = (phi_mul_reg_1534 + 12'd107);

assign add_ln203_162_fu_2774_p2 = (phi_mul_reg_1534 + 12'd108);

assign add_ln203_163_fu_2785_p2 = (phi_mul_reg_1534 + 12'd109);

assign add_ln203_164_fu_2796_p2 = (phi_mul_reg_1534 + 12'd110);

assign add_ln203_165_fu_2807_p2 = (phi_mul_reg_1534 + 12'd111);

assign add_ln203_166_fu_2818_p2 = (phi_mul_reg_1534 + 12'd112);

assign add_ln203_167_fu_2829_p2 = (phi_mul_reg_1534 + 12'd113);

assign add_ln203_168_fu_2840_p2 = (phi_mul_reg_1534 + 12'd114);

assign add_ln203_169_fu_2851_p2 = (phi_mul_reg_1534 + 12'd115);

assign add_ln203_170_fu_2862_p2 = (phi_mul_reg_1534 + 12'd116);

assign add_ln203_171_fu_2873_p2 = (phi_mul_reg_1534 + 12'd117);

assign add_ln203_172_fu_2884_p2 = (phi_mul_reg_1534 + 12'd118);

assign add_ln203_173_fu_2895_p2 = (phi_mul_reg_1534 + 12'd119);

assign add_ln203_174_fu_2906_p2 = (phi_mul_reg_1534 + 12'd120);

assign add_ln203_175_fu_2917_p2 = (phi_mul_reg_1534 + 12'd121);

assign add_ln203_176_fu_2928_p2 = (phi_mul_reg_1534 + 12'd122);

assign add_ln203_177_fu_2939_p2 = (phi_mul_reg_1534 + 12'd123);

assign add_ln203_178_fu_2950_p2 = (phi_mul_reg_1534 + 12'd124);

assign add_ln203_179_fu_2961_p2 = (phi_mul_reg_1534 + 12'd125);

assign add_ln203_180_fu_2972_p2 = (phi_mul_reg_1534 + 12'd126);

assign add_ln203_181_fu_2983_p2 = (phi_mul_reg_1534 + 12'd127);

assign add_ln203_182_fu_2994_p2 = (phi_mul_reg_1534 + 12'd128);

assign add_ln203_183_fu_3005_p2 = (phi_mul_reg_1534 + 12'd129);

assign add_ln203_184_fu_3016_p2 = (phi_mul_reg_1534 + 12'd130);

assign add_ln203_185_fu_3027_p2 = (phi_mul_reg_1534 + 12'd131);

assign add_ln203_186_fu_3038_p2 = (phi_mul_reg_1534 + 12'd132);

assign add_ln203_187_fu_3049_p2 = (phi_mul_reg_1534 + 12'd133);

assign add_ln203_188_fu_3060_p2 = (phi_mul_reg_1534 + 12'd134);

assign add_ln203_189_fu_3071_p2 = (phi_mul_reg_1534 + 12'd135);

assign add_ln203_190_fu_3082_p2 = (phi_mul_reg_1534 + 12'd136);

assign add_ln203_191_fu_3093_p2 = (phi_mul_reg_1534 + 12'd137);

assign add_ln203_192_fu_3104_p2 = (phi_mul_reg_1534 + 12'd138);

assign add_ln203_193_fu_3110_p2 = (phi_mul_reg_1534 + 12'd139);

assign add_ln203_56_fu_1608_p2 = (phi_mul_reg_1534 + 12'd2);

assign add_ln203_57_fu_1619_p2 = (phi_mul_reg_1534 + 12'd3);

assign add_ln203_58_fu_1630_p2 = (phi_mul_reg_1534 + 12'd4);

assign add_ln203_59_fu_1641_p2 = (phi_mul_reg_1534 + 12'd5);

assign add_ln203_60_fu_1652_p2 = (phi_mul_reg_1534 + 12'd6);

assign add_ln203_61_fu_1663_p2 = (phi_mul_reg_1534 + 12'd7);

assign add_ln203_62_fu_1674_p2 = (phi_mul_reg_1534 + 12'd8);

assign add_ln203_63_fu_1685_p2 = (phi_mul_reg_1534 + 12'd9);

assign add_ln203_64_fu_1696_p2 = (phi_mul_reg_1534 + 12'd10);

assign add_ln203_65_fu_1707_p2 = (phi_mul_reg_1534 + 12'd11);

assign add_ln203_66_fu_1718_p2 = (phi_mul_reg_1534 + 12'd12);

assign add_ln203_67_fu_1729_p2 = (phi_mul_reg_1534 + 12'd13);

assign add_ln203_68_fu_1740_p2 = (phi_mul_reg_1534 + 12'd14);

assign add_ln203_69_fu_1751_p2 = (phi_mul_reg_1534 + 12'd15);

assign add_ln203_70_fu_1762_p2 = (phi_mul_reg_1534 + 12'd16);

assign add_ln203_71_fu_1773_p2 = (phi_mul_reg_1534 + 12'd17);

assign add_ln203_72_fu_1784_p2 = (phi_mul_reg_1534 + 12'd18);

assign add_ln203_73_fu_1795_p2 = (phi_mul_reg_1534 + 12'd19);

assign add_ln203_74_fu_1806_p2 = (phi_mul_reg_1534 + 12'd20);

assign add_ln203_75_fu_1817_p2 = (phi_mul_reg_1534 + 12'd21);

assign add_ln203_76_fu_1828_p2 = (phi_mul_reg_1534 + 12'd22);

assign add_ln203_77_fu_1839_p2 = (phi_mul_reg_1534 + 12'd23);

assign add_ln203_78_fu_1850_p2 = (phi_mul_reg_1534 + 12'd24);

assign add_ln203_79_fu_1861_p2 = (phi_mul_reg_1534 + 12'd25);

assign add_ln203_80_fu_1872_p2 = (phi_mul_reg_1534 + 12'd26);

assign add_ln203_81_fu_1883_p2 = (phi_mul_reg_1534 + 12'd27);

assign add_ln203_82_fu_1894_p2 = (phi_mul_reg_1534 + 12'd28);

assign add_ln203_83_fu_1905_p2 = (phi_mul_reg_1534 + 12'd29);

assign add_ln203_84_fu_1916_p2 = (phi_mul_reg_1534 + 12'd30);

assign add_ln203_85_fu_1927_p2 = (phi_mul_reg_1534 + 12'd31);

assign add_ln203_86_fu_1938_p2 = (phi_mul_reg_1534 + 12'd32);

assign add_ln203_87_fu_1949_p2 = (phi_mul_reg_1534 + 12'd33);

assign add_ln203_88_fu_1960_p2 = (phi_mul_reg_1534 + 12'd34);

assign add_ln203_89_fu_1971_p2 = (phi_mul_reg_1534 + 12'd35);

assign add_ln203_90_fu_1982_p2 = (phi_mul_reg_1534 + 12'd36);

assign add_ln203_91_fu_1993_p2 = (phi_mul_reg_1534 + 12'd37);

assign add_ln203_92_fu_2004_p2 = (phi_mul_reg_1534 + 12'd38);

assign add_ln203_93_fu_2015_p2 = (phi_mul_reg_1534 + 12'd39);

assign add_ln203_94_fu_2026_p2 = (phi_mul_reg_1534 + 12'd40);

assign add_ln203_95_fu_2037_p2 = (phi_mul_reg_1534 + 12'd41);

assign add_ln203_96_fu_2048_p2 = (phi_mul_reg_1534 + 12'd42);

assign add_ln203_97_fu_2059_p2 = (phi_mul_reg_1534 + 12'd43);

assign add_ln203_98_fu_2070_p2 = (phi_mul_reg_1534 + 12'd44);

assign add_ln203_99_fu_2081_p2 = (phi_mul_reg_1534 + 12'd45);

assign add_ln203_fu_1597_p2 = (phi_mul_reg_1534 + 12'd1);

assign and_ln147_fu_3272_p2 = (icmp_ln147_reg_3437 & icmp_ln147_1_fu_3266_p2);

assign and_ln153_fu_3323_p2 = (xor_ln153_fu_3305_p2 & icmp_ln153_3_fu_3317_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign column_index_after_s_fu_3277_p3 = {{trunc_ln_fu_3256_p4}, {1'd0}};

assign expanded_channel_V_d1 = 12'd0;

assign filter_V_address0 = sext_ln156_fu_3369_p1;

assign grp_fu_3397_p2 = {{p_Val2_s_reg_3504}, {4'd0}};

assign i_fu_1591_p2 = (i_0_reg_1523 + 5'd1);

assign icmp_ln114_fu_1585_p2 = ((i_0_reg_1523 == 5'd17) ? 1'b1 : 1'b0);

assign icmp_ln138_fu_3130_p2 = ((x_0_reg_1546 == 5'd19) ? 1'b1 : 1'b0);

assign icmp_ln140_fu_3244_p2 = ((y_0_reg_1569 == 8'd141) ? 1'b1 : 1'b0);

assign icmp_ln147_1_fu_3266_p2 = ((y_0_reg_1569 < 8'd132) ? 1'b1 : 1'b0);

assign icmp_ln147_fu_3142_p2 = ((x_0_reg_1546 < 5'd10) ? 1'b1 : 1'b0);

assign icmp_ln153_1_fu_3182_p2 = ((x_0_reg_1546 < add_ln153_fu_3170_p2) ? 1'b1 : 1'b0);

assign icmp_ln153_2_fu_3289_p2 = ((y_0_reg_1569 < column_index_after_s_fu_3277_p3) ? 1'b1 : 1'b0);

assign icmp_ln153_3_fu_3317_p2 = ((y_0_reg_1569 < add_ln153_1_fu_3311_p2) ? 1'b1 : 1'b0);

assign icmp_ln153_fu_3176_p2 = ((x_0_reg_1546 < row_index_after_stri_fu_3158_p3) ? 1'b1 : 1'b0);

assign or_ln153_1_fu_3300_p2 = (xor_ln153_1_reg_3447 | or_ln153_fu_3295_p2);

assign or_ln153_fu_3295_p2 = (icmp_ln153_reg_3442 | icmp_ln153_2_fu_3289_p2);

assign padded_channel_V_address0 = zext_ln1116_2_fu_3353_p1;

assign row_index_after_stri_fu_3158_p3 = {{tmp_s_fu_3148_p4}, {1'd0}};

assign sext_ln156_1_fu_3218_p1 = sub_ln156_fu_3212_p2;

assign sext_ln156_2_fu_3236_p1 = $signed(add_ln156_1_fu_3230_p2);

assign sext_ln156_fu_3369_p1 = $signed(sub_ln156_1_fu_3363_p2);

assign shl_ln_fu_3222_p3 = {{sub_ln156_fu_3212_p2}, {3'd0}};

assign sub_ln156_1_fu_3363_p2 = (add_ln156_fu_3358_p2 - zext_ln150_fu_3285_p1);

assign sub_ln156_fu_3212_p2 = (zext_ln138_fu_3126_p1 - zext_ln149_fu_3166_p1);

assign tmp_127_fu_3194_p3 = {{tmp_s_fu_3148_p4}, {6'd0}};

assign tmp_s_fu_3148_p4 = {{x_0_reg_1546[4:1]}};

assign trunc_ln_fu_3256_p4 = {{y_0_reg_1569[7:1]}};

assign x_fu_3136_p2 = (x_0_reg_1546 + 5'd1);

assign xor_ln153_1_fu_3188_p2 = (icmp_ln153_1_fu_3182_p2 ^ 1'd1);

assign xor_ln153_fu_3305_p2 = (or_ln153_1_fu_3300_p2 ^ 1'd1);

assign y_fu_3250_p2 = (y_0_reg_1569 + 8'd1);

assign zext_ln1116_1_fu_3344_p1 = trunc_ln_fu_3256_p4;

assign zext_ln1116_2_fu_3353_p1 = add_ln1116_1_fu_3348_p2;

assign zext_ln1116_fu_3202_p1 = row_index_after_stri_fu_3158_p3;

assign zext_ln114_fu_1580_p1 = phi_mul_reg_1534;

assign zext_ln1265_9_fu_3339_p1 = add_ln1265_fu_3333_p2;

assign zext_ln1265_fu_3329_p1 = y_0_reg_1569;

assign zext_ln138_fu_3126_p1 = x_0_reg_1546;

assign zext_ln140_fu_3240_p1 = y_0_reg_1569;

assign zext_ln149_fu_3166_p1 = row_index_after_stri_fu_3158_p3;

assign zext_ln150_fu_3285_p1 = column_index_after_s_fu_3277_p3;

assign zext_ln203_100_fu_1691_p1 = add_ln203_63_fu_1685_p2;

assign zext_ln203_101_fu_1702_p1 = add_ln203_64_fu_1696_p2;

assign zext_ln203_102_fu_1713_p1 = add_ln203_65_fu_1707_p2;

assign zext_ln203_103_fu_1724_p1 = add_ln203_66_fu_1718_p2;

assign zext_ln203_104_fu_1735_p1 = add_ln203_67_fu_1729_p2;

assign zext_ln203_105_fu_1746_p1 = add_ln203_68_fu_1740_p2;

assign zext_ln203_106_fu_1757_p1 = add_ln203_69_fu_1751_p2;

assign zext_ln203_107_fu_1768_p1 = add_ln203_70_fu_1762_p2;

assign zext_ln203_108_fu_1779_p1 = add_ln203_71_fu_1773_p2;

assign zext_ln203_109_fu_1790_p1 = add_ln203_72_fu_1784_p2;

assign zext_ln203_110_fu_1801_p1 = add_ln203_73_fu_1795_p2;

assign zext_ln203_111_fu_1812_p1 = add_ln203_74_fu_1806_p2;

assign zext_ln203_112_fu_1823_p1 = add_ln203_75_fu_1817_p2;

assign zext_ln203_113_fu_1834_p1 = add_ln203_76_fu_1828_p2;

assign zext_ln203_114_fu_1845_p1 = add_ln203_77_fu_1839_p2;

assign zext_ln203_115_fu_1856_p1 = add_ln203_78_fu_1850_p2;

assign zext_ln203_116_fu_1867_p1 = add_ln203_79_fu_1861_p2;

assign zext_ln203_117_fu_1878_p1 = add_ln203_80_fu_1872_p2;

assign zext_ln203_118_fu_1889_p1 = add_ln203_81_fu_1883_p2;

assign zext_ln203_119_fu_1900_p1 = add_ln203_82_fu_1894_p2;

assign zext_ln203_120_fu_1911_p1 = add_ln203_83_fu_1905_p2;

assign zext_ln203_121_fu_1922_p1 = add_ln203_84_fu_1916_p2;

assign zext_ln203_122_fu_1933_p1 = add_ln203_85_fu_1927_p2;

assign zext_ln203_123_fu_1944_p1 = add_ln203_86_fu_1938_p2;

assign zext_ln203_124_fu_1955_p1 = add_ln203_87_fu_1949_p2;

assign zext_ln203_125_fu_1966_p1 = add_ln203_88_fu_1960_p2;

assign zext_ln203_126_fu_1977_p1 = add_ln203_89_fu_1971_p2;

assign zext_ln203_127_fu_1988_p1 = add_ln203_90_fu_1982_p2;

assign zext_ln203_128_fu_1999_p1 = add_ln203_91_fu_1993_p2;

assign zext_ln203_129_fu_2010_p1 = add_ln203_92_fu_2004_p2;

assign zext_ln203_130_fu_2021_p1 = add_ln203_93_fu_2015_p2;

assign zext_ln203_131_fu_2032_p1 = add_ln203_94_fu_2026_p2;

assign zext_ln203_132_fu_2043_p1 = add_ln203_95_fu_2037_p2;

assign zext_ln203_133_fu_2054_p1 = add_ln203_96_fu_2048_p2;

assign zext_ln203_134_fu_2065_p1 = add_ln203_97_fu_2059_p2;

assign zext_ln203_135_fu_2076_p1 = add_ln203_98_fu_2070_p2;

assign zext_ln203_136_fu_2087_p1 = add_ln203_99_fu_2081_p2;

assign zext_ln203_137_fu_2098_p1 = add_ln203_100_fu_2092_p2;

assign zext_ln203_138_fu_2109_p1 = add_ln203_101_fu_2103_p2;

assign zext_ln203_139_fu_2120_p1 = add_ln203_102_fu_2114_p2;

assign zext_ln203_140_fu_2131_p1 = add_ln203_103_fu_2125_p2;

assign zext_ln203_141_fu_2142_p1 = add_ln203_104_fu_2136_p2;

assign zext_ln203_142_fu_2153_p1 = add_ln203_105_fu_2147_p2;

assign zext_ln203_143_fu_2164_p1 = add_ln203_106_fu_2158_p2;

assign zext_ln203_144_fu_2175_p1 = add_ln203_107_fu_2169_p2;

assign zext_ln203_145_fu_2186_p1 = add_ln203_108_fu_2180_p2;

assign zext_ln203_146_fu_2197_p1 = add_ln203_109_fu_2191_p2;

assign zext_ln203_147_fu_2208_p1 = add_ln203_110_fu_2202_p2;

assign zext_ln203_148_fu_2219_p1 = add_ln203_111_fu_2213_p2;

assign zext_ln203_149_fu_2230_p1 = add_ln203_112_fu_2224_p2;

assign zext_ln203_150_fu_2241_p1 = add_ln203_113_fu_2235_p2;

assign zext_ln203_151_fu_2252_p1 = add_ln203_114_fu_2246_p2;

assign zext_ln203_152_fu_2263_p1 = add_ln203_115_fu_2257_p2;

assign zext_ln203_153_fu_2274_p1 = add_ln203_116_fu_2268_p2;

assign zext_ln203_154_fu_2285_p1 = add_ln203_117_fu_2279_p2;

assign zext_ln203_155_fu_2296_p1 = add_ln203_118_fu_2290_p2;

assign zext_ln203_156_fu_2307_p1 = add_ln203_119_fu_2301_p2;

assign zext_ln203_157_fu_2318_p1 = add_ln203_120_fu_2312_p2;

assign zext_ln203_158_fu_2329_p1 = add_ln203_121_fu_2323_p2;

assign zext_ln203_159_fu_2340_p1 = add_ln203_122_fu_2334_p2;

assign zext_ln203_160_fu_2351_p1 = add_ln203_123_fu_2345_p2;

assign zext_ln203_161_fu_2362_p1 = add_ln203_124_fu_2356_p2;

assign zext_ln203_162_fu_2373_p1 = add_ln203_125_fu_2367_p2;

assign zext_ln203_163_fu_2384_p1 = add_ln203_126_fu_2378_p2;

assign zext_ln203_164_fu_2395_p1 = add_ln203_127_fu_2389_p2;

assign zext_ln203_165_fu_2406_p1 = add_ln203_128_fu_2400_p2;

assign zext_ln203_166_fu_2417_p1 = add_ln203_129_fu_2411_p2;

assign zext_ln203_167_fu_2428_p1 = add_ln203_130_fu_2422_p2;

assign zext_ln203_168_fu_2439_p1 = add_ln203_131_fu_2433_p2;

assign zext_ln203_169_fu_2450_p1 = add_ln203_132_fu_2444_p2;

assign zext_ln203_170_fu_2461_p1 = add_ln203_133_fu_2455_p2;

assign zext_ln203_171_fu_2472_p1 = add_ln203_134_fu_2466_p2;

assign zext_ln203_172_fu_2483_p1 = add_ln203_135_fu_2477_p2;

assign zext_ln203_173_fu_2494_p1 = add_ln203_136_fu_2488_p2;

assign zext_ln203_174_fu_2505_p1 = add_ln203_137_fu_2499_p2;

assign zext_ln203_175_fu_2516_p1 = add_ln203_138_fu_2510_p2;

assign zext_ln203_176_fu_2527_p1 = add_ln203_139_fu_2521_p2;

assign zext_ln203_177_fu_2538_p1 = add_ln203_140_fu_2532_p2;

assign zext_ln203_178_fu_2549_p1 = add_ln203_141_fu_2543_p2;

assign zext_ln203_179_fu_2560_p1 = add_ln203_142_fu_2554_p2;

assign zext_ln203_180_fu_2571_p1 = add_ln203_143_fu_2565_p2;

assign zext_ln203_181_fu_2582_p1 = add_ln203_144_fu_2576_p2;

assign zext_ln203_182_fu_2593_p1 = add_ln203_145_fu_2587_p2;

assign zext_ln203_183_fu_2604_p1 = add_ln203_146_fu_2598_p2;

assign zext_ln203_184_fu_2615_p1 = add_ln203_147_fu_2609_p2;

assign zext_ln203_185_fu_2626_p1 = add_ln203_148_fu_2620_p2;

assign zext_ln203_186_fu_2637_p1 = add_ln203_149_fu_2631_p2;

assign zext_ln203_187_fu_2648_p1 = add_ln203_150_fu_2642_p2;

assign zext_ln203_188_fu_2659_p1 = add_ln203_151_fu_2653_p2;

assign zext_ln203_189_fu_2670_p1 = add_ln203_152_fu_2664_p2;

assign zext_ln203_190_fu_2681_p1 = add_ln203_153_fu_2675_p2;

assign zext_ln203_191_fu_2692_p1 = add_ln203_154_fu_2686_p2;

assign zext_ln203_192_fu_2703_p1 = add_ln203_155_fu_2697_p2;

assign zext_ln203_193_fu_2714_p1 = add_ln203_156_fu_2708_p2;

assign zext_ln203_194_fu_2725_p1 = add_ln203_157_fu_2719_p2;

assign zext_ln203_195_fu_2736_p1 = add_ln203_158_fu_2730_p2;

assign zext_ln203_196_fu_2747_p1 = add_ln203_159_fu_2741_p2;

assign zext_ln203_197_fu_2758_p1 = add_ln203_160_fu_2752_p2;

assign zext_ln203_198_fu_2769_p1 = add_ln203_161_fu_2763_p2;

assign zext_ln203_199_fu_2780_p1 = add_ln203_162_fu_2774_p2;

assign zext_ln203_200_fu_2791_p1 = add_ln203_163_fu_2785_p2;

assign zext_ln203_201_fu_2802_p1 = add_ln203_164_fu_2796_p2;

assign zext_ln203_202_fu_2813_p1 = add_ln203_165_fu_2807_p2;

assign zext_ln203_203_fu_2824_p1 = add_ln203_166_fu_2818_p2;

assign zext_ln203_204_fu_2835_p1 = add_ln203_167_fu_2829_p2;

assign zext_ln203_205_fu_2846_p1 = add_ln203_168_fu_2840_p2;

assign zext_ln203_206_fu_2857_p1 = add_ln203_169_fu_2851_p2;

assign zext_ln203_207_fu_2868_p1 = add_ln203_170_fu_2862_p2;

assign zext_ln203_208_fu_2879_p1 = add_ln203_171_fu_2873_p2;

assign zext_ln203_209_fu_2890_p1 = add_ln203_172_fu_2884_p2;

assign zext_ln203_210_fu_2901_p1 = add_ln203_173_fu_2895_p2;

assign zext_ln203_211_fu_2912_p1 = add_ln203_174_fu_2906_p2;

assign zext_ln203_212_fu_2923_p1 = add_ln203_175_fu_2917_p2;

assign zext_ln203_213_fu_2934_p1 = add_ln203_176_fu_2928_p2;

assign zext_ln203_214_fu_2945_p1 = add_ln203_177_fu_2939_p2;

assign zext_ln203_215_fu_2956_p1 = add_ln203_178_fu_2950_p2;

assign zext_ln203_216_fu_2967_p1 = add_ln203_179_fu_2961_p2;

assign zext_ln203_217_fu_2978_p1 = add_ln203_180_fu_2972_p2;

assign zext_ln203_218_fu_2989_p1 = add_ln203_181_fu_2983_p2;

assign zext_ln203_219_fu_3000_p1 = add_ln203_182_fu_2994_p2;

assign zext_ln203_220_fu_3011_p1 = add_ln203_183_fu_3005_p2;

assign zext_ln203_221_fu_3022_p1 = add_ln203_184_fu_3016_p2;

assign zext_ln203_222_fu_3033_p1 = add_ln203_185_fu_3027_p2;

assign zext_ln203_223_fu_3044_p1 = add_ln203_186_fu_3038_p2;

assign zext_ln203_224_fu_3055_p1 = add_ln203_187_fu_3049_p2;

assign zext_ln203_225_fu_3066_p1 = add_ln203_188_fu_3060_p2;

assign zext_ln203_226_fu_3077_p1 = add_ln203_189_fu_3071_p2;

assign zext_ln203_227_fu_3088_p1 = add_ln203_190_fu_3082_p2;

assign zext_ln203_228_fu_3099_p1 = add_ln203_191_fu_3093_p2;

assign zext_ln203_229_fu_3116_p1 = add_ln203_192_reg_3414;

assign zext_ln203_93_fu_1614_p1 = add_ln203_56_fu_1608_p2;

assign zext_ln203_94_fu_1625_p1 = add_ln203_57_fu_1619_p2;

assign zext_ln203_95_fu_1636_p1 = add_ln203_58_fu_1630_p2;

assign zext_ln203_96_fu_1647_p1 = add_ln203_59_fu_1641_p2;

assign zext_ln203_97_fu_1658_p1 = add_ln203_60_fu_1652_p2;

assign zext_ln203_98_fu_1669_p1 = add_ln203_61_fu_1663_p2;

assign zext_ln203_99_fu_1680_p1 = add_ln203_62_fu_1674_p2;

assign zext_ln203_fu_1603_p1 = add_ln203_fu_1597_p2;

always @ (posedge ap_clk) begin
    add_ln1116_reg_3452[0] <= 1'b0;
end

endmodule //DECORRELATE
