
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.008284                       # Number of seconds simulated
sim_ticks                                  8283709998                       # Number of ticks simulated
final_tick                                 8283709998                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 130180                       # Simulator instruction rate (inst/s)
host_op_rate                                   276203                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               27141844                       # Simulator tick rate (ticks/s)
host_mem_usage                               33854312                       # Number of bytes of host memory used
host_seconds                                   305.20                       # Real time elapsed on the host
sim_insts                                    39730885                       # Number of instructions simulated
sim_ops                                      84297282                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst          87424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        7623040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          86912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        7606208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst          86528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        7639680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          86592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        7612544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30828928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        87424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        86912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst        86528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        86592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        347456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      6360128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6360128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            1366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          119110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            1358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          118847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            1352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          119370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            1353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data          118946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              481702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         99377                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              99377                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          10553725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         920244673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          10491917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         918212733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          10445561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         922253435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          10453287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         918977608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3721632941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     10553725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     10491917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     10445561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     10453287                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         41944491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       767787380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            767787380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       767787380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         10553725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        920244673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         10491917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        918212733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         10445561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        922253435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         10453287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        918977608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4489420321                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                1400511                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          1400511                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             8077                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             1100051                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 174016                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               935                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups        1100051                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            618569                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses          481482                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         6086                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                    2758912                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                    1230858                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                        29499                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                         2687                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                    1339521                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          223                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   50                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON     8283709998                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        24876007                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           1388353                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      10192544                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    1400511                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            792585                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     23349405                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  16714                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 179                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          670                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          134                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  1339385                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 3011                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          24747104                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.870194                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.321191                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                21207512     85.70%     85.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  217197      0.88%     86.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  235049      0.95%     87.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  296855      1.20%     88.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  309301      1.25%     89.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  171833      0.69%     90.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  208585      0.84%     91.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  197145      0.80%     92.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1903627      7.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            24747104                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.056300                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.409734                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  922512                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             20956417                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  1442018                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              1417800                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  8357                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts              21467161                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                  8357                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 1447251                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles               11336079                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          6171                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  2313908                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              9635338                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              21431764                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                 1691                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents               2551816                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                687787                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents               6174717                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           27476034                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             63140960                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        35628128                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups          7003799                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             27178169                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  297652                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               140                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           138                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  7036762                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             2665907                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1240837                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           256034                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           79348                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  21369520                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded               1520                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 21405093                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             2552                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         205377                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       289959                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved          1182                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     24747104                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.864953                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.718508                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           17843890     72.10%     72.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            1593002      6.44%     78.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            1582434      6.39%     84.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1419914      5.74%     90.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             874449      3.53%     94.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             505045      2.04%     96.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             400907      1.62%     97.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             260686      1.05%     98.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             266777      1.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       24747104                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  92820     46.55%     46.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     46.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     46.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                27825     13.96%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     60.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 31632     15.86%     76.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                24201     12.14%     88.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead            22511     11.29%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             395      0.20%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass           195809      0.91%      0.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             14018025     65.49%     66.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              130412      0.61%     67.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1344306      6.28%     73.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1721521      8.04%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.34% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             1815266      8.48%     89.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             894466      4.18%     94.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         946813      4.42%     98.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        338475      1.58%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              21405093                       # Type of FU issued
system.cpu0.iq.rate                          0.860471                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     199384                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.009315                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          60038303                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         17839162                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     17545009                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads            7720920                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes           3737499                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses      3730752                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              17522902                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                3885766                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          696183                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        26610                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          254                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores        17244                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           72                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked       108953                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  8357                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                9971732                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               691634                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           21371040                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              442                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              2665907                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             1240837                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               599                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                 61030                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents               577700                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           254                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          1789                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         8752                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               10541                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             21387119                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              2758767                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            17971                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                     3989605                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 1370491                       # Number of branches executed
system.cpu0.iew.exec_stores                   1230838                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.859749                       # Inst execution rate
system.cpu0.iew.wb_sent                      21278943                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     21275761                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 16458600                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 37905483                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      0.855272                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.434201                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts         205655                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            338                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             8158                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     24714802                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.856390                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.049104                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     18572630     75.15%     75.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      2754395     11.14%     86.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       582413      2.36%     88.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       435215      1.76%     90.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       342303      1.39%     91.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       314323      1.27%     93.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       261600      1.06%     94.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       185163      0.75%     94.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1266760      5.13%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     24714802                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            10000002                       # Number of instructions committed
system.cpu0.commit.committedOps              21165514                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       3862862                       # Number of memory references committed
system.cpu0.commit.loads                      2639269                       # Number of loads committed
system.cpu0.commit.membars                        192                       # Number of memory barriers committed
system.cpu0.commit.branches                   1361626                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                   3727756                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 18424289                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              171764                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass       193119      0.91%      0.91% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        13914516     65.74%     66.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         130180      0.62%     67.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1344252      6.35%     73.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1720585      8.13%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1796845      8.49%     90.24% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        886603      4.19%     94.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead       842424      3.98%     98.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       336990      1.59%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         21165514                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              1266760                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    44819211                       # The number of ROB reads
system.cpu0.rob.rob_writes                   42775485                       # The number of ROB writes
system.cpu0.timesIdled                            815                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         128903                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   10000002                       # Number of Instructions Simulated
system.cpu0.committedOps                     21165514                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.487600                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.487600                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.401994                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.401994                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                35576067                       # number of integer regfile reads
system.cpu0.int_regfile_writes               18100354                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                  7000718                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 3392203                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 13874160                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 5806431                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                6571080                       # number of misc regfile reads
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements           138668                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          509.869298                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2706522                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           139180                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.446199                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   509.869298                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.995838                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995838                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          181                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          325                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25595028                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25595028                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data      1523059                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1523059                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1183439                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1183439                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data      2706498                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2706498                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      2706498                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2706498                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       435322                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       435322                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        40161                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        40161                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data       475483                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        475483                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       475483                       # number of overall misses
system.cpu0.dcache.overall_misses::total       475483                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  23401116459                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23401116459                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   2784122915                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2784122915                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  26185239374                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  26185239374                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  26185239374                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  26185239374                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      1958381                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1958381                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1223600                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1223600                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      3181981                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3181981                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      3181981                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3181981                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.222287                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.222287                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.032822                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032822                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.149430                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.149430                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.149430                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.149430                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 53755.878313                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 53755.878313                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 69324.043600                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69324.043600                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 55070.821405                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 55070.821405                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 55070.821405                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 55070.821405                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1081289                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            12086                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    89.466242                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        42665                       # number of writebacks
system.cpu0.dcache.writebacks::total            42665                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       336277                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       336277                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       336282                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       336282                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       336282                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       336282                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        99045                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        99045                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        40156                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        40156                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       139201                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       139201                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       139201                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       139201                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   6359679954                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6359679954                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   2757112287                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2757112287                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   9116792241                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9116792241                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   9116792241                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9116792241                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.050575                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050575                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.032818                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.032818                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.043747                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.043747                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.043747                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.043747                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 64210.005089                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 64210.005089                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 68660.033046                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68660.033046                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 65493.726633                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 65493.726633                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 65493.726633                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 65493.726633                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements             1784                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.008302                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1336627                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2296                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           582.154617                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.008302                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998063                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998063                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10717368                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10717368                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst      1336627                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1336627                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1336627                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1336627                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1336627                       # number of overall hits
system.cpu0.icache.overall_hits::total        1336627                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         2757                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2757                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         2757                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2757                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         2757                       # number of overall misses
system.cpu0.icache.overall_misses::total         2757                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    130322211                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    130322211                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    130322211                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    130322211                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    130322211                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    130322211                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1339384                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1339384                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1339384                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1339384                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1339384                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1339384                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.002058                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002058                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.002058                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002058                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.002058                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002058                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 47269.572361                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47269.572361                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 47269.572361                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47269.572361                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 47269.572361                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47269.572361                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2311                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               27                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    85.592593                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks         1784                       # number of writebacks
system.cpu0.icache.writebacks::total             1784                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          461                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          461                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          461                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          461                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          461                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          461                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         2296                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2296                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         2296                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2296                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         2296                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2296                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    104380513                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    104380513                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    104380513                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    104380513                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    104380513                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    104380513                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.001714                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001714                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.001714                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001714                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.001714                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001714                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 45461.895906                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45461.895906                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 45461.895906                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45461.895906                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 45461.895906                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45461.895906                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements          133700                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        4033.117124                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            144123                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          137796                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.045916                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks   137.196054                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst   204.056558                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  3691.864512                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.033495                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.049818                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.901334                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.984648                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          284                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1103                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2565                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          144                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses         1265544                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses        1265544                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks        42665                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total        42665                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks         1780                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total         1780                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::cpu0.data           19                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           19                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data          494                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total          494                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst          889                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total          889                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data         2834                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total         2834                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst          889                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data         3328                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total           4217                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst          889                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data         3328                       # number of overall hits
system.cpu0.l2cache.overall_hits::total          4217                       # number of overall hits
system.cpu0.l2cache.ReadExReq_misses::cpu0.data        39643                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        39643                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst         1407                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total         1407                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data        96211                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        96211                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst         1407                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data       135854                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       137261                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst         1407                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data       135854                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       137261                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data   2715270678                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   2715270678                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst     99364869                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     99364869                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data   6250977765                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   6250977765                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst     99364869                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data   8966248443                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   9065613312                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst     99364869                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data   8966248443                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   9065613312                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks        42665                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total        42665                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks         1780                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total         1780                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data           19                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           19                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data        40137                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        40137                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst         2296                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total         2296                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data        99045                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total        99045                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst         2296                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data       139182                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       141478                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst         2296                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data       139182                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       141478                       # number of overall (read+write) accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.987692                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.987692                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.612805                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.612805                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.971387                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.971387                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.612805                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.976089                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.970193                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.612805                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.976089                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.970193                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 68493.067578                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 68493.067578                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 70621.797441                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 70621.797441                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 64971.549667                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 64971.549667                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 70621.797441                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 65999.149403                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 66046.534063                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 70621.797441                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 65999.149403                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 66046.534063                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks        40988                       # number of writebacks
system.cpu0.l2cache.writebacks::total           40988                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::writebacks           16                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total           16                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data        39643                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        39643                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst         1407                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total         1407                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data        96211                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        96211                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst         1407                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data       135854                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       137261                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst         1407                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data       135854                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       137261                       # number of overall MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data   2603074764                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   2603074764                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst     95380393                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     95380393                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data   5978732955                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   5978732955                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst     95380393                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data   8581807719                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   8677188112                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst     95380393                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data   8581807719                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   8677188112                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.987692                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.987692                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.612805                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.612805                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.971387                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.971387                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.612805                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.976089                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.970193                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.612805                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.976089                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.970193                       # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 65662.910577                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 65662.910577                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 67789.902630                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 67789.902630                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 62141.885595                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62141.885595                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 67789.902630                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 63169.341492                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 63216.704760                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 67789.902630                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 63169.341492                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 63216.704760                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests       281949                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests       140471                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops         1298                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops         1298                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp       101339                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty        83653                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean         1784                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict       188940                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq           19                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp           19                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq        40137                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp        40137                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq         2296                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq        99045                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         6376                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       417068                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total           423444                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side       261120                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     11638080                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total          11899200                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                     133925                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic              2623232                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples       275422                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.004756                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.068802                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0            274112     99.52%     99.52% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1              1310      0.48%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total        275422                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy     123492051                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy      2293704                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy    139047811                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          1.7                       # Layer utilization (%)
system.cpu1.branchPred.lookups                1397557                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          1397557                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             8184                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             1108210                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 173838                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               987                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups        1108210                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            615576                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses          492634                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         6154                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                    2733999                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                    1227815                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                        29433                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                         2785                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                    1332194                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                          272                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   50                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON     8283709998                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        24876007                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           1381937                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      10107259                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    1397557                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            789414                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     23361069                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  17002                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 157                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          967                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          158                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  1332010                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 3088                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          24752795                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.865581                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.315076                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                21232439     85.78%     85.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  210185      0.85%     86.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  234221      0.95%     87.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  298719      1.21%     88.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  303841      1.23%     90.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  178251      0.72%     90.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  211274      0.85%     91.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  194427      0.79%     92.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1889438      7.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            24752795                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.056181                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.406306                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  921967                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             20976303                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  1430198                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1415826                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  8501                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts              21358701                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                  8501                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 1438647                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles               11319421                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          6848                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  2309678                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              9669700                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              21323066                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                 2069                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents               2567014                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                699622                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents               6207874                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           27344240                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             62873529                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        35540877                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups          6869906                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             27039404                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  304729                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts               132                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           131                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  6972047                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             2644496                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1238073                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           254054                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          107423                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  21257810                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               1590                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 21287925                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             2650                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         210145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       301522                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved          1252                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     24752795                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.860021                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.713438                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           17882983     72.25%     72.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            1577878      6.37%     78.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            1589208      6.42%     85.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1412483      5.71%     90.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             857007      3.46%     94.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             514581      2.08%     96.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             400668      1.62%     97.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             254655      1.03%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             263332      1.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       24752795                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  91467     46.76%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     46.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                26796     13.70%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     60.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 30957     15.83%     76.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                24199     12.37%     88.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead            21794     11.14%     99.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             397      0.20%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass           195899      0.92%      0.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13963582     65.59%     66.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              130357      0.61%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1344297      6.31%     73.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1686567      7.92%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.36% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1814671      8.52%     89.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             894415      4.20%     94.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead         922548      4.33%     98.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        335589      1.58%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21287925                       # Type of FU issued
system.cpu1.iq.rate                          0.855761                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     195610                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.009189                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          59958455                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         17805167                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     17502320                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads            7568450                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes           3664612                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses      3658302                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              17478996                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                3808640                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          696244                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        27510                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          247                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        17563                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked       106273                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  8501                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                9951268                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               687672                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           21259400                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts              315                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              2644496                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             1238073                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               619                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                 60740                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               573540                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           247                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          1845                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         9012                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts               10857                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             21269530                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              2733858                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            18395                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                     3961649                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 1366230                       # Number of branches executed
system.cpu1.iew.exec_stores                   1227791                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.855022                       # Inst execution rate
system.cpu1.iew.wb_sent                      21164152                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     21160622                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 16353211                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 37727393                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      0.850644                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.433457                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts         210382                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls            338                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             8315                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     24719763                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.851511                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.042863                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     18598323     75.24%     75.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      2752001     11.13%     86.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       579384      2.34%     88.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       433849      1.76%     90.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       342048      1.38%     91.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       314060      1.27%     93.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       259088      1.05%     94.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       184261      0.75%     94.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1256749      5.08%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     24719763                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             9914138                       # Number of instructions committed
system.cpu1.commit.committedOps              21049155                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       3837472                       # Number of memory references committed
system.cpu1.commit.loads                      2616964                       # Number of loads committed
system.cpu1.commit.membars                        192                       # Number of memory barriers committed
system.cpu1.commit.branches                   1357231                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                   3655651                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 18355963                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              171471                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass       193119      0.92%      0.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        13858350     65.84%     66.76% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         130180      0.62%     67.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1344252      6.39%     73.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       1685782      8.01%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.77% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1795820      8.53%     90.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        886310      4.21%     94.51% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead       821144      3.90%     98.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       334198      1.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         21049155                       # Class of committed instruction
system.cpu1.commit.bw_lim_events              1256749                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    44722551                       # The number of ROB reads
system.cpu1.rob.rob_writes                   42552856                       # The number of ROB writes
system.cpu1.timesIdled                            818                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         123212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                    9914138                       # Number of Instructions Simulated
system.cpu1.committedOps                     21049155                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.509145                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.509145                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.398542                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.398542                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                35473028                       # number of integer regfile reads
system.cpu1.int_regfile_writes               18062211                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                  6866846                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 3322655                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 13853805                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 5776440                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                6534821                       # number of misc regfile reads
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements           137439                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          509.886992                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2688107                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           137951                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            19.485955                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           155178                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   509.886992                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.995873                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995873                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          345                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25391471                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25391471                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      1507734                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1507734                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1180351                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1180351                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data      2688085                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2688085                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      2688085                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2688085                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       428441                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       428441                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        40164                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        40164                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data       468605                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        468605                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       468605                       # number of overall misses
system.cpu1.dcache.overall_misses::total       468605                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  23445743454                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  23445743454                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   2782430273                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2782430273                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  26228173727                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  26228173727                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  26228173727                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  26228173727                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      1936175                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1936175                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1220515                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1220515                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      3156690                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3156690                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      3156690                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3156690                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.221282                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.221282                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.032907                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032907                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.148448                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.148448                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.148448                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.148448                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 54723.388877                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 54723.388877                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 69276.722264                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69276.722264                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 55970.750903                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 55970.750903                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 55970.750903                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 55970.750903                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1096721                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            11850                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    92.550295                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks        42713                       # number of writebacks
system.cpu1.dcache.writebacks::total            42713                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       330629                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       330629                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data            4                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       330633                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       330633                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       330633                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       330633                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        97812                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        97812                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        40160                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        40160                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       137972                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       137972                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       137972                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       137972                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   6401160099                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6401160099                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   2755457940                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2755457940                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   9156618039                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9156618039                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   9156618039                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9156618039                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.050518                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050518                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.032904                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.032904                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.043708                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043708                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.043708                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043708                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 65443.504877                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65443.504877                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 68612.000498                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 68612.000498                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 66365.770149                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 66365.770149                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 66365.770149                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 66365.770149                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements             1775                       # number of replacements
system.cpu1.icache.tags.tagsinuse          510.994835                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1329264                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2287                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           581.226060                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   510.994835                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.998037                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998037                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10658367                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10658367                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst      1329264                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1329264                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      1329264                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1329264                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      1329264                       # number of overall hits
system.cpu1.icache.overall_hits::total        1329264                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         2746                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2746                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         2746                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2746                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         2746                       # number of overall misses
system.cpu1.icache.overall_misses::total         2746                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    119525019                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    119525019                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    119525019                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    119525019                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    119525019                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    119525019                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1332010                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1332010                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1332010                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1332010                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1332010                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1332010                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.002062                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002062                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.002062                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002062                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.002062                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002062                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 43526.955208                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 43526.955208                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 43526.955208                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 43526.955208                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 43526.955208                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 43526.955208                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1385                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    60.217391                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks         1775                       # number of writebacks
system.cpu1.icache.writebacks::total             1775                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          459                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          459                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          459                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          459                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          459                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          459                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         2287                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2287                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         2287                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2287                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         2287                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2287                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     97699201                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     97699201                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     97699201                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     97699201                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     97699201                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     97699201                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.001717                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001717                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.001717                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001717                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.001717                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001717                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 42719.370791                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 42719.370791                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 42719.370791                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 42719.370791                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 42719.370791                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 42719.370791                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements          131856                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        4035.634969                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            143497                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          135952                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            1.055498                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks   134.713313                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst   195.050219                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  3705.871437                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.032889                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.047620                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.904754                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.985262                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          212                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1073                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1985                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          826                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         1253796                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        1253796                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks        42713                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total        42713                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks         1771                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total         1771                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::cpu1.data           19                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total           19                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data         1136                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         1136                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst          880                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total          880                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data         2821                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total         2821                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst          880                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data         3957                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total           4837                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst          880                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data         3957                       # number of overall hits
system.cpu1.l2cache.overall_hits::total          4837                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::cpu1.data        39005                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        39005                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst         1407                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total         1407                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data        94991                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        94991                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst         1407                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data       133996                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       135403                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst         1407                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data       133996                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       135403                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data   2711687931                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   2711687931                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst     92718522                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     92718522                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data   6293850849                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   6293850849                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst     92718522                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data   9005538780                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   9098257302                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst     92718522                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data   9005538780                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   9098257302                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks        42713                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total        42713                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks         1771                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total         1771                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data           19                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total           19                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data        40141                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        40141                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst         2287                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total         2287                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data        97812                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        97812                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst         2287                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data       137953                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       140240                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst         2287                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data       137953                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       140240                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.971700                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.971700                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.615216                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.615216                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.971159                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.971159                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.615216                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.971316                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.965509                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.615216                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.971316                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.965509                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 69521.546750                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 69521.546750                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 65898.025586                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 65898.025586                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 66257.338579                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 66257.338579                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 65898.025586                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 67207.519478                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 67193.912262                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 65898.025586                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 67207.519478                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 67193.912262                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks        40093                       # number of writebacks
system.cpu1.l2cache.writebacks::total           40093                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::writebacks           10                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total           10                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data        39005                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        39005                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst         1407                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total         1407                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data        94991                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        94991                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst         1407                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data       133996                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       135403                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst         1407                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data       133996                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       135403                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data   2601320405                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   2601320405                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst     88736353                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     88736353                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data   6025010148                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   6025010148                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst     88736353                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data   8626330553                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   8715066906                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst     88736353                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data   8626330553                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   8715066906                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.971700                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.971700                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.615216                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.615216                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.971159                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.971159                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.615216                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.971316                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.965509                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.615216                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.971316                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.965509                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 66691.972952                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 66691.972952                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 63067.770434                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 63067.770434                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 63427.168342                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63427.168342                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 63067.770434                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 64377.522859                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 64363.912956                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 63067.770434                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 64377.522859                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 64363.912956                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests       279473                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests       139233                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops         1306                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops         1306                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp       100097                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty        82806                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean         1775                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict       186717                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeReq           19                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeResp           19                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq        40141                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp        40141                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq         2287                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq        97812                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side         6349                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       413381                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total           419730                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side       259968                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     11562496                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total          11822464                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                     132084                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic              2565952                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples       272343                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.004839                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.069398                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0            271025     99.52%     99.52% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1              1318      0.48%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total        272343                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy     122693517                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy      2284713                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy    137820372                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          1.7                       # Layer utilization (%)
system.cpu2.branchPred.lookups                1398517                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          1398517                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             8223                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             1104708                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 174009                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               976                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups        1104708                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            616155                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses          488553                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         6138                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                    2734250                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                    1228340                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                        29399                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                         2792                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                    1333394                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                          277                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   50                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON     8283709998                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        24876007                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           1380918                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      10119816                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    1398517                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            790164                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     23359112                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                  17092                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                 312                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles         1010                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          164                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  1333201                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                 3048                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          24750068                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.866466                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.317032                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                21225874     85.76%     85.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  216595      0.88%     86.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  232421      0.94%     87.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  297352      1.20%     88.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  306164      1.24%     90.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  171240      0.69%     90.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  207957      0.84%     91.55% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  196712      0.79%     92.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 1895753      7.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            24750068                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.056220                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.406810                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  919133                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             20972532                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  1446596                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              1403261                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  8546                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts              21374486                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                  8546                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 1438452                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles               11306812                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          5725                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  2310455                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              9680078                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              21338186                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                 1513                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents               2547063                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                691989                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents               6227547                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           27362702                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             62910276                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        35554966                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups          6885303                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps             27054974                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                  307594                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts               139                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts           135                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  6968115                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             2647342                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1238520                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           253938                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          103879                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  21273634                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded               1490                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 21300816                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             2633                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined         212776                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       301459                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved          1152                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     24750068                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.860637                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.714899                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           17882586     72.25%     72.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            1574979      6.36%     78.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            1583188      6.40%     85.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1416509      5.72%     90.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             863743      3.49%     94.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             508597      2.05%     96.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             397258      1.61%     97.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             257235      1.04%     98.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             265973      1.07%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       24750068                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  90888     46.72%     46.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     46.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     46.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                26702     13.72%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     60.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 31233     16.05%     76.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                24190     12.43%     88.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead            21162     10.88%     99.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             377      0.19%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass           195909      0.92%      0.92% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             13971711     65.59%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              130409      0.61%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv              1344297      6.31%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            1690563      7.94%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1815115      8.52%     89.89% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             894503      4.20%     94.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead         922328      4.33%     98.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        335981      1.58%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              21300816                       # Type of FU issued
system.cpu2.iq.rate                          0.856280                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                     194552                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.009134                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          59969765                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         17814944                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     17509662                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads            7579120                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes           3673198                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses      3666745                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              17485839                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                3813620                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          696288                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        27844                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          254                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores        17660                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           72                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked       103461                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  8546                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                9934179                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               711728                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           21275124                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts              449                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              2647342                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             1238520                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               584                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                 60969                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents               598548                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           254                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          1876                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect         8978                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts               10854                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             21282636                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              2734095                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            18180                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                     3962409                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 1366951                       # Number of branches executed
system.cpu2.iew.exec_stores                   1228314                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.855549                       # Inst execution rate
system.cpu2.iew.wb_sent                      21179893                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     21176407                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 16369122                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 37753416                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      0.851278                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.433580                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts         213193                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls            338                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             8347                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     24716584                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.852150                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.043779                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     18593019     75.22%     75.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      2752870     11.14%     86.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       579570      2.34%     88.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       433469      1.75%     90.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       341324      1.38%     91.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       313849      1.27%     93.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       260208      1.05%     94.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       184181      0.75%     94.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1258094      5.09%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     24716584                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             9923802                       # Number of instructions committed
system.cpu2.commit.committedOps              21062225                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       3840326                       # Number of memory references committed
system.cpu2.commit.loads                      2619470                       # Number of loads committed
system.cpu2.commit.membars                        192                       # Number of memory barriers committed
system.cpu2.commit.branches                   1357719                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                   3663793                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 18363601                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              171503                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass       193119      0.92%      0.92% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        13864638     65.83%     66.74% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         130180      0.62%     67.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv         1344252      6.38%     73.74% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       1689710      8.02%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1795932      8.53%     90.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        886342      4.21%     94.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead       823538      3.91%     98.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       334514      1.59%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         21062225                       # Class of committed instruction
system.cpu2.commit.bw_lim_events              1258094                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    44733908                       # The number of ROB reads
system.cpu2.rob.rob_writes                   42585116                       # The number of ROB writes
system.cpu2.timesIdled                            814                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                         125939                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                    9923802                       # Number of Instructions Simulated
system.cpu2.committedOps                     21062225                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.506701                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.506701                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.398931                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.398931                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                35482371                       # number of integer regfile reads
system.cpu2.int_regfile_writes               18068760                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                  6882322                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 3330669                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 13857510                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 5780587                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                6537145                       # number of misc regfile reads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements           137564                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          509.868194                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            2693003                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           138076                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            19.503773                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           145188                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   509.868194                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.995836                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.995836                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          181                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          325                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         25418212                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        25418212                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      1512273                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1512273                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1180705                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1180705                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data      2692978                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2692978                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      2692978                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2692978                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       426881                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       426881                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        40158                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        40158                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data       467039                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        467039                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       467039                       # number of overall misses
system.cpu2.dcache.overall_misses::total       467039                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  23232195549                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  23232195549                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   2787487575                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2787487575                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  26019683124                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  26019683124                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  26019683124                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  26019683124                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      1939154                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1939154                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1220863                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1220863                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      3160017                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3160017                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      3160017                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3160017                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.220138                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.220138                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.032893                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.032893                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.147796                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.147796                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.147796                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.147796                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 54423.119204                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 54423.119204                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 69413.007993                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 69413.007993                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 55712.013609                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 55712.013609                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 55712.013609                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 55712.013609                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1050862                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            11646                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    90.233728                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks        43294                       # number of writebacks
system.cpu2.dcache.writebacks::total            43294                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       328940                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       328940                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       328943                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       328943                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       328943                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       328943                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        97941                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        97941                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        40155                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        40155                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       138096                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       138096                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       138096                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       138096                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   6333208119                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6333208119                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   2760597825                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2760597825                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   9093805944                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9093805944                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   9093805944                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9093805944                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.050507                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.050507                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.032891                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.032891                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.043701                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043701                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.043701                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043701                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 64663.502711                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 64663.502711                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 68748.545013                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 68748.545013                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 65851.334897                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 65851.334897                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 65851.334897                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 65851.334897                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements             1727                       # number of replacements
system.cpu2.icache.tags.tagsinuse          510.994616                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1330500                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2239                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           594.238499                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   510.994616                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.998036                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.998036                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10667839                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10667839                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst      1330500                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1330500                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      1330500                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1330500                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      1330500                       # number of overall hits
system.cpu2.icache.overall_hits::total        1330500                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         2700                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2700                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         2700                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2700                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         2700                       # number of overall misses
system.cpu2.icache.overall_misses::total         2700                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    123426114                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    123426114                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    123426114                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    123426114                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    123426114                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    123426114                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      1333200                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1333200                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      1333200                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1333200                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      1333200                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1333200                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.002025                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002025                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.002025                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002025                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.002025                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002025                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 45713.375556                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 45713.375556                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 45713.375556                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 45713.375556                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 45713.375556                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 45713.375556                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1346                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    56.083333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks         1727                       # number of writebacks
system.cpu2.icache.writebacks::total             1727                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          461                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          461                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          461                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          461                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          461                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          461                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         2239                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2239                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         2239                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2239                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         2239                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2239                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     99431134                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     99431134                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     99431134                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     99431134                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     99431134                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     99431134                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.001679                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001679                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.001679                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001679                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.001679                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001679                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 44408.724431                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 44408.724431                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 44408.724431                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 44408.724431                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 44408.724431                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 44408.724431                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements          130812                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        4033.106502                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs            144695                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          134908                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            1.072546                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks   135.843110                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst   183.773645                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  3713.489747                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.033165                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.044867                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.906614                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.984645                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          264                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          942                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1494                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         1396                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses         1253380                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses        1253380                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks        43294                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total        43294                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks         1723                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total         1723                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::cpu2.data           19                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total           19                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::cpu2.data         1675                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         1675                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst          844                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total          844                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data         3436                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total         3436                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst          844                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data         5111                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total           5955                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst          844                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data         5111                       # number of overall hits
system.cpu2.l2cache.overall_hits::total          5955                       # number of overall hits
system.cpu2.l2cache.ReadExReq_misses::cpu2.data        38461                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        38461                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst         1395                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total         1395                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data        94505                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        94505                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst         1395                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data       132966                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       134361                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst         1395                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data       132966                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       134361                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data   2715233049                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   2715233049                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst     94612293                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     94612293                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data   6223974795                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   6223974795                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst     94612293                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data   8939207844                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   9033820137                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst     94612293                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data   8939207844                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   9033820137                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks        43294                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total        43294                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks         1723                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total         1723                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::cpu2.data           19                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total           19                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data        40136                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        40136                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst         2239                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total         2239                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data        97941                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total        97941                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst         2239                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data       138077                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       140316                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst         2239                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data       138077                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       140316                       # number of overall (read+write) accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data     0.958267                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.958267                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.623046                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.623046                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.964918                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.964918                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.623046                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.962984                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.957560                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.623046                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.962984                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.957560                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 70597.047633                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 70597.047633                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 67822.432258                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 67822.432258                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 65858.682556                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 65858.682556                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 67822.432258                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 67229.275484                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 67235.433921                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 67822.432258                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 67229.275484                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 67235.433921                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks        39002                       # number of writebacks
system.cpu2.l2cache.writebacks::total           39002                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks           14                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total           14                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data        38461                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        38461                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst         1395                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total         1395                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data        94505                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        94505                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst         1395                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data       132966                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       134361                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst         1395                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data       132966                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       134361                       # number of overall MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data   2606372995                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   2606372995                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst     90666480                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     90666480                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data   5956533919                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   5956533919                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst     90666480                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data   8562906914                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   8653573394                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst     90666480                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data   8562906914                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   8653573394                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data     0.958267                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.958267                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.623046                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.623046                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.964918                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.964918                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.623046                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.962984                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.957560                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.623046                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.962984                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.957560                       # mshr miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 67766.646603                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 67766.646603                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 64993.892473                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 64993.892473                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 63028.770107                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63028.770107                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 64993.892473                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 64399.221711                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 64405.395866                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 64993.892473                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 64399.221711                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 64405.395866                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests       279626                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests       139310                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops         1305                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops         1305                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp       100179                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty        82296                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean         1727                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict       186307                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeReq           19                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeResp           19                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq        40136                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp        40136                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq         2239                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq        97941                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side         6205                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side       413755                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total           419960                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side       253824                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side     11607680                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total          11861504                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                     131039                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic              2496128                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples       271374                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.004838                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.069390                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0            270061     99.52%     99.52% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1              1313      0.48%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total        271374                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy     123099444                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy      2236761                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy    137944583                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          1.7                       # Layer utilization (%)
system.cpu3.branchPred.lookups                1395733                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          1395733                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             8032                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             1097675                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 173628                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect               918                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups        1097675                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            614775                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses          482900                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         6141                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                    2731302                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                    1227127                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                        29240                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                         2900                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                    1330205                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                          228                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   50                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON     8283709998                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                        24876007                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           1380254                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      10084571                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    1395733                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches            788403                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     23361012                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                  16628                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                 270                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          718                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles          156                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  1330068                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                 3058                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          24750730                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.864262                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.314719                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                21234844     85.79%     85.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  217367      0.88%     86.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  233032      0.94%     87.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  296650      1.20%     88.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  303223      1.23%     90.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  169374      0.68%     90.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  207335      0.84%     91.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  197279      0.80%     92.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 1891626      7.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            24750730                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.056108                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.405393                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  919876                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             20982012                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  1425613                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles              1414915                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  8314                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts              21326372                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                  8314                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 1437475                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles               11392365                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          5765                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  2302328                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              9604483                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              21291810                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                 1848                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents               2560301                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                682080                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents               6155766                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.FullRegisterEvents               1                       # Number of times there has been no free registers
system.cpu3.rename.RenamedOperands           27308323                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             62796658                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        35513538                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups          6836876                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps             27005050                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                  303059                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts               135                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts           135                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  6979256                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             2638547                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1237313                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           251949                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          113287                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  21228407                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded               1518                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 21262090                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             2534                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined         209381                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       297370                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved          1180                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     24750730                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.859049                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.712884                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           17888333     72.27%     72.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1573327      6.36%     78.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1591950      6.43%     85.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1412460      5.71%     90.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             862196      3.48%     94.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             502678      2.03%     96.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             398087      1.61%     97.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             256805      1.04%     98.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             264894      1.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       24750730                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  89900     46.02%     46.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     46.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     46.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                26659     13.65%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     59.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 32005     16.38%     76.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                24219     12.40%     88.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead            22183     11.36%     99.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             370      0.19%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass           195905      0.92%      0.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             13949801     65.61%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              130431      0.61%     67.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv              1344295      6.32%     73.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            1677942      7.89%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.36% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1814336      8.53%     89.89% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             894350      4.21%     94.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead         920124      4.33%     98.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        334906      1.58%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              21262090                       # Type of FU issued
system.cpu3.iq.rate                          0.854723                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                     195336                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.009187                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          59934055                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         17792721                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     17491895                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads            7538725                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes           3646826                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses      3640620                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              17467621                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                3793900                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads          696260                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads        27066                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          251                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores        17563                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           71                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked       109057                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  8314                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles               10025313                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               714936                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           21229925                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts              500                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              2638547                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             1237313                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts               593                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                 61116                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents               601100                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           251                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          1742                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect         8859                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts               10601                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             21243893                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              2731146                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            18197                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                     3958246                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 1365076                       # Number of branches executed
system.cpu3.iew.exec_stores                   1227100                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.853991                       # Inst execution rate
system.cpu3.iew.wb_sent                      21135840                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     21132515                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 16335310                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 37698194                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      0.849514                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.433318                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts         209633                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls            338                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             8118                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     24718033                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.850407                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.041413                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     18602548     75.26%     75.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      2750260     11.13%     86.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       578365      2.34%     88.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       433721      1.75%     90.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       342223      1.38%     91.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       314287      1.27%     93.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       258833      1.05%     94.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       183458      0.74%     94.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1254338      5.07%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     24718033                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             9892943                       # Number of instructions committed
system.cpu3.commit.committedOps              21020388                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       3831199                       # Number of memory references committed
system.cpu3.commit.loads                      2611449                       # Number of loads committed
system.cpu3.commit.membars                        192                       # Number of memory barriers committed
system.cpu3.commit.branches                   1356136                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                   3637898                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 18339005                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              171398                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass       193119      0.92%      0.92% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        13844425     65.86%     66.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         130180      0.62%     67.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv         1344252      6.39%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       1677213      7.98%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.77% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        1795564      8.54%     90.32% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        886237      4.22%     94.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead       815885      3.88%     98.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       333513      1.59%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         21020388                       # Class of committed instruction
system.cpu3.commit.bw_lim_events              1254338                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    44693716                       # The number of ROB reads
system.cpu3.rob.rob_writes                   42493575                       # The number of ROB writes
system.cpu3.timesIdled                            831                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                         125277                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                    9892943                       # Number of Instructions Simulated
system.cpu3.committedOps                     21020388                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.514520                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.514520                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.397690                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.397690                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                35455069                       # number of integer regfile reads
system.cpu3.int_regfile_writes               18052845                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                  6834054                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 3305615                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 13848506                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 5769081                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                6529154                       # number of misc regfile reads
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements           137122                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          509.839665                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            2681917                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           137634                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            19.485861                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           140193                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   509.839665                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.995781                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.995781                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          353                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         25341466                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        25341466                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      1502302                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1502302                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1179598                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1179598                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data      2681900                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2681900                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      2681900                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2681900                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       428420                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       428420                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        40159                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        40159                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data       468579                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        468579                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       468579                       # number of overall misses
system.cpu3.dcache.overall_misses::total       468579                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data  23345453511                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  23345453511                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   2778890832                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2778890832                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  26124344343                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  26124344343                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  26124344343                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  26124344343                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      1930722                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1930722                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1219757                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1219757                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      3150479                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      3150479                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      3150479                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      3150479                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.221896                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.221896                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.032924                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.032924                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.148733                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.148733                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.148733                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.148733                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 54491.978691                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 54491.978691                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 69197.211883                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 69197.211883                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 55752.273028                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 55752.273028                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 55752.273028                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 55752.273028                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1059944                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            12123                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    87.432484                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks        42351                       # number of writebacks
system.cpu3.dcache.writebacks::total            42351                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data       330925                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       330925                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data            3                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       330928                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       330928                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       330928                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       330928                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        97495                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        97495                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        40156                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        40156                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       137651                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       137651                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       137651                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       137651                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   6349428882                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6349428882                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   2751943474                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2751943474                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   9101372356                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9101372356                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   9101372356                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9101372356                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.050497                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.050497                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.032921                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.032921                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.043692                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.043692                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.043692                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.043692                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 65125.687287                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 65125.687287                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 68531.314723                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 68531.314723                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 66119.188063                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 66119.188063                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 66119.188063                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 66119.188063                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements             1830                       # number of replacements
system.cpu3.icache.tags.tagsinuse          510.974573                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1327260                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2342                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           566.720751                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   510.974573                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.997997                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.997997                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          500                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         10642862                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        10642862                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst      1327260                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1327260                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      1327260                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1327260                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      1327260                       # number of overall hits
system.cpu3.icache.overall_hits::total        1327260                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         2805                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2805                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         2805                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2805                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         2805                       # number of overall misses
system.cpu3.icache.overall_misses::total         2805                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    122971235                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    122971235                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    122971235                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    122971235                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    122971235                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    122971235                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      1330065                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1330065                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      1330065                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1330065                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      1330065                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1330065                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.002109                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002109                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.002109                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002109                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.002109                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002109                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 43840.012478                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 43840.012478                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 43840.012478                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 43840.012478                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 43840.012478                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 43840.012478                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1860                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    48.947368                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks         1830                       # number of writebacks
system.cpu3.icache.writebacks::total             1830                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          463                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          463                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          463                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          463                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          463                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          463                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         2342                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2342                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         2342                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2342                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         2342                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2342                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     99402161                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     99402161                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     99402161                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     99402161                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     99402161                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     99402161                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.001761                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001761                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.001761                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001761                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.001761                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001761                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 42443.279675                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 42443.279675                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 42443.279675                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 42443.279675                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 42443.279675                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 42443.279675                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements          132160                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        4028.284983                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            142666                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          136256                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            1.047044                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks   134.424030                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst   189.450831                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  3704.410122                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.032818                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.046253                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.904397                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.983468                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          235                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1224                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         2109                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          528                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         1251996                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        1251996                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks        42351                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        42351                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks         1826                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total         1826                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::cpu3.data           14                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total           14                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::cpu3.data          894                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total          894                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst          942                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total          942                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data         2415                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total         2415                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst          942                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data         3309                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total           4251                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst          942                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data         3309                       # number of overall hits
system.cpu3.l2cache.overall_hits::total          4251                       # number of overall hits
system.cpu3.l2cache.ReadExReq_misses::cpu3.data        39248                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        39248                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst         1400                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total         1400                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data        95080                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        95080                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst         1400                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data       134328                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       135728                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst         1400                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data       134328                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       135728                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data   2708916705                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   2708916705                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst     94178394                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total     94178394                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data   6243630786                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   6243630786                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst     94178394                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data   8952547491                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   9046725885                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst     94178394                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data   8952547491                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   9046725885                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks        42351                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        42351                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks         1826                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total         1826                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::cpu3.data           14                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total           14                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data        40142                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        40142                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst         2342                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total         2342                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data        97495                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total        97495                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst         2342                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data       137637                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       139979                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst         2342                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data       137637                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       139979                       # number of overall (read+write) accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data     0.977729                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.977729                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.597780                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.597780                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.975229                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.975229                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.597780                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.975958                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.969631                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.597780                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.975958                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.969631                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 69020.503083                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 69020.503083                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 67270.281429                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 67270.281429                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 65667.130690                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 65667.130690                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 67270.281429                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 66646.920158                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 66653.349972                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 67270.281429                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 66646.920158                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 66653.349972                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks        40668                       # number of writebacks
system.cpu3.l2cache.writebacks::total           40668                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::writebacks           10                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total           10                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data        39248                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        39248                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst         1400                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total         1400                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data        95080                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        95080                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst         1400                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data       134328                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       135728                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst         1400                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data       134328                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       135728                       # number of overall MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data   2597854684                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   2597854684                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst     90216398                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total     90216398                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data   5974643029                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   5974643029                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst     90216398                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data   8572497713                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   8662714111                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst     90216398                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data   8572497713                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   8662714111                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data     0.977729                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.977729                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.597780                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.597780                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.975229                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.975229                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.597780                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.975958                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.969631                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.597780                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.975958                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.969631                       # mshr miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 66190.753261                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 66190.753261                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 64440.284286                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 64440.284286                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 62838.062989                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62838.062989                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 64440.284286                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 63817.653155                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 63824.075438                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 64440.284286                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 63817.653155                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 63824.075438                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests       278945                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests       138966                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops         1288                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops         1288                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp        99834                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty        83019                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean         1830                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict       186491                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeReq           14                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeResp           14                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq        40142                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp        40142                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq         2342                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq        97495                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side         6514                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side       412421                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total           418935                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side       267008                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side     11519040                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total          11786048                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                     132388                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic              2602752                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples       272381                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.004765                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.068867                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0            271083     99.52%     99.52% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1              1298      0.48%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total        272381                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy     122313231                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy      2339658                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy    137501028                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          1.7                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                    402329                       # number of replacements
system.l3.tags.tagsinuse                 45501.314454                       # Cycle average of tags in use
system.l3.tags.total_refs                      585093                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    481704                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.214632                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        0.029383                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.inst       865.846519                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data     10347.431232                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst       858.687887                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data     10285.733294                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst       855.276365                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data     10592.001216                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst       850.811846                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data     10845.496712                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.inst        0.006606                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.078945                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.006551                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.078474                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.006525                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.080811                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.006491                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.082745                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.347147                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         79375                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          919                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         6713                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        21145                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        50598                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.605583                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  17554632                       # Number of tag accesses
system.l3.tags.data_accesses                 17554632                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       160751                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           160751                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu0.data              3997                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu1.data              3374                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu2.data              2829                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu3.data              3622                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 13822                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.inst            41                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data         12747                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst            49                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data         11773                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.inst            43                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.data         10766                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.inst            47                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data         11759                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             47225                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                   41                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data                16744                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                   49                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data                15147                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.inst                   43                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.data                13595                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.inst                   47                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data                15381                       # number of demand (read+write) hits
system.l3.demand_hits::total                    61047                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                  41                       # number of overall hits
system.l3.overall_hits::cpu0.data               16744                       # number of overall hits
system.l3.overall_hits::cpu1.inst                  49                       # number of overall hits
system.l3.overall_hits::cpu1.data               15147                       # number of overall hits
system.l3.overall_hits::cpu2.inst                  43                       # number of overall hits
system.l3.overall_hits::cpu2.data               13595                       # number of overall hits
system.l3.overall_hits::cpu3.inst                  47                       # number of overall hits
system.l3.overall_hits::cpu3.data               15381                       # number of overall hits
system.l3.overall_hits::total                   61047                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data           35646                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data           35631                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data           35632                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data           35626                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              142535                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst         1366                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data        83464                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst         1358                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data        83218                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst         1352                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data        83739                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst         1353                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data        83321                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          339171                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst               1366                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data             119110                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst               1358                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data             118849                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst               1352                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data             119371                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst               1353                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data             118947                       # number of demand (read+write) misses
system.l3.demand_misses::total                 481706                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst              1366                       # number of overall misses
system.l3.overall_misses::cpu0.data            119110                       # number of overall misses
system.l3.overall_misses::cpu1.inst              1358                       # number of overall misses
system.l3.overall_misses::cpu1.data            118849                       # number of overall misses
system.l3.overall_misses::cpu2.inst              1352                       # number of overall misses
system.l3.overall_misses::cpu2.data            119371                       # number of overall misses
system.l3.overall_misses::cpu3.inst              1353                       # number of overall misses
system.l3.overall_misses::cpu3.data            118947                       # number of overall misses
system.l3.overall_misses::total                481706                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data   2394474886                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data   2401008228                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data   2412626366                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data   2393554670                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    9601664150                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst     88486140                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data   5424253848                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst     81800573                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data   5485447979                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst     83792006                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data   5427137062                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst     83298146                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data   5433946445                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  22108162199                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst     88486140                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data   7818728734                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst     81800573                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data   7886456207                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst     83792006                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data   7839763428                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst     83298146                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data   7827501115                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      31709826349                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst     88486140                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data   7818728734                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst     81800573                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data   7886456207                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst     83792006                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data   7839763428                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst     83298146                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data   7827501115                       # number of overall miss cycles
system.l3.overall_miss_latency::total     31709826349                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       160751                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       160751                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data         39643                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data         39005                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data         38461                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data         39248                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            156357                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst         1407                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data        96211                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst         1407                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data        94991                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst         1395                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data        94505                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst         1400                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data        95080                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        386396                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst             1407                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data           135854                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst             1407                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data           133996                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst             1395                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data           132966                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst             1400                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data           134328                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               542753                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst            1407                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data          135854                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst            1407                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data          133996                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst            1395                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data          132966                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst            1400                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data          134328                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              542753                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data     0.899175                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data     0.913498                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data     0.926445                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data     0.907715                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.911600                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.970860                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.867510                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.965174                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.876062                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst     0.969176                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data     0.886080                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst     0.966429                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.876325                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.877781                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.970860                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.876750                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.965174                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.886959                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst        0.969176                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data        0.897756                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst        0.966429                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.885497                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.887523                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.970860                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.876750                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.965174                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.886959                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst       0.969176                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data       0.897756                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst       0.966429                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.885497                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.887523                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 67173.732985                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 67385.373074                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 67709.541031                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 67185.613597                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 67363.553864                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 64777.554905                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 64989.143199                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 60236.062592                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 65916.604328                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 61976.335799                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 64810.148939                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 61565.518108                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 65217.009457                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 65182.937807                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 64777.554905                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 65642.924473                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 60236.062592                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 66356.942061                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 61976.335799                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 65675.611564                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 61565.518108                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 65806.629129                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 65828.173926                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 64777.554905                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 65642.924473                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 60236.062592                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 66356.942061                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 61976.335799                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 65675.611564                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 61565.518108                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 65806.629129                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 65828.173926                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                99377                       # number of writebacks
system.l3.writebacks::total                     99377                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          255                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           255                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu0.data        35646                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data        35631                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data        35632                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data        35626                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         142535                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst         1366                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data        83464                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst         1358                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data        83218                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst         1352                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data        83739                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst         1353                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data        83321                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       339171                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst          1366                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data        119110                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst          1358                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data        118849                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst          1352                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data        119371                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst          1353                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data        118947                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            481706                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst         1366                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data       119110                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst         1358                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data       118849                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst         1352                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data       119371                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst         1353                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data       118947                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           481706                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data   2151169761                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data   2157783563                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data   2169382942                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data   2150376715                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   8628712981                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst     79159165                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data   4854550939                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst     72530357                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data   4917399198                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst     74560275                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data   4855539102                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst     74063754                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data   4865278181                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  19793080971                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst     79159165                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data   7005720700                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst     72530357                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data   7075182761                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst     74560275                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data   7024922044                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst     74063754                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data   7015654896                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  28421793952                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst     79159165                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data   7005720700                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst     72530357                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data   7075182761                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst     74560275                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data   7024922044                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst     74063754                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data   7015654896                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  28421793952                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu0.data     0.899175                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data     0.913498                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data     0.926445                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data     0.907715                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.911600                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.970860                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.867510                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.965174                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.876062                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst     0.969176                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data     0.886080                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst     0.966429                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.876325                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.877781                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.970860                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.876750                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.965174                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.886959                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst     0.969176                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data     0.897756                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst     0.966429                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.885497                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.887523                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.970860                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.876750                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.965174                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.886959                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst     0.969176                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data     0.897756                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst     0.966429                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.885497                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.887523                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 60348.138950                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 60559.163734                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 60882.996801                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 60359.757340                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 60537.502936                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 57949.608346                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 58163.411039                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 53409.688513                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 59090.571727                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 55148.132396                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 57984.202128                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 54740.394678                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 58391.980185                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 58357.232697                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 57949.608346                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 58817.233650                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 53409.688513                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 59530.856473                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 55148.132396                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 58849.486425                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 54740.394678                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 58981.352165                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 59002.366489                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 57949.608346                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 58817.233650                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 53409.688513                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 59530.856473                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 55148.132396                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 58849.486425                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 54740.394678                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 58981.352165                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 59002.366489                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        883381                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       401677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             339165                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        99377                       # Transaction distribution
system.membus.trans_dist::CleanEvict           302298                       # Transaction distribution
system.membus.trans_dist::ReadExReq            142535                       # Transaction distribution
system.membus.trans_dist::ReadExResp           142535                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        339171                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1365081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1365081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1365081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     37188928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     37188928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                37188928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            481706                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  481706    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              481706                       # Request fanout histogram
system.membus.reqLayer8.occupancy          1458755891                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization              17.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2553204852                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             30.8                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      1067058                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       524313                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            908                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          908                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED   8283709998                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            386389                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       260128                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          666506                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           156357                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          156357                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       386396                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side       407169                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side       401595                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side       398475                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side       402565                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total               1609804                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side     11407872                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side     11231616                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side     11095168                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side     11289152                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total               45023808                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          402329                       # Total snoops (count)
system.tol3bus.snoopTraffic                   6360128                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           945082                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000961                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.030981                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 944174     99.90%     99.90% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    908      0.10%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             945082                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1674036091                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization             20.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         437013233                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             5.3                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy         431022529                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy         427516059                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             5.2                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy         432103251                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             5.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
