strict digraph "compose( ,  )" {
	node [label="\N"];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f06b0e64d10>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f06b0e643d0>",
		fillcolor=turquoise,
		label="23:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"23:IF" -> "23:BL"	[cond="['slowena']",
		label=slowena,
		lineno=23];
	"22:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f06b0e77390>",
		fillcolor=springgreen,
		label="22:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"22:IF" -> "23:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=22];
	"22:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f06b0bd6910>",
		fillcolor=firebrick,
		label="22:NS
q <= 4'b0000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f06b0bd6910>]",
		style=filled,
		typ=NonblockingSubstitution];
	"22:IF" -> "22:NS"	[cond="['reset']",
		label=reset,
		lineno=22];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f06b0ef50d0>",
		fillcolor=turquoise,
		label="21:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:BL" -> "22:IF"	[cond="[]",
		lineno=None];
	"Leaf_21:AL"	[def_var="['q']",
		label="Leaf_21:AL"];
	"21:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f06b0bc3fd0>",
		clk_sens=True,
		fillcolor=gold,
		label="21:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"Leaf_21:AL" -> "21:AL";
	"21:AL" -> "21:BL"	[cond="[]",
		lineno=None];
	"22:NS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"25:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f06b0e72250>",
		fillcolor=firebrick,
		label="25:NS
q <= q + 4'b0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f06b0e72250>]",
		style=filled,
		typ=NonblockingSubstitution];
	"25:NS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"24:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f06b0bcebd0>",
		fillcolor=springgreen,
		label="24:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:IF" -> "25:NS"	[cond="['q']",
		label="!((q == 4'b1001))",
		lineno=24];
	"24:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f06b0bcecd0>",
		fillcolor=firebrick,
		label="24:NS
q <= 4'b0000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f06b0bcecd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"24:IF" -> "24:NS"	[cond="['q']",
		label="(q == 4'b1001)",
		lineno=24];
	"24:NS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"23:BL" -> "24:IF"	[cond="[]",
		lineno=None];
}
