name: I3C1
description: Improved inter-integrated circuit
groupName: I3C
baseAddress: 1073765376
registers:
- name: I3C_CR
  displayName: I3C_CR
  description: I3C message control register
  addressOffset: 0
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DCNT
    description: "count of data to transfer during a read or write message, in bytes\
      \ (whatever I3C is acting as controller/target)\nLinear encoding up to 64 Kbytes\
      \ -1\n..."
    bitOffset: 0
    bitWidth: 16
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no data to transfer
      value: 0
    - name: B_0x1
      description: 1 byte
      value: 1
    - name: B_0x2
      description: 2 bytes
      value: 2
    - name: B_0xFFFF
      description: 64 Kbytes - 1 byte
      value: 65535
  - name: RNW
    description: "read / non-write message (when I3C is acting as controller)\nWhen\
      \ I3C is acting as controller, this field is used if MTYPE[3:0]=0010 (private\
      \ message) or MTYPE[3:0]=0011 (direct message) or MTYPE[3:0]=0100 (legacy I2C\
      \ message), in order to emit the RnW bit on the I3C bus."
    bitOffset: 16
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: write message
      value: 0
    - name: B_0x1
      description: read message
      value: 1
  - name: ADD
    description: "7-bit I3C dynamic / I2C static target address (when I3C is acting\
      \ as controller)\nWhen I3C is acting as controller, this field is used if MTYPE[3:0]=0010\
      \ (private message) or MTYPE[3:0]=0011 (direct message) or MTYPE[3:0]=0100 (legacy\
      \ I2C message)"
    bitOffset: 17
    bitWidth: 7
    access: write-only
  - name: MTYPE
    description: "message type (whatever I3C is acting as controller/target)\nBits[26:0]\
      \ are ignored.\nAfter M2 error detection on an I3C SDR message, this is needed\
      \ for SCL 'stuck at' recovery.\nBits[26:0] are ignored.\nIf I3C_CFGR.EXITPTRN=1,\
      \ an HDR exit pattern is emitted on the bus to generate an escalation fault.\n\
      Bits[23:17] (ADD[6:0]) is the emitted 7-bit dynamic address.\nBit[16] (RNW)\
      \ is the emitted RnW bit.\nThe transferred private message is:\n{S / S+7'h7E+RnW=0+Sr\
      \ / Sr+*} + 7-bit DynAddr + RnW + (8-bit Data + T)* + Sr/P.\nAfter a S (START),\
      \ depending on I3C_CFGR.NOARBH, the arbitrable header (7'h7E+RnW=0) is inserted\
      \ or not.\nSr+*: after a Sr (Repeated Start), the hardware automatically inserts\
      \ (7'h7E+RnW=0) if needed, i.e. if it follows an I3C direct message without\
      \ ending by a P (Stop).\nBits[23:17] (ADD[6:0]) is the emitted 7-bit dynamic\
      \ address.\nBit[16] (RNW) is the emitted RnW bit.\nThe transferred direct message\
      \ is:\nSr + 7-bit DynAddr + RnW + (8-bit Data + T)* + Sr/P\nBits[23:17] (ADD[6:0])\
      \ is the emitted 7-bit static address.\nBit[16] (RNW) is the emitted RnW bit.\n\
      The transferred legacy I2C message is:\n{S / S+ 7'h7E+RnW=0 + Sr / Sr+*} + 7-bit\
      \ StaAddr + RnW + (8-bit Data + T)* + Sr/P.\nAfter a S (START), depending on\
      \ I3C_CFGR.NOARBH, the arbitrable header (7'h7E+RnW=0) is inserted or not.\n\
      Sr+*: after a Sr (Repeated Start), the hardware automatically inserts (7'h7E+RnW=0)\
      \ if needed, i.e. if it follows an I3C direct message without ending by a P\
      \ (Stop).\n1xxx: reserved (when I3C is acting as I3C controller, used when target)\n\
      0xxx: reserved\n{S +} 7'h02 addr + RnW=0\n{S +} 7-bit I3C_DEVR0.DA[6:0] + RnW=0\n\
      after a bus available condition (the target first emits a START request), or\
      \ once the controller drives a START.\n{S +} 7-bit I3C_DEVR0.DA[6:0] + RnW=1\
      \ (+Ack/Nack from controller)\nWhen acknowledged from controller, the next (optional,\
      \ depending on I3C_BCR.BCR2) transmitted IBI payload data is defined by I3C_CR.DCNT[15:0]\
      \ and must be consistently programmed vs the maximum IBI payload data size which\
      \ is defined by I3C_IBIDR.IBIP[2:0].\nOthers: reserved"
    bitOffset: 27
    bitWidth: 4
    access: write-only
    enumeratedValues:
    - name: B_0x0_WHEN_I3C_IS_ACTING_AS_I3C_CONTROLLER
      description: SCL output clock stops running until next control word is executed
      value: 0
    - name: B_0x1_WHEN_I3C_IS_ACTING_AS_I3C_CONTROLLER
      description: header message
      value: 1
    - name: B_0x2_WHEN_I3C_IS_ACTING_AS_I3C_CONTROLLER
      description: private message
      value: 2
    - name: B_0x3_WHEN_I3C_IS_ACTING_AS_I3C_CONTROLLER
      description: direct message (2nd part of an I3C SDR direct CCC command)
      value: 3
    - name: B_0x4_WHEN_I3C_IS_ACTING_AS_I3C_CONTROLLER
      description: legacy I2C message
      value: 4
    - name: B_0x6_WHEN_I3C_IS_ACTING_AS_I3C_CONTROLLER
      description: reserved (for this 1st alternate register description)
      value: 6
    - name: B_0x8_WHEN_I3C_IS_ACTING_AS_I3C_TARGET
      description: hot-join request (W)
      value: 8
    - name: B_0x9_WHEN_I3C_IS_ACTING_AS_I3C_TARGET
      description: controller-role request (W)
      value: 9
    - name: B_0xA_WHEN_I3C_IS_ACTING_AS_I3C_TARGET
      description: IBI (in-band interrupt) request (R)
      value: 10
  - name: MEND
    description: message end type (when the I3C is acting as controller)
    bitOffset: 31
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: this message from controller ends with a Repeated START (Sr)
      value: 0
    - name: B_0x1
      description: this message from controller ends with a STOP (P), being the last
        message of a frame
      value: 1
- name: I3C_CR_ALTERNATE
  displayName: I3C_CR_ALTERNATE
  description: I3C message control register alternate
  alternateRegister: I3C_CR
  addressOffset: 0
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DCNT
    description: "count of data to transfer during a read or write message, in bytes\
      \ (when I3C is acting as controller)\nLinear encoding up to 64 Kbytes -1.\n\
      ..."
    bitOffset: 0
    bitWidth: 16
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no data to transfer (allowed for write message and only for GET
        CCC read commands. Mandated value when emitting ENTDAA)
      value: 0
    - name: B_0x1
      description: 1 byte
      value: 1
    - name: B_0x2
      description: 2 bytes
      value: 2
    - name: B_0xFFFF
      description: 64 Kbytes - 1 byte
      value: 65535
  - name: CCC
    description: "8-bit CCC code (when I3C is acting as controller)\nIf Bit[23]=CCC[7]=1,\
      \ this is the 1st part of an I3C SDR direct CCC command.\nIf Bit[23]=CCC[7]=0,\
      \ this is an I3C SDR broadcast CCC command (including ENTDAA and ENTHDR0)."
    bitOffset: 16
    bitWidth: 8
    access: write-only
  - name: MTYPE
    description: "message type (when I3C is acting as controller)\nBits[23:16] (CCC[7:0])\
      \ is the emitted 8-bit CCC code\nIf Bit[23]=CCC[7]=1: this is the 1st part of\
      \ an I3C SDR direct CCC command\nThe transferred direct CCC command message\
      \ is:\n{S / S+7'h7E +RnW=0 / Sr+*} + (direct CCC + T) + (8-bit Data + T)* +\
      \ Sr\nAfter a S (START), depending on I3C_CFGR.NOARBH, the arbitrable header\
      \ (7'h7E+RnW=0) is inserted or not.\nSr+*: after a Sr (Repeated Start), the\
      \ hardware automatically inserts (7'h7E+R/W).\nIf Bit[23]=CCC[7]=0: this is\
      \ an I3C SDR broadcast CCC command (including ENTDAA and ENTHDR0)\nThe transferred\
      \ broadcast CCC command message is:\n{S / S+7'h7E +RnW=0 / Sr+*} + (broadcast\
      \ CCC + T) + (8-bit Data + T)* + Sr/P\nAfter a S (START), depending on I3C_CFGR.NOARBH,\
      \ the arbitrable header (7'h7E+RnW=0) is inserted or not.\nSr+*: after a Sr\
      \ (Repeated Start), the hardware automatically inserts (7'h7E+R/W).\nothers:\
      \ reserved"
    bitOffset: 27
    bitWidth: 4
    access: write-only
    enumeratedValues:
    - name: B_0x6_WHEN_I3C_IS_ACTING_AS_I3C_CONTROLLER
      description: CCC command
      value: 6
  - name: MEND
    description: message end type (when I3C is acting as controller)
    bitOffset: 31
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: this message from the controller ends with a Repeated START (Sr)
      value: 0
    - name: B_0x1
      description: the message from the controller ends with a STOP (P), being the
        last message of a frame
      value: 1
- name: I3C_CFGR
  displayName: I3C_CFGR
  description: I3C configuration register
  addressOffset: 4
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: EN
    description: "I3C enable (whatever I3C is acting as controller/target)\n- Except\
      \ registers, the peripheral is under reset (a.k.a. partial reset).\n- Before\
      \ clearing EN, when I3C is acting as a controller, all the possible target requests\
      \ must be disabled using DISEC CCC.\n- When I3C is acting as a target, software\
      \ should not disable the I3C, unless a partial reset is needed.\nIn this state,\
      \ some register fields can not be modified (like CRINIT, HKSDAEN for the I3C_CFGR)"
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: I3C is disabled
      value: 0
    - name: B_0x1
      description: I3C is enabled
      value: 1
  - name: CRINIT
    description: "initial controller/target role\nThis bit can be modified only when\
      \ I3C_CFGR.EN = 0.\nOnce enabled by setting I3C_CFGR.EN = 1, I3C peripheral\
      \ initially acts as an I3C target. I3C does not drive SCL line and does not\
      \ enable SDA pull-up, until it eventually acquires the controller role.\nOnce\
      \ enabled by setting I3C_CFGR.EN = 1, I3C peripheral initially acts as a controller.\
      \ It has the I3C controller role, so drives SCL line and enables SDA pull-up,\
      \ until it eventually offers the controller role to an I3C secondary controller."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: target role
      value: 0
    - name: B_0x1
      description: controller role
      value: 1
  - name: NOARBH
    description: "no arbitrable header after a START (when I3C is acting as a controller)\n\
      This bit can be modified only when there is no on-going frame.\n- The target\
      \ address is emitted directly after a START in case of a legacy I2C message\
      \ or an I3C SDR private read/write message.\n- This is a more performing option\
      \ (when is useless the emission of the 0x7E arbitrable header), but this is\
      \ to be used only when the controller is sure that the addressed target device\
      \ can not emit concurrently an IBI or a controller-role request (to insure no\
      \ misinterpretation and no potential conflict between the address emitted by\
      \ the controller in open-drain mode and the same address a target device can\
      \ emit after a START, for IBI or MR)."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: An arbitrable header (7'h7E + RnW=0) is emitted after a START and
        before a legacy I2C message or an I3C SDR private read/write message (default).
      value: 0
    - name: B_0x1
      description: No arbitrable header
      value: 1
  - name: RSTPTRN
    description: "HDR reset pattern enable (when I3C is acting as a controller)\n\
      This bit can be modified only when there is no on-going frame."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: standard STOP emitted at the end of a frame
      value: 0
    - name: B_0x1
      description: HDR reset pattern is inserted before the STOP of any emitted frame
        that includes a RSTACT CCC command
      value: 1
  - name: EXITPTRN
    description: "HDR Exit Pattern enable (when I3C is acting as a controller)\nThis\
      \ bit can be modified only when there is no on-going frame.\nThis is used to\
      \ send only the header to test ownership of the bus when there is a suspicion\
      \ of problem after controller-role hand-off (new controller didn't assert its\
      \ controller-role by accessing the previous one in less than Activity State\
      \ time).\nThe HDR Exit Pattern is sent even if the message header {S/Sr + 0x7E\
      \ addr + W } is ACKed."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: HDR Exit Pattern is not sent after the message header (MTYPE[3:0]=0001)
      value: 0
    - name: B_0x1
      description: HDR Exit Pattern is sent after the message header (MTYPE[3:0]=0001)
        to generate an escalation fault
      value: 1
  - name: HKSDAEN
    description: "High-keeper enable on SDA line (when I3C is acting as a controller)\n\
      This bit can be modified only when I3C_CFGR.EN=0."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: High-Keeper is disabled
      value: 0
    - name: B_0x1
      description: High-Keeper is enabled, and the weak pull-up is effective on the
        T bit, instead of the open-drain class pull-up.
      value: 1
  - name: HJACK
    description: "Hot Join request acknowledge (when I3C is acting as a controller)\n\
      After the NACK, the message continues as initially programmed (the hot-joining\
      \ target is aware of the NACK and surely emits another hot-join request later\
      \ on).\nAfter the ACK, the message continues as initially programmed. The software\
      \ is aware by the HJ interrupt (flag I3C_EVR.HJF is set) and initiates the ENTDAA\
      \ sequence later on, potentially preventing others Hot Join requests with a\
      \ Disable target events command (DISEC, with DISHJ=1).\nIndependently of the\
      \ HJACK configuration, further Hot Join request(s) are NACKed until the Hot\
      \ Join flag, HJF, is cleared. However, a NACKed target can be assigned a dynamic\
      \ address by the ENTDAA sequence initiated later on by the first HJ request,\
      \ preventing this target to emit an HJ request again."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Hot Join request is NACKed
      value: 0
    - name: B_0x1
      description: Hot Join request is ACKed
      value: 1
  - name: RXDMAEN
    description: "RX-FIFO DMA request enable (whatever I3C is acting as controller/target)\n\
      - Software reads and pops a data byte/word from RX-FIFO i.e. reads I3C_RDR or\
      \ I3C_RDWR register.\n- A next data byte/word is to be read by the software\
      \ either via polling on the flag I3C_EVR.RXFNEF=1 or via interrupt notification\
      \ (enabled by I3C_IER.RXFNEIE=1).\n- DMA reads and pops data byte(s)/word(s)\
      \ from RX-FIFO i.e. reads I3C_RDR or I3C_RDWR register.\n- A next data byte/word\
      \ is automatically read by the programmed hardware (i.e. via the asserted RX-FIFO\
      \ DMA request from the I3C and the programmed DMA channel)."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DMA mode is disabled for RX-FIFO
      value: 0
    - name: B_0x1
      description: DMA mode is enabled for RX-FIFO
      value: 1
  - name: RXFLUSH
    description: "RX-FIFO flush (whatever I3C is acting as controller/target)\nThis\
      \ bit can only be written."
    bitOffset: 9
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no action
      value: 0
    - name: B_0x1
      description: flush RX-FIFO
      value: 1
  - name: RXTHRES
    description: "RX-FIFO threshold (whatever I3C is acting as controller/target)\n\
      This threshold defines, compared to the RX-FIFO level, when the I3C_EVR.RXFNEF\
      \ flag is set (and consequently if RXDMAEN=1 when is asserted a DMA RX request).\n\
      RXFNEF is set when 1 byte is to be read in RX-FIFO (i.e. in I3C_RDR).\nRXFNEF\
      \ is set when 4 bytes are to be read in RX-FIFO (i.e. in I3C_RDWR)."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1-byte threshold
      value: 0
    - name: B_0x1
      description: 4-byte threshold
      value: 1
  - name: TXDMAEN
    description: "TX-FIFO DMA request enable (whatever I3C is acting as controller/target)\n\
      - Software writes and pushes a data byte/word into TX-FIFO i.e. writes I3C_TDR\
      \ or I3C_TDWR register, to be transmitted over the I3C bus.\n- A next data byte/word\
      \ is to be written by the software either via polling on the flag I3C_EVR.TXFNFF=1\
      \ or via interrupt notification (enabled by I3C_IER.TXFNFIE=1).\n- DMA writes\
      \ and pushes data byte(s)/word(s) into TX-FIFO i.e. writes I3C_TDR or I3C_TDWR\
      \ register.\n- A next data byte/word transfer is automatically pushed by the\
      \ programmed hardware (i.e. via the asserted TX-FIFO DMA request from the I3C\
      \ and the programmed DMA channel)."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DMA mode is disabled for TX-FIFO
      value: 0
    - name: B_0x1
      description: DMA mode is enabled for TX-FIFO
      value: 1
  - name: TXFLUSH
    description: "TX-FIFO flush (whatever I3C is acting as controller/target)\nThis\
      \ bit can only be written.\nWhen the I3C is acting as target, this bit can be\
      \ used to flush the TX-FIFO on a private read if the controller has early ended\
      \ the read data (i.e. driven low the T bit) and there is/are remaining data\
      \ in the TX-FIFO (i.e. I3C_SR.ABT=1 and I3C_SR.XDCNT[15:0]  I3C_TGTTDR.TGTTDCNT[15:0])."
    bitOffset: 13
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no action
      value: 0
    - name: B_0x1
      description: flush TX-FIFO
      value: 1
  - name: TXTHRES
    description: "TX-FIFO threshold (whatever I3C is acting as controller/target)\n\
      This threshold defines, compared to the TX-FIFO level, when the I3C_EVR.TXFNFF\
      \ flag is set (and consequently if TXDMAEN=1 when is asserted a DMA TX request).\n\
      TXFNFF is set when 1 byte is to be written in TX-FIFO (i.e. in I3C_TDR).\nTXFNFF\
      \ is set when 4 bytes are to be written in TX-FIFO (i.e. in I3C_TDWR)."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1-byte threshold
      value: 0
    - name: B_0x1
      description: 4-byte threshold
      value: 1
  - name: SDMAEN
    description: "S-FIFO DMA request enable (when I3C is acting as controller)\nCondition:\
      \ When RMODE=1 (FIFO is enabled for the status):\n- Software reads and pops\
      \ a status word from S-FIFO i.e. reads I3C_SR register after a completed frame\
      \ (I3C_EVR.FCF=1) or an error (I3C_EVR.ERRF=1).\n- A status word can be read\
      \ by the software either via polling on these register flags or via interrupt\
      \ notification (enabled by I3C_IER.FCIE=1 and I3C_IER.ERRIE=1).\n- DMA reads\
      \ and pops status word(s) from S-FIFO i.e. reads I3C_SR register.\n- Status\
      \ word(s) are automatically read by the programmed hardware (i.e. via the asserted\
      \ S-FIFO DMA request from the I3C and the programmed DMA channel)."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DMA mode is disabled for S-FIFO
      value: 0
    - name: B_0x1
      description: DMA mode is enabled for S-FIFO
      value: 1
  - name: SFLUSH
    description: "S-FIFO flush (when I3C is acting as controller)\nWhen I3C is acting\
      \ as I3C controller, this bit can only be written (and is only used when I3C\
      \ is acting as controller)."
    bitOffset: 17
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no action
      value: 0
    - name: B_0x1
      description: flush S-FIFO
      value: 1
  - name: RMODE
    description: "S-FIFO enable / status receive mode (when I3C is acting as controller)\n\
      When I3C is acting as I3C controller, this bit is used for the enabling the\
      \ FIFO for the status (S-FIFO) vs the received status from the target on the\
      \ I3C bus.\nWhen I3C is acting as target, this bit must be cleared.\n- Status\
      \ register (i.e. I3C_SR) is used without FIFO mechanism.\n- There is no SCL\
      \ stretch if a new status register content is not read.\n- Status register must\
      \ be read before being lost/overwritten.\nAll message status must be read.\n\
      There is SCL stretch when there is no more space in the S-FIFO."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: S-FIFO is disabled, and the
      value: 0
    - name: B_0x1
      description: S-FIFO is enabled.
      value: 1
  - name: TMODE
    description: "transmit mode (when I3C is acting as controller)\nWhen I3C is acting\
      \ as I3C controller, this bit is used for the C-FIFO and TX-FIFO management\
      \ vs the emitted frame on the I3C bus.\nA frame transfer starts as soon as first\
      \ control word is present in C-FIFO."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: C-FIFO and TX-FIFO are not preloaded before starting to emit a
        frame transfer.
      value: 0
    - name: B_0x1
      description: C-FIFO and TX-FIFO are first preloaded (also TX-FIFO if needed
        (depending on the frame format) before starting to emit a frame transfer.
      value: 1
  - name: CDMAEN
    description: "C-FIFO DMA request enable (when I3C is acting as controller)\nWhen\
      \ I3C is acting as controller:\n- Software writes and pushes control word(s)\
      \ into C-FIFO i.e. writes I3C_CR register, as needed for a given frame.\n- A\
      \ next control word transfer can be written by software either via polling on\
      \ the flag I3C_EVR.CFNFF=1 or via interrupt notification (enabled by I3C_IER.CFNFIE=1).\n\
      - DMA writes and pushes control word(s) into C-FIFO i.e. writes I3C_CR register,\
      \ as needed for a given frame.\n- A next control word transfer is automatically\
      \ written by the programmed hardware (i.e. via the asserted C-FIFO DMA request\
      \ from the I3C and the programmed DMA channel)."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DMA mode is disabled for C-FIFO
      value: 0
    - name: B_0x1
      description: DMA mode is enabled for C-FIFO
      value: 1
  - name: CFLUSH
    description: "C-FIFO flush (when I3C is acting as controller)\nThis bit can only\
      \ be written."
    bitOffset: 21
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no action
      value: 0
    - name: B_0x1
      description: flush C-FIFO
      value: 1
  - name: TSFSET
    description: "frame transfer set (a.k.a. software trigger) (when I3C is acting\
      \ as controller)\nThis bit can only be written.\nWhen I3C is acting as I3C controller:\n\
      Note: If this bit is not set, the other alternative for the software to initiate\
      \ a frame transfer is to directly write the first control word register (i.e.\
      \ I3C_CR) while C-FIFO is empty (i.e. I3C_EVR.CFEF=1). Then, if the first written\
      \ control word is not tagged as a message end (i.e I3C_CR.MEND=0), it causes\
      \ the hardware to assert the flag I3C_EVR.CFNFF (C-FIFO not full and a next\
      \ control word is needed)."
    bitOffset: 30
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no action
      value: 0
    - name: B_0x1
      description: setting this bit initiates a frame transfer by causing the hardware
        to assert the flag I3C_EVR.CFNFF (C-FIFO not full and a control word is needed)
      value: 1
- name: I3C_RDR
  displayName: I3C_RDR
  description: I3C receive data byte register
  addressOffset: 16
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: RDB0
    description: 8-bit received data on I3C bus.
    bitOffset: 0
    bitWidth: 8
    access: read-only
- name: I3C_RDWR
  displayName: I3C_RDWR
  description: I3C receive data word register
  addressOffset: 20
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: RDB0
    description: 8-bit received data (earliest byte on I3C bus).
    bitOffset: 0
    bitWidth: 8
    access: read-only
  - name: RDB1
    description: 8-bit received data (next byte after RDB0 on I3C bus).
    bitOffset: 8
    bitWidth: 8
    access: read-only
  - name: RDB2
    description: 8-bit received data (next byte after RDB1 on I3C bus).
    bitOffset: 16
    bitWidth: 8
    access: read-only
  - name: RDB3
    description: 8-bit received data (latest byte on I3C bus).
    bitOffset: 24
    bitWidth: 8
    access: read-only
- name: I3C_TDR
  displayName: I3C_TDR
  description: I3C transmit data byte register
  addressOffset: 24
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TDB0
    description: 8-bit data to transmit on I3C bus.
    bitOffset: 0
    bitWidth: 8
    access: write-only
- name: I3C_TDWR
  displayName: I3C_TDWR
  description: I3C transmit data word register
  addressOffset: 28
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TDB0
    description: 8-bit transmit data (earliest byte on I3C bus)
    bitOffset: 0
    bitWidth: 8
    access: write-only
  - name: TDB1
    description: 8-bit transmit data (next byte after TDB0[7:0] on I3C bus).
    bitOffset: 8
    bitWidth: 8
    access: write-only
  - name: TDB2
    description: 8-bit transmit data (next byte after TDB1[7:0] on I3C bus).
    bitOffset: 16
    bitWidth: 8
    access: write-only
  - name: TDB3
    description: 8-bit transmit data (latest byte on I3C bus).
    bitOffset: 24
    bitWidth: 8
    access: write-only
- name: I3C_IBIDR
  displayName: I3C_IBIDR
  description: I3C IBI payload data register
  addressOffset: 32
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: IBIDB0
    description: 8-bit IBI payload data (earliest byte on I3C bus, i.e. MDB[7:0] mandatory
      data byte).
    bitOffset: 0
    bitWidth: 8
    access: read-write
  - name: IBIDB1
    description: 8-bit IBI payload data (next byte on I3C bus after IBIDB0[7:0]).
    bitOffset: 8
    bitWidth: 8
    access: read-write
  - name: IBIDB2
    description: 8-bit IBI payload data (next byte on I3C bus after IBIDB1[7:0]).
    bitOffset: 16
    bitWidth: 8
    access: read-write
  - name: IBIDB3
    description: 8-bit IBI payload data (latest byte on I3C bus).
    bitOffset: 24
    bitWidth: 8
    access: read-write
- name: I3C_TGTTDR
  displayName: I3C_TGTTDR
  description: I3C target transmit configuration register
  addressOffset: 36
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TGTTDCNT
    description: "transmit data counter, in bytes (when I3C is configured as target)\n\
      This field must be written by software in the same access when is asserted PRELOAD,\
      \ in order to define the number of bytes to preload and to transmit.\nThis field\
      \ is updated by hardware and reports, when read, the remaining number of bytes\
      \ to be loaded into the TX-FIFO."
    bitOffset: 0
    bitWidth: 16
    access: read-write
  - name: PRELOAD
    description: "preload of the TX-FIFO (when I3C is configured as target)\nThis\
      \ bit must be written and asserted by software in the same access when is written\
      \ and defined the number of bytes to preload into the TX-FIFO and to transmit.\n\
      This bit is cleared by hardware when all the data bytes to transmit are loaded\
      \ into the TX-FIFO."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no TX-FIFO preload
      value: 0
    - name: B_0x1
      description: TX-FIFO preload
      value: 1
- name: I3C_SR
  displayName: I3C_SR
  description: I3C status register
  addressOffset: 48
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: XDCNT
    description: "data counter\n- When the I3C is acting as controller: number of\
      \ targets detected on the bus\n- When the I3C is acting as target: number of\
      \ transmitted bytes\n- Whatever the I3C is acting as controller or target: number\
      \ of data bytes read from or transmitted on the I3C bus during the MID[7:0]\
      \ message"
    bitOffset: 0
    bitWidth: 16
    access: read-only
  - name: ABT
    description: "a private read message is completed/aborted prematurely by the target\
      \ (when the I3C is acting as controller)\nWhen the I3C is acting as controller,\
      \ this bit indicates if the private read data which is transmitted by the target\
      \ early terminates (i.e. the target drives T bit low earlier vs what does expect\
      \ the controller in terms of programmed number of read data bytes i.e. I3C_CR.DCNT[15:0])."
    bitOffset: 17
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no early completion/abort from the target
      value: 0
    - name: B_0x1
      description: early completion/abort from the target
      value: 1
  - name: DIR
    description: "message direction\nWhatever the I3C is acting as controller or target,\
      \ this bit indicates the direction of the related message on the I3C bus\nNote:\
      \ ENTDAA CCC is considered as a write command."
    bitOffset: 18
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: write
      value: 0
    - name: B_0x1
      description: read
      value: 1
  - name: MID
    description: "message identifier/counter of a given frame (when the I3C is acting\
      \ as controller)\nWhen the I3C is acting as controller, this field identifies\
      \ the control word message (i.e. I3C_CR) to which the I3C_SR status register\
      \ refers.\nFirst message of a frame is identified with MID[7:0]=0.\nThis field\
      \ is incremented (by hardware) on the completion of a new message control word\
      \ (i.e. I3C_CR) over I3C bus. This field is reset for every new frame start."
    bitOffset: 24
    bitWidth: 8
    access: read-only
- name: I3C_SER
  displayName: I3C_SER
  description: I3C status error register
  addressOffset: 52
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: CODERR
    description: "protocol error code/type\ncontroller detected an illegally formatted\
      \ CCC\ncontroller detected that transmitted data on the bus is different from\
      \ expected\ncontroller detected a not acknowledged broadcast address (7'hE)\n\
      controller detected the new controller did not drive bus after controller-role\
      \ hand-off\ntarget detected an invalid broadcast address 7'hE+W\ntarget detected\
      \ a parity error on a CCC code via a parity check (vs T bit)\ntarget detected\
      \ a parity error on a write data via a parity check (vs T bit)\ntarget detected\
      \ a parity error on the assigned address during dynamic address arbitration\
      \ via a parity check (vs PAR bit)\ntarget detected a 7'hE+R missing after Sr\
      \ during dynamic address arbitration\ntarget detected an illegally formatted\
      \ CCC\ntarget detected that transmitted data on the bus is different from expected\n\
      others: reserved"
    bitOffset: 0
    bitWidth: 4
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: 'CE0 error (transaction after sending CCC):'
      value: 0
    - name: B_0x1
      description: 'CE1 error (monitoring error):'
      value: 1
    - name: B_0x2
      description: 'CE2 error (no response to broadcast address):'
      value: 2
    - name: B_0x3
      description: 'CE3 error (failed controller-role hand-off):'
      value: 3
    - name: B_0x8
      description: "TE0 error (invalid broadcast address 7'hE+W):"
      value: 8
    - name: B_0x9
      description: 'TE1 error (CCC code):'
      value: 9
    - name: B_0xA
      description: 'TE2 error (write data):'
      value: 10
    - name: B_0xB
      description: 'TE3 error (assigned address during dynamic address arbitration):'
      value: 11
    - name: B_0xC
      description: "TE4 error (7'hE+R missing after Sr during dynamic address arbitration):"
      value: 12
    - name: B_0xD
      description: 'TE5 error (transaction after detecting CCC):'
      value: 13
    - name: B_0xE
      description: 'TE6 error (monitoring error):'
      value: 14
  - name: PERR
    description: protocol error
    bitOffset: 4
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no detected error
      value: 0
    - name: B_0x1
      description: whatever controller or target, hardware detected a protocol error,
        as detailed in CODERR[3:0]
      value: 1
  - name: STALL
    description: SCL stall error (when the I3C is acting as target)
    bitOffset: 5
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no detected error
      value: 0
    - name: B_0x1
      description: target detected that SCL was stable for more than 125  s during
        a I3C SDR read
      value: 1
  - name: DOVR
    description: "RX-FIFO overrun or TX-FIFO underrun\ni) a TX-FIFO underrun: TX-FIFO\
      \ is empty and a write data byte has to be transmitted\nii) a RX-FIFO overrun:\
      \ RX-FIFO is full and a new data byte is received"
    bitOffset: 6
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no detected error
      value: 0
    - name: B_0x1
      description: 'whatever controller or target, hardware detected either:'
      value: 1
  - name: COVR
    description: "C-FIFO underrun or S-FIFO overrun (when the I3C is acting as controller)\n\
      i) a C-FIFO underrun: control FIFO is empty and a restart has to be emitted\n\
      ii) a S-FIFO overrun: S-FIFO is full and a new message ends"
    bitOffset: 7
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no detected error
      value: 0
    - name: B_0x1
      description: 'controller detected either:'
      value: 1
  - name: ANACK
    description: "address not acknowledged (when the I3C is configured as controller)\n\
      i) a legacy I2C read/write transfer\nii) a direct CCC write transfer\niii) the\
      \ second trial of a direct CCC read transfer\niv) a private read/write transfer"
    bitOffset: 8
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no detected error
      value: 0
    - name: B_0x1
      description: 'controller detected that the static/dynamic address was not acknowledged
        by a target, either during:'
      value: 1
  - name: DNACK
    description: "data not acknowledged (when the I3C is acting as controller)\ni)\
      \ a legacy I2C write transfer\nii) the second trial when sending dynamic address\
      \ during ENTDAA procedure"
    bitOffset: 9
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no detected error
      value: 0
    - name: B_0x1
      description: 'controller detected that a data byte is not acknowledged by a
        target, either during:'
      value: 1
  - name: DERR
    description: data error (when the I3C is acting as controller)
    bitOffset: 10
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no detected error
      value: 0
    - name: B_0x1
      description: controller detected a data error during the controller-role hand-off
        procedure (GETACCCR CCC, formerly known as GETACCMST) when the received target
        address or/and the parity bit do no match. Active controller keeps controller-role.
      value: 1
- name: I3C_RMR
  displayName: I3C_RMR
  description: I3C received message register
  addressOffset: 64
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: IBIRDCNT
    description: "IBI received payload data count (when the I3C is configured as controller)\n\
      When the I3C is configured as controller, this field logs the number of data\
      \ bytes effectively received in the I3C_IBIDR register."
    bitOffset: 0
    bitWidth: 3
    access: read-only
  - name: RCODE
    description: "received CCC code (when the I3C is configured as target)\nWhen the\
      \ I3C is configured as target, this field logs the received CCC code."
    bitOffset: 8
    bitWidth: 8
    access: read-only
  - name: RADD
    description: "received target address (when the I3C is configured as controller)\n\
      When the I3C is configured as controller, this field logs the received dynamic\
      \ address from the target during acknowledged IBI or controller-role request."
    bitOffset: 17
    bitWidth: 7
    access: read-only
- name: I3C_EVR
  displayName: I3C_EVR
  description: I3C event register
  addressOffset: 80
  size: 32
  resetValue: 3
  resetMask: 4294967295
  fields:
  - name: CFEF
    description: "C-FIFO empty flag (whatever the I3C is acting as controller/target)\n\
      This flag is asserted by hardware to indicate that the C-FIFO is empty when\
      \ controller, and that the I3C_CR register contains no control word (i.e. none\
      \ IBI/CR/HJ request) when target.\nThis flag is de-asserted by hardware to indicate\
      \ that the C-FIFO is not empty when controller, and that the I3C_CR register\
      \ contains one control word (i.e. a pending IBI/CR/HJ request) when target.\n\
      Note: When the I3C is acting as controller, if the C-FIFO and TX-FIFO preload\
      \ is configured (i.e. I3C_CFGR.TMODE=1), the software must wait for TXFEF=1\
      \ and CFEF=1 before starting a new frame transfer."
    bitOffset: 0
    bitWidth: 1
    access: read-only
  - name: TXFEF
    description: "TX-FIFO empty flag (whatever the I3C is acting as controller/target)\n\
      This flag is asserted by hardware to indicate that the TX-FIFO is empty.\nThis\
      \ flag is de-asserted by hardware to indicate that the TX-FIFO is not empty.\n\
      Note: When the I3C is acting as controller, if the C-FIFO and TX-FIFO preload\
      \ is configured (i.e. I3C_CFGR.TMODE=1), the software must wait for TXFEF=1\
      \ and CFEF=1 before starting a new frame transfer."
    bitOffset: 1
    bitWidth: 1
    access: read-only
  - name: CFNFF
    description: "C-FIFO not full flag (when the I3C is acting as controller)\nWhen\
      \ the I3C is acting as controller, this flag is asserted by hardware to indicate\
      \ that a control word is to be written to the C-FIFO.\nThis flag is de-asserted\
      \ by hardware to indicate that a control word is not to be written to the C-FIFO.\n\
      Note: The software must wait for CFNFF=1 (by polling or via the enabled interrupt)\
      \ before writing to C-FIFO (i.e. writing to I3C_CR)."
    bitOffset: 2
    bitWidth: 1
    access: read-only
  - name: SFNEF
    description: "S-FIFO not empty flag (when the I3C is acting as controller)\nWhen\
      \ the I3C is acting as controller, if the S-FIFO is enabled (i.e. I3C_CFGR.RMODE=1),\
      \ this flag is asserted by hardware to indicate that a status word is to be\
      \ read from the S-FIFO.\nThis flag is de-asserted by hardware to indicate that\
      \ a status word is not to be read from the S-FIFO."
    bitOffset: 3
    bitWidth: 1
    access: read-only
  - name: TXFNFF
    description: "TX-FIFO not full flag (whatever the I3C is acting as controller/target)\n\
      This flag is asserted by hardware to indicate that a data byte/word is to be\
      \ written to the TX-FIFO.\nThis flag is de-asserted by hardware to indicate\
      \ that a data byte/word is not to be written to the TX-FIFO.\nNote: The software\
      \ must wait for TXFNFF=1 (by polling or via the enabled interrupt) before writing\
      \ to TX-FIFO (i.e. writing to I3C_TDR or I3C_TDWR depending on I3C_CFGR.TXTHRES).\n\
      Note: When the I3C is acting as target, if the software intends to use the TXFNFF\
      \ flag for writing into I3C_TDR/I3C_TDWR, it must have configured and set the\
      \ TX-FIFO preload (i.e. write I3C_TGTTDR.PRELOAD)."
    bitOffset: 4
    bitWidth: 1
    access: read-only
  - name: RXFNEF
    description: "RX-FIFO not empty flag (whatever the I3C is acting as controller/target)\n\
      This flag is asserted by hardware to indicate that a data byte is to be read\
      \ from the RX-FIFO.\nThis flag is de-asserted by hardware to indicate that a\
      \ data byte is not to be read from the RX-FIFO.\nNote: The software must wait\
      \ for RXFNEF=1 (by polling or via the enabled interrupt) before reading from\
      \ RX-FIFO (i.e. writing to I3C_RDR or I3C_RDWR depending on I3C_CFGR.RXTHRES)."
    bitOffset: 5
    bitWidth: 1
    access: read-only
  - name: TXLASTF
    description: "last written data byte/word flag (whatever the I3C is acting as\
      \ controller/target)\nThis flag is asserted by hardware to indicate that the\
      \ last data byte/word (depending on I3C_CFGR.TXTHRES) of a message is to be\
      \ written to the TX-FIFO.\nThis flag is de-asserted by hardware when the last\
      \ data byte/word of a message is written."
    bitOffset: 6
    bitWidth: 1
    access: read-only
  - name: RXLASTF
    description: "last read data byte/word flag (whatever the I3C is acting as controller/target)\n\
      This flag is asserted by hardware to indicate that the last data byte/word (depending\
      \ on I3C_CFGR.RXTHRES) of a message is to be read from the RX-FIFO.\nThis flag\
      \ is de-asserted by hardware when the last data byte/word of a message is read."
    bitOffset: 7
    bitWidth: 1
    access: read-only
  - name: FCF
    description: "frame complete flag (whatever the I3C is acting as controller/target)\n\
      When the I3C is acting as controller, this flag is asserted by hardware to indicate\
      \ that a frame has been (normally) completed on the I3C bus, i.e when a stop\
      \ is issued.\nWhen the I3C is acting as target, this flag is asserted by hardware\
      \ to indicate that a message addressed to/by this target has been (normally)\
      \ completed on the I3C bus, i.e when a next stop or repeated start is then issued\
      \ by the controller.\nThis flag is cleared when software writes 1 into corresponding\
      \ I3C_CEVR.CFCF bit."
    bitOffset: 9
    bitWidth: 1
    access: read-only
  - name: RXTGTENDF
    description: "target-initiated read end flag (when the I3C is acting as controller)\n\
      When the I3C is acting as controller, this flag is asserted by hardware to indicate\
      \ that the target has prematurely ended a read transfer.\nThen, software should\
      \ read I3C_SR to get more information on the prematurely read transfer.\nThis\
      \ flag is cleared when software writes 1 into corresponding I3C_CEVR.CRXTGTENDF\
      \ bit."
    bitOffset: 10
    bitWidth: 1
    access: read-only
  - name: ERRF
    description: "flag (whatever the I3C is acting as controller/target)\nThis flag\
      \ is asserted by hardware to indicate that an error occurred.Then, software\
      \ should read I3C_SER to get the error type.\nThis flag is cleared when software\
      \ writes 1 into corresponding I3C_CEVR.CERRF bit."
    bitOffset: 11
    bitWidth: 1
    access: read-only
  - name: IBIF
    description: "IBI flag (when the I3C is acting as controller)\nWhen the I3C is\
      \ acting as controller, this flag is asserted by hardware to indicate that an\
      \ IBI request has been received.\nThis flag is cleared when software writes\
      \ 1 into corresponding I3C_CEVR.CIBIF bit."
    bitOffset: 15
    bitWidth: 1
    access: read-only
  - name: IBIENDF
    description: "IBI end flag (when the I3C is acting as target)\nWhen the I3C is\
      \ acting as target, this flag is asserted by hardware to indicate that a IBI\
      \ transfer has been received and completed (IBI acknowledged and IBI data bytes\
      \ read by controller if any).\nThis flag is cleared when software writes 1 into\
      \ corresponding I3C_CEVR.CIBIENDF bit."
    bitOffset: 16
    bitWidth: 1
    access: read-only
  - name: CRF
    description: "controller-role request flag (when the I3C is acting as controller)\n\
      When the I3C is acting as controller, this flag is asserted by hardware to indicate\
      \ that a controller-role request has been acknowledged and completed (by hardware).\
      \ The software should then issue a GETACCCR CCC (get accept controller role)\
      \ for the controller-role hand-off procedure.\nThis flag is cleared when software\
      \ writes 1 into corresponding I3C_CEVR.CCRF bit."
    bitOffset: 17
    bitWidth: 1
    access: read-only
  - name: CRUPDF
    description: "controller-role update flag (when the I3C is acting as target)\n\
      When the I3C is acting as target, this flag is asserted by hardware to indicate\
      \ that it has now gained the controller role after the completed controller-role\
      \ hand-off procedure.\nThis flag is cleared when software writes 1 into corresponding\
      \ I3C_CEVR.CCRUPDF bit."
    bitOffset: 18
    bitWidth: 1
    access: read-only
  - name: HJF
    description: "hot-join flag (when the I3C is acting as controller)\nWhen the I3C\
      \ is acting as controller, this flag is asserted by hardware to indicate that\
      \ an hot join request has been received.\nThis flag is cleared when software\
      \ writes 1 into corresponding I3C_CEVR.CHJF bit."
    bitOffset: 19
    bitWidth: 1
    access: read-only
  - name: WKPF
    description: "wakeup/missed start flag (when the I3C is acting as target)\nWhen\
      \ the I3C is acting as target, this flag is asserted by hardware to indicate\
      \ that a start has been detected (i.e. a SDA falling edge followed by a SCL\
      \ falling edge) but on the next SCL falling edge, the I3C kernel clock is (still)\
      \ gated. Thus an I3C bus transaction may have been lost by the target.\nThe\
      \ corresponding interrupt may be used to wakeup the device from a low power\
      \ mode (Sleep or Stop mode).\nThis flag is cleared when software writes 1 into\
      \ corresponding I3C_CEVR.CWKPF bit."
    bitOffset: 21
    bitWidth: 1
    access: read-only
  - name: GETF
    description: "get flag (when the I3C is acting as target)\nWhen the I3C is acting\
      \ as target, this flag is asserted by hardware to indicate that any direct CCC\
      \ of get type (GET*** CCC) has been received.\nThis flag is cleared when software\
      \ writes 1 into corresponding I3C_CEVR.CGETF bit."
    bitOffset: 22
    bitWidth: 1
    access: read-only
  - name: STAF
    description: "get status flag (when the I3C is acting as target)\nWhen the I3C\
      \ is acting as target, this flag is asserted by hardware to indicate that a\
      \ direct GETSTATUS CCC (get status) has been received.\nThis flag is cleared\
      \ when software writes 1 into corresponding I3C_CEVR.CSTAF bit."
    bitOffset: 23
    bitWidth: 1
    access: read-only
  - name: DAUPDF
    description: "dynamic address update flag (when the I3C is acting as target)\n\
      When the I3C is acting as target, this flag is asserted by hardware to indicate\
      \ that a dynamic address update has been received via any of the broadcast ENTDAA,\
      \ RSTDAA and direct SETNEWDA CCC.\nThen, software should read I3C_DEVR0.DA[6:0]\
      \ to get the maximum write length value.\nThis flag is cleared when software\
      \ writes 1 into corresponding I3C_CEVR.CDAUPDF bit."
    bitOffset: 24
    bitWidth: 1
    access: read-only
  - name: MWLUPDF
    description: "maximum write length update flag (when the I3C is acting as target)\n\
      When the I3C is acting as target, this flag is asserted by hardware to indicate\
      \ that a direct SETMWL CCC (set max write length) has been received.\nThen,\
      \ software should read I3C_MAXWLR.MWL[15:0] to get the maximum write length\
      \ value.\nThis flag is cleared when software writes 1 into corresponding I3C_CEVR.CMWLUPDF\
      \ bit."
    bitOffset: 25
    bitWidth: 1
    access: read-only
  - name: MRLUPDF
    description: "maximum read length update flag (when the I3C is acting as target)\n\
      When the I3C is acting as target, this flag is asserted by hardware to indicate\
      \ that a direct SETMRL CCC (set max read length) has been received.\nThen, software\
      \ should read I3C_MAXRLR.MRL[15:0] to get the maximum read length value.\nThis\
      \ flag is cleared when software writes 1 into corresponding I3C_CEVR.CMRLUPDF\
      \ bit."
    bitOffset: 26
    bitWidth: 1
    access: read-only
  - name: RSTF
    description: "reset pattern flag (when the I3C is acting as target)\nWhen the\
      \ I3C is acting as target, this flag is asserted by hardware to indicate that\
      \ a reset pattern has been detected (i.e. 14 SDA transitions while SCL is low,\
      \ followed by repeated start, then stop).\nThen, software should read I3C_DEVR0.RSTACT[1:0]\
      \ and I3C_DEVR0.RSTVAL, to know what reset level is required.\nIf RSTVAL=1:\
      \ when the RSTF is asserted (and/or the corresponding interrupt if enabled),\
      \ I3C_DEVR0.RSTACT[1:0] dictates the reset action to be performed by the software\
      \ if any.\nIf RSTVAL=0: when the RSTF is asserted (and/or the corresponding\
      \ interrupt if enabled), the software should issue an I3C reset after a first\
      \ detected reset pattern, and a system reset on the second one.\nThe corresponding\
      \ interrupt may be used to wakeup the device from a low power mode (Sleep or\
      \ Stop mode).\nThis flag is cleared when software writes 1 into corresponding\
      \ I3C_CEVR.CRSTF bit."
    bitOffset: 27
    bitWidth: 1
    access: read-only
  - name: ASUPDF
    description: "activity state update flag (when the I3C is acting as target)\n\
      When the I3C is acting as target, this flag is asserted by hardware to indicate\
      \ that the direct or broadcast ENTASx CCC (with x=0...3) has been received.\n\
      Then, software should read I3C_DEVR0.AS[1:0].\nThis flag is cleared when software\
      \ writes 1 into corresponding I3C_CEVR.CASUPDF bit."
    bitOffset: 28
    bitWidth: 1
    access: read-only
  - name: INTUPDF
    description: "interrupt/controller-role/hot-join update flag (when the I3C is\
      \ acting as target)\nWhen the I3C is acting as target, this flag is asserted\
      \ by hardware to indicate that the direct or broadcast ENEC/DISEC CCC (enable/disable\
      \ target events) has been received, where a target event is either an interrupt/IBI\
      \ request, a controller-role request, or an hot-join request.\nThen, software\
      \ should read respectively I3C_DEVR0.IBIEN, I3C_DEVR0.CREN or I3C_DEVR0.HJEN.\n\
      This flag is cleared when software writes 1 into corresponding I3C_CEVR.CINTUPDF\
      \ bit."
    bitOffset: 29
    bitWidth: 1
    access: read-only
  - name: DEFF
    description: "DEFTGTS flag (when the I3C is acting as target)\nWhen the I3C is\
      \ acting as target (and is typically controller capable), this flag is asserted\
      \ by hardware to indicate that the broadcast DEFTGTS CCC (define list of targets)\
      \ has been received.\nThen, software may store the received data for when getting\
      \ the controller role.\nThis flag is cleared when software writes 1 into corresponding\
      \ I3C_CEVR.CDEFF bit."
    bitOffset: 30
    bitWidth: 1
    access: read-only
  - name: GRPF
    description: "group addressing flag (when the I3C is acting as target)\nWhen the\
      \ I3C is acting as target (and is typically controller capable), this flag is\
      \ asserted by hardware to indicate that the broadcast DEFGRPA CCC (define list\
      \ of group addresses) has been received.\nThen, software may store the received\
      \ data for when getting the controller role.\nThis flag is cleared when software\
      \ writes 1 into corresponding I3C_CEVR.CGRPF bit."
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: I3C_IER
  displayName: I3C_IER
  description: I3C interrupt enable register
  addressOffset: 84
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: CFNFIE
    description: C-FIFO not full interrupt enable (whatever the I3C is acting as controller/target)
    bitOffset: 2
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: SFNEIE
    description: S-FIFO not empty interrupt enable (whatever the I3C is acting as
      controller/target)
    bitOffset: 3
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: TXFNFIE
    description: TX-FIFO not full interrupt enable (whatever the I3C is acting as
      controller/target)
    bitOffset: 4
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: RXFNEIE
    description: RX-FIFO not empty interrupt enable (whatever the I3C is acting as
      controller/target)
    bitOffset: 5
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: FCIE
    description: frame complete interrupt enable (whatever the I3C is acting as controller/target)
    bitOffset: 9
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: RXTGTENDIE
    description: target-initiated read end interrupt enable (when the I3C is acting
      as controller)
    bitOffset: 10
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: ERRIE
    description: error interrupt enable (whatever the I3C is acting as controller/target)
    bitOffset: 11
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: IBIIE
    description: IBI request interrupt enable (when the I3C is acting as controller)
    bitOffset: 15
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: IBIENDIE
    description: IBI end interrupt enable (when the I3C is acting as target)
    bitOffset: 16
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: CRIE
    description: controller-role request interrupt enable (when the I3C is acting
      as controller)
    bitOffset: 17
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: CRUPDIE
    description: controller-role update interrupt enable (when the I3C is acting as
      target)
    bitOffset: 18
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: HJIE
    description: hot-join interrupt enable (when the I3C is acting as controller)
    bitOffset: 19
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: WKPIE
    description: wakeup interrupt enable (when the I3C is acting as target)
    bitOffset: 21
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: GETIE
    description: GETxxx CCC interrupt enable (when the I3C is acting as target)
    bitOffset: 22
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: STAIE
    description: GETSTATUS CCC interrupt enable (when the I3C is acting as target)
    bitOffset: 23
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: DAUPDIE
    description: ENTDAA/RSTDAA/SETNEWDA CCC interrupt enable (when the I3C is acting
      as target)
    bitOffset: 24
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: MWLUPDIE
    description: SETMWL CCC interrupt enable (when the I3C is acting as target)
    bitOffset: 25
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: MRLUPDIE
    description: SETMRL CCC interrupt enable (when the I3C is acting as target)
    bitOffset: 26
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: RSTIE
    description: reset pattern interrupt enable (when the I3C is acting as target)
    bitOffset: 27
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: ASUPDIE
    description: ENTASx CCC interrupt enable (when the I3C is acting as target)
    bitOffset: 28
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: INTUPDIE
    description: ENEC/DISEC CCC interrupt enable (when the I3C is acting as target)
    bitOffset: 29
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: DEFIE
    description: DEFTGTS CCC interrupt enable (when the I3C is acting as target)
    bitOffset: 30
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: GRPIE
    description: DEFGRPA CCC interrupt enable (when the I3C is acting as target)
    bitOffset: 31
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
- name: I3C_CEVR
  displayName: I3C_CEVR
  description: I3C clear event register
  addressOffset: 88
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: CFCF
    description: clear frame complete flag (whatever the I3C is acting as controller/target)
    bitOffset: 9
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear I3C_EVR.FCF
      value: 1
  - name: CRXTGTENDF
    description: clear target-initiated read end flag (when the I3C is acting as controller)
    bitOffset: 10
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear I3C_EVR.RXTGTENDF
      value: 1
  - name: CERRF
    description: clear error flag (whatever the I3C is acting as controller/target)
    bitOffset: 11
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear I3C_EVR.ERRF
      value: 1
  - name: CIBIF
    description: clear IBI request flag (when the I3C is acting as controller)
    bitOffset: 15
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear I3C_EVR.IBIF
      value: 1
  - name: CIBIENDF
    description: clear IBI end flag (when the I3C is acting as target)
    bitOffset: 16
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear I3C_EVR.IBIENDF
      value: 1
  - name: CCRF
    description: clear controller-role request flag (when the I3C is acting as controller)
    bitOffset: 17
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear I3C_EVR.CRF
      value: 1
  - name: CCRUPDF
    description: clear controller-role update flag (when the I3C is acting as target)
    bitOffset: 18
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear I3C_EVR.CRUPDF
      value: 1
  - name: CHJF
    description: clear hot-join flag (when the I3C is acting as controller)
    bitOffset: 19
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear I3C_EVR.HJF
      value: 1
  - name: CWKPF
    description: clear wakeup flag (when the I3C is acting as target)
    bitOffset: 21
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear I3C_EVR.WKPF
      value: 1
  - name: CGETF
    description: clear GETxxx CCC flag (when the I3C is acting as target)
    bitOffset: 22
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear I3C_EVR.GETF
      value: 1
  - name: CSTAF
    description: clear GETSTATUS CCC flag (when the I3C is acting as target)
    bitOffset: 23
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear I3C_EVR.STAF
      value: 1
  - name: CDAUPDF
    description: clear ENTDAA/RSTDAA/SETNEWDA CCC flag (when the I3C is acting as
      target)
    bitOffset: 24
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear I3C_EVR.DAUPDF
      value: 1
  - name: CMWLUPDF
    description: clear SETMWL CCC flag (when the I3C is acting as target)
    bitOffset: 25
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear I3C_EVR.MWLUPDF
      value: 1
  - name: CMRLUPDF
    description: clear SETMRL CCC flag (when the I3C is acting as target)
    bitOffset: 26
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear I3C_EVR.MRLUPDF
      value: 1
  - name: CRSTF
    description: clear reset pattern flag (when the I3C is acting as target)
    bitOffset: 27
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear I3C_EVR.RSTF
      value: 1
  - name: CASUPDF
    description: clear ENTASx CCC flag (when the I3C is acting as target)
    bitOffset: 28
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear I3C_EVR.ASUPDF
      value: 1
  - name: CINTUPDF
    description: clear ENEC/DISEC CCC flag (when the I3C is acting as target)
    bitOffset: 29
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear I3C_EVR.CINTUPDF
      value: 1
  - name: CDEFF
    description: clear DEFTGTS CCC flag (when the I3C is acting as target)
    bitOffset: 30
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear I3C_EVR.DEFF
      value: 1
  - name: CGRPF
    description: clear DEFGRPA CCC flag (when the I3C is acting as target)
    bitOffset: 31
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear I3C_EVR.GRPF
      value: 1
- name: I3C_DEVR0
  displayName: I3C_DEVR0
  description: I3C own device characteristics register
  addressOffset: 96
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DAVAL
    description: "dynamic address is valid (when the I3C is acting as target)\nWhen\
      \ the I3C is acting as controller, this field can be written by software, for\
      \ validating its own dynamic address, for example before a controller-role hand-off.\n\
      When the I3C is acting as target, this field is asserted by hardware on the\
      \ acknowledge of the broadcast ENTDAA CCC or the direct SETNEWDA CCC, and this\
      \ field is cleared by hardware on the acknowledge of the broadcast RSTDAA CCC."
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: DA
    description: "7-bit dynamic address\nWhen the I3C is acting as controller, this\
      \ field can be written by software, for defining its own dynamic address.\n\
      When the I3C is acting as target, this field is updated by hardware on the reception\
      \ of either the broadcast ENTDAA CCC or the direct SETNEWDA CCC."
    bitOffset: 1
    bitWidth: 7
    access: read-write
  - name: IBIEN
    description: "IBI request enable (when the I3C is acting as target)\nThis field\
      \ is initially written by software when I3C_CFGR.EN=0, and is updated by hardware\
      \ on the reception of DISEC CCC with DISINT=1 (i.e. cleared) and the reception\
      \ of ENEC CCC with ENINT=1 (i.e. set)."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: IBI request disabled
      value: 0
    - name: B_0x1
      description: IBI request enabled
      value: 1
  - name: CREN
    description: "controller-role request enable (when the I3C is acting as target)\n\
      This field is initially written by software when I3C_CFGR.EN=0, and is updated\
      \ by hardware on the reception of DISEC CCC with DISCR=1 (i.e. cleared) and\
      \ the reception of ENEC CCC with ENCR=1 (i.e. set)."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: controller-role request disabled
      value: 0
    - name: B_0x1
      description: controller-role request enabled
      value: 1
  - name: HJEN
    description: "hot-join request enable (when the I3C is acting as target)\nThis\
      \ field is initially written by software when I3C_CFGR.EN=0, and is updated\
      \ by hardware on the reception of DISEC CCC with DISHJ=1 (i.e. cleared) and\
      \ the reception of ENEC CCC with ENHJ=1 (i.e. set)."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: hot-join request disabled
      value: 0
    - name: B_0x1
      description: hot-join request enabled
      value: 1
  - name: AS
    description: "activity state (when the I3C is acting as target)\nThis read field\
      \ is updated by hardware on the reception of a ENTASx CCC (enter activity state,\
      \ with x=0-3):"
    bitOffset: 20
    bitWidth: 2
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: activity state 0
      value: 0
    - name: B_0x1
      description: activity state 1
      value: 1
    - name: B_0x2
      description: activity state 2
      value: 2
    - name: B_0x3
      description: activity state 3
      value: 3
  - name: RSTACT
    description: "reset action/level on received reset pattern (when the I3C is acting\
      \ as target)\nThis read field is used by hardware on the reception of a direct\
      \ read RSTACT CCC in order to return the corresponding data byte on the I3C\
      \ bus.\nThis read field is updated by hardware on the reception of a broadcast\
      \ or direct write RSTACT CCC (target reset action)."
    bitOffset: 22
    bitWidth: 2
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no reset action
      value: 0
    - name: B_0x1
      description: 'first level of reset: the application software should either:'
      value: 1
    - name: B_0x2
      description: 'second level of reset: the application software should issue a
        warm reset, also known as'
      value: 2
    - name: B_0x3
      description: no reset action
      value: 3
  - name: RSTVAL
    description: "reset action is valid (when the I3C is acting as target)\nThis read\
      \ bit is asserted by hardware to indicate that the RTSACT[1:0] field has been\
      \ updated on the reception of a broadcast or direct write RSTACT CCC (target\
      \ reset action) and is valid.\nThis field is cleared by hardware when the target\
      \ receives a frame start.\nIf RSTVAL=1: when the RSTF is asserted (and/or the\
      \ corresponding interrupt if enabled), I3C_DEVR0.RSTACT[1:0] dictates the reset\
      \ action to be performed by the software if any.\nIf RSTVAL=0: when the RSTF\
      \ is asserted (and/or the corresponding interrupt if enabled), the software\
      \ should issue an I3C reset after a first detected reset pattern, and a system\
      \ reset on the second one."
    bitOffset: 24
    bitWidth: 1
    access: read-only
- name: I3C_DEVR1
  displayName: I3C_DEVR1
  description: I3C device 1 characteristics register
  addressOffset: 100
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DA
    description: "assigned I3C dynamic address to target x (when the I3C is acting\
      \ as controller)\nWhen the I3C is acting as controller, this field should be\
      \ written by software to store the 7-bit dynamic address that the controller\
      \ sends via a broadcast ENTDAA or a direct SETNEWDA CCC which has been acknowledged\
      \ by the target x.\nWriting to this field has no impact when the read field\
      \ I3C_DEVRx.DIS=1."
    bitOffset: 1
    bitWidth: 7
    access: read-write
  - name: IBIACK
    description: "IBI request acknowledge (when the I3C is acting as controller)\n\
      When the I3C is acting as controller, this bit is written by software to define\
      \ the acknowledge policy to be applied on the I3C bus on the reception of a\
      \ IBI request from target x:\n- After the NACK, the message continues as initially\
      \ programmed (the target is aware of the NACK and can emit another IBI request\
      \ later on)\n- The field DIS is asserted by hardware to protect DA[6:0] from\
      \ being modified by software meanwhile the hardware can store internally the\
      \ current DA[6:0] into the kernel clock domain.\n- After the ACK, the controller\
      \ logs the IBI payload data, if any, depending on I3C_DEVRx.IBIDEN.\n- The software\
      \ is notified by the IBI flag (i.e. I3C_EVR.IBIF=1) and/or the corresponding\
      \ interrupt if enabled;\n- Independently from IBIACK configuration for this\
      \ or other devices, further IBI request(s) are NACKed until IBI request flag\
      \ (i.e. I3C_EVR.IBIF) and controller-role request flag (i.e. I3C_EVR.CRF) are\
      \ both cleared."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: an IBI request from target x is to be NACKed
      value: 0
    - name: B_0x1
      description: an IBI request (with 7-bit dynamic address DA[6:0]) from target
        x is to be ACKed
      value: 1
  - name: CRACK
    description: "controller-role request acknowledge (when the I3C is acting as controller)\n\
      When the I3C is acting as controller, this bit is written by software to define\
      \ the acknowledge policy to be applied on the I3C bus on the reception of a\
      \ controller-role request from target x:\nAfter the NACK, the message continues\
      \ as initially programmed (the target is aware of the NACK and can emit another\
      \ controller-role request later on)\n- The field DIS is asserted by hardware\
      \ to protect DA[6:0] from being modified by software meanwhile the hardware\
      \ can store internally the current DA[6:0] into the kernel clock domain.\n-\
      \ After the ACK, the message continues as initially programmed. The software\
      \ is notified by the controller-role request flag (i.e. I3C_EVR.CRF=1) and/or\
      \ the corresponding interrupt if enabled; For effectively granting the controller-role\
      \ to the requesting secondary controller, software should issue a GETACCCR (formerly\
      \ known as GETACCMST), followed by a STOP.\n- Independently of CRACK configuration\
      \ for this or other devices, further controller-role request(s) are NACKed until\
      \ controller-role request flag (i.e. I3C_EVR.CRF) and IBI flag (i.e. I3C_EVR.IBIF)\
      \ are both cleared."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: a controller-role request from target x is to be NACKed
      value: 0
    - name: B_0x1
      description: a controller-role request (with 7-bit dynamic address DA[6:0])
        from target x is to be ACKed
      value: 1
  - name: IBIDEN
    description: "IBI data enable (when the I3C is acting as controller)\nWhen the\
      \ I3C is acting as controller, this bit should be written by software to store\
      \ the BCR[2] bit as received from the target x during broadcast ENTDAA or direct\
      \ GETBCR CCC via the received I3C_RDR.\nWriting to this field has no impact\
      \ when the read field I3C_DEVRx.DIS=1."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no data byte follows the acknowledged IBI from target x
      value: 0
    - name: B_0x1
      description: the mandatory data byte MDB[7:0] follows the acknowledged IBI from
        target x
      value: 1
  - name: SUSP
    description: "suspend/stop I3C transfer on received IBI (when the I3C is acting\
      \ as controller)\nWhen the I3C is acting as controller, this bit is used to\
      \ receive an IBI from target x with pending read notification feature (i.e.\
      \ with received MDB[7:5]=3'b101).\nIf this bit is set, when an IBI is received\
      \ (i.e. I3C_EVR.IBIF=1), a Stop is emitted on the I3C bus and the C-FIFO is\
      \ automatically flushed by hardware; to avoid a next private read communication\
      \ issue if a previous private read message to the target x was stored in the\
      \ C-FIFO."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: I3C transfer is not stopped and C-FIFO is not flushed
      value: 0
    - name: B_0x1
      description: I3C transfer is stopped and C-FIFO is flushed on a received IBI
        request from target x
      value: 1
  - name: DIS
    description: "DA[6:0] write disabled (when the I3C is acting as controller)\n\
      When the I3C is acting as controller, once that software set IBIACK=1 or CRACK=1,\
      \ this read bit is set by hardware (i.e. DIS=1) to lock the configured DA[6:0]\
      \ and IBIDEN values.\nThen, to be able to next modify DA[6:0] or IBIDEN, the\
      \ software must wait for this field DIS to be de-asserted by hardware (i.e.\
      \ polling on DIS=0) before modifying these two assigned values to the target\
      \ x. Indeed, the target may be requesting an IBI or a controller-role meanwhile\
      \ the controller intends to modify DA[6:0] or IBIDEN."
    bitOffset: 31
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: write to I3C_DEVRx.DA[7:0] and to I3C_DEVRx.IBIDEN is allowed
      value: 0
    - name: B_0x1
      description: write I3C_DEVRx.DA[7:0] and to I3C_DEVRx.IBIDEN is disabled/locked
      value: 1
- name: I3C_DEVR2
  displayName: I3C_DEVR2
  description: I3C device 2 characteristics register
  addressOffset: 104
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DA
    description: "assigned I3C dynamic address to target x (when the I3C is acting\
      \ as controller)\nWhen the I3C is acting as controller, this field should be\
      \ written by software to store the 7-bit dynamic address that the controller\
      \ sends via a broadcast ENTDAA or a direct SETNEWDA CCC which has been acknowledged\
      \ by the target x.\nWriting to this field has no impact when the read field\
      \ I3C_DEVRx.DIS=1."
    bitOffset: 1
    bitWidth: 7
    access: read-write
  - name: IBIACK
    description: "IBI request acknowledge (when the I3C is acting as controller)\n\
      When the I3C is acting as controller, this bit is written by software to define\
      \ the acknowledge policy to be applied on the I3C bus on the reception of a\
      \ IBI request from target x:\n- After the NACK, the message continues as initially\
      \ programmed (the target is aware of the NACK and can emit another IBI request\
      \ later on)\n- The field DIS is asserted by hardware to protect DA[6:0] from\
      \ being modified by software meanwhile the hardware can store internally the\
      \ current DA[6:0] into the kernel clock domain.\n- After the ACK, the controller\
      \ logs the IBI payload data, if any, depending on I3C_DEVRx.IBIDEN.\n- The software\
      \ is notified by the IBI flag (i.e. I3C_EVR.IBIF=1) and/or the corresponding\
      \ interrupt if enabled;\n- Independently from IBIACK configuration for this\
      \ or other devices, further IBI request(s) are NACKed until IBI request flag\
      \ (i.e. I3C_EVR.IBIF) and controller-role request flag (i.e. I3C_EVR.CRF) are\
      \ both cleared."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: an IBI request from target x is to be NACKed
      value: 0
    - name: B_0x1
      description: an IBI request (with 7-bit dynamic address DA[6:0]) from target
        x is to be ACKed
      value: 1
  - name: CRACK
    description: "controller-role request acknowledge (when the I3C is acting as controller)\n\
      When the I3C is acting as controller, this bit is written by software to define\
      \ the acknowledge policy to be applied on the I3C bus on the reception of a\
      \ controller-role request from target x:\nAfter the NACK, the message continues\
      \ as initially programmed (the target is aware of the NACK and can emit another\
      \ controller-role request later on)\n- The field DIS is asserted by hardware\
      \ to protect DA[6:0] from being modified by software meanwhile the hardware\
      \ can store internally the current DA[6:0] into the kernel clock domain.\n-\
      \ After the ACK, the message continues as initially programmed. The software\
      \ is notified by the controller-role request flag (i.e. I3C_EVR.CRF=1) and/or\
      \ the corresponding interrupt if enabled; For effectively granting the controller-role\
      \ to the requesting secondary controller, software should issue a GETACCCR (formerly\
      \ known as GETACCMST), followed by a STOP.\n- Independently of CRACK configuration\
      \ for this or other devices, further controller-role request(s) are NACKed until\
      \ controller-role request flag (i.e. I3C_EVR.CRF) and IBI flag (i.e. I3C_EVR.IBIF)\
      \ are both cleared."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: a controller-role request from target x is to be NACKed
      value: 0
    - name: B_0x1
      description: a controller-role request (with 7-bit dynamic address DA[6:0])
        from target x is to be ACKed
      value: 1
  - name: IBIDEN
    description: "IBI data enable (when the I3C is acting as controller)\nWhen the\
      \ I3C is acting as controller, this bit should be written by software to store\
      \ the BCR[2] bit as received from the target x during broadcast ENTDAA or direct\
      \ GETBCR CCC via the received I3C_RDR.\nWriting to this field has no impact\
      \ when the read field I3C_DEVRx.DIS=1."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no data byte follows the acknowledged IBI from target x
      value: 0
    - name: B_0x1
      description: the mandatory data byte MDB[7:0] follows the acknowledged IBI from
        target x
      value: 1
  - name: SUSP
    description: "suspend/stop I3C transfer on received IBI (when the I3C is acting\
      \ as controller)\nWhen the I3C is acting as controller, this bit is used to\
      \ receive an IBI from target x with pending read notification feature (i.e.\
      \ with received MDB[7:5]=3'b101).\nIf this bit is set, when an IBI is received\
      \ (i.e. I3C_EVR.IBIF=1), a Stop is emitted on the I3C bus and the C-FIFO is\
      \ automatically flushed by hardware; to avoid a next private read communication\
      \ issue if a previous private read message to the target x was stored in the\
      \ C-FIFO."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: I3C transfer is not stopped and C-FIFO is not flushed
      value: 0
    - name: B_0x1
      description: I3C transfer is stopped and C-FIFO is flushed on a received IBI
        request from target x
      value: 1
  - name: DIS
    description: "DA[6:0] write disabled (when the I3C is acting as controller)\n\
      When the I3C is acting as controller, once that software set IBIACK=1 or CRACK=1,\
      \ this read bit is set by hardware (i.e. DIS=1) to lock the configured DA[6:0]\
      \ and IBIDEN values.\nThen, to be able to next modify DA[6:0] or IBIDEN, the\
      \ software must wait for this field DIS to be de-asserted by hardware (i.e.\
      \ polling on DIS=0) before modifying these two assigned values to the target\
      \ x. Indeed, the target may be requesting an IBI or a controller-role meanwhile\
      \ the controller intends to modify DA[6:0] or IBIDEN."
    bitOffset: 31
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: write to I3C_DEVRx.DA[7:0] and to I3C_DEVRx.IBIDEN is allowed
      value: 0
    - name: B_0x1
      description: write I3C_DEVRx.DA[7:0] and to I3C_DEVRx.IBIDEN is disabled/locked
      value: 1
- name: I3C_DEVR3
  displayName: I3C_DEVR3
  description: I3C device 3 characteristics register
  addressOffset: 108
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DA
    description: "assigned I3C dynamic address to target x (when the I3C is acting\
      \ as controller)\nWhen the I3C is acting as controller, this field should be\
      \ written by software to store the 7-bit dynamic address that the controller\
      \ sends via a broadcast ENTDAA or a direct SETNEWDA CCC which has been acknowledged\
      \ by the target x.\nWriting to this field has no impact when the read field\
      \ I3C_DEVRx.DIS=1."
    bitOffset: 1
    bitWidth: 7
    access: read-write
  - name: IBIACK
    description: "IBI request acknowledge (when the I3C is acting as controller)\n\
      When the I3C is acting as controller, this bit is written by software to define\
      \ the acknowledge policy to be applied on the I3C bus on the reception of a\
      \ IBI request from target x:\n- After the NACK, the message continues as initially\
      \ programmed (the target is aware of the NACK and can emit another IBI request\
      \ later on)\n- The field DIS is asserted by hardware to protect DA[6:0] from\
      \ being modified by software meanwhile the hardware can store internally the\
      \ current DA[6:0] into the kernel clock domain.\n- After the ACK, the controller\
      \ logs the IBI payload data, if any, depending on I3C_DEVRx.IBIDEN.\n- The software\
      \ is notified by the IBI flag (i.e. I3C_EVR.IBIF=1) and/or the corresponding\
      \ interrupt if enabled;\n- Independently from IBIACK configuration for this\
      \ or other devices, further IBI request(s) are NACKed until IBI request flag\
      \ (i.e. I3C_EVR.IBIF) and controller-role request flag (i.e. I3C_EVR.CRF) are\
      \ both cleared."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: an IBI request from target x is to be NACKed
      value: 0
    - name: B_0x1
      description: an IBI request (with 7-bit dynamic address DA[6:0]) from target
        x is to be ACKed
      value: 1
  - name: CRACK
    description: "controller-role request acknowledge (when the I3C is acting as controller)\n\
      When the I3C is acting as controller, this bit is written by software to define\
      \ the acknowledge policy to be applied on the I3C bus on the reception of a\
      \ controller-role request from target x:\nAfter the NACK, the message continues\
      \ as initially programmed (the target is aware of the NACK and can emit another\
      \ controller-role request later on)\n- The field DIS is asserted by hardware\
      \ to protect DA[6:0] from being modified by software meanwhile the hardware\
      \ can store internally the current DA[6:0] into the kernel clock domain.\n-\
      \ After the ACK, the message continues as initially programmed. The software\
      \ is notified by the controller-role request flag (i.e. I3C_EVR.CRF=1) and/or\
      \ the corresponding interrupt if enabled; For effectively granting the controller-role\
      \ to the requesting secondary controller, software should issue a GETACCCR (formerly\
      \ known as GETACCMST), followed by a STOP.\n- Independently of CRACK configuration\
      \ for this or other devices, further controller-role request(s) are NACKed until\
      \ controller-role request flag (i.e. I3C_EVR.CRF) and IBI flag (i.e. I3C_EVR.IBIF)\
      \ are both cleared."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: a controller-role request from target x is to be NACKed
      value: 0
    - name: B_0x1
      description: a controller-role request (with 7-bit dynamic address DA[6:0])
        from target x is to be ACKed
      value: 1
  - name: IBIDEN
    description: "IBI data enable (when the I3C is acting as controller)\nWhen the\
      \ I3C is acting as controller, this bit should be written by software to store\
      \ the BCR[2] bit as received from the target x during broadcast ENTDAA or direct\
      \ GETBCR CCC via the received I3C_RDR.\nWriting to this field has no impact\
      \ when the read field I3C_DEVRx.DIS=1."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no data byte follows the acknowledged IBI from target x
      value: 0
    - name: B_0x1
      description: the mandatory data byte MDB[7:0] follows the acknowledged IBI from
        target x
      value: 1
  - name: SUSP
    description: "suspend/stop I3C transfer on received IBI (when the I3C is acting\
      \ as controller)\nWhen the I3C is acting as controller, this bit is used to\
      \ receive an IBI from target x with pending read notification feature (i.e.\
      \ with received MDB[7:5]=3'b101).\nIf this bit is set, when an IBI is received\
      \ (i.e. I3C_EVR.IBIF=1), a Stop is emitted on the I3C bus and the C-FIFO is\
      \ automatically flushed by hardware; to avoid a next private read communication\
      \ issue if a previous private read message to the target x was stored in the\
      \ C-FIFO."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: I3C transfer is not stopped and C-FIFO is not flushed
      value: 0
    - name: B_0x1
      description: I3C transfer is stopped and C-FIFO is flushed on a received IBI
        request from target x
      value: 1
  - name: DIS
    description: "DA[6:0] write disabled (when the I3C is acting as controller)\n\
      When the I3C is acting as controller, once that software set IBIACK=1 or CRACK=1,\
      \ this read bit is set by hardware (i.e. DIS=1) to lock the configured DA[6:0]\
      \ and IBIDEN values.\nThen, to be able to next modify DA[6:0] or IBIDEN, the\
      \ software must wait for this field DIS to be de-asserted by hardware (i.e.\
      \ polling on DIS=0) before modifying these two assigned values to the target\
      \ x. Indeed, the target may be requesting an IBI or a controller-role meanwhile\
      \ the controller intends to modify DA[6:0] or IBIDEN."
    bitOffset: 31
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: write to I3C_DEVRx.DA[7:0] and to I3C_DEVRx.IBIDEN is allowed
      value: 0
    - name: B_0x1
      description: write I3C_DEVRx.DA[7:0] and to I3C_DEVRx.IBIDEN is disabled/locked
      value: 1
- name: I3C_DEVR4
  displayName: I3C_DEVR4
  description: I3C device 4 characteristics register
  addressOffset: 112
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DA
    description: "assigned I3C dynamic address to target x (when the I3C is acting\
      \ as controller)\nWhen the I3C is acting as controller, this field should be\
      \ written by software to store the 7-bit dynamic address that the controller\
      \ sends via a broadcast ENTDAA or a direct SETNEWDA CCC which has been acknowledged\
      \ by the target x.\nWriting to this field has no impact when the read field\
      \ I3C_DEVRx.DIS=1."
    bitOffset: 1
    bitWidth: 7
    access: read-write
  - name: IBIACK
    description: "IBI request acknowledge (when the I3C is acting as controller)\n\
      When the I3C is acting as controller, this bit is written by software to define\
      \ the acknowledge policy to be applied on the I3C bus on the reception of a\
      \ IBI request from target x:\n- After the NACK, the message continues as initially\
      \ programmed (the target is aware of the NACK and can emit another IBI request\
      \ later on)\n- The field DIS is asserted by hardware to protect DA[6:0] from\
      \ being modified by software meanwhile the hardware can store internally the\
      \ current DA[6:0] into the kernel clock domain.\n- After the ACK, the controller\
      \ logs the IBI payload data, if any, depending on I3C_DEVRx.IBIDEN.\n- The software\
      \ is notified by the IBI flag (i.e. I3C_EVR.IBIF=1) and/or the corresponding\
      \ interrupt if enabled;\n- Independently from IBIACK configuration for this\
      \ or other devices, further IBI request(s) are NACKed until IBI request flag\
      \ (i.e. I3C_EVR.IBIF) and controller-role request flag (i.e. I3C_EVR.CRF) are\
      \ both cleared."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: an IBI request from target x is to be NACKed
      value: 0
    - name: B_0x1
      description: an IBI request (with 7-bit dynamic address DA[6:0]) from target
        x is to be ACKed
      value: 1
  - name: CRACK
    description: "controller-role request acknowledge (when the I3C is acting as controller)\n\
      When the I3C is acting as controller, this bit is written by software to define\
      \ the acknowledge policy to be applied on the I3C bus on the reception of a\
      \ controller-role request from target x:\nAfter the NACK, the message continues\
      \ as initially programmed (the target is aware of the NACK and can emit another\
      \ controller-role request later on)\n- The field DIS is asserted by hardware\
      \ to protect DA[6:0] from being modified by software meanwhile the hardware\
      \ can store internally the current DA[6:0] into the kernel clock domain.\n-\
      \ After the ACK, the message continues as initially programmed. The software\
      \ is notified by the controller-role request flag (i.e. I3C_EVR.CRF=1) and/or\
      \ the corresponding interrupt if enabled; For effectively granting the controller-role\
      \ to the requesting secondary controller, software should issue a GETACCCR (formerly\
      \ known as GETACCMST), followed by a STOP.\n- Independently of CRACK configuration\
      \ for this or other devices, further controller-role request(s) are NACKed until\
      \ controller-role request flag (i.e. I3C_EVR.CRF) and IBI flag (i.e. I3C_EVR.IBIF)\
      \ are both cleared."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: a controller-role request from target x is to be NACKed
      value: 0
    - name: B_0x1
      description: a controller-role request (with 7-bit dynamic address DA[6:0])
        from target x is to be ACKed
      value: 1
  - name: IBIDEN
    description: "IBI data enable (when the I3C is acting as controller)\nWhen the\
      \ I3C is acting as controller, this bit should be written by software to store\
      \ the BCR[2] bit as received from the target x during broadcast ENTDAA or direct\
      \ GETBCR CCC via the received I3C_RDR.\nWriting to this field has no impact\
      \ when the read field I3C_DEVRx.DIS=1."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no data byte follows the acknowledged IBI from target x
      value: 0
    - name: B_0x1
      description: the mandatory data byte MDB[7:0] follows the acknowledged IBI from
        target x
      value: 1
  - name: SUSP
    description: "suspend/stop I3C transfer on received IBI (when the I3C is acting\
      \ as controller)\nWhen the I3C is acting as controller, this bit is used to\
      \ receive an IBI from target x with pending read notification feature (i.e.\
      \ with received MDB[7:5]=3'b101).\nIf this bit is set, when an IBI is received\
      \ (i.e. I3C_EVR.IBIF=1), a Stop is emitted on the I3C bus and the C-FIFO is\
      \ automatically flushed by hardware; to avoid a next private read communication\
      \ issue if a previous private read message to the target x was stored in the\
      \ C-FIFO."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: I3C transfer is not stopped and C-FIFO is not flushed
      value: 0
    - name: B_0x1
      description: I3C transfer is stopped and C-FIFO is flushed on a received IBI
        request from target x
      value: 1
  - name: DIS
    description: "DA[6:0] write disabled (when the I3C is acting as controller)\n\
      When the I3C is acting as controller, once that software set IBIACK=1 or CRACK=1,\
      \ this read bit is set by hardware (i.e. DIS=1) to lock the configured DA[6:0]\
      \ and IBIDEN values.\nThen, to be able to next modify DA[6:0] or IBIDEN, the\
      \ software must wait for this field DIS to be de-asserted by hardware (i.e.\
      \ polling on DIS=0) before modifying these two assigned values to the target\
      \ x. Indeed, the target may be requesting an IBI or a controller-role meanwhile\
      \ the controller intends to modify DA[6:0] or IBIDEN."
    bitOffset: 31
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: write to I3C_DEVRx.DA[7:0] and to I3C_DEVRx.IBIDEN is allowed
      value: 0
    - name: B_0x1
      description: write I3C_DEVRx.DA[7:0] and to I3C_DEVRx.IBIDEN is disabled/locked
      value: 1
- name: I3C_MAXRLR
  displayName: I3C_MAXRLR
  description: I3C maximum read length register
  addressOffset: 144
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: MRL
    description: "maximum data read length (when I3C is acting as target)\nThis field\
      \ is initially written by software when I3C_CFGR.EN=0 and updated by hardware\
      \ on the reception of SETMRL command (with potentially also updated IBIP[2:0]).\n\
      Software is notified of a MRL update by the I3C_EVR.MRLUPF and the corresponding\
      \ interrupt if enabled.\nThis field is used by hardware to return the value\
      \ on the I3C bus when the target receives a GETMRL CCC."
    bitOffset: 0
    bitWidth: 16
    access: read-write
  - name: IBIP
    description: "IBI payload data size, in bytes (when I3C is acting as target)\n\
      This field is initially written by software when I3C_CFGR.EN=0 to set the number\
      \ of data bytes to be sent to the controller after an IBI request has been acknowledged.This\
      \ field may be updated by hardware on the reception of SETMRL command (which\
      \ potentially also updated IBIP[2:0]).\nSoftware is notified of a MRL update\
      \ by the I3C_EVR.MRLUPF and the corresponding interrupt if enabled.\nothers:\
      \ same as 100"
    bitOffset: 16
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: null payload data size (only allowed when IC3_BCR.BCR2=0)
      value: 0
    - name: B_0x1
      description: 1 byte (i.e. mandatory data byte MDB[7:0]
      value: 1
    - name: B_0x2
      description: 2 bytes (including first MDB[7:0])
      value: 2
    - name: B_0x3
      description: 3 bytes (including first MDB[7:0])
      value: 3
    - name: B_0x4
      description: 4 bytes (including first MDB[7:0])
      value: 4
- name: I3C_MAXWLR
  displayName: I3C_MAXWLR
  description: I3C maximum write length register
  addressOffset: 148
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: MWL
    description: "maximum data write length (when I3C is acting as target)\nThis field\
      \ is initially written by software when I3C_CFGR.EN=0 and updated by hardware\
      \ on the reception of SETMWL command.\nSoftware is notified of a MWL update\
      \ by the I3C_EVR.MWLUPF and the corresponding interrupt if enabled.\nThis field\
      \ is used by hardware to return the value on the I3C bus when the target receives\
      \ a GETMWL CCC."
    bitOffset: 0
    bitWidth: 16
    access: read-write
- name: I3C_TIMINGR0
  displayName: I3C_TIMINGR0
  description: I3C timing register 0
  addressOffset: 160
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SCLL_PP
    description: "SCL low duration in I3C push-pull phases, in number of kernel clocks\
      \ cycles:\ntSCLL_PP = (SCLL_PP + 1) x tI3CCLK\nSCLL_PP is used to generate tLOW\
      \ (I3C) timing."
    bitOffset: 0
    bitWidth: 8
    access: read-write
  - name: SCLH_I3C
    description: "SCL high duration, used for I3C messages (both in push-pull and\
      \ open-drain phases), in number of kernel clocks cycles:\ntSCLH_I3C = (SCLH_I3C\
      \ + 1) x tI3CCLK\nSCLH_I3C is used to generate both tHIGH (I3C) and tHIGH_MIXED\
      \ timings."
    bitOffset: 8
    bitWidth: 8
    access: read-write
  - name: SCLL_OD
    description: "SCL low duration in open-drain phases, used for legacy I2C commands\
      \ and for I3C open-drain phases (address header phase following a START, not\
      \ a Repeated START), in number of kernel clocks cycles:\ntSCLL_OD = (SCLL_OD\
      \ + 1) x tI3CCLK\nSCLL_OD is used to generate both tLOW (I2C) and tLOW_OD timings\
      \ (max. of the two)."
    bitOffset: 16
    bitWidth: 8
    access: read-write
  - name: SCLH_I2C
    description: "SCL high duration, used for legacy I2C commands, in number of kernel\
      \ clocks cycles:\ntSCLH_I2C = (SCLH_I2C + 1) x tI3CCLK\nSCLH_I2C is used to\
      \ generate tHIGH (I2C) timing."
    bitOffset: 24
    bitWidth: 8
    access: read-write
- name: I3C_TIMINGR1
  displayName: I3C_TIMINGR1
  description: I3C timing register 1
  addressOffset: 164
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: AVAL
    description: "number of kernel clock cycles, that is used whatever I3C is acting\
      \ as controller or target, to set the following MIPI I3C timings, like bus available\
      \ condition time:\nWhen the I3C is acting as target:\nfor bus available condition\
      \ time: it must wait for (bus available condition) time to be elapsed after\
      \ a stop and before issuing a start request for an IBI or a controller-role\
      \ request (i.e. bus free condition is sustained for at least tAVAL). refer to\
      \ MIPI timing tAVAL = 1  s. This timing is defined by:\ntAVAL = (AVAL[7:0] +\
      \ 2) x tI3CCLK\nfor bus idle condition time: it must wait for (bus idle condition)\
      \ time to be elapsed after that both SDA and SCL are continuously high and stable\
      \ before issuing a hot-join event. Refer to MIPI v1.1 timing tIDLE = 200  s\
      \ . This timing is defined by:\ntIDLE = (AVAL[7:0] + 2) x 200 x tI3CCLK\nWhen\
      \ the I3C is acting as controller, it can not stall the clock beyond a maximum\
      \ stall time (i.e. stall the SCL clock low), as follows:\non first bit of assigned\
      \ address during dynamic address assignment: it can not stall the clock beyond\
      \ the MIPI timing tSTALLDAA = 15 ms. This timing is defined by:\ntSTALLDAA =\
      \ (AVAL[7:0] + 1) x 15000 x tI3CCLK\non ACK/NACK phase of I3C/I2C transfer,\
      \ on parity bit of write data transfer, on transition bit of I3C read transfer:\
      \ it can not stall the clock beyond the MIPI timing tSTALL = 100  s. This timing\
      \ is defined by:\ntSTALL = (AVAL[7:0] + 1) x 100 x tI3CCLK\nWhatever the I3C\
      \ is acting as controller or as (controller-capable) target, during a controller-role\
      \ hand-off procedure:\nThe new controller must wait for a time (refer to MIPI\
      \ timing tNEWCRLock) before pulling SDA low (i.e. issuing a start). And the\
      \ active controller must wait for the same time while monitoring new controller\
      \ and before testing the new controller by pulling SDA low. This time to wait\
      \ is dependent on the defined I3C_TIMINGR1.ANSCR[1:0], as follows:\nIf ASNCR[1:0]=00:\
      \ tNEWCRLock = (AVAL[7:0] + 1)  x tI3CCLK\nIf ASNCR[1:0]=01: tNEWCRLock = (AVAL[7:0]\
      \ + 1) x 100 x tI3CCLK\nIf ASNCR[1:0]=10: tNEWCRLock = (AVAL[7:0] + 1) x 2000\
      \ x tI3CCLK\nIf ASNCR[1:0]=11: tNEWCRLock = (AVAL[7:0] + 1) x 50000 x tI3CCLK"
    bitOffset: 0
    bitWidth: 8
    access: read-write
  - name: ASNCR
    description: "activity state of the new controller (when I3C is acting as active-\
      \ controller)\nThis field indicates the time to wait before being accessed as\
      \ new target, refer to the other field AVAL[7:0].\nThis field can be modified\
      \ only when the I3C is acting as controller."
    bitOffset: 8
    bitWidth: 2
    access: read-write
  - name: FREE
    description: number of kernel clocks cycles that is used to set some MIPI timings
      like bus free condition time (when the I3C is acting as controller)
    bitOffset: 16
    bitWidth: 7
    access: read-write
  - name: SDA_HD
    description: 'SDA hold time (when the I3C is acting as controller), in number
      of kernel clocks cycles (refer to MIPI timing SDA hold time in push-pull tHD_PP):'
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SDA hold time = 0,5 x tI3CCLK
      value: 0
    - name: B_0x1
      description: SDA hold time = 1,5 x tI3CCLK
      value: 1
- name: I3C_TIMINGR2
  displayName: I3C_TIMINGR2
  description: I3C timing register 2
  addressOffset: 168
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: STALLT
    description: "Controller clock stall on T-bit phase of Data enable\nThe SCL is\
      \ stalled during STALL x tSCLL_PP in the T-bit phase (before 9th bit). This\
      \ allows the target to prepare data to be sent."
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: STALLD
    description: "controller clock stall on PAR phase of Data enable\nThe SCL is stalled\
      \ during STALL x tSCLL_PP in the T-bit phase (before 9th bit). This allows the\
      \ target to read received data."
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: STALLC
    description: "controller clock stall on PAR phase of CCC enable\nThe SCL is stalled\
      \ during STALL x tSCLL_PP in the T-bit phase of common command code (before\
      \ 9th bit). This allows the target to decode the command."
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: STALLA
    description: "controller clock stall enable on ACK phase\nThe SCL is stalled (during\
      \ tSCLL_STALLas defined by STALL)  in the address ACK/NACK phase (before 9th\
      \ bit). This allows the target to prepare data or the controller to respond\
      \ to target interrupt."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no stall
      value: 0
    - name: B_0x1
      description: stall enabled
      value: 1
  - name: STALL
    description: "controller clock stall time, in number of kernel clock cycles\n\
      tSCLL_STALL = STALL x tI3CCLK"
    bitOffset: 8
    bitWidth: 8
    access: read-write
- name: I3C_BCR
  displayName: I3C_BCR
  description: I3C bus characteristics register
  addressOffset: 192
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: BCR0
    description: max data speed limitation
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no limitation
      value: 0
    - name: B_0x1
      description: limitation, as described by I3C_GETMXDSR.
      value: 1
  - name: BCR2
    description: in-band interrupt (IBI) payload
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no data byte follows the accepted IBI
      value: 0
    - name: B_0x1
      description: at least one mandatory data byte follows the accepted IBI (and
        at most 4 data bytes)
      value: 1
  - name: BCR6
    description: controller capable
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: I3C target (no controller capable)
      value: 0
    - name: B_0x1
      description: I3C controller capable
      value: 1
- name: I3C_DCR
  displayName: I3C_DCR
  description: I3C device characteristics register
  addressOffset: 196
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DCR
    description: "device characteristics ID\nothers: ID to describe the type of the\
      \ I3C sensor/device\nNote: The latest MIPI DCR ID assignments are available\
      \ at: https://www.mipi.org/MIPI_I3C_device_characteristics_register"
    bitOffset: 0
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: generic device (for v1.0 devices)
      value: 0
- name: I3C_GETCAPR
  displayName: I3C_GETCAPR
  description: I3C get capability register
  addressOffset: 200
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: CAPPEND
    description: "IBI MDB support for pending read notification\nThis bit is written\
      \ by software during bus initialization (i.e. I3C_CFGR.EN=0) and indicates the\
      \ support (or not) of the pending read notification via the IBI MDB[7:0] value.\n\
      This bit is used to return the GETCAP3 byte in response to the GETCAPS CCC format\
      \ 1."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: this I3C when acting as target sends an IBI request without a mandatory
        data byte value indicating a pending read notification
      value: 0
    - name: B_0x1
      description: this I3C when acting as target sends an IBI request with a mandatory
        data byte value (i.e. a MDB[7:5]=101) indicating a pending read notification
      value: 1
- name: I3C_CRCAPR
  displayName: I3C_CRCAPR
  description: I3C controller-role capability register
  addressOffset: 204
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: CAPDHOFF
    description: "delayed controller-role hand-off\nThis bit is written by software\
      \ during bus initialization (i.e. I3C_CFGR.EN=0) and indicates if this target\
      \ I3C may need additional time to process a controller-role hand-off requested\
      \ by the current controller.\nThis bit is used to return the CRCAP2 byte in\
      \ response to the GETCAPS CCC format 2."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: this I3C does not needs additional time to process a controller-role
        hand-off
      value: 0
    - name: B_0x1
      description: this I3C needs additional time to process a controller-role hand-off
      value: 1
  - name: CAPGRP
    description: "group management support (when acting as controller)\nThis bit is\
      \ written by software during bus initialization (i.e. I3C_CFGR.EN=0) and indicates\
      \ if the I3C is able to support group management when it acts as a controller\
      \ (after controller-role hand-off) via emitted DEFGRPA, RSTGRPA, and SETGRPA\
      \ CCC.\nThis bit is used to return the CRCAP1 byte in response to the GETCAPS\
      \ CCC format 2."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: this I3C does not support group address capabilities
      value: 0
    - name: B_0x1
      description: this I3C supports group address capabilities (when becoming controller)
      value: 1
- name: I3C_GETMXDSR
  displayName: I3C_GETMXDSR
  description: I3C get capability register
  addressOffset: 208
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: HOFFAS
    description: "controller hand-off activity state\nThis bit is written by software\
      \ during bus initialization (i.e. I3C_CFGR.EN=0) and indicates in which initial\
      \ activity state the (other) current controller should expect the I3C bus after\
      \ a controller-role hand-off to this controller-capable I3C, when returning\
      \ the defining byte CRHDLY (0x91) to a GETMXDS CCC.\nThis 2-bit field is used\
      \ to return the CRHDLY1 byte in response to the GETCAPS CCC format 3, in order\
      \ to state which is the activity state of this I3C when becoming controller\
      \ after a controller-role hand-off, and consequently the time the former controller\
      \ should wait before testing this I3C to be confirmed its ownership."
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: activity state 0 is the initial activity state of this I3C before
        and when becoming controller
      value: 0
    - name: B_0x1
      description: activity state 1 is the initial activity state of this I3C when
        becoming controller
      value: 1
    - name: B_0x2
      description: activity state 2 is the initial activity state of this I3C when
        becoming controller
      value: 2
    - name: B_0x3
      description: activity state 3 is the initial activity state of this I3C when
        becoming controller
      value: 3
  - name: FMT
    description: "GETMXDS CCC format\nThis field is written by software during bus\
      \ initialization (i.e. I3C_CFGR.EN=0) and indicates how is returned the GETMXDS\
      \ format 1 (without MaxRdTurn) and format 2 (with MaxRdTurn).\nThis bit is used\
      \ to return the 2-byte format 1 (MaxWr, MaxRd) or 5-byte format 2 (MaxWr, MaxRd,\
      \ 3-byte MaxRdTurn) byte in response to the GETCAPS CCC.\n- 3-byte MaxRdTurn\
      \ is returned with MSB=0, middle byte=0 and LSB=RDTURN[7:0].\n- Max read turnaround\
      \ time is less than 256  s.\n- 3-byte MaxRdTurn is returned with MSB=0, middle\
      \ byte=RDTURN[7:0] and LSB=0.\n- Max read turnaround time is between 256  s\
      \ and 65535  s\n- 3-byte MaxRdTurn is returned with MSB=RDTURN[7:0], middle\
      \ byte=0 and LSB=0.\n- Max read turnaround time is between 65535  s and 16 s."
    bitOffset: 8
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: format 1 (2 bytes with MaxWr with no defining byte, MaxRd)
      value: 0
    - name: B_0x1
      description: 'format 2: (5 bytes with MaxWr with no defining byte, MaxRd, MaxRdTurn)'
      value: 1
    - name: B_0x2
      description: format 2 (5 bytes with MaxWr with no defining byte, MaxRd, and
        middle byte of MaxRdTurn)
      value: 2
    - name: B_0x3
      description: format 2 (5 bytes with MaxWr with no defining byte, MaxRd, MSB
        of MaxRdTurn)
      value: 3
  - name: RDTURN
    description: "programmed byte of the 3-byte MaxRdTurn (maximum read turnaround\
      \ byte)\nThis bit is written by software during bus initialization (i.e. I3C_CFGR.EN=0)\
      \ and writes the value of the selected byte (via the FMT[1:0] field) of the\
      \ 3-byte MaxRdTurn which is returned in response to the GETMXDS CCC format 2\
      \ to encode the maximum read turnaround time."
    bitOffset: 16
    bitWidth: 8
    access: read-write
  - name: TSCO
    description: "clock-to-data turnaround time (tSCO)\nThis bit is written by software\
      \ during bus initialization (i.e. I3C_CFGR.EN=0) and is used to specify the\
      \ clock-to-data turnaround time tSCO (vs the value of 12 ns). This bit is used\
      \ by the hardware in response to the GETMXDS CCC to return the encoded clock-to-data\
      \ turnaround time via the returned MaxRd[5:3] bits."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: tSCO = 12 ns
      value: 0
    - name: B_0x1
      description: tSCO  12 ns (and refer to the datasheet for more details)
      value: 1
- name: I3C_EPIDR
  displayName: I3C_EPIDR
  description: I3C extended provisioned ID register
  addressOffset: 212
  size: 32
  resetValue: 34078720
  resetMask: 4294967295
  fields:
  - name: MIPIID
    description: "4-bit MIPI Instance ID\nThis field is written by software to set\
      \ and identify individually each instance of this I3C IP with a specific number\
      \ on a single I3C bus.\nThis field represents the bits[15:12] of the 48-bit\
      \ provisioned ID.\nNote: The bits[11:0] of the provisioned ID may be 0."
    bitOffset: 12
    bitWidth: 4
    access: read-write
  - name: IDTSEL
    description: "provisioned ID type selector\nThis field is set as 0 i.e. vendor\
      \ fixed value.\nThis field represents the bit[32] of the 48-bit provisioned\
      \ ID.\nNote: The bits[31:16] of the provisioned ID may be 0."
    bitOffset: 16
    bitWidth: 1
    access: read-only
  - name: MIPIMID
    description: "15-bit MIPI manufacturer ID\nThis read field is the 15-bit STMicroelectronics\
      \ MIPI ID i.e. 0x0104.\nThis field represents the bits[47:33] of the 48-bit\
      \ provisioned ID."
    bitOffset: 17
    bitWidth: 15
    access: read-only
interrupts:
- name: I3C1_EV
  description: I3C1 event interrupt
  value: 123
- name: I3C1_ER
  description: I3C1 error interrupt
  value: 124
addressBlocks:
- offset: 0
  size: 1024
  usage: registers
