$date
	Tue Jan 12 18:14:16 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb $end
$var wire 1 ! q $end
$var wire 1 " not_q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % reset $end
$var integer 32 & i [31:0] $end
$scope module dfl_0 $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 ' r $end
$var wire 1 ( s $end
$var wire 1 ! q $end
$var wire 1 " not_q $end
$scope module sr_1 $end
$var wire 1 " not_q $end
$var wire 1 ! q $end
$var wire 1 ' r $end
$var wire 1 ( s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
bx &
1%
0$
0#
x"
x!
$end
#50
1"
0!
1'
1#
#60
b0 &
#100
0'
0#
#125
0%
#150
1'
1#
#160
b1 &
#200
0'
0#
#250
1'
1#
#260
b10 &
#300
0'
0#
#350
1'
1#
#360
1!
0"
0'
1(
b11 &
1$
#400
0(
0#
#450
1(
1#
#460
b100 &
#500
0(
0#
#550
1(
1#
#560
b101 &
#600
0(
0#
#650
1(
1#
#660
1"
0!
1'
0(
b110 &
0$
#700
0'
0#
#750
1'
1#
#760
1!
0"
0'
1(
b111 &
1$
#800
0(
0#
#850
1(
1#
#860
1"
0!
1'
0(
b1000 &
0$
#900
0'
0#
#950
1'
1#
#1000
0'
0#
#1050
1'
1#
#1100
0'
0#
#1150
1'
1#
#1200
0'
0#
#1250
1'
1#
#1300
0'
0#
#1350
1'
1#
#1400
0'
0#
#1450
1'
1#
#1500
0'
0#
#1550
1'
1#
#1600
0'
0#
#1650
1'
1#
#1700
0'
0#
#1750
1'
1#
#1800
0'
0#
#1850
1'
1#
#1860
