

================================================================
== Vitis HLS Report for 'loss_derivative'
================================================================
* Date:           Tue May  3 12:52:36 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        lossfun
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_26_1  |        ?|        ?|         2|          1|          1|      ?|       yes|
        |- VITIS_LOOP_32_2  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_38_3  |        8|        ?|         9|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_42_4  |       35|        ?|        36|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_48_5  |        ?|        ?|        25|          1|          1|      ?|       yes|
        |- Loop 7           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 9
  * Pipeline-4: initiation interval (II) = 1, depth = 36
  * Pipeline-5: initiation interval (II) = 1, depth = 25
  * Pipeline-6: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 120
* Pipeline : 7
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 2, States = { 21 22 }
  Pipeline-2 : II = 1, D = 3, States = { 24 25 26 }
  Pipeline-3 : II = 1, D = 9, States = { 28 29 30 31 32 33 34 35 36 }
  Pipeline-4 : II = 1, D = 36, States = { 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 }
  Pipeline-5 : II = 1, D = 25, States = { 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 }
  Pipeline-6 : II = 1, D = 3, States = { 113 114 115 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 12 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 23 22 
22 --> 21 
23 --> 74 24 
24 --> 27 25 
25 --> 26 
26 --> 24 
27 --> 28 
28 --> 37 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 28 
37 --> 38 
38 --> 74 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 38 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 112 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 87 
112 --> 120 113 
113 --> 116 114 
114 --> 115 
115 --> 113 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 121 [1/1] (1.00ns)   --->   "%N_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %N"   --->   Operation 121 'read' 'N_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 122 [1/1] (1.00ns)   --->   "%x_size_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x_size"   --->   Operation 122 'read' 'x_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 123 [1/1] (1.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %y"   --->   Operation 123 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 124 [1/1] (1.00ns)   --->   "%dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dx"   --->   Operation 124 'read' 'dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 125 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x"   --->   Operation 125 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%log_probs_V = alloca i32 1" [lossfun/main.cpp:15]   --->   Operation 126 'alloca' 'log_probs_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%probs_V = alloca i32 1" [lossfun/main.cpp:16]   --->   Operation 127 'alloca' 'probs_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%xbuff_V = alloca i32 1" [lossfun/main.cpp:17]   --->   Operation 128 'alloca' 'xbuff_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%dxbuff_V = alloca i32 1" [lossfun/main.cpp:18]   --->   Operation 129 'alloca' 'dxbuff_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_1 : Operation 130 [1/1] (2.47ns)   --->   "%icmp_ln20 = icmp_ne  i32 %x_size_read, i32 0" [lossfun/main.cpp:20]   --->   Operation 130 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 0"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10"   --->   Operation 132 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 200, void @empty_17, void @empty_1, void @empty_15, i32 16, i32 16, i32 16, i32 16, void @empty_15, void @empty_15"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_3, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_18, void @empty_13, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_4"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_4"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_3, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_18, void @empty_5, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_4"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_4"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 139 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_3, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_18, void @empty_6, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x_size"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_size, void @empty_3, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_18, void @empty_7, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_size, void @empty, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N, void @empty_3, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_18, void @empty_8, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N, void @empty, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_18, void @empty_9, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i32 %x_size_read" [lossfun/main.cpp:20]   --->   Operation 149 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %loop-memcpy-residual-header453, void %loop-memcpy-expansion450.preheader" [lossfun/main.cpp:20]   --->   Operation 150 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%p_cast = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %x_read, i32 1, i32 31"   --->   Operation 151 'partselect' 'p_cast' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i31 %p_cast"   --->   Operation 152 'sext' 'p_cast_cast' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %p_cast_cast"   --->   Operation 153 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 154 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %x_size_read"   --->   Operation 154 'readreq' 'empty' <Predicate = (icmp_ln20)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 155 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %x_size_read"   --->   Operation 155 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 156 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %x_size_read"   --->   Operation 156 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 157 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %x_size_read"   --->   Operation 157 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 158 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %x_size_read"   --->   Operation 158 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 159 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %x_size_read"   --->   Operation 159 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 160 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %x_size_read"   --->   Operation 160 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 161 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion450"   --->   Operation 161 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 3.49>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%loop_index451 = phi i63 %empty_42, void %loop-memcpy-expansion450.split, i63 0, void %loop-memcpy-expansion450.preheader"   --->   Operation 162 'phi' 'loop_index451' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (3.49ns)   --->   "%empty_42 = add i63 %loop_index451, i63 1"   --->   Operation 163 'add' 'empty_42' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 164 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (2.78ns)   --->   "%exitcond4729 = icmp_eq  i63 %loop_index451, i63 %sext_ln20" [lossfun/main.cpp:20]   --->   Operation 165 'icmp' 'exitcond4729' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 166 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %exitcond4729, void %loop-memcpy-expansion450.split, void %loop-memcpy-residual-header453.loopexit" [lossfun/main.cpp:20]   --->   Operation 167 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%empty_44 = trunc i63 %loop_index451"   --->   Operation 168 'trunc' 'empty_44' <Predicate = (!exitcond4729)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 169 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr"   --->   Operation 169 'read' 'gmem_addr_read' <Predicate = (!exitcond4729)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%loop_index451_cast_cast = zext i7 %empty_44"   --->   Operation 170 'zext' 'loop_index451_cast_cast' <Predicate = (!exitcond4729)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%xbuff_V_addr = getelementptr i16 %xbuff_V, i32 0, i32 %loop_index451_cast_cast"   --->   Operation 171 'getelementptr' 'xbuff_V_addr' <Predicate = (!exitcond4729)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 %gmem_addr_read, i7 %xbuff_V_addr"   --->   Operation 172 'store' 'store_ln0' <Predicate = (!exitcond4729)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion450"   --->   Operation 173 'br' 'br_ln0' <Predicate = (!exitcond4729)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header453"   --->   Operation 174 'br' 'br_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %x_read, i32 1, i32 31" [lossfun/main.cpp:25]   --->   Operation 175 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i31 %trunc_ln" [lossfun/main.cpp:25]   --->   Operation 176 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln25" [lossfun/main.cpp:25]   --->   Operation 177 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [7/7] (7.30ns)   --->   "%max_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [lossfun/main.cpp:25]   --->   Operation 178 'readreq' 'max_V_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 179 [6/7] (7.30ns)   --->   "%max_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [lossfun/main.cpp:25]   --->   Operation 179 'readreq' 'max_V_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 180 [5/7] (7.30ns)   --->   "%max_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [lossfun/main.cpp:25]   --->   Operation 180 'readreq' 'max_V_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 181 [4/7] (7.30ns)   --->   "%max_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [lossfun/main.cpp:25]   --->   Operation 181 'readreq' 'max_V_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 182 [3/7] (7.30ns)   --->   "%max_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [lossfun/main.cpp:25]   --->   Operation 182 'readreq' 'max_V_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 183 [2/7] (7.30ns)   --->   "%max_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [lossfun/main.cpp:25]   --->   Operation 183 'readreq' 'max_V_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 184 [1/7] (7.30ns)   --->   "%max_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [lossfun/main.cpp:25]   --->   Operation 184 'readreq' 'max_V_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 185 [1/1] (7.30ns)   --->   "%max_V = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr_1" [lossfun/main.cpp:25]   --->   Operation 185 'read' 'max_V' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 1.58>
ST_20 : Operation 186 [1/1] (1.58ns)   --->   "%br_ln26 = br void" [lossfun/main.cpp:26]   --->   Operation 186 'br' 'br_ln26' <Predicate = true> <Delay = 1.58>

State 21 <SV = 18> <Delay = 3.25>
ST_21 : Operation 187 [1/1] (0.00ns)   --->   "%i = phi i32 1, void %loop-memcpy-residual-header453, i32 %add_ln26, void %.split7" [lossfun/main.cpp:26]   --->   Operation 187 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 188 [1/1] (0.00ns)   --->   "%max_V_1 = phi i16 %max_V, void %loop-memcpy-residual-header453, i16 %max_V_2, void %.split7"   --->   Operation 188 'phi' 'max_V_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 189 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 189 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 190 [1/1] (2.47ns)   --->   "%icmp_ln26 = icmp_ult  i32 %i, i32 %x_size_read" [lossfun/main.cpp:26]   --->   Operation 190 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %._crit_edge438.loopexit, void %.split7" [lossfun/main.cpp:26]   --->   Operation 191 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 192 [1/1] (2.55ns)   --->   "%add_ln26 = add i32 %i, i32 1" [lossfun/main.cpp:26]   --->   Operation 192 'add' 'add_ln26' <Predicate = (icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i32 %i"   --->   Operation 193 'trunc' 'trunc_ln1494' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i7 %trunc_ln1494"   --->   Operation 194 'zext' 'zext_ln1494' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 195 [1/1] (0.00ns)   --->   "%xbuff_V_addr_1 = getelementptr i16 %xbuff_V, i32 0, i32 %zext_ln1494"   --->   Operation 195 'getelementptr' 'xbuff_V_addr_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 196 [2/2] (3.25ns)   --->   "%xbuff_V_load = load i7 %xbuff_V_addr_1"   --->   Operation 196 'load' 'xbuff_V_load' <Predicate = (icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 22 <SV = 19> <Delay = 6.48>
ST_22 : Operation 197 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [lossfun/main.cpp:25]   --->   Operation 197 'specloopname' 'specloopname_ln25' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 198 [1/2] (3.25ns)   --->   "%xbuff_V_load = load i7 %xbuff_V_addr_1"   --->   Operation 198 'load' 'xbuff_V_load' <Predicate = (icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_22 : Operation 199 [1/1] (2.42ns)   --->   "%icmp_ln1494 = icmp_sgt  i16 %xbuff_V_load, i16 %max_V_1"   --->   Operation 199 'icmp' 'icmp_ln1494' <Predicate = (icmp_ln26)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 200 [1/1] (0.80ns)   --->   "%max_V_2 = select i1 %icmp_ln1494, i16 %xbuff_V_load, i16 %max_V_1" [lossfun/main.cpp:27]   --->   Operation 200 'select' 'max_V_2' <Predicate = (icmp_ln26)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 201 'br' 'br_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 23 <SV = 19> <Delay = 2.47>
ST_23 : Operation 202 [1/1] (2.47ns)   --->   "%icmp_ln32 = icmp_sgt  i32 %x_size_read, i32 0" [lossfun/main.cpp:32]   --->   Operation 202 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %._crit_edge421, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i98.preheader" [lossfun/main.cpp:32]   --->   Operation 203 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 204 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i98"   --->   Operation 204 'br' 'br_ln0' <Predicate = (icmp_ln32)> <Delay = 1.58>

State 24 <SV = 20> <Delay = 3.25>
ST_24 : Operation 205 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln32, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i98.split, i31 0, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i98.preheader" [lossfun/main.cpp:32]   --->   Operation 205 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 206 [1/1] (2.52ns)   --->   "%add_ln32 = add i31 %i_1, i31 1" [lossfun/main.cpp:32]   --->   Operation 206 'add' 'add_ln32' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 207 [1/1] (0.00ns)   --->   "%i_1_cast = zext i31 %i_1" [lossfun/main.cpp:32]   --->   Operation 207 'zext' 'i_1_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 208 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 208 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 209 [1/1] (2.47ns)   --->   "%icmp_ln32_1 = icmp_eq  i32 %i_1_cast, i32 %x_size_read" [lossfun/main.cpp:32]   --->   Operation 209 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 210 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 210 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32_1, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i98.split, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [lossfun/main.cpp:32]   --->   Operation 211 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i31 %i_1"   --->   Operation 212 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_24 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i7 %trunc_ln703"   --->   Operation 213 'zext' 'zext_ln703' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_24 : Operation 214 [1/1] (0.00ns)   --->   "%xbuff_V_addr_2 = getelementptr i16 %xbuff_V, i32 0, i32 %zext_ln703"   --->   Operation 214 'getelementptr' 'xbuff_V_addr_2' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_24 : Operation 215 [2/2] (3.25ns)   --->   "%xbuff_V_load_1 = load i7 %xbuff_V_addr_2"   --->   Operation 215 'load' 'xbuff_V_load_1' <Predicate = (!icmp_ln32_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 25 <SV = 21> <Delay = 5.33>
ST_25 : Operation 216 [1/2] (3.25ns)   --->   "%xbuff_V_load_1 = load i7 %xbuff_V_addr_2"   --->   Operation 216 'load' 'xbuff_V_load_1' <Predicate = (!icmp_ln32_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_25 : Operation 217 [1/1] (2.07ns)   --->   "%sub_ln703 = sub i16 %xbuff_V_load_1, i16 %max_V_1"   --->   Operation 217 'sub' 'sub_ln703' <Predicate = (!icmp_ln32_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 3.25>
ST_26 : Operation 218 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [lossfun/main.cpp:32]   --->   Operation 218 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_26 : Operation 219 [1/1] (0.00ns)   --->   "%log_probs_V_addr = getelementptr i16 %log_probs_V, i32 0, i32 %zext_ln703" [lossfun/main.cpp:33]   --->   Operation 219 'getelementptr' 'log_probs_V_addr' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_26 : Operation 220 [1/1] (3.25ns)   --->   "%store_ln33 = store i16 %sub_ln703, i7 %log_probs_V_addr" [lossfun/main.cpp:33]   --->   Operation 220 'store' 'store_ln33' <Predicate = (!icmp_ln32_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_26 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i98"   --->   Operation 221 'br' 'br_ln0' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>

State 27 <SV = 21> <Delay = 1.58>
ST_27 : Operation 222 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 222 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 28 <SV = 22> <Delay = 3.25>
ST_28 : Operation 223 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln38, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i31 0, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [lossfun/main.cpp:38]   --->   Operation 223 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 224 [1/1] (0.00ns)   --->   "%sum_V = phi i16 %sum_V_1, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i16 0, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader"   --->   Operation 224 'phi' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 225 [1/1] (2.52ns)   --->   "%add_ln38 = add i31 %i_2, i31 1" [lossfun/main.cpp:38]   --->   Operation 225 'add' 'add_ln38' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 226 [1/1] (0.00ns)   --->   "%i_2_cast = zext i31 %i_2" [lossfun/main.cpp:38]   --->   Operation 226 'zext' 'i_2_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 227 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 227 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 228 [1/1] (2.47ns)   --->   "%icmp_ln38 = icmp_eq  i32 %i_2_cast, i32 %x_size_read" [lossfun/main.cpp:38]   --->   Operation 228 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 229 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 229 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %_ZNK13ap_fixed_baseILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi9ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader" [lossfun/main.cpp:38]   --->   Operation 230 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i31 %i_2" [lossfun/main.cpp:39]   --->   Operation 231 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i7 %trunc_ln39" [lossfun/main.cpp:39]   --->   Operation 232 'zext' 'zext_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 233 [1/1] (0.00ns)   --->   "%log_probs_V_addr_1 = getelementptr i16 %log_probs_V, i32 0, i32 %zext_ln39" [lossfun/main.cpp:39]   --->   Operation 233 'getelementptr' 'log_probs_V_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 234 [2/2] (3.25ns)   --->   "%x_V = load i7 %log_probs_V_addr_1" [lossfun/main.cpp:39]   --->   Operation 234 'load' 'x_V' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 29 <SV = 23> <Delay = 3.25>
ST_29 : Operation 235 [1/2] (3.25ns)   --->   "%x_V = load i7 %log_probs_V_addr_1" [lossfun/main.cpp:39]   --->   Operation 235 'load' 'x_V' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 30 <SV = 24> <Delay = 4.44>
ST_30 : Operation 236 [6/6] (4.44ns)   --->   "%op2_V = call i16 @exp<16, 9>, i16 %x_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 236 'call' 'op2_V' <Predicate = (!icmp_ln38)> <Delay = 4.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 25> <Delay = 7.30>
ST_31 : Operation 237 [5/6] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 9>, i16 %x_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 237 'call' 'op2_V' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 26> <Delay = 7.30>
ST_32 : Operation 238 [4/6] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 9>, i16 %x_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 238 'call' 'op2_V' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 27> <Delay = 7.30>
ST_33 : Operation 239 [3/6] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 9>, i16 %x_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 239 'call' 'op2_V' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 28> <Delay = 7.30>
ST_34 : Operation 240 [2/6] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 9>, i16 %x_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 240 'call' 'op2_V' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 29> <Delay = 5.27>
ST_35 : Operation 241 [1/6] (5.27ns)   --->   "%op2_V = call i16 @exp<16, 9>, i16 %x_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 241 'call' 'op2_V' <Predicate = (!icmp_ln38)> <Delay = 5.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 30> <Delay = 2.07>
ST_36 : Operation 242 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [lossfun/main.cpp:36]   --->   Operation 242 'specloopname' 'specloopname_ln36' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_36 : Operation 243 [1/1] (2.07ns)   --->   "%sum_V_1 = add i16 %op2_V, i16 %sum_V"   --->   Operation 243 'add' 'sum_V_1' <Predicate = (!icmp_ln38)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 244 'br' 'br_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 37 <SV = 23> <Delay = 1.58>
ST_37 : Operation 245 [1/1] (0.00ns)   --->   "%sum_V_cast = sext i16 %sum_V"   --->   Operation 245 'sext' 'sum_V_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 246 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZNK13ap_fixed_baseILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi9ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 246 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 38 <SV = 24> <Delay = 3.25>
ST_38 : Operation 247 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln42, void %_ZNK13ap_fixed_baseILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi9ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split, i31 0, void %_ZNK13ap_fixed_baseILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi9ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader" [lossfun/main.cpp:42]   --->   Operation 247 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 248 [1/1] (2.52ns)   --->   "%add_ln42 = add i31 %i_3, i31 1" [lossfun/main.cpp:42]   --->   Operation 248 'add' 'add_ln42' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 249 [1/1] (0.00ns)   --->   "%i_3_cast = zext i31 %i_3" [lossfun/main.cpp:42]   --->   Operation 249 'zext' 'i_3_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 250 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 250 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 251 [1/1] (2.47ns)   --->   "%icmp_ln42 = icmp_eq  i32 %i_3_cast, i32 %x_size_read" [lossfun/main.cpp:42]   --->   Operation 251 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 252 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 252 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %_ZNK13ap_fixed_baseILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi9ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split, void %._crit_edge421.loopexit" [lossfun/main.cpp:42]   --->   Operation 253 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i31 %i_3" [lossfun/main.cpp:43]   --->   Operation 254 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_38 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i7 %trunc_ln43" [lossfun/main.cpp:43]   --->   Operation 255 'zext' 'zext_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_38 : Operation 256 [1/1] (0.00ns)   --->   "%log_probs_V_addr_2 = getelementptr i16 %log_probs_V, i32 0, i32 %zext_ln43" [lossfun/main.cpp:43]   --->   Operation 256 'getelementptr' 'log_probs_V_addr_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_38 : Operation 257 [2/2] (3.25ns)   --->   "%x_V_1 = load i7 %log_probs_V_addr_2" [lossfun/main.cpp:43]   --->   Operation 257 'load' 'x_V_1' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 39 <SV = 25> <Delay = 3.25>
ST_39 : Operation 258 [1/2] (3.25ns)   --->   "%x_V_1 = load i7 %log_probs_V_addr_2" [lossfun/main.cpp:43]   --->   Operation 258 'load' 'x_V_1' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 40 <SV = 26> <Delay = 4.44>
ST_40 : Operation 259 [6/6] (4.44ns)   --->   "%op_V_1 = call i16 @exp<16, 9>, i16 %x_V_1, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 259 'call' 'op_V_1' <Predicate = (!icmp_ln42)> <Delay = 4.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 27> <Delay = 7.30>
ST_41 : Operation 260 [5/6] (7.30ns)   --->   "%op_V_1 = call i16 @exp<16, 9>, i16 %x_V_1, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 260 'call' 'op_V_1' <Predicate = (!icmp_ln42)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 28> <Delay = 7.30>
ST_42 : Operation 261 [4/6] (7.30ns)   --->   "%op_V_1 = call i16 @exp<16, 9>, i16 %x_V_1, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 261 'call' 'op_V_1' <Predicate = (!icmp_ln42)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 29> <Delay = 7.30>
ST_43 : Operation 262 [3/6] (7.30ns)   --->   "%op_V_1 = call i16 @exp<16, 9>, i16 %x_V_1, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 262 'call' 'op_V_1' <Predicate = (!icmp_ln42)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 30> <Delay = 7.30>
ST_44 : Operation 263 [2/6] (7.30ns)   --->   "%op_V_1 = call i16 @exp<16, 9>, i16 %x_V_1, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 263 'call' 'op_V_1' <Predicate = (!icmp_ln42)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 31> <Delay = 5.27>
ST_45 : Operation 264 [1/6] (5.27ns)   --->   "%op_V_1 = call i16 @exp<16, 9>, i16 %x_V_1, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 264 'call' 'op_V_1' <Predicate = (!icmp_ln42)> <Delay = 5.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 32> <Delay = 4.07>
ST_46 : Operation 265 [1/1] (0.00ns)   --->   "%t = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %op_V_1, i7 0"   --->   Operation 265 'bitconcatenate' 't' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_46 : Operation 266 [27/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 266 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 33> <Delay = 4.07>
ST_47 : Operation 267 [26/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 267 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 34> <Delay = 4.07>
ST_48 : Operation 268 [25/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 268 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 35> <Delay = 4.07>
ST_49 : Operation 269 [24/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 269 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 36> <Delay = 4.07>
ST_50 : Operation 270 [23/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 270 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 37> <Delay = 4.07>
ST_51 : Operation 271 [22/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 271 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 38> <Delay = 4.07>
ST_52 : Operation 272 [21/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 272 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 39> <Delay = 4.07>
ST_53 : Operation 273 [20/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 273 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 40> <Delay = 4.07>
ST_54 : Operation 274 [19/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 274 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 41> <Delay = 4.07>
ST_55 : Operation 275 [18/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 275 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 42> <Delay = 4.07>
ST_56 : Operation 276 [17/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 276 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 43> <Delay = 4.07>
ST_57 : Operation 277 [16/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 277 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 44> <Delay = 4.07>
ST_58 : Operation 278 [15/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 278 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 45> <Delay = 4.07>
ST_59 : Operation 279 [14/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 279 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 46> <Delay = 4.07>
ST_60 : Operation 280 [13/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 280 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 47> <Delay = 4.07>
ST_61 : Operation 281 [12/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 281 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 48> <Delay = 4.07>
ST_62 : Operation 282 [11/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 282 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 49> <Delay = 4.07>
ST_63 : Operation 283 [10/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 283 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 50> <Delay = 4.07>
ST_64 : Operation 284 [9/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 284 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 51> <Delay = 4.07>
ST_65 : Operation 285 [8/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 285 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 52> <Delay = 4.07>
ST_66 : Operation 286 [7/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 286 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 53> <Delay = 4.07>
ST_67 : Operation 287 [6/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 287 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 54> <Delay = 4.07>
ST_68 : Operation 288 [5/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 288 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 55> <Delay = 4.07>
ST_69 : Operation 289 [4/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 289 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 56> <Delay = 4.07>
ST_70 : Operation 290 [3/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 290 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 57> <Delay = 4.07>
ST_71 : Operation 291 [2/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 291 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 58> <Delay = 4.07>
ST_72 : Operation 292 [1/27] (4.07ns)   --->   "%sdiv_ln1148 = sdiv i23 %t, i23 %sum_V_cast"   --->   Operation 292 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln42)> <Delay = 4.07> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 59> <Delay = 3.25>
ST_73 : Operation 293 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [lossfun/main.cpp:42]   --->   Operation 293 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_73 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln703_1 = trunc i16 %sdiv_ln1148"   --->   Operation 294 'trunc' 'trunc_ln703_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_73 : Operation 295 [1/1] (0.00ns)   --->   "%probs_V_addr = getelementptr i16 %probs_V, i32 0, i32 %zext_ln43" [lossfun/main.cpp:43]   --->   Operation 295 'getelementptr' 'probs_V_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_73 : Operation 296 [1/1] (3.25ns)   --->   "%store_ln43 = store i16 %trunc_ln703_1, i7 %probs_V_addr" [lossfun/main.cpp:43]   --->   Operation 296 'store' 'store_ln43' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_73 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK13ap_fixed_baseILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi9ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 297 'br' 'br_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 74 <SV = 25> <Delay = 3.25>
ST_74 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge421"   --->   Operation 298 'br' 'br_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_74 : Operation 299 [1/1] (0.00ns)   --->   "%probs_V_addr_1 = getelementptr i16 %probs_V, i32 0, i32 %y_read" [lossfun/main.cpp:46]   --->   Operation 299 'getelementptr' 'probs_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 300 [2/2] (3.25ns)   --->   "%x_V_2 = load i7 %probs_V_addr_1" [lossfun/main.cpp:46]   --->   Operation 300 'load' 'x_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 75 <SV = 26> <Delay = 3.25>
ST_75 : Operation 301 [1/2] (3.25ns)   --->   "%x_V_2 = load i7 %probs_V_addr_1" [lossfun/main.cpp:46]   --->   Operation 301 'load' 'x_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 76 <SV = 27> <Delay = 5.51>
ST_76 : Operation 302 [11/11] (5.51ns)   --->   "%op2_V_1 = call i16 @log<16, 9>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 302 'call' 'op2_V_1' <Predicate = true> <Delay = 5.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 28> <Delay = 6.91>
ST_77 : Operation 303 [10/11] (6.91ns)   --->   "%op2_V_1 = call i16 @log<16, 9>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 303 'call' 'op2_V_1' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 29> <Delay = 6.91>
ST_78 : Operation 304 [9/11] (6.91ns)   --->   "%op2_V_1 = call i16 @log<16, 9>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 304 'call' 'op2_V_1' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 30> <Delay = 6.91>
ST_79 : Operation 305 [8/11] (6.91ns)   --->   "%op2_V_1 = call i16 @log<16, 9>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 305 'call' 'op2_V_1' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 31> <Delay = 6.91>
ST_80 : Operation 306 [7/11] (6.91ns)   --->   "%op2_V_1 = call i16 @log<16, 9>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 306 'call' 'op2_V_1' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 32> <Delay = 6.91>
ST_81 : Operation 307 [6/11] (6.91ns)   --->   "%op2_V_1 = call i16 @log<16, 9>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 307 'call' 'op2_V_1' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 33> <Delay = 6.91>
ST_82 : Operation 308 [5/11] (6.91ns)   --->   "%op2_V_1 = call i16 @log<16, 9>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 308 'call' 'op2_V_1' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 34> <Delay = 6.91>
ST_83 : Operation 309 [4/11] (6.91ns)   --->   "%op2_V_1 = call i16 @log<16, 9>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 309 'call' 'op2_V_1' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 35> <Delay = 6.91>
ST_84 : Operation 310 [3/11] (6.91ns)   --->   "%op2_V_1 = call i16 @log<16, 9>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 310 'call' 'op2_V_1' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 36> <Delay = 6.91>
ST_85 : Operation 311 [2/11] (6.91ns)   --->   "%op2_V_1 = call i16 @log<16, 9>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 311 'call' 'op2_V_1' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 37> <Delay = 6.12>
ST_86 : Operation 312 [1/11] (4.05ns)   --->   "%op2_V_1 = call i16 @log<16, 9>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 312 'call' 'op2_V_1' <Predicate = true> <Delay = 4.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_86 : Operation 313 [1/1] (2.07ns)   --->   "%loss_V = sub i16 0, i16 %op2_V_1"   --->   Operation 313 'sub' 'loss_V' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 314 [1/1] (0.00ns)   --->   "%dxbuff_V_addr = getelementptr i16 %dxbuff_V, i32 0, i32 %y_read"   --->   Operation 314 'getelementptr' 'dxbuff_V_addr' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 315 [1/1] (1.58ns)   --->   "%br_ln48 = br void" [lossfun/main.cpp:48]   --->   Operation 315 'br' 'br_ln48' <Predicate = true> <Delay = 1.58>

State 87 <SV = 38> <Delay = 3.25>
ST_87 : Operation 316 [1/1] (0.00ns)   --->   "%i_4 = phi i32 0, void %._crit_edge421, i32 %add_ln48, void" [lossfun/main.cpp:48]   --->   Operation 316 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 317 [1/1] (2.55ns)   --->   "%add_ln48 = add i32 %i_4, i32 1" [lossfun/main.cpp:48]   --->   Operation 317 'add' 'add_ln48' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 318 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 318 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 319 [1/1] (2.47ns)   --->   "%icmp_ln48 = icmp_eq  i32 %i_4, i32 %x_size_read" [lossfun/main.cpp:48]   --->   Operation 319 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %.split, void %._crit_edge.loopexit" [lossfun/main.cpp:48]   --->   Operation 320 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 321 [1/1] (2.47ns)   --->   "%icmp_ln49 = icmp_eq  i32 %i_4, i32 %y_read" [lossfun/main.cpp:49]   --->   Operation 321 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln48)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 322 [1/1] (0.00ns)   --->   "%empty_48 = trunc i32 %i_4" [lossfun/main.cpp:48]   --->   Operation 322 'trunc' 'empty_48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_87 : Operation 323 [1/1] (0.00ns)   --->   "%i_4_cast_cast = zext i7 %empty_48" [lossfun/main.cpp:48]   --->   Operation 323 'zext' 'i_4_cast_cast' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_87 : Operation 324 [1/1] (0.00ns)   --->   "%probs_V_addr_2 = getelementptr i16 %probs_V, i32 0, i32 %i_4_cast_cast" [lossfun/main.cpp:48]   --->   Operation 324 'getelementptr' 'probs_V_addr_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_87 : Operation 325 [2/2] (3.25ns)   --->   "%t_V = load i7 %probs_V_addr_2" [lossfun/main.cpp:48]   --->   Operation 325 'load' 't_V' <Predicate = (!icmp_ln48)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_87 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %_ZN8ap_fixedILi16ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi17ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, void %_ZN13ap_fixed_baseILi40ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [lossfun/main.cpp:49]   --->   Operation 326 'br' 'br_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_87 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 327 'br' 'br_ln0' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 88 <SV = 39> <Delay = 3.25>
ST_88 : Operation 328 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [lossfun/main.cpp:48]   --->   Operation 328 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 329 [1/2] (3.25ns)   --->   "%t_V = load i7 %probs_V_addr_2" [lossfun/main.cpp:48]   --->   Operation 329 'load' 't_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 89 <SV = 40> <Delay = 6.41>
ST_89 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln1148_1 = sext i16 %t_V"   --->   Operation 330 'sext' 'sext_ln1148_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_89 : Operation 331 [21/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 331 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln2221 = sext i16 %t_V"   --->   Operation 332 'sext' 'sext_ln2221' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_89 : Operation 333 [1/1] (2.07ns)   --->   "%add_ln1148 = add i17 %sext_ln2221, i17 130944"   --->   Operation 333 'add' 'add_ln1148' <Predicate = (icmp_ln49)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i17 %add_ln1148"   --->   Operation 334 'sext' 'sext_ln1148' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_89 : Operation 335 [22/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 335 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 41> <Delay = 4.33>
ST_90 : Operation 336 [20/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 336 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 337 [21/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 337 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 42> <Delay = 4.33>
ST_91 : Operation 338 [19/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 338 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 339 [20/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 339 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 43> <Delay = 4.33>
ST_92 : Operation 340 [18/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 340 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 341 [19/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 341 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 44> <Delay = 4.33>
ST_93 : Operation 342 [17/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 342 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 343 [18/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 343 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 45> <Delay = 4.33>
ST_94 : Operation 344 [16/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 344 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 345 [17/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 345 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 46> <Delay = 4.33>
ST_95 : Operation 346 [15/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 346 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 347 [16/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 347 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 47> <Delay = 4.33>
ST_96 : Operation 348 [14/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 348 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 349 [15/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 349 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 48> <Delay = 4.33>
ST_97 : Operation 350 [13/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 350 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 351 [14/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 351 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 49> <Delay = 4.33>
ST_98 : Operation 352 [12/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 352 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 353 [13/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 353 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 50> <Delay = 4.33>
ST_99 : Operation 354 [11/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 354 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 355 [12/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 355 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 51> <Delay = 4.33>
ST_100 : Operation 356 [10/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 356 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 357 [11/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 357 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 52> <Delay = 4.33>
ST_101 : Operation 358 [9/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 358 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 359 [10/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 359 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 53> <Delay = 4.33>
ST_102 : Operation 360 [8/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 360 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 361 [9/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 361 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 54> <Delay = 4.33>
ST_103 : Operation 362 [7/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 362 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 363 [8/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 363 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 55> <Delay = 4.33>
ST_104 : Operation 364 [6/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 364 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 365 [7/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 365 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 56> <Delay = 4.33>
ST_105 : Operation 366 [5/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 366 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 367 [6/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 367 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 57> <Delay = 4.33>
ST_106 : Operation 368 [4/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 368 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 369 [5/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 369 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 58> <Delay = 4.33>
ST_107 : Operation 370 [3/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 370 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 371 [4/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 371 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 59> <Delay = 4.33>
ST_108 : Operation 372 [2/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 372 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 373 [3/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 373 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 60> <Delay = 4.33>
ST_109 : Operation 374 [1/21] (4.33ns)   --->   "%sdiv_ln1148_2 = sdiv i32 %sext_ln1148_1, i32 %N_read"   --->   Operation 374 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 375 [2/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 375 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 61> <Delay = 4.33>
ST_110 : Operation 376 [1/22] (4.33ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148, i32 %N_read"   --->   Operation 376 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 62> <Delay = 3.25>
ST_111 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln703_3 = trunc i16 %sdiv_ln1148_2"   --->   Operation 377 'trunc' 'trunc_ln703_3' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_111 : Operation 378 [1/1] (0.00ns)   --->   "%dxbuff_V_addr_1 = getelementptr i16 %dxbuff_V, i32 0, i32 %i_4_cast_cast" [lossfun/main.cpp:53]   --->   Operation 378 'getelementptr' 'dxbuff_V_addr_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_111 : Operation 379 [1/1] (3.25ns)   --->   "%store_ln53 = store i16 %trunc_ln703_3, i7 %dxbuff_V_addr_1" [lossfun/main.cpp:53]   --->   Operation 379 'store' 'store_ln53' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_111 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 380 'br' 'br_ln0' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_111 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln703_2 = trunc i16 %sdiv_ln1148_1"   --->   Operation 381 'trunc' 'trunc_ln703_2' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_111 : Operation 382 [1/1] (3.25ns)   --->   "%store_ln50 = store i16 %trunc_ln703_2, i7 %dxbuff_V_addr" [lossfun/main.cpp:50]   --->   Operation 382 'store' 'store_ln50' <Predicate = (icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_111 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln51 = br void" [lossfun/main.cpp:51]   --->   Operation 383 'br' 'br_ln51' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 112 <SV = 39> <Delay = 7.30>
ST_112 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln20, void %loop-memcpy-residual-header, void %loop-memcpy-expansion.preheader" [lossfun/main.cpp:57]   --->   Operation 384 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 385 [1/1] (0.00ns)   --->   "%p_cast5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dx_read, i32 1, i32 31"   --->   Operation 385 'partselect' 'p_cast5' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_112 : Operation 386 [1/1] (0.00ns)   --->   "%p_cast5_cast = sext i31 %p_cast5"   --->   Operation 386 'sext' 'p_cast5_cast' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_112 : Operation 387 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %p_cast5_cast"   --->   Operation 387 'getelementptr' 'gmem_addr_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_112 : Operation 388 [1/1] (7.30ns)   --->   "%empty_49 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %x_size_read"   --->   Operation 388 'writereq' 'empty_49' <Predicate = (icmp_ln20)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 389 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 389 'br' 'br_ln0' <Predicate = (icmp_ln20)> <Delay = 1.58>

State 113 <SV = 40> <Delay = 3.49>
ST_113 : Operation 390 [1/1] (0.00ns)   --->   "%loop_index = phi i63 %empty_50, void %loop-memcpy-expansion.split, i63 0, void %loop-memcpy-expansion.preheader"   --->   Operation 390 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 391 [1/1] (3.49ns)   --->   "%empty_50 = add i63 %loop_index, i63 1"   --->   Operation 391 'add' 'empty_50' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 392 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 392 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 393 [1/1] (2.78ns)   --->   "%exitcond2 = icmp_eq  i63 %loop_index, i63 %sext_ln20" [lossfun/main.cpp:20]   --->   Operation 393 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 394 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 394 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %exitcond2, void %loop-memcpy-expansion.split, void %loop-memcpy-residual-header.loopexit" [lossfun/main.cpp:20]   --->   Operation 395 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 396 [1/1] (0.00ns)   --->   "%empty_52 = trunc i63 %loop_index"   --->   Operation 396 'trunc' 'empty_52' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_113 : Operation 397 [1/1] (0.00ns)   --->   "%loop_index_cast_cast = zext i7 %empty_52"   --->   Operation 397 'zext' 'loop_index_cast_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_113 : Operation 398 [1/1] (0.00ns)   --->   "%dxbuff_V_addr_2 = getelementptr i16 %dxbuff_V, i32 0, i32 %loop_index_cast_cast"   --->   Operation 398 'getelementptr' 'dxbuff_V_addr_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_113 : Operation 399 [2/2] (3.25ns)   --->   "%dxbuff_V_load = load i7 %dxbuff_V_addr_2"   --->   Operation 399 'load' 'dxbuff_V_load' <Predicate = (!exitcond2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 114 <SV = 41> <Delay = 3.25>
ST_114 : Operation 400 [1/2] (3.25ns)   --->   "%dxbuff_V_load = load i7 %dxbuff_V_addr_2"   --->   Operation 400 'load' 'dxbuff_V_load' <Predicate = (!exitcond2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 115 <SV = 42> <Delay = 7.30>
ST_115 : Operation 401 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_2, i16 %dxbuff_V_load, i2 3"   --->   Operation 401 'write' 'write_ln0' <Predicate = (!exitcond2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 402 'br' 'br_ln0' <Predicate = (!exitcond2)> <Delay = 0.00>

State 116 <SV = 41> <Delay = 7.30>
ST_116 : Operation 403 [5/5] (7.30ns)   --->   "%empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [lossfun/main.cpp:61]   --->   Operation 403 'writeresp' 'empty_53' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 42> <Delay = 7.30>
ST_117 : Operation 404 [4/5] (7.30ns)   --->   "%empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [lossfun/main.cpp:61]   --->   Operation 404 'writeresp' 'empty_53' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 43> <Delay = 7.30>
ST_118 : Operation 405 [3/5] (7.30ns)   --->   "%empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [lossfun/main.cpp:61]   --->   Operation 405 'writeresp' 'empty_53' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 44> <Delay = 7.30>
ST_119 : Operation 406 [2/5] (7.30ns)   --->   "%empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [lossfun/main.cpp:61]   --->   Operation 406 'writeresp' 'empty_53' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 45> <Delay = 7.30>
ST_120 : Operation 407 [1/5] (7.30ns)   --->   "%empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [lossfun/main.cpp:61]   --->   Operation 407 'writeresp' 'empty_53' <Predicate = (icmp_ln20)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln61 = br void %loop-memcpy-residual-header" [lossfun/main.cpp:61]   --->   Operation 408 'br' 'br_ln61' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_120 : Operation 409 [1/1] (0.00ns)   --->   "%ret_ln61 = ret i16 %loss_V" [lossfun/main.cpp:61]   --->   Operation 409 'ret' 'ret_ln61' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	s_axi read on port 'x_size' [38]  (1 ns)
	'icmp' operation ('icmp_ln20', lossfun/main.cpp:20) [47]  (2.47 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr') [52]  (0 ns)
	bus request on port 'gmem' [53]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [53]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [53]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [53]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [53]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [53]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [53]  (7.3 ns)

 <State 9>: 3.49ns
The critical path consists of the following:
	'phi' operation ('loop_index451') with incoming values : ('empty_42') [56]  (0 ns)
	'add' operation ('empty_42') [57]  (3.49 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [63]  (7.3 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('xbuff_V_addr') [66]  (0 ns)
	'store' operation ('store_ln0') of variable 'gmem_addr_read' on array 'xbuff.V', lossfun/main.cpp:17 [67]  (3.25 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', lossfun/main.cpp:25) [74]  (0 ns)
	bus request on port 'gmem' (lossfun/main.cpp:25) [75]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:25) [75]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:25) [75]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:25) [75]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:25) [75]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:25) [75]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:25) [75]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (lossfun/main.cpp:25) [76]  (7.3 ns)

 <State 20>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', lossfun/main.cpp:26) with incoming values : ('add_ln26', lossfun/main.cpp:26) [79]  (1.59 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', lossfun/main.cpp:26) with incoming values : ('add_ln26', lossfun/main.cpp:26) [79]  (0 ns)
	'getelementptr' operation ('xbuff_V_addr_1') [89]  (0 ns)
	'load' operation ('xbuff_V_load') on array 'xbuff.V', lossfun/main.cpp:17 [90]  (3.25 ns)

 <State 22>: 6.49ns
The critical path consists of the following:
	'load' operation ('xbuff_V_load') on array 'xbuff.V', lossfun/main.cpp:17 [90]  (3.25 ns)
	'icmp' operation ('icmp_ln1494') [91]  (2.43 ns)
	'select' operation ('max.V', lossfun/main.cpp:27) [92]  (0.805 ns)

 <State 23>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln32', lossfun/main.cpp:32) [95]  (2.47 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', lossfun/main.cpp:32) with incoming values : ('add_ln32', lossfun/main.cpp:32) [100]  (0 ns)
	'getelementptr' operation ('xbuff_V_addr_2') [111]  (0 ns)
	'load' operation ('xbuff_V_load_1') on array 'xbuff.V', lossfun/main.cpp:17 [112]  (3.25 ns)

 <State 25>: 5.33ns
The critical path consists of the following:
	'load' operation ('xbuff_V_load_1') on array 'xbuff.V', lossfun/main.cpp:17 [112]  (3.25 ns)
	'sub' operation ('sub_ln703') [113]  (2.08 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('log_probs_V_addr', lossfun/main.cpp:33) [114]  (0 ns)
	'store' operation ('store_ln33', lossfun/main.cpp:33) of variable 'sub_ln703' on array 'log_probs.V', lossfun/main.cpp:15 [115]  (3.25 ns)

 <State 27>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', lossfun/main.cpp:38) with incoming values : ('add_ln38', lossfun/main.cpp:38) [120]  (1.59 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', lossfun/main.cpp:38) with incoming values : ('add_ln38', lossfun/main.cpp:38) [120]  (0 ns)
	'getelementptr' operation ('log_probs_V_addr_1', lossfun/main.cpp:39) [132]  (0 ns)
	'load' operation ('x.V', lossfun/main.cpp:39) on array 'log_probs.V', lossfun/main.cpp:15 [133]  (3.25 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'load' operation ('x.V', lossfun/main.cpp:39) on array 'log_probs.V', lossfun/main.cpp:15 [133]  (3.25 ns)

 <State 30>: 4.45ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 9>' [134]  (4.45 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 9>' [134]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 9>' [134]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 9>' [134]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 9>' [134]  (7.3 ns)

 <State 35>: 5.27ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 9>' [134]  (5.27 ns)

 <State 36>: 2.08ns
The critical path consists of the following:
	'add' operation ('sum.V') [135]  (2.08 ns)

 <State 37>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', lossfun/main.cpp:42) with incoming values : ('add_ln42', lossfun/main.cpp:42) [141]  (1.59 ns)

 <State 38>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', lossfun/main.cpp:42) with incoming values : ('add_ln42', lossfun/main.cpp:42) [141]  (0 ns)
	'getelementptr' operation ('log_probs_V_addr_2', lossfun/main.cpp:43) [152]  (0 ns)
	'load' operation ('x.V', lossfun/main.cpp:43) on array 'log_probs.V', lossfun/main.cpp:15 [153]  (3.25 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'load' operation ('x.V', lossfun/main.cpp:43) on array 'log_probs.V', lossfun/main.cpp:15 [153]  (3.25 ns)

 <State 40>: 4.45ns
The critical path consists of the following:
	'call' operation ('op_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 9>' [154]  (4.45 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	'call' operation ('op_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 9>' [154]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	'call' operation ('op_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 9>' [154]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	'call' operation ('op_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 9>' [154]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	'call' operation ('op_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 9>' [154]  (7.3 ns)

 <State 45>: 5.27ns
The critical path consists of the following:
	'call' operation ('op_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 9>' [154]  (5.27 ns)

 <State 46>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 47>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 48>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 49>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 50>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 51>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 52>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 53>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 54>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 55>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 56>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 57>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 58>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 59>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 60>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 61>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 62>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 63>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 64>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 65>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 66>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 67>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 68>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 69>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 70>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 71>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 72>: 4.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [156]  (4.07 ns)

 <State 73>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln43', lossfun/main.cpp:43) of variable 'trunc_ln703_1' on array 'probs.V', lossfun/main.cpp:16 [159]  (3.25 ns)

 <State 74>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('probs_V_addr_1', lossfun/main.cpp:46) [164]  (0 ns)
	'load' operation ('x.V', lossfun/main.cpp:46) on array 'probs.V', lossfun/main.cpp:16 [165]  (3.25 ns)

 <State 75>: 3.25ns
The critical path consists of the following:
	'load' operation ('x.V', lossfun/main.cpp:46) on array 'probs.V', lossfun/main.cpp:16 [165]  (3.25 ns)

 <State 76>: 5.52ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 9>' [166]  (5.52 ns)

 <State 77>: 6.91ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 9>' [166]  (6.91 ns)

 <State 78>: 6.91ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 9>' [166]  (6.91 ns)

 <State 79>: 6.91ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 9>' [166]  (6.91 ns)

 <State 80>: 6.91ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 9>' [166]  (6.91 ns)

 <State 81>: 6.91ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 9>' [166]  (6.91 ns)

 <State 82>: 6.91ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 9>' [166]  (6.91 ns)

 <State 83>: 6.91ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 9>' [166]  (6.91 ns)

 <State 84>: 6.91ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 9>' [166]  (6.91 ns)

 <State 85>: 6.91ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 9>' [166]  (6.91 ns)

 <State 86>: 6.13ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 9>' [166]  (4.05 ns)
	'sub' operation ('loss.V') [167]  (2.08 ns)

 <State 87>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', lossfun/main.cpp:48) with incoming values : ('add_ln48', lossfun/main.cpp:48) [171]  (0 ns)
	'getelementptr' operation ('probs_V_addr_2', lossfun/main.cpp:48) [181]  (0 ns)
	'load' operation ('t.V', lossfun/main.cpp:48) on array 'probs.V', lossfun/main.cpp:16 [182]  (3.25 ns)

 <State 88>: 3.25ns
The critical path consists of the following:
	'load' operation ('t.V', lossfun/main.cpp:48) on array 'probs.V', lossfun/main.cpp:16 [182]  (3.25 ns)

 <State 89>: 6.41ns
The critical path consists of the following:
	'add' operation ('add_ln1148') [193]  (2.08 ns)
	'sdiv' operation ('sdiv_ln1148_1') [195]  (4.34 ns)

 <State 90>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [186]  (4.34 ns)

 <State 91>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [186]  (4.34 ns)

 <State 92>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [186]  (4.34 ns)

 <State 93>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [186]  (4.34 ns)

 <State 94>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [186]  (4.34 ns)

 <State 95>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [186]  (4.34 ns)

 <State 96>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [186]  (4.34 ns)

 <State 97>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [186]  (4.34 ns)

 <State 98>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [186]  (4.34 ns)

 <State 99>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [186]  (4.34 ns)

 <State 100>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [186]  (4.34 ns)

 <State 101>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [186]  (4.34 ns)

 <State 102>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [186]  (4.34 ns)

 <State 103>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [186]  (4.34 ns)

 <State 104>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [186]  (4.34 ns)

 <State 105>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [186]  (4.34 ns)

 <State 106>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [186]  (4.34 ns)

 <State 107>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [186]  (4.34 ns)

 <State 108>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [186]  (4.34 ns)

 <State 109>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_2') [186]  (4.34 ns)

 <State 110>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148_1') [195]  (4.34 ns)

 <State 111>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln53', lossfun/main.cpp:53) of variable 'trunc_ln703_3' on array 'dxbuff.V', lossfun/main.cpp:18 [189]  (3.25 ns)

 <State 112>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2') [206]  (0 ns)
	bus request on port 'gmem' [207]  (7.3 ns)

 <State 113>: 3.49ns
The critical path consists of the following:
	'phi' operation ('loop_index') with incoming values : ('empty_50') [210]  (0 ns)
	'add' operation ('empty_50') [211]  (3.49 ns)

 <State 114>: 3.25ns
The critical path consists of the following:
	'load' operation ('dxbuff_V_load') on array 'dxbuff.V', lossfun/main.cpp:18 [220]  (3.25 ns)

 <State 115>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' [221]  (7.3 ns)

 <State 116>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (lossfun/main.cpp:61) [224]  (7.3 ns)

 <State 117>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (lossfun/main.cpp:61) [224]  (7.3 ns)

 <State 118>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (lossfun/main.cpp:61) [224]  (7.3 ns)

 <State 119>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (lossfun/main.cpp:61) [224]  (7.3 ns)

 <State 120>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (lossfun/main.cpp:61) [224]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
