Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /raptor/tools/Xilinx/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 4273fb5fae8c4eeab38a1a47cdd4358c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot verifyInternal_tb_behav xil_defaultlib.verifyInternal_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 256 for port rho [/home/mlatif/Athestia/verifyInternal/verifyInternal.srcs/sources_1/new/verifyInternalModule.sv:63]
WARNING: [VRFC 10-278] actual bit length 20480 differs from formal bit length 22528 for port t1 [/home/mlatif/Athestia/verifyInternal/verifyInternal.srcs/sources_1/new/verifyInternalModule.sv:64]
WARNING: [VRFC 10-278] actual bit length 2816 differs from formal bit length 2560 for port w [/home/mlatif/Athestia/verifyInternal/verifyInternal.srcs/sources_1/new/PKDecode.sv:55]
WARNING: [VRFC 10-278] actual bit length 2816 differs from formal bit length 2560 for port w [/home/mlatif/Athestia/verifyInternal/verifyInternal.srcs/sources_1/new/PKDecode.sv:62]
WARNING: [VRFC 10-278] actual bit length 2816 differs from formal bit length 2560 for port w [/home/mlatif/Athestia/verifyInternal/verifyInternal.srcs/sources_1/new/PKDecode.sv:69]
WARNING: [VRFC 10-278] actual bit length 2816 differs from formal bit length 2560 for port w [/home/mlatif/Athestia/verifyInternal/verifyInternal.srcs/sources_1/new/PKDecode.sv:76]
WARNING: [VRFC 10-278] actual bit length 2816 differs from formal bit length 2560 for port w [/home/mlatif/Athestia/verifyInternal/verifyInternal.srcs/sources_1/new/PKDecode.sv:83]
WARNING: [VRFC 10-278] actual bit length 2816 differs from formal bit length 2560 for port w [/home/mlatif/Athestia/verifyInternal/verifyInternal.srcs/sources_1/new/PKDecode.sv:89]
WARNING: [VRFC 10-278] actual bit length 2816 differs from formal bit length 2560 for port w [/home/mlatif/Athestia/verifyInternal/verifyInternal.srcs/sources_1/new/PKDecode.sv:96]
WARNING: [VRFC 10-278] actual bit length 2816 differs from formal bit length 2560 for port w [/home/mlatif/Athestia/verifyInternal/verifyInternal.srcs/sources_1/new/PKDecode.sv:103]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 256 for port rho [/home/mlatif/Athestia/verifyInternal/verifyInternal.srcs/sources_1/new/verifyInternalModule.sv:74]
WARNING: [VRFC 10-278] actual bit length 20736 differs from formal bit length 9 for port message [/home/mlatif/Athestia/verifyInternal/verifyInternal.srcs/sources_1/new/verifyInternalModule.sv:84]
WARNING: [VRFC 10-278] actual bit length 8024 differs from formal bit length 9 for port message [/home/mlatif/Athestia/verifyInternal/verifyInternal.srcs/sources_1/new/verifyInternalModule.sv:94]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 7000 for port z [/home/mlatif/Athestia/verifyInternal/verifyInternal.srcs/sources_1/new/verifyInternalModule.sv:96]
WARNING: [VRFC 10-597] element index 2687 into k is out of bounds [/home/mlatif/Athestia/verifyInternal/verifyInternal.srcs/sources_1/new/Shake.sv:94]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
