// Seed: 2695306150
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  supply0 id_7, id_8, id_9;
  always @(posedge 1 or negedge id_8) $display();
  wire id_10;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  id_2 :
  assert property (@(posedge ~id_1 or 1) 1) id_2 <= #1 id_2;
  not (id_1, id_2);
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
