// Seed: 1577085848
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd72
) (
    input wire _id_0,
    input wire id_1
);
  logic id_3;
  ;
  wand [id_0 : id_0] id_4 = -1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2 (
    input  tri0 id_0,
    input  wor  id_1,
    output tri  id_2,
    input  tri0 id_3,
    input  wand id_4
);
  always @(1 or posedge -1) disable id_6;
  wire id_7;
  assign id_6 = (id_4);
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
