Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Feb 16 19:00:08 2025
| Host         : 66d1639a5fe0 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_Unit_timing_summary_routed.rpt -pb UART_Unit_timing_summary_routed.pb -rpx UART_Unit_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_Unit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    41          
TIMING-18  Warning           Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (41)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (82)
5. checking no_input_delay (11)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (41)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: RECEIVER/PRES/clk_prescaled_intern_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: TRANSMITTER/PRES/clk_prescaled_intern_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (82)
-------------------------------------------------
 There are 82 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.791        0.000                      0                  148        0.219        0.000                      0                  148       41.160        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        77.791        0.000                      0                  148        0.219        0.000                      0                  148       41.160        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.791ns  (required time - arrival time)
  Source:                 TRANSMITTER/PRES/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/PRES/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 1.316ns (26.584%)  route 3.634ns (73.416%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.625     5.169    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  TRANSMITTER/PRES/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518     5.687 f  TRANSMITTER/PRES/counter_reg[27]/Q
                         net (fo=3, routed)           1.428     7.114    TRANSMITTER/PRES/counter_reg[27]
    SLICE_X65Y89         LUT2 (Prop_lut2_I1_O)        0.124     7.238 r  TRANSMITTER/PRES/clk_prescaled_intern0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.238    TRANSMITTER/PRES/clk_prescaled_intern0_carry__2_i_7_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.788 r  TRANSMITTER/PRES/clk_prescaled_intern0_carry__2/CO[3]
                         net (fo=2, routed)           0.615     8.403    TRANSMITTER/PRES/clk_prescaled_intern0_carry__2_n_0
    SLICE_X65Y90         LUT2 (Prop_lut2_I1_O)        0.124     8.527 r  TRANSMITTER/PRES/counter[0]_i_1/O
                         net (fo=32, routed)          1.592    10.119    TRANSMITTER/PRES/counter[0]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  TRANSMITTER/PRES/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.504    88.198    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  TRANSMITTER/PRES/counter_reg[0]/C
                         clock pessimism              0.271    88.470    
                         clock uncertainty           -0.035    88.434    
    SLICE_X64Y85         FDRE (Setup_fdre_C_R)       -0.524    87.910    TRANSMITTER/PRES/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         87.910    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                 77.791    

Slack (MET) :             77.791ns  (required time - arrival time)
  Source:                 TRANSMITTER/PRES/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/PRES/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 1.316ns (26.584%)  route 3.634ns (73.416%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.625     5.169    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  TRANSMITTER/PRES/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518     5.687 f  TRANSMITTER/PRES/counter_reg[27]/Q
                         net (fo=3, routed)           1.428     7.114    TRANSMITTER/PRES/counter_reg[27]
    SLICE_X65Y89         LUT2 (Prop_lut2_I1_O)        0.124     7.238 r  TRANSMITTER/PRES/clk_prescaled_intern0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.238    TRANSMITTER/PRES/clk_prescaled_intern0_carry__2_i_7_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.788 r  TRANSMITTER/PRES/clk_prescaled_intern0_carry__2/CO[3]
                         net (fo=2, routed)           0.615     8.403    TRANSMITTER/PRES/clk_prescaled_intern0_carry__2_n_0
    SLICE_X65Y90         LUT2 (Prop_lut2_I1_O)        0.124     8.527 r  TRANSMITTER/PRES/counter[0]_i_1/O
                         net (fo=32, routed)          1.592    10.119    TRANSMITTER/PRES/counter[0]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  TRANSMITTER/PRES/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.504    88.198    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  TRANSMITTER/PRES/counter_reg[1]/C
                         clock pessimism              0.271    88.470    
                         clock uncertainty           -0.035    88.434    
    SLICE_X64Y85         FDRE (Setup_fdre_C_R)       -0.524    87.910    TRANSMITTER/PRES/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         87.910    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                 77.791    

Slack (MET) :             77.791ns  (required time - arrival time)
  Source:                 TRANSMITTER/PRES/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/PRES/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 1.316ns (26.584%)  route 3.634ns (73.416%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.625     5.169    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  TRANSMITTER/PRES/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518     5.687 f  TRANSMITTER/PRES/counter_reg[27]/Q
                         net (fo=3, routed)           1.428     7.114    TRANSMITTER/PRES/counter_reg[27]
    SLICE_X65Y89         LUT2 (Prop_lut2_I1_O)        0.124     7.238 r  TRANSMITTER/PRES/clk_prescaled_intern0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.238    TRANSMITTER/PRES/clk_prescaled_intern0_carry__2_i_7_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.788 r  TRANSMITTER/PRES/clk_prescaled_intern0_carry__2/CO[3]
                         net (fo=2, routed)           0.615     8.403    TRANSMITTER/PRES/clk_prescaled_intern0_carry__2_n_0
    SLICE_X65Y90         LUT2 (Prop_lut2_I1_O)        0.124     8.527 r  TRANSMITTER/PRES/counter[0]_i_1/O
                         net (fo=32, routed)          1.592    10.119    TRANSMITTER/PRES/counter[0]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  TRANSMITTER/PRES/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.504    88.198    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  TRANSMITTER/PRES/counter_reg[2]/C
                         clock pessimism              0.271    88.470    
                         clock uncertainty           -0.035    88.434    
    SLICE_X64Y85         FDRE (Setup_fdre_C_R)       -0.524    87.910    TRANSMITTER/PRES/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         87.910    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                 77.791    

Slack (MET) :             77.791ns  (required time - arrival time)
  Source:                 TRANSMITTER/PRES/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/PRES/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 1.316ns (26.584%)  route 3.634ns (73.416%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.625     5.169    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  TRANSMITTER/PRES/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518     5.687 f  TRANSMITTER/PRES/counter_reg[27]/Q
                         net (fo=3, routed)           1.428     7.114    TRANSMITTER/PRES/counter_reg[27]
    SLICE_X65Y89         LUT2 (Prop_lut2_I1_O)        0.124     7.238 r  TRANSMITTER/PRES/clk_prescaled_intern0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.238    TRANSMITTER/PRES/clk_prescaled_intern0_carry__2_i_7_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.788 r  TRANSMITTER/PRES/clk_prescaled_intern0_carry__2/CO[3]
                         net (fo=2, routed)           0.615     8.403    TRANSMITTER/PRES/clk_prescaled_intern0_carry__2_n_0
    SLICE_X65Y90         LUT2 (Prop_lut2_I1_O)        0.124     8.527 r  TRANSMITTER/PRES/counter[0]_i_1/O
                         net (fo=32, routed)          1.592    10.119    TRANSMITTER/PRES/counter[0]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  TRANSMITTER/PRES/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.504    88.198    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  TRANSMITTER/PRES/counter_reg[3]/C
                         clock pessimism              0.271    88.470    
                         clock uncertainty           -0.035    88.434    
    SLICE_X64Y85         FDRE (Setup_fdre_C_R)       -0.524    87.910    TRANSMITTER/PRES/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         87.910    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                 77.791    

Slack (MET) :             77.828ns  (required time - arrival time)
  Source:                 RECEIVER/PRES/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECEIVER/PRES/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 1.316ns (26.758%)  route 3.602ns (73.242%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.619     5.163    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  RECEIVER/PRES/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.518     5.681 f  RECEIVER/PRES/counter_reg[27]/Q
                         net (fo=3, routed)           1.428     7.108    RECEIVER/PRES/counter_reg[27]
    SLICE_X65Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.232 r  RECEIVER/PRES/clk_prescaled_intern0_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     7.232    RECEIVER/PRES/clk_prescaled_intern0_carry__2_i_7__0_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.782 r  RECEIVER/PRES/clk_prescaled_intern0_carry__2/CO[3]
                         net (fo=2, routed)           0.951     8.734    RECEIVER/PRES/clk_prescaled_intern0_carry__2_n_0
    SLICE_X65Y64         LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  RECEIVER/PRES/counter[0]_i_1__1/O
                         net (fo=32, routed)          1.223    10.081    RECEIVER/PRES/counter[0]_i_1__1_n_0
    SLICE_X64Y66         FDRE                                         r  RECEIVER/PRES/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.502    88.196    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  RECEIVER/PRES/counter_reg[28]/C
                         clock pessimism              0.271    88.468    
                         clock uncertainty           -0.035    88.432    
    SLICE_X64Y66         FDRE (Setup_fdre_C_R)       -0.524    87.908    RECEIVER/PRES/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         87.908    
                         arrival time                         -10.081    
  -------------------------------------------------------------------
                         slack                                 77.828    

Slack (MET) :             77.828ns  (required time - arrival time)
  Source:                 RECEIVER/PRES/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECEIVER/PRES/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 1.316ns (26.758%)  route 3.602ns (73.242%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.619     5.163    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  RECEIVER/PRES/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.518     5.681 f  RECEIVER/PRES/counter_reg[27]/Q
                         net (fo=3, routed)           1.428     7.108    RECEIVER/PRES/counter_reg[27]
    SLICE_X65Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.232 r  RECEIVER/PRES/clk_prescaled_intern0_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     7.232    RECEIVER/PRES/clk_prescaled_intern0_carry__2_i_7__0_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.782 r  RECEIVER/PRES/clk_prescaled_intern0_carry__2/CO[3]
                         net (fo=2, routed)           0.951     8.734    RECEIVER/PRES/clk_prescaled_intern0_carry__2_n_0
    SLICE_X65Y64         LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  RECEIVER/PRES/counter[0]_i_1__1/O
                         net (fo=32, routed)          1.223    10.081    RECEIVER/PRES/counter[0]_i_1__1_n_0
    SLICE_X64Y66         FDRE                                         r  RECEIVER/PRES/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.502    88.196    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  RECEIVER/PRES/counter_reg[29]/C
                         clock pessimism              0.271    88.468    
                         clock uncertainty           -0.035    88.432    
    SLICE_X64Y66         FDRE (Setup_fdre_C_R)       -0.524    87.908    RECEIVER/PRES/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         87.908    
                         arrival time                         -10.081    
  -------------------------------------------------------------------
                         slack                                 77.828    

Slack (MET) :             77.828ns  (required time - arrival time)
  Source:                 RECEIVER/PRES/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECEIVER/PRES/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 1.316ns (26.758%)  route 3.602ns (73.242%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.619     5.163    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  RECEIVER/PRES/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.518     5.681 f  RECEIVER/PRES/counter_reg[27]/Q
                         net (fo=3, routed)           1.428     7.108    RECEIVER/PRES/counter_reg[27]
    SLICE_X65Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.232 r  RECEIVER/PRES/clk_prescaled_intern0_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     7.232    RECEIVER/PRES/clk_prescaled_intern0_carry__2_i_7__0_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.782 r  RECEIVER/PRES/clk_prescaled_intern0_carry__2/CO[3]
                         net (fo=2, routed)           0.951     8.734    RECEIVER/PRES/clk_prescaled_intern0_carry__2_n_0
    SLICE_X65Y64         LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  RECEIVER/PRES/counter[0]_i_1__1/O
                         net (fo=32, routed)          1.223    10.081    RECEIVER/PRES/counter[0]_i_1__1_n_0
    SLICE_X64Y66         FDRE                                         r  RECEIVER/PRES/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.502    88.196    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  RECEIVER/PRES/counter_reg[30]/C
                         clock pessimism              0.271    88.468    
                         clock uncertainty           -0.035    88.432    
    SLICE_X64Y66         FDRE (Setup_fdre_C_R)       -0.524    87.908    RECEIVER/PRES/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         87.908    
                         arrival time                         -10.081    
  -------------------------------------------------------------------
                         slack                                 77.828    

Slack (MET) :             77.828ns  (required time - arrival time)
  Source:                 RECEIVER/PRES/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECEIVER/PRES/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 1.316ns (26.758%)  route 3.602ns (73.242%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.619     5.163    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  RECEIVER/PRES/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.518     5.681 f  RECEIVER/PRES/counter_reg[27]/Q
                         net (fo=3, routed)           1.428     7.108    RECEIVER/PRES/counter_reg[27]
    SLICE_X65Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.232 r  RECEIVER/PRES/clk_prescaled_intern0_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     7.232    RECEIVER/PRES/clk_prescaled_intern0_carry__2_i_7__0_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.782 r  RECEIVER/PRES/clk_prescaled_intern0_carry__2/CO[3]
                         net (fo=2, routed)           0.951     8.734    RECEIVER/PRES/clk_prescaled_intern0_carry__2_n_0
    SLICE_X65Y64         LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  RECEIVER/PRES/counter[0]_i_1__1/O
                         net (fo=32, routed)          1.223    10.081    RECEIVER/PRES/counter[0]_i_1__1_n_0
    SLICE_X64Y66         FDRE                                         r  RECEIVER/PRES/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.502    88.196    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  RECEIVER/PRES/counter_reg[31]/C
                         clock pessimism              0.271    88.468    
                         clock uncertainty           -0.035    88.432    
    SLICE_X64Y66         FDRE (Setup_fdre_C_R)       -0.524    87.908    RECEIVER/PRES/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         87.908    
                         arrival time                         -10.081    
  -------------------------------------------------------------------
                         slack                                 77.828    

Slack (MET) :             77.883ns  (required time - arrival time)
  Source:                 TRANSMITTER/PRES/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/PRES/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.316ns (27.088%)  route 3.542ns (72.912%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.625     5.169    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  TRANSMITTER/PRES/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518     5.687 f  TRANSMITTER/PRES/counter_reg[27]/Q
                         net (fo=3, routed)           1.428     7.114    TRANSMITTER/PRES/counter_reg[27]
    SLICE_X65Y89         LUT2 (Prop_lut2_I1_O)        0.124     7.238 r  TRANSMITTER/PRES/clk_prescaled_intern0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.238    TRANSMITTER/PRES/clk_prescaled_intern0_carry__2_i_7_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.788 r  TRANSMITTER/PRES/clk_prescaled_intern0_carry__2/CO[3]
                         net (fo=2, routed)           0.615     8.403    TRANSMITTER/PRES/clk_prescaled_intern0_carry__2_n_0
    SLICE_X65Y90         LUT2 (Prop_lut2_I1_O)        0.124     8.527 r  TRANSMITTER/PRES/counter[0]_i_1/O
                         net (fo=32, routed)          1.500    10.027    TRANSMITTER/PRES/counter[0]_i_1_n_0
    SLICE_X64Y86         FDRE                                         r  TRANSMITTER/PRES/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.504    88.198    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  TRANSMITTER/PRES/counter_reg[4]/C
                         clock pessimism              0.271    88.470    
                         clock uncertainty           -0.035    88.434    
    SLICE_X64Y86         FDRE (Setup_fdre_C_R)       -0.524    87.910    TRANSMITTER/PRES/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         87.910    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                 77.883    

Slack (MET) :             77.883ns  (required time - arrival time)
  Source:                 TRANSMITTER/PRES/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/PRES/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.316ns (27.088%)  route 3.542ns (72.912%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.625     5.169    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  TRANSMITTER/PRES/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518     5.687 f  TRANSMITTER/PRES/counter_reg[27]/Q
                         net (fo=3, routed)           1.428     7.114    TRANSMITTER/PRES/counter_reg[27]
    SLICE_X65Y89         LUT2 (Prop_lut2_I1_O)        0.124     7.238 r  TRANSMITTER/PRES/clk_prescaled_intern0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.238    TRANSMITTER/PRES/clk_prescaled_intern0_carry__2_i_7_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.788 r  TRANSMITTER/PRES/clk_prescaled_intern0_carry__2/CO[3]
                         net (fo=2, routed)           0.615     8.403    TRANSMITTER/PRES/clk_prescaled_intern0_carry__2_n_0
    SLICE_X65Y90         LUT2 (Prop_lut2_I1_O)        0.124     8.527 r  TRANSMITTER/PRES/counter[0]_i_1/O
                         net (fo=32, routed)          1.500    10.027    TRANSMITTER/PRES/counter[0]_i_1_n_0
    SLICE_X64Y86         FDRE                                         r  TRANSMITTER/PRES/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.504    88.198    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  TRANSMITTER/PRES/counter_reg[5]/C
                         clock pessimism              0.271    88.470    
                         clock uncertainty           -0.035    88.434    
    SLICE_X64Y86         FDRE (Setup_fdre_C_R)       -0.524    87.910    TRANSMITTER/PRES/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         87.910    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                 77.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 TRANSMITTER/BRSER/data_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/BRSER/data_out_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.496    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X62Y91         FDPE                                         r  TRANSMITTER/BRSER/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.637 r  TRANSMITTER/BRSER/data_reg[2]/Q
                         net (fo=1, routed)           0.137     1.774    TRANSMITTER/BRSER/data[2]
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.819 r  TRANSMITTER/BRSER/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.819    TRANSMITTER/BRSER/data_out[2]
    SLICE_X63Y91         FDPE                                         r  TRANSMITTER/BRSER/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.862     2.012    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X63Y91         FDPE                                         r  TRANSMITTER/BRSER/data_out_reg[2]/C
                         clock pessimism             -0.503     1.509    
    SLICE_X63Y91         FDPE (Hold_fdpe_C_D)         0.091     1.600    TRANSMITTER/BRSER/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 TRANSMITTER/BRSER/last_serializer_ready_status_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/BRSER/serializer_ready_status_change_detected_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.227ns (70.875%)  route 0.093ns (29.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.495    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X62Y89         FDPE                                         r  TRANSMITTER/BRSER/last_serializer_ready_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDPE (Prop_fdpe_C_Q)         0.128     1.623 f  TRANSMITTER/BRSER/last_serializer_ready_status_reg/Q
                         net (fo=11, routed)          0.093     1.716    TRANSMITTER/BRSER/last_serializer_ready_status
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.099     1.815 r  TRANSMITTER/BRSER/serializer_ready_status_change_detected_i_1/O
                         net (fo=1, routed)           0.000     1.815    TRANSMITTER/BRSER/serializer_ready_status_change_detected_i_1_n_0
    SLICE_X62Y89         FDPE                                         r  TRANSMITTER/BRSER/serializer_ready_status_change_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.011    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X62Y89         FDPE                                         r  TRANSMITTER/BRSER/serializer_ready_status_change_detected_reg/C
                         clock pessimism             -0.516     1.495    
    SLICE_X62Y89         FDPE (Hold_fdpe_C_D)         0.091     1.586    TRANSMITTER/BRSER/serializer_ready_status_change_detected_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TRANSMITTER/BRSER/full_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/BRSER/full_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.496    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X63Y91         FDCE                                         r  TRANSMITTER/BRSER/full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDCE (Prop_fdce_C_Q)         0.141     1.637 r  TRANSMITTER/BRSER/full_reg/Q
                         net (fo=7, routed)           0.170     1.807    TRANSMITTER/BRSER/full_reg_0
    SLICE_X63Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.852 r  TRANSMITTER/BRSER/full_i_1/O
                         net (fo=1, routed)           0.000     1.852    TRANSMITTER/BRSER/full_int
    SLICE_X63Y91         FDCE                                         r  TRANSMITTER/BRSER/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.862     2.012    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X63Y91         FDCE                                         r  TRANSMITTER/BRSER/full_reg/C
                         clock pessimism             -0.516     1.496    
    SLICE_X63Y91         FDCE (Hold_fdce_C_D)         0.092     1.588    TRANSMITTER/BRSER/full_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 TRANSMITTER/PRES/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/PRES/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.589     1.493    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  TRANSMITTER/PRES/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  TRANSMITTER/PRES/counter_reg[6]/Q
                         net (fo=2, routed)           0.125     1.782    TRANSMITTER/PRES/counter_reg[6]
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.892 r  TRANSMITTER/PRES/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    TRANSMITTER/PRES/counter_reg[4]_i_1_n_5
    SLICE_X64Y86         FDRE                                         r  TRANSMITTER/PRES/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.858     2.008    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  TRANSMITTER/PRES/counter_reg[6]/C
                         clock pessimism             -0.515     1.493    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.134     1.627    TRANSMITTER/PRES/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 RECEIVER/PRES/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECEIVER/PRES/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.495    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  RECEIVER/PRES/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  RECEIVER/PRES/counter_reg[6]/Q
                         net (fo=2, routed)           0.125     1.784    RECEIVER/PRES/counter_reg[6]
    SLICE_X64Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.894 r  RECEIVER/PRES/counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.894    RECEIVER/PRES/counter_reg[4]_i_1__0_n_5
    SLICE_X64Y60         FDRE                                         r  RECEIVER/PRES/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.011    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  RECEIVER/PRES/counter_reg[6]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.134     1.629    RECEIVER/PRES/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 RECEIVER/PRES/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECEIVER/PRES/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.495    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  RECEIVER/PRES/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  RECEIVER/PRES/counter_reg[10]/Q
                         net (fo=3, routed)           0.126     1.785    RECEIVER/PRES/counter_reg[10]
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.895 r  RECEIVER/PRES/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.895    RECEIVER/PRES/counter_reg[8]_i_1__0_n_5
    SLICE_X64Y61         FDRE                                         r  RECEIVER/PRES/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.011    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  RECEIVER/PRES/counter_reg[10]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.134     1.629    RECEIVER/PRES/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 TRANSMITTER/PRES/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/PRES/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.590     1.494    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  TRANSMITTER/PRES/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  TRANSMITTER/PRES/counter_reg[10]/Q
                         net (fo=3, routed)           0.126     1.784    TRANSMITTER/PRES/counter_reg[10]
    SLICE_X64Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.894 r  TRANSMITTER/PRES/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    TRANSMITTER/PRES/counter_reg[8]_i_1_n_5
    SLICE_X64Y87         FDRE                                         r  TRANSMITTER/PRES/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.859     2.009    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  TRANSMITTER/PRES/counter_reg[10]/C
                         clock pessimism             -0.515     1.494    
    SLICE_X64Y87         FDRE (Hold_fdre_C_D)         0.134     1.628    TRANSMITTER/PRES/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 RECEIVER/PRES/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECEIVER/PRES/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.589     1.493    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  RECEIVER/PRES/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  RECEIVER/PRES/counter_reg[18]/Q
                         net (fo=3, routed)           0.127     1.783    RECEIVER/PRES/counter_reg[18]
    SLICE_X64Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.893 r  RECEIVER/PRES/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.893    RECEIVER/PRES/counter_reg[16]_i_1__0_n_5
    SLICE_X64Y63         FDRE                                         r  RECEIVER/PRES/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.858     2.008    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  RECEIVER/PRES/counter_reg[18]/C
                         clock pessimism             -0.515     1.493    
    SLICE_X64Y63         FDRE (Hold_fdre_C_D)         0.134     1.627    RECEIVER/PRES/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 TRANSMITTER/PRES/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/PRES/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.589     1.493    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  TRANSMITTER/PRES/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  TRANSMITTER/PRES/counter_reg[2]/Q
                         net (fo=3, routed)           0.127     1.783    TRANSMITTER/PRES/counter_reg[2]
    SLICE_X64Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.893 r  TRANSMITTER/PRES/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.893    TRANSMITTER/PRES/counter_reg[0]_i_2_n_5
    SLICE_X64Y85         FDRE                                         r  TRANSMITTER/PRES/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.858     2.008    TRANSMITTER/PRES/clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  TRANSMITTER/PRES/counter_reg[2]/C
                         clock pessimism             -0.515     1.493    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.134     1.627    TRANSMITTER/PRES/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 RECEIVER/PRES/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECEIVER/PRES/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.496    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  RECEIVER/PRES/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  RECEIVER/PRES/counter_reg[2]/Q
                         net (fo=3, routed)           0.127     1.786    RECEIVER/PRES/counter_reg[2]
    SLICE_X64Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.896 r  RECEIVER/PRES/counter_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.896    RECEIVER/PRES/counter_reg[0]_i_2__0_n_5
    SLICE_X64Y59         FDRE                                         r  RECEIVER/PRES/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.862     2.012    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  RECEIVER/PRES/counter_reg[2]/C
                         clock pessimism             -0.516     1.496    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.134     1.630    RECEIVER/PRES/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X62Y63   RECEIVER/BRDESER/frame_error_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X62Y61   RECEIVER/BRDESER/new_data_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X62Y66   RECEIVER/BRDESER/parallel_out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X62Y66   RECEIVER/BRDESER/parallel_out_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X60Y66   RECEIVER/BRDESER/parallel_out_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X62Y65   RECEIVER/BRDESER/parallel_out_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X62Y66   RECEIVER/BRDESER/parallel_out_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X62Y63   RECEIVER/BRDESER/parallel_out_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X60Y61   RECEIVER/BRDESER/parallel_out_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X62Y63   RECEIVER/BRDESER/frame_error_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X62Y63   RECEIVER/BRDESER/frame_error_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X62Y61   RECEIVER/BRDESER/new_data_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X62Y61   RECEIVER/BRDESER/new_data_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X62Y66   RECEIVER/BRDESER/parallel_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X62Y66   RECEIVER/BRDESER/parallel_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X62Y66   RECEIVER/BRDESER/parallel_out_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X62Y66   RECEIVER/BRDESER/parallel_out_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X60Y66   RECEIVER/BRDESER/parallel_out_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X60Y66   RECEIVER/BRDESER/parallel_out_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X62Y63   RECEIVER/BRDESER/frame_error_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X62Y63   RECEIVER/BRDESER/frame_error_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X62Y61   RECEIVER/BRDESER/new_data_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X62Y61   RECEIVER/BRDESER/new_data_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X62Y66   RECEIVER/BRDESER/parallel_out_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X62Y66   RECEIVER/BRDESER/parallel_out_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X62Y66   RECEIVER/BRDESER/parallel_out_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X62Y66   RECEIVER/BRDESER/parallel_out_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X60Y66   RECEIVER/BRDESER/parallel_out_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X60Y66   RECEIVER/BRDESER/parallel_out_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            83 Endpoints
Min Delay            83 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/DESER/counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 1.463ns (20.480%)  route 5.680ns (79.520%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=75, routed)          5.680     7.143    RECEIVER/DESER/rst_IBUF
    SLICE_X60Y65         FDCE                                         f  RECEIVER/DESER/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/DESER/counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 1.463ns (20.480%)  route 5.680ns (79.520%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=75, routed)          5.680     7.143    RECEIVER/DESER/rst_IBUF
    SLICE_X61Y65         FDCE                                         f  RECEIVER/DESER/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/DESER/counter_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 1.463ns (20.480%)  route 5.680ns (79.520%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=75, routed)          5.680     7.143    RECEIVER/DESER/rst_IBUF
    SLICE_X61Y65         FDCE                                         f  RECEIVER/DESER/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/DESER/parallel_out_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 1.463ns (20.480%)  route 5.680ns (79.520%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=75, routed)          5.680     7.143    RECEIVER/DESER/rst_IBUF
    SLICE_X60Y65         FDCE                                         f  RECEIVER/DESER/parallel_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/DESER/parallel_out_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 1.463ns (20.480%)  route 5.680ns (79.520%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=75, routed)          5.680     7.143    RECEIVER/DESER/rst_IBUF
    SLICE_X61Y65         FDCE                                         f  RECEIVER/DESER/parallel_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/DESER/parallel_out_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 1.463ns (20.480%)  route 5.680ns (79.520%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=75, routed)          5.680     7.143    RECEIVER/DESER/rst_IBUF
    SLICE_X61Y65         FDCE                                         f  RECEIVER/DESER/parallel_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/DESER/parallel_out_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 1.463ns (20.480%)  route 5.680ns (79.520%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=75, routed)          5.680     7.143    RECEIVER/DESER/rst_IBUF
    SLICE_X60Y65         FDCE                                         f  RECEIVER/DESER/parallel_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/DESER/parallel_out_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 1.463ns (20.480%)  route 5.680ns (79.520%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=75, routed)          5.680     7.143    RECEIVER/DESER/rst_IBUF
    SLICE_X61Y65         FDCE                                         f  RECEIVER/DESER/parallel_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/DESER/parity_error_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 1.463ns (20.480%)  route 5.680ns (79.520%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=75, routed)          5.680     7.143    RECEIVER/DESER/rst_IBUF
    SLICE_X61Y65         FDCE                                         f  RECEIVER/DESER/parity_error_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/DESER/reg_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 1.463ns (20.480%)  route 5.680ns (79.520%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=75, routed)          5.680     7.143    RECEIVER/DESER/rst_IBUF
    SLICE_X60Y65         FDCE                                         f  RECEIVER/DESER/reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RECEIVER/DESER/reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECEIVER/DESER/reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.148ns (51.536%)  route 0.139ns (48.464%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE                         0.000     0.000 r  RECEIVER/DESER/reg_reg[3]/C
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  RECEIVER/DESER/reg_reg[3]/Q
                         net (fo=3, routed)           0.139     0.287    RECEIVER/DESER/p_0_in[1]
    SLICE_X61Y66         FDCE                                         r  RECEIVER/DESER/reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/DESER/reg_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECEIVER/DESER/reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.128ns (43.469%)  route 0.166ns (56.531%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE                         0.000     0.000 r  RECEIVER/DESER/reg_reg[8]/C
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  RECEIVER/DESER/reg_reg[8]/Q
                         net (fo=3, routed)           0.166     0.294    RECEIVER/DESER/p_0_in[6]
    SLICE_X60Y65         FDCE                                         r  RECEIVER/DESER/reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/DESER/reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECEIVER/DESER/parallel_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE                         0.000     0.000 r  RECEIVER/DESER/reg_reg[5]/C
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RECEIVER/DESER/reg_reg[5]/Q
                         net (fo=3, routed)           0.094     0.258    RECEIVER/DESER/p_0_in[3]
    SLICE_X61Y65         LUT5 (Prop_lut5_I4_O)        0.045     0.303 r  RECEIVER/DESER/parallel_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.303    RECEIVER/DESER/parallel_out[3]_i_1_n_0
    SLICE_X61Y65         FDCE                                         r  RECEIVER/DESER/parallel_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/DESER/counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECEIVER/DESER/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE                         0.000     0.000 r  RECEIVER/DESER/counter_reg[2]/C
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RECEIVER/DESER/counter_reg[2]/Q
                         net (fo=12, routed)          0.123     0.264    RECEIVER/DESER/counter_reg_n_0_[2]
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.045     0.309 r  RECEIVER/DESER/counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.309    RECEIVER/DESER/counter[0]_i_1__2_n_0
    SLICE_X60Y65         FDCE                                         r  RECEIVER/DESER/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/DESER/counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECEIVER/DESER/parallel_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE                         0.000     0.000 r  RECEIVER/DESER/counter_reg[2]/C
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  RECEIVER/DESER/counter_reg[2]/Q
                         net (fo=12, routed)          0.127     0.268    RECEIVER/DESER/counter_reg_n_0_[2]
    SLICE_X60Y65         LUT5 (Prop_lut5_I3_O)        0.045     0.313 r  RECEIVER/DESER/parallel_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.313    RECEIVER/DESER/parallel_out[2]_i_1_n_0
    SLICE_X60Y65         FDCE                                         r  RECEIVER/DESER/parallel_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/DESER/reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECEIVER/DESER/reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.868%)  route 0.188ns (57.132%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDCE                         0.000     0.000 r  RECEIVER/DESER/reg_reg[11]/C
    SLICE_X61Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RECEIVER/DESER/reg_reg[11]/Q
                         net (fo=2, routed)           0.188     0.329    RECEIVER/DESER/L[0]
    SLICE_X61Y63         FDCE                                         r  RECEIVER/DESER/reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/DESER/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECEIVER/DESER/parallel_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.753%)  route 0.148ns (44.247%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDCE                         0.000     0.000 r  RECEIVER/DESER/counter_reg[1]/C
    SLICE_X61Y66         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RECEIVER/DESER/counter_reg[1]/Q
                         net (fo=13, routed)          0.148     0.289    RECEIVER/DESER/counter_reg_n_0_[1]
    SLICE_X61Y66         LUT5 (Prop_lut5_I1_O)        0.045     0.334 r  RECEIVER/DESER/parallel_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.334    RECEIVER/DESER/parallel_out[0]_i_1_n_0
    SLICE_X61Y66         FDCE                                         r  RECEIVER/DESER/parallel_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRANSMITTER/SER/reg_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            TRANSMITTER/SER/reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDPE                         0.000     0.000 r  TRANSMITTER/SER/reg_reg[5]/C
    SLICE_X63Y90         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  TRANSMITTER/SER/reg_reg[5]/Q
                         net (fo=1, routed)           0.159     0.300    TRANSMITTER/SER/reg_reg_n_0_[5]
    SLICE_X63Y90         LUT3 (Prop_lut3_I0_O)        0.042     0.342 r  TRANSMITTER/SER/reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.342    TRANSMITTER/SER/p_0_in[4]
    SLICE_X63Y90         FDPE                                         r  TRANSMITTER/SER/reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/DESER/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECEIVER/DESER/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.209ns (60.117%)  route 0.139ns (39.883%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE                         0.000     0.000 r  RECEIVER/DESER/counter_reg[0]/C
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RECEIVER/DESER/counter_reg[0]/Q
                         net (fo=13, routed)          0.139     0.303    RECEIVER/DESER/counter_reg_n_0_[0]
    SLICE_X61Y65         LUT4 (Prop_lut4_I2_O)        0.045     0.348 r  RECEIVER/DESER/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.348    RECEIVER/DESER/counter[2]_i_1__0_n_0
    SLICE_X61Y65         FDCE                                         r  RECEIVER/DESER/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/DESER/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECEIVER/DESER/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.209ns (59.945%)  route 0.140ns (40.055%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE                         0.000     0.000 r  RECEIVER/DESER/counter_reg[0]/C
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RECEIVER/DESER/counter_reg[0]/Q
                         net (fo=13, routed)          0.140     0.304    RECEIVER/DESER/counter_reg_n_0_[0]
    SLICE_X61Y65         LUT4 (Prop_lut4_I0_O)        0.045     0.349 r  RECEIVER/DESER/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.349    RECEIVER/DESER/counter[3]_i_1__0_n_0
    SLICE_X61Y65         FDCE                                         r  RECEIVER/DESER/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RECEIVER/BRDESER/parity_error_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            parity_error
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.504ns  (logic 3.981ns (61.215%)  route 2.523ns (38.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.621     5.165    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y63         FDCE                                         r  RECEIVER/BRDESER/parity_error_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.456     5.621 r  RECEIVER/BRDESER/parity_error_out_reg/Q
                         net (fo=1, routed)           2.523     8.143    parity_error_OBUF
    W3                   OBUF (Prop_obuf_I_O)         3.525    11.668 r  parity_error_OBUF_inst/O
                         net (fo=0)                   0.000    11.668    parity_error
    W3                                                                r  parity_error (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/BRDESER/frame_error_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            frame_error
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.446ns  (logic 3.965ns (61.512%)  route 2.481ns (38.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.621     5.165    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y63         FDCE                                         r  RECEIVER/BRDESER/frame_error_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.456     5.621 r  RECEIVER/BRDESER/frame_error_out_reg/Q
                         net (fo=1, routed)           2.481     8.102    frame_error_OBUF
    V2                   OBUF (Prop_obuf_I_O)         3.509    11.611 r  frame_error_OBUF_inst/O
                         net (fo=0)                   0.000    11.611    frame_error
    V2                                                                r  frame_error (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/BRDESER/parallel_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.397ns  (logic 3.963ns (61.955%)  route 2.434ns (38.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.621     5.165    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y64         FDCE                                         r  RECEIVER/BRDESER/parallel_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDCE (Prop_fdce_C_Q)         0.456     5.621 r  RECEIVER/BRDESER/parallel_out_reg[7]/Q
                         net (fo=1, routed)           2.434     8.054    received_data_OBUF[7]
    T3                   OBUF (Prop_obuf_I_O)         3.507    11.561 r  received_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.561    received_data[7]
    T3                                                                r  received_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/BRDESER/parallel_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.307ns  (logic 4.029ns (63.887%)  route 2.278ns (36.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.617     5.161    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X60Y66         FDCE                                         r  RECEIVER/BRDESER/parallel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDCE (Prop_fdce_C_Q)         0.518     5.679 r  RECEIVER/BRDESER/parallel_out_reg[2]/Q
                         net (fo=1, routed)           2.278     7.956    received_data_OBUF[2]
    M2                   OBUF (Prop_obuf_I_O)         3.511    11.468 r  received_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.468    received_data[2]
    M2                                                                r  received_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/BRDESER/parallel_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.290ns  (logic 4.037ns (64.178%)  route 2.253ns (35.822%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.622     5.166    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X60Y61         FDCE                                         r  RECEIVER/BRDESER/parallel_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDCE (Prop_fdce_C_Q)         0.518     5.684 r  RECEIVER/BRDESER/parallel_out_reg[6]/Q
                         net (fo=1, routed)           2.253     7.937    received_data_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.519    11.455 r  received_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.455    received_data[6]
    R3                                                                r  received_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/BRDESER/new_data_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            new_data_received
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.242ns  (logic 3.966ns (63.536%)  route 2.276ns (36.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.623     5.167    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y61         FDCE                                         r  RECEIVER/BRDESER/new_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.456     5.623 r  RECEIVER/BRDESER/new_data_reg/Q
                         net (fo=1, routed)           2.276     7.899    new_data_received_OBUF
    T1                   OBUF (Prop_obuf_I_O)         3.510    11.409 r  new_data_received_OBUF_inst/O
                         net (fo=0)                   0.000    11.409    new_data_received
    T1                                                                r  new_data_received (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/BRDESER/parallel_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.233ns  (logic 3.966ns (63.619%)  route 2.268ns (36.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.619     5.163    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y65         FDCE                                         r  RECEIVER/BRDESER/parallel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDCE (Prop_fdce_C_Q)         0.456     5.619 r  RECEIVER/BRDESER/parallel_out_reg[3]/Q
                         net (fo=1, routed)           2.268     7.886    received_data_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.510    11.396 r  received_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.396    received_data[3]
    N1                                                                r  received_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/BRDESER/parallel_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.111ns  (logic 3.965ns (64.887%)  route 2.146ns (35.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.618     5.162    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y66         FDCE                                         r  RECEIVER/BRDESER/parallel_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDCE (Prop_fdce_C_Q)         0.456     5.618 r  RECEIVER/BRDESER/parallel_out_reg[4]/Q
                         net (fo=1, routed)           2.146     7.763    received_data_OBUF[4]
    N2                   OBUF (Prop_obuf_I_O)         3.509    11.272 r  received_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.272    received_data[4]
    N2                                                                r  received_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/BRDESER/parallel_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.928ns  (logic 3.974ns (67.041%)  route 1.954ns (32.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.618     5.162    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y66         FDCE                                         r  RECEIVER/BRDESER/parallel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDCE (Prop_fdce_C_Q)         0.456     5.618 r  RECEIVER/BRDESER/parallel_out_reg[1]/Q
                         net (fo=1, routed)           1.954     7.571    received_data_OBUF[1]
    P3                   OBUF (Prop_obuf_I_O)         3.518    11.089 r  received_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.089    received_data[1]
    P3                                                                r  received_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/BRDESER/parallel_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.919ns  (logic 3.963ns (66.963%)  route 1.955ns (33.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.618     5.162    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y66         FDCE                                         r  RECEIVER/BRDESER/parallel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDCE (Prop_fdce_C_Q)         0.456     5.618 r  RECEIVER/BRDESER/parallel_out_reg[0]/Q
                         net (fo=1, routed)           1.955     7.573    received_data_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         3.507    11.080 r  received_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.080    received_data[0]
    N3                                                                r  received_data[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TRANSMITTER/BRSER/data_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/SER/reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.496    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X62Y90         FDPE                                         r  TRANSMITTER/BRSER/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.637 r  TRANSMITTER/BRSER/data_out_reg[3]/Q
                         net (fo=2, routed)           0.098     1.735    TRANSMITTER/BRSER/Q[3]
    SLICE_X63Y90         LUT6 (Prop_lut6_I3_O)        0.045     1.780 r  TRANSMITTER/BRSER/reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.780    TRANSMITTER/SER/D[0]
    SLICE_X63Y90         FDPE                                         r  TRANSMITTER/SER/reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRANSMITTER/BRSER/data_out_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/SER/reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.186ns (47.627%)  route 0.205ns (52.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.496    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X63Y91         FDPE                                         r  TRANSMITTER/BRSER/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.637 r  TRANSMITTER/BRSER/data_out_reg[6]/Q
                         net (fo=2, routed)           0.205     1.841    TRANSMITTER/SER/Q[6]
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.045     1.886 r  TRANSMITTER/SER/reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.886    TRANSMITTER/SER/p_0_in[7]
    SLICE_X61Y90         FDPE                                         r  TRANSMITTER/SER/reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRANSMITTER/BRSER/data_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/SER/reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.186ns (47.386%)  route 0.207ns (52.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.496    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X63Y91         FDPE                                         r  TRANSMITTER/BRSER/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.637 r  TRANSMITTER/BRSER/data_out_reg[0]/Q
                         net (fo=2, routed)           0.207     1.843    TRANSMITTER/SER/Q[0]
    SLICE_X63Y90         LUT3 (Prop_lut3_I2_O)        0.045     1.888 r  TRANSMITTER/SER/reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.888    TRANSMITTER/SER/p_0_in[1]
    SLICE_X63Y90         FDPE                                         r  TRANSMITTER/SER/reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRANSMITTER/BRSER/data_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/SER/reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.192ns (47.433%)  route 0.213ns (52.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.496    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X62Y90         FDPE                                         r  TRANSMITTER/BRSER/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.637 r  TRANSMITTER/BRSER/data_out_reg[3]/Q
                         net (fo=2, routed)           0.213     1.850    TRANSMITTER/SER/Q[3]
    SLICE_X63Y90         LUT3 (Prop_lut3_I2_O)        0.051     1.901 r  TRANSMITTER/SER/reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.901    TRANSMITTER/SER/p_0_in[4]
    SLICE_X63Y90         FDPE                                         r  TRANSMITTER/SER/reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRANSMITTER/BRSER/data_out_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/SER/reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.186ns (45.473%)  route 0.223ns (54.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.496    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X62Y90         FDPE                                         r  TRANSMITTER/BRSER/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.637 r  TRANSMITTER/BRSER/data_out_reg[4]/Q
                         net (fo=2, routed)           0.223     1.860    TRANSMITTER/SER/Q[4]
    SLICE_X63Y90         LUT3 (Prop_lut3_I2_O)        0.045     1.905 r  TRANSMITTER/SER/reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.905    TRANSMITTER/SER/p_0_in[5]
    SLICE_X63Y90         FDPE                                         r  TRANSMITTER/SER/reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRANSMITTER/BRSER/data_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/SER/reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.184ns (41.040%)  route 0.264ns (58.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.496    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X65Y90         FDPE                                         r  TRANSMITTER/BRSER/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.637 r  TRANSMITTER/BRSER/data_out_reg[1]/Q
                         net (fo=2, routed)           0.264     1.901    TRANSMITTER/SER/Q[1]
    SLICE_X63Y90         LUT3 (Prop_lut3_I2_O)        0.043     1.944 r  TRANSMITTER/SER/reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.944    TRANSMITTER/SER/p_0_in[2]
    SLICE_X63Y90         FDPE                                         r  TRANSMITTER/SER/reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRANSMITTER/BRSER/data_out_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/SER/reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.185ns (40.112%)  route 0.276ns (59.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.496    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X65Y90         FDPE                                         r  TRANSMITTER/BRSER/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.637 r  TRANSMITTER/BRSER/data_out_reg[5]/Q
                         net (fo=2, routed)           0.276     1.913    TRANSMITTER/SER/Q[5]
    SLICE_X63Y90         LUT3 (Prop_lut3_I2_O)        0.044     1.957 r  TRANSMITTER/SER/reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.957    TRANSMITTER/SER/p_0_in[6]
    SLICE_X63Y90         FDPE                                         r  TRANSMITTER/SER/reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRANSMITTER/BRSER/data_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/SER/reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.186ns (39.473%)  route 0.285ns (60.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.496    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X63Y91         FDPE                                         r  TRANSMITTER/BRSER/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.637 r  TRANSMITTER/BRSER/data_out_reg[2]/Q
                         net (fo=2, routed)           0.285     1.922    TRANSMITTER/SER/Q[2]
    SLICE_X63Y90         LUT3 (Prop_lut3_I2_O)        0.045     1.967 r  TRANSMITTER/SER/reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.967    TRANSMITTER/SER/p_0_in[3]
    SLICE_X63Y90         FDPE                                         r  TRANSMITTER/SER/reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRANSMITTER/BRSER/data_out_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/SER/reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.185ns (38.738%)  route 0.293ns (61.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.496    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X62Y90         FDPE                                         r  TRANSMITTER/BRSER/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.637 r  TRANSMITTER/BRSER/data_out_reg[7]/Q
                         net (fo=2, routed)           0.293     1.929    TRANSMITTER/SER/Q[7]
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.044     1.973 r  TRANSMITTER/SER/reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.973    TRANSMITTER/SER/p_0_in[8]
    SLICE_X61Y90         FDPE                                         r  TRANSMITTER/SER/reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRANSMITTER/BRSER/full_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TRANSMITTER/SER/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.183ns (32.401%)  route 0.382ns (67.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.496    TRANSMITTER/BRSER/clk_IBUF_BUFG
    SLICE_X63Y91         FDCE                                         r  TRANSMITTER/BRSER/full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDCE (Prop_fdce_C_Q)         0.141     1.637 f  TRANSMITTER/BRSER/full_reg/Q
                         net (fo=7, routed)           0.382     2.019    TRANSMITTER/SER/buffer_data_saved_reg_0
    SLICE_X62Y97         LUT5 (Prop_lut5_I1_O)        0.042     2.061 r  TRANSMITTER/SER/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.061    TRANSMITTER/SER/p_0_in__0[3]
    SLICE_X62Y97         FDCE                                         r  TRANSMITTER/SER/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           144 Endpoints
Min Delay           144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/PRES/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.849ns  (logic 1.587ns (20.219%)  route 6.262ns (79.781%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=75, routed)          5.039     6.502    RECEIVER/PRES/rst_IBUF
    SLICE_X65Y64         LUT2 (Prop_lut2_I0_O)        0.124     6.626 r  RECEIVER/PRES/counter[0]_i_1__1/O
                         net (fo=32, routed)          1.223     7.849    RECEIVER/PRES/counter[0]_i_1__1_n_0
    SLICE_X64Y66         FDRE                                         r  RECEIVER/PRES/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.502     4.866    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  RECEIVER/PRES/counter_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/PRES/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.849ns  (logic 1.587ns (20.219%)  route 6.262ns (79.781%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=75, routed)          5.039     6.502    RECEIVER/PRES/rst_IBUF
    SLICE_X65Y64         LUT2 (Prop_lut2_I0_O)        0.124     6.626 r  RECEIVER/PRES/counter[0]_i_1__1/O
                         net (fo=32, routed)          1.223     7.849    RECEIVER/PRES/counter[0]_i_1__1_n_0
    SLICE_X64Y66         FDRE                                         r  RECEIVER/PRES/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.502     4.866    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  RECEIVER/PRES/counter_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/PRES/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.849ns  (logic 1.587ns (20.219%)  route 6.262ns (79.781%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=75, routed)          5.039     6.502    RECEIVER/PRES/rst_IBUF
    SLICE_X65Y64         LUT2 (Prop_lut2_I0_O)        0.124     6.626 r  RECEIVER/PRES/counter[0]_i_1__1/O
                         net (fo=32, routed)          1.223     7.849    RECEIVER/PRES/counter[0]_i_1__1_n_0
    SLICE_X64Y66         FDRE                                         r  RECEIVER/PRES/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.502     4.866    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  RECEIVER/PRES/counter_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/PRES/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.849ns  (logic 1.587ns (20.219%)  route 6.262ns (79.781%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=75, routed)          5.039     6.502    RECEIVER/PRES/rst_IBUF
    SLICE_X65Y64         LUT2 (Prop_lut2_I0_O)        0.124     6.626 r  RECEIVER/PRES/counter[0]_i_1__1/O
                         net (fo=32, routed)          1.223     7.849    RECEIVER/PRES/counter[0]_i_1__1_n_0
    SLICE_X64Y66         FDRE                                         r  RECEIVER/PRES/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.502     4.866    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  RECEIVER/PRES/counter_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/PRES/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.711ns  (logic 1.587ns (20.582%)  route 6.124ns (79.418%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=75, routed)          5.039     6.502    RECEIVER/PRES/rst_IBUF
    SLICE_X65Y64         LUT2 (Prop_lut2_I0_O)        0.124     6.626 r  RECEIVER/PRES/counter[0]_i_1__1/O
                         net (fo=32, routed)          1.085     7.711    RECEIVER/PRES/counter[0]_i_1__1_n_0
    SLICE_X64Y65         FDRE                                         r  RECEIVER/PRES/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.503     4.867    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  RECEIVER/PRES/counter_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/PRES/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.711ns  (logic 1.587ns (20.582%)  route 6.124ns (79.418%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=75, routed)          5.039     6.502    RECEIVER/PRES/rst_IBUF
    SLICE_X65Y64         LUT2 (Prop_lut2_I0_O)        0.124     6.626 r  RECEIVER/PRES/counter[0]_i_1__1/O
                         net (fo=32, routed)          1.085     7.711    RECEIVER/PRES/counter[0]_i_1__1_n_0
    SLICE_X64Y65         FDRE                                         r  RECEIVER/PRES/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.503     4.867    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  RECEIVER/PRES/counter_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/PRES/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.711ns  (logic 1.587ns (20.582%)  route 6.124ns (79.418%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=75, routed)          5.039     6.502    RECEIVER/PRES/rst_IBUF
    SLICE_X65Y64         LUT2 (Prop_lut2_I0_O)        0.124     6.626 r  RECEIVER/PRES/counter[0]_i_1__1/O
                         net (fo=32, routed)          1.085     7.711    RECEIVER/PRES/counter[0]_i_1__1_n_0
    SLICE_X64Y65         FDRE                                         r  RECEIVER/PRES/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.503     4.867    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  RECEIVER/PRES/counter_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/PRES/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.711ns  (logic 1.587ns (20.582%)  route 6.124ns (79.418%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=75, routed)          5.039     6.502    RECEIVER/PRES/rst_IBUF
    SLICE_X65Y64         LUT2 (Prop_lut2_I0_O)        0.124     6.626 r  RECEIVER/PRES/counter[0]_i_1__1/O
                         net (fo=32, routed)          1.085     7.711    RECEIVER/PRES/counter[0]_i_1__1_n_0
    SLICE_X64Y65         FDRE                                         r  RECEIVER/PRES/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.503     4.867    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  RECEIVER/PRES/counter_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/PRES/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.589ns  (logic 1.587ns (20.912%)  route 6.002ns (79.088%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=75, routed)          5.039     6.502    RECEIVER/PRES/rst_IBUF
    SLICE_X65Y64         LUT2 (Prop_lut2_I0_O)        0.124     6.626 r  RECEIVER/PRES/counter[0]_i_1__1/O
                         net (fo=32, routed)          0.963     7.589    RECEIVER/PRES/counter[0]_i_1__1_n_0
    SLICE_X64Y59         FDRE                                         r  RECEIVER/PRES/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.507     4.871    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  RECEIVER/PRES/counter_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECEIVER/PRES/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.589ns  (logic 1.587ns (20.912%)  route 6.002ns (79.088%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=75, routed)          5.039     6.502    RECEIVER/PRES/rst_IBUF
    SLICE_X65Y64         LUT2 (Prop_lut2_I0_O)        0.124     6.626 r  RECEIVER/PRES/counter[0]_i_1__1/O
                         net (fo=32, routed)          0.963     7.589    RECEIVER/PRES/counter[0]_i_1__1_n_0
    SLICE_X64Y59         FDRE                                         r  RECEIVER/PRES/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.507     4.871    RECEIVER/PRES/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  RECEIVER/PRES/counter_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RECEIVER/DESER/parallel_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECEIVER/BRDESER/parallel_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDCE                         0.000     0.000 r  RECEIVER/DESER/parallel_out_reg[1]/C
    SLICE_X61Y66         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RECEIVER/DESER/parallel_out_reg[1]/Q
                         net (fo=1, routed)           0.113     0.254    RECEIVER/BRDESER/Q[1]
    SLICE_X62Y66         FDCE                                         r  RECEIVER/BRDESER/parallel_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.856     2.006    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y66         FDCE                                         r  RECEIVER/BRDESER/parallel_out_reg[1]/C

Slack:                    inf
  Source:                 RECEIVER/DESER/parallel_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECEIVER/BRDESER/parallel_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.281%)  route 0.119ns (45.719%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE                         0.000     0.000 r  RECEIVER/DESER/parallel_out_reg[3]/C
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RECEIVER/DESER/parallel_out_reg[3]/Q
                         net (fo=1, routed)           0.119     0.260    RECEIVER/BRDESER/Q[3]
    SLICE_X62Y65         FDCE                                         r  RECEIVER/BRDESER/parallel_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.857     2.007    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y65         FDCE                                         r  RECEIVER/BRDESER/parallel_out_reg[3]/C

Slack:                    inf
  Source:                 RECEIVER/DESER/data_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECEIVER/BRDESER/parallel_out_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.930%)  route 0.157ns (55.070%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDCE                         0.000     0.000 r  RECEIVER/DESER/data_valid_reg/C
    SLICE_X61Y63         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  RECEIVER/DESER/data_valid_reg/Q
                         net (fo=11, routed)          0.157     0.285    RECEIVER/BRDESER/data_ready_intern
    SLICE_X62Y64         FDCE                                         r  RECEIVER/BRDESER/parallel_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.858     2.008    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y64         FDCE                                         r  RECEIVER/BRDESER/parallel_out_reg[7]/C

Slack:                    inf
  Source:                 RECEIVER/DESER/parallel_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECEIVER/BRDESER/parallel_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.720%)  route 0.165ns (56.280%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDCE                         0.000     0.000 r  RECEIVER/DESER/parallel_out_reg[4]/C
    SLICE_X61Y66         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  RECEIVER/DESER/parallel_out_reg[4]/Q
                         net (fo=1, routed)           0.165     0.293    RECEIVER/BRDESER/Q[4]
    SLICE_X62Y66         FDCE                                         r  RECEIVER/BRDESER/parallel_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.856     2.006    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y66         FDCE                                         r  RECEIVER/BRDESER/parallel_out_reg[4]/C

Slack:                    inf
  Source:                 RECEIVER/DESER/frame_error_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECEIVER/BRDESER/frame_error_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.780%)  route 0.167ns (54.220%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDCE                         0.000     0.000 r  RECEIVER/DESER/frame_error_reg/C
    SLICE_X61Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RECEIVER/DESER/frame_error_reg/Q
                         net (fo=1, routed)           0.167     0.308    RECEIVER/BRDESER/frame_error_intern
    SLICE_X62Y63         FDCE                                         r  RECEIVER/BRDESER/frame_error_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.858     2.008    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y63         FDCE                                         r  RECEIVER/BRDESER/frame_error_out_reg/C

Slack:                    inf
  Source:                 RECEIVER/DESER/parallel_out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECEIVER/BRDESER/parallel_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.061%)  route 0.184ns (58.939%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE                         0.000     0.000 r  RECEIVER/DESER/parallel_out_reg[7]/C
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  RECEIVER/DESER/parallel_out_reg[7]/Q
                         net (fo=1, routed)           0.184     0.312    RECEIVER/BRDESER/Q[7]
    SLICE_X62Y64         FDCE                                         r  RECEIVER/BRDESER/parallel_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.858     2.008    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y64         FDCE                                         r  RECEIVER/BRDESER/parallel_out_reg[7]/C

Slack:                    inf
  Source:                 RECEIVER/DESER/parity_error_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECEIVER/BRDESER/parity_error_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.038%)  route 0.172ns (54.962%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE                         0.000     0.000 r  RECEIVER/DESER/parity_error_reg/C
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RECEIVER/DESER/parity_error_reg/Q
                         net (fo=1, routed)           0.172     0.313    RECEIVER/BRDESER/parity_error_intern
    SLICE_X62Y63         FDCE                                         r  RECEIVER/BRDESER/parity_error_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.858     2.008    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y63         FDCE                                         r  RECEIVER/BRDESER/parity_error_out_reg/C

Slack:                    inf
  Source:                 RECEIVER/DESER/parallel_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECEIVER/BRDESER/parallel_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.058%)  route 0.179ns (55.942%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDCE                         0.000     0.000 r  RECEIVER/DESER/parallel_out_reg[0]/C
    SLICE_X61Y66         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RECEIVER/DESER/parallel_out_reg[0]/Q
                         net (fo=1, routed)           0.179     0.320    RECEIVER/BRDESER/Q[0]
    SLICE_X62Y66         FDCE                                         r  RECEIVER/BRDESER/parallel_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.856     2.006    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y66         FDCE                                         r  RECEIVER/BRDESER/parallel_out_reg[0]/C

Slack:                    inf
  Source:                 RECEIVER/DESER/data_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECEIVER/BRDESER/parallel_out_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.851%)  route 0.193ns (60.149%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDCE                         0.000     0.000 r  RECEIVER/DESER/data_valid_reg/C
    SLICE_X61Y63         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  RECEIVER/DESER/data_valid_reg/Q
                         net (fo=11, routed)          0.193     0.321    RECEIVER/BRDESER/data_ready_intern
    SLICE_X60Y61         FDCE                                         r  RECEIVER/BRDESER/parallel_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.860     2.009    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X60Y61         FDCE                                         r  RECEIVER/BRDESER/parallel_out_reg[6]/C

Slack:                    inf
  Source:                 RECEIVER/DESER/parallel_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECEIVER/BRDESER/parallel_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE                         0.000     0.000 r  RECEIVER/DESER/parallel_out_reg[2]/C
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RECEIVER/DESER/parallel_out_reg[2]/Q
                         net (fo=1, routed)           0.170     0.334    RECEIVER/BRDESER/Q[2]
    SLICE_X60Y66         FDCE                                         r  RECEIVER/BRDESER/parallel_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.855     2.004    RECEIVER/BRDESER/clk_IBUF_BUFG
    SLICE_X60Y66         FDCE                                         r  RECEIVER/BRDESER/parallel_out_reg[2]/C





