Analysis & Synthesis report for CU
Wed Nov 30 13:45:49 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: Top-level Entity: |CU
 12. Parameter Settings for User Entity Instance: IU:IU_inst|keypad_input:keypad_input_inst
 13. Parameter Settings for User Entity Instance: IU:IU_inst|keypad_input:keypad_input_inst|keypad_base:keypad_base|clock_div:keypad_clock_divider
 14. Parameter Settings for User Entity Instance: IU:IU_inst|keypad_input:keypad_input_inst|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder
 15. Parameter Settings for User Entity Instance: IU:IU_inst|keypad_input:keypad_input_inst|shift_reg:shift_reg
 16. Parameter Settings for User Entity Instance: IU:IU_inst|BCD2BinarySM:BCD2BinarySM_inst
 17. Parameter Settings for User Entity Instance: ALU:ALU_inst|LoadRegister:LoadRegisterA
 18. Parameter Settings for User Entity Instance: ALU:ALU_inst|LoadRegister:LoadRegisterB
 19. Parameter Settings for User Entity Instance: ALU:ALU_inst|LoadRegister:LoadRegisterR
 20. Parameter Settings for User Entity Instance: OU:OU_inst|LoadRegister:LoadRegisterOU
 21. Parameter Settings for Inferred Entity Instance: IU:IU_inst|BCD2BinarySM:BCD2BinarySM_inst|lpm_mult:Mult0
 22. lpm_mult Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "OU:OU_inst|HexDisplay:HexDisplay_Hundres"
 24. Port Connectivity Checks: "OU:OU_inst|SM2BCD:SM2BCD_inst|add3:m6"
 25. Port Connectivity Checks: "OU:OU_inst|SM2BCD:SM2BCD_inst|add3:m1"
 26. Port Connectivity Checks: "MUX:MUX_inst"
 27. Port Connectivity Checks: "ALU:ALU_inst"
 28. Port Connectivity Checks: "IU:IU_inst|TwosComplement2BSM:TwosComplement2BSM_inst|HA_Behave:HA_Behave_inst7"
 29. Port Connectivity Checks: "IU:IU_inst|TwosComplement2BSM:TwosComplement2BSM_inst|HA_Behave:HA_Behave_inst6"
 30. Port Connectivity Checks: "IU:IU_inst|keypad_input:keypad_input_inst|shift_reg:shift_reg"
 31. Port Connectivity Checks: "IU:IU_inst|keypad_input:keypad_input_inst|keypad_base:keypad_base|keypad_fsm:keypad_fsm"
 32. Port Connectivity Checks: "IU:IU_inst|keypad_input:keypad_input_inst|keypad_base:keypad_base|clock_div:keypad_clock_divider"
 33. Port Connectivity Checks: "IU:IU_inst|keypad_input:keypad_input_inst|keypad_base:keypad_base"
 34. Port Connectivity Checks: "IU:IU_inst"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 30 13:45:47 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; CU                                          ;
; Top-level Entity Name              ; CU                                          ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 239                                         ;
;     Total combinational functions  ; 221                                         ;
;     Dedicated logic registers      ; 89                                          ;
; Total registers                    ; 89                                          ;
; Total pins                         ; 72                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; CU                 ; CU                 ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+------------------------------------------------------+-----------------+------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                     ; Used in Netlist ; File Type              ; File Name with Absolute Path                                              ; Library ;
+------------------------------------------------------+-----------------+------------------------+---------------------------------------------------------------------------+---------+
; ../EdgeDetector/EdgeDetect.v                         ; yes             ; User Verilog HDL File  ; D:/MyCSE2441Labs/Final_Project/EdgeDetector/EdgeDetect.v                  ;         ;
; ../MUX/MUX.v                                         ; yes             ; User Verilog HDL File  ; D:/MyCSE2441Labs/Final_Project/MUX/MUX.v                                  ;         ;
; ../../Lab 6/FABehav.v                                ; yes             ; User Verilog HDL File  ; D:/MyCSE2441Labs/Lab 6/FABehav.v                                          ;         ;
; ../../Lab 11 - IU/Keypad/Shift Reg/shift_reg.v       ; yes             ; User Verilog HDL File  ; D:/MyCSE2441Labs/Lab 11 - IU/Keypad/Shift Reg/shift_reg.v                 ;         ;
; ../../Lab 11 - IU/Keypad/Keypad Input/keypad_input.v ; yes             ; User Verilog HDL File  ; D:/MyCSE2441Labs/Lab 11 - IU/Keypad/Keypad Input/keypad_input.v           ;         ;
; ../../Lab 11 - IU/Keypad/Keypad Base/keypad_base.v   ; yes             ; User Verilog HDL File  ; D:/MyCSE2441Labs/Lab 11 - IU/Keypad/Keypad Base/keypad_base.v             ;         ;
; ../../Lab 11 - IU/Keypad/FSM/keypad_fsm.v            ; yes             ; User Verilog HDL File  ; D:/MyCSE2441Labs/Lab 11 - IU/Keypad/FSM/keypad_fsm.v                      ;         ;
; ../../Lab 11 - IU/Keypad/Decoder/keypad_decoder.v    ; yes             ; User Verilog HDL File  ; D:/MyCSE2441Labs/Lab 11 - IU/Keypad/Decoder/keypad_decoder.v              ;         ;
; ../../Lab 11 - IU/Keypad/Clock/clock_div.v           ; yes             ; User Verilog HDL File  ; D:/MyCSE2441Labs/Lab 11 - IU/Keypad/Clock/clock_div.v                     ;         ;
; ../../Lab 11 - IU/IU Module/IU.v                     ; yes             ; User Verilog HDL File  ; D:/MyCSE2441Labs/Lab 11 - IU/IU Module/IU.v                               ;         ;
; ../../Lab 11 - IU/BCD2BSM/BCD2BinarySM.v             ; yes             ; User Verilog HDL File  ; D:/MyCSE2441Labs/Lab 11 - IU/BCD2BSM/BCD2BinarySM.v                       ;         ;
; ../../Lab10/TwosComplement2BSM/TwosComplement2BSM.v  ; yes             ; User Verilog HDL File  ; D:/MyCSE2441Labs/Lab10/TwosComplement2BSM/TwosComplement2BSM.v            ;         ;
; ../../Lab10/SM2BCD/SM2BCD.v                          ; yes             ; User Verilog HDL File  ; D:/MyCSE2441Labs/Lab10/SM2BCD/SM2BCD.v                                    ;         ;
; ../../Lab10/OU/OU.v                                  ; yes             ; User Verilog HDL File  ; D:/MyCSE2441Labs/Lab10/OU/OU.v                                            ;         ;
; ../../Lab10/HexSignDisplay/HexSignDisplay.v          ; yes             ; User Verilog HDL File  ; D:/MyCSE2441Labs/Lab10/HexSignDisplay/HexSignDisplay.v                    ;         ;
; ../../Lab10/HA Behave/HA_Behave.v                    ; yes             ; User Verilog HDL File  ; D:/MyCSE2441Labs/Lab10/HA Behave/HA_Behave.v                              ;         ;
; ../../Lab10/ADD3/add3.v                              ; yes             ; User Verilog HDL File  ; D:/MyCSE2441Labs/Lab10/ADD3/add3.v                                        ;         ;
; ../../Lab 9 - ALU/LoadRegister.v                     ; yes             ; User Verilog HDL File  ; D:/MyCSE2441Labs/Lab 9 - ALU/LoadRegister.v                               ;         ;
; ../../Lab 9 - ALU/HexDisplay.v                       ; yes             ; User Verilog HDL File  ; D:/MyCSE2441Labs/Lab 9 - ALU/HexDisplay.v                                 ;         ;
; ../../Lab 9 - ALU/ALU.v                              ; yes             ; User Verilog HDL File  ; D:/MyCSE2441Labs/Lab 9 - ALU/ALU.v                                        ;         ;
; ../../Lab 9 - ALU/AdderSubtractor.v                  ; yes             ; User Verilog HDL File  ; D:/MyCSE2441Labs/Lab 9 - ALU/AdderSubtractor.v                            ;         ;
; CU.v                                                 ; yes             ; User Verilog HDL File  ; D:/MyCSE2441Labs/Final_Project/CU/CU.v                                    ;         ;
; lpm_mult.tdf                                         ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf       ;         ;
; aglobal201.inc                                       ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc     ;         ;
; lpm_add_sub.inc                                      ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc    ;         ;
; multcore.inc                                         ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc       ;         ;
; bypassff.inc                                         ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc       ;         ;
; altshift.inc                                         ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc       ;         ;
; multcore.tdf                                         ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf       ;         ;
; csa_add.inc                                          ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/csa_add.inc        ;         ;
; mpar_add.inc                                         ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.inc       ;         ;
; muleabz.inc                                          ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muleabz.inc        ;         ;
; mul_lfrg.inc                                         ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_lfrg.inc       ;         ;
; mul_boothc.inc                                       ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_boothc.inc     ;         ;
; alt_ded_mult.inc                                     ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult.inc   ;         ;
; alt_ded_mult_y.inc                                   ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc ;         ;
; dffpipe.inc                                          ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc        ;         ;
; mpar_add.tdf                                         ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf       ;         ;
; altshift.tdf                                         ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.tdf       ;         ;
+------------------------------------------------------+-----------------+------------------------+---------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 239         ;
;                                             ;             ;
; Total combinational functions               ; 221         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 101         ;
;     -- 3 input functions                    ; 50          ;
;     -- <=2 input functions                  ; 70          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 179         ;
;     -- arithmetic mode                      ; 42          ;
;                                             ;             ;
; Total registers                             ; 89          ;
;     -- Dedicated logic registers            ; 89          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 72          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; RESET~input ;
; Maximum fan-out                             ; 47          ;
; Total fan-out                               ; 1026        ;
; Average fan-out                             ; 2.26        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                     ; Entity Name        ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |CU                                                ; 221 (5)             ; 89 (2)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 72   ; 0            ; 0          ; |CU                                                                                                     ; CU                 ; work         ;
;    |ALU:ALU_inst|                                  ; 21 (0)              ; 24 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|ALU:ALU_inst                                                                                        ; ALU                ; work         ;
;       |AdderSubtractor:AdderSubtractor_inst|       ; 21 (3)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|ALU:ALU_inst|AdderSubtractor:AdderSubtractor_inst                                                   ; AdderSubtractor    ; work         ;
;          |FABehav:FABehav_inst1|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|ALU:ALU_inst|AdderSubtractor:AdderSubtractor_inst|FABehav:FABehav_inst1                             ; FABehav            ; work         ;
;          |FABehav:FABehav_inst2|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|ALU:ALU_inst|AdderSubtractor:AdderSubtractor_inst|FABehav:FABehav_inst2                             ; FABehav            ; work         ;
;          |FABehav:FABehav_inst3|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|ALU:ALU_inst|AdderSubtractor:AdderSubtractor_inst|FABehav:FABehav_inst3                             ; FABehav            ; work         ;
;          |FABehav:FABehav_inst4|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|ALU:ALU_inst|AdderSubtractor:AdderSubtractor_inst|FABehav:FABehav_inst4                             ; FABehav            ; work         ;
;          |FABehav:FABehav_inst5|                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|ALU:ALU_inst|AdderSubtractor:AdderSubtractor_inst|FABehav:FABehav_inst5                             ; FABehav            ; work         ;
;          |FABehav:FABehav_inst6|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|ALU:ALU_inst|AdderSubtractor:AdderSubtractor_inst|FABehav:FABehav_inst6                             ; FABehav            ; work         ;
;          |FABehav:FABehav_inst7|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|ALU:ALU_inst|AdderSubtractor:AdderSubtractor_inst|FABehav:FABehav_inst7                             ; FABehav            ; work         ;
;          |FABehav:FABehav_inst8|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|ALU:ALU_inst|AdderSubtractor:AdderSubtractor_inst|FABehav:FABehav_inst8                             ; FABehav            ; work         ;
;       |LoadRegister:LoadRegisterA|                 ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|ALU:ALU_inst|LoadRegister:LoadRegisterA                                                             ; LoadRegister       ; work         ;
;       |LoadRegister:LoadRegisterB|                 ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|ALU:ALU_inst|LoadRegister:LoadRegisterB                                                             ; LoadRegister       ; work         ;
;       |LoadRegister:LoadRegisterR|                 ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|ALU:ALU_inst|LoadRegister:LoadRegisterR                                                             ; LoadRegister       ; work         ;
;    |EdgeDetect:EdgeDetect_inst|                    ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|EdgeDetect:EdgeDetect_inst                                                                          ; EdgeDetect         ; work         ;
;    |IU:IU_inst|                                    ; 137 (3)             ; 54 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|IU:IU_inst                                                                                          ; IU                 ; work         ;
;       |BCD2BinarySM:BCD2BinarySM_inst|             ; 22 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|IU:IU_inst|BCD2BinarySM:BCD2BinarySM_inst                                                           ; BCD2BinarySM       ; work         ;
;          |lpm_mult:Mult0|                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|IU:IU_inst|BCD2BinarySM:BCD2BinarySM_inst|lpm_mult:Mult0                                            ; lpm_mult           ; work         ;
;             |multcore:mult_core|                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|IU:IU_inst|BCD2BinarySM:BCD2BinarySM_inst|lpm_mult:Mult0|multcore:mult_core                         ; multcore           ; work         ;
;       |TwosComplement2BSM:TwosComplement2BSM_inst| ; 13 (3)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|IU:IU_inst|TwosComplement2BSM:TwosComplement2BSM_inst                                               ; TwosComplement2BSM ; work         ;
;          |HA_Behave:HA_Behave_inst1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|IU:IU_inst|TwosComplement2BSM:TwosComplement2BSM_inst|HA_Behave:HA_Behave_inst1                     ; HA_Behave          ; work         ;
;          |HA_Behave:HA_Behave_inst2|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|IU:IU_inst|TwosComplement2BSM:TwosComplement2BSM_inst|HA_Behave:HA_Behave_inst2                     ; HA_Behave          ; work         ;
;          |HA_Behave:HA_Behave_inst3|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|IU:IU_inst|TwosComplement2BSM:TwosComplement2BSM_inst|HA_Behave:HA_Behave_inst3                     ; HA_Behave          ; work         ;
;          |HA_Behave:HA_Behave_inst4|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|IU:IU_inst|TwosComplement2BSM:TwosComplement2BSM_inst|HA_Behave:HA_Behave_inst4                     ; HA_Behave          ; work         ;
;          |HA_Behave:HA_Behave_inst5|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|IU:IU_inst|TwosComplement2BSM:TwosComplement2BSM_inst|HA_Behave:HA_Behave_inst5                     ; HA_Behave          ; work         ;
;          |HA_Behave:HA_Behave_inst6|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|IU:IU_inst|TwosComplement2BSM:TwosComplement2BSM_inst|HA_Behave:HA_Behave_inst6                     ; HA_Behave          ; work         ;
;       |keypad_input:keypad_input_inst|             ; 99 (0)              ; 54 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|IU:IU_inst|keypad_input:keypad_input_inst                                                           ; keypad_input       ; work         ;
;          |keypad_base:keypad_base|                 ; 99 (2)              ; 41 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|IU:IU_inst|keypad_input:keypad_input_inst|keypad_base:keypad_base                                   ; keypad_base        ; work         ;
;             |clock_div:keypad_clock_divider|       ; 50 (50)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|IU:IU_inst|keypad_input:keypad_input_inst|keypad_base:keypad_base|clock_div:keypad_clock_divider    ; clock_div          ; work         ;
;             |keypad_decoder:keypad_key_decoder|    ; 33 (33)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|IU:IU_inst|keypad_input:keypad_input_inst|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder ; keypad_decoder     ; work         ;
;             |keypad_fsm:keypad_fsm|                ; 14 (14)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|IU:IU_inst|keypad_input:keypad_input_inst|keypad_base:keypad_base|keypad_fsm:keypad_fsm             ; keypad_fsm         ; work         ;
;          |shift_reg:shift_reg|                     ; 0 (0)               ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|IU:IU_inst|keypad_input:keypad_input_inst|shift_reg:shift_reg                                       ; shift_reg          ; work         ;
;    |MUX:MUX_inst|                                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|MUX:MUX_inst                                                                                        ; MUX                ; work         ;
;    |OU:OU_inst|                                    ; 48 (0)              ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|OU:OU_inst                                                                                          ; OU                 ; work         ;
;       |HexDisplay:HexDisplay_Ones|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|OU:OU_inst|HexDisplay:HexDisplay_Ones                                                               ; HexDisplay         ; work         ;
;       |HexDisplay:HexDisplay_Tens|                 ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|OU:OU_inst|HexDisplay:HexDisplay_Tens                                                               ; HexDisplay         ; work         ;
;       |LoadRegister:LoadRegisterOU|                ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|OU:OU_inst|LoadRegister:LoadRegisterOU                                                              ; LoadRegister       ; work         ;
;       |SM2BCD:SM2BCD_inst|                         ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|OU:OU_inst|SM2BCD:SM2BCD_inst                                                                       ; SM2BCD             ; work         ;
;          |add3:m2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|OU:OU_inst|SM2BCD:SM2BCD_inst|add3:m2                                                               ; add3               ; work         ;
;          |add3:m3|                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|OU:OU_inst|SM2BCD:SM2BCD_inst|add3:m3                                                               ; add3               ; work         ;
;          |add3:m4|                                 ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|OU:OU_inst|SM2BCD:SM2BCD_inst|add3:m4                                                               ; add3               ; work         ;
;          |add3:m5|                                 ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|OU:OU_inst|SM2BCD:SM2BCD_inst|add3:m5                                                               ; add3               ; work         ;
;          |add3:m7|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|OU:OU_inst|SM2BCD:SM2BCD_inst|add3:m7                                                               ; add3               ; work         ;
;       |TwosComplement2BSM:TwosComplement2BSM_inst| ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|OU:OU_inst|TwosComplement2BSM:TwosComplement2BSM_inst                                               ; TwosComplement2BSM ; work         ;
;          |HA_Behave:HA_Behave_inst1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|OU:OU_inst|TwosComplement2BSM:TwosComplement2BSM_inst|HA_Behave:HA_Behave_inst1                     ; HA_Behave          ; work         ;
;          |HA_Behave:HA_Behave_inst2|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|OU:OU_inst|TwosComplement2BSM:TwosComplement2BSM_inst|HA_Behave:HA_Behave_inst2                     ; HA_Behave          ; work         ;
;          |HA_Behave:HA_Behave_inst3|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|OU:OU_inst|TwosComplement2BSM:TwosComplement2BSM_inst|HA_Behave:HA_Behave_inst3                     ; HA_Behave          ; work         ;
;          |HA_Behave:HA_Behave_inst4|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|OU:OU_inst|TwosComplement2BSM:TwosComplement2BSM_inst|HA_Behave:HA_Behave_inst4                     ; HA_Behave          ; work         ;
;          |HA_Behave:HA_Behave_inst5|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|OU:OU_inst|TwosComplement2BSM:TwosComplement2BSM_inst|HA_Behave:HA_Behave_inst5                     ; HA_Behave          ; work         ;
;          |HA_Behave:HA_Behave_inst6|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CU|OU:OU_inst|TwosComplement2BSM:TwosComplement2BSM_inst|HA_Behave:HA_Behave_inst6                     ; HA_Behave          ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                             ;
+---------------------------------------------------------------------------+--------------------+
; Register name                                                             ; Reason for Removal ;
+---------------------------------------------------------------------------+--------------------+
; IU:IU_inst|keypad_input:keypad_input_inst|shift_reg:shift_reg|out[12..14] ; Lost fanout        ;
; Total Number of Removed Registers = 3                                     ;                    ;
+---------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 89    ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 47    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------+
; 16:1               ; 4 bits    ; 40 LEs        ; 12 LEs               ; 28 LEs                 ; Yes        ; |CU|IU:IU_inst|keypad_input:keypad_input_inst|keypad_base:keypad_base|keypad_fsm:keypad_fsm|col[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |CU ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; S0             ; 00    ; Unsigned Binary                           ;
; S1             ; 01    ; Unsigned Binary                           ;
; S2             ; 10    ; Unsigned Binary                           ;
; S3             ; 11    ; Unsigned Binary                           ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IU:IU_inst|keypad_input:keypad_input_inst ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DIGITS         ; 4     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IU:IU_inst|keypad_input:keypad_input_inst|keypad_base:keypad_base|clock_div:keypad_clock_divider ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32     ; Signed Integer                                                                                                      ;
; DIV            ; 100000 ; Signed Integer                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IU:IU_inst|keypad_input:keypad_input_inst|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; BASE           ; 10    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IU:IU_inst|keypad_input:keypad_input_inst|shift_reg:shift_reg ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; COUNT          ; 4     ; Signed Integer                                                                    ;
; WIDTH          ; 4     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IU:IU_inst|BCD2BinarySM:BCD2BinarySM_inst ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU_inst|LoadRegister:LoadRegisterA ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU_inst|LoadRegister:LoadRegisterB ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU_inst|LoadRegister:LoadRegisterR ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OU:OU_inst|LoadRegister:LoadRegisterOU ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IU:IU_inst|BCD2BinarySM:BCD2BinarySM_inst|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-----------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                          ;
+------------------------------------------------+----------+-----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                ;
; LPM_WIDTHA                                     ; 4        ; Untyped                                       ;
; LPM_WIDTHB                                     ; 7        ; Untyped                                       ;
; LPM_WIDTHP                                     ; 11       ; Untyped                                       ;
; LPM_WIDTHR                                     ; 11       ; Untyped                                       ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                       ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                       ;
; LATENCY                                        ; 0        ; Untyped                                       ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                       ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                       ;
; USE_EAB                                        ; OFF      ; Untyped                                       ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                       ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                       ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                       ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                       ;
+------------------------------------------------+----------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                   ;
+---------------------------------------+----------------------------------------------------------+
; Name                                  ; Value                                                    ;
+---------------------------------------+----------------------------------------------------------+
; Number of entity instances            ; 1                                                        ;
; Entity Instance                       ; IU:IU_inst|BCD2BinarySM:BCD2BinarySM_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                                                        ;
;     -- LPM_WIDTHB                     ; 7                                                        ;
;     -- LPM_WIDTHP                     ; 11                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                      ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
+---------------------------------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OU:OU_inst|HexDisplay:HexDisplay_Hundres"                                                                                                ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; x    ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "x[3..2]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "OU:OU_inst|SM2BCD:SM2BCD_inst|add3:m6" ;
+-------+-------+----------+----------------------------------------+
; Port  ; Type  ; Severity ; Details                                ;
+-------+-------+----------+----------------------------------------+
; in[3] ; Input ; Info     ; Stuck at GND                           ;
+-------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "OU:OU_inst|SM2BCD:SM2BCD_inst|add3:m1" ;
+----------+-------+----------+-------------------------------------+
; Port     ; Type  ; Severity ; Details                             ;
+----------+-------+----------+-------------------------------------+
; in[3..2] ; Input ; Info     ; Stuck at GND                        ;
+----------+-------+----------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MUX:MUX_inst"                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; sel  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "sel[1..1]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU_inst"                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; hexALSB  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hexAMSB  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hexBLSB  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hexBMSB  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hexRLSB  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hexRMSB  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dataOutA ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dataOutB ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dataSum  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IU:IU_inst|TwosComplement2BSM:TwosComplement2BSM_inst|HA_Behave:HA_Behave_inst7"                                                                                                     ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bi     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bi[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; couti  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IU:IU_inst|TwosComplement2BSM:TwosComplement2BSM_inst|HA_Behave:HA_Behave_inst6"     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; couti ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IU:IU_inst|keypad_input:keypad_input_inst|shift_reg:shift_reg"                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; dir  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IU:IU_inst|keypad_input:keypad_input_inst|keypad_base:keypad_base|keypad_fsm:keypad_fsm"                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; state ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; trig  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IU:IU_inst|keypad_input:keypad_input_inst|keypad_base:keypad_base|clock_div:keypad_clock_divider"                                            ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IU:IU_inst|keypad_input:keypad_input_inst|keypad_base:keypad_base"                                              ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; slow_clock  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; sense       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; valid_digit ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; inv_row     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IU:IU_inst"                                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; TRIG  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VALUE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; OUT   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BSM   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 72                          ;
; cycloneiii_ff         ; 89                          ;
;     CLR               ; 46                          ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 4                           ;
;     plain             ; 38                          ;
; cycloneiii_lcell_comb ; 231                         ;
;     arith             ; 42                          ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 8                           ;
;     normal            ; 189                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 33                          ;
;         3 data inputs ; 42                          ;
;         4 data inputs ; 101                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 6.46                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Nov 30 13:45:36 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CU -c CU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /mycse2441labs/final_project/edgedetector/edgedetect.v
    Info (12023): Found entity 1: EdgeDetect File: D:/MyCSE2441Labs/Final_Project/EdgeDetector/EdgeDetect.v Line: 2
Warning (12090): Entity "MUX" obtained from "../MUX/MUX.v" instead of from Quartus Prime megafunction library File: D:/MyCSE2441Labs/Final_Project/MUX/MUX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /mycse2441labs/final_project/mux/mux.v
    Info (12023): Found entity 1: MUX File: D:/MyCSE2441Labs/Final_Project/MUX/MUX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 6/fabehav.v
    Info (12023): Found entity 1: FABehav File: D:/MyCSE2441Labs/Lab 6/FABehav.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 11 - iu/keypad/shift reg/shift_reg.v
    Info (12023): Found entity 1: shift_reg File: D:/MyCSE2441Labs/Lab 11 - IU/Keypad/Shift Reg/shift_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 11 - iu/keypad/keypad input/keypad_input.v
    Info (12023): Found entity 1: keypad_input File: D:/MyCSE2441Labs/Lab 11 - IU/Keypad/Keypad Input/keypad_input.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 11 - iu/keypad/keypad base/keypad_base.v
    Info (12023): Found entity 1: keypad_base File: D:/MyCSE2441Labs/Lab 11 - IU/Keypad/Keypad Base/keypad_base.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 11 - iu/keypad/fsm/keypad_fsm.v
    Info (12023): Found entity 1: keypad_fsm File: D:/MyCSE2441Labs/Lab 11 - IU/Keypad/FSM/keypad_fsm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 11 - iu/keypad/decoder/keypad_decoder.v
    Info (12023): Found entity 1: keypad_decoder File: D:/MyCSE2441Labs/Lab 11 - IU/Keypad/Decoder/keypad_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 11 - iu/keypad/clock/clock_div.v
    Info (12023): Found entity 1: clock_div File: D:/MyCSE2441Labs/Lab 11 - IU/Keypad/Clock/clock_div.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 11 - iu/iu module/iu.v
    Info (12023): Found entity 1: IU File: D:/MyCSE2441Labs/Lab 11 - IU/IU Module/IU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 11 - iu/bcd2bsm/bcd2binarysm.v
    Info (12023): Found entity 1: BCD2BinarySM File: D:/MyCSE2441Labs/Lab 11 - IU/BCD2BSM/BCD2BinarySM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/twoscomplement2bsm/twoscomplement2bsm.v
    Info (12023): Found entity 1: TwosComplement2BSM File: D:/MyCSE2441Labs/Lab10/TwosComplement2BSM/TwosComplement2BSM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/sm2bcd/sm2bcd.v
    Info (12023): Found entity 1: SM2BCD File: D:/MyCSE2441Labs/Lab10/SM2BCD/SM2BCD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/ou/ou.v
    Info (12023): Found entity 1: OU File: D:/MyCSE2441Labs/Lab10/OU/OU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/hexsigndisplay/hexsigndisplay.v
    Info (12023): Found entity 1: HexSignDisplay File: D:/MyCSE2441Labs/Lab10/HexSignDisplay/HexSignDisplay.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/ha behave/ha_behave.v
    Info (12023): Found entity 1: HA_Behave File: D:/MyCSE2441Labs/Lab10/HA Behave/HA_Behave.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/binarycounter/binarycounter.v
    Info (12023): Found entity 1: BinaryCounter File: D:/MyCSE2441Labs/Lab10/BinaryCounter/BinaryCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/add3/add3.v
    Info (12023): Found entity 1: add3 File: D:/MyCSE2441Labs/Lab10/ADD3/add3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 9 - alu/loadregister.v
    Info (12023): Found entity 1: LoadRegister File: D:/MyCSE2441Labs/Lab 9 - ALU/LoadRegister.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 9 - alu/hexdisplay.v
    Info (12023): Found entity 1: HexDisplay File: D:/MyCSE2441Labs/Lab 9 - ALU/HexDisplay.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 9 - alu/alu.v
    Info (12023): Found entity 1: ALU File: D:/MyCSE2441Labs/Lab 9 - ALU/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 9 - alu/addersubtractor.v
    Info (12023): Found entity 1: AdderSubtractor File: D:/MyCSE2441Labs/Lab 9 - ALU/AdderSubtractor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cu.v
    Info (12023): Found entity 1: CU File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at AdderSubtractor.v(84): created implicit net for "Count" File: D:/MyCSE2441Labs/Lab 9 - ALU/AdderSubtractor.v Line: 84
Info (12127): Elaborating entity "CU" for the top level hierarchy
Info (12128): Elaborating entity "EdgeDetect" for hierarchy "EdgeDetect:EdgeDetect_inst" File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 34
Info (12128): Elaborating entity "IU" for hierarchy "IU:IU_inst" File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 64
Info (12128): Elaborating entity "keypad_input" for hierarchy "IU:IU_inst|keypad_input:keypad_input_inst" File: D:/MyCSE2441Labs/Lab 11 - IU/IU Module/IU.v Line: 20
Info (12128): Elaborating entity "keypad_base" for hierarchy "IU:IU_inst|keypad_input:keypad_input_inst|keypad_base:keypad_base" File: D:/MyCSE2441Labs/Lab 11 - IU/Keypad/Keypad Input/keypad_input.v Line: 19
Info (12128): Elaborating entity "clock_div" for hierarchy "IU:IU_inst|keypad_input:keypad_input_inst|keypad_base:keypad_base|clock_div:keypad_clock_divider" File: D:/MyCSE2441Labs/Lab 11 - IU/Keypad/Keypad Base/keypad_base.v Line: 19
Info (12128): Elaborating entity "keypad_fsm" for hierarchy "IU:IU_inst|keypad_input:keypad_input_inst|keypad_base:keypad_base|keypad_fsm:keypad_fsm" File: D:/MyCSE2441Labs/Lab 11 - IU/Keypad/Keypad Base/keypad_base.v Line: 26
Info (12128): Elaborating entity "keypad_decoder" for hierarchy "IU:IU_inst|keypad_input:keypad_input_inst|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder" File: D:/MyCSE2441Labs/Lab 11 - IU/Keypad/Keypad Base/keypad_base.v Line: 33
Info (12128): Elaborating entity "shift_reg" for hierarchy "IU:IU_inst|keypad_input:keypad_input_inst|shift_reg:shift_reg" File: D:/MyCSE2441Labs/Lab 11 - IU/Keypad/Keypad Input/keypad_input.v Line: 26
Info (12128): Elaborating entity "BCD2BinarySM" for hierarchy "IU:IU_inst|BCD2BinarySM:BCD2BinarySM_inst" File: D:/MyCSE2441Labs/Lab 11 - IU/IU Module/IU.v Line: 26
Info (12128): Elaborating entity "TwosComplement2BSM" for hierarchy "IU:IU_inst|TwosComplement2BSM:TwosComplement2BSM_inst" File: D:/MyCSE2441Labs/Lab 11 - IU/IU Module/IU.v Line: 32
Info (12128): Elaborating entity "HA_Behave" for hierarchy "IU:IU_inst|TwosComplement2BSM:TwosComplement2BSM_inst|HA_Behave:HA_Behave_inst0" File: D:/MyCSE2441Labs/Lab10/TwosComplement2BSM/TwosComplement2BSM.v Line: 16
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU_inst" File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 87
Info (12128): Elaborating entity "LoadRegister" for hierarchy "ALU:ALU_inst|LoadRegister:LoadRegisterA" File: D:/MyCSE2441Labs/Lab 9 - ALU/ALU.v Line: 17
Info (12128): Elaborating entity "HexDisplay" for hierarchy "ALU:ALU_inst|HexDisplay:HexDisplay_RegA_LSB" File: D:/MyCSE2441Labs/Lab 9 - ALU/ALU.v Line: 23
Info (12128): Elaborating entity "AdderSubtractor" for hierarchy "ALU:ALU_inst|AdderSubtractor:AdderSubtractor_inst" File: D:/MyCSE2441Labs/Lab 9 - ALU/ALU.v Line: 59
Warning (10036): Verilog HDL or VHDL warning at AdderSubtractor.v(84): object "Count" assigned a value but never read File: D:/MyCSE2441Labs/Lab 9 - ALU/AdderSubtractor.v Line: 84
Warning (10034): Output port "Cout" at AdderSubtractor.v(6) has no driver File: D:/MyCSE2441Labs/Lab 9 - ALU/AdderSubtractor.v Line: 6
Info (12128): Elaborating entity "FABehav" for hierarchy "ALU:ALU_inst|AdderSubtractor:AdderSubtractor_inst|FABehav:FABehav_inst1" File: D:/MyCSE2441Labs/Lab 9 - ALU/AdderSubtractor.v Line: 19
Info (12128): Elaborating entity "MUX" for hierarchy "MUX:MUX_inst" File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 95
Info (12128): Elaborating entity "OU" for hierarchy "OU:OU_inst" File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 107
Info (12128): Elaborating entity "SM2BCD" for hierarchy "OU:OU_inst|SM2BCD:SM2BCD_inst" File: D:/MyCSE2441Labs/Lab10/OU/OU.v Line: 35
Info (12128): Elaborating entity "add3" for hierarchy "OU:OU_inst|SM2BCD:SM2BCD_inst|add3:m1" File: D:/MyCSE2441Labs/Lab10/SM2BCD/SM2BCD.v Line: 22
Info (12128): Elaborating entity "HexSignDisplay" for hierarchy "OU:OU_inst|HexSignDisplay:HexDisplay_Sign" File: D:/MyCSE2441Labs/Lab10/OU/OU.v Line: 59
Warning (12020): Port "bi" on the entity instantiation of "HA_Behave_inst7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/MyCSE2441Labs/Lab10/TwosComplement2BSM/TwosComplement2BSM.v Line: 72
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer IU:IU_inst|keypad_input:keypad_input_inst|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr4~0 File: D:/MyCSE2441Labs/Lab 11 - IU/Keypad/Decoder/keypad_decoder.v Line: 18
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "IU:IU_inst|BCD2BinarySM:BCD2BinarySM_inst|Mult0" File: D:/MyCSE2441Labs/Lab 11 - IU/BCD2BSM/BCD2BinarySM.v Line: 6
Info (12130): Elaborated megafunction instantiation "IU:IU_inst|BCD2BinarySM:BCD2BinarySM_inst|lpm_mult:Mult0" File: D:/MyCSE2441Labs/Lab 11 - IU/BCD2BSM/BCD2BinarySM.v Line: 6
Info (12133): Instantiated megafunction "IU:IU_inst|BCD2BinarySM:BCD2BinarySM_inst|lpm_mult:Mult0" with the following parameter: File: D:/MyCSE2441Labs/Lab 11 - IU/BCD2BSM/BCD2BinarySM.v Line: 6
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "IU:IU_inst|BCD2BinarySM:BCD2BinarySM_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "IU:IU_inst|BCD2BinarySM:BCD2BinarySM_inst|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "IU:IU_inst|BCD2BinarySM:BCD2BinarySM_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "IU:IU_inst|BCD2BinarySM:BCD2BinarySM_inst|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "IU:IU_inst|BCD2BinarySM:BCD2BinarySM_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "IU:IU_inst|BCD2BinarySM:BCD2BinarySM_inst|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "COUT" is stuck at GND File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 5
    Warning (13410): Pin "HEXHUNDREDS[6]" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 7
    Warning (13410): Pin "HEXHUNDREDS[2]" is stuck at GND File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 7
    Warning (13410): Pin "HEXHUNDREDS[1]" is stuck at GND File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 7
    Warning (13410): Pin "HEXSIGN[5]" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 7
    Warning (13410): Pin "HEXSIGN[4]" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 7
    Warning (13410): Pin "HEXSIGN[3]" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 7
    Warning (13410): Pin "HEXSIGN[2]" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 7
    Warning (13410): Pin "HEXSIGN[1]" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 7
    Warning (13410): Pin "HEXSIGN[0]" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 7
    Warning (13410): Pin "blankhex0" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 8
    Warning (13410): Pin "blankhex1" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 8
    Warning (13410): Pin "blankhex2" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 8
    Warning (13410): Pin "blankhex3" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 8
    Warning (13410): Pin "blankhex4[7]" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 9
    Warning (13410): Pin "blankhex4[6]" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 9
    Warning (13410): Pin "blankhex4[5]" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 9
    Warning (13410): Pin "blankhex4[4]" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 9
    Warning (13410): Pin "blankhex4[3]" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 9
    Warning (13410): Pin "blankhex4[2]" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 9
    Warning (13410): Pin "blankhex4[1]" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 9
    Warning (13410): Pin "blankhex4[0]" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 9
    Warning (13410): Pin "blankhex5[7]" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 9
    Warning (13410): Pin "blankhex5[6]" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 9
    Warning (13410): Pin "blankhex5[5]" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 9
    Warning (13410): Pin "blankhex5[4]" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 9
    Warning (13410): Pin "blankhex5[3]" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 9
    Warning (13410): Pin "blankhex5[2]" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 9
    Warning (13410): Pin "blankhex5[1]" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 9
    Warning (13410): Pin "blankhex5[0]" is stuck at VCC File: D:/MyCSE2441Labs/Final_Project/CU/CU.v Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 346 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 274 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 4784 megabytes
    Info: Processing ended: Wed Nov 30 13:45:49 2022
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:19


