
---------- Begin Simulation Statistics ----------
final_tick                                 4094659000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 138121                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724076                       # Number of bytes of host memory used
host_op_rate                                   270686                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    85.10                       # Real time elapsed on the host
host_tick_rate                               48116288                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753990                       # Number of instructions simulated
sim_ops                                      23035166                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004095                       # Number of seconds simulated
sim_ticks                                  4094659000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12218527                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9781878                       # number of cc regfile writes
system.cpu.committedInsts                    11753990                       # Number of Instructions Simulated
system.cpu.committedOps                      23035166                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.696727                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.696727                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463474                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4332427                       # number of floating regfile writes
system.cpu.idleCycles                          197613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               121950                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2434459                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.102421                       # Inst execution rate
system.cpu.iew.exec_refs                      4904873                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     533012                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  590821                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4697131                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                193                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             12851                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               714657                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27265604                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4371861                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            279816                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25406718                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3747                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                224100                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 116787                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                233324                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            305                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41312                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80638                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33842495                       # num instructions consuming a value
system.cpu.iew.wb_count                      25240286                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627837                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21247566                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.082098                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25282603                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31859075                       # number of integer regfile reads
system.cpu.int_regfile_writes                19217205                       # number of integer regfile writes
system.cpu.ipc                               1.435283                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.435283                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            166108      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17445613     67.92%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18858      0.07%     68.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630566      2.45%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              198344      0.77%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               324083      1.26%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11157      0.04%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55455      0.22%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.49%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98668      0.38%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49203      0.19%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2552911      9.94%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              368835      1.44%     92.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1867304      7.27%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178871      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25686534                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4664554                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9188919                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4510612                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5044678                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      301425                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011735                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  130932     43.44%     43.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     43.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     43.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     43.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     43.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     43.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     43.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     43.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     43.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     43.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     43.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     43.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     43.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    281      0.09%     43.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     43.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     86      0.03%     43.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   126      0.04%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     43.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  27823      9.23%     52.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1242      0.41%     53.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            137354     45.57%     98.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3581      1.19%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21157297                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50489450                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20729674                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26451615                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27263364                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25686534                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2240                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4230432                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             12170                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2041                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6360833                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7991706                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.214149                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.468356                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1996102     24.98%     24.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              443025      5.54%     30.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              567355      7.10%     37.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1210088     15.14%     52.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1262102     15.79%     68.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              847505     10.60%     79.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              824084     10.31%     89.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              483462      6.05%     95.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              357983      4.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7991706                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.136590                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            282332                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           234449                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4697131                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              714657                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9773892                       # number of misc regfile reads
system.cpu.numCycles                          8189319                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            5283                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6595                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15267                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       149884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          983                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       300281                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            983                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4902                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3091                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3504                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3770                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3770                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4902                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        23939                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        23939                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  23939                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       752832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       752832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  752832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8672                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8672    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8672                       # Request fanout histogram
system.membus.reqLayer2.occupancy            29738000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           45993500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4094659000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            133417                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        99221                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        10939                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           47286                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16979                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16979                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         11196                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       122222                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        33328                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       417347                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                450675                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1416448                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15061184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               16477632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7564                       # Total snoops (count)
system.tol2bus.snoopTraffic                    197952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           157959                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006255                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.078840                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 156971     99.37%     99.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    988      0.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             157959                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          257209500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         208802498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16792500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4094659000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 8907                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               132814                       # number of demand (read+write) hits
system.l2.demand_hits::total                   141721                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                8907                       # number of overall hits
system.l2.overall_hits::.cpu.data              132814                       # number of overall hits
system.l2.overall_hits::total                  141721                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2287                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6387                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8674                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2287                       # number of overall misses
system.l2.overall_misses::.cpu.data              6387                       # number of overall misses
system.l2.overall_misses::total                  8674                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    182972500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    502344500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        685317000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    182972500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    502344500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       685317000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            11194                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           139201                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               150395                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           11194                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          139201                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              150395                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.204306                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.045883                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.057675                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.204306                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.045883                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.057675                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80005.465676                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78651.088148                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79008.185382                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80005.465676                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78651.088148                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79008.185382                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3091                       # number of writebacks
system.l2.writebacks::total                      3091                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6386                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8673                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6386                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8673                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    160112500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    438425000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    598537500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    160112500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    438425000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    598537500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.204306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.045876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057668                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.204306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.045876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.057668                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70009.838216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68654.087065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69011.587686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70009.838216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68654.087065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69011.587686                       # average overall mshr miss latency
system.l2.replacements                           7562                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        96130                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            96130                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        96130                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        96130                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        10936                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            10936                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        10936                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        10936                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             13209                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13209                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3770                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3770                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    291886000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     291886000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         16979                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16979                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.222039                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.222039                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77423.342175                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77423.342175                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3770                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3770                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    254186000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    254186000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.222039                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.222039                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67423.342175                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67423.342175                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           8907                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8907                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2287                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2287                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    182972500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    182972500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        11194                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          11194                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.204306                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.204306                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80005.465676                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80005.465676                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2287                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2287                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    160112500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    160112500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.204306                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.204306                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70009.838216                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70009.838216                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        119605                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            119605                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2617                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2617                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    210458500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    210458500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       122222                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        122222                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.021412                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.021412                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80419.755445                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80419.755445                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2616                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2616                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    184239000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    184239000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.021404                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.021404                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70427.752294                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70427.752294                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4094659000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2001.452727                       # Cycle average of tags in use
system.l2.tags.total_refs                      300256                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9610                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     31.244121                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     168.176586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       343.981753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1489.294388                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.082117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.167960                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.727195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977272                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1837                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2411802                       # Number of tag accesses
system.l2.tags.data_accesses                  2411802                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4094659000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      3091.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004723064500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          182                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          182                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20852                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2898                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8672                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3091                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8672                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3091                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    120                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.73                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8672                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3091                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.835165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.073191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    164.742542                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           173     95.05%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            7      3.85%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.55%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           182                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.862637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.821686                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.211287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              113     62.09%     62.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.10%     63.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               53     29.12%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      5.49%     97.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      1.65%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           182                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    7680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  555008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               197824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    135.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     48.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    4094571500                       # Total gap between requests
system.mem_ctrls.avgGap                     348089.05                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       146304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       401024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       196416                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 35730447.883450128138                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 97938314.277208447456                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 47968829.638805091381                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2286                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         6386                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         3091                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     66036750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    177245750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  80617207250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28887.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27755.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  26081270.54                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       146304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       408704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        555008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       146304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       146304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       197824                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       197824                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2286                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         6386                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           8672                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3091                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3091                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     35730448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     99813928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        135544376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     35730448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     35730448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     48312692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        48312692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     48312692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     35730448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     99813928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       183857068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 8552                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3069                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          432                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          498                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          584                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          591                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          759                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          781                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          632                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          502                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          622                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          597                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          522                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          207                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          359                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          171                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          189                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          203                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          242                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          158                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           70                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          238                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                82932500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              42760000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          243282500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9697.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28447.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                6676                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2584                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.06                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           84.20                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2346                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   315.144075                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   198.747641                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   313.508208                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          663     28.26%     28.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          688     29.33%     57.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          311     13.26%     70.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          167      7.12%     77.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          101      4.31%     82.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           70      2.98%     85.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           57      2.43%     87.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           38      1.62%     89.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          251     10.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2346                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                547328                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             196416                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              133.668762                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               47.968830                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.42                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         7211400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         3802590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       26939220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       6718140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 322686000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    723728430                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    962893920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2053979700                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   501.624116                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2496343750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    136500000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1461815250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         9646140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         5100480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       34122060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       9302040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 322686000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    717343860                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    968270400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2066470980                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   504.674743                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2510460750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    136500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1447698250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4094659000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4094659000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 116787                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1330108                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  908840                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1190                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4215314                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1419467                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28277591                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2827                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 520558                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 262353                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 445797                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27326                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37074390                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    68936373                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36597194                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6945805                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398913                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6675471                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      12                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  13                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2883947                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4094659000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4094659000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       738378                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           738378                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       738378                       # number of overall hits
system.cpu.icache.overall_hits::total          738378                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12516                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12516                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12516                       # number of overall misses
system.cpu.icache.overall_misses::total         12516                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    361687499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    361687499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    361687499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    361687499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       750894                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       750894                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       750894                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       750894                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016668                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016668                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016668                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016668                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28898.010467                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28898.010467                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28898.010467                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28898.010467                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1260                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           45                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        10939                       # number of writebacks
system.cpu.icache.writebacks::total             10939                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1320                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1320                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1320                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1320                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        11196                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        11196                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        11196                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        11196                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    294532999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    294532999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    294532999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    294532999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.014910                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014910                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.014910                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014910                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 26306.984548                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26306.984548                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 26306.984548                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26306.984548                       # average overall mshr miss latency
system.cpu.icache.replacements                  10939                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       738378                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          738378                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12516                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12516                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    361687499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    361687499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       750894                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       750894                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28898.010467                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28898.010467                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1320                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1320                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        11196                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        11196                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    294532999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    294532999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.014910                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014910                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 26306.984548                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26306.984548                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4094659000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.196435                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              749573                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             11195                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             66.956052                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.196435                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996861                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996861                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3014771                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3014771                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4094659000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       74684                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  612054                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  490                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 305                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 260069                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  282                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    626                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4463921                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      533683                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           307                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           235                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4094659000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4094659000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4094659000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      751532                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           797                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4094659000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   992611                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2270306                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3984110                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                627892                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 116787                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2389752                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2767                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28861512                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11378                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         32311400                       # The number of ROB reads
system.cpu.rob.writes                        55027004                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      3717610                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3717610                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3719807                       # number of overall hits
system.cpu.dcache.overall_hits::total         3719807                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1123459                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1123459                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1124040                       # number of overall misses
system.cpu.dcache.overall_misses::total       1124040                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11498069500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11498069500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11498069500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11498069500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4841069                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4841069                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4843847                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4843847                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.232068                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.232068                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.232055                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.232055                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10234.525247                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10234.525247                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10229.235170                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10229.235170                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        10400                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          132                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               758                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.720317                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           66                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        96130                       # number of writebacks
system.cpu.dcache.writebacks::total             96130                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       984668                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       984668                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       984668                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       984668                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       138791                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       138791                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       139201                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       139201                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2097830500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2097830500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2110430000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2110430000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.028669                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028669                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.028738                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028738                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15115.032675                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15115.032675                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15161.026142                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15161.026142                       # average overall mshr miss latency
system.cpu.dcache.replacements                 138945                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3279336                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3279336                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1106477                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1106477                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11023286500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11023286500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4385813                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4385813                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.252285                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.252285                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9962.508484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9962.508484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       984665                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       984665                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       121812                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       121812                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1640112500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1640112500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027774                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027774                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13464.293337                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13464.293337                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       438274                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         438274                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        16982                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16982                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    474783000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    474783000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455256                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455256                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.037302                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037302                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 27958.014368                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27958.014368                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16979                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16979                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    457718000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    457718000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.037295                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037295                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 26957.889157                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26957.889157                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2197                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2197                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          581                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          581                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2778                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2778                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.209143                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.209143                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          410                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          410                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12599500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12599500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.147588                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.147588                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 30730.487805                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 30730.487805                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4094659000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.792096                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3859008                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            139201                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.722559                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.792096                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995282                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995282                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19514589                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19514589                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4094659000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   4094659000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3087668                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2926226                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117176                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2546248                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2542612                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.857202                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   36736                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11567                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8678                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2889                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          464                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4182294                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            115069                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      7402632                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.111753                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.516439                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         3138670     42.40%     42.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          840545     11.35%     53.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          416617      5.63%     59.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          253748      3.43%     62.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          259795      3.51%     66.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           57216      0.77%     67.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           66518      0.90%     67.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           80409      1.09%     69.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2289114     30.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      7402632                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753990                       # Number of instructions committed
system.cpu.commit.opsCommitted               23035166                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539665                       # Number of memory references committed
system.cpu.commit.loads                       4085077                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257310                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20468269                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134211      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318936     66.50%     67.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245175      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286837      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23035166                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2289114                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753990                       # Number of Instructions committed
system.cpu.thread0.numOps                    23035166                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1040248                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15943794                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3087668                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2588026                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6827555                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  238916                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  608                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3708                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          128                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    750896                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21765                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            7991706                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.804092                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.447867                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2473961     30.96%     30.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    66971      0.84%     31.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1839920     23.02%     54.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   128264      1.60%     56.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   166632      2.09%     58.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   113903      1.43%     59.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   184943      2.31%     62.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   213019      2.67%     64.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2804093     35.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7991706                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.377036                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.946901                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
