============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.10-p001_1
  Generated on:           Mar 12 2025  11:45:49 pm
  Module:                 Port_B
  Operating conditions:   ss_v1p08_125c (balanced_tree)
  Operating conditions:   ff_v1p32_-40c (balanced_tree)
  Operating conditions:   tt_v1p5_25c (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (28096 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     651                  
             Slack:=   28096                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_t_line_83_203_1 
  output_delay            10000            Port_B_constraints_t_line_84_263_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.0    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  5.8   166   135   12387    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.3   105   101   12488    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 19.2   256   189   12677    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g652__2398/Z  -       A1->Z  R     AO222HDV1       1  2.2    67   226   12904    (-,-) 
  dbus_out[0]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)          -    -     -     0   12904    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 2: MET (28096 ps) Late External Delay Assertion at pin dbus_out[5]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[5]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     651                  
             Slack:=   28096                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_t_line_83_203_1 
  output_delay            10000            Port_B_constraints_t_line_84_258_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.0    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  5.8   166   135   12387    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.3   105   101   12488    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 19.2   256   189   12677    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g650__6417/Z  -       A1->Z  R     AO222HDV1       1  2.2    67   226   12904    (-,-) 
  dbus_out[5]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[5]                  -       -      R     (port)          -    -     -     0   12904    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 3: MET (28096 ps) Late External Delay Assertion at pin dbus_out[6]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[6]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     651                  
             Slack:=   28096                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_t_line_83_203_1 
  output_delay            10000            Port_B_constraints_t_line_84_257_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.0    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  5.8   166   135   12387    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.3   105   101   12488    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 19.2   256   189   12677    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g654__6260/Z  -       A1->Z  R     AO222HDV1       1  2.2    67   226   12904    (-,-) 
  dbus_out[6]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[6]                  -       -      R     (port)          -    -     -     0   12904    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 4: MET (28096 ps) Late External Delay Assertion at pin dbus_out[7]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[7]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     651                  
             Slack:=   28096                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_t_line_83_203_1 
  output_delay            10000            Port_B_constraints_t_line_84_256_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.0    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  5.8   166   135   12387    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.3   105   101   12488    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 19.2   256   189   12677    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g651__5477/Z  -       A1->Z  R     AO222HDV1       1  2.2    67   226   12904    (-,-) 
  dbus_out[7]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[7]                  -       -      R     (port)          -    -     -     0   12904    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 5: MET (28105 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     643                  
             Slack:=   28105                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_t_line_83_204_1 
  output_delay            10000            Port_B_constraints_t_line_84_263_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)       1  3.0    19     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A2->ZN R     NOR3HDV2        2  5.8   166   127   12379    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.3   105   101   12480    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 19.2   256   189   12669    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g652__2398/Z  -       A1->Z  R     AO222HDV1       1  2.2    67   226   12895    (-,-) 
  dbus_out[0]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)          -    -     -     0   12895    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 6: MET (28105 ps) Late External Delay Assertion at pin dbus_out[5]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[5]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     643                  
             Slack:=   28105                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_t_line_83_204_1 
  output_delay            10000            Port_B_constraints_t_line_84_258_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)       1  3.0    19     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A2->ZN R     NOR3HDV2        2  5.8   166   127   12379    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.3   105   101   12480    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 19.2   256   189   12669    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g650__6417/Z  -       A1->Z  R     AO222HDV1       1  2.2    67   226   12895    (-,-) 
  dbus_out[5]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[5]                  -       -      R     (port)          -    -     -     0   12895    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 7: MET (28105 ps) Late External Delay Assertion at pin dbus_out[6]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[6]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     643                  
             Slack:=   28105                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_t_line_83_204_1 
  output_delay            10000            Port_B_constraints_t_line_84_257_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)       1  3.0    19     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A2->ZN R     NOR3HDV2        2  5.8   166   127   12379    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.3   105   101   12480    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 19.2   256   189   12669    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g654__6260/Z  -       A1->Z  R     AO222HDV1       1  2.2    67   226   12895    (-,-) 
  dbus_out[6]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[6]                  -       -      R     (port)          -    -     -     0   12895    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 8: MET (28105 ps) Late External Delay Assertion at pin dbus_out[7]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[7]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     643                  
             Slack:=   28105                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_t_line_83_204_1 
  output_delay            10000            Port_B_constraints_t_line_84_256_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)       1  3.0    19     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A2->ZN R     NOR3HDV2        2  5.8   166   127   12379    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.3   105   101   12480    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 19.2   256   189   12669    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g651__5477/Z  -       A1->Z  R     AO222HDV1       1  2.2    67   226   12895    (-,-) 
  dbus_out[7]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[7]                  -       -      R     (port)          -    -     -     0   12895    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 9: MET (28123 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     625                  
             Slack:=   28123                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_t_line_83_203_1 
  output_delay            10000            Port_B_constraints_t_line_84_263_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.0    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  5.8   166   135   12387    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.3   105   101   12488    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 19.2   248   178   12666    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g652__2398/Z  -       B1->Z  R     AO222HDV1       1  2.2    67   211   12877    (-,-) 
  dbus_out[0]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)          -    -     -     0   12877    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 10: MET (28123 ps) Late External Delay Assertion at pin dbus_out[1]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[1]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     625                  
             Slack:=   28123                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_t_line_83_203_1 
  output_delay            10000            Port_B_constraints_t_line_84_262_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.0    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  5.8   166   135   12387    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.3   105   101   12488    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 19.2   248   178   12666    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g649__7410/Z  -       B1->Z  R     AO222HDV1       1  2.2    67   211   12877    (-,-) 
  dbus_out[1]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[1]                  -       -      R     (port)          -    -     -     0   12877    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 11: MET (28123 ps) Late External Delay Assertion at pin dbus_out[2]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[2]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     625                  
             Slack:=   28123                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_t_line_83_203_1 
  output_delay            10000            Port_B_constraints_t_line_84_261_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.0    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  5.8   166   135   12387    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.3   105   101   12488    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 19.2   248   178   12666    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g656__8428/Z  -       B1->Z  R     AO222HDV1       1  2.2    67   211   12877    (-,-) 
  dbus_out[2]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[2]                  -       -      R     (port)          -    -     -     0   12877    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 12: MET (28123 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     625                  
             Slack:=   28123                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_t_line_83_203_1 
  output_delay            10000            Port_B_constraints_t_line_84_260_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.0    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  5.8   166   135   12387    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.3   105   101   12488    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 19.2   248   178   12666    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g653__5107/Z  -       B1->Z  R     AO222HDV1       1  2.2    67   211   12877    (-,-) 
  dbus_out[3]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[3]                  -       -      R     (port)          -    -     -     0   12877    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 13: MET (28123 ps) Late External Delay Assertion at pin dbus_out[4]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[4]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     625                  
             Slack:=   28123                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_t_line_83_203_1 
  output_delay            10000            Port_B_constraints_t_line_84_259_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.0    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  5.8   166   135   12387    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.3   105   101   12488    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 19.2   248   178   12666    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g655__4319/Z  -       B1->Z  R     AO222HDV1       1  2.2    67   211   12877    (-,-) 
  dbus_out[4]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[4]                  -       -      R     (port)          -    -     -     0   12877    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 14: MET (28123 ps) Late External Delay Assertion at pin dbus_out[5]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[5]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     625                  
             Slack:=   28123                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_t_line_83_203_1 
  output_delay            10000            Port_B_constraints_t_line_84_258_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.0    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  5.8   166   135   12387    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.3   105   101   12488    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 19.2   248   178   12666    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g650__6417/Z  -       B1->Z  R     AO222HDV1       1  2.2    67   211   12877    (-,-) 
  dbus_out[5]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[5]                  -       -      R     (port)          -    -     -     0   12877    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 15: MET (28123 ps) Late External Delay Assertion at pin dbus_out[6]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[6]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     625                  
             Slack:=   28123                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_t_line_83_203_1 
  output_delay            10000            Port_B_constraints_t_line_84_257_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.0    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  5.8   166   135   12387    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.3   105   101   12488    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 19.2   248   178   12666    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g654__6260/Z  -       B1->Z  R     AO222HDV1       1  2.2    67   211   12877    (-,-) 
  dbus_out[6]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[6]                  -       -      R     (port)          -    -     -     0   12877    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 16: MET (28123 ps) Late External Delay Assertion at pin dbus_out[7]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[7]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     625                  
             Slack:=   28123                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_t_line_83_203_1 
  output_delay            10000            Port_B_constraints_t_line_84_256_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.0    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  5.8   166   135   12387    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.3   105   101   12488    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 19.2   248   178   12666    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g651__5477/Z  -       B1->Z  R     AO222HDV1       1  2.2    67   211   12877    (-,-) 
  dbus_out[7]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[7]                  -       -      R     (port)          -    -     -     0   12877    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 17: MET (28129 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[3]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     619                  
             Slack:=   28129                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_t_line_83_205_1 
  output_delay            10000            Port_B_constraints_t_line_84_263_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[3]                   -       -      F     (arrival)       1  2.7    19     0   12252    (-,-) 
  IO_Addr[3]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A1->ZN R     NOR3HDV2        2  5.8   166   103   12355    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.3   105   101   12456    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 19.2   256   189   12644    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g652__2398/Z  -       A1->Z  R     AO222HDV1       1  2.2    67   226   12871    (-,-) 
  dbus_out[0]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)          -    -     -     0   12871    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 18: MET (28129 ps) Late External Delay Assertion at pin dbus_out[5]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[3]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[5]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     619                  
             Slack:=   28129                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_t_line_83_205_1 
  output_delay            10000            Port_B_constraints_t_line_84_258_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[3]                   -       -      F     (arrival)       1  2.7    19     0   12252    (-,-) 
  IO_Addr[3]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A1->ZN R     NOR3HDV2        2  5.8   166   103   12355    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.3   105   101   12456    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 19.2   256   189   12644    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g650__6417/Z  -       A1->Z  R     AO222HDV1       1  2.2    67   226   12871    (-,-) 
  dbus_out[5]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[5]                  -       -      R     (port)          -    -     -     0   12871    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 19: MET (28129 ps) Late External Delay Assertion at pin dbus_out[6]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[3]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[6]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     619                  
             Slack:=   28129                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_t_line_83_205_1 
  output_delay            10000            Port_B_constraints_t_line_84_257_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[3]                   -       -      F     (arrival)       1  2.7    19     0   12252    (-,-) 
  IO_Addr[3]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A1->ZN R     NOR3HDV2        2  5.8   166   103   12355    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.3   105   101   12456    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 19.2   256   189   12644    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g654__6260/Z  -       A1->Z  R     AO222HDV1       1  2.2    67   226   12871    (-,-) 
  dbus_out[6]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[6]                  -       -      R     (port)          -    -     -     0   12871    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 20: MET (28129 ps) Late External Delay Assertion at pin dbus_out[7]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[3]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[7]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     619                  
             Slack:=   28129                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_t_line_83_205_1 
  output_delay            10000            Port_B_constraints_t_line_84_256_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[3]                   -       -      F     (arrival)       1  2.7    19     0   12252    (-,-) 
  IO_Addr[3]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A1->ZN R     NOR3HDV2        2  5.8   166   103   12355    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.3   105   101   12456    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 19.2   256   189   12644    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g651__5477/Z  -       A1->Z  R     AO222HDV1       1  2.2    67   226   12871    (-,-) 
  dbus_out[7]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[7]                  -       -      R     (port)          -    -     -     0   12871    (-,-) 
#-------------------------------------------------------------------------------------------------------

