$date
	Sun Nov 27 18:10:23 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module buffer_TB $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 8 " data_in [7:0] $end
$var wire 1 # flush $end
$var wire 1 $ rst $end
$var wire 1 % scanning $end
$var wire 1 & transfer $end
$var reg 4 ' data_count [3:0] $end
$var reg 8 ( data_out [7:0] $end
$var reg 2 ) next [1:0] $end
$var reg 2 * state [1:0] $end
$var integer 32 + i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
b11 *
b0 )
b0 (
b0 '
0&
0%
0$
0#
b0 "
1!
$end
#1
0!
#2
b0 *
b1010 +
1!
1$
#3
0!
#4
b10 )
1!
1%
#5
0!
#6
b10 *
1!
b101 "
#7
0!
#8
b1 '
1!
b110 "
#9
0!
#10
b10 '
1!
b111 "
#11
0!
#12
b11 '
1!
b1000 "
#13
0!
#14
b100 '
1!
b1001 "
#15
0!
#16
b101 '
1!
b1010 "
#17
0!
#18
b110 '
1!
b1011 "
#19
0!
#20
b111 '
1!
b1100 "
#21
0!
#22
b1000 '
1!
b1101 "
#23
0!
#24
b1001 '
1!
b1110 "
#25
0!
#26
b1010 '
1!
#27
0!
#28
1!
#29
0!
#30
1!
#31
0!
#32
1!
#33
0!
#34
1!
#35
0!
#36
1!
#37
0!
#38
1!
0%
#39
0!
#40
b0 '
b1 )
1!
1&
#41
0!
#42
b1 *
1!
#43
0!
#44
b1 '
b110 (
1!
#45
0!
#46
b10 '
b111 (
1!
#47
0!
#48
b11 '
b1000 (
1!
#49
0!
#50
b100 '
b1001 (
1!
#51
0!
#52
b101 '
b1010 (
1!
#53
0!
#54
b110 '
b1011 (
1!
#55
0!
#56
b111 '
b1100 (
1!
#57
0!
#58
b1000 '
b1101 (
1!
#59
0!
#60
b1001 '
b1110 (
1!
#61
0!
#62
b1010 '
1!
