{'out': {'CDeps': [[[], [], ['sel'], []],
                   [[], [], ['sel'], []],
                   [[], [], ['sel'], []],
                   [[], [], ['sel'], []]],
         'CLines': [[None, None, '11:C', None],
                    [None, None, '11:C', None],
                    [None, None, '11:C', None],
                    [None, None, '11:C', None]],
         'Clocked': False,
         'DDeps': [['b'], ['a'], ['a'], ['sel', 'a', 'b']],
         'DLines': ['13:D', '12:D', '15:D', '14:D'],
         'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc4627b1150>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc4627a3ed0>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc4627a6150>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc4627bd610>]}}
