$date
	Tue Mar 28 21:11:06 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder $end
$var wire 4 ! A [3:0] $end
$var wire 4 " B [3:0] $end
$var wire 5 # X [4:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 #
b1010 "
b101 !
$end
#2001
b1001 "
b10011 #
b1010 !
#4001
b1111 "
b11010 #
b1011 !
#6001
b1011 "
b10101 #
b1010 !
#8001
b0 "
b0 #
b0 !
#10001
b1000 "
b1111 #
b111 !
#12001
b0 "
b1101 #
b1101 !
#14001
b11 "
b10001 #
b1110 !
#16001
b110 "
b10000 #
b1010 !
#18001
b1101 "
b11100 #
b1111 !
#20001
b101 "
b101 #
b0 !
#22002
