
synthesis -f "OneBitSDR_First_Implementation_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Thu May 30 00:33:49 2024


Command Line:  synthesis -f OneBitSDR_First_Implementation_lattice.synproj -gui -msgset /home/user/SDR-HLS/1bitSDRLattice/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA381.
The -d option is LFE5U-85F.
Using package CABGA381.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-85F

### Package : CABGA381

### Speed   : 6

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Timing
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/user/SDR-HLS/1bitSDRLattice (searchpath added)
-p /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data (searchpath added)
-p /home/user/SDR-HLS/1bitSDRLattice/First_Implementation (searchpath added)
-p /home/user/SDR-HLS/1bitSDRLattice (searchpath added)
Verilog design file = /home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/top.v
Verilog design file = /home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/AMDemod.v
Verilog design file = /home/user/SDR-HLS/1bitSDRLattice/IP/Multiplier/Multiplier.v
Verilog design file = /home/user/SDR-HLS/1bitSDRLattice/IP/NCOAdder/NCOAdder.v
Verilog design file = /home/user/SDR-HLS/1bitSDRLattice/IP/PLL/PLL.v
Verilog design file = /home/user/SDR-HLS/1bitSDRLattice/IP/SinCos/SinCos.v
Verilog design file = /home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/CIC.v
Verilog design file = /home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/Mixer.v
Verilog design file = /home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/NCO.v
Verilog design file = /home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/PWM.v
Verilog design file = /home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/UartRX.v
NGD file = OneBitSDR_First_Implementation.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file /home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/top.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/AMDemod.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1bitSDRLattice/IP/Multiplier/Multiplier.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1bitSDRLattice/IP/NCOAdder/NCOAdder.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1bitSDRLattice/IP/PLL/PLL.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1bitSDRLattice/IP/SinCos/SinCos.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/CIC.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/Mixer.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/NCO.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/PWM.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/UartRX.v. VERI-1482
Analyzing Verilog file /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): top
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/top.v(39): " arg1="top" arg2="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/top.v" arg3="39"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/SDR-HLS/1bitSDRLattice/IP/PLL/PLL.v(8): " arg1="PLL" arg2="/home/user/SDR-HLS/1bitSDRLattice/IP/PLL/PLL.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(757): " arg1="VHI" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="757"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(761): " arg1="VLO" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="761"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(1696): " arg1="EHXPLLL(CLKI_DIV=3,CLKFB_DIV=10,CLKOP_DIV=7,CLKOS_DIV=1,CLKOS2_DIV=1,CLKOS3_DIV=1,CLKOP_CPHASE=6,CLKOP_TRIM_POL=&quot;FALLING&quot;,CLKOS_TRIM_POL=&quot;FALLING&quot;)" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="1696"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/SDR-HLS/1bitSDRLattice/IP/SinCos/SinCos.v(8): " arg1="SinCos" arg2="/home/user/SDR-HLS/1bitSDRLattice/IP/SinCos/SinCos.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(367): " arg1="INV" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="367"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(810): " arg1="XOR2" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="810"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(710): " arg1="ROM16X1A(initval=16&apos;b1111111111111110)" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="710"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(25): " arg1="AND2" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="25"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(119): " arg1="FD1P3DX" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="119"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(458): " arg1="MUX21" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="458"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(76): " arg1="CCU2C(INIT0=16&apos;b0110011010101010,INIT1=16&apos;b0110011010101010,INJECT1_0=&quot;NO&quot;,INJECT1_1=&quot;NO&quot;)" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="76"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): " arg1="ROM64X1A" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="742"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): " arg1="ROM64X1A(initval=64&apos;b1111111111111111111111111111111111111111110000000000000000000000)" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="742"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): " arg1="ROM64X1A(initval=64&apos;b1111111111111111111111111111100000000000001111111111100000000000)" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="742"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): " arg1="ROM64X1A(initval=64&apos;b1111111111111111111100000000011111110000001111110000011111000000)" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="742"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): " arg1="ROM64X1A(initval=64&apos;b1111111111111100000011111000011110001110001110001110011100111000)" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="742"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): " arg1="ROM64X1A(initval=64&apos;b1111111111000011100011100110011001001101101101001001011010110100)" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="742"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): " arg1="ROM64X1A(initval=64&apos;b1111111000110011011010010101010100101001001001101100110001100110)" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="742"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): " arg1="ROM64X1A(initval=64&apos;b1111100100101010110011000000000001110011011010110101010110101010)" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="742"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): " arg1="ROM64X1A(initval=64&apos;b1110010110011100010101001111111101101010110011100000000011110000)" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="742"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): " arg1="ROM64X1A(initval=64&apos;b1101000010100011001111010111110011001100010101100000000011001100)" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="742"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): " arg1="ROM64X1A(initval=64&apos;b1111011011100010010110111011101001110011000000100111110010101010)" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="742"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): " arg1="ROM64X1A(initval=64&apos;b1000100101001010011001010111111001010010011110001001001001111000)" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="742"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): " arg1="ROM64X1A(initval=64&apos;b01)" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="742"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): " arg1="ROM64X1A(initval=64&apos;b01111111111111111111111111111111111111111110)" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="742"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): " arg1="ROM64X1A(initval=64&apos;b0111111111110000000000000111111111111111111111111111110)" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="742"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): " arg1="ROM64X1A(initval=64&apos;b011111000001111110000001111111000000000111111111111111111110)" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="742"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): " arg1="ROM64X1A(initval=64&apos;b011100111001110001110001110001111000011111000000111111111111110)" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="742"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): " arg1="ROM64X1A(initval=64&apos;b0101101011010010010110110110010011001100111000111000011111111110)" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="742"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): " arg1="ROM64X1A(initval=64&apos;b1100110001100110110010010010100101010101001011011001100011111110)" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="742"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): " arg1="ROM64X1A(initval=64&apos;b1010101101010101101011011001110000000000011001101010100100111110)" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="742"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): " arg1="ROM64X1A(initval=64&apos;b01111000000000111001101010110111111110010101000111001101001110)" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="742"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): " arg1="ROM64X1A(initval=64&apos;b0110011000000000110101000110011001111101011110011000101000010110)" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="742"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): " arg1="ROM64X1A(initval=64&apos;b1010101001111100100000011001110010111011101101001000111011011110)" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="742"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): " arg1="ROM64X1A(initval=64&apos;b011110010010010001111001001010011111101010011001010010100100010)" arg2="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v" arg3="742"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="/home/user/SDR-HLS/1bitSDRLattice/IP/SinCos/SinCos.v(704): " arg1="CIN" arg2="/home/user/SDR-HLS/1bitSDRLattice/IP/SinCos/SinCos.v" arg3="704"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="/home/user/SDR-HLS/1bitSDRLattice/IP/SinCos/SinCos.v(868): " arg1="CIN" arg2="/home/user/SDR-HLS/1bitSDRLattice/IP/SinCos/SinCos.v" arg3="868"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="/home/user/SDR-HLS/1bitSDRLattice/IP/SinCos/SinCos.v(938): " arg1="CIN" arg2="/home/user/SDR-HLS/1bitSDRLattice/IP/SinCos/SinCos.v" arg3="938"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/NCO.v(19): " arg1="nco_sig" arg2="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/NCO.v" arg3="19"  />
    <postMsg mid="35901142" type="Warning" dynamic="2" navigation="2" arg0="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/NCO.v(46): " arg1="dumpfile" arg2="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/NCO.v" arg3="46"  />
    <postMsg mid="35901142" type="Warning" dynamic="2" navigation="2" arg0="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/NCO.v(47): " arg1="dumpvars" arg2="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/NCO.v" arg3="47"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/Mixer.v(17): " arg1="Mixer" arg2="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/Mixer.v" arg3="17"  />
    <postMsg mid="35901142" type="Warning" dynamic="2" navigation="2" arg0="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/Mixer.v(57): " arg1="dumpfile" arg2="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/Mixer.v" arg3="57"  />
    <postMsg mid="35901142" type="Warning" dynamic="2" navigation="2" arg0="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/Mixer.v(58): " arg1="dumpvars" arg2="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/Mixer.v" arg3="58"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/CIC.v(40): " arg1="CIC(WIDTH=72,DECIMATION_RATIO=4096)" arg2="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/CIC.v" arg3="40"  />
    <postMsg mid="35901142" type="Warning" dynamic="2" navigation="2" arg0="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/CIC.v(110): " arg1="dumpfile" arg2="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/CIC.v" arg3="110"  />
    <postMsg mid="35901142" type="Warning" dynamic="2" navigation="2" arg0="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/CIC.v(111): " arg1="dumpvars" arg2="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/CIC.v" arg3="111"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/CIC.v(102): " arg1="72" arg2="12" arg3="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/CIC.v" arg4="102"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/PWM.v(29): " arg1="PWM" arg2="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/PWM.v" arg3="29"  />
    <postMsg mid="35901142" type="Warning" dynamic="2" navigation="2" arg0="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/PWM.v(60): " arg1="dumpfile" arg2="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/PWM.v" arg3="60"  />
    <postMsg mid="35901142" type="Warning" dynamic="2" navigation="2" arg0="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/PWM.v(61): " arg1="dumpvars" arg2="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/PWM.v" arg3="61"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/AMDemod.v(21): " arg1="AMDemodulator" arg2="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/AMDemod.v" arg3="21"  />
    <postMsg mid="35901142" type="Warning" dynamic="2" navigation="2" arg0="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/AMDemod.v(103): " arg1="dumpfile" arg2="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/AMDemod.v" arg3="103"  />
    <postMsg mid="35901142" type="Warning" dynamic="2" navigation="2" arg0="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/AMDemod.v(104): " arg1="dumpvars" arg2="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/AMDemod.v" arg3="104"  />
Removed duplicate sequential element MultDataD(13 bit), because it is equivalent to MultDataC

Removed duplicate sequential element MultDataA(12 bit), because it is equivalent to MultDataB

    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/UartRX.v(19): " arg1="uart_rx(CLKS_PER_BIT=87)" arg2="/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/source/UartRX.v" arg3="19"  />
Last elaborated design is top()
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Top-level module name = top.
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="/home/user/SDR-HLS/1bitSDRLattice/IP/SinCos/SinCos.v(704): " arg1="CIN" arg2="/home/user/SDR-HLS/1bitSDRLattice/IP/SinCos/SinCos.v" arg3="704"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="/home/user/SDR-HLS/1bitSDRLattice/IP/SinCos/SinCos.v(868): " arg1="CIN" arg2="/home/user/SDR-HLS/1bitSDRLattice/IP/SinCos/SinCos.v" arg3="868"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="/home/user/SDR-HLS/1bitSDRLattice/IP/SinCos/SinCos.v(938): " arg1="CIN" arg2="/home/user/SDR-HLS/1bitSDRLattice/IP/SinCos/SinCos.v" arg3="938"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="o_Tx_Serial"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="XOut"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="sin_out"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="CIC_out_clkSin"  />
######## Missing driver on net o_Tx_Serial. Patching with GND.
######## Missing driver on net XOut. Patching with GND.
######## Missing driver on net sin_out. Patching with GND.
######## Missing driver on net CIC_out_clkSin. Patching with GND.
######## Missing driver on net n1156. Patching with GND.
######## Missing driver on net n1155. Patching with GND.
######## Missing driver on net n1154. Patching with GND.



    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="CICGain"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="CICGain"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="CICGain"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="CICGain"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="CICGain"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="CICGain"  />
Removed duplicate sequential element \AMDemodulator_inst/MultResult2_res2_e2(12 bit), because it is equivalent to \AMDemodulator_inst/MultResult2_res2_e1

GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in top_drc.log.
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
   5039 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file OneBitSDR_First_Implementation.ngd.

################### Begin Area Report (top)######################
Number of register bits => 2728 of 84255 (3 % )
AND2 => 1
CCU2C => 1463
EHXPLLL => 1
FD1P3AX => 1590
FD1P3DX => 61
FD1P3IX => 16
FD1S3AX => 1020
FD1S3AY => 4
FD1S3IX => 36
FD1S3JX => 1
GSR => 1
IB => 3
INV => 33
LUT4 => 682
MULT18X18D => 2
MUX21 => 54
OB => 23
PFUMX => 16
ROM16X1A => 2
ROM64X1A => 26
XOR2 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : clk_80mhz, loads : 2607
  Net : CIC_Sin_inst/CIC1_out_clkSin, loads : 82
  Net : uart_rx_inst/UartClk_2, loads : 42
  Net : clk_25mhz_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 62
Top 10 highest fanout Clock Enables:
  Net : CIC_Sin_inst/clk_80mhz_enable_129, loads : 63
  Net : CIC_cos_inst/clk_80mhz_enable_757, loads : 63
  Net : CIC_cos_inst/clk_80mhz_enable_1297, loads : 50
  Net : CIC_cos_inst/clk_80mhz_enable_1397, loads : 50
  Net : clk_80mhz_enable_1459, loads : 50
  Net : CIC_Sin_inst/clk_80mhz_enable_65, loads : 50
  Net : CIC_cos_inst/clk_80mhz_enable_797, loads : 50
  Net : CIC_Sin_inst/clk_80mhz_enable_149, loads : 50
  Net : CIC_cos_inst/clk_80mhz_enable_897, loads : 50
  Net : CIC_cos_inst/clk_80mhz_enable_947, loads : 50
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : CIC_cos_inst/clk_80mhz_enable_847, loads : 100
  Net : CIC_cos_inst/clk_80mhz_enable_997, loads : 100
  Net : CIC_cos_inst/clk_80mhz_enable_1047, loads : 100
  Net : CIC_cos_inst/clk_80mhz_enable_1097, loads : 100
  Net : CIC_cos_inst/clk_80mhz_enable_1147, loads : 100
  Net : CIC_cos_inst/clk_80mhz_enable_1197, loads : 100
  Net : CIC_cos_inst/clk_80mhz_enable_1247, loads : 100
  Net : CIC_cos_inst/clk_80mhz_enable_1347, loads : 100
  Net : CIC_Sin_inst/clk_80mhz_enable_199, loads : 100
  Net : CIC_Sin_inst/clk_80mhz_enable_249, loads : 100
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets \uart_rx_inst/UartClk[2]]|  200.000 MHz|  105.175 MHz|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets CIC1_out_clkSin]         |  200.000 MHz|   26.749 MHz|    76 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_80mhz]               |  200.000 MHz|   85.419 MHz|    35 *
                                        |             |             |
--------------------------------------------------------------------------------


3 constraints not met.


Peak Memory Usage: 332.988  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 21.623  secs
--------------------------------------------------------------

map -a "ECP5U" -p LFE5U-85F -t CABGA381 -s 6 -oc Commercial   "OneBitSDR_First_Implementation.ngd" -o "OneBitSDR_First_Implementation_map.ncd" -pr "OneBitSDR_First_Implementation.prf" -mp "OneBitSDR_First_Implementation.mrp" -lpf "/home/user/SDR-HLS/1bitSDRLattice/First_Implementation/OneBitSDR_First_Implementation.lpf" -lpf "/home/user/SDR-HLS/1bitSDRLattice/OneBitSDR.lpf"             
map:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: OneBitSDR_First_Implementation.ngd
   Picdevice="LFE5U-85F"

   Pictype="CABGA381"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5U-85FCABGA381, Performance used: 6.

Loading device for application map from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.

Running general design DRC...

Removing unused logic...

Optimizing...

2728 CCU2 constant inputs absorbed.




Design Summary:
   Number of registers:   2728 out of 84255 (3%)
      PFU registers:         2728 out of 83640 (3%)
      PIO registers:            0 out of   615 (0%)
   Number of SLICEs:      2702 out of 41820 (6%)
      SLICEs as Logic/ROM:   2702 out of 41820 (6%)
      SLICEs as RAM:            0 out of 31365 (0%)
      SLICEs as Carry:       1463 out of 41820 (3%)
   Number of LUT4s:        3766 out of 83640 (5%)
      Number used as logic LUTs:        840
      Number used as distributed RAM:     0
      Number used as ripple logic:      2926
      Number used as shift registers:     0
   Number of PIO sites used: 27 out of 205 (13%)
      Number of PIO sites used for single ended IOs: 25
      Number of PIO sites used for differential IOs: 2 (represented by 1 PIO comps in NCD)
   Number of block RAMs:  0 out of 208 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  1 out of 4 (25%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          2
   MULT9X9D            0
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  4 out of 312 (1 %)
   Number of Used DSP ALU Sites:  0 out of 156 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 312 (0 %)
   Number of clocks:  4
     Net uart_rx_inst/UartClk[2]: 28 loads, 28 rising, 0 falling (Driver: uart_rx_inst/UartClk_1006_1032__i2 )
     Net clk_80mhz: 1591 loads, 1591 rising, 0 falling (Driver: PLL_inst/PLLInst_0 )
     Net CIC1_out_clkSin: 44 loads, 44 rising, 0 falling (Driver: CIC_Sin_inst/d_clk_67 )
     Net clk_25mhz_c: 1 loads, 1 rising, 0 falling (Driver: PIO clk_25mhz )
   Number of Clock Enables:  62
     Net uart_rx_inst/UartClk_2_enable_15: 4 loads, 4 LSLICEs
     Net uart_rx_inst/UartClk_2_enable_2: 1 loads, 1 LSLICEs
     Net uart_rx_inst/UartClk_2_enable_30: 9 loads, 9 LSLICEs
     Net uart_rx_inst/UartClk_2_enable_32: 2 loads, 2 LSLICEs
     Net uart_rx_inst/UartClk_2_enable_4: 1 loads, 1 LSLICEs
     Net uart_rx_inst/UartClk_2_enable_5: 1 loads, 1 LSLICEs
     Net uart_rx_inst/UartClk_2_enable_6: 1 loads, 1 LSLICEs
     Net uart_rx_inst/UartClk_2_enable_7: 1 loads, 1 LSLICEs
     Net uart_rx_inst/UartClk_2_enable_35: 1 loads, 1 LSLICEs
     Net uart_rx_inst/UartClk_2_enable_36: 1 loads, 1 LSLICEs
     Net uart_rx_inst/UartClk_2_enable_33: 1 loads, 1 LSLICEs
     Net uart_rx_inst/UartClk_2_enable_34: 1 loads, 1 LSLICEs
     Net PWM_inst/clk_80mhz_enable_1406: 6 loads, 6 LSLICEs
     Net clk_80mhz_enable_1407: 1 loads, 1 LSLICEs
     Net clk_80mhz_enable_1469: 5 loads, 5 LSLICEs
     Net clk_80mhz_enable_1471: 2 loads, 2 LSLICEs
     Net clk_80mhz_enable_1459: 25 loads, 25 LSLICEs
     Net clk_80mhz_enable_1470: 1 loads, 1 LSLICEs
     Net CIC_cos_inst/clk_80mhz_enable_757: 48 loads, 48 LSLICEs
     Net CIC_cos_inst/clk_80mhz_enable_797: 50 loads, 50 LSLICEs
     Net CIC_cos_inst/v_comb: 17 loads, 17 LSLICEs
     Net CIC_cos_inst/count_15__N_1458: 24 loads, 24 LSLICEs
     Net CIC_cos_inst/clk_80mhz_enable_847: 41 loads, 41 LSLICEs
     Net CIC_cos_inst/clk_80mhz_enable_897: 26 loads, 26 LSLICEs
     Net CIC_cos_inst/clk_80mhz_enable_947: 49 loads, 49 LSLICEs
     Net CIC_cos_inst/clk_80mhz_enable_997: 37 loads, 37 LSLICEs
     Net CIC_cos_inst/clk_80mhz_enable_1047: 29 loads, 29 LSLICEs
     Net CIC_cos_inst/clk_80mhz_enable_1097: 50 loads, 50 LSLICEs
     Net CIC_cos_inst/clk_80mhz_enable_1147: 33 loads, 33 LSLICEs
     Net CIC_cos_inst/clk_80mhz_enable_1197: 32 loads, 32 LSLICEs
     Net CIC_cos_inst/clk_80mhz_enable_1247: 50 loads, 50 LSLICEs
     Net CIC_cos_inst/clk_80mhz_enable_1297: 29 loads, 29 LSLICEs
     Net CIC_cos_inst/clk_80mhz_enable_1347: 36 loads, 36 LSLICEs
     Net CIC_cos_inst/clk_80mhz_enable_1397: 50 loads, 50 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_129: 18 loads, 18 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_65: 30 loads, 30 LSLICEs
     Net CIC_Sin_inst/v_comb: 7 loads, 7 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_11: 1 loads, 1 LSLICEs
     Net CIC_Sin_inst/d_clk_tmp_N_1831: 19 loads, 19 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_706: 1 loads, 1 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_149: 25 loads, 25 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_199: 26 loads, 26 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_249: 26 loads, 26 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_299: 25 loads, 25 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_349: 26 loads, 26 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_399: 25 loads, 25 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_449: 26 loads, 26 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_499: 26 loads, 26 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_549: 25 loads, 25 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_599: 26 loads, 26 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_649: 26 loads, 26 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_699: 25 loads, 25 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_700: 1 loads, 1 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_701: 1 loads, 1 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_702: 1 loads, 1 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_703: 1 loads, 1 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_704: 1 loads, 1 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_705: 1 loads, 1 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_707: 1 loads, 1 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_708: 1 loads, 1 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_709: 1 loads, 1 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_710: 1 loads, 1 LSLICEs
   Number of LSRs:  10
     Net uart_rx_inst/r_SM_Main_2: 2 loads, 2 LSLICEs
     Net uart_rx_inst/r_Rx_DV: 1 loads, 1 LSLICEs
     Net uart_rx_inst/n12696: 9 loads, 9 LSLICEs
     Net uart_rx_inst/n17107: 1 loads, 1 LSLICEs
     Net CIC_cos_inst/clk_80mhz_enable_757: 1 loads, 1 LSLICEs
     Net CIC_cos_inst/count_15__N_1458: 1 loads, 1 LSLICEs
     Net CIC_cos_inst/n12708: 8 loads, 8 LSLICEs
     Net CIC_Sin_inst/clk_80mhz_enable_129: 2 loads, 2 LSLICEs
     Net CIC_Sin_inst/d_clk_tmp_N_1831: 1 loads, 1 LSLICEs
     Net CIC_Sin_inst/n12697: 8 loads, 8 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net MixerOutCos_11: 97 loads
     Net MixerOutSin_11: 97 loads
     Net SinCos_inst/rom_addr0_r_10: 86 loads
     Net SinCos_inst/rom_addr0_r_8: 86 loads
     Net SinCos_inst/rom_addr0_r_9: 86 loads
     Net SinCos_inst/rom_addr0_r_7: 83 loads
     Net n17926: 65 loads
     Net CIC_cos_inst/clk_80mhz_enable_757: 63 loads
     Net led_c_3: 54 loads
     Net CICGain_0: 53 loads
 

   Number of warnings:  0
   Number of errors:    0


. MULT18X18D  AMDemodulator_inst/MultResult1_e3:

Multiplier
	Operation A		Signed
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK3	CE3	RST3
		Pipeline	    	   	    

	Operation B		Signed
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK3	CE3	RST3
		Pipeline	    	   	    
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK3	CE3	RST3	A Data In
		B		CLK3	CE3	RST3	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		    	   	    

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK3	CE3	RST3
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  AMDemodulator_inst/MultResult2_res2_mult_2:

Multiplier
	Operation A		Signed
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    

	Operation B		Signed
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		    	   	    	A Data In
		B		    	   	    	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		    	   	    

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		    	   	    
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	SYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000


Total CPU Time: 4 secs  
Total REAL Time: 5 secs  
Peak Memory Usage: 484 MB

Dumping design to file OneBitSDR_First_Implementation_map.ncd.

ncd2vdb "OneBitSDR_First_Implementation_map.ncd" ".vdbs/OneBitSDR_First_Implementation_map.vdb"

Loading device for application ncd2vdb from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.

mpartrce -p "OneBitSDR_First_Implementation.p2t" -f "OneBitSDR_First_Implementation.p3t" -tf "OneBitSDR_First_Implementation.pt" "OneBitSDR_First_Implementation_map.ncd" "OneBitSDR_First_Implementation.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "OneBitSDR_First_Implementation_map.ncd"
Thu May 30 00:34:22 2024

PAR: Place And Route Diamond (64-bit) 3.13.0.56.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset /home/user/SDR-HLS/1bitSDRLattice/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1:par_low_skew_clock_net=0 OneBitSDR_First_Implementation_map.ncd OneBitSDR_First_Implementation.dir/5_1.ncd OneBitSDR_First_Implementation.prf
Preference file: OneBitSDR_First_Implementation.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file OneBitSDR_First_Implementation_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application par from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)      27/365           7% used
                     27/205          13% bonded

   SLICE           2702/41820         6% used

   PLL                1/4            25% used
   MULT18             2/156           1% used


Number of Signals: 7518
Number of Connections: 15946

Pin Constraint Summary:
   24 out of 26 pins locked (92% locked).


The following 10 signals are selected to use the primary clock routing resources:
    clk_80mhz (driver: PLL_inst/PLLInst_0, clk/ce/sr load #: 1591/0/0)
    CIC1_out_clkSin (driver: CIC_Sin_inst/SLICE_1483, clk/ce/sr load #: 44/0/0)
    uart_rx_inst/UartClk[2] (driver: uart_rx_inst/SLICE_2345, clk/ce/sr load #: 28/0/0)
    CIC_cos_inst/clk_80mhz_enable_797 (driver: CIC_cos_inst/SLICE_1506, clk/ce/sr load #: 0/50/0)
    CIC_cos_inst/clk_80mhz_enable_1097 (driver: CIC_cos_inst/SLICE_1509, clk/ce/sr load #: 0/50/0)
    CIC_cos_inst/clk_80mhz_enable_1247 (driver: CIC_cos_inst/SLICE_1510, clk/ce/sr load #: 0/50/0)
    CIC_cos_inst/clk_80mhz_enable_1397 (driver: CIC_cos_inst/SLICE_1512, clk/ce/sr load #: 0/50/0)
    CIC_cos_inst/clk_80mhz_enable_757 (driver: CIC_cos_inst/SLICE_1506, clk/ce/sr load #: 0/48/1)
    CIC_cos_inst/clk_80mhz_enable_947 (driver: CIC_cos_inst/SLICE_1507, clk/ce/sr load #: 0/49/0)
    CIC_cos_inst/clk_80mhz_enable_847 (driver: CIC_cos_inst/SLICE_1506, clk/ce/sr load #: 0/41/0)


No signal is selected as Global Set/Reset.
.
Starting Placer Phase 0.
..............
Finished Placer Phase 0.  REAL time: 39 secs 


Starting Placer Phase 1.
.......................
Placer score = 1230127.
Finished Placer Phase 1.  REAL time: 54 secs 

Starting Placer Phase 2.
.
Placer score =  1148040
Finished Placer Phase 2.  REAL time: 56 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 12 (0%)
  GR_PCLK    : 0 out of 12 (0%)
  PLL        : 1 out of 4 (25%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 0 out of 4 (0%)

Quadrant TL Clocks:
  PRIMARY "clk_80mhz" from CLKOP on comp "PLL_inst/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 66
  PRIMARY "CIC1_out_clkSin" from Q0 on comp "CIC_Sin_inst/SLICE_1483" on site "R59C67A", CLK/CE/SR load = 8
  PRIMARY "CIC_cos_inst/clk_80mhz_enable_797" from Q0 on comp "CIC_cos_inst/SLICE_1506" on site "R56C45B", CLK/CE/SR load = 1
  PRIMARY "CIC_cos_inst/clk_80mhz_enable_1247" from Q1 on comp "CIC_cos_inst/SLICE_1510" on site "R50C51B", CLK/CE/SR load = 6
  PRIMARY "CIC_cos_inst/clk_80mhz_enable_1397" from Q0 on comp "CIC_cos_inst/SLICE_1512" on site "R80C89B", CLK/CE/SR load = 37

  PRIMARY  : 5 out of 16 (31%)

Quadrant TR Clocks:
  PRIMARY "clk_80mhz" from CLKOP on comp "PLL_inst/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 28
  PRIMARY "CIC1_out_clkSin" from Q0 on comp "CIC_Sin_inst/SLICE_1483" on site "R59C67A", CLK/CE/SR load = 1

  PRIMARY  : 2 out of 16 (12%)

Quadrant BL Clocks:
  PRIMARY "clk_80mhz" from CLKOP on comp "PLL_inst/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 1020
  PRIMARY "CIC1_out_clkSin" from Q0 on comp "CIC_Sin_inst/SLICE_1483" on site "R59C67A", CLK/CE/SR load = 27
  PRIMARY "uart_rx_inst/UartClk[2]" from Q0 on comp "uart_rx_inst/SLICE_2345" on site "R59C68A", CLK/CE/SR load = 28
  PRIMARY "CIC_cos_inst/clk_80mhz_enable_797" from Q0 on comp "CIC_cos_inst/SLICE_1506" on site "R56C45B", CLK/CE/SR load = 44
  PRIMARY "CIC_cos_inst/clk_80mhz_enable_1097" from Q0 on comp "CIC_cos_inst/SLICE_1509" on site "R50C55D", CLK/CE/SR load = 50
  PRIMARY "CIC_cos_inst/clk_80mhz_enable_1247" from Q1 on comp "CIC_cos_inst/SLICE_1510" on site "R50C51B", CLK/CE/SR load = 44
  PRIMARY "CIC_cos_inst/clk_80mhz_enable_1397" from Q0 on comp "CIC_cos_inst/SLICE_1512" on site "R80C89B", CLK/CE/SR load = 13
  PRIMARY "CIC_cos_inst/clk_80mhz_enable_757" from F0 on comp "CIC_cos_inst/SLICE_1506" on site "R56C45B", CLK/CE/SR load = 37
  PRIMARY "CIC_cos_inst/clk_80mhz_enable_947" from Q1 on comp "CIC_cos_inst/SLICE_1507" on site "R57C52A", CLK/CE/SR load = 48
  PRIMARY "CIC_cos_inst/clk_80mhz_enable_847" from Q1 on comp "CIC_cos_inst/SLICE_1506" on site "R56C45B", CLK/CE/SR load = 10

  PRIMARY  : 10 out of 16 (62%)

Quadrant BR Clocks:
  PRIMARY "clk_80mhz" from CLKOP on comp "PLL_inst/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 477
  PRIMARY "CIC1_out_clkSin" from Q0 on comp "CIC_Sin_inst/SLICE_1483" on site "R59C67A", CLK/CE/SR load = 8
  PRIMARY "CIC_cos_inst/clk_80mhz_enable_797" from Q0 on comp "CIC_cos_inst/SLICE_1506" on site "R56C45B", CLK/CE/SR load = 5
  PRIMARY "CIC_cos_inst/clk_80mhz_enable_757" from F0 on comp "CIC_cos_inst/SLICE_1506" on site "R56C45B", CLK/CE/SR load = 12
  PRIMARY "CIC_cos_inst/clk_80mhz_enable_947" from Q1 on comp "CIC_cos_inst/SLICE_1507" on site "R57C52A", CLK/CE/SR load = 1
  PRIMARY "CIC_cos_inst/clk_80mhz_enable_847" from Q1 on comp "CIC_cos_inst/SLICE_1506" on site "R56C45B", CLK/CE/SR load = 31

  PRIMARY  : 6 out of 16 (37%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


+
I/O Usage Summary (final):
   27 out of 365 (7.4%) PIO sites used.
   27 out of 205 (13.2%) bonded PIO sites used.
   Number of PIO comps: 26; differential: 1.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 8 / 27 ( 29%)  | 3.3V       | -          | -          |
| 1        | 2 / 33 (  6%)  | 2.5V       | -          | -          |
| 2        | 2 / 34 (  5%)  | 1.2V       | -          | -          |
| 3        | 3 / 33 (  9%)  | 2.5V       | -          | -          |
| 6        | 2 / 33 (  6%)  | 3.3V       | -          | -          |
| 7        | 10 / 32 ( 31%) | 3.3V       | -          | -          |
| 8        | 0 / 13 (  0%)  | -          | -          | -          |
+----------+----------------+------------+------------+------------+

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26
# of MULT9                                                                                         
# of MULT18                                                                                        
# of ALU24                                                                                         
# of ALU54                                                                                         
# of PRADD9                                                                                        
# of PRADD18                                                                                       

DSP Slice #:          27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52
# of MULT9                                                                                         
# of MULT18                                                                                        
# of ALU24                                                                                         
# of ALU54                                                                                         
# of PRADD9                                                                                        
# of PRADD18                                                                                       

DSP Slice #:          53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78
# of MULT9                                                                                         
# of MULT18                                                   1  1                                 
# of ALU24                                                                                         
# of ALU54                                                                                         
# of PRADD9                                                                                        
# of PRADD18                                                                                       

DSP Slice 66         Component_Type       Physical_Type                     Instance_Name                   
 MULT18_R58C63         MULT18X18D             MULT18          AMDemodulator_inst/MultResult2_res2_mult_2    

DSP Slice 67         Component_Type       Physical_Type                     Instance_Name                   
 MULT18_R58C69         MULT18X18D             MULT18              AMDemodulator_inst/MultResult1_e3         

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 55 secs 

Dumping design to file OneBitSDR_First_Implementation.dir/5_1.ncd.

0 connections routed; 15946 unrouted.
Starting router resource preassignment
DSP info: No dsp pins have been swapped.

Completed router resource preassignment. Real time: 1 mins 24 secs 

Start NBR router at Thu May 30 00:35:46 CEST 2024

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at Thu May 30 00:35:47 CEST 2024

Start NBR section for initial routing at Thu May 30 00:35:48 CEST 2024
Level 1, iteration 1
9(0.00%) conflicts; 10829(67.91%) untouched conns; 52122 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.762ns/-52.122ns; real time: 1 mins 28 secs 
Level 2, iteration 1
9(0.00%) conflicts; 10781(67.61%) untouched conns; 52122 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.762ns/-52.122ns; real time: 1 mins 29 secs 
Level 3, iteration 1
93(0.00%) conflicts; 8163(51.19%) untouched conns; 53806 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.762ns/-53.806ns; real time: 1 mins 30 secs 
Level 4, iteration 1
937(0.02%) conflicts; 0(0.00%) untouched conn; 54130 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.762ns/-54.130ns; real time: 1 mins 33 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Thu May 30 00:35:55 CEST 2024
Level 1, iteration 1
26(0.00%) conflicts; 1121(7.03%) untouched conns; 52446 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.762ns/-52.446ns; real time: 1 mins 34 secs 
Level 4, iteration 1
613(0.02%) conflicts; 0(0.00%) untouched conn; 52446 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.762ns/-52.446ns; real time: 1 mins 36 secs 
Level 4, iteration 2
369(0.01%) conflicts; 0(0.00%) untouched conn; 54130 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.762ns/-54.130ns; real time: 1 mins 37 secs 
Level 4, iteration 3
197(0.00%) conflicts; 0(0.00%) untouched conn; 54130 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.762ns/-54.130ns; real time: 1 mins 38 secs 
Level 4, iteration 4
92(0.00%) conflicts; 0(0.00%) untouched conn; 54130 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.762ns/-54.130ns; real time: 1 mins 39 secs 
Level 4, iteration 5
38(0.00%) conflicts; 0(0.00%) untouched conn; 54292 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.762ns/-54.293ns; real time: 1 mins 39 secs 
Level 4, iteration 6
20(0.00%) conflicts; 0(0.00%) untouched conn; 54292 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.762ns/-54.293ns; real time: 1 mins 40 secs 
Level 4, iteration 7
11(0.00%) conflicts; 0(0.00%) untouched conn; 56404 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.762ns/-56.404ns; real time: 1 mins 40 secs 
Level 4, iteration 8
6(0.00%) conflicts; 0(0.00%) untouched conn; 56404 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.762ns/-56.404ns; real time: 1 mins 40 secs 
Level 4, iteration 9
3(0.00%) conflicts; 0(0.00%) untouched conn; 56404 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.762ns/-56.404ns; real time: 1 mins 41 secs 
Level 4, iteration 10
0(0.00%) conflict; 0(0.00%) untouched conn; 56404 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.762ns/-56.404ns; real time: 1 mins 41 secs 

Start NBR section for performance tuning (iteration 1) at Thu May 30 00:36:03 CEST 2024
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 56404 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.762ns/-56.404ns; real time: 1 mins 41 secs 

Start NBR section for re-routing at Thu May 30 00:36:03 CEST 2024
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 56404 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.762ns/-56.404ns; real time: 1 mins 42 secs 

Start NBR section for post-routing at Thu May 30 00:36:04 CEST 2024

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 23 (0.14%)
  Estimated worst slack<setup> : -3.762ns
  Timing score<setup> : 48690
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 1 mins 48 secs 
Total REAL time: 1 mins 50 secs 
Completely routed.
End of route.  15946 routed (100.00%); 0 unrouted.

Hold time timing score: 32, hold timing errors: 48

Timing score: 48690 

Dumping design to file OneBitSDR_First_Implementation.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -3.762
PAR_SUMMARY::Timing score<setup/<ns>> = 48.690
PAR_SUMMARY::Worst  slack<hold /<ns>> = -0.867
PAR_SUMMARY::Timing score<hold /<ns>> = 32.421
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 1 mins 51 secs 
Total REAL time to completion: 1 mins 52 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "OneBitSDR_First_Implementation.pt" -o "OneBitSDR_First_Implementation.twr" "OneBitSDR_First_Implementation.ncd" "OneBitSDR_First_Implementation.prf"
trce:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file OneBitSDR_First_Implementation.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Thu May 30 00:36:20 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o OneBitSDR_First_Implementation.twr -gui -msgset /home/user/SDR-HLS/1bitSDRLattice/promote.xml OneBitSDR_First_Implementation.ncd OneBitSDR_First_Implementation.prf 
Design file:     OneBitSDR_First_Implementation.ncd
Preference file: OneBitSDR_First_Implementation.prf
Device,speed:    LFE5U-85F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 22  Score: 48690
Cumulative negative slack: 48690

Constraints cover 2411341617 paths, 4 nets, and 15923 connections (99.86% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Thu May 30 00:36:21 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o OneBitSDR_First_Implementation.twr -gui -msgset /home/user/SDR-HLS/1bitSDRLattice/promote.xml OneBitSDR_First_Implementation.ncd OneBitSDR_First_Implementation.prf 
Design file:     OneBitSDR_First_Implementation.ncd
Preference file: OneBitSDR_First_Implementation.prf
Device,speed:    LFE5U-85F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 48  Score: 32421
Cumulative negative slack: 32421

Constraints cover 2411341617 paths, 4 nets, and 15923 connections (99.86% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 22 (setup), 48 (hold)
Score: 48690 (setup), 32421 (hold)
Cumulative negative slack: 81111 (48690+32421)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 6 secs 
Total REAL Time: 7 secs 
Peak Memory Usage: 518 MB


tmcheck -par "OneBitSDR_First_Implementation.par" 

bitgen -w "OneBitSDR_First_Implementation.ncd" -f "OneBitSDR_First_Implementation.t2b" -e -s "/home/user/SDR-HLS/1bitSDRLattice/OneBitSDR.sec" -k "/home/user/SDR-HLS/1bitSDRLattice/OneBitSDR.bek" "OneBitSDR_First_Implementation.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file OneBitSDR_First_Implementation.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application Bitgen from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from OneBitSDR_First_Implementation.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by sa5p00.acd ###"  />
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                             62  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                         JTAG**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                         ENABLE  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                             ON  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
|            SLAVE_PARALLEL_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PULL  |                           ON**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                            3.3  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.27.
 
Saving bit stream in "OneBitSDR_First_Implementation.bit".
Total CPU Time: 22 secs 
Total REAL Time: 23 secs 
Peak Memory Usage: 818 MB
