# Simulation output files
*.vcd
*.out
*.log                                                                                                                           â”‚
# RISCOF / Compliance artifacts
riscof_work/
riscv-arch-test/
debug_compile/
__pycache__/
*.pyc 