#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2015.09
# platform  : Linux 2.6.32-696.23.1.el6.x86_64
# version   : 2015.09 FCS 64 bits
# build date: 2015.09.29 22:07:32 PDT
#----------------------------------------
# started Sun Apr 08 22:09:14 CDT 2018
# hostname  : wario
# pid       : 32225
# arguments : '-label' 'session_0' '-console' 'wario:38775' '-style' 'windows' '-proj' '/home/ecelrc/students/anarkhede/verif/project/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/ecelrc/students/anarkhede/verif/project/jgproject/.tmp/.initCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2015 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/ecelrc/students/anarkhede/verif/project/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/ecelrc/students/anarkhede/.config/jasper/jaspergold.conf".
% source ./mesi_breq_fifos_cntl.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file /misc/linuxws/packages/cadence_2016/jasper_2015.09/lib/verilog/packages/std/std.sv into library std
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_cntl_test.sv
INFO (ISW003): Top module name is "mesi_isc_breq_fifos_cntl".
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] mesi_breq_fifos_cntl_test.sv(1): compiling module breq_fifos_cntl_props
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc_breq_fifos_cntl
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 64 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 21 of 21 design flops, 0 of 0 design latches, 122 of 122 internal elements.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37" was proven in 0.00 s.
Found proofs for 2 properties in preprocessing
Using multistage preprocessing
Starting reduce
Finished reduce in 0.002s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.01 s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26" was proven in 0.00 s.
Found proofs for 6 properties in preprocessing
0.Hp: Identified and disabled 5 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 51
0.Ht: Proofgrid shell started at 855@wario(local) jg_32225_wario_1
0.Hp: Proofgrid shell started at 854@wario(local) jg_32225_wario_1
0.N: Proofgrid shell started at 856@wario(local) jg_32225_wario_1
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 857@wario(local) jg_32225_wario_1
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_48" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_53" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_58" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_63" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_68" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36:precondition1" was covered in 1 cycles in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_50" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_55" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32:precondition1".
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_59" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33:precondition1".
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_64" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34:precondition1".
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_39" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_40" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_39".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_41" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_39".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_42" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_39".
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_38" was covered in 1 cycles in 0.01 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_43" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_47" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_43".
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_44" was covered in 1 cycles in 0.01 s.
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27" was proven in 0.01 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1" was covered in 2 cycles in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: A trace with 2 cycles was found. [0.00 s]
0.N: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_67" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1".
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: A trace with 2 cycles was found. [0.00 s]
0.N: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.N: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_54" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_62" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1".
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: A trace with 2 cycles was found. [0.00 s]
0.N: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.N: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_49" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_57" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1".
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_65" was covered in 1 cycles in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_60" was covered in 1 cycles in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Trace Attempt  8	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.Hp: Trace Attempt  1	[0.00 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_45" was covered in 1 cycles in 0.03 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_46" was covered in 1 cycles in 0.03 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_51" was covered in 1 cycles in 0.03 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_52" was covered in 1 cycles in 0.03 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_56" was covered in 1 cycles in 0.03 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_61" was covered in 1 cycles in 0.03 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_66" was covered in 1 cycles in 0.03 s.
0.Hp: Trace Attempt  2	[0.01 s]
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35" was proven in 0.03 s.
0.Hp: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.03 s)
0.Ht: Trace Attempt  2	[0.00 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Validation of fixpoint with 6 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_45"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_46"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_51"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_52"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_56"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_60"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_61"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_65"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_66"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: All properties determined. [0.02 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Trace Attempt 20	[0.02 s]
0.B: Interrupted. [0.03 s]
0.Hp: Exited with Success (@ 0.04 s)
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt 31	[0.03 s]
0.Ht: Interrupted. [0.03 s]
0.N: Exited with Success (@ 0.04 s)
0.B: Exited with Success (@ 0.04 s)
0.Ht: Exited with Success (@ 0.04 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 64
	      assertions      : 17
	       - proven       : 17 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 47
	       - unreachable  : 0 (0%)
	       - covered      : 47 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
