$date
	Sat Jul 24 13:35:45 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module inversor $end
$var wire 1 ! K $end
$var wire 1 " M $end
$var wire 1 # X $end
$var wire 1 $ Y $end
$var wire 1 % Z $end
$var wire 1 & noZ $end
$var wire 1 ' noY $end
$var wire 1 ( noX $end
$var wire 1 ) noM $end
$var wire 1 * noK $end
$upscope $end
$scope module m_11 $end
$var wire 1 + K $end
$var wire 1 , M $end
$var wire 1 - S_11 $end
$var wire 1 . X $end
$var wire 1 / Y $end
$var wire 1 0 Z $end
$var wire 1 1 noZ $end
$var wire 1 2 noY $end
$upscope $end
$scope module testbench $end
$var wire 1 3 K $end
$var wire 1 4 M $end
$var wire 1 5 X $end
$var wire 1 6 Y $end
$var wire 1 7 Z $end
$var wire 1 8 clk $end
$var wire 1 9 S_OR $end
$var wire 1 : F_Final $end
$scope module ff1 $end
$var wire 1 3 K $end
$var wire 1 4 M $end
$var wire 1 5 X $end
$var wire 1 6 Y $end
$var wire 1 7 Z $end
$var wire 1 ; noK $end
$var wire 1 < noM $end
$var wire 1 = noX $end
$var wire 1 > noY $end
$var wire 1 ? noZ $end
$var wire 1 @ wire_S_9 $end
$var wire 1 A wire_S_8 $end
$var wire 1 B wire_S_7 $end
$var wire 1 C wire_S_6 $end
$var wire 1 D wire_S_5 $end
$var wire 1 E wire_S_4 $end
$var wire 1 F wire_S_3 $end
$var wire 1 G wire_S_2 $end
$var wire 1 H wire_S_14 $end
$var wire 1 I wire_S_13 $end
$var wire 1 J wire_S_12 $end
$var wire 1 K wire_S_11 $end
$var wire 1 L wire_S_10 $end
$var wire 1 M wire_S_1 $end
$var wire 1 : F_Final $end
$scope module inst_m7 $end
$var wire 1 : S_OR $end
$var wire 1 @ S_9 $end
$var wire 1 A S_8 $end
$var wire 1 B S_7 $end
$var wire 1 C S_6 $end
$var wire 1 D S_5 $end
$var wire 1 E S_4 $end
$var wire 1 F S_3 $end
$var wire 1 G S_2 $end
$var wire 1 H S_14 $end
$var wire 1 I S_13 $end
$var wire 1 J S_12 $end
$var wire 1 K S_11 $end
$var wire 1 L S_10 $end
$var wire 1 M S_1 $end
$upscope $end
$scope module inst_m_1 $end
$var wire 1 3 K $end
$var wire 1 < M $end
$var wire 1 M S_1 $end
$var wire 1 = X $end
$var wire 1 > Y $end
$var wire 1 ? Z $end
$var wire 1 N noZ $end
$var wire 1 O noY $end
$var wire 1 P noX $end
$var wire 1 Q noM $end
$upscope $end
$scope module inst_m_10 $end
$var wire 1 ; K $end
$var wire 1 4 M $end
$var wire 1 L S_10 $end
$var wire 1 5 X $end
$var wire 1 > Y $end
$var wire 1 ? Z $end
$var wire 1 R noZ $end
$var wire 1 S noY $end
$var wire 1 T noK $end
$upscope $end
$scope module inst_m_11 $end
$var wire 1 3 K $end
$var wire 1 4 M $end
$var wire 1 K S_1 $end
$var wire 1 5 X $end
$var wire 1 > Y $end
$var wire 1 ? Z $end
$var wire 1 U noZ $end
$var wire 1 V noY $end
$var wire 1 W noX $end
$var wire 1 X noM $end
$upscope $end
$scope module inst_m_12 $end
$var wire 1 3 K $end
$var wire 1 4 M $end
$var wire 1 J S_12 $end
$var wire 1 5 X $end
$var wire 1 6 Y $end
$var wire 1 ? Z $end
$var wire 1 Y noZ $end
$upscope $end
$scope module inst_m_13 $end
$var wire 1 ; K $end
$var wire 1 4 M $end
$var wire 1 I S_13 $end
$var wire 1 5 X $end
$var wire 1 6 Y $end
$var wire 1 ? Z $end
$var wire 1 Z noZ $end
$var wire 1 [ noK $end
$upscope $end
$scope module inst_m_14 $end
$var wire 1 3 K $end
$var wire 1 < M $end
$var wire 1 H S_14 $end
$var wire 1 5 X $end
$var wire 1 > Y $end
$var wire 1 ? Z $end
$var wire 1 \ noZ $end
$var wire 1 ] noY $end
$var wire 1 ^ noM $end
$upscope $end
$scope module inst_m_2 $end
$var wire 1 3 K $end
$var wire 1 4 M $end
$var wire 1 G S_2 $end
$var wire 1 = X $end
$var wire 1 > Y $end
$var wire 1 ? Z $end
$var wire 1 _ noZ $end
$var wire 1 ` noY $end
$var wire 1 a noX $end
$upscope $end
$scope module inst_m_3 $end
$var wire 1 3 K $end
$var wire 1 < M $end
$var wire 1 F S_3 $end
$var wire 1 = X $end
$var wire 1 6 Y $end
$var wire 1 ? Z $end
$var wire 1 b noZ $end
$var wire 1 c noX $end
$var wire 1 d noM $end
$upscope $end
$scope module inst_m_4 $end
$var wire 1 3 K $end
$var wire 1 4 M $end
$var wire 1 E S_4 $end
$var wire 1 = X $end
$var wire 1 6 Y $end
$var wire 1 ? Z $end
$var wire 1 e noZ $end
$var wire 1 f noX $end
$upscope $end
$scope module inst_m_5 $end
$var wire 1 3 K $end
$var wire 1 4 M $end
$var wire 1 D S_5 $end
$var wire 1 = X $end
$var wire 1 6 Y $end
$var wire 1 7 Z $end
$var wire 1 g noX $end
$upscope $end
$scope module inst_m_6 $end
$var wire 1 3 K $end
$var wire 1 < M $end
$var wire 1 C S_6 $end
$var wire 1 = X $end
$var wire 1 > Y $end
$var wire 1 7 Z $end
$var wire 1 h noY $end
$var wire 1 i noX $end
$var wire 1 j noM $end
$upscope $end
$scope module inst_m_7 $end
$var wire 1 ; K $end
$var wire 1 < M $end
$var wire 1 B S_7 $end
$var wire 1 5 X $end
$var wire 1 > Y $end
$var wire 1 7 Z $end
$var wire 1 k noY $end
$var wire 1 l noX $end
$var wire 1 m noM $end
$var wire 1 n noK $end
$upscope $end
$scope module inst_m_8 $end
$var wire 1 ; K $end
$var wire 1 4 M $end
$var wire 1 A S_8 $end
$var wire 1 5 X $end
$var wire 1 > Y $end
$var wire 1 7 Z $end
$var wire 1 o noY $end
$var wire 1 p noK $end
$upscope $end
$scope module inst_m_9 $end
$var wire 1 ; K $end
$var wire 1 < M $end
$var wire 1 @ S_9 $end
$var wire 1 5 X $end
$var wire 1 > Y $end
$var wire 1 7 Z $end
$var wire 1 q noY $end
$var wire 1 r noM $end
$var wire 1 s noK $end
$upscope $end
$upscope $end
$scope module tst1 $end
$var wire 1 3 K $end
$var wire 1 4 M $end
$var wire 1 5 X $end
$var wire 1 6 Y $end
$var wire 1 7 Z $end
$var reg 1 9 S_OR $end
$var reg 1 8 clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
z?
z>
z=
z<
z;
x:
09
08
z7
z6
z5
z4
z3
x2
x1
z0
z/
z.
x-
z,
z+
x*
x)
x(
x'
x&
z%
z$
z#
z"
z!
$end
#4
18
#8
08
#9
19
#10
09
#11
19
#12
18
#13
09
#14
19
#16
08
#20
18
#24
08
#26
09
#27
19
#28
18
#29
09
#30
19
#31
09
#32
19
08
#33
09
#36
18
#40
08
19
#44
18
#48
08
