<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_7' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-15T17:33:06.394+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_6' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-15T17:33:06.389+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_5' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-15T17:33:06.374+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_4' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-15T17:33:06.370+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_3' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-15T17:33:06.366+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_2' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-15T17:33:06.360+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_1' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-15T17:33:06.356+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_0' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-15T17:33:06.351+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-15T17:33:06.292+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_7' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-15T17:33:06.024+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_6' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-15T17:33:06.019+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_5' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-15T17:33:06.013+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_4' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-15T17:33:06.008+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_3' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-15T17:33:06.003+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_2' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-15T17:33:05.998+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_1' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-15T17:33:05.988+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_0' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-15T17:33:05.982+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_7' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-15T17:33:05.977+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_6' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-15T17:33:05.972+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_5' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-15T17:33:05.967+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_4' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-15T17:33:05.962+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_3' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-15T17:33:05.957+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_2' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-15T17:33:05.951+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_1' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-15T17:33:05.945+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_0' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-15T17:33:05.939+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_7' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-15T17:12:04.975+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_6' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-15T17:12:04.962+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_5' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-15T17:12:04.957+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_4' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-15T17:12:04.952+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_3' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-15T17:12:04.945+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_2' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-15T17:12:04.936+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_1' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-15T17:12:04.930+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_0' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-15T17:12:04.924+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-15T17:12:04.865+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_7' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-15T17:12:04.615+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_6' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-15T17:12:04.608+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_5' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-15T17:12:04.602+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_4' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-15T17:12:04.582+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_3' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-15T17:12:04.575+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_2' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-15T17:12:04.569+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_1' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-15T17:12:04.561+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_0' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-15T17:12:04.553+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_7' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-15T17:12:04.537+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_6' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-15T17:12:04.517+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_5' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-15T17:12:04.511+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_4' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-15T17:12:04.505+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_3' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-15T17:12:04.497+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_2' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-15T17:12:04.492+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_1' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-15T17:12:04.486+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_0' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-15T17:12:04.481+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axis) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_7_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_7_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_6_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_6_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_5_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_5_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_4_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_4_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_3_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_3_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_2_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_2_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_1_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_1_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_0_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_0_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_7_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_6_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_5_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_4_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_3_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_2_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_1_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_0_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axis) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_7_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_7_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_6_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_6_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_5_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_5_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_4_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_4_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_3_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_3_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_2_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_2_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_1_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_1_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_0_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_0_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_7_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_6_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_5_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_4_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_3_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_2_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_1_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_0_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_0 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_3 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_4 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_5 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_6 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_7 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_0 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_3 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_4 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_5 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_6 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_7 -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_7_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_7_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_6_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_6_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_5_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_5_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_4_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_4_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_3_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_3_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_2_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_2_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_1_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_1_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_0_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_0_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_7_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_6_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_5_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_4_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_3_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_2_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_1_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_0_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_7_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_7_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_6_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_6_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_5_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_5_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_4_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_4_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_3_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_3_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_2_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_2_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_1_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_1_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_0_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_0_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_7_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_6_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_5_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_4_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_3_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_2_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_1_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_0_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## save_wave_config axi_interfaces.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;110000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;138000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 162 ns : File &quot;D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/axi_interfaces.autotb.v&quot; Line 849&#xD;&#xA;## quit" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-18T21:05:05.255+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:33]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.axi_interfaces_regslice_both(Dat...&#xD;&#xA;Compiling module xil_defaultlib.axi_interfaces&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=4,WIDTH=16)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_o_0&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_o_1&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_o_2&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_o_3&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_o_4&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_o_5&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_o_6&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_o_7&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_i_0&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_i_1&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_i_2&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_i_3&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_i_4&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_i_5&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_i_6&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_i_7&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.rewind_loop_intf&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_axi_interfaces_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot axi_interfaces&#xD;&#xA;&#xD;&#xA;****** xsim v2022.1 (64-bit)&#xD;&#xA;  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022&#xD;&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/axi_interfaces/xsim_script.tcl&#xD;&#xA;# xsim {axi_interfaces} -view {{axi_interfaces_dataflow_ana.wcfg}} -tclbatch {axi_interfaces.tcl} -protoinst {axi_interfaces.protoinst}" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-18T21:05:04.521+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:43]" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-18T21:04:59.499+0800" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axis) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_7_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_7_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_6_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_6_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_5_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_5_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_4_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_4_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_3_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_3_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_2_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_2_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_1_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_1_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_0_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_0_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_7_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_6_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_5_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_4_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_3_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_2_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_1_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_0_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axis) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_7_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_7_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_6_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_6_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_5_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_5_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_4_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_4_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_3_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_3_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_2_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_2_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_1_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_1_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_0_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_0_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_7_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_6_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_5_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_4_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_3_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_2_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_1_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_0_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_0 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_3 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_4 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_5 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_6 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_7 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_0 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_3 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_4 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_5 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_6 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_7 -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_7_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_7_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_6_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_6_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_5_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_5_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_4_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_4_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_3_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_3_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_2_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_2_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_1_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_1_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_0_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_0_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_7_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_6_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_5_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_4_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_3_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_2_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_1_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_o_0_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_7_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_7_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_6_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_6_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_5_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_5_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_4_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_4_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_3_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_3_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_2_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_2_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_1_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_1_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_0_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_0_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_7_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_6_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_5_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_4_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_3_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_2_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_1_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_interfaces_top/d_i_0_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## save_wave_config axi_interfaces.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;110000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;138000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 162 ns : File &quot;D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/axi_interfaces.autotb.v&quot; Line 849&#xD;&#xA;## quit" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-18T20:51:21.520+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:33]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.axi_interfaces_regslice_both(Dat...&#xD;&#xA;Compiling module xil_defaultlib.axi_interfaces&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=4,WIDTH=16)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_o_0&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_o_1&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_o_2&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_o_3&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_o_4&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_o_5&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_o_6&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_o_7&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_i_0&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_i_1&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_i_2&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_i_3&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_i_4&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_i_5&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_i_6&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_d_i_7&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.rewind_loop_intf&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_axi_interfaces_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot axi_interfaces&#xD;&#xA;&#xD;&#xA;****** xsim v2022.1 (64-bit)&#xD;&#xA;  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022&#xD;&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/axi_interfaces/xsim_script.tcl&#xD;&#xA;# xsim {axi_interfaces} -view {{axi_interfaces_dataflow_ana.wcfg}} -tclbatch {axi_interfaces.tcl} -protoinst {axi_interfaces.protoinst}" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-18T20:51:20.775+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [D:/master/HLS/labA_InterfaceSynthesis/lab4/axi_interfaces_prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:43]" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-18T20:51:15.756+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
