verilog
=======

verilog modules


These are a collection of modules made in verilog for my digital systems class
