Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/fpga/BinaryToGreyCodeBehaviouralLevel/tb_isim_beh.exe -prj E:/fpga/BinaryToGreyCodeBehaviouralLevel/tb_beh.prj work.tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/fpga/BinaryToGreyCodeBehaviouralLevel/binarytogrey.v" into library work
WARNING:HDLCompiler:751 - "E:/fpga/BinaryToGreyCodeBehaviouralLevel/binarytogrey.v" Line 25: Redeclaration of ansi port dout is not allowed
Analyzing Verilog file "E:/fpga/BinaryToGreyCodeBehaviouralLevel/tb.v" into library work
ERROR:HDLCompiler:806 - "E:/fpga/BinaryToGreyCodeBehaviouralLevel/tb.v" Line 52: Syntax error near "end".
ERROR:HDLCompiler:598 - "E:/fpga/BinaryToGreyCodeBehaviouralLevel/tb.v" Line 25: Module <tb> ignored due to previous errors.
Verilog file E:/fpga/BinaryToGreyCodeBehaviouralLevel/tb.v ignored due to errors
