#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Dec 24 15:48:51 2017
# Process ID: 11284
# Current directory: D:/FPGA/MiniSys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent164824 D:\FPGA\MiniSys\MiniSys.xpr
# Log file: D:/FPGA/MiniSys/vivado.log
# Journal file: D:/FPGA/MiniSys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/MiniSys/MiniSys.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/vivado/MiniSys' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'MiniSys.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 828.941 ; gain = 132.301
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  blk_mem_gen_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 [get_ips  blk_mem_gen_0] -log ip_upgrade.log
Upgrading 'blk_mem_gen_0'
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [IP_Flow 19-3422] Upgraded blk_mem_gen_0 (Block Memory Generator 8.3) from revision 1 to revision 3
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/FPGA/MiniSys/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 970.316 ; gain = 135.176
generate_target all [get_files  D:/FPGA/MiniSys/MiniSys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
export_ip_user_files -of_objects [get_files D:/FPGA/MiniSys/MiniSys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -force -quiet
export_simulation -of_objects [get_files D:/FPGA/MiniSys/MiniSys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/FPGA/MiniSys/MiniSys.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/MiniSys/MiniSys.ip_user_files -ipstatic_source_dir D:/FPGA/MiniSys/MiniSys.ip_user_files/ipstatic -force -quiet
export_ip_user_files -of_objects [get_ips  dist_mem_gen_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 [get_ips  dist_mem_gen_0] -log ip_upgrade.log
Upgrading 'dist_mem_gen_0'
INFO: [IP_Flow 19-3422] Upgraded dist_mem_gen_0 (Distributed Memory Generator 8.0) from revision 9 to revision 10
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/FPGA/MiniSys/ip_upgrade.log'.
generate_target all [get_files  D:/FPGA/MiniSys/MiniSys.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
export_ip_user_files -of_objects [get_files D:/FPGA/MiniSys/MiniSys.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -force -quiet
export_simulation -of_objects [get_files D:/FPGA/MiniSys/MiniSys.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory D:/FPGA/MiniSys/MiniSys.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/MiniSys/MiniSys.ip_user_files -ipstatic_source_dir D:/FPGA/MiniSys/MiniSys.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/FPGA/MiniSys/MiniSys.srcs/sim_1/new/sim_mwreg.v w ]
add_files -fileset sim_1 D:/FPGA/MiniSys/MiniSys.srcs/sim_1/new/sim_mwreg.v
update_compile_order -fileset sim_1
set_property top sim_mwreg [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_mwreg' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav/test_dmem32.coe'
INFO: [USF-XSim-25] Exported 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_mwreg_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sim_1/new/sim_mwreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_mwreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_mwreg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bf4d60825a14418bb25d40e51d870108 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_mwreg_behav xil_defaultlib.sim_mwreg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sim_mwreg
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_mwreg_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav/xsim.dir/sim_mwreg_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 24 16:12:47 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1021.352 ; gain = 6.547
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_mwreg_behav -key {Behavioral:sim_1:Functional:sim_mwreg} -tclbatch {sim_mwreg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source sim_mwreg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_mwreg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1036.566 ; gain = 21.762
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_mwreg' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav/test_dmem32.coe'
INFO: [USF-XSim-25] Exported 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_mwreg_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sim_1/new/sim_mwreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_mwreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_mwreg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bf4d60825a14418bb25d40e51d870108 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_mwreg_behav xil_defaultlib.sim_mwreg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sim_mwreg
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_mwreg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1046.398 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_mwreg' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav/test_dmem32.coe'
INFO: [USF-XSim-25] Exported 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_mwreg_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipemwreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemwreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sim_1/new/sim_mwreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_mwreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_mwreg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bf4d60825a14418bb25d40e51d870108 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_mwreg_behav xil_defaultlib.sim_mwreg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipemwreg
Compiling module xil_defaultlib.sim_mwreg
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_mwreg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1056.063 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_mwreg' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav/test_dmem32.coe'
INFO: [USF-XSim-25] Exported 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_mwreg_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipemwreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemwreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sim_1/new/sim_mwreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_mwreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_mwreg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bf4d60825a14418bb25d40e51d870108 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_mwreg_behav xil_defaultlib.sim_mwreg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipemwreg
Compiling module xil_defaultlib.sim_mwreg
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_mwreg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1056.063 ; gain = 0.000
add_bp {D:/FPGA/MiniSys/MiniSys.srcs/sim_1/new/sim_mwreg.v} 75
remove_bps -file {D:/FPGA/MiniSys/MiniSys.srcs/sim_1/new/sim_mwreg.v} -line 75
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse D:/FPGA/MiniSys/MiniSys.srcs/sim_1/new/emreg_sim.v
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top line_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -jobs 2
[Sun Dec 24 17:20:47 2017] Launched synth_1...
Run output will be captured here: D:/FPGA/MiniSys/MiniSys.runs/synth_1/runme.log
[Sun Dec 24 17:20:47 2017] Launched impl_1...
Run output will be captured here: D:/FPGA/MiniSys/MiniSys.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'line_sim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav/test_dmem32.coe'
INFO: [USF-XSim-25] Exported 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav'
"xvlog -m64 --relax -prj line_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.ip_user_files/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/devices/dev_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dev_timer
WARNING: [VRFC 10-1315] redeclaration of ansi port Rdata is not allowed [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/devices/dev_timer.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cout0 is not allowed [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/devices/dev_timer.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cout1 is not allowed [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/devices/dev_timer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/devices/dev_pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dev_pwm
WARNING: [VRFC 10-1315] redeclaration of ansi port Pwm is not allowed [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/devices/dev_pwm.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/mux8x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.ip_user_files/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipedevices.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipedevices
WARNING: [VRFC 10-1315] redeclaration of ansi port we is not allowed [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipedevices.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port address is not allowed [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipedevices.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port datain is not allowed [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipedevices.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port clk is not allowed [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipedevices.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port reset is not allowed [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipedevices.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port pwm is not allowed [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipedevices.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port dataout is not allowed [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipedevices.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipeimem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeimem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipeidcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeidcu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/MemorIo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemorIo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipemwreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemwreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipeir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeir
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipeif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeif
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipeid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeid
INFO: [VRFC 10-2458] undeclared symbol compare, assumed default net type wire [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipeid.v:52]
INFO: [VRFC 10-2458] undeclared symbol cpdone, assumed default net type wire [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipeid.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipeexe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeexe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipeemreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeemreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipedereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipedereg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipepc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipepc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelinedcpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sim_1/new/line_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj line_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bf4d60825a14418bb25d40e51d870108 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L dist_mem_gen_v8_0_10 -L blk_mem_gen_v8_3_3 -L unisims_ver -L unimacro_ver -L secureip --snapshot line_sim_behav xil_defaultlib.line_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port lmem [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:56]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port compare [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipeid.v:52]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port dlmem [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:58]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port elmem [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:60]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port elmem [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:63]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port mlmem [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:64]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port smem [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:68]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [D:/FPGA/MiniSys/MiniSys.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.pipepc
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.pipeimem
Compiling module xil_defaultlib.pipeif
Compiling module xil_defaultlib.pipeir
Compiling module xil_defaultlib.pipeidcu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.pipeid
Compiling module xil_defaultlib.pipedereg
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.mux8x32
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.pipeexe
Compiling module xil_defaultlib.pipeemreg
Compiling module xil_defaultlib.pipemwreg
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.pipemem
Compiling module xil_defaultlib.dev_timer
Compiling module xil_defaultlib.dev_pwm
Compiling module xil_defaultlib.pipedevices
Compiling module xil_defaultlib.MemorIo
Compiling module xil_defaultlib.pipelinedcpu
Compiling module xil_defaultlib.line_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot line_sim_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav/xsim.dir/line_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 24 17:21:05 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1056.063 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "line_sim_behav -key {Behavioral:sim_1:Functional:line_sim} -tclbatch {line_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source line_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module line_sim.lline.mem_io_stage.memory0.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'line_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1056.063 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 1056.297 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 24 17:41:03 2017...
