%Warning: otter_memory.mem:7168: $readmem file ended before specified final address (IEEE 1800-2023 21.4)
- tb_OTTER.sv:50: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.034 2025-02-24
- Verilator: $finish at 1us; walltime 0.006 s; speed 173.859 us/s
- Verilator: cpu 0.007 s on 1 threads; alloced 121 MB
