 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : interpolator
Version: J-2014.09-SP4
Date   : Thu Oct 25 10:51:30 2018
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: data_buffer_reg[2][0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: data_buffer_reg[3][0]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  data_buffer_reg[2][0]/CK (DFFTRX1)       0.00       0.00 r
  data_buffer_reg[2][0]/Q (DFFTRX1)        0.15       0.15 f
  data_buffer_reg[3][0]/RN (DFFTRX1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clock (rise edge)                 10.00      10.00
  clock network delay (ideal)              0.00      10.00
  data_buffer_reg[3][0]/CK (DFFTRX1)       0.00      10.00 r
  library setup time                      -0.26       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         9.59


1
