library verilog;
use verilog.vl_types.all;
entity ntsc_clean is
    port(
        clock_65mhz     : in     vl_logic;
        ntsc_flag       : in     vl_logic;
        ntsc_pixels     : in     vl_logic_vector(35 downto 0);
        clean_ntsc_flag : out    vl_logic;
        clean_ntsc_pixels: out    vl_logic_vector(35 downto 0)
    );
end ntsc_clean;
