#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Aug 14 21:30:19 2022
# Process ID: 3112
# Current directory: H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14136 H:\Xilinx2019.1\lly\HDMI_DDRtoHDMI\HDMI_colorRGB.xpr
# Log file: H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/vivado.log
# Journal file: H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.xpr
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd]
synth_design -rtl -name rtl_1
create_bd_design "VDMA"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_0
endgroup
set_property -dict [list CONFIG.c_num_fstores {1} CONFIG.c_mm2s_genlock_mode {3} CONFIG.c_s2mm_genlock_mode {0} CONFIG.c_include_mm2s {1} CONFIG.c_include_s2mm {0}] [get_bd_cells axi_vdma_0]
export_ip_user_files -of_objects  [get_files H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/bd/VDMA/VDMA.bd] -no_script -reset -force -quiet
remove_files  H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/bd/VDMA/VDMA.bd
file delete -force H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/bd/VDMA
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd]
refresh_design
create_bd_design "VDMA"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_0
endgroup
set_property -dict [list CONFIG.c_num_fstores {1} CONFIG.c_s2mm_genlock_mode {0} CONFIG.c_include_s2mm {0}] [get_bd_cells axi_vdma_0]
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd]
refresh_design
generate_target all [get_files  H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/bd/VDMA/VDMA.bd]
set_property synth_checkpoint_mode None [get_files  H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/bd/VDMA/VDMA.bd]
generate_target all [get_files  H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/bd/VDMA/VDMA.bd]
undo
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd]
refresh_design
create_bd_design -srcset sim_1 "VDMA2"
update_compile_order -fileset sim_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_0
endgroup
export_ip_user_files -of_objects  [get_files H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/bd/VDMA/VDMA.bd] -no_script -reset -force -quiet
remove_files  H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/bd/VDMA/VDMA.bd
file delete -force H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sources_1/bd/VDMA
export_ip_user_files -of_objects  [get_files H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sim_1/bd/VDMA2/VDMA2.bd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sim_1/bd/VDMA2/VDMA2.bd
file delete -force H:/Xilinx2019.1/lly/HDMI_DDRtoHDMI/HDMI_colorRGB.srcs/sim_1/bd/VDMA2
