Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Schul\Entwicklung\QuartusProjekte\Abschlussprojekt\Kamera_Controller\ram_pll.qsys --block-symbol-file --output-directory=C:\Users\Schul\Entwicklung\QuartusProjekte\Abschlussprojekt\Kamera_Controller\ram_pll --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Kamera_Controller/ram_pll.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 20.1]
Progress: Parameterizing module altpll_0
Progress: Adding altpll_1 [altpll 20.1]
Progress: Parameterizing module altpll_1
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ram_pll.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: ram_pll.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: ram_pll.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: ram_pll.altpll_1: altpll_1.areset_conduit must be exported, or connected to a matching conduit.
Warning: ram_pll.altpll_1: altpll_1.locked_conduit must be exported, or connected to a matching conduit.
Warning: ram_pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: ram_pll.altpll_1: altpll_1.pll_slave must be connected to an Avalon-MM master
Warning: ram_pll.: You have exported the interface new_sdram_controller_0.s1 but not its associated clock interface.  Export the driver of new_sdram_controller_0.clk
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Schul\Entwicklung\QuartusProjekte\Abschlussprojekt\Kamera_Controller\ram_pll.qsys --synthesis=VHDL --output-directory=C:\Users\Schul\Entwicklung\QuartusProjekte\Abschlussprojekt\Kamera_Controller\ram_pll\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Kamera_Controller/ram_pll.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 20.1]
Progress: Parameterizing module altpll_0
Progress: Adding altpll_1 [altpll 20.1]
Progress: Parameterizing module altpll_1
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ram_pll.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: ram_pll.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: ram_pll.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: ram_pll.altpll_1: altpll_1.areset_conduit must be exported, or connected to a matching conduit.
Warning: ram_pll.altpll_1: altpll_1.locked_conduit must be exported, or connected to a matching conduit.
Warning: ram_pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: ram_pll.altpll_1: altpll_1.pll_slave must be connected to an Avalon-MM master
Warning: ram_pll.: You have exported the interface new_sdram_controller_0.s1 but not its associated clock interface.  Export the driver of new_sdram_controller_0.clk
Info: ram_pll: Generating ram_pll "ram_pll" for QUARTUS_SYNTH
Info: altpll_0: "ram_pll" instantiated altpll "altpll_0"
Info: altpll_1: "ram_pll" instantiated altpll "altpll_1"
Info: new_sdram_controller_0: Starting RTL generation for module 'ram_pll_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=ram_pll_new_sdram_controller_0 --dir=C:/Users/Schul/AppData/Local/Temp/alt9564_7811524694864486310.dir/0006_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Schul/AppData/Local/Temp/alt9564_7811524694864486310.dir/0006_new_sdram_controller_0_gen//ram_pll_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'ram_pll_new_sdram_controller_0'
Info: new_sdram_controller_0: "ram_pll" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: rst_controller: "ram_pll" instantiated altera_reset_controller "rst_controller"
Info: ram_pll: Done "ram_pll" with 5 modules, 8 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
