{
  "module_name": "clk-mt8365-vdec.c",
  "hash_id": "f6b4939c504a38e7f58825a2929c987c2baa6cdcbec364db5084d72e78a53957",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8365-vdec.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/mediatek,mt8365-clk.h>\n#include <linux/clk-provider.h>\n#include <linux/platform_device.h>\n\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n\nstatic const struct mtk_gate_regs vdec0_cg_regs = {\n\t.set_ofs = 0x0,\n\t.clr_ofs = 0x4,\n\t.sta_ofs = 0x0,\n};\n\nstatic const struct mtk_gate_regs vdec1_cg_regs = {\n\t.set_ofs = 0x8,\n\t.clr_ofs = 0xc,\n\t.sta_ofs = 0x8,\n};\n\n#define GATE_VDEC0(_id, _name, _parent, _shift) \\\n\t\tGATE_MTK(_id, _name, _parent, &vdec0_cg_regs, _shift, \\\n\t\t\t &mtk_clk_gate_ops_setclr_inv)\n\n#define GATE_VDEC1(_id, _name, _parent, _shift) \\\n\t\tGATE_MTK(_id, _name, _parent, &vdec1_cg_regs, _shift, \\\n\t\t\t &mtk_clk_gate_ops_setclr_inv)\n\nstatic const struct mtk_gate vdec_clks[] = {\n\t \n\tGATE_VDEC0(CLK_VDEC_VDEC, \"vdec_fvdec_ck\", \"mm_sel\", 0),\n\t \n\tGATE_VDEC1(CLK_VDEC_LARB1, \"vdec_flarb1_ck\", \"mm_sel\", 0),\n};\n\nstatic const struct mtk_clk_desc vdec_desc = {\n\t.clks = vdec_clks,\n\t.num_clks = ARRAY_SIZE(vdec_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt8365_vdec[] = {\n\t{\n\t\t.compatible = \"mediatek,mt8365-vdecsys\",\n\t\t.data = &vdec_desc,\n\t}, {\n\t\t \n\t}\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8365_vdec);\n\nstatic struct platform_driver clk_mt8365_vdec_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8365-vdec\",\n\t\t.of_match_table = of_match_clk_mt8365_vdec,\n\t},\n};\nmodule_platform_driver(clk_mt8365_vdec_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}