ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** /**
  61:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f1xx_hal_msp.c ****   */
  63:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f1xx_hal_msp.c **** 
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 70 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s 			page 3


  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 70 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU8
  54              		.loc 1 71 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 71 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 71 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  76:Core/Src/stm32f1xx_hal_msp.c ****   */
  77:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 77 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 77 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 77 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 77 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 77 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 77 3 view .LVU18
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 82 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
  90              	.L3:
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s 			page 4


  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_RTC_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_RTC_MspInit:
 104              	.LVL3:
 105              	.LFB66:
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c **** /**
  85:Core/Src/stm32f1xx_hal_msp.c **** * @brief RTC MSP Initialization
  86:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32f1xx_hal_msp.c **** * @param hrtc: RTC handle pointer
  88:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32f1xx_hal_msp.c **** */
  90:Core/Src/stm32f1xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
  91:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 91 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 8
 109              		@ frame_needed = 0, uses_anonymous_args = 0
  92:Core/Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 110              		.loc 1 92 3 view .LVU21
 111              		.loc 1 92 10 is_stmt 0 view .LVU22
 112 0000 0268     		ldr	r2, [r0]
 113              		.loc 1 92 5 view .LVU23
 114 0002 104B     		ldr	r3, .L12
 115 0004 9A42     		cmp	r2, r3
 116 0006 00D0     		beq	.L11
 117 0008 7047     		bx	lr
 118              	.L11:
  91:Core/Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 119              		.loc 1 91 1 view .LVU24
 120 000a 00B5     		push	{lr}
 121              	.LCFI2:
 122              		.cfi_def_cfa_offset 4
 123              		.cfi_offset 14, -4
 124 000c 83B0     		sub	sp, sp, #12
 125              	.LCFI3:
 126              		.cfi_def_cfa_offset 16
  93:Core/Src/stm32f1xx_hal_msp.c ****   {
  94:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
  95:Core/Src/stm32f1xx_hal_msp.c **** 
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c ****     HAL_PWR_EnableBkUpAccess();
 127              		.loc 1 97 5 is_stmt 1 view .LVU25
 128 000e FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 129              	.LVL4:
  98:Core/Src/stm32f1xx_hal_msp.c ****     /* Enable BKP CLK enable for backup registers */
  99:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_BKP_CLK_ENABLE();
 130              		.loc 1 99 5 view .LVU26
 131              	.LBB5:
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s 			page 5


 132              		.loc 1 99 5 view .LVU27
 133              		.loc 1 99 5 view .LVU28
 134 0012 0D4B     		ldr	r3, .L12+4
 135 0014 DA69     		ldr	r2, [r3, #28]
 136 0016 42F00062 		orr	r2, r2, #134217728
 137 001a DA61     		str	r2, [r3, #28]
 138              		.loc 1 99 5 view .LVU29
 139 001c DB69     		ldr	r3, [r3, #28]
 140 001e 03F00063 		and	r3, r3, #134217728
 141 0022 0193     		str	r3, [sp, #4]
 142              		.loc 1 99 5 view .LVU30
 143 0024 019B     		ldr	r3, [sp, #4]
 144              	.LBE5:
 145              		.loc 1 99 5 view .LVU31
 100:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 101:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 146              		.loc 1 101 5 view .LVU32
 147 0026 094B     		ldr	r3, .L12+8
 148 0028 0122     		movs	r2, #1
 149 002a C3F83C24 		str	r2, [r3, #1084]
 102:Core/Src/stm32f1xx_hal_msp.c ****     /* RTC interrupt Init */
 103:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 2, 0);
 150              		.loc 1 103 5 view .LVU33
 151 002e 0022     		movs	r2, #0
 152 0030 0221     		movs	r1, #2
 153 0032 2920     		movs	r0, #41
 154 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 155              	.LVL5:
 104:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 156              		.loc 1 104 5 view .LVU34
 157 0038 2920     		movs	r0, #41
 158 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 159              	.LVL6:
 105:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 106:Core/Src/stm32f1xx_hal_msp.c **** 
 107:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 108:Core/Src/stm32f1xx_hal_msp.c ****   }
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 110:Core/Src/stm32f1xx_hal_msp.c **** }
 160              		.loc 1 110 1 is_stmt 0 view .LVU35
 161 003e 03B0     		add	sp, sp, #12
 162              	.LCFI4:
 163              		.cfi_def_cfa_offset 4
 164              		@ sp needed
 165 0040 5DF804FB 		ldr	pc, [sp], #4
 166              	.L13:
 167              		.align	2
 168              	.L12:
 169 0044 00280040 		.word	1073752064
 170 0048 00100240 		.word	1073876992
 171 004c 00004242 		.word	1111621632
 172              		.cfi_endproc
 173              	.LFE66:
 175              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 176              		.align	1
 177              		.global	HAL_RTC_MspDeInit
 178              		.syntax unified
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s 			page 6


 179              		.thumb
 180              		.thumb_func
 182              	HAL_RTC_MspDeInit:
 183              	.LVL7:
 184              	.LFB67:
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 112:Core/Src/stm32f1xx_hal_msp.c **** /**
 113:Core/Src/stm32f1xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 114:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 115:Core/Src/stm32f1xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 116:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 117:Core/Src/stm32f1xx_hal_msp.c **** */
 118:Core/Src/stm32f1xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 119:Core/Src/stm32f1xx_hal_msp.c **** {
 185              		.loc 1 119 1 is_stmt 1 view -0
 186              		.cfi_startproc
 187              		@ args = 0, pretend = 0, frame = 0
 188              		@ frame_needed = 0, uses_anonymous_args = 0
 189              		.loc 1 119 1 is_stmt 0 view .LVU37
 190 0000 08B5     		push	{r3, lr}
 191              	.LCFI5:
 192              		.cfi_def_cfa_offset 8
 193              		.cfi_offset 3, -8
 194              		.cfi_offset 14, -4
 120:Core/Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 195              		.loc 1 120 3 is_stmt 1 view .LVU38
 196              		.loc 1 120 10 is_stmt 0 view .LVU39
 197 0002 0268     		ldr	r2, [r0]
 198              		.loc 1 120 5 view .LVU40
 199 0004 054B     		ldr	r3, .L18
 200 0006 9A42     		cmp	r2, r3
 201 0008 00D0     		beq	.L17
 202              	.LVL8:
 203              	.L14:
 121:Core/Src/stm32f1xx_hal_msp.c ****   {
 122:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 123:Core/Src/stm32f1xx_hal_msp.c **** 
 124:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 125:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 126:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 128:Core/Src/stm32f1xx_hal_msp.c ****     /* RTC interrupt DeInit */
 129:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(RTC_Alarm_IRQn);
 130:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 131:Core/Src/stm32f1xx_hal_msp.c **** 
 132:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 133:Core/Src/stm32f1xx_hal_msp.c ****   }
 134:Core/Src/stm32f1xx_hal_msp.c **** 
 135:Core/Src/stm32f1xx_hal_msp.c **** }
 204              		.loc 1 135 1 view .LVU41
 205 000a 08BD     		pop	{r3, pc}
 206              	.LVL9:
 207              	.L17:
 126:Core/Src/stm32f1xx_hal_msp.c **** 
 208              		.loc 1 126 5 is_stmt 1 view .LVU42
 209 000c 044B     		ldr	r3, .L18+4
 210 000e 0022     		movs	r2, #0
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s 			page 7


 211 0010 C3F83C24 		str	r2, [r3, #1084]
 129:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 212              		.loc 1 129 5 view .LVU43
 213 0014 2920     		movs	r0, #41
 214              	.LVL10:
 129:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 215              		.loc 1 129 5 is_stmt 0 view .LVU44
 216 0016 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 217              	.LVL11:
 218              		.loc 1 135 1 view .LVU45
 219 001a F6E7     		b	.L14
 220              	.L19:
 221              		.align	2
 222              	.L18:
 223 001c 00280040 		.word	1073752064
 224 0020 00004242 		.word	1111621632
 225              		.cfi_endproc
 226              	.LFE67:
 228              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 229              		.align	1
 230              		.global	HAL_UART_MspInit
 231              		.syntax unified
 232              		.thumb
 233              		.thumb_func
 235              	HAL_UART_MspInit:
 236              	.LVL12:
 237              	.LFB68:
 136:Core/Src/stm32f1xx_hal_msp.c **** 
 137:Core/Src/stm32f1xx_hal_msp.c **** /**
 138:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 139:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 140:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 141:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 142:Core/Src/stm32f1xx_hal_msp.c **** */
 143:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 144:Core/Src/stm32f1xx_hal_msp.c **** {
 238              		.loc 1 144 1 is_stmt 1 view -0
 239              		.cfi_startproc
 240              		@ args = 0, pretend = 0, frame = 32
 241              		@ frame_needed = 0, uses_anonymous_args = 0
 242              		.loc 1 144 1 is_stmt 0 view .LVU47
 243 0000 30B5     		push	{r4, r5, lr}
 244              	.LCFI6:
 245              		.cfi_def_cfa_offset 12
 246              		.cfi_offset 4, -12
 247              		.cfi_offset 5, -8
 248              		.cfi_offset 14, -4
 249 0002 89B0     		sub	sp, sp, #36
 250              	.LCFI7:
 251              		.cfi_def_cfa_offset 48
 145:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 252              		.loc 1 145 3 is_stmt 1 view .LVU48
 253              		.loc 1 145 20 is_stmt 0 view .LVU49
 254 0004 0023     		movs	r3, #0
 255 0006 0493     		str	r3, [sp, #16]
 256 0008 0593     		str	r3, [sp, #20]
 257 000a 0693     		str	r3, [sp, #24]
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s 			page 8


 258 000c 0793     		str	r3, [sp, #28]
 146:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 259              		.loc 1 146 3 is_stmt 1 view .LVU50
 260              		.loc 1 146 11 is_stmt 0 view .LVU51
 261 000e 0368     		ldr	r3, [r0]
 262              		.loc 1 146 5 view .LVU52
 263 0010 334A     		ldr	r2, .L26
 264 0012 9342     		cmp	r3, r2
 265 0014 04D0     		beq	.L24
 147:Core/Src/stm32f1xx_hal_msp.c ****   {
 148:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 149:Core/Src/stm32f1xx_hal_msp.c **** 
 150:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 151:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 152:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 153:Core/Src/stm32f1xx_hal_msp.c **** 
 154:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 155:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 156:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> USART1_TX
 157:Core/Src/stm32f1xx_hal_msp.c ****     PB7     ------> USART1_RX
 158:Core/Src/stm32f1xx_hal_msp.c ****     */
 159:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 160:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 161:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 162:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 163:Core/Src/stm32f1xx_hal_msp.c **** 
 164:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 165:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 166:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 167:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 168:Core/Src/stm32f1xx_hal_msp.c **** 
 169:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_AFIO_REMAP_USART1_ENABLE();
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 171:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 172:Core/Src/stm32f1xx_hal_msp.c **** 
 173:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 174:Core/Src/stm32f1xx_hal_msp.c ****   }
 175:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART2)
 266              		.loc 1 175 8 is_stmt 1 view .LVU53
 267              		.loc 1 175 10 is_stmt 0 view .LVU54
 268 0016 334A     		ldr	r2, .L26+4
 269 0018 9342     		cmp	r3, r2
 270 001a 30D0     		beq	.L25
 271              	.LVL13:
 272              	.L20:
 176:Core/Src/stm32f1xx_hal_msp.c ****   {
 177:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 178:Core/Src/stm32f1xx_hal_msp.c **** 
 179:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 180:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 181:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 182:Core/Src/stm32f1xx_hal_msp.c **** 
 183:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 184:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 185:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 186:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 187:Core/Src/stm32f1xx_hal_msp.c ****     */
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s 			page 9


 188:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 189:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 190:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 191:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 192:Core/Src/stm32f1xx_hal_msp.c **** 
 193:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 194:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 195:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 196:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 197:Core/Src/stm32f1xx_hal_msp.c **** 
 198:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 interrupt Init */
 199:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 200:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 201:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 202:Core/Src/stm32f1xx_hal_msp.c **** 
 203:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 204:Core/Src/stm32f1xx_hal_msp.c ****   }
 205:Core/Src/stm32f1xx_hal_msp.c **** 
 206:Core/Src/stm32f1xx_hal_msp.c **** }
 273              		.loc 1 206 1 view .LVU55
 274 001c 09B0     		add	sp, sp, #36
 275              	.LCFI8:
 276              		.cfi_remember_state
 277              		.cfi_def_cfa_offset 12
 278              		@ sp needed
 279 001e 30BD     		pop	{r4, r5, pc}
 280              	.LVL14:
 281              	.L24:
 282              	.LCFI9:
 283              		.cfi_restore_state
 152:Core/Src/stm32f1xx_hal_msp.c **** 
 284              		.loc 1 152 5 is_stmt 1 view .LVU56
 285              	.LBB6:
 152:Core/Src/stm32f1xx_hal_msp.c **** 
 286              		.loc 1 152 5 view .LVU57
 152:Core/Src/stm32f1xx_hal_msp.c **** 
 287              		.loc 1 152 5 view .LVU58
 288 0020 314B     		ldr	r3, .L26+8
 289 0022 9A69     		ldr	r2, [r3, #24]
 290 0024 42F48042 		orr	r2, r2, #16384
 291 0028 9A61     		str	r2, [r3, #24]
 152:Core/Src/stm32f1xx_hal_msp.c **** 
 292              		.loc 1 152 5 view .LVU59
 293 002a 9A69     		ldr	r2, [r3, #24]
 294 002c 02F48042 		and	r2, r2, #16384
 295 0030 0092     		str	r2, [sp]
 152:Core/Src/stm32f1xx_hal_msp.c **** 
 296              		.loc 1 152 5 view .LVU60
 297 0032 009A     		ldr	r2, [sp]
 298              	.LBE6:
 152:Core/Src/stm32f1xx_hal_msp.c **** 
 299              		.loc 1 152 5 view .LVU61
 154:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 300              		.loc 1 154 5 view .LVU62
 301              	.LBB7:
 154:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 302              		.loc 1 154 5 view .LVU63
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s 			page 10


 154:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 303              		.loc 1 154 5 view .LVU64
 304 0034 9A69     		ldr	r2, [r3, #24]
 305 0036 42F00802 		orr	r2, r2, #8
 306 003a 9A61     		str	r2, [r3, #24]
 154:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 307              		.loc 1 154 5 view .LVU65
 308 003c 9B69     		ldr	r3, [r3, #24]
 309 003e 03F00803 		and	r3, r3, #8
 310 0042 0193     		str	r3, [sp, #4]
 154:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 311              		.loc 1 154 5 view .LVU66
 312 0044 019B     		ldr	r3, [sp, #4]
 313              	.LBE7:
 154:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 314              		.loc 1 154 5 view .LVU67
 159:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 315              		.loc 1 159 5 view .LVU68
 159:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 316              		.loc 1 159 25 is_stmt 0 view .LVU69
 317 0046 4023     		movs	r3, #64
 318 0048 0493     		str	r3, [sp, #16]
 160:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 319              		.loc 1 160 5 is_stmt 1 view .LVU70
 160:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 320              		.loc 1 160 26 is_stmt 0 view .LVU71
 321 004a 0223     		movs	r3, #2
 322 004c 0593     		str	r3, [sp, #20]
 161:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 323              		.loc 1 161 5 is_stmt 1 view .LVU72
 161:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 324              		.loc 1 161 27 is_stmt 0 view .LVU73
 325 004e 0323     		movs	r3, #3
 326 0050 0793     		str	r3, [sp, #28]
 162:Core/Src/stm32f1xx_hal_msp.c **** 
 327              		.loc 1 162 5 is_stmt 1 view .LVU74
 328 0052 264C     		ldr	r4, .L26+12
 329 0054 04A9     		add	r1, sp, #16
 330 0056 2046     		mov	r0, r4
 331              	.LVL15:
 162:Core/Src/stm32f1xx_hal_msp.c **** 
 332              		.loc 1 162 5 is_stmt 0 view .LVU75
 333 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 334              	.LVL16:
 164:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 335              		.loc 1 164 5 is_stmt 1 view .LVU76
 164:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 336              		.loc 1 164 25 is_stmt 0 view .LVU77
 337 005c 8023     		movs	r3, #128
 338 005e 0493     		str	r3, [sp, #16]
 165:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 339              		.loc 1 165 5 is_stmt 1 view .LVU78
 165:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 340              		.loc 1 165 26 is_stmt 0 view .LVU79
 341 0060 0023     		movs	r3, #0
 342 0062 0593     		str	r3, [sp, #20]
 166:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s 			page 11


 343              		.loc 1 166 5 is_stmt 1 view .LVU80
 166:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 344              		.loc 1 166 26 is_stmt 0 view .LVU81
 345 0064 0693     		str	r3, [sp, #24]
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 346              		.loc 1 167 5 is_stmt 1 view .LVU82
 347 0066 04A9     		add	r1, sp, #16
 348 0068 2046     		mov	r0, r4
 349 006a FFF7FEFF 		bl	HAL_GPIO_Init
 350              	.LVL17:
 169:Core/Src/stm32f1xx_hal_msp.c **** 
 351              		.loc 1 169 5 view .LVU83
 352              	.LBB8:
 169:Core/Src/stm32f1xx_hal_msp.c **** 
 353              		.loc 1 169 5 view .LVU84
 354 006e 204A     		ldr	r2, .L26+16
 355 0070 5368     		ldr	r3, [r2, #4]
 356              	.LVL18:
 169:Core/Src/stm32f1xx_hal_msp.c **** 
 357              		.loc 1 169 5 view .LVU85
 169:Core/Src/stm32f1xx_hal_msp.c **** 
 358              		.loc 1 169 5 view .LVU86
 359 0072 43F0E063 		orr	r3, r3, #117440512
 360              	.LVL19:
 169:Core/Src/stm32f1xx_hal_msp.c **** 
 361              		.loc 1 169 5 is_stmt 0 view .LVU87
 362 0076 43F00403 		orr	r3, r3, #4
 363              	.LVL20:
 169:Core/Src/stm32f1xx_hal_msp.c **** 
 364              		.loc 1 169 5 is_stmt 1 view .LVU88
 365 007a 5360     		str	r3, [r2, #4]
 366              	.LBE8:
 169:Core/Src/stm32f1xx_hal_msp.c **** 
 367              		.loc 1 169 5 view .LVU89
 368 007c CEE7     		b	.L20
 369              	.LVL21:
 370              	.L25:
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 371              		.loc 1 181 5 view .LVU90
 372              	.LBB9:
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 373              		.loc 1 181 5 view .LVU91
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 374              		.loc 1 181 5 view .LVU92
 375 007e 1A4B     		ldr	r3, .L26+8
 376 0080 DA69     		ldr	r2, [r3, #28]
 377 0082 42F40032 		orr	r2, r2, #131072
 378 0086 DA61     		str	r2, [r3, #28]
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 379              		.loc 1 181 5 view .LVU93
 380 0088 DA69     		ldr	r2, [r3, #28]
 381 008a 02F40032 		and	r2, r2, #131072
 382 008e 0292     		str	r2, [sp, #8]
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 383              		.loc 1 181 5 view .LVU94
 384 0090 029A     		ldr	r2, [sp, #8]
 385              	.LBE9:
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s 			page 12


 181:Core/Src/stm32f1xx_hal_msp.c **** 
 386              		.loc 1 181 5 view .LVU95
 183:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 387              		.loc 1 183 5 view .LVU96
 388              	.LBB10:
 183:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 389              		.loc 1 183 5 view .LVU97
 183:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 390              		.loc 1 183 5 view .LVU98
 391 0092 9A69     		ldr	r2, [r3, #24]
 392 0094 42F00402 		orr	r2, r2, #4
 393 0098 9A61     		str	r2, [r3, #24]
 183:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 394              		.loc 1 183 5 view .LVU99
 395 009a 9B69     		ldr	r3, [r3, #24]
 396 009c 03F00403 		and	r3, r3, #4
 397 00a0 0393     		str	r3, [sp, #12]
 183:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 398              		.loc 1 183 5 view .LVU100
 399 00a2 039B     		ldr	r3, [sp, #12]
 400              	.LBE10:
 183:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 401              		.loc 1 183 5 view .LVU101
 188:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 402              		.loc 1 188 5 view .LVU102
 188:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 403              		.loc 1 188 25 is_stmt 0 view .LVU103
 404 00a4 0423     		movs	r3, #4
 405 00a6 0493     		str	r3, [sp, #16]
 189:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 406              		.loc 1 189 5 is_stmt 1 view .LVU104
 189:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 407              		.loc 1 189 26 is_stmt 0 view .LVU105
 408 00a8 0223     		movs	r3, #2
 409 00aa 0593     		str	r3, [sp, #20]
 190:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 410              		.loc 1 190 5 is_stmt 1 view .LVU106
 190:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 411              		.loc 1 190 27 is_stmt 0 view .LVU107
 412 00ac 0323     		movs	r3, #3
 413 00ae 0793     		str	r3, [sp, #28]
 191:Core/Src/stm32f1xx_hal_msp.c **** 
 414              		.loc 1 191 5 is_stmt 1 view .LVU108
 415 00b0 104D     		ldr	r5, .L26+20
 416 00b2 04A9     		add	r1, sp, #16
 417 00b4 2846     		mov	r0, r5
 418              	.LVL22:
 191:Core/Src/stm32f1xx_hal_msp.c **** 
 419              		.loc 1 191 5 is_stmt 0 view .LVU109
 420 00b6 FFF7FEFF 		bl	HAL_GPIO_Init
 421              	.LVL23:
 193:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 422              		.loc 1 193 5 is_stmt 1 view .LVU110
 193:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 423              		.loc 1 193 25 is_stmt 0 view .LVU111
 424 00ba 0823     		movs	r3, #8
 425 00bc 0493     		str	r3, [sp, #16]
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s 			page 13


 194:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 426              		.loc 1 194 5 is_stmt 1 view .LVU112
 194:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 427              		.loc 1 194 26 is_stmt 0 view .LVU113
 428 00be 0024     		movs	r4, #0
 429 00c0 0594     		str	r4, [sp, #20]
 195:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 430              		.loc 1 195 5 is_stmt 1 view .LVU114
 195:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 431              		.loc 1 195 26 is_stmt 0 view .LVU115
 432 00c2 0694     		str	r4, [sp, #24]
 196:Core/Src/stm32f1xx_hal_msp.c **** 
 433              		.loc 1 196 5 is_stmt 1 view .LVU116
 434 00c4 04A9     		add	r1, sp, #16
 435 00c6 2846     		mov	r0, r5
 436 00c8 FFF7FEFF 		bl	HAL_GPIO_Init
 437              	.LVL24:
 199:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 438              		.loc 1 199 5 view .LVU117
 439 00cc 2246     		mov	r2, r4
 440 00ce 2146     		mov	r1, r4
 441 00d0 2620     		movs	r0, #38
 442 00d2 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 443              	.LVL25:
 200:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 444              		.loc 1 200 5 view .LVU118
 445 00d6 2620     		movs	r0, #38
 446 00d8 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 447              	.LVL26:
 448              		.loc 1 206 1 is_stmt 0 view .LVU119
 449 00dc 9EE7     		b	.L20
 450              	.L27:
 451 00de 00BF     		.align	2
 452              	.L26:
 453 00e0 00380140 		.word	1073821696
 454 00e4 00440040 		.word	1073759232
 455 00e8 00100240 		.word	1073876992
 456 00ec 000C0140 		.word	1073810432
 457 00f0 00000140 		.word	1073807360
 458 00f4 00080140 		.word	1073809408
 459              		.cfi_endproc
 460              	.LFE68:
 462              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 463              		.align	1
 464              		.global	HAL_UART_MspDeInit
 465              		.syntax unified
 466              		.thumb
 467              		.thumb_func
 469              	HAL_UART_MspDeInit:
 470              	.LVL27:
 471              	.LFB69:
 207:Core/Src/stm32f1xx_hal_msp.c **** 
 208:Core/Src/stm32f1xx_hal_msp.c **** /**
 209:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 210:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 211:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 212:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s 			page 14


 213:Core/Src/stm32f1xx_hal_msp.c **** */
 214:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 215:Core/Src/stm32f1xx_hal_msp.c **** {
 472              		.loc 1 215 1 is_stmt 1 view -0
 473              		.cfi_startproc
 474              		@ args = 0, pretend = 0, frame = 0
 475              		@ frame_needed = 0, uses_anonymous_args = 0
 476              		.loc 1 215 1 is_stmt 0 view .LVU121
 477 0000 08B5     		push	{r3, lr}
 478              	.LCFI10:
 479              		.cfi_def_cfa_offset 8
 480              		.cfi_offset 3, -8
 481              		.cfi_offset 14, -4
 216:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 482              		.loc 1 216 3 is_stmt 1 view .LVU122
 483              		.loc 1 216 11 is_stmt 0 view .LVU123
 484 0002 0368     		ldr	r3, [r0]
 485              		.loc 1 216 5 view .LVU124
 486 0004 0F4A     		ldr	r2, .L34
 487 0006 9342     		cmp	r3, r2
 488 0008 03D0     		beq	.L32
 217:Core/Src/stm32f1xx_hal_msp.c ****   {
 218:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 219:Core/Src/stm32f1xx_hal_msp.c **** 
 220:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 221:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 222:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 223:Core/Src/stm32f1xx_hal_msp.c **** 
 224:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 225:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> USART1_TX
 226:Core/Src/stm32f1xx_hal_msp.c ****     PB7     ------> USART1_RX
 227:Core/Src/stm32f1xx_hal_msp.c ****     */
 228:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 229:Core/Src/stm32f1xx_hal_msp.c **** 
 230:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 231:Core/Src/stm32f1xx_hal_msp.c **** 
 232:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 233:Core/Src/stm32f1xx_hal_msp.c ****   }
 234:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART2)
 489              		.loc 1 234 8 is_stmt 1 view .LVU125
 490              		.loc 1 234 10 is_stmt 0 view .LVU126
 491 000a 0F4A     		ldr	r2, .L34+4
 492 000c 9342     		cmp	r3, r2
 493 000e 0BD0     		beq	.L33
 494              	.LVL28:
 495              	.L28:
 235:Core/Src/stm32f1xx_hal_msp.c ****   {
 236:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 237:Core/Src/stm32f1xx_hal_msp.c **** 
 238:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 239:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 240:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 241:Core/Src/stm32f1xx_hal_msp.c **** 
 242:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 243:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 244:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 245:Core/Src/stm32f1xx_hal_msp.c ****     */
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s 			page 15


 246:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 247:Core/Src/stm32f1xx_hal_msp.c **** 
 248:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 249:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 250:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 251:Core/Src/stm32f1xx_hal_msp.c **** 
 252:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 253:Core/Src/stm32f1xx_hal_msp.c ****   }
 254:Core/Src/stm32f1xx_hal_msp.c **** 
 255:Core/Src/stm32f1xx_hal_msp.c **** }
 496              		.loc 1 255 1 view .LVU127
 497 0010 08BD     		pop	{r3, pc}
 498              	.LVL29:
 499              	.L32:
 222:Core/Src/stm32f1xx_hal_msp.c **** 
 500              		.loc 1 222 5 is_stmt 1 view .LVU128
 501 0012 02F55842 		add	r2, r2, #55296
 502 0016 9369     		ldr	r3, [r2, #24]
 503 0018 23F48043 		bic	r3, r3, #16384
 504 001c 9361     		str	r3, [r2, #24]
 228:Core/Src/stm32f1xx_hal_msp.c **** 
 505              		.loc 1 228 5 view .LVU129
 506 001e C021     		movs	r1, #192
 507 0020 0A48     		ldr	r0, .L34+8
 508              	.LVL30:
 228:Core/Src/stm32f1xx_hal_msp.c **** 
 509              		.loc 1 228 5 is_stmt 0 view .LVU130
 510 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 511              	.LVL31:
 512 0026 F3E7     		b	.L28
 513              	.LVL32:
 514              	.L33:
 240:Core/Src/stm32f1xx_hal_msp.c **** 
 515              		.loc 1 240 5 is_stmt 1 view .LVU131
 516 0028 02F5E632 		add	r2, r2, #117760
 517 002c D369     		ldr	r3, [r2, #28]
 518 002e 23F40033 		bic	r3, r3, #131072
 519 0032 D361     		str	r3, [r2, #28]
 246:Core/Src/stm32f1xx_hal_msp.c **** 
 520              		.loc 1 246 5 view .LVU132
 521 0034 0C21     		movs	r1, #12
 522 0036 0648     		ldr	r0, .L34+12
 523              	.LVL33:
 246:Core/Src/stm32f1xx_hal_msp.c **** 
 524              		.loc 1 246 5 is_stmt 0 view .LVU133
 525 0038 FFF7FEFF 		bl	HAL_GPIO_DeInit
 526              	.LVL34:
 249:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 527              		.loc 1 249 5 is_stmt 1 view .LVU134
 528 003c 2620     		movs	r0, #38
 529 003e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 530              	.LVL35:
 531              		.loc 1 255 1 is_stmt 0 view .LVU135
 532 0042 E5E7     		b	.L28
 533              	.L35:
 534              		.align	2
 535              	.L34:
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s 			page 16


 536 0044 00380140 		.word	1073821696
 537 0048 00440040 		.word	1073759232
 538 004c 000C0140 		.word	1073810432
 539 0050 00080140 		.word	1073809408
 540              		.cfi_endproc
 541              	.LFE69:
 543              		.text
 544              	.Letext0:
 545              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 546              		.file 3 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/ma
 547              		.file 4 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/sy
 548              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 549              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 550              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 551              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 552              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rtc.h"
 553              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 554              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 555              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h"
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s:19     .text.HAL_MspInit:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s:91     .text.HAL_MspInit:0000003c $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s:97     .text.HAL_RTC_MspInit:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s:103    .text.HAL_RTC_MspInit:00000000 HAL_RTC_MspInit
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s:169    .text.HAL_RTC_MspInit:00000044 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s:176    .text.HAL_RTC_MspDeInit:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s:182    .text.HAL_RTC_MspDeInit:00000000 HAL_RTC_MspDeInit
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s:223    .text.HAL_RTC_MspDeInit:0000001c $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s:229    .text.HAL_UART_MspInit:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s:235    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s:453    .text.HAL_UART_MspInit:000000e0 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s:463    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s:469    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccoY5uQz.s:536    .text.HAL_UART_MspDeInit:00000044 $d

UNDEFINED SYMBOLS
HAL_PWR_EnableBkUpAccess
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
HAL_GPIO_Init
HAL_GPIO_DeInit
