// Seed: 3939463339
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_18;
endmodule
module module_1 (
    input wor id_0
    , id_8,
    input tri1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri id_5,
    output logic id_6
);
  parameter  integer  id_9  =  1  ,  id_10  =  1  ,  id_11  =  -1 'd0 ,  id_12  =  id_3  ,  id_13  =  id_3  ,  id_14  =  1  ,  id_15  =  id_4  ,  id_16  =  id_12  &  1  ,  id_17  =  1  ,  id_18  =  id_11  ,  id_19  =  -1 'b0 ,  id_20  =  -1 'b0 ;
  wire id_21;
  reg [1 : ~  -1 'b0] id_22;
  wire id_23;
  parameter id_24 = {-1 ^ id_9{""}} | -1;
  always @(id_23 && id_19 or posedge id_2)
  fork
    id_6 <= -1'b0;
    id_6 = (-1);
    id_22 <= -1'h0 - -1;
  join_any
  initial assume (-1);
  module_0 modCall_1 (
      id_14,
      id_18,
      id_13,
      id_13,
      id_16,
      id_16,
      id_18,
      id_23,
      id_8,
      id_9,
      id_18,
      id_9,
      id_21,
      id_19,
      id_9,
      id_18,
      id_18
  );
  parameter id_25 = (-1);
endmodule
