module latch_with_enable #(parameter size = 32) (
    input wire d,      // Data input
    input wire en,     // Enable signal
    output reg q       // Output
);
    always @(*) begin
        if (en) begin
            q <= d;    // Update output when enable is high
        end
		  else begin
				q <=q;
		  end
        // If enable is low, output retains its previous state
    end
endmodule