/* This is a code snippet in VERILOG */
module adder (input signed [3:0] a, b, output signed [3:0] result);
    reg signed [4:0] temp;
    assign result[3:0] = a[3:0] + b[3:0];
    always @ (posedge clk) begin
        temp = a[4:0] + b[4:0] + 1'b1;
        result[4] = temp[4] ^ temp[3];
    end
    assign result[4] = a[4] ^ b[4];
endmodule