---
layout: page
---
# Lab notes

- Aug 29, 2022 : [Quartus Setup]({{site.baseurl}}/lab_pdfs/ECE275_Lab1_Quartus_Setup.pdf)
- Sep 12, 2022 : [Verilog and Multiplexers]({{site.baseurl}}/lab_pdfs/ECE275_Lab2_Multiplexers_Verilog_and_Schematics.pdf)
- Sep 19, 2022 : [Verilog Modules]({{site.baseurl}}/lab_pdfs/ECE275_Lab3_Verilog_Modules.pdf)
- Sep 26, 2022 : [Ripple Adder]({{site.baseurl}}/lab_pdfs/ECE275_Lab4.pdf)
- Oct 03, 2022 : [Logic Synthesis and Always Blocks]({{site.baseurl}}/lab_pdfs/ECE275_Lab5.pdf)
- Oct 24, 2022 : [Procedural Verilog and Binary to BCD]({{site.baseurl}}/lab_pdfs/ECE275_Lab6.pdf)
- Oct 31, 2022  : [Verilog Code Quality]({{site.baseurl}}/lab_pdfs/ECE275_Lab7.pdf)
- Nov 15, 2022 : [HDL Simulation]({{site.baseurl}}/lab_pdfs/ECE275_Lab8.pdf)
- Nov 18, 2022 : [Pong project Kickoff]({{site.baseurl}}/lab_pdfs/kickoff.pdf)

# Lab supporting documents

- Pin Assignments : [DE0_TOP.qsf]({{site.baseurl}}/lab_pdfs/DE0_TOP.qsf)
- Top level file with all pins: [DE0_TOP.v]({{site.baseurl}}/lab_pdfs/DE0_TOP.v)
- DE0 FPGA Manual : [DEO User Manual](https://intel.com/content/dam/altera-www/global/en_US/portal/dsn/42/doc-us-dsnbk-42-5804152209-de0-user-manual.pdf)

# Prelabs

- Prelab for Lab 5 : [Lab 5 Prelab]({{site.baseurl}}/lab_pdfs/ECE275_Lab5_Prelab.pdf)

# Additional Resources

- Intel/Altera Document on Synthesis of Math Functions : [Advanced Synthesis Cookbook](https://intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/stx_cookbook.pdf)
- [Accompanying Cookbook code](https://github.com/thomasrussellmurphy/stx_cookbook)

# VGA Driver Files

- VGA Video Tutorial (Must be logged in to you Umaine account to view) : [Video Tutorial](https://drive.google.com/file/d/1KwSqLo8CvzKBAjxMmDpdbc_UMAonZH9S/view?usp=sharing)
	- There is a mistake in the video when instantiating the make box module, it should be make_box make_first_player_paddle( and not module make_first_player make_box(
- Example simple top level : [VGA_top.v]({{site.baseurl}}/lab_pdfs/final_project_vga_files/VGA_top.v)
- DE0 VGA Driver Module : [DE0_VGA.v]({{site.baseurl}}/lab_pdfs/final_project_vga_files/DE0_VGA.v)
- PLL (Phase Locked Loop) Verilog File : [PLL_PIXEL_CLK.v]({{site.baseurl}}/lab_pdfs/final_project_vga_files/PLL_PIXEL_CLK.v)
- QSF File : [VGA_top.qsf]({{site.baseurl}}/lab_pdfs/final_project_vga_files/VGA_top.qsf)

# Testbenches

- Tutorial video on testbenches (Must be logged in to you Umaine account to view) : [Testbenches Tutorial](https://drive.google.com/file/d/1_xbmeY4J0596vx63K-ubjDB998AcH6LX/view?usp=sharing)

