// Seed: 4031228734
module module_0;
  assign id_1 = id_1;
  supply0 id_2;
  wire id_3;
  always id_1 = 1'd0;
  wire id_4;
  always id_2 = 1;
  always begin : LABEL_0
    id_1 = 1;
  end
  always begin : LABEL_0
    `define pp_5 0
  end
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  id_2 :
  assert property (@(&id_1 << id_1 & id_2) 1)
    if (1 - 1) $display;
    else assert (1'b0) $display;
  wire id_3;
  module_0 modCall_1 ();
  id_4(
      1, 1, id_1
  );
endmodule
