====================================
32-bit Counter testing using ILA,VIO
====================================
..
  Objective
  --------- 
  - Vivado project creation.
  - Creating a verilog file or add verilog files.
  - Test the verilog code with ILA,VIO blocks.

Visit the `Pynq-Z2 website <https://www.tulembedded.com/FPGA/ProductsPYNQ-Z2.html>`_ for more information about User Manual,Master XDC,Schematics.

..
  .. code-block:: verilog

     module and_gate (
       input a,
       input b,
       output y
    );
       assign y = a & b;
    endmodule

  .. figure:: ./images/xilinx_logo.png
   :alt: Centered Image
   :align: center
   :width: 50%

   This is the caption for the image.


.. raw:: html

    <embed>
         <iframe width="640" height="480" src="https://www.youtube.com/embed/aoMdoZwbjI8" frameborder="0" allowfullscreen></iframe>
         </br>
         </br>
    </embed>
refer to Prof. Nitin Chandrachoodan's video for ILA,VIO.
.. We will also be adding the tutorial material that was covered in class.
