# Benchmark "control_merge" written by ABC on Sun Jul 13 14:39:53 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins[29] ins[30] ins[31] ins[32] ins[33] ins[34] \
 ins[35] ins[36] ins[37] ins[38] ins[39] ins[40] ins[41] ins[42] ins[43] \
 ins[44] ins[45] ins[46] ins[47] ins_valid[0] ins_valid[1] outs_ready \
 index_ready
.outputs ins_ready[0] ins_ready[1] outs[0] outs[1] outs[2] outs[3] outs[4] \
 outs[5] outs[6] outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] \
 outs[13] outs[14] outs[15] outs[16] outs[17] outs[18] outs[19] outs[20] \
 outs[21] outs[22] outs[23] outs_valid index index_valid

.latch       n168 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n173 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n178 control.tehb.dataReg  0
.latch       n183 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n97
01 1
.names control.tehb.control.fullReg new_n97 ins_ready[1]
01 1
.names control.tehb.dataReg control.tehb.control.fullReg new_n99
11 1
.names ins_ready[1] new_n99 index
00 0
.names ins[0] index new_n101
10 1
.names ins[24] index new_n102
11 1
.names new_n101 new_n102 outs[0]
00 0
.names ins[1] index new_n104
10 1
.names ins[25] index new_n105
11 1
.names new_n104 new_n105 outs[1]
00 0
.names ins[2] index new_n107
10 1
.names ins[26] index new_n108
11 1
.names new_n107 new_n108 outs[2]
00 0
.names ins[3] index new_n110
10 1
.names ins[27] index new_n111
11 1
.names new_n110 new_n111 outs[3]
00 0
.names ins[4] index new_n113
10 1
.names ins[28] index new_n114
11 1
.names new_n113 new_n114 outs[4]
00 0
.names ins[5] index new_n116
10 1
.names ins[29] index new_n117
11 1
.names new_n116 new_n117 outs[5]
00 0
.names ins[6] index new_n119
10 1
.names ins[30] index new_n120
11 1
.names new_n119 new_n120 outs[6]
00 0
.names ins[7] index new_n122
10 1
.names ins[31] index new_n123
11 1
.names new_n122 new_n123 outs[7]
00 0
.names ins[8] index new_n125
10 1
.names ins[32] index new_n126
11 1
.names new_n125 new_n126 outs[8]
00 0
.names ins[9] index new_n128
10 1
.names ins[33] index new_n129
11 1
.names new_n128 new_n129 outs[9]
00 0
.names ins[10] index new_n131
10 1
.names ins[34] index new_n132
11 1
.names new_n131 new_n132 outs[10]
00 0
.names ins[11] index new_n134
10 1
.names ins[35] index new_n135
11 1
.names new_n134 new_n135 outs[11]
00 0
.names ins[12] index new_n137
10 1
.names ins[36] index new_n138
11 1
.names new_n137 new_n138 outs[12]
00 0
.names ins[13] index new_n140
10 1
.names ins[37] index new_n141
11 1
.names new_n140 new_n141 outs[13]
00 0
.names ins[14] index new_n143
10 1
.names ins[38] index new_n144
11 1
.names new_n143 new_n144 outs[14]
00 0
.names ins[15] index new_n146
10 1
.names ins[39] index new_n147
11 1
.names new_n146 new_n147 outs[15]
00 0
.names ins[40] index new_n149
11 1
.names ins[16] index new_n150
10 1
.names new_n149 new_n150 outs[16]
00 0
.names ins[41] index new_n152
11 1
.names ins[17] index new_n153
10 1
.names new_n152 new_n153 outs[17]
00 0
.names ins[42] index new_n155
11 1
.names ins[18] index new_n156
10 1
.names new_n155 new_n156 outs[18]
00 0
.names ins[43] index new_n158
11 1
.names ins[19] index new_n159
10 1
.names new_n158 new_n159 outs[19]
00 0
.names ins[44] index new_n161
11 1
.names ins[20] index new_n162
10 1
.names new_n161 new_n162 outs[20]
00 0
.names ins[45] index new_n164
11 1
.names ins[21] index new_n165
10 1
.names new_n164 new_n165 outs[21]
00 0
.names ins[46] index new_n167
11 1
.names ins[22] index new_n168_1
10 1
.names new_n167 new_n168_1 outs[22]
00 0
.names ins[47] index new_n170
11 1
.names ins[23] index new_n171
10 1
.names new_n170 new_n171 outs[23]
00 0
.names ins_valid[0] new_n97 new_n173_1
00 1
.names control.tehb.control.fullReg new_n173_1 new_n174
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n174 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n174 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n177
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n178_1
01 1
.names new_n177 new_n178_1 new_n179
00 1
.names rst new_n179 new_n180
00 1
.names new_n174 new_n180 n183
01 1
.names new_n177 n183 n168
01 0
.names new_n178_1 n183 n173
01 0
.names control.tehb.control.fullReg new_n173_1 new_n184
00 1
.names new_n179 new_n184 new_n185
01 1
.names control.tehb.dataReg new_n185 new_n186
10 1
.names new_n97 new_n185 new_n187
11 1
.names new_n186 new_n187 new_n188
00 1
.names rst new_n188 n178
00 1
.end
