// Seed: 258409799
module module_0 (
    input supply0 id_0,
    input wor id_1,
    output wor id_2,
    input tri1 id_3,
    input supply1 id_4
);
  tri0 id_6;
  assign id_6 = id_4;
  supply0 id_7;
  assign id_7 = 1;
  wire id_8;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input wand id_2,
    input tri id_3,
    input supply1 id_4,
    input tri id_5,
    output supply0 id_6,
    input uwire id_7,
    input tri0 id_8,
    output tri0 id_9,
    input supply0 id_10,
    input wor id_11,
    output tri0 id_12,
    input tri id_13,
    output supply1 id_14,
    output tri0 id_15,
    input wor id_16
);
  module_0(
      id_4, id_11, id_6, id_5, id_1
  );
  assign id_12 = 1;
endmodule
