
Command set:

write <REG_NAME> XXXX1010 1XXXXXX0       | Write bits (any char not 0 or 1 is a don't-care)
writeRaw 0xXX 0xXX 0xXX                  | Write a raw sequence of bytes
read <REG_NAME>                          | Read register
all                                      | Read all registers
save <fileName>                          | Save registers to JSON file
load <fileName>                          | Load and write registers from JSON file
loadCSV <fileName>                       | Write bytes from CSV file (each line is one transaction)
loadDefault                              | Load datasheet default JSON configuration
help                                     | Print this command set
exit                                     | Exit the program

> 0x0000             0x00 0x00   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  RESET 0 0 SPI_3WIRE_DIS 0 0 0 0
0x0002             0x00 0x02   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 0 0 0 0 0 POWER DOWN
0x0003             0x00 0x03   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  ID_DEVICE_TYPE
0x0004             0x00 0x04   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  ID_PROD[15:8]
0x0005             0x00 0x05   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  ID_PROD[7:0]
0x0006             0x00 0x06   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  ID_MASKREV
0x000C             0x00 0x0c   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  ID_VNDR[15:8]
0x000D             0x00 0x0d   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  ID_VNDR[7:0]
0x0100             0x01 0x00   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 CLKout0_1_ODL CLKout0_1_IDL DCLKout0_DIV
0x0101             0x01 0x01   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  DCLKout0_DDLY_CNTH DCLKout0_DDLY_CNTL
0x0103             0x01 0x03   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  DCLKout0_ADLY DCLKout0_ ADLY_MUX DCLKout0_MUX
0x0104             0x01 0x04   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 DCLKout0_HS SDCLKout1_MUX SDCLKout1_DDLY SDCLKout1_HS
0x0105             0x01 0x05   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 0 SDCLKout1_ ADLY_EN SDCLKout1_ADLY
0x0106             0x01 0x06   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  DCLKout0_ DDLY_PD DCLKout0_ HSg_PD DCLKout0_ ADLYg_PD DCLKout0_ADLY _PD CLKout0_1_PD SDCLKout1_DIS_MODE SDCLKout1_PD
0x0107             0x01 0x07   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  SDCLKout1_POL CLKout1_FMT DCLKout0_POL CLKout0_FMT
0x0108             0x01 0x08   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 CLKout2_3_ODL CLKout2_3_IDL DCLKout2_DIV
0x0109             0x01 0x09   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  DCLKout2_DDLY_CNTH DCLKout2_DDLY_CNTL
0x010B             0x01 0x0b   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  DCLKout2_ADLY DCLKout2_ ADLY_MUX DCLKout2_MUX
0x010C             0x01 0x0c   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 DCLKout2_HS SDCLKout3_MUX SDCLKout3_DDLY SDCLKout3_HS
0x010D             0x01 0x0d   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 0 SDCLKout3_ ADLY_EN SDCLKout3_ADLY
0x010E             0x01 0x0e   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  DCLKout2_ DDLY_PD DCLKout2_ HSg_PD DCLKout2_ ADLYg_PD DCLKout2_ADLY _PD CLKout2_3_PD SDCLKout3_DIS_MODE SDCLKout3_PD
0x010F             0x01 0x0f   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  SDCLKout3_POL CLKout3_FMT DCLKout2_POL CLKout2_FMT
0x0110             0x01 0x10   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 CLKout4_5_ODL CLKout4_5_IDL DCLKout4_DIV
0x0111             0x01 0x11   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  DCLKout4_DDLY_CNTH DCLKout4_DDLY_CNTL
0x0113             0x01 0x13   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  DCLKout4_ADLY DCLKout4_ ADLY_MUX DCLKout4_MUX
0x0114             0x01 0x14   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 DCLKout4_HS SDCLKout5_MUX SDCLKout5_DDLY SDCLKout5_HS
0x0115             0x01 0x15   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 0 SDCLKout5_ ADLY_EN SDCLKout5_ADLY
0x0116             0x01 0x16   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  DCLKout4_ DDLY_PD DCLKout4_ HSg_PD DCLKout4_ ADLYg_PD DCLKout4_ADLY _PD CLKout4_5_PD SDCLKout5_DIS_MODE SDCLKout5_PD
0x0117             0x01 0x17   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  SDCLKout5_POL CLKout5_FMT DCLKout4_POL CLKout4_FMT
0x0118             0x01 0x18   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 CLKout6_7_ODL CLKout6_8_IDL DCLKout6_DIV
0x0119             0x01 0x19   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  DCLKout6_DDLY_CNTH DCLKout6_DDLY_CNTL
0x011B             0x01 0x1b   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  DCLKout6_ADLY DCLKout6_ ADLY_MUX DCLKout6_MUX
0x011C             0x01 0x1c   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 DCLKout6_HS SDCLKout7_MUX SDCLKout7_DDLY SDCLKout7_HS
0x011D             0x01 0x1d   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 0 SDCLKout7_ ADLY_EN SDCLKout7_ADLY
0x011E             0x01 0x1e   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  DCLKout6_ DDLY_PD DCLKout6_ HSg_PD DCLKout6_ ADLYg_PD DCLKout6_ADLY _PD CLKout6_7_PD SDCLKout7_DIS_MODE SDCLKout7_PD
0x011F             0x01 0x1f   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  SDCLKout7_POL CLKout7_FMT DCLKout6_POL CLKout6_FMT
0x0120             0x01 0x20   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 CLKout8_9_ODL CLKout8_9_IDL DCLKout8_DIV
0x0121             0x01 0x21   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  DCLKout8_DDLY_CNTH DCLKout8_DDLY_CNTL
0x0123             0x01 0x23   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  DCLKout8_ADLY DCLKout8_ ADLY_MUX DCLKout8_MUX
0x0124             0x01 0x24   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 DCLKout8_HS SDCLKout9_MUX SDCLKout9_DDLY SDCLKout9_HS
0x0125             0x01 0x25   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 0 SDCLKout9_ ADLY_EN SDCLKout9_ADLY
0x0126             0x01 0x26   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  DCLKout8_ DDLY_PD DCLKout8_ HSg_PD DCLKout8_ ADLYg_PD DCLKout8_ADLY _PD CLKout8_9_PD SDCLKout9_DIS_MODE SDCLKout9_PD
0x0127             0x01 0x27   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  SDCLKout9_POL CLKout9_FMT DCLKout8_POL CLKout8_FMT
0x0128             0x01 0x28   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 CLKout10_11 _ODL CLKout10_11_IDL DCLKout10_DIV
0x0129             0x01 0x29   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  DCLKout10_DDLY_CNTH DCLKout10_DDLY_CNTL
0x012B             0x01 0x2b   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  DCLKout10_ADLY DCLKout10_ ADLY_MUX DCLKout10_MUX
0x012C             0x01 0x2c   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 DCLKout10_HS SDCLKout11_MUX SDCLKout11_DDLY SDCLKout11_HS
0x012D             0x01 0x2d   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 0 SDCKLout11_ ADLY_EN SDCLKout11_ADLY
0x012E             0x01 0x2e   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  DCLKout10_ DDLY_PD DCLKout10_ HSg_PD DLCLKout10_ ADLYg_PD DCLKout10_ ADLY_PD CLKout10_11_PD SDCLKout11_DIS_MODE SDCLKout11_PD
0x012F             0x01 0x2f   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  SDCLKout11_POL CLKout11_FMT DCLKout10_POL CLKout10_FMT
0x0130             0x01 0x30   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 CLKout12_13 _ODL CLKout12_13_IDL DCLKout12_DIV
0x0131             0x01 0x31   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  DCLKout12_DDLY_CNTH DCLKout12_DDLY_CNTL
0x0133             0x01 0x33   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  DCLKout12_ADLY DCLKout12_ ADLY_MUX DCLKout12_MUX
0x0134             0x01 0x34   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 DCLKout12_HS SDCLKout13_MUX SDCLKout13_DDLY SDCLKout13_HS
0x0135             0x01 0x35   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 0 SDCLKout13_ ADLY_EN SDCLKout13_ADLY
0x0136             0x01 0x36   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  DCLKout12_ DDLY_PD DCLKout12_ HSg_PD DCLKout12_ ADLYg_PD DCLKout12_ ADLY_PD CLKout12_13_PD SDCLKout13_DIS_MODE SDCLKout13_PD
0x0137             0x01 0x37   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  SDCLKout13_POL CLKout13_FMT DCLKout12_POL CLKout12_FMT
0x0138             0x01 0x38   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 VCO_MUX OSCout_MUX OSCout_FMT
0x0139             0x01 0x39   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 0 0 0 SYSREF_ CLKin0_MUX SYSREF_MUX
0x013A             0x01 0x3a   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 0 SYSREF_DIV[12:8]
0x013B             0x01 0x3b   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  SYSREF_DIV[7:0]
0x013C             0x01 0x3c   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 0 SYSREF_DDLY[12:8]
0x013D             0x01 0x3d   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  SYSREF_DDLY[7:0]
0x013E             0x01 0x3e   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 0 0 0 0 SYSREF_PULSE_CNT
0x013F             0x01 0x3f   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 0 PLL2_NCLK_MUX PLL1_NCLK_MUX FB_MUX FB_MUX_EN
0x0140             0x01 0x40   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  PLL1_PD VCO_LDO_PD VCO_PD OSCin_PD SYSREF_GBL_PD SYSREF_PD SYSREF_DDLY_PD SYSREF_PLSR_PD
0x0141             0x01 0x41   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  DDLYd_ SYSREF_EN DDLYd12_EN DDLYd10_EN DDLYd7_EN DDLYd6_EN DDLYd4_EN DDLYd2_EN DDLYd0_EN
0x0142             0x01 0x42   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 0 DDLYd_STEP_CNT
0x0143             0x01 0x43   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  SYSREF_DDLY_CLR SYNC_1SHOT_EN SYNC_POL SYNC_EN SYNC_PLL2_DLD SYNC_PLL1_DLD SYNC_MODE
0x0144             0x01 0x44   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  SYNC_DISSYSREF SYNC_DIS12 SYNC_DIS10 SYNC_DIS8 SYNC_DIS6 SYNC_DIS4 SYNC_DIS2 SYNC_DIS0
0x0145             0x01 0x45   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 1 1 1 1 1 1 1
0x0146             0x01 0x46   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 CLKin2_EN CLKin1_EN CLKin0_EN CLKin2_TYPE CLKin1_TYPE CLKin0_TYPE
0x0147             0x01 0x47   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  CLKin_SEL_POL CLKin_SEL_MODE CLKin1_OUT_MUX CLKin0_OUT_MUX
0x0148             0x01 0x48   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 CLKin_SEL0_MUX CLKin_SEL0_TYPE
0x0149             0x01 0x49   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 SDIO_RDBK_TYPE CLKin_SEL1_MUX CLKin_SEL1_TYPE
0x014A             0x01 0x4a   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 RESET_MUX RESET_TYPE
0x014B             0x01 0x4b   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  LOS_TIMEOUT LOS_EN TRACK_EN HOLDOVER_ FORCE MAN_DAC_EN MAN_DAC[9:8]
0x014C             0x01 0x4c   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  MAN_DAC[7:0]
0x014D             0x01 0x4d   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 DAC_TRIP_LOW
0x014E             0x01 0x4e   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  DAC_CLK_MULT DAC_TRIP_HIGH
0x014F             0x01 0x4f   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  DAC_CLK_CNTR
0x0150             0x01 0x50   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 CLKin_OVERRIDE 0 HOLDOVER_ PLL1_DET HOLDOVER_LOS _DET HOLDOVER_VTUNE_DET HOLDOVER_HITLESS_SWITCH HOLDOVER_EN
0x0151             0x01 0x51   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 HOLDOVER_DLD_CNT[13:8]
0x0152             0x01 0x52   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  HOLDOVER_DLD_CNT[7:0]
0x0153             0x01 0x53   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 CLKin0_R[13:8]
0x0154             0x01 0x54   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  CLKin0_R[7:0]
0x0155             0x01 0x55   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 CLKin1_R[13:8]
0x0156             0x01 0x56   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  CLKin1_R[7:0]
0x0157             0x01 0x57   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 CLKin2_R[13:8]
0x0158             0x01 0x58   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  CLKin2_R[7:0]
0x0159             0x01 0x59   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 PLL1_N[13:8]
0x015A             0x01 0x5a   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  PLL1_N[7:0]
0x015B             0x01 0x5b   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  PLL1_WND_SIZE PLL1_CP_TRI PLL1_CP_POL PLL1_CP_GAIN
0x015C             0x01 0x5c   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 PLL1_DLD_CNT[13:8]
0x015D             0x01 0x5d   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  PLL1_DLD_CNT[7:0]
0x015E             0x01 0x5e   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 PLL1_R_DLY PLL1_N_DLY
0x015F             0x01 0x5f   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  PLL1_LD_MUX PLL1_LD_TYPE
0x0160             0x01 0x60   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 0 0 PLL2_R[11:8]
0x0161             0x01 0x61   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  PLL2_R[7:0]
0x0162             0x01 0x62   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  PLL2_P OSCin_FREQ PLL2_XTAL_EN PLL2_REF_2X_EN
0x0163             0x01 0x63   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 0 0 0 0 PLL2_N_CAL[17:16]
0x0164             0x01 0x64   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  PLL2_N_CAL[15:8]
0x0165             0x01 0x65   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  PLL2_N_CAL[7:0]
0x0166             0x01 0x66   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 0 0 0 PLL2_FCAL_DIS PLL2_N[17:16]
0x0167             0x01 0x67   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  PLL2_N[15:8]
0x0168             0x01 0x68   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  PLL2_N[7:0]
0x0169             0x01 0x69   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 PLL2_WND_SIZE PLL2_CP_GAIN PLL2_CP_POL PLL 2_CP_TRI 1
0x016A             0x01 0x6a   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 SYSREF_REQ_ EN PLL2_DLD_CNT[15:8]
0x016B             0x01 0x6b   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  PLL2_DLD_CNT[7:0]
0x016C             0x01 0x6c   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 PLL2_LF_R4 PLL2_LF_R3
0x016D             0x01 0x6d   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  PLL2_LF_C4 PLL2_LF_C3
0x016E             0x01 0x6e   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  PLL2_LD_MUX PLL2_LD_TYPE
0x0171             0x01 0x71   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  1 0 1 0 1 0 1 0
0x0172             0x01 0x72   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 0 0 0 0 1 0
0x0173             0x01 0x73   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 PLL2_PRE_PD PLL2_PD 0 0 0 0 0
0x0174             0x01 0x74   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 0 VCO1_DIV
0x017C             0x01 0x7c   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  OPT_REG_1
0x017D             0x01 0x7d   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  OPT_REG_2
0x0182             0x01 0x82   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 0 0 0 RB_PLL1_ LD_LOST RB_PLL1_LD CLR_PLL1_ LD_LOST
0x0183             0x01 0x83   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 0 0 0 RB_PLL2_ LD_LOST RB_PLL2_LD CLR_PLL2_ LD_LOST
0x0184             0x01 0x84   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  RB_DAC_VALUE[9:8] RB_CLKin2_ SEL RB_CLKin1_ SEL RB_CLKin0_ SEL X RB_CLKin1_ LOS RB_CLKin0_ LOS
0x0185             0x01 0x85   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  RB_DAC_VALUE[7:0]
0x0188             0x01 0x88   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  0 0 0 RB_ HOLDOVER X X X X
0x1FFD             0x1f 0xfd   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  SPI_LOCK[23:16] 
0x1FFE             0x1f 0xfe   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  SPI_LOCK[15:8] 
0x1FFF             0x1f 0xff   |  0xff 1[0m1[0m1[0m1[0m1[0m1[0m1[0m1[0m    |  SPI_LOCK[7:0]

> Writing raw bytes from CSV file...
Opened file: lmk_config.csv
[0, 0, 128]
[0, 0, 0]
[0, 2, 0]
[1, 0, 10]
[1, 1, 85]
[1, 3, 0]
[1, 4, 32]
[1, 5, 0]
[1, 6, 240]
[1, 7, 17]
[1, 8, 1]
[1, 9, 85]
[1, 11, 0]
[1, 12, 34]
[1, 13, 0]
[1, 14, 249]
[1, 15, 0]
[1, 16, 10]
[1, 17, 85]
[1, 19, 0]
[1, 20, 2]
[1, 21, 0]
[1, 22, 248]
[1, 23, 0]
[1, 24, 10]
[1, 25, 85]
[1, 27, 0]
[1, 28, 2]
[1, 29, 0]
[1, 30, 248]
[1, 31, 0]
[1, 32, 10]
[1, 33, 85]
[1, 35, 0]
[1, 36, 34]
[1, 37, 0]
[1, 38, 240]
[1, 39, 1]
[1, 40, 10]
[1, 41, 85]
[1, 43, 0]
[1, 44, 34]
[1, 45, 0]
[1, 46, 240]
[1, 47, 5]
[1, 48, 10]
[1, 49, 85]
[1, 51, 0]
[1, 52, 34]
[1, 53, 0]
[1, 54, 240]
[1, 55, 1]
[1, 56, 69]
[1, 57, 3]
[1, 58, 0]
[1, 59, 80]
[1, 60, 0]
[1, 61, 8]
[1, 62, 3]
[1, 63, 0]
[1, 64, 1]
[1, 65, 0]
[1, 66, 8]
[1, 67, 50]
[1, 68, 135]
[1, 69, 0]
[1, 70, 24]
[1, 71, 2]
[1, 72, 2]
[1, 73, 2]
[1, 74, 2]
[1, 75, 2]
[1, 76, 0]
[1, 77, 0]
[1, 78, 0]
[1, 79, 127]
[1, 80, 1]
[1, 81, 2]
[1, 82, 0]
[1, 83, 0]
[1, 84, 12]
[1, 85, 0]
[1, 86, 12]
[1, 87, 0]
[1, 88, 120]
[1, 89, 0]
[1, 90, 120]
[1, 91, 212]
[1, 92, 32]
[1, 93, 0]
[1, 94, 0]
[1, 95, 11]
[1, 96, 0]
[1, 97, 2]
[1, 98, 68]
[1, 99, 0]
[1, 100, 0]
[1, 101, 12]
[1, 113, 170]
[1, 114, 2]
[1, 124, 21]
[1, 125, 51]
[1, 102, 0]
[1, 103, 0]
[1, 104, 1]
[1, 105, 89]
[1, 106, 32]
[1, 107, 0]
[1, 108, 0]
[1, 109, 0]
[1, 110, 4]
[1, 115, 96]
[1, 57, 0]
[1, 67, 17]
[1, 64, 0]
[1, 68, 116]
[1, 67, 17]
[1, 67, 49]
[1, 67, 17]
[1, 68, 255]
[1, 57, 3]
[1, 74, 6]
[1, 57, 0]
[1, 67, 17]
[1, 64, 0]
[1, 68, 116]
[1, 67, 17]
[1, 67, 49]
[1, 67, 17]
[1, 68, 255]
[1, 57, 3]
Comparing changes...

> 