#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Nov 18 17:02:24 2023
# Process ID: 1040643
# Current directory: /tmp/tmp.K83zbiJcRw/out/FutilBuild.runs/impl_1
# Command line: vivado -log main.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace
# Log file: /tmp/tmp.K83zbiJcRw/out/FutilBuild.runs/impl_1/main.vdi
# Journal file: /tmp/tmp.K83zbiJcRw/out/FutilBuild.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: link_design -top main -part xczu3eg-sbva484-1-e -mode out_of_context
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
Netlist sorting complete. Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2652.871 ; gain = 0.000 ; free physical = 383337 ; free virtual = 469560
INFO: [Netlist 29-17] Analyzing 1224 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.K83zbiJcRw/device.xdc]
Finished Parsing XDC File [/tmp/tmp.K83zbiJcRw/device.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2780.145 ; gain = 0.000 ; free physical = 383195 ; free virtual = 469419
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 64 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2780.145 ; gain = 381.605 ; free physical = 383195 ; free virtual = 469419
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2895.707 ; gain = 115.562 ; free physical = 383186 ; free virtual = 469409

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ab1ec52a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3187.957 ; gain = 292.250 ; free physical = 382897 ; free virtual = 469121

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 144 inverter(s) to 2240 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12080a3fb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3366.770 ; gain = 0.000 ; free physical = 382833 ; free virtual = 469056
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 144 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12080a3fb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3366.770 ; gain = 0.000 ; free physical = 382833 ; free virtual = 469056
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17c5cdaf6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3366.770 ; gain = 0.000 ; free physical = 382836 ; free virtual = 469059
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 17c5cdaf6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3366.770 ; gain = 0.000 ; free physical = 382836 ; free virtual = 469059
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17c5cdaf6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3366.770 ; gain = 0.000 ; free physical = 382836 ; free virtual = 469059
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17c5cdaf6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3366.770 ; gain = 0.000 ; free physical = 382836 ; free virtual = 469059
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             144  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3366.770 ; gain = 0.000 ; free physical = 382837 ; free virtual = 469060
Ending Logic Optimization Task | Checksum: 13c111b1c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3366.770 ; gain = 0.000 ; free physical = 382837 ; free virtual = 469060

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13c111b1c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3366.770 ; gain = 0.000 ; free physical = 382836 ; free virtual = 469059

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13c111b1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3366.770 ; gain = 0.000 ; free physical = 382836 ; free virtual = 469059

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3366.770 ; gain = 0.000 ; free physical = 382836 ; free virtual = 469059
Ending Netlist Obfuscation Task | Checksum: 13c111b1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3366.770 ; gain = 0.000 ; free physical = 382836 ; free virtual = 469059
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3366.770 ; gain = 586.625 ; free physical = 382836 ; free virtual = 469059
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.K83zbiJcRw/out/FutilBuild.runs/impl_1/main_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3406.789 ; gain = 40.020 ; free physical = 382715 ; free virtual = 468955
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/scratch/opt/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/tmp.K83zbiJcRw/out/FutilBuild.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 4652.891 ; gain = 1246.102 ; free physical = 381837 ; free virtual = 468077
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
WARNING: [Vivado_Tcl 4-1400] -ultrathreads option currently only supported on multi-SLR devices. Continuing placement in regular mode.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4652.891 ; gain = 0.000 ; free physical = 381827 ; free virtual = 468068
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cb70a17f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4652.891 ; gain = 0.000 ; free physical = 381827 ; free virtual = 468068
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4652.891 ; gain = 0.000 ; free physical = 381827 ; free virtual = 468068

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6afc735c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4652.891 ; gain = 0.000 ; free physical = 381878 ; free virtual = 468118

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ca86a22d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 4652.891 ; gain = 0.000 ; free physical = 381772 ; free virtual = 468013

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ca86a22d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 4652.891 ; gain = 0.000 ; free physical = 381772 ; free virtual = 468013
Phase 1 Placer Initialization | Checksum: ca86a22d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 4652.891 ; gain = 0.000 ; free physical = 381771 ; free virtual = 468011

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 11a86ee30

Time (s): cpu = 00:00:57 ; elapsed = 00:00:24 . Memory (MB): peak = 4652.891 ; gain = 0.000 ; free physical = 381694 ; free virtual = 467935

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 16a75ec8c

Time (s): cpu = 00:00:57 ; elapsed = 00:00:25 . Memory (MB): peak = 4652.891 ; gain = 0.000 ; free physical = 381693 ; free virtual = 467934

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 16a75ec8c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:25 . Memory (MB): peak = 4652.891 ; gain = 0.000 ; free physical = 381684 ; free virtual = 467924

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 13f9782f2

Time (s): cpu = 00:01:02 ; elapsed = 00:00:27 . Memory (MB): peak = 4652.891 ; gain = 0.000 ; free physical = 381665 ; free virtual = 467906

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 13f9782f2

Time (s): cpu = 00:01:02 ; elapsed = 00:00:27 . Memory (MB): peak = 4652.891 ; gain = 0.000 ; free physical = 381665 ; free virtual = 467906
Phase 2.1.1 Partition Driven Placement | Checksum: 13f9782f2

Time (s): cpu = 00:01:02 ; elapsed = 00:00:27 . Memory (MB): peak = 4652.891 ; gain = 0.000 ; free physical = 381688 ; free virtual = 467928
Phase 2.1 Floorplanning | Checksum: f7459879

Time (s): cpu = 00:01:02 ; elapsed = 00:00:27 . Memory (MB): peak = 4652.891 ; gain = 0.000 ; free physical = 381688 ; free virtual = 467928

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f7459879

Time (s): cpu = 00:01:02 ; elapsed = 00:00:27 . Memory (MB): peak = 4652.891 ; gain = 0.000 ; free physical = 381688 ; free virtual = 467928

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 452 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 215 nets or cells. Created 0 new cell, deleted 215 existing cells and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 9 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 6 nets.  Re-placed 30 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 30 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4653.895 ; gain = 0.000 ; free physical = 381643 ; free virtual = 467908
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4653.895 ; gain = 0.000 ; free physical = 381645 ; free virtual = 467909

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            215  |                   215  |           0  |           1  |  00:00:01  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     6  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            215  |                   221  |           0  |           4  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: ee6695be

Time (s): cpu = 00:02:41 ; elapsed = 00:01:05 . Memory (MB): peak = 4653.895 ; gain = 1.004 ; free physical = 381652 ; free virtual = 467917
Phase 2.3 Global Placement Core | Checksum: 139615acb

Time (s): cpu = 00:02:45 ; elapsed = 00:01:07 . Memory (MB): peak = 4653.895 ; gain = 1.004 ; free physical = 381642 ; free virtual = 467906
Phase 2 Global Placement | Checksum: 139615acb

Time (s): cpu = 00:02:45 ; elapsed = 00:01:07 . Memory (MB): peak = 4653.895 ; gain = 1.004 ; free physical = 381674 ; free virtual = 467939

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16aac9abb

Time (s): cpu = 00:02:50 ; elapsed = 00:01:09 . Memory (MB): peak = 4653.895 ; gain = 1.004 ; free physical = 381667 ; free virtual = 467932

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1af9a628a

Time (s): cpu = 00:02:57 ; elapsed = 00:01:12 . Memory (MB): peak = 4653.895 ; gain = 1.004 ; free physical = 381672 ; free virtual = 467937

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 249034eaf

Time (s): cpu = 00:03:03 ; elapsed = 00:01:17 . Memory (MB): peak = 4653.895 ; gain = 1.004 ; free physical = 381627 ; free virtual = 467892

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 25d8e09c5

Time (s): cpu = 00:03:04 ; elapsed = 00:01:18 . Memory (MB): peak = 4653.895 ; gain = 1.004 ; free physical = 381628 ; free virtual = 467892

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 248790014

Time (s): cpu = 00:03:11 ; elapsed = 00:01:23 . Memory (MB): peak = 4653.895 ; gain = 1.004 ; free physical = 381604 ; free virtual = 467868
Phase 3.3 Small Shape DP | Checksum: 11000535b

Time (s): cpu = 00:03:26 ; elapsed = 00:01:28 . Memory (MB): peak = 4653.895 ; gain = 1.004 ; free physical = 381610 ; free virtual = 467875

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1c1c686dc

Time (s): cpu = 00:03:29 ; elapsed = 00:01:32 . Memory (MB): peak = 4653.895 ; gain = 1.004 ; free physical = 381612 ; free virtual = 467877

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 194264a41

Time (s): cpu = 00:03:30 ; elapsed = 00:01:32 . Memory (MB): peak = 4653.895 ; gain = 1.004 ; free physical = 381613 ; free virtual = 467877
Phase 3 Detail Placement | Checksum: 194264a41

Time (s): cpu = 00:03:30 ; elapsed = 00:01:33 . Memory (MB): peak = 4653.895 ; gain = 1.004 ; free physical = 381609 ; free virtual = 467874

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 88f3be17

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.676 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1570ec248

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 4653.895 ; gain = 0.000 ; free physical = 381620 ; free virtual = 467885
INFO: [Place 46-32] Processed net inst1/inst0/ev00/c0/state0/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 1.
Ending Physical Synthesis Task | Checksum: 1304ce6d3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4653.895 ; gain = 0.000 ; free physical = 381618 ; free virtual = 467883
Phase 4.1.1.1 BUFG Insertion | Checksum: 88f3be17

Time (s): cpu = 00:03:59 ; elapsed = 00:01:42 . Memory (MB): peak = 4653.895 ; gain = 1.004 ; free physical = 381619 ; free virtual = 467884
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.676. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:03:59 ; elapsed = 00:01:42 . Memory (MB): peak = 4653.895 ; gain = 1.004 ; free physical = 381619 ; free virtual = 467884
Phase 4.1 Post Commit Optimization | Checksum: c2cb4aea

Time (s): cpu = 00:04:00 ; elapsed = 00:01:42 . Memory (MB): peak = 4653.895 ; gain = 1.004 ; free physical = 381619 ; free virtual = 467884

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c2cb4aea

Time (s): cpu = 00:04:02 ; elapsed = 00:01:44 . Memory (MB): peak = 4653.895 ; gain = 1.004 ; free physical = 381620 ; free virtual = 467884

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: c2cb4aea

Time (s): cpu = 00:04:02 ; elapsed = 00:01:45 . Memory (MB): peak = 4653.895 ; gain = 1.004 ; free physical = 381623 ; free virtual = 467887
Phase 4.3 Placer Reporting | Checksum: c2cb4aea

Time (s): cpu = 00:04:03 ; elapsed = 00:01:45 . Memory (MB): peak = 4653.895 ; gain = 1.004 ; free physical = 381623 ; free virtual = 467887

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4653.895 ; gain = 0.000 ; free physical = 381623 ; free virtual = 467888

Time (s): cpu = 00:04:03 ; elapsed = 00:01:45 . Memory (MB): peak = 4653.895 ; gain = 1.004 ; free physical = 381623 ; free virtual = 467888
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1265b240d

Time (s): cpu = 00:04:03 ; elapsed = 00:01:46 . Memory (MB): peak = 4653.895 ; gain = 1.004 ; free physical = 381623 ; free virtual = 467888
Ending Placer Task | Checksum: 967e52ad

Time (s): cpu = 00:04:03 ; elapsed = 00:01:46 . Memory (MB): peak = 4653.895 ; gain = 1.004 ; free physical = 381623 ; free virtual = 467887
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:11 ; elapsed = 00:01:50 . Memory (MB): peak = 4653.895 ; gain = 1.004 ; free physical = 381734 ; free virtual = 467999
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4653.895 ; gain = 0.000 ; free physical = 381616 ; free virtual = 467970
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.K83zbiJcRw/out/FutilBuild.runs/impl_1/main_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4653.895 ; gain = 0.000 ; free physical = 381702 ; free virtual = 467990
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.29 . Memory (MB): peak = 4653.895 ; gain = 0.000 ; free physical = 381692 ; free virtual = 467980
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.38 . Memory (MB): peak = 4653.895 ; gain = 0.000 ; free physical = 381702 ; free virtual = 467990
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4653.895 ; gain = 0.000 ; free physical = 381552 ; free virtual = 467931
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.K83zbiJcRw/out/FutilBuild.runs/impl_1/main_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4653.895 ; gain = 0.000 ; free physical = 381638 ; free virtual = 467951
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2f436918 ConstDB: 0 ShapeSum: 673ae995 RouteDB: 0

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.45 . Memory (MB): peak = 4687.488 ; gain = 0.000 ; free physical = 381544 ; free virtual = 467856
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "in[434]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[434]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[435]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[435]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[436]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[436]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[437]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[437]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[547]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[547]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[548]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[548]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[549]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[549]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[550]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[550]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[551]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[551]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[546]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[546]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[562]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[562]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[563]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[563]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[564]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[564]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[565]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[565]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[556]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[556]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[557]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[557]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[294]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[294]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[295]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[295]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[552]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[552]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[553]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[553]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[558]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[558]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[559]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[559]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[560]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[560]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[561]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[561]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[296]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[296]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[297]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[297]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[298]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[298]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[299]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[299]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[301]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[301]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[300]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[300]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[308]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[308]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[309]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[309]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[554]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[554]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[555]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[555]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[302]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[302]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[304]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[304]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[305]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[305]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[303]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[303]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[116]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[116]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[306]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[306]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[307]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[307]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[566]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[566]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[567]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[567]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[112]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[112]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[113]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[113]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[310]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[310]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[311]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[311]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[398]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[398]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[402]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[402]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[403]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[403]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[936]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[936]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[937]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[937]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[316]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[316]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[317]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[317]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 8f46fac4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 4687.488 ; gain = 0.000 ; free physical = 381531 ; free virtual = 467844
Post Restoration Checksum: NetGraph: 3272e38e NumContArr: 5cd41736 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 8f46fac4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 4687.488 ; gain = 0.000 ; free physical = 381481 ; free virtual = 467794

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 8f46fac4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 4687.488 ; gain = 0.000 ; free physical = 381481 ; free virtual = 467794

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 8f46fac4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 4687.488 ; gain = 0.000 ; free physical = 381476 ; free virtual = 467788

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b66f3487

Time (s): cpu = 00:00:39 ; elapsed = 00:00:12 . Memory (MB): peak = 4687.488 ; gain = 0.000 ; free physical = 381458 ; free virtual = 467770
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.767  | TNS=0.000  | WHS=0.001  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 154af2004

Time (s): cpu = 00:00:57 ; elapsed = 00:00:18 . Memory (MB): peak = 4687.488 ; gain = 0.000 ; free physical = 381450 ; free virtual = 467762

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 71909
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 58538
  Number of Partially Routed Nets     = 13371
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 154af2004

Time (s): cpu = 00:00:59 ; elapsed = 00:00:19 . Memory (MB): peak = 4687.488 ; gain = 0.000 ; free physical = 381450 ; free virtual = 467762
Phase 3 Initial Routing | Checksum: 1b3f4afc8

Time (s): cpu = 00:01:13 ; elapsed = 00:00:24 . Memory (MB): peak = 4710.500 ; gain = 23.012 ; free physical = 381430 ; free virtual = 467742

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10447
 Number of Nodes with overlaps = 643
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.355  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 6a24ca26

Time (s): cpu = 00:02:20 ; elapsed = 00:00:48 . Memory (MB): peak = 4710.500 ; gain = 23.012 ; free physical = 381431 ; free virtual = 467743

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: a55ffd0e

Time (s): cpu = 00:02:21 ; elapsed = 00:00:48 . Memory (MB): peak = 4710.500 ; gain = 23.012 ; free physical = 381429 ; free virtual = 467742
Phase 4 Rip-up And Reroute | Checksum: a55ffd0e

Time (s): cpu = 00:02:21 ; elapsed = 00:00:48 . Memory (MB): peak = 4710.500 ; gain = 23.012 ; free physical = 381429 ; free virtual = 467742

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: a55ffd0e

Time (s): cpu = 00:02:22 ; elapsed = 00:00:49 . Memory (MB): peak = 4710.500 ; gain = 23.012 ; free physical = 381429 ; free virtual = 467742

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: a55ffd0e

Time (s): cpu = 00:02:22 ; elapsed = 00:00:49 . Memory (MB): peak = 4710.500 ; gain = 23.012 ; free physical = 381429 ; free virtual = 467742
Phase 5 Delay and Skew Optimization | Checksum: a55ffd0e

Time (s): cpu = 00:02:22 ; elapsed = 00:00:49 . Memory (MB): peak = 4710.500 ; gain = 23.012 ; free physical = 381429 ; free virtual = 467742

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1067acd03

Time (s): cpu = 00:02:33 ; elapsed = 00:00:52 . Memory (MB): peak = 4710.500 ; gain = 23.012 ; free physical = 381429 ; free virtual = 467742
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.355  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1067acd03

Time (s): cpu = 00:02:34 ; elapsed = 00:00:53 . Memory (MB): peak = 4710.500 ; gain = 23.012 ; free physical = 381429 ; free virtual = 467742
Phase 6 Post Hold Fix | Checksum: 1067acd03

Time (s): cpu = 00:02:34 ; elapsed = 00:00:53 . Memory (MB): peak = 4710.500 ; gain = 23.012 ; free physical = 381429 ; free virtual = 467742

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.73002 %
  Global Horizontal Routing Utilization  = 8.48018 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 946e6d1a

Time (s): cpu = 00:02:35 ; elapsed = 00:00:53 . Memory (MB): peak = 4710.500 ; gain = 23.012 ; free physical = 381428 ; free virtual = 467741

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 946e6d1a

Time (s): cpu = 00:02:36 ; elapsed = 00:00:54 . Memory (MB): peak = 4710.500 ; gain = 23.012 ; free physical = 381426 ; free virtual = 467739

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 946e6d1a

Time (s): cpu = 00:02:40 ; elapsed = 00:00:57 . Memory (MB): peak = 4742.516 ; gain = 55.027 ; free physical = 381423 ; free virtual = 467735

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.355  | TNS=0.000  | WHS=0.026  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 946e6d1a

Time (s): cpu = 00:02:41 ; elapsed = 00:00:57 . Memory (MB): peak = 4742.516 ; gain = 55.027 ; free physical = 381425 ; free virtual = 467738
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:41 ; elapsed = 00:00:57 . Memory (MB): peak = 4742.516 ; gain = 55.027 ; free physical = 381494 ; free virtual = 467807

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:58 ; elapsed = 00:01:03 . Memory (MB): peak = 4742.516 ; gain = 88.621 ; free physical = 381495 ; free virtual = 467807
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4742.516 ; gain = 0.000 ; free physical = 381337 ; free virtual = 467760
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.K83zbiJcRw/out/FutilBuild.runs/impl_1/main_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 4742.516 ; gain = 0.000 ; free physical = 381444 ; free virtual = 467785
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/tmp.K83zbiJcRw/out/FutilBuild.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 4871.934 ; gain = 129.418 ; free physical = 381403 ; free virtual = 467744
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /tmp/tmp.K83zbiJcRw/out/FutilBuild.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 4871.934 ; gain = 0.000 ; free physical = 381404 ; free virtual = 467746
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
102 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 4915.156 ; gain = 43.223 ; free physical = 381330 ; free virtual = 467679
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file main_bus_skew_routed.rpt -pb main_bus_skew_routed.pb -rpx main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Nov 18 17:08:20 2023...
