Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'data_in' [D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
