// Seed: 3507225297
module module_0 (
    output wand id_0,
    output wire id_1,
    output uwire id_2,
    input tri1 id_3,
    input tri0 id_4,
    output uwire id_5,
    output uwire id_6,
    input tri1 id_7,
    output supply1 id_8,
    output wire id_9,
    input wor id_10
);
  logic [1 : 1] id_12;
  ;
  wire id_13;
  ;
endmodule
module module_1 #(
    parameter id_8 = 32'd63
) (
    output wor id_0,
    input wire id_1,
    input wand id_2,
    input tri id_3,
    output uwire id_4,
    input uwire id_5,
    output wor id_6,
    input wor id_7,
    output supply0 _id_8
);
  logic [1 'b0 ==?  -1 'b0 : id_8] id_10;
  ;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_0,
      id_7,
      id_2,
      id_4,
      id_4,
      id_1,
      id_0,
      id_0,
      id_7
  );
  assign modCall_1.id_5 = 0;
endmodule
