

================================================================
== Vitis HLS Report for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17'
================================================================
* Date:           Tue Jul 25 02:51:37 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.919 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |     2048|     2048|         2|          1|          1|  2048|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     49|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      31|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      31|     94|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_V_17_fu_81_p2       |         +|   0|  0|  12|          12|           1|
    |sum_V_fu_100_p2       |         +|   0|  0|  23|          16|          16|
    |icmp_ln1072_fu_75_p2  |      icmp|   0|  0|  12|          12|          13|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  49|          41|          32|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V     |   9|          2|   12|         24|
    |i_V_10_fu_34             |   9|          2|   12|         24|
    |sum_V_2_fu_38            |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   42|         84|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_V_10_fu_34             |  12|   0|   12|          0|
    |sum_V_2_fu_38            |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_17|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_17|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_17|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_17|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_17|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_17|  return value|
|RIi_V_address0      |  out|   11|   ap_memory|                                                   RIi_V|         array|
|RIi_V_ce0           |  out|    1|   ap_memory|                                                   RIi_V|         array|
|RIi_V_q0            |   in|   16|   ap_memory|                                                   RIi_V|         array|
|sum_V_2_out         |  out|   16|      ap_vld|                                             sum_V_2_out|       pointer|
|sum_V_2_out_ap_vld  |  out|    1|      ap_vld|                                             sum_V_2_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------------------------------+--------------+

