<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>cnn_top</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.567</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>125757</Best-caseLatency>
            <Average-caseLatency>125757</Average-caseLatency>
            <Worst-caseLatency>125757</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.258 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.258 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.258 ms</Worst-caseRealTimeLatency>
            <Interval-min>125758</Interval-min>
            <Interval-max>125758</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>54</BRAM_18K>
            <DSP>13</DSP>
            <FF>16994</FF>
            <LUT>17163</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>cnn_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>cnn_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>cnn_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>cnn_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>cnn_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>cnn_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>x_address0</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_ce0</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_q0</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_address1</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_ce1</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_q1</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight0_address0</name>
            <Object>weight0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight0_ce0</name>
            <Object>weight0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight0_q0</name>
            <Object>weight0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight0_address1</name>
            <Object>weight0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight0_ce1</name>
            <Object>weight0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight0_q1</name>
            <Object>weight0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias0_address0</name>
            <Object>bias0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias0_ce0</name>
            <Object>bias0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias0_q0</name>
            <Object>bias0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight1_address0</name>
            <Object>weight1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight1_ce0</name>
            <Object>weight1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight1_q0</name>
            <Object>weight1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight1_address1</name>
            <Object>weight1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight1_ce1</name>
            <Object>weight1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight1_q1</name>
            <Object>weight1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias1_address0</name>
            <Object>bias1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias1_ce0</name>
            <Object>bias1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias1_q0</name>
            <Object>bias1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight2_address0</name>
            <Object>weight2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight2_ce0</name>
            <Object>weight2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight2_q0</name>
            <Object>weight2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias2_address0</name>
            <Object>bias2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias2_ce0</name>
            <Object>bias2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias2_q0</name>
            <Object>bias2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight3_address0</name>
            <Object>weight3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight3_ce0</name>
            <Object>weight3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight3_q0</name>
            <Object>weight3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight3_address1</name>
            <Object>weight3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight3_ce1</name>
            <Object>weight3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight3_q1</name>
            <Object>weight3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias3_address0</name>
            <Object>bias3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias3_ce0</name>
            <Object>bias3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias3_q0</name>
            <Object>bias3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_address0</name>
            <Object>y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_ce0</name>
            <Object>y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_we0</name>
            <Object>y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_d0</name>
            <Object>y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>cnn_top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv2d_1_fu_415</InstName>
                    <ModuleName>conv2d_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>415</ID>
                    <BindInstances>empty_142_fu_658_p2 empty_143_fu_422_p2 empty_145_fu_444_p2 empty_146_fu_664_p2 empty_148_fu_685_p2 empty_149_fu_691_p2 empty_151_fu_712_p2 empty_152_fu_724_p2 empty_154_fu_754_p2 empty_155_fu_760_p2 empty_157_fu_790_p2 empty_158_fu_470_p2 empty_159_fu_1154_p2 empty_160_fu_1185_p2 add_ln31_27_fu_1191_p2 add_ln31_fu_488_p2 p_mid148_fu_818_p2 p_mid152_fu_528_p2 p_mid154_fu_550_p2 p_mid156_fu_831_p2 p_mid158_fu_852_p2 add_ln31_21_fu_1196_p2 p_mid160_fu_865_p2 p_mid162_fu_886_p2 add_ln31_22_fu_1413_p2 add_ln31_23_fu_1339_p2 add_ln31_24_fu_1206_p2 add_ln31_25_fu_1126_p2 add_ln31_26_fu_899_p2 p_mid184_fu_937_p2 p_dup7_fu_590_p2 p_mid1_fu_968_p2 p_mid19_fu_998_p2 p_mid111_fu_1011_p2 p_mid115_fu_1041_p2 p_mid117_fu_630_p2 p_mid119_fu_1228_p2 p_mid121_fu_1266_p2 add_ln46_fu_1078_p2 add_ln54_fu_1136_p2 add_ln54_1_fu_1145_p2 add_ln46_2_fu_1279_p2 add_ln54_2_fu_1288_p2 add_ln54_3_fu_1096_p2 add_ln54_4_fu_1106_p2 add_ln54_5_fu_1298_p2 add_ln54_6_fu_1308_p2 add_ln54_7_fu_1313_p2 add_ln54_8_fu_1318_p2 add_ln65_fu_1116_p2 add_ln33_fu_1386_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427</InstName>
                    <ModuleName>cnn_top_Pipeline_VITIS_LOOP_110_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>427</ID>
                    <BindInstances>i_8_fu_91_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_maxpool2d_1_fu_433</InstName>
                    <ModuleName>maxpool2d_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>433</ID>
                    <BindInstances>empty_16_fu_294_p2 empty_18_fu_322_p2 empty_19_fu_346_p2 empty_21_fu_376_p2 empty_22_fu_382_p2 empty_24_fu_668_p2 empty_27_fu_703_p2 add_ln86_1_fu_221_p2 add_ln86_fu_395_p2 p_mid129_fu_443_p2 p_mid131_fu_478_p2 p_mid151_fu_515_p2 p_mid165_fu_732_p2 p_mid179_fu_774_p2 add_ln88_fu_543_p2 p_mid18_fu_575_p2 p_mid110_fu_605_p2 p_mid112_fu_611_p2 p_mid114_fu_811_p2 p_mid118_fu_853_p2 add_ln98_fu_869_p2 add_ln98_1_fu_891_p2 add_ln102_fu_926_p2 add_ln90_fu_629_p2 add_ln88_1_fu_236_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2d_2_fu_439</InstName>
                    <ModuleName>conv2d_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>439</ID>
                    <BindInstances>empty_59_fu_1223_p2 empty_60_fu_976_p2 empty_62_fu_998_p2 empty_65_fu_1599_p2 empty_68_fu_1626_p2 empty_70_fu_1916_p2 empty_72_fu_1938_p2 empty_73_fu_2170_p2 empty_75_fu_2191_p2 empty_76_fu_2197_p2 empty_78_fu_2218_p2 empty_80_fu_2611_p2 empty_82_fu_2633_p2 empty_85_fu_2964_p2 empty_86_fu_2970_p2 empty_88_fu_2991_p2 empty_90_fu_3257_p2 empty_92_fu_3279_p2 empty_93_fu_3508_p2 empty_95_fu_3529_p2 empty_96_fu_3535_p2 empty_98_fu_3556_p2 empty_99_fu_1234_p2 empty_101_fu_1264_p2 empty_102_fu_1270_p2 empty_103_fu_1296_p2 empty_104_fu_1028_p2 empty_105_fu_1733_p2 empty_106_fu_1768_p2 empty_107_fu_1944_p2 empty_108_fu_1969_p2 empty_109_fu_2224_p2 empty_110_fu_2249_p2 empty_111_fu_2255_p2 empty_112_fu_2280_p2 empty_113_fu_2642_p2 empty_114_fu_2668_p2 empty_115_fu_2817_p2 empty_116_fu_2842_p2 empty_117_fu_3112_p2 empty_118_fu_3137_p2 empty_119_fu_3285_p2 empty_120_fu_3310_p2 empty_121_fu_3562_p2 empty_122_fu_3587_p2 empty_123_fu_3593_p2 empty_124_fu_3618_p2 add_ln31_20_fu_3624_p2 add_ln31_fu_1046_p2 p_mid1153_fu_1319_p2 p_mid1157_fu_1094_p2 p_mid1159_fu_1116_p2 p_mid1163_fu_1653_p2 add_ln31_1_fu_1774_p2 p_mid1167_fu_1687_p2 p_mid1171_fu_1996_p2 p_mid1173_fu_2018_p2 p_mid1175_fu_2291_p2 p_mid1177_fu_2312_p2 add_ln31_2_fu_2496_p2 p_mid1179_fu_2325_p2 p_mid1181_fu_2346_p2 p_mid1185_fu_2695_p2 p_mid1187_fu_2717_p2 p_mid1191_fu_3018_p2 add_ln31_3_fu_3143_p2 p_mid1193_fu_3031_p2 p_mid1195_fu_3052_p2 p_mid1199_fu_3337_p2 p_mid1201_fu_3359_p2 p_mid1203_fu_3634_p2 p_mid1205_fu_3655_p2 add_ln31_4_fu_3840_p2 p_mid1207_fu_3668_p2 p_mid1209_fu_3689_p2 add_ln31_5_fu_3967_p2 add_ln31_6_fu_3977_p2 add_ln31_7_fu_3907_p2 add_ln31_8_fu_3702_p2 add_ln31_9_fu_3712_p2 add_ln31_10_fu_3470_p2 add_ln31_11_fu_3153_p2 add_ln31_12_fu_3070_p2 add_ln31_13_fu_2730_p2 add_ln31_14_fu_2740_p2 add_ln31_15_fu_2562_p2 add_ln31_16_fu_2359_p2 add_ln31_17_fu_2369_p2 add_ln31_18_fu_2132_p2 add_ln31_19_fu_1784_p2 p_mid1229_fu_1369_p2 p_dup7_fu_1156_p2 p_mid1_fu_1407_p2 p_mid127_fu_1437_p2 p_mid129_fu_1450_p2 p_mid133_fu_1483_p2 p_mid135_fu_1200_p2 p_mid137_fu_1806_p2 p_mid139_fu_1848_p2 p_mid141_fu_2062_p2 p_mid143_fu_2087_p2 p_mid145_fu_2398_p2 p_mid147_fu_2423_p2 p_mid149_fu_2436_p2 p_mid151_fu_2461_p2 p_mid153_fu_2770_p2 p_mid155_fu_2796_p2 p_mid157_fu_2879_p2 p_mid159_fu_2904_p2 p_mid161_fu_3180_p2 p_mid163_fu_3205_p2 p_mid165_fu_3403_p2 p_mid167_fu_3428_p2 p_mid169_fu_3741_p2 p_mid171_fu_3766_p2 p_mid173_fu_3779_p2 p_mid175_fu_3804_p2 add_ln46_fu_1520_p2 add_ln57_fu_1715_p2 add_ln57_1_fu_1724_p2 add_ln46_1_fu_1861_p2 add_ln57_2_fu_1870_p2 add_ln57_3_fu_1552_p2 add_ln57_4_fu_1562_p2 add_ln57_5_fu_1880_p2 add_ln57_6_fu_2110_p2 add_ln57_7_fu_2119_p2 add_ln57_8_fu_2152_p2 add_ln57_9_fu_2161_p2 add_ln57_10_fu_2478_p2 add_ln57_11_fu_2487_p2 add_ln57_12_fu_2524_p2 add_ln57_13_fu_2533_p2 add_ln57_14_fu_2542_p2 add_ln57_15_fu_2546_p2 add_ln57_16_fu_2550_p2 add_ln57_17_fu_2554_p2 add_ln57_18_fu_2923_p2 add_ln57_19_fu_2933_p2 add_ln57_20_fu_3093_p2 add_ln57_21_fu_3103_p2 add_ln57_22_fu_3218_p2 add_ln57_23_fu_3227_p2 add_ln57_24_fu_3448_p2 add_ln57_25_fu_3457_p2 add_ln57_26_fu_3490_p2 add_ln57_27_fu_3499_p2 add_ln57_28_fu_3817_p2 add_ln57_29_fu_3826_p2 add_ln57_30_fu_3864_p2 add_ln57_31_fu_3873_p2 add_ln57_32_fu_3882_p2 add_ln57_33_fu_3886_p2 add_ln57_34_fu_3890_p2 add_ln57_35_fu_3894_p2 add_ln65_fu_1572_p2 add_ln33_fu_3940_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449</InstName>
                    <ModuleName>cnn_top_Pipeline_VITIS_LOOP_110_14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>449</ID>
                    <BindInstances>i_6_fu_91_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_maxpool2d_fu_455</InstName>
                    <ModuleName>maxpool2d</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>455</ID>
                    <BindInstances>empty_38_fu_247_p2 empty_39_fu_265_p2 empty_40_fu_289_p2 empty_42_fu_311_p2 empty_43_fu_317_p2 empty_45_fu_616_p2 empty_48_fu_651_p2 add_ln86_2_fu_333_p2 add_ln86_fu_345_p2 p_mid129_fu_395_p2 p_mid131_fu_421_p2 p_mid145_fu_451_p2 p_mid159_fu_680_p2 p_mid173_fu_722_p2 add_ln88_fu_487_p2 p_mid18_fu_525_p2 p_mid110_fu_745_p2 p_mid112_fu_535_p2 p_mid114_fu_776_p2 p_mid118_fu_818_p2 add_ln98_fu_834_p2 add_ln98_2_fu_856_p2 add_ln102_fu_891_p2 add_ln90_fu_553_p2 add_ln88_2_fu_559_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461</InstName>
                    <ModuleName>cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>461</ID>
                    <BindInstances>add_ln73_fu_167_p2 i_1_fu_179_p2 mac_muladd_6ns_9ns_9ns_14_4_1_U38 mac_muladd_6ns_9ns_9ns_14_4_1_U38 j_1_fu_227_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471</InstName>
                    <ModuleName>cnn_top_Pipeline_VITIS_LOOP_110_15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>471</ID>
                    <BindInstances>i_5_fu_91_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477</InstName>
                    <ModuleName>cnn_top_Pipeline_VITIS_LOOP_73_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>477</ID>
                    <BindInstances>i_3_fu_752_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>vla1_i_U vla42_i_U vla73_i_U vla104_i_U vla135_i_U vla166_i_U x_assign_U x_assign_2_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv2d_1</Name>
            <Loops>
                <VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.424</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15743</Best-caseLatency>
                    <Average-caseLatency>15743</Average-caseLatency>
                    <Worst-caseLatency>15743</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.157 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.157 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.157 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15743</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3>
                        <Name>VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3136</TripCount>
                        <Latency>15741</Latency>
                        <AbsoluteTimeLatency>0.157 ms</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>67</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2722</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2449</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_142_fu_658_p2" SOURCE="" URAM="0" VARIABLE="empty_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_143_fu_422_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="empty_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_145_fu_444_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="empty_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_146_fu_664_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="empty_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_148_fu_685_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="empty_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_149_fu_691_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="empty_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_151_fu_712_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="empty_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_152_fu_724_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_154_fu_754_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_155_fu_760_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_157_fu_790_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_158_fu_470_p2" SOURCE="" URAM="0" VARIABLE="empty_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_159_fu_1154_p2" SOURCE="" URAM="0" VARIABLE="empty_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_160_fu_1185_p2" SOURCE="" URAM="0" VARIABLE="empty_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_27_fu_1191_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_488_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid148_fu_818_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid152_fu_528_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid154_fu_550_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid156_fu_831_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid158_fu_852_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_21_fu_1196_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid160_fu_865_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid162_fu_886_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_22_fu_1413_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_23_fu_1339_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_24_fu_1206_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_25_fu_1126_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_26_fu_899_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid184_fu_937_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_dup7_fu_590_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_dup7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_968_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid19_fu_998_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid111_fu_1011_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid115_fu_1041_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid117_fu_630_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid119_fu_1228_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid121_fu_1266_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_1078_p2" SOURCE="cnn_ip/src/cnn.c:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_1136_p2" SOURCE="cnn_ip/src/cnn.c:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_1_fu_1145_p2" SOURCE="cnn_ip/src/cnn.c:54" URAM="0" VARIABLE="add_ln54_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_2_fu_1279_p2" SOURCE="cnn_ip/src/cnn.c:46" URAM="0" VARIABLE="add_ln46_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_2_fu_1288_p2" SOURCE="cnn_ip/src/cnn.c:54" URAM="0" VARIABLE="add_ln54_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_3_fu_1096_p2" SOURCE="cnn_ip/src/cnn.c:54" URAM="0" VARIABLE="add_ln54_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_4_fu_1106_p2" SOURCE="cnn_ip/src/cnn.c:54" URAM="0" VARIABLE="add_ln54_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_5_fu_1298_p2" SOURCE="cnn_ip/src/cnn.c:54" URAM="0" VARIABLE="add_ln54_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_6_fu_1308_p2" SOURCE="cnn_ip/src/cnn.c:54" URAM="0" VARIABLE="add_ln54_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_7_fu_1313_p2" SOURCE="cnn_ip/src/cnn.c:54" URAM="0" VARIABLE="add_ln54_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_8_fu_1318_p2" SOURCE="cnn_ip/src/cnn.c:54" URAM="0" VARIABLE="add_ln54_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_1116_p2" SOURCE="cnn_ip/src/cnn.c:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_1386_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="add_ln33"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_top_Pipeline_VITIS_LOOP_110_1</Name>
            <Loops>
                <VITIS_LOOP_110_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.409</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3141</Best-caseLatency>
                    <Average-caseLatency>3141</Average-caseLatency>
                    <Worst-caseLatency>3141</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.410 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.410 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.410 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3141</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_110_1>
                        <Name>VITIS_LOOP_110_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3136</TripCount>
                        <Latency>3139</Latency>
                        <AbsoluteTimeLatency>31.390 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_110_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>193</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>156</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_91_p2" SOURCE="cnn_ip/src/cnn.c:110" URAM="0" VARIABLE="i_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>maxpool2d_1</Name>
            <Loops>
                <VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.107</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>797</Best-caseLatency>
                    <Average-caseLatency>797</Average-caseLatency>
                    <Worst-caseLatency>797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.970 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.970 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.970 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>797</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3>
                        <Name>VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>795</Latency>
                        <AbsoluteTimeLatency>7.950 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>846</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1105</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_16_fu_294_p2" SOURCE="" URAM="0" VARIABLE="empty_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_18_fu_322_p2" SOURCE="" URAM="0" VARIABLE="empty_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_19_fu_346_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="empty_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_21_fu_376_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="empty_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_22_fu_382_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="empty_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_24_fu_668_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="empty_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_27_fu_703_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="empty_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_1_fu_221_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="add_ln86_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_395_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid129_fu_443_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="p_mid129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid131_fu_478_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="p_mid131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid151_fu_515_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="p_mid151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid165_fu_732_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="p_mid165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid179_fu_774_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="p_mid179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_543_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="add_ln88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid18_fu_575_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="p_mid18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid110_fu_605_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="p_mid110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid112_fu_611_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="p_mid112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid114_fu_811_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="p_mid114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid118_fu_853_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="p_mid118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_869_p2" SOURCE="cnn_ip/src/cnn.c:98" URAM="0" VARIABLE="add_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_1_fu_891_p2" SOURCE="cnn_ip/src/cnn.c:98" URAM="0" VARIABLE="add_ln98_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_926_p2" SOURCE="cnn_ip/src/cnn.c:102" URAM="0" VARIABLE="add_ln102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_629_p2" SOURCE="cnn_ip/src/cnn.c:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_1_fu_236_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="add_ln88_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2d_2</Name>
            <Loops>
                <VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.567</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28433</Best-caseLatency>
                    <Average-caseLatency>28433</Average-caseLatency>
                    <Worst-caseLatency>28433</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.284 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.284 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.284 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28433</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3>
                        <Name>VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1568</TripCount>
                        <Latency>28431</Latency>
                        <AbsoluteTimeLatency>0.284 ms</AbsoluteTimeLatency>
                        <PipelineII>18</PipelineII>
                        <PipelineDepth>226</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6254</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>6478</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_59_fu_1223_p2" SOURCE="" URAM="0" VARIABLE="empty_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_60_fu_976_p2" SOURCE="" URAM="0" VARIABLE="empty_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_62_fu_998_p2" SOURCE="" URAM="0" VARIABLE="empty_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_65_fu_1599_p2" SOURCE="" URAM="0" VARIABLE="empty_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_68_fu_1626_p2" SOURCE="" URAM="0" VARIABLE="empty_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_70_fu_1916_p2" SOURCE="" URAM="0" VARIABLE="empty_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_72_fu_1938_p2" SOURCE="" URAM="0" VARIABLE="empty_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_73_fu_2170_p2" SOURCE="" URAM="0" VARIABLE="empty_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_75_fu_2191_p2" SOURCE="" URAM="0" VARIABLE="empty_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_76_fu_2197_p2" SOURCE="" URAM="0" VARIABLE="empty_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_78_fu_2218_p2" SOURCE="" URAM="0" VARIABLE="empty_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_80_fu_2611_p2" SOURCE="" URAM="0" VARIABLE="empty_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_82_fu_2633_p2" SOURCE="" URAM="0" VARIABLE="empty_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_85_fu_2964_p2" SOURCE="" URAM="0" VARIABLE="empty_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_86_fu_2970_p2" SOURCE="" URAM="0" VARIABLE="empty_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_88_fu_2991_p2" SOURCE="" URAM="0" VARIABLE="empty_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_90_fu_3257_p2" SOURCE="" URAM="0" VARIABLE="empty_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_92_fu_3279_p2" SOURCE="" URAM="0" VARIABLE="empty_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_93_fu_3508_p2" SOURCE="" URAM="0" VARIABLE="empty_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_95_fu_3529_p2" SOURCE="" URAM="0" VARIABLE="empty_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_96_fu_3535_p2" SOURCE="" URAM="0" VARIABLE="empty_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_98_fu_3556_p2" SOURCE="" URAM="0" VARIABLE="empty_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_99_fu_1234_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_101_fu_1264_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_102_fu_1270_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_103_fu_1296_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_104_fu_1028_p2" SOURCE="" URAM="0" VARIABLE="empty_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_105_fu_1733_p2" SOURCE="" URAM="0" VARIABLE="empty_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_106_fu_1768_p2" SOURCE="" URAM="0" VARIABLE="empty_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_107_fu_1944_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_108_fu_1969_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_109_fu_2224_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_110_fu_2249_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_111_fu_2255_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_112_fu_2280_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_113_fu_2642_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_114_fu_2668_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_115_fu_2817_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_116_fu_2842_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_117_fu_3112_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_118_fu_3137_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_119_fu_3285_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_120_fu_3310_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_121_fu_3562_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_122_fu_3587_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_123_fu_3593_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_124_fu_3618_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_20_fu_3624_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_1046_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1153_fu_1319_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1157_fu_1094_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1159_fu_1116_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1163_fu_1653_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_1774_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1167_fu_1687_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1171_fu_1996_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1173_fu_2018_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1175_fu_2291_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1177_fu_2312_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_2_fu_2496_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1179_fu_2325_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1181_fu_2346_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1185_fu_2695_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1187_fu_2717_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1191_fu_3018_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_3_fu_3143_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1193_fu_3031_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1195_fu_3052_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1199_fu_3337_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1201_fu_3359_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1203_fu_3634_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1205_fu_3655_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_4_fu_3840_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1207_fu_3668_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1209_fu_3689_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_5_fu_3967_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_6_fu_3977_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_7_fu_3907_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_8_fu_3702_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_9_fu_3712_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_10_fu_3470_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_11_fu_3153_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_12_fu_3070_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_13_fu_2730_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_14_fu_2740_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_15_fu_2562_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_16_fu_2359_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_17_fu_2369_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_18_fu_2132_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_19_fu_1784_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1229_fu_1369_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_dup7_fu_1156_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_dup7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_1407_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid127_fu_1437_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid129_fu_1450_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid133_fu_1483_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid135_fu_1200_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid137_fu_1806_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid139_fu_1848_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid141_fu_2062_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid143_fu_2087_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid145_fu_2398_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid147_fu_2423_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid149_fu_2436_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid151_fu_2461_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid153_fu_2770_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid155_fu_2796_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid157_fu_2879_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid159_fu_2904_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid161_fu_3180_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid163_fu_3205_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid165_fu_3403_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid167_fu_3428_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid169_fu_3741_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid171_fu_3766_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid173_fu_3779_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid175_fu_3804_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_1520_p2" SOURCE="cnn_ip/src/cnn.c:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_1715_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_1_fu_1724_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_1861_p2" SOURCE="cnn_ip/src/cnn.c:46" URAM="0" VARIABLE="add_ln46_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_2_fu_1870_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_3_fu_1552_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_4_fu_1562_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_5_fu_1880_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_6_fu_2110_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_7_fu_2119_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_8_fu_2152_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_9_fu_2161_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_10_fu_2478_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_11_fu_2487_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_12_fu_2524_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_13_fu_2533_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_14_fu_2542_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_15_fu_2546_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_16_fu_2550_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_17_fu_2554_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_18_fu_2923_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_19_fu_2933_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_20_fu_3093_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_21_fu_3103_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_22_fu_3218_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_23_fu_3227_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_24_fu_3448_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_25_fu_3457_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_26_fu_3490_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_27_fu_3499_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_28_fu_3817_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_29_fu_3826_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_30_fu_3864_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_31_fu_3873_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_32_fu_3882_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_33_fu_3886_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_34_fu_3890_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_35_fu_3894_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_1572_p2" SOURCE="cnn_ip/src/cnn.c:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_3940_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="add_ln33"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_top_Pipeline_VITIS_LOOP_110_14</Name>
            <Loops>
                <VITIS_LOOP_110_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.409</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1573</Best-caseLatency>
                    <Average-caseLatency>1573</Average-caseLatency>
                    <Worst-caseLatency>1573</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.730 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.730 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.730 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1573</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_110_1>
                        <Name>VITIS_LOOP_110_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1568</TripCount>
                        <Latency>1571</Latency>
                        <AbsoluteTimeLatency>15.710 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_110_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>191</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>155</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_91_p2" SOURCE="cnn_ip/src/cnn.c:110" URAM="0" VARIABLE="i_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>maxpool2d</Name>
            <Loops>
                <VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.107</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>404</Best-caseLatency>
                    <Average-caseLatency>404</Average-caseLatency>
                    <Worst-caseLatency>404</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.040 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.040 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>404</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3>
                        <Name>VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>392</TripCount>
                        <Latency>402</Latency>
                        <AbsoluteTimeLatency>4.020 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>780</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1092</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_38_fu_247_p2" SOURCE="" URAM="0" VARIABLE="empty_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_39_fu_265_p2" SOURCE="" URAM="0" VARIABLE="empty_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_40_fu_289_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="empty_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_42_fu_311_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="empty_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_43_fu_317_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="empty_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_45_fu_616_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="empty_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_48_fu_651_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="empty_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_2_fu_333_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="add_ln86_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_345_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid129_fu_395_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="p_mid129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid131_fu_421_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="p_mid131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid145_fu_451_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="p_mid145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid159_fu_680_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="p_mid159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid173_fu_722_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="p_mid173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_487_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="add_ln88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid18_fu_525_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="p_mid18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid110_fu_745_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="p_mid110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid112_fu_535_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="p_mid112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid114_fu_776_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="p_mid114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid118_fu_818_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="p_mid118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_834_p2" SOURCE="cnn_ip/src/cnn.c:98" URAM="0" VARIABLE="add_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_2_fu_856_p2" SOURCE="cnn_ip/src/cnn.c:98" URAM="0" VARIABLE="add_ln98_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_891_p2" SOURCE="cnn_ip/src/cnn.c:102" URAM="0" VARIABLE="add_ln102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_553_p2" SOURCE="cnn_ip/src/cnn.c:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_2_fu_559_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="add_ln88_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2</Name>
            <Loops>
                <VITIS_LOOP_73_1_VITIS_LOOP_76_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>75279</Best-caseLatency>
                    <Average-caseLatency>75279</Average-caseLatency>
                    <Worst-caseLatency>75279</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.753 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.753 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.753 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>75279</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_73_1_VITIS_LOOP_76_2>
                        <Name>VITIS_LOOP_73_1_VITIS_LOOP_76_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>12544</TripCount>
                        <Latency>75277</Latency>
                        <AbsoluteTimeLatency>0.753 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_73_1_VITIS_LOOP_76_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>445</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_167_p2" SOURCE="cnn_ip/src/cnn.c:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="i_1_fu_179_p2" SOURCE="cnn_ip/src/cnn.c:73" URAM="0" VARIABLE="i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_73_1_VITIS_LOOP_76_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_9ns_9ns_14_4_1_U38" SOURCE="cnn_ip/src/cnn.c:73" URAM="0" VARIABLE="mul_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_73_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_9ns_9ns_14_4_1_U38" SOURCE="cnn_ip/src/cnn.c:78" URAM="0" VARIABLE="add_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="j_1_fu_227_p2" SOURCE="cnn_ip/src/cnn.c:76" URAM="0" VARIABLE="j_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_top_Pipeline_VITIS_LOOP_110_15</Name>
            <Loops>
                <VITIS_LOOP_110_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.409</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37</Best-caseLatency>
                    <Average-caseLatency>37</Average-caseLatency>
                    <Worst-caseLatency>37</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.370 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.370 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.370 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>37</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_110_1>
                        <Name>VITIS_LOOP_110_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>35</Latency>
                        <AbsoluteTimeLatency>0.350 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_110_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>181</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>156</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1" OPTYPE="add" PRAGMA="" RTLNAME="i_5_fu_91_p2" SOURCE="cnn_ip/src/cnn.c:110" URAM="0" VARIABLE="i_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_top_Pipeline_VITIS_LOOP_73_1</Name>
            <Loops>
                <VITIS_LOOP_73_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.209</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>317</Best-caseLatency>
                    <Average-caseLatency>317</Average-caseLatency>
                    <Worst-caseLatency>317</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>317</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_73_1>
                        <Name>VITIS_LOOP_73_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>315</Latency>
                        <AbsoluteTimeLatency>3.150 us</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>172</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_73_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3414</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>2105</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_752_p2" SOURCE="cnn_ip/src/cnn.c:73" URAM="0" VARIABLE="i_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.567</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>125757</Best-caseLatency>
                    <Average-caseLatency>125757</Average-caseLatency>
                    <Worst-caseLatency>125757</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.258 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.258 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.258 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>125758</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>54</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>19</UTIL_BRAM>
                    <DSP>13</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>16994</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>15</UTIL_FF>
                    <LUT>17163</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>32</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="vla1_i_U" SOURCE="cnn_ip/src/cnn.c:129" URAM="0" VARIABLE="vla1_i"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="vla42_i_U" SOURCE="cnn_ip/src/cnn.c:130" URAM="0" VARIABLE="vla42_i"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="vla73_i_U" SOURCE="cnn_ip/src/cnn.c:131" URAM="0" VARIABLE="vla73_i"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="vla104_i_U" SOURCE="cnn_ip/src/cnn.c:132" URAM="0" VARIABLE="vla104_i"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="vla135_i_U" SOURCE="cnn_ip/src/cnn.c:133" URAM="0" VARIABLE="vla135_i"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="vla166_i_U" SOURCE="cnn_ip/src/cnn.c:134" URAM="0" VARIABLE="vla166_i"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_assign_U" SOURCE="cnn_ip/src/cnn.c:135" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_assign_2_U" SOURCE="cnn_ip/src/cnn.c:136" URAM="0" VARIABLE="x_assign_2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="x" index="0" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="x_address0" name="x_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="x_ce0" name="x_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="x_q0" name="x_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="x_address1" name="x_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="x_ce1" name="x_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="x_q1" name="x_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weight0" index="1" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="weight0_address0" name="weight0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weight0_ce0" name="weight0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weight0_q0" name="weight0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weight0_address1" name="weight0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="weight0_ce1" name="weight0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="weight0_q1" name="weight0_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias0" index="2" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="bias0_address0" name="bias0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="bias0_ce0" name="bias0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="bias0_q0" name="bias0_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weight1" index="3" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="weight1_address0" name="weight1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weight1_ce0" name="weight1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weight1_q0" name="weight1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weight1_address1" name="weight1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="weight1_ce1" name="weight1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="weight1_q1" name="weight1_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias1" index="4" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="bias1_address0" name="bias1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="bias1_ce0" name="bias1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="bias1_q0" name="bias1_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weight2" index="5" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="weight2_address0" name="weight2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weight2_ce0" name="weight2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weight2_q0" name="weight2_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias2" index="6" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="bias2_address0" name="bias2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="bias2_ce0" name="bias2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="bias2_q0" name="bias2_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weight3" index="7" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="weight3_address0" name="weight3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weight3_ce0" name="weight3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weight3_q0" name="weight3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weight3_address1" name="weight3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="weight3_ce1" name="weight3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="weight3_q1" name="weight3_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias3" index="8" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="bias3_address0" name="bias3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="bias3_ce0" name="bias3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="bias3_q0" name="bias3_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="y" index="9" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="y_address0" name="y_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="y_ce0" name="y_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="y_we0" name="y_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="y_d0" name="y_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="x_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="x_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="x_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="x_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="x_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weight0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="weight0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weight0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weight0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weight0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="weight0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weight0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weight0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weight0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="weight0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>weight0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weight0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weight0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="weight0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>weight0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weight0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bias0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="bias0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bias0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bias0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bias0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="bias0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bias0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bias0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weight1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="weight1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weight1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weight1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weight1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="weight1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weight1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weight1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weight1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="weight1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>weight1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weight1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weight1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="weight1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>weight1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weight1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bias1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="bias1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bias1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bias1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bias1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="bias1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bias1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bias1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weight2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="weight2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weight2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weight2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weight2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="weight2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weight2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weight2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bias2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="bias2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bias2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bias2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bias2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="bias2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bias2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bias2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weight3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="weight3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weight3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weight3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weight3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="weight3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weight3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weight3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weight3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="weight3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>weight3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weight3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weight3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="weight3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>weight3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weight3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bias3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="bias3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bias3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bias3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bias3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="bias3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bias3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bias3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="y_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>y_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="y_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>y_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="y"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="bias0_address0">2, , </column>
                    <column name="bias0_q0">32, , </column>
                    <column name="bias1_address0">3, , </column>
                    <column name="bias1_q0">32, , </column>
                    <column name="bias2_address0">5, , </column>
                    <column name="bias2_q0">32, , </column>
                    <column name="bias3_address0">4, , </column>
                    <column name="bias3_q0">32, , </column>
                    <column name="weight0_address0">6, , </column>
                    <column name="weight0_address1">6, , </column>
                    <column name="weight0_q0">32, , </column>
                    <column name="weight0_q1">32, , </column>
                    <column name="weight1_address0">9, , </column>
                    <column name="weight1_address1">9, , </column>
                    <column name="weight1_q0">32, , </column>
                    <column name="weight1_q1">32, , </column>
                    <column name="weight2_address0">14, , </column>
                    <column name="weight2_q0">32, , </column>
                    <column name="weight3_address0">9, , </column>
                    <column name="weight3_address1">9, , </column>
                    <column name="weight3_q0">32, , </column>
                    <column name="weight3_q1">32, , </column>
                    <column name="x_address0">10, , </column>
                    <column name="x_address1">10, , </column>
                    <column name="x_q0">32, , </column>
                    <column name="x_q1">32, , </column>
                    <column name="y_address0">4, , </column>
                    <column name="y_d0">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="x">in, float const *</column>
                    <column name="weight0">in, float const *</column>
                    <column name="bias0">in, float const *</column>
                    <column name="weight1">in, float const *</column>
                    <column name="bias1">in, float const *</column>
                    <column name="weight2">in, float const *</column>
                    <column name="bias2">in, float const *</column>
                    <column name="weight3">in, float const *</column>
                    <column name="bias3">in, float const *</column>
                    <column name="y">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="x">x_address0, port, offset, </column>
                    <column name="x">x_ce0, port, , </column>
                    <column name="x">x_q0, port, , </column>
                    <column name="x">x_address1, port, offset, </column>
                    <column name="x">x_ce1, port, , </column>
                    <column name="x">x_q1, port, , </column>
                    <column name="weight0">weight0_address0, port, offset, </column>
                    <column name="weight0">weight0_ce0, port, , </column>
                    <column name="weight0">weight0_q0, port, , </column>
                    <column name="weight0">weight0_address1, port, offset, </column>
                    <column name="weight0">weight0_ce1, port, , </column>
                    <column name="weight0">weight0_q1, port, , </column>
                    <column name="bias0">bias0_address0, port, offset, </column>
                    <column name="bias0">bias0_ce0, port, , </column>
                    <column name="bias0">bias0_q0, port, , </column>
                    <column name="weight1">weight1_address0, port, offset, </column>
                    <column name="weight1">weight1_ce0, port, , </column>
                    <column name="weight1">weight1_q0, port, , </column>
                    <column name="weight1">weight1_address1, port, offset, </column>
                    <column name="weight1">weight1_ce1, port, , </column>
                    <column name="weight1">weight1_q1, port, , </column>
                    <column name="bias1">bias1_address0, port, offset, </column>
                    <column name="bias1">bias1_ce0, port, , </column>
                    <column name="bias1">bias1_q0, port, , </column>
                    <column name="weight2">weight2_address0, port, offset, </column>
                    <column name="weight2">weight2_ce0, port, , </column>
                    <column name="weight2">weight2_q0, port, , </column>
                    <column name="bias2">bias2_address0, port, offset, </column>
                    <column name="bias2">bias2_ce0, port, , </column>
                    <column name="bias2">bias2_q0, port, , </column>
                    <column name="weight3">weight3_address0, port, offset, </column>
                    <column name="weight3">weight3_ce0, port, , </column>
                    <column name="weight3">weight3_q0, port, , </column>
                    <column name="weight3">weight3_address1, port, offset, </column>
                    <column name="weight3">weight3_ce1, port, , </column>
                    <column name="weight3">weight3_q1, port, , </column>
                    <column name="bias3">bias3_address0, port, offset, </column>
                    <column name="bias3">bias3_ce0, port, , </column>
                    <column name="bias3">bias3_q0, port, , </column>
                    <column name="y">y_address0, port, offset, </column>
                    <column name="y">y_ce0, port, , </column>
                    <column name="y">y_we0, port, , </column>
                    <column name="y">y_d0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="inline" location="cnn_ip/src/cnn.c:123" status="valid" parentFunction="cnn" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

