[{"DBLP title": "Approximate Softmax Functions for Energy-Efficient Deep Neural Networks.", "DBLP authors": ["Ke Chen", "Yue Gao", "Haroon Waris", "Weiqiang Liu", "Fabrizio Lombardi"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3224011", "OA papers": [{"PaperId": "https://openalex.org/W4312554056", "PaperTitle": "Approximate Softmax Functions for Energy-Efficient Deep Neural Networks", "Year": 2022, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Nanjing University of Aeronautics and Astronautics": 4.0, "Northeastern University": 1.0}, "Authors": ["Ke Chen", "Yue Gao", "Haroon Waris", "Weiqiang Liu", "Fabrizio Lombardi"]}]}, {"DBLP title": "AxPPA: Approximate Parallel Prefix Adders.", "DBLP authors": ["Morgana Macedo Azevedo da Rosa", "Guilherme Paim", "Patr\u00edcia \u00dccker Leleu da Costa", "Eduardo Antonio Cesar da Costa", "Rafael Iankowski Soares", "Sergio Bampi"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3218021", "OA papers": [{"PaperId": "https://openalex.org/W4313250823", "PaperTitle": "AxPPA: Approximate Parallel Prefix Adders", "Year": 2022, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Universidade Federal de Pelotas": 2.0, "Universidade Federal do Rio Grande do Sul": 3.0, "Universidade Cat\u00f3lica de Pelotas": 1.0}, "Authors": ["Morgana M. A. da Rosa", "Guilherme Paim", "Patr\u00edcia \u00dccker", "Eduardo Costa", "Rafael Soares", "S\u00e9rgio Bampi"]}]}, {"DBLP title": "Low Routing Complexity Multiframe Pipelined LDPC Decoder Based on a Novel Pseudo Marginalized Min-Sum Algorithm for High Throughput Applications.", "DBLP authors": ["Henry Lopez Davila", "Tsung-Han Wu", "Shyh-Jye Jou", "Sau-Gee Chen", "Pei-Yun Tsai"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3224084", "OA papers": [{"PaperId": "https://openalex.org/W4312310054", "PaperTitle": "Low Routing Complexity Multiframe Pipelined LDPC Decoder Based on a Novel Pseudo Marginalized Min-Sum Algorithm for High Throughput Applications", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0, "National Central University": 1.0}, "Authors": ["Henry Lopez", "Tsung-Han Wu", "Shyh\u2010Jye Jou", "Sau-Gee Chen", "Pei\u2010Yun Tsai"]}]}, {"DBLP title": "List-GRAND: A Practical Way to Achieve Maximum Likelihood Decoding.", "DBLP authors": ["Syed Mohsin Abbas", "Marwan Jalaleddine", "Warren J. Gross"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3223692", "OA papers": [{"PaperId": "https://openalex.org/W4310748967", "PaperTitle": "List-GRAND: A Practical Way to Achieve Maximum Likelihood Decoding", "Year": 2022, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"McGill University": 3.0}, "Authors": ["Syed Mohsin Abbas", "Marwan Jalaleddine", "Warren J. Gross"]}]}, {"DBLP title": "Enhancing Strong PUF Security With Nonmonotonic Response Quantization.", "DBLP authors": ["Kleber Stangherlin", "Zhuanhao Wu", "Hiren D. Patel", "Manoj Sachdev"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3212271", "OA papers": [{"PaperId": "https://openalex.org/W4313467232", "PaperTitle": "Enhancing Strong PUF Security With Nonmonotonic Response Quantization", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Waterloo": 4.0}, "Authors": ["Kleber Stangherlin", "Zhuanhao Wu", "Hiren Patel", "Manoj Sachdev"]}]}, {"DBLP title": "A Twofold Clock and Voltage-Based Detection Method for Laser Logic State Imaging Attack.", "DBLP authors": ["Tasnuva Farheen", "Sourav Roy", "Shahin Tajik", "Domenic Forte"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3214724", "OA papers": [{"PaperId": "https://openalex.org/W4313467236", "PaperTitle": "A Twofold Clock and Voltage-Based Detection Method for Laser Logic State Imaging Attack", "Year": 2022, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Florida": 3.0, "Worcester Polytechnic Institute": 1.0}, "Authors": ["Tasnuva Farheen", "Sourav Roy", "Shahin Tajik", "Domenic Forte"]}]}, {"DBLP title": "Hardware-Software Co-Design of Statistical and Deep-Learning Frameworks for Wideband Sensing on Zynq System on Chip.", "DBLP authors": ["Rohith Rajesh", "Sumit Jagdish Darak", "Akshay Jain", "Shivam Chandhok", "Animesh Sharma"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3224582", "OA papers": [{"PaperId": "https://openalex.org/W4312441314", "PaperTitle": "Hardware\u2013Software Co-Design of Statistical and Deep-Learning Frameworks for Wideband Sensing on Zynq System on Chip", "Year": 2022, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indraprastha Institute of Information Technology Delhi": 2.0, "Indian Institute of Technology Delhi": 2.0, "Universit\u00e9 Grenoble Alpes": 0.5, "Institut national de recherche en informatique et en automatique": 0.5}, "Authors": ["Rohith Rajesh", "Sumit J. Darak", "Akshay Jain", "Shivam Chandhok", "Animesh Sharma"]}]}, {"DBLP title": "BitXpro: Regularity-Aware Hardware Runtime Pruning for Deep Neural Networks.", "DBLP authors": ["Hongyan Li", "Hang Lu", "Haoxuan Wang", "Shengji Deng", "Xiaowei Li"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3221732", "OA papers": [{"PaperId": "https://openalex.org/W4313250830", "PaperTitle": "BitXpro: Regularity-Aware Hardware Runtime Pruning for Deep Neural Networks", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institute of Computing Technology": 2.0, "Chinese Academy of Sciences": 2.0, "Civil Aviation Administration of China": 1.0}, "Authors": ["Hongyan Li", "Hongqian Lu", "Haoxuan Wang", "Shengji Deng", "Xiaowei Li"]}]}, {"DBLP title": "Power-Efficient VLSI Architecture of a New Class of Dyadic Gabor Wavelets for Medical Image Retrieval.", "DBLP authors": ["Aswini K. Samantaray", "Pranose J. Edavoor", "Amol D. Rahulkar"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3213186", "OA papers": [{"PaperId": "https://openalex.org/W4313465469", "PaperTitle": "Power-Efficient VLSI Architecture of a New Class of Dyadic Gabor Wavelets for Medical Image Retrieval", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Institute of Technology Goa": 2.0, "Centre for Development of Advanced Computing": 1.0}, "Authors": ["Aswini Kumar Samantaray", "Pranose J. Edavoor", "Amol D. Rahulkar"]}]}, {"DBLP title": "A Heterogeneous and Programmable Compute-In-Memory Accelerator Architecture for Analog-AI Using Dense 2-D Mesh.", "DBLP authors": ["Shubham Jain", "Hsinyu Tsai", "Ching-Tzu Chen", "Ramachandran Muralidhar", "Irem Boybat", "Martin M. Frank", "Stanislaw Wozniak", "Milos Stanisavljevic", "Praneet Adusumilli", "Pritish Narayanan", "Kohji Hosokawa", "Masatoshi Ishii", "Arvind Kumar", "Vijay Narayanan", "Geoffrey W. Burr"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3221390", "OA papers": [{"PaperId": "https://openalex.org/W4313251083", "PaperTitle": "A Heterogeneous and Programmable Compute-In-Memory Accelerator Architecture for Analog-AI Using Dense 2-D Mesh", "Year": 2022, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 7.0, "IBM Research - Almaden": 3.0, "IBM Research - Zurich": 3.0, "IBM Research - Tokyo": 2.0}, "Authors": ["Shubham Jain", "Hsinyu Tsai", "Ching-Tzu Chen", "R. Muralidhar", "Irem Boybat", "Martin M. Frank", "Stanis\u0142aw Wo\u017aniak", "Milo\u0161 Stanisavljevi\u0107", "Praneet Adusumilli", "Pritish Narayanan", "Kohji Hosokawa", "Masatoshi Ishii", "Arvind Kumar", "V. Narayanan", "Geoffrey W. Burr"]}]}, {"DBLP title": "A Low-Cost Reduced-Latency DRAM Architecture With Dynamic Reconfiguration of Row Decoder.", "DBLP authors": ["Fujun Bai", "Song Wang", "Xuerong Jia", "Yixin Guo", "Bing Yu", "Hang Wang", "Cong Lai", "Qiwei Ren", "Hongbin Sun"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3219437", "OA papers": [{"PaperId": "https://openalex.org/W4313535323", "PaperTitle": "A Low-Cost Reduced-Latency DRAM Architecture With Dynamic Reconfiguration of Row Decoder", "Year": 2022, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Xi'an UniIC Semiconductors (China)": 5.5, "Xi'an Jiaotong University": 3.5}, "Authors": ["Fujun Bai", "Song Wang", "Xuerong Jia", "Yixin Guo", "Bing Yu", "Hang Wang", "Cong Lai", "Qiwei Ren", "Hongbin Sun"]}]}, {"DBLP title": "Reliability Evaluation and Fault Tolerance Design for FPGA Implemented Reed Solomon (RS) Erasure Decoders.", "DBLP authors": ["Zhen Gao", "Jinchang Shi", "Qiang Liu", "Anees Ullah", "Pedro Reviriego"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3224137", "OA papers": [{"PaperId": "https://openalex.org/W4313250963", "PaperTitle": "Reliability Evaluation and Fault Tolerance Design for FPGA Implemented Reed Solomon (RS) Erasure Decoders", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tianjin University": 2.5, "University of Engineering and Technology Peshawar": 2.5}, "Authors": ["Zhen Gao", "Jinchang Shi", "Qiang Liu", "Anees Ullah", "Pedro Reviriego"]}]}, {"DBLP title": "Implementation of a Multipath Fully Differential OTA in 0.18-\u03bcm CMOS Process.", "DBLP authors": ["Meysam Akbari", "Safwan Mawlood Hussein", "Yasir Hashim", "Fabian Khateb", "Tomasz Kulej", "Kea-Tiong Tang"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3218741", "OA papers": [{"PaperId": "https://openalex.org/W4313535642", "PaperTitle": "Implementation of a Multipath Fully Differential OTA in 0.18-\u03bcm CMOS Process", "Year": 2022, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Kurdistan": 1.0, "Tishk International University": 2.0, "Brno University of Technology": 0.3333333333333333, "University of Defence": 0.3333333333333333, "Czech Technical University in Prague": 0.3333333333333333, "Cz\u0119stochowa University of Technology": 1.0, "National Tsing Hua University": 1.0}, "Authors": ["Meysam Akbari", "Safwan Mawlood Hussein", "Yasir Hashim", "Fabian Khateb", "Tomasz Kulej", "Kea\u2010Tiong Tang"]}]}, {"DBLP title": "A High-Speed Low-Noise Comparator With Auxiliary-Inverter-Based Common Mode-Self-Regulation for Low-Supply-Voltage SAR ADCs.", "DBLP authors": ["Lei Qiu", "Tianyi Meng", "Bingbing Yao", "Zihao Du", "Xiaohua Yuan"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3224237", "OA papers": [{"PaperId": "https://openalex.org/W4313251011", "PaperTitle": "A High-Speed Low-Noise Comparator With Auxiliary-Inverter-Based Common Mode-Self-Regulation for Low-Supply-Voltage SAR ADCs", "Year": 2022, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Tongji University": 5.0}, "Authors": ["Lei Qiu", "Tianyi Meng", "Bingbing Yao", "Zihao Du", "Xiaohua Yuan"]}]}, {"DBLP title": "Reliable Architectures for Finite Field Multipliers Using Cyclic Codes on FPGA Utilized in Classic and Post-Quantum Cryptography.", "DBLP authors": ["Alvaro Cintas Canto", "Mehran Mozaffari Kermani", "Reza Azarderakhsh"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3224357", "OA papers": [{"PaperId": "https://openalex.org/W4312366852", "PaperTitle": "Reliable Architectures for Finite Field Multipliers Using Cyclic Codes on FPGA Utilized in Classic and Post-Quantum Cryptography", "Year": 2022, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Marymount University": 1.0, "University of South Florida": 1.0, "Florida Atlantic University": 1.0}, "Authors": ["Alvaro Cintas Canto", "Mehran Mozaffari Kermani", "Reza Azarderakhsh"]}]}, {"DBLP title": "NS3K: A 3-nm Nanosheet FET Standard Cell Library Development and its Impact.", "DBLP authors": ["Taehak Kim", "Jaehoon Jeong", "Seungmin Woo", "Jeonggyu Yang", "Hyunwoo Kim", "Ahyeon Nam", "Changdong Lee", "Jinmin Seo", "Minji Kim", "Siwon Ryu", "Yoonju Oh", "Taigon Song"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3229442", "OA papers": [{"PaperId": "https://openalex.org/W4312576296", "PaperTitle": "NS3K: A 3-nm Nanosheet FET Standard Cell Library Development and its Impact", "Year": 2022, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Kyungpook National University": 12.0}, "Authors": ["Taehak Kim", "Jae Hoon Jeong", "Seungmin Woo", "Jeonggyu Yang", "Hyun Woo Kim", "Ahyeon Nam", "Changdong Lee", "Jinmin Seo", "Min\u2010Ji Kim", "Siwon Ryu", "Yoonju Oh", "Taigon Song"]}]}, {"DBLP title": "Complementary FET (CFET) Standard Cell Design for Low Parasitics and Its Impact on VLSI Prediction at 3-nm Process.", "DBLP authors": ["Eun-Bin Park", "Taigon Song"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3220339", "OA papers": [{"PaperId": "https://openalex.org/W4312992159", "PaperTitle": "Complementary FET (CFET) Standard Cell Design for Low Parasitics and Its Impact on VLSI Prediction at 3-nm Process", "Year": 2022, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Pohang University of Science and Technology": 1.0, "Kyungpook National University": 1.0}, "Authors": ["Eunbin Park", "Taigon Song"]}]}, {"DBLP title": "A 3.6-GHz Type-II Sampling PLL With a Differential Parallel-Series Double-Edge S-PD Scoring 43.1-fsRMSJitter, -258.7-dB FOM, and -75.17-dBc Reference Spur.", "DBLP authors": ["Yunbo Huang", "Yong Chen", "Bo Zhao", "Pui-In Mak", "Rui Paulo Martins"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3229342", "OA papers": [{"PaperId": "https://openalex.org/W4312887945", "PaperTitle": "A 3.6-GHz Type-II Sampling PLL With a Differential Parallel-Series Double-Edge S-PD Scoring 43.1-fs<sub>RMS</sub>Jitter, \u2212258.7-dB FOM, and \u221275.17-dBc Reference Spur", "Year": 2022, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"City University of Macau": 2.0, "University of Macau": 2.0, "Zhejiang Province Institute of Architectural Design and Research": 0.5, "Zhejiang University": 0.5}, "Authors": ["Yunbo Huang", "Yong Chen", "Bo Zhao", "Pui\u2010In Mak", "Rui P. Martins"]}]}, {"DBLP title": "A 6.0-GS/s Time-Interleaved DAC Using an Asymmetric Current-Tree Summation Network and Differential Clock Timing Calibration.", "DBLP authors": ["Yushen Fu", "Chengyu Huang", "Limeng Sun", "Weiguang Meng", "Xueqing Li", "Huazhong Yang"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3232516", "OA papers": [{"PaperId": "https://openalex.org/W4313477054", "PaperTitle": "A 6.0-GS/s Time-Interleaved DAC Using an Asymmetric Current-Tree Summation Network and Differential Clock Timing Calibration", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tsinghua University": 6.0}, "Authors": ["Yushen Fu", "Chenyu Huang", "Limeng Sun", "Weiguang Meng", "Xueqing Li", "Huazhong Yang"]}]}, {"DBLP title": "Fast Estimation of a Statistical Eye Diagram for Nonlinear High-Speed Links Based on the Minimum Required Order of the Multiple Edge Response Method.", "DBLP authors": ["Jun Wang", "Yuhuan Luo", "Wenting Guo", "Feng Wu", "Xiuqin Chu"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3225533", "OA papers": [{"PaperId": "https://openalex.org/W4312852161", "PaperTitle": "Fast Estimation of a Statistical Eye Diagram for Nonlinear High-Speed Links Based on the Minimum Required Order of the Multiple Edge Response Method", "Year": 2022, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Xidian University": 4.0}, "Authors": ["Jun Wang", "Yuhuan Luo", "Wenting Guo", "Feng Wu", "Xiuqin Chu"]}]}, {"DBLP title": "A 60-Mode High-Throughput Parallel-Processing FFT Processor for 5G/4G Applications.", "DBLP authors": ["Yifan Guo", "Zhijun Wang", "Qinzhi Hong", "Hanqing Luo", "Xin Qiu", "Liping Liang"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3227346", "OA papers": [{"PaperId": "https://openalex.org/W4313147184", "PaperTitle": "A 60-Mode High-Throughput Parallel-Processing FFT Processor for 5G/4G Applications", "Year": 2022, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Institute of Microelectronics": 1.3333333333333333, "Chinese Academy of Sciences": 1.3333333333333333, "University of Chinese Academy of Sciences": 0.3333333333333333, "Beijing University of Posts and Telecommunications": 3.0}, "Authors": ["Yifan Guo", "Zhijun Wang", "Qinzhi Hong", "Hanqing Luo", "Xin Qiu", "Liping Liang"]}]}, {"DBLP title": "A 4.5-W, 18.5-24.5-GHz GaN Power Amplifier Employing Chebyshev Matching Technique.", "DBLP authors": ["Yujia Wang", "Jincheng Zhang", "Yong Chen", "Junyan Ren", "Shunli Ma"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3225967", "OA papers": [{"PaperId": "https://openalex.org/W4312734727", "PaperTitle": "A 4.5-W, 18.5\u201324.5-GHz GaN Power Amplifier Employing Chebyshev Matching Technique", "Year": 2022, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Fudan University": 4.0, "City University of Macau": 0.5, "University of Macau": 0.5}, "Authors": ["Yujia Wang", "Jincheng Zhang", "Yong Chen", "Junyan Ren", "Shunli Ma"]}]}, {"DBLP title": "A Security-Enhanced, Charge-Pump-Free, ISO14443-A-/ISO10373-6-Compliant RFID Tag With 16.2-\u03bcW Embedded RRAM and Reconfigurable Strong PUF.", "DBLP authors": ["Qirui Ren", "Qiang Huo", "Zhisheng Chen", "Qi Gao", "Yiming Wang", "Yiming Yang", "Hao Wu", "Xiangqu Fu", "Xiaoxin Xu", "Qing Luo", "Jianfeng Gao", "Chengying Chen", "Xiaojin Zhao", "Dengyun Lei", "Xinghua Wang", "Feng Zhang", "Yong Chen", "Pui-In Mak"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3222522", "OA papers": [{"PaperId": "https://openalex.org/W4312324209", "PaperTitle": "A Security-Enhanced, Charge-Pump-Free, ISO14443-A-/ISO10373-6-Compliant RFID Tag With 16.2-\u03bcW Embedded RRAM and Reconfigurable Strong PUF", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institute of Microelectronics": 3.3333333333333335, "Chinese Academy of Sciences": 3.3333333333333335, "University of Chinese Academy of Sciences": 3.3333333333333335, "Beijing Institute of Technology": 3.0, "Xiamen University of Technology": 1.0, "Shenzhen University": 1.0, "Guangdong University of Technology": 1.0, "University of Macau": 2.0}, "Authors": ["Qirui Ren", "Qiang Huo", "Zhisheng Chen", "Qi Gao", "Yiming Wang", "Yang Yi-ming", "Hao Wu", "Xiangqu Fu", "Xiaoxin Xu", "Qing Luo", "Jianfeng Gao", "Chengying Chen", "Xiaojin Zhao", "Dengyun Lei", "Xinghua Wang", "Feng Zhang", "Yong Chen", "Pui\u2010In Mak"]}]}, {"DBLP title": "Multiple-Mode-Supporting Floating-Point FMA Unit for Deep Learning Processors.", "DBLP authors": ["Hongbing Tan", "Gan Tong", "Libo Huang", "Liquan Xiao", "Nong Xiao"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3226185", "OA papers": [{"PaperId": "https://openalex.org/W4312872667", "PaperTitle": "Multiple-Mode-Supporting Floating-Point FMA Unit for Deep Learning Processors", "Year": 2022, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National University of Defense Technology": 4.0, "Sun Yat-sen University": 1.0}, "Authors": ["Hongbing Tan", "Gan Tong", "Libo Huang", "Liquan Xiao", "Nong Xiao"]}]}, {"DBLP title": "Path Unselection for Path Delay Fault Test Generation.", "DBLP authors": ["Irith Pomeranz"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3224361", "OA papers": [{"PaperId": "https://openalex.org/W4312579761", "PaperTitle": "Path Unselection for Path Delay Fault Test Generation", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Diagnostic Test Point Insertion and Test Compaction.", "DBLP authors": ["Irith Pomeranz"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3218924", "OA papers": [{"PaperId": "https://openalex.org/W4313175581", "PaperTitle": "Diagnostic Test Point Insertion and Test Compaction", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "A Robust Integrated Power Delivery Methodology for 3-D ICs.", "DBLP authors": ["Yousef Safari", "Boris Vaisband"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3214793", "OA papers": [{"PaperId": "https://openalex.org/W4312576493", "PaperTitle": "A Robust Integrated Power Delivery Methodology for 3-D ICs", "Year": 2022, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"McGill University": 2.0}, "Authors": ["Yousef Safari", "Boris Vaisband"]}]}, {"DBLP title": "Built-In Self-Test of High-Density and Realistic ILV Layouts in Monolithic 3-D ICs.", "DBLP authors": ["Arjun Chaudhuri", "Sanmitra Banerjee", "Jinwoo Kim", "Sung Kyu Lim", "Krishnendu Chakrabarty"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3228850", "OA papers": [{"PaperId": "https://openalex.org/W4317033389", "PaperTitle": "Built-In Self-Test of High-Density and Realistic ILV Layouts in Monolithic 3-D ICs", "Year": 2023, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Duke University": 3.0, "Georgia Institute of Technology": 2.0}, "Authors": ["Arjun Chaudhuri", "Sanmitra Banerjee", "Jinwoo Kim", "Sung Kyu Lim", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "A 1.6-mW Sparse Deep Learning Accelerator for Speech Separation.", "DBLP authors": ["Chih-Chyau Yang", "Tian-Sheuan Chang"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3235760", "OA papers": [{"PaperId": "https://openalex.org/W4317038458", "PaperTitle": "A 1.6-mW Sparse Deep Learning Accelerator for Speech Separation", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Yang Ming Chiao Tung University": 1.5, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 0.5}, "Authors": ["Chih-Chyau Yang", "Tian\u2010Sheuan Chang"]}]}, {"DBLP title": "Design of DNN-Based Low-Power VLSI Architecture to Classify Atrial Fibrillation for Wearable Devices.", "DBLP authors": ["Rushik Parmar", "Meenali Janveja", "Jan Pidanic", "Gaurav Trivedi"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3236530", "OA papers": [{"PaperId": "https://openalex.org/W4317496146", "PaperTitle": "Design of DNN-Based Low-Power VLSI Architecture to Classify Atrial Fibrillation for Wearable Devices", "Year": 2023, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Indian Institute of Technology Guwahati": 3.0, "University of Pardubice": 1.0}, "Authors": ["Rushik Parmar", "Meenali Janveja", "Jan Pidani\u010d", "Gaurav Trivedi"]}]}, {"DBLP title": "Enabling a New Methodology of Neural Coding: Multiplexing Temporal Encoding in Neuromorphic Computing.", "DBLP authors": ["Honghao Zheng", "Kang Jun Bai", "Yang Yi"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3234514", "OA papers": [{"PaperId": "https://openalex.org/W4317496710", "PaperTitle": "Enabling a New Methodology of Neural Coding: Multiplexing Temporal Encoding in Neuromorphic Computing", "Year": 2023, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Virginia Tech": 2.0, "United States Air Force Research Laboratory": 1.0}, "Authors": ["Honghao Zheng", "Kangjun Bai", "Yang Yi"]}]}, {"DBLP title": "A Process-Adaptive Cell-Based Cyclic Time-to-Digital Converter Using One-Way Varactor Cells.", "DBLP authors": ["Yung-Chuan Su", "Shi-Yu Huang"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3232226", "OA papers": [{"PaperId": "https://openalex.org/W4313590984", "PaperTitle": "A Process-Adaptive Cell-Based Cyclic Time-to-Digital Converter Using One-Way Varactor Cells", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Yung-Chuan Su", "Shi\u2010Yu Huang"]}]}, {"DBLP title": "A MOS-DTMOS Implementation of Floating Memristor Emulator for High-Frequency Applications.", "DBLP authors": ["Ananda Y. R.", "Nehal Raj", "Gaurav Trivedi"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3227201", "OA papers": [{"PaperId": "https://openalex.org/W4312321320", "PaperTitle": "A MOS-DTMOS Implementation of Floating Memristor Emulator for High-Frequency Applications", "Year": 2022, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Indian Institute of Technology Guwahati": 2.0}, "Authors": ["Y. R. Ananda", "Nehal Raj", "Gaurav Trivedi"]}]}, {"DBLP title": "Blocker-Tolerant Inductor-Less Harmonic Selection Wideband Receiver Front-End for 5G Applications.", "DBLP authors": ["Nakisa Shams", "Frederic Nabki"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3223123", "OA papers": [{"PaperId": "https://openalex.org/W4312386427", "PaperTitle": "Blocker-Tolerant Inductor-Less Harmonic Selection Wideband Receiver Front-End for 5G Applications", "Year": 2022, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"\u00c9cole de Technologie Sup\u00e9rieure": 2.0}, "Authors": ["Nakisa Shams", "Fr\u00e9d\u00e9ric Nabki"]}]}, {"DBLP title": "LAMANet: A Real-Time, Machine Learning-Enhanced Approximate Message Passing Detector for Massive MIMO.", "DBLP authors": ["Stefan Brennsteiner", "Tughrul Arslan", "John S. Thompson", "Andrew C. McCormick"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3225505", "OA papers": [{"PaperId": "https://openalex.org/W4312834097", "PaperTitle": "LAMANet: A Real-Time, Machine Learning-Enhanced Approximate Message Passing Detector for Massive MIMO", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Edinburgh": 3.0}, "Authors": ["Stefan Brennsteiner", "Tughrul Arslan", "John Thompson", "A.C. McCormick"]}]}, {"DBLP title": "VLSI Design of a High-Performance Multicontext MQ Arithmetic Coder.", "DBLP authors": ["Peng Jing", "Wei Zhang", "Long Yan", "Yanyan Liu"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3234023", "OA papers": [{"PaperId": "https://openalex.org/W4313892921", "PaperTitle": "VLSI Design of a High-Performance Multicontext MQ Arithmetic Coder", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tianjin University": 2.0, "Nankai University": 1.0}, "Authors": ["Peng Jing", "Wei Zhang", "Long Yan", "Yanyan Liu"]}]}, {"DBLP title": "Streaming Dilated Convolution Engine.", "DBLP authors": ["Dionysios Filippas", "Chrysostomos Nicopoulos", "Giorgos Dimitrakopoulos"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3233882", "OA papers": [{"PaperId": "https://openalex.org/W4313887421", "PaperTitle": "Streaming Dilated Convolution Engine", "Year": 2023, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Democritus University of Thrace": 2.0, "University of Cyprus": 1.0}, "Authors": ["Dionysios Filippas", "Chrysostomos Nicopoulos", "Giorgos Dimitrakopoulos"]}]}, {"DBLP title": "Area-Efficient Parallel Multiplication Units for CNN Accelerators With Output Channel Parallelization.", "DBLP authors": ["Song-Nien Tang"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3235776", "OA papers": [{"PaperId": "https://openalex.org/W4316660865", "PaperTitle": "Area-Efficient Parallel Multiplication Units for CNN Accelerators With Output Channel Parallelization", "Year": 2023, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Chung Yuan Christian University": 1.0}, "Authors": ["Song-Nien Tang"]}]}, {"DBLP title": "A New Static Compaction of Deterministic Test Sets.", "DBLP authors": ["Stephan Eggersgl\u00fc\u00df", "Sylwester Milewski", "Janusz Rajski", "Jerzy Tyszer"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3240246", "OA papers": [{"PaperId": "https://openalex.org/W4319302805", "PaperTitle": "A New Static Compaction of Deterministic Test Sets", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Siemens (United States)": 3.0}, "Authors": ["Stephan Eggersgl\u00fc\u00df", "Sylwester Milewski", "Janusz Rajski", "Jerzy Tyszer"]}]}, {"DBLP title": "Sharing of Compressed Tests Among Logic Blocks.", "DBLP authors": ["Irith Pomeranz"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3244804", "OA papers": [{"PaperId": "https://openalex.org/W4321484240", "PaperTitle": "Sharing of Compressed Tests Among Logic Blocks", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "A Power-Proportional, Dual-Bandwidth, and Constant-Delay Receiver Front-End for Energy-Efficient Dual-Rate Optical Links.", "DBLP authors": ["Abdullah Ibn Abbas", "Xiangdong Jia", "Glenn E. R. Cowan"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3238286", "OA papers": [{"PaperId": "https://openalex.org/W4319998019", "PaperTitle": "A Power-Proportional, Dual-Bandwidth, and Constant-Delay Receiver Front-End for Energy-Efficient Dual-Rate Optical Links", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Concordia University": 3.0}, "Authors": ["Abdullah Ibn Abbas", "Xiangdong Jia", "Glenn Cowan"]}]}, {"DBLP title": "Energy-Efficient Multiple Network-on-Chip Architecture With Bandwidth Expansion.", "DBLP authors": ["Wu Zhou", "Yiming Ouyang", "Dongyu Xu", "Zhengfeng Huang", "Huaguo Liang", "Xiaoqing Wen"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3244859", "OA papers": [{"PaperId": "https://openalex.org/W4321484052", "PaperTitle": "Energy-Efficient Multiple Network-on-Chip Architecture With Bandwidth Expansion", "Year": 2023, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Hefei University of Technology": 5.0, "Kyushu Institute of Technology": 1.0}, "Authors": ["Wu Zhou", "Yiming Ouyang", "Dongyu Xu", "Zhengfeng Huang", "Huaguo Liang", "Xiaoqing Wen"]}]}, {"DBLP title": "Scalable Hierarchical Instruction Cache for Ultralow-Power Processors Clusters.", "DBLP authors": ["Jie Chen", "Igor Loi", "Eric Flamand", "Giuseppe Tagliavini", "Luca Benini", "Davide Rossi"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3228336", "OA papers": [{"PaperId": "https://openalex.org/W4321366659", "PaperTitle": "Scalable Hierarchical Instruction Cache for Ultralow-Power Processors Clusters", "Year": 2023, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Bologna": 3.5, "Greenerwave (France)": 2.5}, "Authors": ["Jie Chen", "Igor Loi", "\u00c9ric Flamand", "Giuseppe Tagliavini", "Luca Benini", "Davide Rossi"]}]}, {"DBLP title": "Sense: Model-Hardware Codesign for Accelerating Sparse CNNs on Systolic Arrays.", "DBLP authors": ["Wenhao Sun", "Deng Liu", "Zhiwei Zou", "Wendi Sun", "Song Chen", "Yi Kang"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3241933", "OA papers": [{"PaperId": "https://openalex.org/W4320712936", "PaperTitle": "Sense: Model-Hardware Codesign for Accelerating Sparse CNNs on Systolic Arrays", "Year": 2023, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Science and Technology of China": 6.0}, "Authors": ["Wenhao Sun", "Deng Liu", "Zhiwei Zou", "Wendi Sun", "Song Chen", "Yi Kang"]}]}, {"DBLP title": "Vina-FPGA: A Hardware-Accelerated Molecular Docking Tool With Fixed-Point Quantization and Low-Level Parallelism.", "DBLP authors": ["Ming Ling", "Qingde Lin", "Ruiqi Chen", "Haimeng Qi", "Mengru Lin", "Yanxiang Zhu", "Jiansheng Wu"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3217275", "OA papers": [{"PaperId": "https://openalex.org/W4312669283", "PaperTitle": "Vina-FPGA: A Hardware-Accelerated Molecular Docking Tool With Fixed-Point Quantization and Low-Level Parallelism", "Year": 2022, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Southeast University": 3.0, "Fudan University": 1.0, "Nanjing University of Posts and Telecommunications": 1.0}, "Authors": ["Ming Ling", "Qingde Lin", "Ruiqi Chen", "Haimeng Qi", "Mengru Lin", "Yanxiang Zhu", "Jiansheng Wu"]}]}, {"DBLP title": "A High-Throughput Hardware Design for the AV1 Decoder Intraprediction.", "DBLP authors": ["Jones William Goebel", "Luciano Volcan Agostini", "Bruno Zatt", "Marcelo Schiavon Porto"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3239388", "OA papers": [{"PaperId": "https://openalex.org/W4318832869", "PaperTitle": "A High-Throughput Hardware Design for the AV1 Decoder Intraprediction", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universidade Federal de Pelotas": 4.0}, "Authors": ["Jones Goebel", "Luciano Agostini", "Bruno Zatt", "Marcelo Porto"]}]}, {"DBLP title": "A 10-Gb/s Inductorless Low-Power TIA With a 400-fF Low-Speed Avalanche Photodiode Realized in CMOS Process.", "DBLP authors": ["Haofan Ding", "Haiyan Dai", "Xin Hong", "Deyan Chen", "Junyuan Wu", "Jinghu Li", "Zhicong Luo"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3237801", "OA papers": [{"PaperId": "https://openalex.org/W4320170214", "PaperTitle": "A 10-Gb/s Inductorless Low-Power TIA With a 400-fF Low-Speed Avalanche Photodiode Realized in CMOS Process", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Fujian Agriculture and Forestry University": 5.5, "Zhejiang University": 1.0, "Fujian Academy of Agricultural Sciences": 0.5}, "Authors": ["Haofan Ding", "Haiyan Dai", "Xin Hong", "Deyan Chen", "Junyuan Wu", "Jinghu Li", "Zhicong Luo"]}]}, {"DBLP title": "High Restore Yield NVSRAM Structures With Dual Complementary RRAM Devices for High-Speed Applications.", "DBLP authors": ["Zhiting Lin", "Min Chen", "Peng Sun", "Xiulong Wu", "Qiang Zhao", "Wenjuan Lu", "Chunyu Peng"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3242300", "OA papers": [{"PaperId": "https://openalex.org/W4320712812", "PaperTitle": "High Restore Yield NVSRAM Structures With Dual Complementary RRAM Devices for High-Speed Applications", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Anhui University": 7.0}, "Authors": ["Zhiting Lin", "Chen Min", "Peng Sun", "Xiulong Wu", "Qiang Zhao", "Wenjuan Lu", "Chunyu Peng"]}]}, {"DBLP title": "A Variation-Aware MTJ Store Energy Estimation Model for Edge Devices With Verify-and-Retryable Nonvolatile Flip-Flops.", "DBLP authors": ["Aika Kamei", "Hideharu Amano", "Takuya Kojima", "Daiki Yokoyama", "Kimiyoshi Usami", "Keizo Hiraga", "Kenta Suzuki", "Kazuhiro Bessho"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3237794", "OA papers": [{"PaperId": "https://openalex.org/W4320015774", "PaperTitle": "A Variation-Aware MTJ Store Energy Estimation Model for Edge Devices With Verify-and-Retryable Nonvolatile Flip-Flops", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Keio University": 2.0, "The University of Tokyo": 1.0, "Shibaura Institute of Technology": 2.0}, "Authors": ["Aika Kamei", "Hideharu Amano", "Takuya Kojima", "Daiki Yokoyama", "Kimiyoshi Usami", "Keizo Hiraga", "Kenta Suzuki", "Kazuhiro Bessho"]}]}, {"DBLP title": "A Framework for Reliability Analysis of Combinational Circuits Using Approximate Bayesian Inference.", "DBLP authors": ["Shivani Bathla", "Vinita Vasudevan"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3237885", "OA papers": [{"PaperId": "https://openalex.org/W4319998077", "PaperTitle": "A Framework for Reliability Analysis of Combinational Circuits Using Approximate Bayesian Inference", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Indian Institute of Technology Madras": 2.0}, "Authors": ["Shivani Bathla", "V. Vasudevan"]}]}, {"DBLP title": "Exposing Reliability Degradation and Mitigation in Approximate DNNs Under Permanent Faults.", "DBLP authors": ["Ayesha Siddique", "Khaza Anuarul Hoque"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3238907", "OA papers": [{"PaperId": "https://openalex.org/W4320002709", "PaperTitle": "Exposing Reliability Degradation and Mitigation in Approximate DNNs Under Permanent Faults", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Missouri": 2.0}, "Authors": ["Ayesha Siddique", "Khaza Anuarul Hoque"]}]}, {"DBLP title": "A Single-TSV and Single-DCDL Approach for Skew Compensation of Multi-Dies Clock Synchronization in 3-D-ICs.", "DBLP authors": ["Yang Ge", "Tejinder Singh Sandhu", "Dmitri V. Truhachev", "Kamal El-Sankary"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3244489", "OA papers": [{"PaperId": "https://openalex.org/W4321484263", "PaperTitle": "A Single-TSV and Single-DCDL Approach for Skew Compensation of Multi-Dies Clock Synchronization in 3-D-ICs", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Dalhousie University": 4.0}, "Authors": ["Yang Ge", "Tejinder Singh Sandhu", "Dmitri Truhachev", "Kamal El\u2010Sankary"]}]}, {"DBLP title": "TSV Built-In Self-Repair Architecture for Improving the Yield and Reliability of HBM.", "DBLP authors": ["Youngkwang Lee", "Donghyun Han", "Sungho Kang"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3248042", "OA papers": [{"PaperId": "https://openalex.org/W4322727956", "PaperTitle": "TSV Built-In Self-Repair Architecture for Improving the Yield and Reliability of HBM", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Yonsei University": 3.0}, "Authors": ["Youngkwang Lee", "Donghyun Han", "Sungho Kang"]}]}, {"DBLP title": "Page Type-Aware Data Migration Technique for Read Disturb Management of NAND Flash Memory.", "DBLP authors": ["Sangwoo Han", "Minjung Cho", "Gi Lee", "Eui-Young Chung"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3240172", "OA papers": [{"PaperId": "https://openalex.org/W4319341646", "PaperTitle": "Page Type-Aware Data Migration Technique for Read Disturb Management of NAND Flash Memory", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Yonsei University": 4.0}, "Authors": ["Sangwoo Han", "Minjung Cho", "Gi Lee", "Eui-Young Chung"]}]}, {"DBLP title": "COPMA: Compact and Optimized Polynomial Multiplier Accelerator for High-Performance Implementation of LWR-Based PQC.", "DBLP authors": ["Pengzhou He", "Yazheng Tu", "Tianyou Bao", "Leonel Sousa", "Jiafeng Xie"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3242640", "OA papers": [{"PaperId": "https://openalex.org/W4321366692", "PaperTitle": "COPMA: Compact and Optimized Polynomial Multiplier Accelerator for High-Performance Implementation of LWR-Based PQC", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Villanova University": 4.0, "University of Lisbon": 1.0}, "Authors": ["Pengzhou He", "Yazheng Tu", "Tianyou Bao", "Leonel Sousa", "Jiafeng Xie"]}]}, {"DBLP title": "Test Data Compression for Transparent-Scan Sequences.", "DBLP authors": ["Irith Pomeranz"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3240505", "OA papers": [{"PaperId": "https://openalex.org/W4319302642", "PaperTitle": "Test Data Compression for Transparent-Scan Sequences", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "An Improved MOS Self-Biased Ring Amplifier and Modified Auto-Zeroing Scheme.", "DBLP authors": ["Kexu Chen", "Di Li", "Dongdong Chen", "Changchun Chai"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3242821", "OA papers": [{"PaperId": "https://openalex.org/W4320712921", "PaperTitle": "An Improved MOS Self-Biased Ring Amplifier and Modified Auto-Zeroing Scheme", "Year": 2023, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Xidian University": 4.0}, "Authors": ["Kexu Chen", "Di Li", "Dongdong Chen", "Changchun Chai"]}]}, {"DBLP title": "Eliminating Minimum Implant Area Violations With Design Quality Preservation.", "DBLP authors": ["Eunsol Jeong", "Taewhan Kim", "Heechun Park"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2022.3225551", "OA papers": [{"PaperId": "https://openalex.org/W4312822713", "PaperTitle": "Eliminating Minimum Implant Area Violations With Design Quality Preservation", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Seoul National University": 2.0, "Kookmin University": 1.0}, "Authors": ["Eunsol Jeong", "Taewhan Kim", "Heechun Park"]}]}, {"DBLP title": "A Speculative Divide-and-Conquer Optimization Method for Large Analog/Mixed-Signal Circuits: A High-Speed FFE SST Transmitter Example.", "DBLP authors": ["Kwangmin Kim", "Hyoseok Song", "Byeongcheol Lee", "Byungsub Kim"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3251946", "OA papers": [{"PaperId": "https://openalex.org/W4360930396", "PaperTitle": "A Speculative Divide-and-Conquer Optimization Method for Large Analog/Mixed-Signal Circuits: A High-Speed FFE SST Transmitter Example", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Pohang University of Science and Technology": 3.5, "Yonsei University": 0.5}, "Authors": ["Kwangmin Kim", "Hyoseok Song", "Byeongcheol Lee", "Byungsub Kim"]}]}, {"DBLP title": "A 5-V Switch for Analog Multiplexers With 2.5-V Transistors in 28-nm CMOS Technology.", "DBLP authors": ["Giuseppe E. Biccario", "Oleg Vitrenko", "Roberto Nonis", "Stefano D'Amico"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3240002", "OA papers": [{"PaperId": "https://openalex.org/W4319342009", "PaperTitle": "A 5-V Switch for Analog Multiplexers With 2.5-V Transistors in 28-nm CMOS Technology", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Infineon Technologies (Austria)": 1.0}, "Authors": ["Giuseppe E. Biccario", "Oleg Vitrenko", "Roberto Nonis", "S. D\u2019Amico"]}]}, {"DBLP title": "An OOK and Binary FSK Reconfigurable Dual-Band Noncoherent IR-UWB Receiver Supporting Ternary Signaling.", "DBLP authors": ["Nakisa Shams", "Amin Pourvali Kakhki", "Morteza Nabavi", "Frederic Nabki"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3248486", "OA papers": [{"PaperId": "https://openalex.org/W4323065851", "PaperTitle": "An OOK and Binary FSK Reconfigurable Dual-Band Noncoherent IR-UWB Receiver Supporting Ternary Signaling", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"\u00c9cole de Technologie Sup\u00e9rieure": 3.0, "Polytechnique Montr\u00e9al": 1.0}, "Authors": ["Nakisa Shams", "Amin Pourvali Kakhki", "Morteza Nabavi", "Fr\u00e9d\u00e9ric Nabki"]}]}, {"DBLP title": "A Reconfigurable Multiple Transform Selection Architecture for VVC.", "DBLP authors": ["Zhijian Hao", "Heming Sun", "Guoqing Xiang", "Peng Zhang", "Xiaoyang Zeng", "Yibo Fan"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3245291", "OA papers": [{"PaperId": "https://openalex.org/W4321484006", "PaperTitle": "A Reconfigurable Multiple Transform Selection Architecture for VVC", "Year": 2023, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Fudan University": 3.0, "Waseda University": 0.5, "Japan Science and Technology Agency": 0.5, "Peking University": 2.0}, "Authors": ["Zhijian Hao", "Heming Sun", "Guoqing Xiang", "Peng Zhang", "Xiaoyang Zeng", "Yibo Fan"]}]}, {"DBLP title": "Fast Performance Analysis for NoCs With Weighted Round-Robin Arbitration and Finite Buffers.", "DBLP authors": ["Sumit K. Mandal", "Shruti Yadav Narayana", "Raid Ayoub", "Michael Kishinevsky", "Ahmed Abousamra", "\u00dcmit Y. Ogras"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3250662", "OA papers": [{"PaperId": "https://openalex.org/W4327662919", "PaperTitle": "Fast Performance Analysis for NoCs With Weighted Round-Robin Arbitration and Finite Buffers", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Wisconsin\u2013Madison": 2.5, "Indian Institute of Science Bangalore": 0.5, "Intel (United States)": 3.0}, "Authors": ["Sumit K. Mandal", "Shruti Yadav Narayana", "Raid Ayoub", "Michael Kishinevsky", "Ahmed Abousamra", "\u00dcmit Y. Ogras"]}]}, {"DBLP title": "A Reliable and High-Speed 6T Compute-SRAM Design With Dual-Split-VDD Assist and Bitline Leakage Compensation.", "DBLP authors": ["Yuqi Wang", "Shen Zhang", "Yifei Li", "Jian Chen", "Wenfeng Zhao", "Yajun Ha"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3243027", "OA papers": [{"PaperId": "https://openalex.org/W4320713092", "PaperTitle": "A Reliable and High-Speed 6T Compute-SRAM Design With Dual-Split-<i>V</i> <sub>DD</sub> Assist and Bitline Leakage Compensation", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ShanghaiTech University": 5.0, "Binghamton University": 1.0}, "Authors": ["Yuqi Wang", "Shen Zhang", "Yifei Li", "Jian Chen", "Wenfeng Zhao", "Yajun Ha"]}]}, {"DBLP title": "An Efficient Massive MIMO Detector Based on Approximate Expectation Propagation.", "DBLP authors": ["Yangyang Chen", "Suwen Song", "Zhongfeng Wang", "Jun Lin"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3255234", "OA papers": [{"PaperId": "https://openalex.org/W4353004536", "PaperTitle": "An Efficient Massive MIMO Detector Based on Approximate Expectation Propagation", "Year": 2023, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Nanjing University": 4.0}, "Authors": ["Yangyang Chen", "Suwen Song", "Zhongfeng Wang", "Jun Lin"]}]}, {"DBLP title": "Energy-Efficient Wide-Range Level Shifter With a Logic Error Detection Circuit.", "DBLP authors": ["Jihwan Park", "Hanwool Jeong"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3244569", "OA papers": [{"PaperId": "https://openalex.org/W4321484049", "PaperTitle": "Energy-Efficient Wide-Range Level Shifter With a Logic Error Detection Circuit", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Kwangwoon University": 2.0}, "Authors": ["Jihwan Park", "Hanwool Jeong"]}]}, {"DBLP title": "Low-Power Redundant-Transition-Free TSPC Dual-Edge-Triggering Flip-Flop Using Single-Transistor-Clocked Buffer.", "DBLP authors": ["Zisong Wang", "Peiyi Zhao", "Tom Springer", "Congyi Zhu", "Jaccob Mau", "Andrew Wells", "Yinshui Xia", "Lingli Wang"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3251286", "OA papers": [{"PaperId": "https://openalex.org/W4323797080", "PaperTitle": "Low-Power Redundant-Transition-Free TSPC Dual-Edge-Triggering Flip-Flop Using Single-Transistor-Clocked Buffer", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Irvine": 0.5, "Samueli Institute": 0.5, "Chapman University": 4.0, "Nanjing University": 1.0, "Ningbo University": 1.0, "Shanghai Fudan Microelectronics (China)": 0.5, "Fudan University": 0.5}, "Authors": ["Zisong Wang", "Peiyi Zhao", "Tom Springer", "Congyi Zhu", "Jaccob Mau", "Andrew Wells", "Yinshui Xia", "Lingli Wang"]}]}, {"DBLP title": "Performance Screening Using Functional Path Ring Oscillators.", "DBLP authors": ["Tobias Kilian", "Daniel Tille", "Martin Huch", "Markus Hanel", "Ulf Schlichtmann"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3252471", "OA papers": [{"PaperId": "https://openalex.org/W4324116709", "PaperTitle": "Performance Screening Using Functional Path Ring Oscillators", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Infineon Technologies (Germany)": 3.0, "Technical University of Munich": 2.0}, "Authors": ["Tobias Kilian", "Daniel Tille", "Martin Huch", "Markus Hanel", "Ulf Schlichtmann"]}]}, {"DBLP title": "An Efficient NVM-Based Architecture for Intermittent Computing Under Energy Constraints.", "DBLP authors": ["SatyaJaswanth Badri", "Mukesh Saini", "Neeraj Goel"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3266555", "OA papers": [{"PaperId": "https://openalex.org/W4366957389", "PaperTitle": "An Efficient NVM-Based Architecture for Intermittent Computing Under Energy Constraints", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Ropar": 3.0}, "Authors": ["SatyaJaswanth Badri", "Mukesh Saini", "Neeraj Goel"]}]}, {"DBLP title": "ACBN: Approximate Calculated Batch Normalization for Efficient DNN On-Device Training Processor.", "DBLP authors": ["Baoting Li", "Hang Wang", "Fujie Luo", "Xuchong Zhang", "Hongbin Sun", "Nanning Zheng"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3262787", "OA papers": [{"PaperId": "https://openalex.org/W4362689902", "PaperTitle": "ACBN: Approximate Calculated Batch Normalization for Efficient DNN On-Device Training Processor", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Xi'an Jiaotong University": 6.0}, "Authors": ["Baoting Li", "Hang Wang", "Fujie Luo", "Xuchong Zhang", "Hongbin Sun", "Nanning Zheng"]}]}, {"DBLP title": "A Real-Time Object Detection Processor With xnor-Based Variable-Precision Computing Unit.", "DBLP authors": ["Wonjae Lee", "Kukbyung Kim", "Woohyun Ahn", "Jinho Kim", "Dongsuk Jeon"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3257198", "OA papers": [{"PaperId": "https://openalex.org/W4352977791", "PaperTitle": "A Real-Time Object Detection Processor With xnor-Based Variable-Precision Computing Unit", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Advanced Institute of Convergence Technology": 2.0, "Seoul National University": 2.0, "Hanwha Solutions (South Korea)": 1.0}, "Authors": ["Wonjae Lee", "Kukbyung Kim", "Woohyun Ahn", "Jinho Kim", "Dongsuk Jeon"]}]}, {"DBLP title": "Time-Domain Multiply-Accumulate Unit.", "DBLP authors": ["Pedro Sartori Locatelli", "Dalton Martini Colombo", "Kamal El-Sankary"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3266743", "OA papers": [{"PaperId": "https://openalex.org/W4366957274", "PaperTitle": "Time-Domain Multiply\u2013Accumulate Unit", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Universidade Federal de Minas Gerais": 2.0, "Dalhousie University": 1.0}, "Authors": ["Pedro Sartori Locatelli", "Dalton Martini Colombo", "Kamal El\u2010Sankary"]}]}, {"DBLP title": "A Fully Digital SRAM-Based Four-Layer In-Memory Computing Unit Achieving Multiplication Operations and Results Store.", "DBLP authors": ["Zhiting Lin", "Shaoying Zhang", "Qian Jin", "Jianping Xia", "Yunwei Liu", "Kefeng Yu", "Jian Zheng", "Xiaoming Xu", "Xing Fan", "Ke Li", "Zhongzhen Tong", "Xiulong Wu", "Wenjuan Lu", "Chunyu Peng", "Qiang Zhao"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3266651", "OA papers": [{"PaperId": "https://openalex.org/W4367146866", "PaperTitle": "A Fully Digital SRAM-Based Four-Layer In-Memory Computing Unit Achieving Multiplication Operations and Results Store", "Year": 2023, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Anhui University": 14.0, "Beihang University": 1.0}, "Authors": ["Zhiting Lin", "Shaoying Zhang", "Qian Jin", "Jianping Xia", "Yunwei Liu", "Kefeng Yu", "Jian Zheng", "Xiao\u2010Ming Xu", "Xing Fan", "Ke Li", "Zhongzhen Tong", "Xiulong Wu", "Wenjuan Lu", "Chunyu Peng", "Qiang Zhao"]}]}, {"DBLP title": "Application Mapping Onto Manycore Processor Architectures Using Active Search Framework.", "DBLP authors": ["Ramesh Sambangi", "Arun Sammit Pandey", "Kanchan Manna", "Sudipta Mahapatra", "Santanu Chattopadhyay"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3239850", "OA papers": [{"PaperId": "https://openalex.org/W4318953338", "PaperTitle": "Application Mapping Onto Manycore Processor Architectures Using Active Search Framework", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Indian Institute of Technology Kharagpur": 4.0, "Birla Institute of Technology and Science, Pilani - Goa Campus": 1.0}, "Authors": ["Ramesh Sambangi", "Arun Sammit Pandey", "Kanchan Manna", "Sudipta Mahapatra", "Santanu Chattopadhyay"]}]}, {"DBLP title": "Memory Bandwidth Efficient Design for Super-Resolution Accelerators With Structure Adaptive Fusion and Channel-Aware Addressing.", "DBLP authors": ["An-Jung Huang", "Jo-Hsuan Hung", "Tian-Sheuan Chang"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3253803", "OA papers": [{"PaperId": "https://openalex.org/W4324290984", "PaperTitle": "Memory Bandwidth Efficient Design for Super-Resolution Accelerators With Structure Adaptive Fusion and Channel-Aware Addressing", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["An-Jung Huang", "Jo-Hsuan Hung", "Tian\u2010Sheuan Chang"]}]}, {"DBLP title": "Hybrid Protection of Digital FIR Filters.", "DBLP authors": ["Levent Aksoy", "Quang-Linh Nguyen", "Felipe Almeida", "Jaan Raik", "Marie-Lise Flottes", "Sophie Dupuis", "Samuel Pagliarini"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3253641", "OA papers": [{"PaperId": "https://openalex.org/W4324290864", "PaperTitle": "Hybrid Protection of Digital FIR Filters", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tallinn University of Technology": 4.0, "STMicroelectronics (France)": 1.0, "Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier": 0.6666666666666666, "Universit\u00e9 de Montpellier": 0.6666666666666666, "Centre National de la Recherche Scientifique": 0.6666666666666666}, "Authors": ["Levent Aksoy", "Quang-Linh Nguyen", "Felipe Almeida", "Jaan Raik", "Marie-Lise Flottes", "Sophie Dupuis", "Samuel Pagliarini"]}]}, {"DBLP title": "Robust Security of Hardware Accelerators Using Protein Molecular Biometric Signature and Facial Biometric Encryption Key.", "DBLP authors": ["Anirban Sengupta", "Rahul Chaurasia", "Aditya Anshul"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3265559", "OA papers": [{"PaperId": "https://openalex.org/W4366308778", "PaperTitle": "Robust Security of Hardware Accelerators Using Protein Molecular Biometric Signature and Facial Biometric Encryption Key", "Year": 2023, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Indian Institute of Technology Indore": 3.0}, "Authors": ["Anirban Sengupta", "Rahul Chaurasia", "Aditya Anshul"]}]}, {"DBLP title": "12-nm Stable Pre-Amplifier Physical Unclonable Function With Self-Destruct Capability.", "DBLP authors": ["Eric Hunt-Schroeder", "Tian Xia"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3244860", "OA papers": [{"PaperId": "https://openalex.org/W4321484007", "PaperTitle": "12-nm Stable Pre-Amplifier Physical Unclonable Function With Self-Destruct Capability", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Vermont": 2.0}, "Authors": ["Eric Hunt-Schroeder", "Tian Xia"]}]}, {"DBLP title": "A 5.4-Gb/s, 0.57-pJ/bit, Single-Loop Referenceless CDR With an Unlimited Bilateral Frequency Detection Scheme.", "DBLP authors": ["Woojung Kim", "Woojin Hong", "Jae Joon Kim", "Myunghee Lee"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3266352", "OA papers": [{"PaperId": "https://openalex.org/W4367276635", "PaperTitle": "A 5.4-Gb/s, 0.57-pJ/bit, Single-Loop Referenceless CDR With an Unlimited Bilateral Frequency Detection Scheme", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Ulsan National Institute of Science and Technology": 2.5, "Samsung (South Korea)": 0.5}, "Authors": ["Woojung Kim", "Woojin Hong", "Jae Joon Kim", "Myunghee Lee"]}]}, {"DBLP title": "Edge Word-Line Reliability Problem in 3-D NAND Flash Memory: Observations, Analysis, and Solutions.", "DBLP authors": ["Debao Wei", "Hua Feng", "Ming Liu", "Yu Song", "Zhelong Piao", "Cong Hu", "Liyan Qiao"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3249183", "OA papers": [{"PaperId": "https://openalex.org/W4361982787", "PaperTitle": "Edge Word-Line Reliability Problem in 3-D NAND Flash Memory: Observations, Analysis, and Solutions", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Harbin Institute of Technology": 5.0, "Guilin University of Electronic Technology": 1.0}, "Authors": ["Debao Wei", "Hua Feng", "Ming Liu", "Yu Song", "Zhelong Piao", "Cong Hu", "Liyan Qiao"]}]}, {"DBLP title": "Signal and Power Integrity IO Buffer Modeling Under Separate Power and Ground Supply Voltage Variation of the Input and Output Stages.", "DBLP authors": ["Malek Souilem", "Nawel Zgolli", "Telmo Reis Cunha", "Wael Dghais", "Belgacem Hamdi"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3244144", "OA papers": [{"PaperId": "https://openalex.org/W4322706953", "PaperTitle": "Signal and Power Integrity IO Buffer Modeling Under Separate Power and Ground Supply Voltage Variation of the Input and Output Stages", "Year": 2023, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Sousse": 3.0, "National Engineering School of Tunis": 1.0, "Instituto de Telecomunica\u00e7\u00f5es": 0.5, "University of Aveiro": 0.5}, "Authors": ["Malek Souilem", "Nawel Zgolli", "Telmo R. Cunha", "Wael Dghais", "Belgacem Hamdi"]}]}, {"DBLP title": "A Novel Two-Stage Timing Mismatch Calibration Technique for Time-Interleaved ADCs.", "DBLP authors": ["Zhifei Lu", "Wei Zhang", "He Tang", "Xizhu Peng"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3235393", "OA papers": [{"PaperId": "https://openalex.org/W4318953224", "PaperTitle": "A Novel Two-Stage Timing Mismatch Calibration Technique for Time-Interleaved ADCs", "Year": 2023, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Electronic Science and Technology of China": 4.0}, "Authors": ["Zhifei Lu", "Wei Zhang", "He Tang", "Xizhu Peng"]}]}, {"DBLP title": "LEAP: Lightweight and Efficient Accelerator for Sparse Polynomial Multiplication of HQC.", "DBLP authors": ["Yazheng Tu", "Pengzhou He", "\u00c7etin Kaya Ko\u00e7", "Jiafeng Xie"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3246923", "OA papers": [{"PaperId": "https://openalex.org/W4324116664", "PaperTitle": "LEAP: Lightweight and Efficient Accelerator for Sparse Polynomial Multiplication of HQC", "Year": 2023, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Villanova University": 3.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Yazheng Tu", "Pengzhou He", "\u00c7etin Kaya Ko\u00e7", "Jiafeng Xie"]}]}, {"DBLP title": "A High-Performance Dual-Context MQ Encoder Architecture Based on Extended Lookup Table.", "DBLP authors": ["Zhuolun Wu", "Wei Zhang", "Peng Jing", "Yanyan Liu"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3249244", "OA papers": [{"PaperId": "https://openalex.org/W4327808053", "PaperTitle": "A High-Performance Dual-Context MQ Encoder Architecture Based on Extended Lookup Table", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tianjin University": 3.0, "Nankai University": 1.0}, "Authors": ["Zhuolun Wu", "Wei Zhang", "Peng Jing", "Yanyan Liu"]}]}, {"DBLP title": "A Time-Domain Reconfigurable Second-Order Noise Shaping ADC With Single Fan-Out Gated Delay Cells.", "DBLP authors": ["Zhe Yu", "Yuhua Liang", "Haotian Lan", "Li Chen", "Jiajun Song", "Shida Song", "Zhangming Zhu"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3262238", "OA papers": [{"PaperId": "https://openalex.org/W4362500660", "PaperTitle": "A Time-Domain Reconfigurable Second-Order Noise Shaping ADC With Single Fan-Out Gated Delay Cells", "Year": 2023, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Xidian University": 7.0}, "Authors": ["Zhe Yu", "Yuhua Liang", "Haotian Lan", "Li Chen", "Jiajun Song", "Shida Song", "Zhangming Zhu"]}]}, {"DBLP title": "Single Exact Single Approximate Adders and Single Exact Dual Approximate Adders.", "DBLP authors": ["Chandan Kumar Jha", "Ankita Nandi", "Joycee Mekie"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3268275", "OA papers": [{"PaperId": "https://openalex.org/W4367663117", "PaperTitle": "Single Exact Single Approximate Adders and Single Exact Dual Approximate Adders", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Bremen": 0.5, "Indian Institute of Technology Gandhinagar": 2.0, "Indian Institute of Science Bangalore": 0.5}, "Authors": ["Chandan Kumar Jha", "Ankita Nandi", "Joycee Mekie"]}]}, {"DBLP title": "Efficient Error Estimation for High-Level Design Space Exploration of Approximate Computing Systems.", "DBLP authors": ["Marzieh Vaeztourshizi", "Massoud Pedram"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3273478", "OA papers": [{"PaperId": "https://openalex.org/W4377971386", "PaperTitle": "Efficient Error Estimation for High-Level Design Space Exploration of Approximate Computing Systems", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Marzieh Vaeztourshizi", "Massoud Pedram"]}]}, {"DBLP title": "QPA: A Quantization-Aware Piecewise Polynomial Approximation Methodology for Hardware-Efficient Implementations.", "DBLP authors": ["Haoran Geng", "Xiaoliang Chen", "Ning Zhao", "Yuan Du", "Li Du"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3277023", "OA papers": [{"PaperId": "https://openalex.org/W4378697333", "PaperTitle": "QPA: A Quantization-Aware Piecewise Polynomial Approximation Methodology for Hardware-Efficient Implementations", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Nanjing University": 5.0}, "Authors": ["Haoran Geng", "Xiaoliang Chen", "Ning Zhao", "Yuan Du", "Li Du"]}]}, {"DBLP title": "COAC: Cross-Layer Optimization of Accelerator Configurability for Efficient CNN Processing.", "DBLP authors": ["Steven Colleman", "Man Shi", "Marian Verhelst"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3268084", "OA papers": [{"PaperId": "https://openalex.org/W4375798302", "PaperTitle": "COAC: Cross-Layer Optimization of Accelerator Configurability for Efficient CNN Processing", "Year": 2023, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"KU Leuven": 3.0}, "Authors": ["Steven Colleman", "Man Shi", "Marian Verhelst"]}]}, {"DBLP title": "VLSI Design of Saturation-Based Image Dehazing Algorithm.", "DBLP authors": ["Bharat Bhushan Upadhyay", "Kishor Sarawadekar"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3272018", "OA papers": [{"PaperId": "https://openalex.org/W4377000488", "PaperTitle": "VLSI Design of Saturation-Based Image Dehazing Algorithm", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Indian Institute of Technology BHU": 1.0, "Banaras Hindu University": 1.0}, "Authors": ["Bharat Bhushan Upadhyay", "Kishor Sarawadekar"]}]}, {"DBLP title": "TVF: A Metric for Quantifying Vulnerability Against Hardware Trojan Attacks.", "DBLP authors": ["Jonathan Cruz", "Patanjali SLPSK", "Pravin Gaikwad", "Swarup Bhunia"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3270866", "OA papers": [{"PaperId": "https://openalex.org/W4375929238", "PaperTitle": "TVF: A Metric for Quantifying Vulnerability Against Hardware Trojan Attacks", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Florida": 4.0}, "Authors": ["Jonathan Cruz", "Patanjali Slpsk", "Pravin Gaikwad", "Swarup Bhunia"]}]}, {"DBLP title": "RISC-V-Based Evaluation and Strategy Exploration of MRAM Triple-Level Hybrid Cache Systems.", "DBLP authors": ["Shaopu Han", "Yanfeng Jiang"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3268108", "OA papers": [{"PaperId": "https://openalex.org/W4367663628", "PaperTitle": "RISC-V-Based Evaluation and Strategy Exploration of MRAM Triple-Level Hybrid Cache Systems", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Jiangnan University": 2.0}, "Authors": ["Shaopu Han", "Yanfeng Jiang"]}]}, {"DBLP title": "Full CMOS Circuit for Brain-Inspired Associative Memory With On-Chip Trainable Memristive STDP Synapse.", "DBLP authors": ["Sahibia Kaur Vohra", "Sherin A. Thomas", "Shivdeep", "Mahendra Sakare", "Devarshi Mrinal Das"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3268173", "OA papers": [{"PaperId": "https://openalex.org/W4367663259", "PaperTitle": "Full CMOS Circuit for Brain-Inspired Associative Memory With On-Chip Trainable Memristive STDP Synapse", "Year": 2023, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Indian Institute of Technology Ropar": 5.0}, "Authors": ["Sahibia Kaur Vohra", "Sherin Ann Thomas", "Shivdeep Shivdeep", "Mahendra Sakare", "Devarshi Mrinal Das"]}]}, {"DBLP title": "A 0.4-V Startup, Dead-Zone-Free, Monolithic Four-Mode Synchronous Buck-Boost Converter.", "DBLP authors": ["Lianxi Liu", "Liuzhaoyu Sun", "Jiaxi Xu", "Xiatian Zhang", "Chengzhi Xu", "Xufeng Liao"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3271984", "OA papers": [{"PaperId": "https://openalex.org/W4376607582", "PaperTitle": "A 0.4-V Startup, Dead-Zone-Free, Monolithic Four-Mode Synchronous Buck-Boost Converter", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Xidian University": 2.0}, "Authors": ["Lianxi Liu", "Liuzhaoyu Sun", "Jiaxi Xu", "Xiatian Zhang", "Chengzhi Xu", "Xufeng Liao"]}]}, {"DBLP title": "Asynchronous Sampling-Based Hybrid Equalizer.", "DBLP authors": ["Namik K. Kocaman", "Michael M. Green"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3273182", "OA papers": [{"PaperId": "https://openalex.org/W4376851295", "PaperTitle": "Asynchronous Sampling-Based Hybrid Equalizer", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Broadcom (United States)": 1.0, "University of California, Irvine": 1.0}, "Authors": ["Namik Kocaman", "Michael M. Green"]}]}, {"DBLP title": "Deep Neural Network Augmented Wireless Channel Estimation for Preamble-Based OFDM PHY on Zynq System on Chip.", "DBLP authors": ["Syed Asrar ul Haq", "Abdul Karim Gizzini", "Shakti Shrey", "Sumit Jagdish Darak", "Sneh Saurabh", "Marwa Chafii"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3274555", "OA papers": [{"PaperId": "https://openalex.org/W4382471075", "PaperTitle": "Deep Neural Network Augmented Wireless Channel Estimation for Preamble-Based OFDM PHY on Zynq System on Chip", "Year": 2023, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indraprastha Institute of Information Technology Delhi": 2.0, "Indian Institute of Technology Delhi": 2.0, "CY Cergy Paris Universit\u00e9": 0.3333333333333333, "\u00c9cole Nationale Sup\u00e9rieure de l'\u00c9lectronique et de ses Applications": 0.3333333333333333, "Centre National de la Recherche Scientifique": 0.3333333333333333, "New York University Abu Dhabi": 1.0}, "Authors": ["Syed Asrar ul haq", "Abdul Karim Gizzini", "Shakti Shrey", "Sumit J. Darak", "Sneh Saurabh", "Marwa Chafii"]}]}, {"DBLP title": "Low-Overhead Triple-Node-Upset-Tolerant Latch Design in 28-nm CMOS.", "DBLP authors": ["Xin Chen", "Yuxin Bai", "Jianpeng Cao", "Lei Wang", "Xinjie Zhou", "Ying Zhang", "Weiqiang Liu"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3274632", "OA papers": [{"PaperId": "https://openalex.org/W4377235607", "PaperTitle": "Low-Overhead Triple-Node-Upset-Tolerant Latch Design in 28-nm CMOS", "Year": 2023, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Nanjing University of Aeronautics and Astronautics": 6.0, "China Electronics Technology Group Corporation": 1.0}, "Authors": ["Xin Chen", "Yuxin Bai", "Jianpeng Cao", "Lei Wang", "Xinjie Zhou", "Ying Zhang", "Weiqiang Liu"]}]}, {"DBLP title": "X-Rel: Energy-Efficient and Low-Overhead Approximate Reliability Framework for Error-Tolerant Applications Deployed in Critical Systems.", "DBLP authors": ["Jafar Vafaei", "Omid Akbari", "Muhammad Shafique", "Christian Hochberger"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3272226", "OA papers": [{"PaperId": "https://openalex.org/W4376851250", "PaperTitle": "X-Rel: Energy-Efficient and Low-Overhead Approximate Reliability Framework for Error-Tolerant Applications Deployed in Critical Systems", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Tehran": 1.0, "Tarbiat Modares University": 1.0, "New York University Abu Dhabi": 1.0, "Technical University of Darmstadt": 1.0}, "Authors": ["Jafar Vafaei", "Omid Akbari", "Muhammad Shafique", "Christian Hochberger"]}]}, {"DBLP title": "0.4-1 GHz Subsampling Mixer-First RF Front-End With 50-dB HRR, +10-dBm IB-IIP3 in 65-nm CMOS.", "DBLP authors": ["Rakesh Varma Rena", "Raviteja Kammari", "Vijay Shankar Pasupureddi"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3269011", "OA papers": [{"PaperId": "https://openalex.org/W4375798886", "PaperTitle": "0.4-1 GHz Subsampling Mixer-First RF Front-End With 50-dB HRR, +10-dBm IB-IIP3 in 65-nm CMOS", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Hyderabad": 1.0, "Indian Institute of Technology Bhubaneswar": 2.0}, "Authors": ["Rakesh Verma Rena", "Raviteja Kammari", "Vijaya Sankara Rao Pasupureddi"]}]}, {"DBLP title": "Hybrid Signed Convolution Module With Unsigned Divide-and-Conquer Multiplier for Energy-Efficient STT-MRAM-Based AI Accelerator.", "DBLP authors": ["Tao Li", "Yitao Ma", "Ko Yoshikawa", "Tetsuo Endoh"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3245099", "OA papers": [{"PaperId": "https://openalex.org/W4321484120", "PaperTitle": "Hybrid Signed Convolution Module With Unsigned Divide-and-Conquer Multiplier for Energy-Efficient STT-MRAM-Based AI Accelerator", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tohoku University": 3.5, "Spintronics Research Network of Japan": 0.5}, "Authors": ["Tao Li", "Yitao Ma", "Ko Yoshikawa", "Tetsuo Endoh"]}]}, {"DBLP title": "Cascode Cross-Coupled Stage High-Speed Dynamic Comparator in 65 nm CMOS.", "DBLP authors": ["Komala Krishna", "Nandakumar Nambath"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3276000", "OA papers": [{"PaperId": "https://openalex.org/W4377713200", "PaperTitle": "Cascode Cross-Coupled Stage High-Speed Dynamic Comparator in 65 nm CMOS", "Year": 2023, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Indian Institute of Technology Goa": 2.0}, "Authors": ["Komala Krishna", "Nandakumar Nambath"]}]}, {"DBLP title": "Adaptive Machine Learning-Based Proactive Thermal Management for NoC Systems.", "DBLP authors": ["Kun-Chih Chen", "Yuan-Hao Liao", "Cheng-Ting Chen", "Leiqi Wang"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3282969", "OA papers": [{"PaperId": "https://openalex.org/W4380763456", "PaperTitle": "Adaptive Machine Learning-Based Proactive Thermal Management for NoC Systems", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Yang Ming Chiao Tung University": 1.0, "National Sun Yat-sen University": 3.0}, "Authors": ["Kun-Chih Chen", "Yuan-Hao Liao", "Cheng-Ting Chen", "Lei-Qi Wang"]}]}, {"DBLP title": "A Scalable and Area-Efficient Configuration Circuitry for Semi-Custom FPGA Design.", "DBLP authors": ["Ganesh Gore", "Xifan Tang", "Pierre-Emmanuel Gaillardon"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3270448", "OA papers": [{"PaperId": "https://openalex.org/W4381198987", "PaperTitle": "A Scalable and Area-Efficient Configuration Circuitry for Semi-Custom FPGA Design", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Utah": 3.0}, "Authors": ["Ganesh Gore", "Xifan Tang", "Pierre\u2010Emmanuel Gaillardon"]}]}, {"DBLP title": "A Tri-Mode Reconfigurable Receiver for GNSS/NB-IoT/BLE With 68-dB HR3 and 60-dB IMRR in 28-nm CMOS.", "DBLP authors": ["Yunyou Pu", "Wei Li", "Mengqi Li", "Chuangguo Wang", "Fan Chen", "Qiaoan Li", "Hongtao Xu"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3278859", "OA papers": [{"PaperId": "https://openalex.org/W4379117197", "PaperTitle": "A Tri-Mode Reconfigurable Receiver for GNSS/NB-IoT/BLE With 68-dB HR3 and 60-dB IMRR in 28-nm CMOS", "Year": 2023, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Fudan University": 7.0}, "Authors": ["Yunyou Pu", "Wei Li", "Mengqi Li", "Chuangguo Wang", "Fan Chen", "Qiaoan Li", "Hongtao Xu"]}]}, {"DBLP title": "TCPM: A Reconfigurable and Efficient Toom-Cook-Based Polynomial Multiplier Over Rings Using a Novel Compressed Postprocessing Algorithm.", "DBLP authors": ["Jianfei Wang", "Chen Yang", "Fahong Zhang", "Yishuo Meng", "Yang Su"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3277865", "OA papers": [{"PaperId": "https://openalex.org/W4379743214", "PaperTitle": "TCPM: A Reconfigurable and Efficient Toom-Cook-Based Polynomial Multiplier Over Rings Using a Novel Compressed Postprocessing Algorithm", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Xi'an Jiaotong University": 4.0, "Chinese People's Armed Police Force Engineering University": 1.0}, "Authors": ["Jianfei Wang", "Chen Yang", "Fahong Zhang", "Yishuo Meng", "Yang Su"]}]}, {"DBLP title": "An Efficient Scaling-Free Folded Hyperbolic CORDIC Design Using a Novel Low-Complexity Power-of-2 Taylor Series Approximation.", "DBLP authors": ["Anu Verma", "Khyati Kiyawat", "Bishnu Prasad Das", "Pramod Kumar Meher"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3281078", "OA papers": [{"PaperId": "https://openalex.org/W4382119928", "PaperTitle": "An Efficient Scaling-Free Folded Hyperbolic CORDIC Design Using a Novel Low-Complexity Power-of-2 Taylor Series Approximation", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Roorkee": 2.0, "University of Virginia": 1.0, "Vivekananda Global University": 1.0}, "Authors": ["Anu Verma", "Khyati Kiyawat", "Bishnu Prasad Das", "Pramod Kumar Meher"]}]}, {"DBLP title": "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Networks With Efficient DSP and Memory Optimization.", "DBLP authors": ["Jindong Li", "Guobin Shen", "Dongcheng Zhao", "Qian Zhang", "Yi Zeng"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3279349", "OA papers": [{"PaperId": "https://openalex.org/W4379471878", "PaperTitle": "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Networks With Efficient DSP and Memory Optimization", "Year": 2023, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Chinese Academy of Sciences": 1.0333333333333332, "Institute of Automation": 1.5333333333333332, "Chinese Academy of Sciences": 1.5333333333333332, "Beijing Academy of Artificial Intelligence": 0.7, "Center for Excellence in Brain Science and Intelligence Technology": 0.2}, "Authors": ["Jindong Li", "Guobin Shen", "Dongcheng Zhao", "Q. W. Zhang", "Yi Zeng"]}]}, {"DBLP title": "Speed/Area-Efficient ECC Processor Implementation Over GF(2m) on FPGA via Novel Algorithm-Architecture Co-Design.", "DBLP authors": ["Medien Zeghid", "Hassan Yousif Ahmed", "Abdellah Chehri", "Anissa Sghaier"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3268999", "OA papers": [{"PaperId": "https://openalex.org/W4367663098", "PaperTitle": "Speed/Area-Efficient ECC Processor Implementation Over GF(2<i> <sup>m</sup> </i>) on FPGA via Novel Algorithm-Architecture Co-Design", "Year": 2023, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Prince Sattam Bin Abdulaziz University": 1.5, "University of Monastir": 1.5, "Royal Military College of Canada": 1.0}, "Authors": ["Medien Zeghid", "Hassan Yousif Ahmed", "Abdellah Chehri", "Anissa Sghaier"]}]}, {"DBLP title": "A Triple Burst Error Correction Based on Region Selection Code.", "DBLP authors": ["Felipe G. A. e Silva", "Alan Cadore Pinheiro", "Jarbas A. N. Silveira", "C\u00e9sar A. M. Marcon"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3273085", "OA papers": [{"PaperId": "https://openalex.org/W4385231256", "PaperTitle": "A Triple Burst Error Correction Based on Region Selection Code", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Universidade Federal do Cear\u00e1": 3.0, "Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul": 1.0}, "Authors": ["Felipe Silva", "Alan Cadore Pinheiro", "Jarbas Silveira", "C\u00e9sar Marcon"]}]}, {"DBLP title": "X-Former: In-Memory Acceleration of Transformers.", "DBLP authors": ["Shrihari Sridharan", "Jacob R. Stevens", "Kaushik Roy", "Anand Raghunathan"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3282046", "OA papers": [{"PaperId": "https://openalex.org/W4381233128", "PaperTitle": "X-Former: In-Memory Acceleration of Transformers", "Year": 2023, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Purdue University West Lafayette": 3.5, "Meta (United States)": 0.5}, "Authors": ["Shrihari Sridharan", "Jacob R. Stevens", "Kaushik Roy", "Anand Raghunathan"]}]}, {"DBLP title": "PUF-CIM: SRAM-Based Compute-In-Memory With Zero Bit-Error-Rate Physical Unclonable Function for Lightweight Secure Edge Computing.", "DBLP authors": ["Zhuojun Chen", "Ming Wu", "Yifeng Zhou", "Renlong Li", "Jinzhe Tan", "Ding Ding"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3277517", "OA papers": [{"PaperId": "https://openalex.org/W4381163370", "PaperTitle": "PUF-CIM: SRAM-Based Compute-In-Memory With Zero Bit-Error-Rate Physical Unclonable Function for Lightweight Secure Edge Computing", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Changsha University": 2.5, "Hunan University": 2.5, "Hunan University of Technology": 1.0}, "Authors": ["Zhuojun Chen", "Ming Wu", "Yifeng Zhou", "Renlong Li", "Junhua Tan", "Ding Ding"]}]}, {"DBLP title": "A 0.0043-mm2 0.085-\u03bcW/MHz Relaxation Oscillator Using Charge-Prestored Asymmetric Swings R-RC Network.", "DBLP authors": ["Yuchen Wei", "Shiheng Yang", "Yueduo Liu", "Rongxin Bao", "Zihao Zhu", "Jiahui Lin", "Zehao Zhang", "Yong Chen", "Jun Yin", "Pui-In Mak", "Qiang Li"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3244549", "OA papers": [{"PaperId": "https://openalex.org/W4321780024", "PaperTitle": "A 0.0043-mm<sup>2</sup> 0.085-\u03bcW/MHz Relaxation Oscillator Using Charge-Prestored Asymmetric Swings R-<i>RC</i> Network", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Electronic Science and Technology of China": 8.0, "University of Macau": 3.0}, "Authors": ["Yuchen Wei", "Shiheng Yang", "Yueduo Liu", "Rongxin Bao", "Zihao Zhu", "Jiahui Lin", "Zehao Zhang", "Yong Chen", "Jun Yin", "Pui\u2010In Mak", "Qiang Li"]}]}, {"DBLP title": "A High-Performance Dual-Topology CMOS Rectifier With 19.5-dB Power Dynamic Range for RF-Based Hybrid Energy Harvesting.", "DBLP authors": ["Alexander Choo Chia Chun", "Harikrishnan Ramiah", "Kishore Kumar Pakkirisami Churchill", "Yong Chen", "Saad Mekhilef", "Pui-In Mak", "Rui Paulo Martins"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3261263", "OA papers": [{"PaperId": "https://openalex.org/W4361986411", "PaperTitle": "A High-Performance Dual-Topology CMOS Rectifier With 19.5-dB Power Dynamic Range for RF-Based Hybrid Energy Harvesting", "Year": 2023, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Malaya": 4.0, "City University of Macau": 1.5, "University of Macau": 1.5}, "Authors": ["Alexander Choo", "Harikrishnan Ramiah", "Kishore Kumar Pakkirisami Churchill", "Yong Chen", "Saad Mekhilef", "Pui\u2010In Mak", "Rui P. Martins"]}]}, {"DBLP title": "Storage-Based Logic Built-In Self-Test With Partitioned Deterministic Compressed Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3285691", "OA papers": [{"PaperId": "https://openalex.org/W4382365668", "PaperTitle": "Storage-Based Logic Built-In Self-Test With Partitioned Deterministic Compressed Tests", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "TVLA*: Test Vector Leakage Assessment on Hardware Implementations of Asymmetric Cryptography Algorithms.", "DBLP authors": ["Aruna Jayasena", "Emma Andrews", "Prabhat Mishra"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3297027", "OA papers": [{"PaperId": "https://openalex.org/W4385299292", "PaperTitle": "TVLA*: Test Vector Leakage Assessment on Hardware Implementations of Asymmetric Cryptography Algorithms", "Year": 2023, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Aruna Jayasena", "Emma Andrews", "Prabhat Mishra"]}]}, {"DBLP title": "Performance and Energy Studies on NC-FinFET Cache-Based Systems With FN-McPAT.", "DBLP authors": ["Divya Praneetha Ravipati", "Victor M. van Santen", "Sami Salamin", "Hussam Amrouch", "Preeti Ranjan Panda"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3285105", "OA papers": [{"PaperId": "https://openalex.org/W4383750440", "PaperTitle": "Performance and Energy Studies on NC-FinFET Cache-Based Systems With FN-McPAT", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Delhi": 2.0, "University of Stuttgart": 1.0, "Hyperstone (Germany)": 1.0, "Technical University of Munich": 1.0}, "Authors": ["Divya Praneetha Ravipati", "Victor M. van Santen", "Sami Salamin", "Hussam Amrouch", "Preeti Ranjan Panda"]}]}, {"DBLP title": "FPGA-Based Configurable and Highly Flexible PAM4 SerDes Simulation System.", "DBLP authors": ["Dongwei Zou", "Kezhu Song", "Zhuo Chen", "Chengyang Zhu", "Tong Wu", "Yuecheng Xu"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3286803", "OA papers": [{"PaperId": "https://openalex.org/W4384519124", "PaperTitle": "FPGA-Based Configurable and Highly Flexible PAM4 SerDes Simulation System", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Science and Technology of China": 6.0}, "Authors": ["Dongwei Zou", "Kaidi Song", "Zhuo Chen", "Chengyang Zhu", "Tong Wu", "Yuecheng Xu"]}]}, {"DBLP title": "Multilevel Fixed-Outline Component Placement and Graph-Based Ball Assignment for System in Package.", "DBLP authors": ["Jai-Ming Lin", "Tsung-Lin Tsai", "Tsung-Chun Tsai"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3291381", "OA papers": [{"PaperId": "https://openalex.org/W4385453293", "PaperTitle": "Multilevel Fixed-Outline Component Placement and Graph-Based Ball Assignment for System in Package", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Cheng Kung University": 3.0}, "Authors": ["Jai-Ming Lin", "Tsung\u2010Lin Tsai", "Tsung-Chun Tsai"]}]}, {"DBLP title": "Automated In-Situ Monitoring for Variability-Resilient and Energy-Efficient Digital Circuits Demonstrated on a Viterbi Decoder in 22-nm CMOS.", "DBLP authors": ["Clara Nieto-Taladriz", "Wim Dehaene"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3282678", "OA papers": [{"PaperId": "https://openalex.org/W4382119953", "PaperTitle": "Automated In-Situ Monitoring for Variability-Resilient and Energy-Efficient Digital Circuits Demonstrated on a Viterbi Decoder in 22-nm CMOS", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"KU Leuven": 2.0}, "Authors": ["Clara Nieto Taladriz", "Wim Dehaene"]}]}, {"DBLP title": "Design and Analysis of Sub-Sampling Phase-Locked Loop for Quantum Computing.", "DBLP authors": ["Yu-Jie Chou", "Hsiao-Chin Chen", "Yan-Ming Chang"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3290262", "OA papers": [{"PaperId": "https://openalex.org/W4383337683", "PaperTitle": "Design and Analysis of Sub-Sampling Phase-Locked Loop for Quantum Computing", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University of Science and Technology": 3.0}, "Authors": ["Yu-Jie Chou", "Hsiao\u2010Chin Chen", "Yan-Ming Chang"]}]}, {"DBLP title": "Thermal Optimization of Hybrid Cryogenic Computing Systems.", "DBLP authors": ["Nurzhan Zhuldassov", "Rassul Bairamkulov", "Eby G. Friedman"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3271898", "OA papers": [{"PaperId": "https://openalex.org/W4377710414", "PaperTitle": "Thermal Optimization of Hybrid Cryogenic Computing Systems", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Rochester": 3.0}, "Authors": ["Nurzhan Zhuldassov", "Rassul Bairamkulov", "Eby G. Friedman"]}]}, {"DBLP title": "ClaPIM: Scalable Sequence Classification Using Processing-in-Memory.", "DBLP authors": ["Marcel Khalifa", "Barak Hoffer", "Orian Leitersdorf", "Robert Hanhan", "Ben Perach", "Leonid Yavits", "Shahar Kvatinsky"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3293038", "OA papers": [{"PaperId": "https://openalex.org/W4385194646", "PaperTitle": "ClaPIM: Scalable Sequence Classification Using Processing-in-Memory", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 6.0, "Bar-Ilan University": 1.0}, "Authors": ["Marcel Khalifa", "Barak Hoffer", "Orian Leitersdorf", "Robert Hanhan", "Ben Perach", "Leonid Yavits", "Shahar Kvatinsky"]}]}, {"DBLP title": "Timestamp-Based Secure Shield Architecture for Detecting Invasive Attacks.", "DBLP authors": ["Junyeong Bae", "Junseok Oh", "Myoung Jin Lee", "Young-Woo Lee"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3297616", "OA papers": [{"PaperId": "https://openalex.org/W4385453668", "PaperTitle": "Timestamp-Based Secure Shield Architecture for Detecting Invasive Attacks", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chonnam National University": 4.0}, "Authors": ["Jeong A Bae", "Jun-Seok Oh", "Myoung Jin Lee", "Youngwoo Lee"]}]}, {"DBLP title": "Low-Complexity Distributed Arithmetic-Based Architecture for Inner-Product of Variable Vectors.", "DBLP authors": ["Anil Kali", "Samrat L. Sabat", "Pramod Kumar Meher"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3294571", "OA papers": [{"PaperId": "https://openalex.org/W4385324449", "PaperTitle": "Low-Complexity Distributed Arithmetic-Based Architecture for Inner-Product of Variable Vectors", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Hyderabad": 2.0, "Vivekananda Global University": 1.0}, "Authors": ["Anil Kali", "Samrat L. Sabat", "Pramod Kumar Meher"]}]}, {"DBLP title": "A Resource-Efficient and High-Accuracy CORDIC-Based Digital Implementation of the Hodgkin-Huxley Neuron.", "DBLP authors": ["Alexander J. Leigh", "Moslem Heidarpur", "Mitra Mirhassani"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3296057", "OA papers": [{"PaperId": "https://openalex.org/W4385453110", "PaperTitle": "A Resource-Efficient and High-Accuracy CORDIC-Based Digital Implementation of the Hodgkin\u2013Huxley Neuron", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Windsor": 3.0}, "Authors": ["Alexander J. Leigh", "Moslem Heidarpur", "Mitra Mirhassani"]}]}, {"DBLP title": "Analysis and Optimization of Switched-Capacitor Piezoelectric Energy Harvesting Interface Circuits.", "DBLP authors": ["Loai G. Salem"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3284429", "OA papers": [{"PaperId": "https://openalex.org/W4382204382", "PaperTitle": "Analysis and Optimization of Switched-Capacitor Piezoelectric Energy Harvesting Interface Circuits", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Santa Barbara": 1.0}, "Authors": ["Loai G. Salem"]}]}, {"DBLP title": "An Area/Power-Efficient \u0394\u03a3 Modulator Based on Dynamic-Boost Inverter for Multichannel Sensor Applications.", "DBLP authors": ["Young-Ha Hwang", "Jun Wang", "Deog-Kyoon Jeong", "Jun-Eun Park"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3294914", "OA papers": [{"PaperId": "https://openalex.org/W4385256856", "PaperTitle": "An Area/Power-Efficient \u0394\u03a3 Modulator Based on Dynamic-Boost Inverter for Multichannel Sensor Applications", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Soongsil University": 1.0, "Harvard University": 1.0, "Seoul National University": 1.0, "Sungkyunkwan University": 1.0}, "Authors": ["Young\u2010Ha Hwang", "Jun Wang", "Deog\u2010Kyoon Jeong", "Jun-Eun Park"]}]}, {"DBLP title": "Efficient and Accurate ECO Leakage Optimization Framework With GNN and Bidirectional LSTM.", "DBLP authors": ["Peng Cao", "Guoqing He", "Wenjie Ding", "Zhanhua Zhang", "Kai Wang", "Jun Yang"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3283256", "OA papers": [{"PaperId": "https://openalex.org/W4381163492", "PaperTitle": "Efficient and Accurate ECO Leakage Optimization Framework With GNN and Bidirectional LSTM", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Southeast University": 6.0}, "Authors": ["Peng Cao", "Guoqing He", "Wenjie Ding", "Zhanhua Zhang", "Kai Wang", "Jun Yang"]}]}, {"DBLP title": "DRC Violation Prediction After Global Route Through Convolutional Neural Network.", "DBLP authors": ["Wei-Tse Hung", "Yu-Guang Chen", "Jhen-Gang Lin", "Yun-Wei Yang", "Cheng-Hong Tsai", "Mango Chia-Tso Chao"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3271932", "OA papers": [{"PaperId": "https://openalex.org/W4378697047", "PaperTitle": "DRC Violation Prediction After Global Route Through Convolutional Neural Network", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0, "National Central University": 2.0, "Global Unichip (Taiwan)": 1.0}, "Authors": ["Wei-Tse Hung", "Y CHEN", "Jiann-Horng Lin", "Yun-Wei Yang", "Cheng-Hong Tsai", "Mango C.-T. Chao"]}]}, {"DBLP title": "An Energy-Efficient Binary-Interfaced Stochastic Multiplier Using Parallel Datapaths.", "DBLP authors": ["Yongqiang Zhang", "Siting Liu", "Jie Han", "Zhendong Lin", "Shaowei Wang", "Xin Cheng", "Guangjun Xie"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3247739", "OA papers": [{"PaperId": "https://openalex.org/W4322706956", "PaperTitle": "An Energy-Efficient Binary-Interfaced Stochastic Multiplier Using Parallel Datapaths", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Hefei University of Technology": 5.0, "ShanghaiTech University": 1.0, "University of Alberta": 1.0}, "Authors": ["Yongqiang Zhang", "Siting Liu", "Jie Han", "Zhendong Lin", "Shaowei Wang", "Xin Cheng", "Guangjun Xie"]}]}, {"DBLP title": "A 0.3-V 8.5-\u03bc a Bulk-Driven OTA.", "DBLP authors": ["Andrea Ballo", "Alfio Dario Grasso", "Salvatore Pennisi", "Giovanni Susinni"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3266806", "OA papers": [{"PaperId": "https://openalex.org/W4367016594", "PaperTitle": "A 0.3-V 8.5-\u03bc a Bulk-Driven OTA", "Year": 2023, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Catania": 3.0}, "Authors": ["Andrea Ballo", "Alfio Dario Grasso", "Salvatore Pennisi", "Giovanni Susinni"]}]}, {"DBLP title": "A New ACD-OMP Accelerator With Clustered Computing Look-Ahead.", "DBLP authors": ["Rongrong She", "Hui Qian", "Zhongfeng Wang"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3268667", "OA papers": [{"PaperId": "https://openalex.org/W4367721874", "PaperTitle": "A New ACD-OMP Accelerator With Clustered Computing Look-Ahead", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Fuzhou University": 2.0, "Nanjing University": 1.0}, "Authors": ["Rongrong She", "H. Qian", "Zhongfeng Wang"]}]}, {"DBLP title": "In-Memory Transposable Multibit Multiplication Based on Diagonal Symmetry Weight Block.", "DBLP authors": ["Zhongzhen Tong", "Yue Zhao", "Jin Zhang", "Zhiting Lin", "Xiaoyang Lin", "Xiulong Wu"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3266597", "OA papers": [{"PaperId": "https://openalex.org/W4376455314", "PaperTitle": "In-Memory Transposable Multibit Multiplication Based on Diagonal Symmetry Weight Block", "Year": 2023, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Beihang University": 2.0, "Anhui University": 3.0, "Anhui University of Finance and Economics": 1.0}, "Authors": ["Zhongzhen Tong", "Yue Zhao", "Jin Zhang", "Zhiting Lin", "Xiaoyang Lin", "Xiulong Wu"]}]}, {"DBLP title": "Not All Fabrics Are Created Equal: Exploring eFPGA Parameters for IP Redaction.", "DBLP authors": ["Jitendra Bhandari", "Abdul Khader Thalakkattu Moosa", "Benjamin Tan", "Christian Pilato", "Ganesh Gore", "Xifan Tang", "Scott Temple", "Pierre-Emmanuel Gaillardon", "Ramesh Karri"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3301334", "OA papers": [{"PaperId": "https://openalex.org/W3211638344", "PaperTitle": "Not All Fabrics Are Created Equal: Exploring eFPGA Parameters for IP Redaction", "Year": 2023, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"New York University": 3.0, "University of Calgary": 1.0, "Politecnico di Milano": 1.0, "University of Utah": 4.0}, "Authors": ["Jitendra Bhandari", "Abdul Khader Thalakkattu Moosa", "Benjamin Tan", "Christian Pilato", "Ganesh Gore", "Xifan Tang", "Scott Temple", "Pierre\u2010Emmanuel Gaillardon", "Ramesh Karri"]}]}, {"DBLP title": "A High-Throughput and Flexible Architecture Based on a Reconfigurable Mixed-Radix FFT With Twiddle Factor Compression and Conflict-Free Access.", "DBLP authors": ["Chen Yang", "Junfeng Wu", "Siwei Xiang", "Liyan Liang", "Li Geng"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3298943", "OA papers": [{"PaperId": "https://openalex.org/W4385656597", "PaperTitle": "A High-Throughput and Flexible Architecture Based on a Reconfigurable Mixed-Radix FFT With Twiddle Factor Compression and Conflict-Free Access", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Xi'an Jiaotong University": 5.0}, "Authors": ["Chen Yang", "Junfeng Wu", "Siwei Xiang", "Liyan Liang", "Li Geng"]}]}, {"DBLP title": "Estimating Redundancy-Reliability of CNNs Based on Strip-Median Attributes.", "DBLP authors": ["Jie Xiao", "Yujian Yang", "Haixia Long", "Rongzhen Qin", "Jungang Lou"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3297125", "OA papers": [{"PaperId": "https://openalex.org/W4385732101", "PaperTitle": "Estimating Redundancy-Reliability of CNNs Based on Strip-Median Attributes", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Zhejiang University of Technology": 3.0, "Huzhou University": 2.0}, "Authors": ["Jie Xiao", "Yujian Yang", "Haixia Long", "Rongzhen Qin", "Jungang Lou"]}]}, {"DBLP title": "An Analytic RLC Model for Coupled Interconnects Which Uses a Numerical Inverse Laplace Transform.", "DBLP authors": ["Mark Keran", "Anestis Dounavis"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3288732", "OA papers": [{"PaperId": "https://openalex.org/W4385521720", "PaperTitle": "An Analytic <i>RLC</i> Model for Coupled Interconnects Which Uses a Numerical Inverse Laplace Transform", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Western University": 2.0}, "Authors": ["Mark Keran", "Anestis Dounavis"]}]}, {"DBLP title": "Novel Formulations of M-Term Overlap-Free Karatsuba Binary Polynomial Multipliers and Their Hardware Implementations.", "DBLP authors": ["Madhan Thirumoorthi", "Alexander J. Leigh", "Moslem Heidarpur", "Mohammed A. S. Khalid", "Mitra Mirhassani"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3299508", "OA papers": [{"PaperId": "https://openalex.org/W4385732037", "PaperTitle": "Novel Formulations of M-Term Overlap-Free Karatsuba Binary Polynomial Multipliers and Their Hardware Implementations", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Windsor": 5.0}, "Authors": ["Madhan Thirumoorthi", "Alexander J. Leigh", "Moslem Heidarpur", "Mohammed Khalid", "Mitra Mirhassani"]}]}, {"DBLP title": "RISE: RISC-V SoC for En/Decryption Acceleration on the Edge for Homomorphic Encryption.", "DBLP authors": ["Zahra Azad", "Guowei Yang", "Rashmi Agrawal", "Daniel Petrisko", "Michael Bedford Taylor", "Ajay Joshi"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3288754", "OA papers": [{"PaperId": "https://openalex.org/W4384519108", "PaperTitle": "RISE: RISC-V SoC for En/Decryption Acceleration on the Edge for Homomorphic Encryption", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Boston University": 4.0, "University of Washington": 2.0}, "Authors": ["Zahra Azad", "Guowei Yang", "Rashmi Agrawal", "Daniel Petrisko", "Michael D. Taylor", "Ajay Joshi"]}]}, {"DBLP title": "An Efficient CNN Accelerator Achieving High PE Utilization Using a Dense-/Sparse-Aware Redundancy Reduction Method and Data-Index Decoupling Workflow.", "DBLP authors": ["Yishuo Meng", "Chen Yang", "Siwei Xiang", "Jianfei Wang", "Kuizhi Mei", "Li Geng"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3298509", "OA papers": [{"PaperId": "https://openalex.org/W4385627125", "PaperTitle": "An Efficient CNN Accelerator Achieving High PE Utilization Using a Dense-/Sparse-Aware Redundancy Reduction Method and Data\u2013Index Decoupling Workflow", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Xi'an Jiaotong University": 6.0}, "Authors": ["Yishuo Meng", "Chen Yang", "Siwei Xiang", "Jianfei Wang", "Kuizhi Mei", "Li Geng"]}]}, {"DBLP title": "KINA: Karatsuba Initiated Novel Accelerator for Ring-Binary-LWE (RBLWE)-Based Post-Quantum Cryptography.", "DBLP authors": ["Pengzhou He", "Yazheng Tu", "Jiafeng Xie", "H. S. Jacinto"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3302289", "OA papers": [{"PaperId": "https://openalex.org/W4386025930", "PaperTitle": "KINA: Karatsuba Initiated Novel Accelerator for Ring-Binary-LWE (RBLWE)-Based Post-Quantum Cryptography", "Year": 2023, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Villanova University": 3.0, "United States Air Force Research Laboratory": 1.0}, "Authors": ["Pengzhou He", "Yazheng Tu", "Jiafeng Xie", "H S. Jacinto"]}]}, {"DBLP title": "Spin-Transfer-Torque Magnetic-Tunnel-Junction-Based Low-Power Nonvolatile Flip-Flop Designs in the Subthreshold Voltage Region.", "DBLP authors": ["Bayartulga Ishdorj", "Taehui Na"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3300032", "OA papers": [{"PaperId": "https://openalex.org/W4385756687", "PaperTitle": "Spin-Transfer-Torque Magnetic-Tunnel-Junction-Based Low-Power Nonvolatile Flip-Flop Designs in the Subthreshold Voltage Region", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Incheon National University": 2.0}, "Authors": ["Bayartulga Ishdorj", "Taehui Na"]}]}, {"DBLP title": "RHS-TRNG: A Resilient High-Speed True Random Number Generator Based on STT-MTJ Device.", "DBLP authors": ["Siqing Fu", "Tiejun Li", "Chunyuan Zhang", "Hanqing Li", "Sheng Ma", "Jianmin Zhang", "Ruiyi Zhang", "Lizhou Wu"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3298327", "OA papers": [{"PaperId": "https://openalex.org/W4386038424", "PaperTitle": "RHS-TRNG: A Resilient High-Speed True Random Number Generator Based on STT-MTJ Device", "Year": 2023, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National University of Defense Technology": 7.0, "United International College": 0.3333333333333333, "Beijing Normal University": 0.3333333333333333, "Hong Kong Baptist University": 0.3333333333333333}, "Authors": ["Siqing Fu", "Tiejun Li", "Chunyuan Zhang", "Hanqing Li", "Sheng Ma", "Jianmin Zhang", "Ruiyi Zhang", "Lizhou Wu"]}]}, {"DBLP title": "H3DAtten: Heterogeneous 3-D Integrated Hybrid Analog and Digital Compute-in-Memory Accelerator for Vision Transformer Self-Attention.", "DBLP authors": ["Wantong Li", "Madison Manley", "James Read", "Ankit Kaul", "Muhannad S. Bakir", "Shimeng Yu"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3299509", "OA papers": [{"PaperId": "https://openalex.org/W4385656513", "PaperTitle": "H3DAtten: Heterogeneous 3-D Integrated Hybrid Analog and Digital Compute-in-Memory Accelerator for Vision Transformer Self-Attention", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Georgia Institute of Technology": 6.0}, "Authors": ["Wantong Li", "Madison Manley", "James Read", "Ankit Kaul", "Muhannad S. Bakir", "Shimeng Yu"]}]}, {"DBLP title": "On Continuing DNN Accelerator Architecture Scaling Using Tightly Coupled Compute-on-Memory 3-D ICs.", "DBLP authors": ["Gauthaman Murali", "Aditya Iyer", "Lingjun Zhu", "Jianming Tong", "Francisco Mu\u00f1oz-Mart\u00ednez", "Srivatsa Rangachar Srinivasa", "Tanay Karnik", "Tushar Krishna", "Sung Kyu Lim"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3299564", "OA papers": [{"PaperId": "https://openalex.org/W4385859348", "PaperTitle": "On Continuing DNN Accelerator Architecture Scaling Using Tightly Coupled Compute-on-Memory 3-D ICs", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 7.0, "Universidad de Murcia": 1.0, "Intel (United States)": 1.0}, "Authors": ["Gauthaman Murali", "Aditya Iyer", "Lingjun Zhu", "Jianming Tong", "Francisco Mu\u00f1oz-Mart\u00ednez", "Srivatsa Srinivasa", "Tanay Karnik", "Tushar Krishna", "Sung Kyu Lim"]}]}, {"DBLP title": "An Adaptive and Universal Timing Mismatch Estimation Method for TIADCs.", "DBLP authors": ["Lin Sun", "Zhenwei Zhang", "Lili Lang", "Tong Kang", "Wei Xiong", "Yu Liu", "Wei Zhong", "Yemin Dong"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3288822", "OA papers": [{"PaperId": "https://openalex.org/W4383750516", "PaperTitle": "An Adaptive and Universal Timing Mismatch Estimation Method for TIADCs", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Shanghai Institute of Microsystem and Information Technology": 3.0, "Chinese Academy of Sciences": 3.0, "University of Chinese Academy of Sciences": 1.9999999999999998}, "Authors": ["Lin Sun", "Zhenwei Zhang", "Lili Lang", "Tong Kang", "Wei Xiong", "Yu Liu", "Wei Zhong", "Yemin Dong"]}]}, {"DBLP title": "A Reconfigurable CMOS Stack Rectifier With 22.8-dB Dynamic Range Achieving 47.91% Peak PCE for IoT/WSN Application.", "DBLP authors": ["Kishore Kumar Pakkirisami Churchill", "Harikrishnan Ramiah", "Alexander Choo Chia Chun", "Gabriel Chong", "Yong Chen", "Pui-In Mak", "Rui Paulo Martins"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3299075", "OA papers": [{"PaperId": "https://openalex.org/W4385656491", "PaperTitle": "A Reconfigurable CMOS Stack Rectifier With 22.8-dB Dynamic Range Achieving 47.91% Peak PCE for IoT/WSN Application", "Year": 2023, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Malaya": 3.0, "University of Macau": 3.0}, "Authors": ["Kishore Kumar Pakkirisami Churchill", "Harikrishnan Ramiah", "Alexander Choo", "Gabriel Chong", "Yong Chen", "Pui\u2010In Mak", "Rui P. Martins"]}]}, {"DBLP title": "A Rail-to-Rail Transconductance Amplifier Based on Current Generator Circuits.", "DBLP authors": ["Meysam Akbari", "Safwan Mawlood Hussein", "Yasir Hashim", "Fabian Khateb", "Kea-Tiong Tang"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3285823", "OA papers": [{"PaperId": "https://openalex.org/W4382119926", "PaperTitle": "A Rail-to-Rail Transconductance Amplifier Based on Current Generator Circuits", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Kurdistan": 1.0, "Tishk International University": 2.0, "Brno University of Technology": 0.3333333333333333, "Czech Technical University in Prague": 0.3333333333333333, "University of Defence": 0.3333333333333333, "National Tsing Hua University": 1.0}, "Authors": ["Meysam Akbari", "Safwan Mawlood Hussein", "Yasir Hashim", "Fabian Khateb", "Kea\u2010Tiong Tang"]}]}, {"DBLP title": "Low-Phase-Noise 20-GHz Phase-Locked Loop Using Harmonic-Tuned VCO Assisting With gm-Boosting Technique.", "DBLP authors": ["Hee Sung Lee", "Tae Hwan Jang", "Joon Hyung Kim", "Chul Soon Park"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3294404", "OA papers": [{"PaperId": "https://openalex.org/W4385154217", "PaperTitle": "Low-Phase-Noise 20-GHz Phase-Locked Loop Using Harmonic-Tuned VCO Assisting With <i>g<sub>m</sub> </i>-Boosting Technique", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Korea Advanced Institute of Science and Technology": 1.5, "Samsung (South Korea)": 0.5, "Hanyang University": 1.0, "Kunsan National University": 1.0}, "Authors": ["Hee Sung Lee", "Tae Hwan Jang", "Joon Hyung Kim", "Chul Soon Park"]}]}, {"DBLP title": "A Low Phase-Lag Self-Powered SECE Interface Circuit for Pressure-Type Piezoelectric Energy-Harvesting Compatible With COTS Pressure Sensors.", "DBLP authors": ["Elamana Marakkadath Dalin", "S. M. Rezaul Hasan"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3280923", "OA papers": [{"PaperId": "https://openalex.org/W4379984019", "PaperTitle": "A Low Phase-Lag Self-Powered SECE Interface Circuit for Pressure-Type Piezoelectric Energy-Harvesting Compatible With COTS Pressure Sensors", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Massey University": 2.0}, "Authors": ["E. M. Dalin", "S. M. Rezaul Hasan"]}]}, {"DBLP title": "A Novel Thermal-Aware Floorplanning and TSV Assignment With Game Theory for Fixed-Outline 3-D ICs.", "DBLP authors": ["Wenbo Guan", "Xiaoyan Tang", "Hongliang Lu", "Yuming Zhang", "Yimen Zhang"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3309595", "OA papers": [{"PaperId": "https://openalex.org/W4386473127", "PaperTitle": "A Novel Thermal-Aware Floorplanning and TSV Assignment With Game Theory for Fixed-Outline 3-D ICs", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Xidian University": 5.0}, "Authors": ["Wenbo Guan", "Xiao-Yan Tang", "Hongliang L\u00fc", "Yuming Zhang", "Yimen Zhang"]}]}, {"DBLP title": "Miniaturization Strategy for Directional Couplers Based on Through-Silicon Via Insertion and Neuro-Transfer Function Modeling Method.", "DBLP authors": ["Wei Xiong", "Gang Dong", "Changle Zhi", "Yang Wang", "Zhangming Zhu", "Yintang Yang"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3307792", "OA papers": [{"PaperId": "https://openalex.org/W4386432045", "PaperTitle": "Miniaturization Strategy for Directional Couplers Based on Through-Silicon Via Insertion and Neuro-Transfer Function Modeling Method", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Xidian University": 6.0}, "Authors": ["Wei Xiong", "Gang Dong", "Changle Zhi", "Yang Wang", "Zhangming Zhu", "Yintang Yang"]}]}, {"DBLP title": "Hybrid Cascode Frequency Compensation for Four-Stage OTAs Driving a Wide Range of CL.", "DBLP authors": ["Hamed Aminzadeh", "Andrea Ballo", "Alfio Dario Grasso", "Mohammad Mahdi Valinezhad", "Mohammad Jamali"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3313613", "OA papers": [{"PaperId": "https://openalex.org/W4386869804", "PaperTitle": "Hybrid Cascode Frequency Compensation for Four-Stage OTAs Driving a Wide Range of <i>C</i> <sub> <i>L</i> </sub>", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Payame Noor University": 3.0, "University of Catania": 2.0}, "Authors": ["Hamed Aminzadeh", "Andrea Ballo", "Alfio Dario Grasso", "Mohammad Mahdi Valinezhad", "Mohammad Jamali"]}]}, {"DBLP title": "Design and Analysis of an Ultralow-Voltage Complementary Fold-Interleaved Multiple-Tail Current Mode Logic.", "DBLP authors": ["R. Malmir", "M. B. Ghaznavi-Ghoushchi"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3305915", "OA papers": [{"PaperId": "https://openalex.org/W4386262125", "PaperTitle": "Design and Analysis of an Ultralow-Voltage Complementary Fold-Interleaved Multiple-Tail Current Mode Logic", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Shahed University": 2.0}, "Authors": ["R. Malmir", "M. B. Ghaznavi\u2010Ghoushchi"]}]}, {"DBLP title": "Synthesis of Approximate Parallel-Prefix Adders.", "DBLP authors": ["Apostolos Stefanidis", "Ioanna Zoumpoulidou", "Dionysios Filippas", "Giorgos Dimitrakopoulos", "Georgios Ch. Sirakoulis"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3287631", "OA papers": [{"PaperId": "https://openalex.org/W4382657805", "PaperTitle": "Synthesis of Approximate Parallel-Prefix Adders", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Democritus University of Thrace": 5.0}, "Authors": ["Apostolos Stefanidis", "Ioanna Zoumpoulidou", "Dionysios Filippas", "Giorgos Dimitrakopoulos", "Georgios Ch. Sirakoulis"]}]}, {"DBLP title": "A Low-Power In-Memory Multiplication and Accumulation Array With Modified Radix-4 Input and Canonical Signed Digit Weights.", "DBLP authors": ["Rui Xiao", "Yewei Zhang", "Bo Wang", "Yanfeng Xu", "Jicong Fan", "Haibin Shen", "Kejie Huang"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3306376", "OA papers": [{"PaperId": "https://openalex.org/W4386432120", "PaperTitle": "A Low-Power In-Memory Multiplication and Accumulation Array With Modified Radix-4 Input and Canonical Signed Digit Weights", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Zhejiang University": 4.0, "Singapore University of Technology and Design": 1.0, "China Electronics Technology Group Corporation": 2.0}, "Authors": ["Rui Xiao", "Yewei Zhang", "Bo Wang", "Yanfeng Xu", "Jicong Fan", "Haibin Shen", "Kejie Huang"]}]}, {"DBLP title": "CVA6 RISC-V Virtualization: Architecture, Microarchitecture, and Design Space Exploration.", "DBLP authors": ["Bruno S\u00e1", "Luca Valente", "Jos\u00e9 Martins", "Davide Rossi", "Luca Benini", "Sandro Pinto"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3302837", "OA papers": [{"PaperId": "https://openalex.org/W4386231251", "PaperTitle": "CVA6 RISC-V Virtualization: Architecture, Microarchitecture, and Design Space Exploration", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Minho": 3.0, "University of Bologna": 3.0}, "Authors": ["Bruno S\u00e1", "Luca Valente", "Jos\u00e9 C. Martins", "Davide Rossi", "Luca Benini", "Sandro Pinto"]}]}, {"DBLP title": "Microarchitecture Design Space Exploration via Pareto-Driven Active Learning.", "DBLP authors": ["Jianwang Zhai", "Yici Cai"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3311620", "OA papers": [{"PaperId": "https://openalex.org/W4386869637", "PaperTitle": "Microarchitecture Design Space Exploration via Pareto-Driven Active Learning", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tsinghua University": 2.0}, "Authors": ["Jianwang Zhai", "Yici Cai"]}]}, {"DBLP title": "PALS: Distributed Gradient Clocking on Chip.", "DBLP authors": ["Johannes Bund", "Matthias F\u00fcgger", "Moti Medina"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3311178", "OA papers": [{"PaperId": "https://openalex.org/W4386736627", "PaperTitle": "PALS: Distributed Gradient Clocking on Chip", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Helmholtz Center for Information Security": 1.0, "\u00c9cole Normale Sup\u00e9rieure - PSL": 0.5, "Centre National de la Recherche Scientifique": 0.5, "Bar-Ilan University": 1.0}, "Authors": ["Johannes Bund", "Matthias F\u00fcgger", "Moti Medina"]}]}, {"DBLP title": "Dummy Faulty Units for Reduced Fail Data Volume From Logic Faults.", "DBLP authors": ["Irith Pomeranz"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3304380", "OA papers": [{"PaperId": "https://openalex.org/W4386231834", "PaperTitle": "Dummy Faulty Units for Reduced Fail Data Volume From Logic Faults", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Exploring Winograd Convolution for Cost-Effective Neural Network Fault Tolerance.", "DBLP authors": ["Xinghua Xue", "Cheng Liu", "Bo Liu", "Haitong Huang", "Ying Wang", "Tao Luo", "Lei Zhang", "Huawei Li", "Xiaowei Li"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3306894", "OA papers": [{"PaperId": "https://openalex.org/W4386363110", "PaperTitle": "Exploring Winograd Convolution for Cost-Effective Neural Network Fault Tolerance", "Year": 2023, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Institute of Computing Technology": 2.333333333333333, "Chinese Academy of Sciences": 2.333333333333333, "University of Chinese Academy of Sciences": 2.333333333333333, "Institute of High Performance Computing": 0.5, "Agency for Science, Technology and Research": 0.5}, "Authors": ["Xinghua Xue", "Cheng Liu", "\u0411\u043e \u041b\u044e", "Haitong Huang", "Ying Wang", "Tao Luo", "Lei Zhang", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Fast and Scalable Multicore YOLOv3-Tiny Accelerator Using Input Stationary Systolic Architecture.", "DBLP authors": ["Trio Adiono", "Rhesa Muhammad Ramadhan", "Nana Sutisna", "Infall Syafalni", "Rahmat Mulyawan", "Chang Hong Lin"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3305937", "OA papers": [{"PaperId": "https://openalex.org/W4386275701", "PaperTitle": "Fast and Scalable Multicore YOLOv3-Tiny Accelerator Using Input Stationary Systolic Architecture", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Bandung Institute of Technology": 5.0, "National Taiwan University of Science and Technology": 1.0}, "Authors": ["Trio Adiono", "Rhesa Muhammad Ramadhan", "Nana Sutisna", "Infall Syafalni", "Rahmat Mulyawan", "Chang Hong Lin"]}]}, {"DBLP title": "An Efficient Training Accelerator for Transformers With Hardware-Algorithm Co-Optimization.", "DBLP authors": ["Haikuo Shao", "Jinming Lu", "Meiqi Wang", "Zhongfeng Wang"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3305569", "OA papers": [{"PaperId": "https://openalex.org/W4386736489", "PaperTitle": "An Efficient Training Accelerator for Transformers With Hardware-Algorithm Co-Optimization", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nanjing University": 3.0, "Sun Yat-sen University": 1.0}, "Authors": ["Haikuo Shao", "Jinming Lu", "Meiqi Wang", "Zhongfeng Wang"]}]}, {"DBLP title": "Hidden Costs of Analog Deobfuscation Attacks.", "DBLP authors": ["Vaibhav Venugopal Rao", "Kyle Juretus", "Ioannis Savidis"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3296279", "OA papers": [{"PaperId": "https://openalex.org/W4386883103", "PaperTitle": "Hidden Costs of Analog Deobfuscation Attacks", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Drexel University": 2.0, "Villanova University": 1.0}, "Authors": ["Vaibhav Venugopal Rao", "Kyle Juretus", "Ioannis Savidis"]}]}, {"DBLP title": "Lossless Neural Network Model Compression Through Exponent Sharing.", "DBLP authors": ["Prachi Kashikar", "Olivier Sentieys", "Sharad Sinha"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3307607", "OA papers": [{"PaperId": "https://openalex.org/W4386363086", "PaperTitle": "Lossless Neural Network Model Compression Through Exponent Sharing", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Goa": 2.0, "Institut national de recherche en informatique et en automatique": 0.5, "Universit\u00e9 de Rennes": 0.5}, "Authors": ["Prachi Kashikar", "Olivier Sentieys", "Sharad Sinha"]}]}, {"DBLP title": "SFANC: Scalable and Flexible Architecture for Neuromorphic Computing.", "DBLP authors": ["Jianwei Xue", "Rendong Ying", "Faquan Chen", "Peilin Liu"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3282239", "OA papers": [{"PaperId": "https://openalex.org/W4386280980", "PaperTitle": "SFANC: Scalable and Flexible Architecture for Neuromorphic Computing", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Shanghai Jiao Tong University": 4.0}, "Authors": ["Jianwei Xue", "Rendong Ying", "Faquan Chen", "Peilin Liu"]}]}, {"DBLP title": "A 24-30-GHz Four-Element Phased Array Transceiver With Low Insertion Loss Compact T/R Switch and Bidirectional Phase Shifter for 5G Communication.", "DBLP authors": ["Xiangrong Huang", "Haikun Jia", "Shengnan Dong", "Wei Deng", "Zhihua Wang", "Baoyong Chi"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3308720", "OA papers": [{"PaperId": "https://openalex.org/W4386453599", "PaperTitle": "A 24\u201330-GHz Four-Element Phased Array Transceiver With Low Insertion Loss Compact T/R Switch and Bidirectional Phase Shifter for 5G Communication", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tsinghua University": 6.0}, "Authors": ["Xiangrong Huang", "Haikun Jia", "Shengnan Dong", "Wei Deng", "Zhihua Wang", "Baoyong Chi"]}]}, {"DBLP title": "An Efficient Hard-Detection GRAND Decoder for Systematic Linear Block Codes.", "DBLP authors": ["Shao-I Chu", "Syuan-An Ke", "Sheng-Jung Liu", "Yan-Wei Lin"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3300568", "OA papers": [{"PaperId": "https://openalex.org/W4385756705", "PaperTitle": "An Efficient Hard-Detection GRAND Decoder for Systematic Linear Block Codes", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Kaohsiung University of Science and Technology": 4.0}, "Authors": ["Shao\u2010I Chu", "Syuan-An Ke", "Shih\u2010Fu Liu", "Yanwei Lin"]}]}, {"DBLP title": "High-Density NVMe SSD With DRAM-Less eRAID Architecture.", "DBLP authors": ["Jianjun Luo", "Hailuan Liu", "Ying He", "C\u00e9sar Vargas Rosales", "Lingyan Fan"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3290621", "OA papers": [{"PaperId": "https://openalex.org/W4383750273", "PaperTitle": "High-Density NVMe SSD With DRAM-Less eRAID Architecture", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hangzhou Dianzi University": 3.0, "University of North Texas": 1.0, "Tecnol\u00f3gico de Monterrey": 1.0}, "Authors": ["Jianjun Luo", "Hailuan Liu", "Ying Bin He", "Cesar Vargas\u2010Rosales", "Lingyan Fan"]}]}, {"DBLP title": "An 8-bit 1.5-GS/s Two-Step SAR ADC With Embedded Interstage Gain.", "DBLP authors": ["Yi Shen", "Junyan Hao", "Shubin Liu", "Zeshuai An", "Dengquan Li", "Ruixue Ding", "Zhangming Zhu"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3302842", "OA papers": [{"PaperId": "https://openalex.org/W4385834395", "PaperTitle": "An 8-bit 1.5-GS/s Two-Step SAR ADC With Embedded Interstage Gain", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Xidian University": 7.0}, "Authors": ["Yi Shen", "Junyan Hao", "Shubin Liu", "Zeshuai An", "Dengquan Li", "Ruixue Ding", "Zhangming Zhu"]}]}, {"DBLP title": "An Energy-Efficient GeMM-Based Convolution Accelerator With On-the-Fly im2col.", "DBLP authors": ["Jordi Fornt", "Pau Fontova-Must\u00e9", "Mart\u00ed Caro", "Jaume Abella", "Francesc Moll", "Josep Altet", "Christoph Studer"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3286122", "OA papers": [{"PaperId": "https://openalex.org/W4382203333", "PaperTitle": "An Energy-Efficient GeMM-Based Convolution Accelerator With On-the-Fly im2col", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Board of the Swiss Federal Institutes of Technology": 1.0, "Universitat Polit\u00e8cnica de Catalunya": 3.5, "Barcelona Supercomputing Center": 1.0, "FC Barcelona": 0.5}, "Authors": ["Jordi Fornt", "Pau Fontova-Must\u00e9", "Mart\u00ed Caro", "Jaume Abella", "Francesc Moll", "Josep Altet", "Christoph Studer"]}]}, {"DBLP title": "Thermal-Aware Fixed-Outline 3-D IC Floorplanning: An End-to-End Learning-Based Approach.", "DBLP authors": ["Wenbo Guan", "Xiaoyan Tang", "Hongliang Lu", "Yuming Zhang", "Yimen Zhang"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3321532", "OA papers": [{"PaperId": "https://openalex.org/W4387490112", "PaperTitle": "Thermal-Aware Fixed-Outline 3-D IC Floorplanning: An End-to-End Learning-Based Approach", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Xidian University": 5.0}, "Authors": ["Wenbo Guan", "Xiao-Yan Tang", "Hongliang L\u00fc", "Yuming Zhang", "Yimen Zhang"]}]}, {"DBLP title": "Impact of 3-D Integration on Thermal Performance of RISC-V MemPool Multicore SOC.", "DBLP authors": ["Sankatali Venkateswarlu", "Subrat Mishra", "Herman Oprins", "Bjorn Vermeersch", "Moritz Brunion", "Jun-Han Han", "Mircea R. Stan", "Dwaipayan Biswas", "Pieter Weckx", "Francky Catthoor"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3314135", "OA papers": [{"PaperId": "https://openalex.org/W4387010219", "PaperTitle": "Impact of 3-D Integration on Thermal Performance of RISC-V MemPool Multicore SOC", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"IMEC": 3.3333333333333335, "KU Leuven": 3.3333333333333335, "University of Virginia": 3.3333333333333335}, "Authors": ["Sankatali Venkateswarlu", "Subrat Mishra", "Herman Oprins", "Bjorn Vermeersch", "Moritz Brunion", "Jun-Han Han", "Mircea R. Stan", "Dwaipayan Biswas", "Pieter Weckx", "Francky Catthoor"]}]}, {"DBLP title": "ATT-TA: A Cooperative Multiagent Deep Reinforcement Learning Approach for TSV Assignment in 3-D ICs.", "DBLP authors": ["Wenbo Guan", "Xiaoyan Tang", "Hongliang Lu", "Yuming Zhang", "Yimen Zhang"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3321536", "OA papers": [{"PaperId": "https://openalex.org/W4387546238", "PaperTitle": "ATT-TA: A Cooperative Multiagent Deep Reinforcement Learning Approach for TSV Assignment in 3-D ICs", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Xidian University": 5.0}, "Authors": ["Wenbo Guan", "Xiao-Yan Tang", "Hongliang L\u00fc", "Yuming Zhang", "Yimen Zhang"]}]}, {"DBLP title": "Behavioral Model for High-Speed SAR ADCs With On-Chip References.", "DBLP authors": ["Carlos Manuel Dom\u00ednguez-Matas", "Antonio J. Gin\u00e9s", "Ar\u00e1nzazu Ot\u00edn", "Valentin Gutierrez", "Gildas L\u00e9ger", "Eduardo J. Peral\u00edas"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3314067", "OA papers": [{"PaperId": "https://openalex.org/W4387490306", "PaperTitle": "Behavioral Model for High-Speed SAR ADCs With On-Chip References", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Instituto de Microelectr\u00f3nica de Sevilla": 2.5, "Universidad de Sevilla": 2.5, "Universidad de Zaragoza": 1.0}, "Authors": ["C. M. Dom\u00ednguez-Matas", "Antonio Gin\u00e9s", "A. Ot\u00edn", "Valent\u00edn Guti\u00e9rrez", "Gildas L\u00e9ger", "E. Peral\u00edas"]}]}, {"DBLP title": "A 1-GS/s 12-bit Single-Channel Pipelined ADC in 28-nm CMOS With Input-Split Fully Differential Ring Amplifier.", "DBLP authors": ["Heng Zhang", "Ben He", "Xuan Guo", "Danyu Wu", "Xinyu Liu"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3323568", "OA papers": [{"PaperId": "https://openalex.org/W4387682318", "PaperTitle": "A 1-GS/s 12-bit Single-Channel Pipelined ADC in 28-nm CMOS With Input-Split Fully Differential Ring Amplifier", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Chinese Academy of Sciences": 1.0, "Institute of Microelectronics": 2.0, "Chinese Academy of Sciences": 1.0}, "Authors": ["Heng Zhang", "Ben He", "Xuan Guo", "Danyu Wu", "Xinyu Liu"]}]}, {"DBLP title": "A Low-Noise Area-Efficient Column-Parallel ADC With an Input Triplet for a 120-dB High Dynamic Range CMOS Image Sensor.", "DBLP authors": ["Pai-Hsiang Hsu", "Yueh-Ru Lee", "Chia-Hung Chen", "Chung-Chih Hung"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3323363", "OA papers": [{"PaperId": "https://openalex.org/W4387717605", "PaperTitle": "A Low-Noise Area-Efficient Column-Parallel ADC With an Input Triplet for a 120-dB High Dynamic Range CMOS Image Sensor", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["Pai-Hsiang Hsu", "Yueh-Ru Lee", "Chia\u2010Hung Chen", "Chung-Chih Hung"]}]}, {"DBLP title": "A Current-Adjusting Auto-Zeroing Technique for DC-Offset and Flicker-Noise Cancellation.", "DBLP authors": ["Mahyar Safiallah", "Ahmad Reza Danesh", "Haoran Pu", "Payam Heydari"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3311794", "OA papers": [{"PaperId": "https://openalex.org/W4386918940", "PaperTitle": "A Current-Adjusting Auto-Zeroing Technique for DC-Offset and Flicker-Noise Cancellation", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Irvine": 3.0}, "Authors": ["Mahyar Safiallah", "Ahmad Reza Danesh", "Haoran Pu", "Payam Heydari"]}]}, {"DBLP title": "A Digital Low Dropout (LDO) Voltage Regulator Using Pseudoflash Transistors.", "DBLP authors": ["Cheng-Yen Lee", "Sunil P. Khatri"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3317414", "OA papers": [{"PaperId": "https://openalex.org/W4387885783", "PaperTitle": "A Digital Low Dropout (LDO) Voltage Regulator Using Pseudoflash Transistors", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Cheng-Yen Lee", "Sunil P. Khatri"]}]}, {"DBLP title": "A 55-nm Three-Stage Operational Transconductance Amplifier With Single Cascode Miller Compensation for Large Capacitive Loads.", "DBLP authors": ["Ranran Zhou", "Haozhe Wang", "Peng Wang", "Peter Poechmueller", "Yong Wang"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3324893", "OA papers": [{"PaperId": "https://openalex.org/W4388267234", "PaperTitle": "A 55-nm Three-Stage Operational Transconductance Amplifier With Single Cascode Miller Compensation for Large Capacitive Loads", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Shandong University": 5.0}, "Authors": ["Ranran Zhou", "Haozhe Wang", "Peng Wang", "Peter Poechmueller", "Yong Wang"]}]}, {"DBLP title": "HIPU: A Hybrid Intelligent Processing Unit With Fine-Grained ISA for Real-Time Deep Neural Network Inference Applications.", "DBLP authors": ["Wenzhe Zhao", "Guoming Yang", "Tian Xia", "Fei Chen", "Nanning Zheng", "Pengju Ren"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3327110", "OA papers": [{"PaperId": "https://openalex.org/W4388505295", "PaperTitle": "HIPU: A Hybrid Intelligent Processing Unit With Fine-Grained ISA for Real-Time Deep Neural Network Inference Applications", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Wenzhe Zhao", "Guoming Yang", "Tian Xia", "Fei Chen", "Nanning Zheng", "Pengju Ren"]}]}, {"DBLP title": "A 40-nm 1.89-pJ/SOP Scalable Convolutional Spiking Neural Network Learning Core With On-Chip Spatiotemporal Back-Propagation.", "DBLP authors": ["Pai-Yu Tan", "Cheng-Wen Wu"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3327417", "OA papers": [{"PaperId": "https://openalex.org/W4388430470", "PaperTitle": "A 40-nm 1.89-pJ/SOP Scalable Convolutional Spiking Neural Network Learning Core With On-Chip Spatiotemporal Back-Propagation", "Year": 2023, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Pai-Yu Tan", "Cheng\u2010Wen Wu"]}]}, {"DBLP title": "An Optimized Low-Power VLSI Architecture for ECG/VCG Data Compression for IoHT Wearable Device Application.", "DBLP authors": ["Meenali Janveja", "Ashwani Kumar Sharma", "Abhyuday Bhardwaj", "Jan Pidanic", "Gaurav Trivedi"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3314611", "OA papers": [{"PaperId": "https://openalex.org/W4387415388", "PaperTitle": "An Optimized Low-Power VLSI Architecture for ECG/VCG Data Compression for IoHT Wearable Device Application", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Guwahati": 4.0, "University of Pardubice": 1.0}, "Authors": ["Meenali Janveja", "Ashwani Kumar Sharma", "Abhyuday Bhardwaj", "Jan Pidani\u010d", "Gaurav Trivedi"]}]}, {"DBLP title": "Power-Aware Neuromorphic Architecture With Partial Voltage Scaling 3-D Stacking Synaptic Memory.", "DBLP authors": ["Ngo-Doanh Nguyen", "Akram Ben Ahmed", "Abderazek Ben Abdallah", "Khanh N. Dang"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3318231", "OA papers": [{"PaperId": "https://openalex.org/W4387303177", "PaperTitle": "Power-Aware Neuromorphic Architecture With Partial Voltage Scaling 3-D Stacking Synaptic Memory", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Aizu": 3.0, "National Institute of Advanced Industrial Science and Technology": 1.0}, "Authors": ["Ngo-Doanh Nguyen", "Akram Ben Ahmed", "Abderazek Ben Abdallah", "Khanh N. Dang"]}]}, {"DBLP title": "TensorCache: Reconstructing Memory Architecture With SRAM-Based In-Cache Computing for Efficient Tensor Computations in GPGPUs.", "DBLP authors": ["Yicong Zhang", "Mingyu Wang", "Yangzhan Mai", "Zhiyi Yu"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3326741", "OA papers": [{"PaperId": "https://openalex.org/W4388283449", "PaperTitle": "TensorCache: Reconstructing Memory Architecture With SRAM-Based In-Cache Computing for Efficient Tensor Computations in GPGPUs", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Sun Yat-sen University": 4.0}, "Authors": ["Yicong Zhang", "Mingyu Wang", "Yangzhan Mai", "Zhiyi Yu"]}]}, {"DBLP title": "A 40-nm SONOS Digital CIM Using Simplified LUT Multiplier and Continuous Sample-Hold Sense Amplifier for AI Edge Inference.", "DBLP authors": ["Hongyang Hu", "Xiwei Wang", "Zi Wang", "Haiyang Zhou", "Danian Dong", "Jinshan Yue", "Wan Pang", "Xiaoxin Xu", "Chunmeng Dou"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3305530", "OA papers": [{"PaperId": "https://openalex.org/W4387303191", "PaperTitle": "A 40-nm SONOS Digital CIM Using Simplified LUT Multiplier and Continuous Sample-Hold Sense Amplifier for AI Edge Inference", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chinese Academy of Sciences": 4.0, "Institute of Microelectronics": 4.0, "University of Science and Technology of China": 1.0}, "Authors": ["Hongyang Hu", "Xiwei Wang", "Zi Wang", "Haiyang Zhou", "Danian Dong", "Jinshan Yue", "Wan Pang", "Xiaoxin Xu", "Chunmeng Dou"]}]}, {"DBLP title": "ADC-Less Reprogrammable RRAM Array Architecture for In-Memory Computing.", "DBLP authors": ["Ashvinikumar Dongre", "Bipul Boro", "Gaurav Trivedi"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3319578", "OA papers": [{"PaperId": "https://openalex.org/W4387831916", "PaperTitle": "ADC-Less Reprogrammable RRAM Array Architecture for In-Memory Computing", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Guwahati": 3.0}, "Authors": ["Ashvinikumar Dongre", "Bipul Boro", "Gaurav Trivedi"]}]}, {"DBLP title": "RMC_NoC: A Reliable On-Chip Network Architecture With Reconfigurable Multifunctional Channel.", "DBLP authors": ["Dongyu Xu", "Yiming Ouyang", "Wu Zhou", "Zhengfeng Huang", "Huaguo Liang", "Xiaoqing Wen"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3321598", "OA papers": [{"PaperId": "https://openalex.org/W4387682367", "PaperTitle": "RMC_NoC: A Reliable On-Chip Network Architecture With Reconfigurable Multifunctional Channel", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Hefei University of Technology": 4.0, "Anhui Normal University": 1.0, "Kyushu Institute of Technology": 1.0}, "Authors": ["Dongyu Xu", "Yiming Ouyang", "Wu Zhou", "Zhengfeng Huang", "Huaguo Liang", "Xiaoqing Wen"]}]}, {"DBLP title": "PERA: Power-Efficient Routing Architecture for SRAM-Based FPGAs in Dark Silicon Era.", "DBLP authors": ["Zeinab Seifoori", "Behzad Omidi", "Hossein Asadi"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3303352", "OA papers": [{"PaperId": "https://openalex.org/W4387385800", "PaperTitle": "PERA: Power-Efficient Routing Architecture for SRAM-Based FPGAs in Dark Silicon Era", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Sharif University of Technology": 3.0}, "Authors": ["Zeinab Seifoori", "Behzad Omidi", "Hossein Asadi"]}]}, {"DBLP title": "A Reusable and Efficient Architecture for QC-LDPC Encoder With Less Expansion Factors.", "DBLP authors": ["Jiuxin Gong", "Zhaoming Lu", "Luhan Wang", "Xinghe Chu", "Xiangming Wen"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3318852", "OA papers": [{"PaperId": "https://openalex.org/W4387682280", "PaperTitle": "A Reusable and Efficient Architecture for QC-LDPC Encoder With Less Expansion Factors", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Beijing University of Posts and Telecommunications": 5.0}, "Authors": ["Jiuxin Gong", "Zhaoming Lu", "Luhan Wang", "Xinghe Chu", "Xiangming Wen"]}]}, {"DBLP title": "Parallel Doubly Fed Symbol Timing Recovery Algorithm and FPGA Implementation for Burst Broadband Satellite Access.", "DBLP authors": ["Nan Zhang", "Jinghan Feng", "Peixin Zhang", "Fengkui Gong"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3311472", "OA papers": [{"PaperId": "https://openalex.org/W4386918959", "PaperTitle": "Parallel Doubly Fed Symbol Timing Recovery Algorithm and FPGA Implementation for Burst Broadband Satellite Access", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Xidian University": 4.0}, "Authors": ["Nan Zhang", "Jinghan Feng", "P.-F. Zhang", "Fengkui Gong"]}]}, {"DBLP title": "Soft Error Reliability Analysis of Vision Transformers.", "DBLP authors": ["Xinghua Xue", "Cheng Liu", "Ying Wang", "Bing Yang", "Tao Luo", "Lei Zhang", "Huawei Li", "Xiaowei Li"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3317138", "OA papers": [{"PaperId": "https://openalex.org/W4387385773", "PaperTitle": "Soft Error Reliability Analysis of Vision Transformers", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Institute of Computing Technology": 1.9999999999999998, "University of Chinese Academy of Sciences": 1.9999999999999998, "Chinese Academy of Sciences": 1.9999999999999998, "Harbin University of Science and Technology": 1.0, "Institute of High Performance Computing": 0.5, "Agency for Science, Technology and Research": 0.5}, "Authors": ["Xinghua Xue", "Cheng Liu", "Ying Wang", "Yang Bing", "Tao Luo", "Lei Zhang", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Binaryware: A High-Performance Digital Hardware Accelerator for Binary Neural Networks.", "DBLP authors": ["Sungju Ryu", "Youngtaek Oh", "Jae-Joon Kim"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3324834", "OA papers": [{"PaperId": "https://openalex.org/W4388082664", "PaperTitle": "Binaryware: A High-Performance Digital Hardware Accelerator for Binary Neural Networks", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Sogang University": 1.0, "Pohang University of Science and Technology": 1.0, "Seoul National University": 1.0}, "Authors": ["Sungju Ryu", "Young\u2010Taek Oh", "Jae\u2010Joon Kim"]}]}, {"DBLP title": "A 5-mm2, 4.7-\u03bcW Convolutional Neural Network Layer Accelerator for Miniature Systems.", "DBLP authors": ["Yuyang Li", "Yejoong Kim", "Inhee Lee"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3324572", "OA papers": [{"PaperId": "https://openalex.org/W4387886125", "PaperTitle": "A 5-mm<sup>2</sup>, 4.7-<i>\u03bc</i>W Convolutional Neural Network Layer Accelerator for Miniature Systems", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Pittsburgh": 2.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Yuyang Li", "Yejoong Kim", "Inhee Lee"]}]}, {"DBLP title": "An 8-bit 1.5-GS/s Voltage-Time Hybrid Two-Step ADC With Cross-Coupled Linearized VTC.", "DBLP authors": ["Xin Zhao", "Dengquan Li", "Feida Wang", "Yi Shen", "Shubin Liu", "Ruixue Ding", "Zhangming Zhu"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3309651", "OA papers": [{"PaperId": "https://openalex.org/W4386825006", "PaperTitle": "An 8-bit 1.5-GS/s Voltage\u2013Time Hybrid Two-Step ADC With Cross-Coupled Linearized VTC", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Xidian University": 7.0}, "Authors": ["Xin Zhao", "Dengquan Li", "Feida Wang", "Yi Shen", "Shubin Liu", "Ruixue Ding", "Zhangming Zhu"]}]}, {"DBLP title": "A Temperature Compensated Ring Oscillator With LC-Based Period Error Detection.", "DBLP authors": ["Seongun Bae", "Minseob Lee", "Sang-Min Yoo", "Jae-Yoon Sim"], "year": 2023, "doi": "https://doi.org/10.1109/TVLSI.2023.3322709", "OA papers": [{"PaperId": "https://openalex.org/W4387609135", "PaperTitle": "A Temperature Compensated Ring Oscillator With <i>LC</i>-Based Period Error Detection", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Pohang University of Science and Technology": 3.0, "Samsung (South Korea)": 1.0}, "Authors": ["Seongun Bae", "Minseob Lee", "Sang-Min Yoo", "Jae\u2010Yoon Sim"]}]}]