Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May  9 15:36:40 2024
| Host         : DESKTOP-PGGP91I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         62          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (62)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (556)
5. checking no_input_delay (12)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (62)
-------------------------
 There are 62 register/latch pins with no clock driven by root clock pin: i_top_pclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (556)
--------------------------------------------------
 There are 556 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.696        0.000                      0                  559        0.102        0.000                      0                  559        3.000        0.000                       0                   296  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clock_gen/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clk_out2_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         35.962        0.000                      0                   31        0.152        0.000                      0                   31       19.500        0.000                       0                    48  
  clk_out2_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                   4.910        0.000                      0                  458        0.102        0.000                      0                  458        4.500        0.000                       0                   242  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       36.865        0.000                      0                   20        0.816        0.000                      0                   20  
**async_default**   sys_clk_pin         clk_out1_clk_wiz_0        3.696        0.000                      0                    2        1.290        0.000                      0                    2  
**async_default**   sys_clk_pin         sys_clk_pin               5.900        0.000                      0                   48        0.703        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_gen/inst/clk_in1
  To Clock:  clock_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 1.133ns (30.204%)  route 2.618ns (69.796%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.550     1.552    display_interface/vga_gen/clk_out1
    SLICE_X12Y65         FDCE                                         r  display_interface/vga_gen/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDCE (Prop_fdce_C_Q)         0.478     2.030 r  display_interface/vga_gen/hc_reg[1]/Q
                         net (fo=5, routed)           0.885     2.915    display_interface/vga_gen/hc[1]
    SLICE_X12Y65         LUT5 (Prop_lut5_I1_O)        0.324     3.239 f  display_interface/vga_gen/hc[9]_i_3/O
                         net (fo=6, routed)           0.835     4.074    display_interface/vga_gen/hc[9]_i_3_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I5_O)        0.331     4.405 r  display_interface/vga_gen/vc[9]_i_1/O
                         net (fo=10, routed)          0.898     5.303    display_interface/vga_gen/vc_1
    SLICE_X12Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.435    41.438    display_interface/vga_gen/clk_out1
    SLICE_X12Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[0]/C
                         clock pessimism              0.091    41.529    
                         clock uncertainty           -0.095    41.434    
    SLICE_X12Y64         FDCE (Setup_fdce_C_CE)      -0.169    41.265    display_interface/vga_gen/vc_reg[0]
  -------------------------------------------------------------------
                         required time                         41.265    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                 35.962    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 1.133ns (30.204%)  route 2.618ns (69.796%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.550     1.552    display_interface/vga_gen/clk_out1
    SLICE_X12Y65         FDCE                                         r  display_interface/vga_gen/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDCE (Prop_fdce_C_Q)         0.478     2.030 r  display_interface/vga_gen/hc_reg[1]/Q
                         net (fo=5, routed)           0.885     2.915    display_interface/vga_gen/hc[1]
    SLICE_X12Y65         LUT5 (Prop_lut5_I1_O)        0.324     3.239 f  display_interface/vga_gen/hc[9]_i_3/O
                         net (fo=6, routed)           0.835     4.074    display_interface/vga_gen/hc[9]_i_3_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I5_O)        0.331     4.405 r  display_interface/vga_gen/vc[9]_i_1/O
                         net (fo=10, routed)          0.898     5.303    display_interface/vga_gen/vc_1
    SLICE_X12Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.435    41.438    display_interface/vga_gen/clk_out1
    SLICE_X12Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[2]/C
                         clock pessimism              0.091    41.529    
                         clock uncertainty           -0.095    41.434    
    SLICE_X12Y64         FDCE (Setup_fdce_C_CE)      -0.169    41.265    display_interface/vga_gen/vc_reg[2]
  -------------------------------------------------------------------
                         required time                         41.265    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                 35.962    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 1.133ns (30.204%)  route 2.618ns (69.796%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.550     1.552    display_interface/vga_gen/clk_out1
    SLICE_X12Y65         FDCE                                         r  display_interface/vga_gen/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDCE (Prop_fdce_C_Q)         0.478     2.030 r  display_interface/vga_gen/hc_reg[1]/Q
                         net (fo=5, routed)           0.885     2.915    display_interface/vga_gen/hc[1]
    SLICE_X12Y65         LUT5 (Prop_lut5_I1_O)        0.324     3.239 f  display_interface/vga_gen/hc[9]_i_3/O
                         net (fo=6, routed)           0.835     4.074    display_interface/vga_gen/hc[9]_i_3_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I5_O)        0.331     4.405 r  display_interface/vga_gen/vc[9]_i_1/O
                         net (fo=10, routed)          0.898     5.303    display_interface/vga_gen/vc_1
    SLICE_X12Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.435    41.438    display_interface/vga_gen/clk_out1
    SLICE_X12Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[3]/C
                         clock pessimism              0.091    41.529    
                         clock uncertainty           -0.095    41.434    
    SLICE_X12Y64         FDCE (Setup_fdce_C_CE)      -0.169    41.265    display_interface/vga_gen/vc_reg[3]
  -------------------------------------------------------------------
                         required time                         41.265    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                 35.962    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 1.133ns (30.204%)  route 2.618ns (69.796%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.550     1.552    display_interface/vga_gen/clk_out1
    SLICE_X12Y65         FDCE                                         r  display_interface/vga_gen/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDCE (Prop_fdce_C_Q)         0.478     2.030 r  display_interface/vga_gen/hc_reg[1]/Q
                         net (fo=5, routed)           0.885     2.915    display_interface/vga_gen/hc[1]
    SLICE_X12Y65         LUT5 (Prop_lut5_I1_O)        0.324     3.239 f  display_interface/vga_gen/hc[9]_i_3/O
                         net (fo=6, routed)           0.835     4.074    display_interface/vga_gen/hc[9]_i_3_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I5_O)        0.331     4.405 r  display_interface/vga_gen/vc[9]_i_1/O
                         net (fo=10, routed)          0.898     5.303    display_interface/vga_gen/vc_1
    SLICE_X12Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.435    41.438    display_interface/vga_gen/clk_out1
    SLICE_X12Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[4]/C
                         clock pessimism              0.091    41.529    
                         clock uncertainty           -0.095    41.434    
    SLICE_X12Y64         FDCE (Setup_fdce_C_CE)      -0.169    41.265    display_interface/vga_gen/vc_reg[4]
  -------------------------------------------------------------------
                         required time                         41.265    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                 35.962    

Slack (MET) :             36.029ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 1.133ns (30.747%)  route 2.552ns (69.253%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.550     1.552    display_interface/vga_gen/clk_out1
    SLICE_X12Y65         FDCE                                         r  display_interface/vga_gen/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDCE (Prop_fdce_C_Q)         0.478     2.030 r  display_interface/vga_gen/hc_reg[1]/Q
                         net (fo=5, routed)           0.885     2.915    display_interface/vga_gen/hc[1]
    SLICE_X12Y65         LUT5 (Prop_lut5_I1_O)        0.324     3.239 f  display_interface/vga_gen/hc[9]_i_3/O
                         net (fo=6, routed)           0.835     4.074    display_interface/vga_gen/hc[9]_i_3_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I5_O)        0.331     4.405 r  display_interface/vga_gen/vc[9]_i_1/O
                         net (fo=10, routed)          0.832     5.237    display_interface/vga_gen/vc_1
    SLICE_X14Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.435    41.438    display_interface/vga_gen/clk_out1
    SLICE_X14Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[6]/C
                         clock pessimism              0.091    41.529    
                         clock uncertainty           -0.095    41.434    
    SLICE_X14Y64         FDCE (Setup_fdce_C_CE)      -0.169    41.265    display_interface/vga_gen/vc_reg[6]
  -------------------------------------------------------------------
                         required time                         41.265    
                         arrival time                          -5.237    
  -------------------------------------------------------------------
                         slack                                 36.029    

Slack (MET) :             36.029ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 1.133ns (30.747%)  route 2.552ns (69.253%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.550     1.552    display_interface/vga_gen/clk_out1
    SLICE_X12Y65         FDCE                                         r  display_interface/vga_gen/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDCE (Prop_fdce_C_Q)         0.478     2.030 r  display_interface/vga_gen/hc_reg[1]/Q
                         net (fo=5, routed)           0.885     2.915    display_interface/vga_gen/hc[1]
    SLICE_X12Y65         LUT5 (Prop_lut5_I1_O)        0.324     3.239 f  display_interface/vga_gen/hc[9]_i_3/O
                         net (fo=6, routed)           0.835     4.074    display_interface/vga_gen/hc[9]_i_3_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I5_O)        0.331     4.405 r  display_interface/vga_gen/vc[9]_i_1/O
                         net (fo=10, routed)          0.832     5.237    display_interface/vga_gen/vc_1
    SLICE_X14Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.435    41.438    display_interface/vga_gen/clk_out1
    SLICE_X14Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[7]/C
                         clock pessimism              0.091    41.529    
                         clock uncertainty           -0.095    41.434    
    SLICE_X14Y64         FDCE (Setup_fdce_C_CE)      -0.169    41.265    display_interface/vga_gen/vc_reg[7]
  -------------------------------------------------------------------
                         required time                         41.265    
                         arrival time                          -5.237    
  -------------------------------------------------------------------
                         slack                                 36.029    

Slack (MET) :             36.029ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 1.133ns (30.747%)  route 2.552ns (69.253%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.550     1.552    display_interface/vga_gen/clk_out1
    SLICE_X12Y65         FDCE                                         r  display_interface/vga_gen/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDCE (Prop_fdce_C_Q)         0.478     2.030 r  display_interface/vga_gen/hc_reg[1]/Q
                         net (fo=5, routed)           0.885     2.915    display_interface/vga_gen/hc[1]
    SLICE_X12Y65         LUT5 (Prop_lut5_I1_O)        0.324     3.239 f  display_interface/vga_gen/hc[9]_i_3/O
                         net (fo=6, routed)           0.835     4.074    display_interface/vga_gen/hc[9]_i_3_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I5_O)        0.331     4.405 r  display_interface/vga_gen/vc[9]_i_1/O
                         net (fo=10, routed)          0.832     5.237    display_interface/vga_gen/vc_1
    SLICE_X14Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.435    41.438    display_interface/vga_gen/clk_out1
    SLICE_X14Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[8]/C
                         clock pessimism              0.091    41.529    
                         clock uncertainty           -0.095    41.434    
    SLICE_X14Y64         FDCE (Setup_fdce_C_CE)      -0.169    41.265    display_interface/vga_gen/vc_reg[8]
  -------------------------------------------------------------------
                         required time                         41.265    
                         arrival time                          -5.237    
  -------------------------------------------------------------------
                         slack                                 36.029    

Slack (MET) :             36.116ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.133ns (31.809%)  route 2.429ns (68.191%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.550     1.552    display_interface/vga_gen/clk_out1
    SLICE_X12Y65         FDCE                                         r  display_interface/vga_gen/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDCE (Prop_fdce_C_Q)         0.478     2.030 r  display_interface/vga_gen/hc_reg[1]/Q
                         net (fo=5, routed)           0.885     2.915    display_interface/vga_gen/hc[1]
    SLICE_X12Y65         LUT5 (Prop_lut5_I1_O)        0.324     3.239 f  display_interface/vga_gen/hc[9]_i_3/O
                         net (fo=6, routed)           0.835     4.074    display_interface/vga_gen/hc[9]_i_3_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I5_O)        0.331     4.405 r  display_interface/vga_gen/vc[9]_i_1/O
                         net (fo=10, routed)          0.709     5.114    display_interface/vga_gen/vc_1
    SLICE_X13Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.435    41.438    display_interface/vga_gen/clk_out1
    SLICE_X13Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/C
                         clock pessimism              0.091    41.529    
                         clock uncertainty           -0.095    41.434    
    SLICE_X13Y64         FDCE (Setup_fdce_C_CE)      -0.205    41.229    display_interface/vga_gen/vc_reg[5]
  -------------------------------------------------------------------
                         required time                         41.229    
                         arrival time                          -5.114    
  -------------------------------------------------------------------
                         slack                                 36.116    

Slack (MET) :             36.116ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.133ns (31.809%)  route 2.429ns (68.191%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.550     1.552    display_interface/vga_gen/clk_out1
    SLICE_X12Y65         FDCE                                         r  display_interface/vga_gen/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDCE (Prop_fdce_C_Q)         0.478     2.030 r  display_interface/vga_gen/hc_reg[1]/Q
                         net (fo=5, routed)           0.885     2.915    display_interface/vga_gen/hc[1]
    SLICE_X12Y65         LUT5 (Prop_lut5_I1_O)        0.324     3.239 f  display_interface/vga_gen/hc[9]_i_3/O
                         net (fo=6, routed)           0.835     4.074    display_interface/vga_gen/hc[9]_i_3_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I5_O)        0.331     4.405 r  display_interface/vga_gen/vc[9]_i_1/O
                         net (fo=10, routed)          0.709     5.114    display_interface/vga_gen/vc_1
    SLICE_X13Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.435    41.438    display_interface/vga_gen/clk_out1
    SLICE_X13Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[9]/C
                         clock pessimism              0.091    41.529    
                         clock uncertainty           -0.095    41.434    
    SLICE_X13Y64         FDCE (Setup_fdce_C_CE)      -0.205    41.229    display_interface/vga_gen/vc_reg[9]
  -------------------------------------------------------------------
                         required time                         41.229    
                         arrival time                          -5.114    
  -------------------------------------------------------------------
                         slack                                 36.116    

Slack (MET) :             36.265ns  (required time - arrival time)
  Source:                 display_interface/vga_gen/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 1.133ns (33.195%)  route 2.280ns (66.805%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.550     1.552    display_interface/vga_gen/clk_out1
    SLICE_X12Y65         FDCE                                         r  display_interface/vga_gen/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDCE (Prop_fdce_C_Q)         0.478     2.030 r  display_interface/vga_gen/hc_reg[1]/Q
                         net (fo=5, routed)           0.885     2.915    display_interface/vga_gen/hc[1]
    SLICE_X12Y65         LUT5 (Prop_lut5_I1_O)        0.324     3.239 f  display_interface/vga_gen/hc[9]_i_3/O
                         net (fo=6, routed)           0.835     4.074    display_interface/vga_gen/hc[9]_i_3_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I5_O)        0.331     4.405 r  display_interface/vga_gen/vc[9]_i_1/O
                         net (fo=10, routed)          0.560     4.965    display_interface/vga_gen/vc_1
    SLICE_X13Y65         FDCE                                         r  display_interface/vga_gen/vc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.434    41.437    display_interface/vga_gen/clk_out1
    SLICE_X13Y65         FDCE                                         r  display_interface/vga_gen/vc_reg[1]/C
                         clock pessimism              0.093    41.530    
                         clock uncertainty           -0.095    41.435    
    SLICE_X13Y65         FDCE (Setup_fdce_C_CE)      -0.205    41.230    display_interface/vga_gen/vc_reg[1]
  -------------------------------------------------------------------
                         required time                         41.230    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                 36.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 display_interface/vga_gen/vc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.560     0.562    display_interface/vga_gen/clk_out1
    SLICE_X13Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE (Prop_fdce_C_Q)         0.141     0.703 f  display_interface/vga_gen/vc_reg[9]/Q
                         net (fo=17, routed)          0.100     0.802    display_interface/vga_gen/vc[9]
    SLICE_X12Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.847 r  display_interface/vga_gen/vc[3]_i_1/O
                         net (fo=1, routed)           0.000     0.847    display_interface/vga_gen/vc[3]_i_1_n_0
    SLICE_X12Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.828     0.830    display_interface/vga_gen/clk_out1
    SLICE_X12Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[3]/C
                         clock pessimism             -0.256     0.575    
    SLICE_X12Y64         FDCE (Hold_fdce_C_D)         0.121     0.696    display_interface/vga_gen/vc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 display_interface/vga_gen/vc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.684%)  route 0.102ns (35.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.560     0.562    display_interface/vga_gen/clk_out1
    SLICE_X13Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE (Prop_fdce_C_Q)         0.141     0.703 f  display_interface/vga_gen/vc_reg[9]/Q
                         net (fo=17, routed)          0.102     0.804    display_interface/vga_gen/vc[9]
    SLICE_X12Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.849 r  display_interface/vga_gen/vc[2]_i_1/O
                         net (fo=1, routed)           0.000     0.849    display_interface/vga_gen/vc[2]_i_1_n_0
    SLICE_X12Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.828     0.830    display_interface/vga_gen/clk_out1
    SLICE_X12Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[2]/C
                         clock pessimism             -0.256     0.575    
    SLICE_X12Y64         FDCE (Hold_fdce_C_D)         0.120     0.695    display_interface/vga_gen/vc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 display_interface/vga_gen/vc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.848%)  route 0.159ns (46.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.560     0.562    display_interface/vga_gen/clk_out1
    SLICE_X13Y65         FDCE                                         r  display_interface/vga_gen/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  display_interface/vga_gen/vc_reg[1]/Q
                         net (fo=9, routed)           0.159     0.862    display_interface/vga_gen/vc[1]
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.907 r  display_interface/vga_gen/vc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.907    display_interface/vga_gen/vc[0]_i_1_n_0
    SLICE_X12Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.828     0.830    display_interface/vga_gen/clk_out1
    SLICE_X12Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[0]/C
                         clock pessimism             -0.254     0.577    
    SLICE_X12Y64         FDCE (Hold_fdce_C_D)         0.121     0.698    display_interface/vga_gen/vc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 display_interface/vga_gen/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.876%)  route 0.101ns (29.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.558     0.560    display_interface/vga_gen/clk_out1
    SLICE_X12Y67         FDCE                                         r  display_interface/vga_gen/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDCE (Prop_fdce_C_Q)         0.148     0.708 r  display_interface/vga_gen/hc_reg[7]/Q
                         net (fo=7, routed)           0.101     0.809    display_interface/vga_gen/hc[7]
    SLICE_X12Y67         LUT6 (Prop_lut6_I4_O)        0.098     0.907 r  display_interface/vga_gen/hc[9]_i_1/O
                         net (fo=1, routed)           0.000     0.907    display_interface/vga_gen/hc_0[9]
    SLICE_X12Y67         FDCE                                         r  display_interface/vga_gen/hc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.825     0.827    display_interface/vga_gen/clk_out1
    SLICE_X12Y67         FDCE                                         r  display_interface/vga_gen/hc_reg[9]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X12Y67         FDCE (Hold_fdce_C_D)         0.121     0.681    display_interface/vga_gen/hc_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 display_interface/vga_gen/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.247ns (69.669%)  route 0.108ns (30.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.560     0.562    display_interface/vga_gen/clk_out1
    SLICE_X12Y65         FDCE                                         r  display_interface/vga_gen/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDCE (Prop_fdce_C_Q)         0.148     0.710 r  display_interface/vga_gen/hc_reg[3]/Q
                         net (fo=3, routed)           0.108     0.817    display_interface/vga_gen/hc[3]
    SLICE_X12Y65         LUT5 (Prop_lut5_I0_O)        0.099     0.916 r  display_interface/vga_gen/hc[4]_i_1/O
                         net (fo=1, routed)           0.000     0.916    display_interface/vga_gen/hc_0[4]
    SLICE_X12Y65         FDCE                                         r  display_interface/vga_gen/hc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.827     0.829    display_interface/vga_gen/clk_out1
    SLICE_X12Y65         FDCE                                         r  display_interface/vga_gen/hc_reg[4]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X12Y65         FDCE (Hold_fdce_C_D)         0.121     0.683    display_interface/vga_gen/hc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 display_interface/vga_gen/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.096%)  route 0.185ns (49.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.560     0.562    display_interface/vga_gen/clk_out1
    SLICE_X13Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  display_interface/vga_gen/vc_reg[5]/Q
                         net (fo=8, routed)           0.185     0.888    display_interface/vga_gen/vc[5]
    SLICE_X14Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.933 r  display_interface/vga_gen/vc[8]_i_1/O
                         net (fo=1, routed)           0.000     0.933    display_interface/vga_gen/vc[8]_i_1_n_0
    SLICE_X14Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.828     0.830    display_interface/vga_gen/clk_out1
    SLICE_X14Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[8]/C
                         clock pessimism             -0.254     0.577    
    SLICE_X14Y64         FDCE (Hold_fdce_C_D)         0.121     0.698    display_interface/vga_gen/vc_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 display_interface/vga_gen/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.330%)  route 0.156ns (42.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.560     0.562    display_interface/vga_gen/clk_out1
    SLICE_X12Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  display_interface/vga_gen/vc_reg[2]/Q
                         net (fo=8, routed)           0.156     0.881    display_interface/vga_gen/vc[2]
    SLICE_X13Y64         LUT6 (Prop_lut6_I4_O)        0.045     0.926 r  display_interface/vga_gen/vc[5]_i_1/O
                         net (fo=1, routed)           0.000     0.926    display_interface/vga_gen/vc[5]_i_1_n_0
    SLICE_X13Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.828     0.830    display_interface/vga_gen/clk_out1
    SLICE_X13Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/C
                         clock pessimism             -0.256     0.575    
    SLICE_X13Y64         FDCE (Hold_fdce_C_D)         0.092     0.667    display_interface/vga_gen/vc_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 display_interface/vga_gen/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.558     0.560    display_interface/vga_gen/clk_out1
    SLICE_X12Y67         FDCE                                         r  display_interface/vga_gen/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDCE (Prop_fdce_C_Q)         0.164     0.724 r  display_interface/vga_gen/hc_reg[5]/Q
                         net (fo=8, routed)           0.184     0.908    display_interface/vga_gen/hc[5]
    SLICE_X12Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.953 r  display_interface/vga_gen/hc[5]_i_1/O
                         net (fo=1, routed)           0.000     0.953    display_interface/vga_gen/hc_0[5]
    SLICE_X12Y67         FDCE                                         r  display_interface/vga_gen/hc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.825     0.827    display_interface/vga_gen/clk_out1
    SLICE_X12Y67         FDCE                                         r  display_interface/vga_gen/hc_reg[5]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X12Y67         FDCE (Hold_fdce_C_D)         0.121     0.681    display_interface/vga_gen/hc_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display_interface/vga_gen/hc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.559     0.561    display_interface/vga_gen/clk_out1
    SLICE_X12Y66         FDCE                                         r  display_interface/vga_gen/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDCE (Prop_fdce_C_Q)         0.164     0.725 r  display_interface/vga_gen/hc_reg[8]/Q
                         net (fo=6, routed)           0.186     0.911    display_interface/vga_gen/hc[8]
    SLICE_X12Y66         LUT6 (Prop_lut6_I3_O)        0.045     0.956 r  display_interface/vga_gen/hc[8]_i_1/O
                         net (fo=1, routed)           0.000     0.956    display_interface/vga_gen/hc_0[8]
    SLICE_X12Y66         FDCE                                         r  display_interface/vga_gen/hc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.826     0.828    display_interface/vga_gen/clk_out1
    SLICE_X12Y66         FDCE                                         r  display_interface/vga_gen/hc_reg[8]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X12Y66         FDCE (Hold_fdce_C_D)         0.120     0.681    display_interface/vga_gen/hc_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display_interface/vga_gen/vc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.560     0.562    display_interface/vga_gen/clk_out1
    SLICE_X13Y65         FDCE                                         r  display_interface/vga_gen/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  display_interface/vga_gen/vc_reg[1]/Q
                         net (fo=9, routed)           0.180     0.883    display_interface/vga_gen/vc[1]
    SLICE_X13Y65         LUT2 (Prop_lut2_I1_O)        0.045     0.928 r  display_interface/vga_gen/vc[1]_i_1/O
                         net (fo=1, routed)           0.000     0.928    display_interface/vga_gen/vc[1]_i_1_n_0
    SLICE_X13Y65         FDCE                                         r  display_interface/vga_gen/vc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.827     0.829    display_interface/vga_gen/clk_out1
    SLICE_X13Y65         FDCE                                         r  display_interface/vga_gen/vc_reg[1]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X13Y65         FDCE (Hold_fdce_C_D)         0.091     0.653    display_interface/vga_gen/vc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y6      pixel_memory/ram_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y14     pixel_memory/ram_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y5      pixel_memory/ram_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y12     pixel_memory/ram_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y8      pixel_memory/ram_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y13     pixel_memory/ram_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y8      pixel_memory/ram_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y10     pixel_memory/ram_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y10     pixel_memory/ram_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8      pixel_memory/ram_reg_0_7/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y61      r1_rstn_clk25m_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y61      r1_rstn_clk25m_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y61      r2_rstn_clk25m_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y61      r2_rstn_clk25m_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y65     display_interface/vga_gen/hc_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y65     display_interface/vga_gen/hc_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y65     display_interface/vga_gen/hc_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y65     display_interface/vga_gen/hc_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y65     display_interface/vga_gen/hc_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y65     display_interface/vga_gen/hc_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y61      r1_rstn_clk25m_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y61      r1_rstn_clk25m_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y61      r2_rstn_clk25m_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y61      r2_rstn_clk25m_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y65     display_interface/vga_gen/hc_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y65     display_interface/vga_gen/hc_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y65     display_interface/vga_gen/hc_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y65     display_interface/vga_gen/hc_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y65     display_interface/vga_gen/hc_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y65     display_interface/vga_gen/hc_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clock_gen/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.283ns (29.321%)  route 3.093ns (70.679%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.611     5.162    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X2Y70          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.478     5.640 f  OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/Q
                         net (fo=29, routed)          0.995     6.636    OV7670_cam/configure_cam/SCCB_HERE/state__0[3]
    SLICE_X3Y70          LUT4 (Prop_lut4_I0_O)        0.329     6.965 r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_7/O
                         net (fo=2, routed)           0.702     7.667    OV7670_cam/configure_cam/SCCB_HERE/r_byte_index
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.326     7.993 r  OV7670_cam/configure_cam/SCCB_HERE/r_tx[8]_i_1/O
                         net (fo=11, routed)          0.684     8.676    OV7670_cam/configure_cam/SCCB_HERE/r_tx[8]_i_1_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.150     8.826 r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_1/O
                         net (fo=6, routed)           0.712     9.538    OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_1_n_0
    SLICE_X4Y72          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.490    14.861    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X4Y72          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[2]/C
                         clock pessimism              0.259    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y72          FDRE (Setup_fdre_C_R)       -0.637    14.448    OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.283ns (29.321%)  route 3.093ns (70.679%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.611     5.162    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X2Y70          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.478     5.640 f  OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/Q
                         net (fo=29, routed)          0.995     6.636    OV7670_cam/configure_cam/SCCB_HERE/state__0[3]
    SLICE_X3Y70          LUT4 (Prop_lut4_I0_O)        0.329     6.965 r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_7/O
                         net (fo=2, routed)           0.702     7.667    OV7670_cam/configure_cam/SCCB_HERE/r_byte_index
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.326     7.993 r  OV7670_cam/configure_cam/SCCB_HERE/r_tx[8]_i_1/O
                         net (fo=11, routed)          0.684     8.676    OV7670_cam/configure_cam/SCCB_HERE/r_tx[8]_i_1_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.150     8.826 r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_1/O
                         net (fo=6, routed)           0.712     9.538    OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_1_n_0
    SLICE_X4Y72          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.490    14.861    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X4Y72          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[3]/C
                         clock pessimism              0.259    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y72          FDRE (Setup_fdre_C_R)       -0.637    14.448    OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[3]
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.283ns (29.321%)  route 3.093ns (70.679%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.611     5.162    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X2Y70          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.478     5.640 f  OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/Q
                         net (fo=29, routed)          0.995     6.636    OV7670_cam/configure_cam/SCCB_HERE/state__0[3]
    SLICE_X3Y70          LUT4 (Prop_lut4_I0_O)        0.329     6.965 r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_7/O
                         net (fo=2, routed)           0.702     7.667    OV7670_cam/configure_cam/SCCB_HERE/r_byte_index
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.326     7.993 r  OV7670_cam/configure_cam/SCCB_HERE/r_tx[8]_i_1/O
                         net (fo=11, routed)          0.684     8.676    OV7670_cam/configure_cam/SCCB_HERE/r_tx[8]_i_1_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.150     8.826 r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_1/O
                         net (fo=6, routed)           0.712     9.538    OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_1_n_0
    SLICE_X4Y72          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.490    14.861    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X4Y72          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[4]/C
                         clock pessimism              0.259    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y72          FDRE (Setup_fdre_C_R)       -0.637    14.448    OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[4]
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.283ns (29.321%)  route 3.093ns (70.679%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.611     5.162    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X2Y70          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.478     5.640 f  OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/Q
                         net (fo=29, routed)          0.995     6.636    OV7670_cam/configure_cam/SCCB_HERE/state__0[3]
    SLICE_X3Y70          LUT4 (Prop_lut4_I0_O)        0.329     6.965 r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_7/O
                         net (fo=2, routed)           0.702     7.667    OV7670_cam/configure_cam/SCCB_HERE/r_byte_index
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.326     7.993 r  OV7670_cam/configure_cam/SCCB_HERE/r_tx[8]_i_1/O
                         net (fo=11, routed)          0.684     8.676    OV7670_cam/configure_cam/SCCB_HERE/r_tx[8]_i_1_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.150     8.826 r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_1/O
                         net (fo=6, routed)           0.712     9.538    OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_1_n_0
    SLICE_X4Y72          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.490    14.861    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X4Y72          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[5]/C
                         clock pessimism              0.259    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y72          FDRE (Setup_fdre_C_R)       -0.637    14.448    OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[5]
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.283ns (29.321%)  route 3.093ns (70.679%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 14.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.611     5.162    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X2Y70          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.478     5.640 f  OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/Q
                         net (fo=29, routed)          0.995     6.636    OV7670_cam/configure_cam/SCCB_HERE/state__0[3]
    SLICE_X3Y70          LUT4 (Prop_lut4_I0_O)        0.329     6.965 r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_7/O
                         net (fo=2, routed)           0.702     7.667    OV7670_cam/configure_cam/SCCB_HERE/r_byte_index
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.326     7.993 r  OV7670_cam/configure_cam/SCCB_HERE/r_tx[8]_i_1/O
                         net (fo=11, routed)          0.684     8.676    OV7670_cam/configure_cam/SCCB_HERE/r_tx[8]_i_1_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.150     8.826 r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_1/O
                         net (fo=6, routed)           0.712     9.538    OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_1_n_0
    SLICE_X4Y70          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.493    14.864    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X4Y70          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[7]/C
                         clock pessimism              0.259    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X4Y70          FDRE (Setup_fdre_C_R)       -0.637    14.451    OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[7]
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.283ns (29.321%)  route 3.093ns (70.679%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 14.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.611     5.162    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X2Y70          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.478     5.640 f  OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/Q
                         net (fo=29, routed)          0.995     6.636    OV7670_cam/configure_cam/SCCB_HERE/state__0[3]
    SLICE_X3Y70          LUT4 (Prop_lut4_I0_O)        0.329     6.965 r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_7/O
                         net (fo=2, routed)           0.702     7.667    OV7670_cam/configure_cam/SCCB_HERE/r_byte_index
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.326     7.993 r  OV7670_cam/configure_cam/SCCB_HERE/r_tx[8]_i_1/O
                         net (fo=11, routed)          0.684     8.676    OV7670_cam/configure_cam/SCCB_HERE/r_tx[8]_i_1_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.150     8.826 r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_1/O
                         net (fo=6, routed)           0.712     9.538    OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_1_n_0
    SLICE_X4Y70          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.493    14.864    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X4Y70          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[8]/C
                         clock pessimism              0.259    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X4Y70          FDRE (Setup_fdre_C_R)       -0.637    14.451    OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[8]
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/timer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 0.890ns (21.560%)  route 3.238ns (78.440%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.612     5.163    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X6Y67          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     5.681 f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[3]/Q
                         net (fo=5, routed)           1.164     6.846    OV7670_cam/configure_cam/OV7670_Registers/Q[3]
    SLICE_X6Y68          LUT4 (Prop_lut4_I2_O)        0.124     6.970 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_6/O
                         net (fo=5, routed)           0.668     7.637    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[2]_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I0_O)        0.124     7.761 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_4/O
                         net (fo=1, routed)           0.577     8.338    OV7670_cam/configure_cam/OV7670_config/timer_reg[1]_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.124     8.462 r  OV7670_cam/configure_cam/OV7670_config/timer[15]_i_1/O
                         net (fo=12, routed)          0.829     9.291    OV7670_cam/configure_cam/OV7670_config/timer[15]_i_1_n_0
    SLICE_X7Y68          FDRE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.494    14.865    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X7Y68          FDRE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[13]/C
                         clock pessimism              0.272    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X7Y68          FDRE (Setup_fdre_C_R)       -0.429    14.673    OV7670_cam/configure_cam/OV7670_config/timer_reg[13]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/timer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 0.890ns (21.560%)  route 3.238ns (78.440%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.612     5.163    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X6Y67          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     5.681 f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[3]/Q
                         net (fo=5, routed)           1.164     6.846    OV7670_cam/configure_cam/OV7670_Registers/Q[3]
    SLICE_X6Y68          LUT4 (Prop_lut4_I2_O)        0.124     6.970 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_6/O
                         net (fo=5, routed)           0.668     7.637    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[2]_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I0_O)        0.124     7.761 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_4/O
                         net (fo=1, routed)           0.577     8.338    OV7670_cam/configure_cam/OV7670_config/timer_reg[1]_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.124     8.462 r  OV7670_cam/configure_cam/OV7670_config/timer[15]_i_1/O
                         net (fo=12, routed)          0.829     9.291    OV7670_cam/configure_cam/OV7670_config/timer[15]_i_1_n_0
    SLICE_X7Y68          FDRE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.494    14.865    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X7Y68          FDRE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[15]/C
                         clock pessimism              0.272    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X7Y68          FDRE (Setup_fdre_C_R)       -0.429    14.673    OV7670_cam/configure_cam/OV7670_config/timer_reg[15]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.440ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 0.890ns (21.854%)  route 3.183ns (78.146%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.612     5.163    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X6Y67          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     5.681 f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[3]/Q
                         net (fo=5, routed)           1.164     6.846    OV7670_cam/configure_cam/OV7670_Registers/Q[3]
    SLICE_X6Y68          LUT4 (Prop_lut4_I2_O)        0.124     6.970 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_6/O
                         net (fo=5, routed)           0.668     7.637    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[2]_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I0_O)        0.124     7.761 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_4/O
                         net (fo=1, routed)           0.577     8.338    OV7670_cam/configure_cam/OV7670_config/timer_reg[1]_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.124     8.462 r  OV7670_cam/configure_cam/OV7670_config/timer[15]_i_1/O
                         net (fo=12, routed)          0.774     9.236    OV7670_cam/configure_cam/OV7670_config/timer[15]_i_1_n_0
    SLICE_X7Y66          FDRE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.497    14.868    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X7Y66          FDRE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[5]/C
                         clock pessimism              0.272    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X7Y66          FDRE (Setup_fdre_C_R)       -0.429    14.676    OV7670_cam/configure_cam/OV7670_config/timer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                  5.440    

Slack (MET) :             5.440ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 0.890ns (21.854%)  route 3.183ns (78.146%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.612     5.163    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X6Y67          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     5.681 f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[3]/Q
                         net (fo=5, routed)           1.164     6.846    OV7670_cam/configure_cam/OV7670_Registers/Q[3]
    SLICE_X6Y68          LUT4 (Prop_lut4_I2_O)        0.124     6.970 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_6/O
                         net (fo=5, routed)           0.668     7.637    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[2]_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I0_O)        0.124     7.761 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_4/O
                         net (fo=1, routed)           0.577     8.338    OV7670_cam/configure_cam/OV7670_config/timer_reg[1]_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.124     8.462 r  OV7670_cam/configure_cam/OV7670_config/timer[15]_i_1/O
                         net (fo=12, routed)          0.774     9.236    OV7670_cam/configure_cam/OV7670_config/timer[15]_i_1_n_0
    SLICE_X7Y66          FDRE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.497    14.868    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X7Y66          FDRE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[7]/C
                         clock pessimism              0.272    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X7Y66          FDRE (Setup_fdre_C_R)       -0.429    14.676    OV7670_cam/configure_cam/OV7670_config/timer_reg[7]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                  5.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 TX_TOP_inst/reset_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_TOP_inst/reset_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.569     1.482    TX_TOP_inst/i_top_clk
    SLICE_X10Y49         FDRE                                         r  TX_TOP_inst/reset_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  TX_TOP_inst/reset_cntr_reg[6]/Q
                         net (fo=2, routed)           0.127     1.773    TX_TOP_inst/reset_cntr_reg[6]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.929 r  TX_TOP_inst/reset_cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    TX_TOP_inst/reset_cntr_reg[4]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.983 r  TX_TOP_inst/reset_cntr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.983    TX_TOP_inst/reset_cntr_reg[8]_i_1_n_7
    SLICE_X10Y50         FDRE                                         r  TX_TOP_inst/reset_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.833     1.991    TX_TOP_inst/i_top_clk
    SLICE_X10Y50         FDRE                                         r  TX_TOP_inst/reset_cntr_reg[8]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     1.880    TX_TOP_inst/reset_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 TX_TOP_inst/reset_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_TOP_inst/reset_cntr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.569     1.482    TX_TOP_inst/i_top_clk
    SLICE_X10Y49         FDRE                                         r  TX_TOP_inst/reset_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  TX_TOP_inst/reset_cntr_reg[6]/Q
                         net (fo=2, routed)           0.127     1.773    TX_TOP_inst/reset_cntr_reg[6]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.929 r  TX_TOP_inst/reset_cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    TX_TOP_inst/reset_cntr_reg[4]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.996 r  TX_TOP_inst/reset_cntr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.996    TX_TOP_inst/reset_cntr_reg[8]_i_1_n_5
    SLICE_X10Y50         FDRE                                         r  TX_TOP_inst/reset_cntr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.833     1.991    TX_TOP_inst/i_top_clk
    SLICE_X10Y50         FDRE                                         r  TX_TOP_inst/reset_cntr_reg[10]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     1.880    TX_TOP_inst/reset_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 TX_TOP_inst/reset_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_TOP_inst/reset_cntr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.569     1.482    TX_TOP_inst/i_top_clk
    SLICE_X10Y49         FDRE                                         r  TX_TOP_inst/reset_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  TX_TOP_inst/reset_cntr_reg[6]/Q
                         net (fo=2, routed)           0.127     1.773    TX_TOP_inst/reset_cntr_reg[6]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.929 r  TX_TOP_inst/reset_cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    TX_TOP_inst/reset_cntr_reg[4]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.019 r  TX_TOP_inst/reset_cntr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.019    TX_TOP_inst/reset_cntr_reg[8]_i_1_n_6
    SLICE_X10Y50         FDRE                                         r  TX_TOP_inst/reset_cntr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.833     1.991    TX_TOP_inst/i_top_clk
    SLICE_X10Y50         FDRE                                         r  TX_TOP_inst/reset_cntr_reg[9]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     1.880    TX_TOP_inst/reset_cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 TX_TOP_inst/reset_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_TOP_inst/reset_cntr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.569     1.482    TX_TOP_inst/i_top_clk
    SLICE_X10Y49         FDRE                                         r  TX_TOP_inst/reset_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  TX_TOP_inst/reset_cntr_reg[6]/Q
                         net (fo=2, routed)           0.127     1.773    TX_TOP_inst/reset_cntr_reg[6]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.929 r  TX_TOP_inst/reset_cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    TX_TOP_inst/reset_cntr_reg[4]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.021 r  TX_TOP_inst/reset_cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.021    TX_TOP_inst/reset_cntr_reg[8]_i_1_n_4
    SLICE_X10Y50         FDRE                                         r  TX_TOP_inst/reset_cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.833     1.991    TX_TOP_inst/i_top_clk
    SLICE_X10Y50         FDRE                                         r  TX_TOP_inst/reset_cntr_reg[11]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     1.880    TX_TOP_inst/reset_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 TX_TOP_inst/reset_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_TOP_inst/reset_cntr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.569     1.482    TX_TOP_inst/i_top_clk
    SLICE_X10Y49         FDRE                                         r  TX_TOP_inst/reset_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  TX_TOP_inst/reset_cntr_reg[6]/Q
                         net (fo=2, routed)           0.127     1.773    TX_TOP_inst/reset_cntr_reg[6]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.929 r  TX_TOP_inst/reset_cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    TX_TOP_inst/reset_cntr_reg[4]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.970 r  TX_TOP_inst/reset_cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.970    TX_TOP_inst/reset_cntr_reg[8]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.023 r  TX_TOP_inst/reset_cntr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.023    TX_TOP_inst/reset_cntr_reg[12]_i_1_n_7
    SLICE_X10Y51         FDRE                                         r  TX_TOP_inst/reset_cntr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.833     1.991    TX_TOP_inst/i_top_clk
    SLICE_X10Y51         FDRE                                         r  TX_TOP_inst/reset_cntr_reg[12]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.134     1.880    TX_TOP_inst/reset_cntr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/r_latched_addr_tristate_oe_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.583     1.496    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X4Y67          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.141     1.637 r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[7]/Q
                         net (fo=1, routed)           0.117     1.755    OV7670_cam/configure_cam/SCCB_HERE/r_latched_addr_tristate_oe_reg[7]_0[7]
    SLICE_X3Y67          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_latched_addr_tristate_oe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.854     2.012    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X3Y67          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_latched_addr_tristate_oe_reg[7]/C
                         clock pessimism             -0.478     1.533    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.075     1.608    OV7670_cam/configure_cam/SCCB_HERE/r_latched_addr_tristate_oe_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/r_latched_data_tristate_oe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.384%)  route 0.118ns (45.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.583     1.496    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X4Y67          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.141     1.637 r  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[3]/Q
                         net (fo=1, routed)           0.118     1.756    OV7670_cam/configure_cam/SCCB_HERE/D[3]
    SLICE_X3Y67          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_latched_data_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.854     2.012    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X3Y67          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_latched_data_tristate_oe_reg[3]/C
                         clock pessimism             -0.478     1.533    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.070     1.603    OV7670_cam/configure_cam/SCCB_HERE/r_latched_data_tristate_oe_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 TX_TOP_inst/reset_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_TOP_inst/reset_cntr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.569     1.482    TX_TOP_inst/i_top_clk
    SLICE_X10Y49         FDRE                                         r  TX_TOP_inst/reset_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  TX_TOP_inst/reset_cntr_reg[6]/Q
                         net (fo=2, routed)           0.127     1.773    TX_TOP_inst/reset_cntr_reg[6]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.929 r  TX_TOP_inst/reset_cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    TX_TOP_inst/reset_cntr_reg[4]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.970 r  TX_TOP_inst/reset_cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.970    TX_TOP_inst/reset_cntr_reg[8]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.036 r  TX_TOP_inst/reset_cntr_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.036    TX_TOP_inst/reset_cntr_reg[12]_i_1_n_5
    SLICE_X10Y51         FDRE                                         r  TX_TOP_inst/reset_cntr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.833     1.991    TX_TOP_inst/i_top_clk
    SLICE_X10Y51         FDRE                                         r  TX_TOP_inst/reset_cntr_reg[14]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.134     1.880    TX_TOP_inst/reset_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/r_latched_data_tristate_oe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.379%)  route 0.118ns (45.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.583     1.496    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X4Y67          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.141     1.637 r  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[2]/Q
                         net (fo=1, routed)           0.118     1.756    OV7670_cam/configure_cam/SCCB_HERE/D[2]
    SLICE_X3Y67          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_latched_data_tristate_oe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.854     2.012    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X3Y67          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_latched_data_tristate_oe_reg[2]/C
                         clock pessimism             -0.478     1.533    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.066     1.599    OV7670_cam/configure_cam/SCCB_HERE/r_latched_data_tristate_oe_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/r_latched_addr_tristate_oe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.577%)  route 0.108ns (43.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.582     1.495    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y68          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.141     1.636 r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[4]/Q
                         net (fo=1, routed)           0.108     1.745    OV7670_cam/configure_cam/SCCB_HERE/r_latched_addr_tristate_oe_reg[7]_0[4]
    SLICE_X3Y69          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_latched_addr_tristate_oe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.851     2.010    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X3Y69          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_latched_addr_tristate_oe_reg[4]/C
                         clock pessimism             -0.478     1.531    
    SLICE_X3Y69          FDRE (Hold_fdre_C_D)         0.047     1.578    OV7670_cam/configure_cam/SCCB_HERE/r_latched_addr_tristate_oe_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_top_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_top_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y64     r1_rstn_top_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y64     r2_rstn_top_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y67     r_tx_reg[8]_i_8/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y63     OV7670_cam/cam_btn_start_db/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y65     OV7670_cam/cam_btn_start_db/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y65     OV7670_cam/cam_btn_start_db/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y66     OV7670_cam/cam_btn_start_db/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y66     OV7670_cam/cam_btn_start_db/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y66     OV7670_cam/cam_btn_start_db/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y64     r1_rstn_top_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y64     r1_rstn_top_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y64     r2_rstn_top_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y64     r2_rstn_top_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y67     r_tx_reg[8]_i_8/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y67     r_tx_reg[8]_i_8/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y63     OV7670_cam/cam_btn_start_db/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y63     OV7670_cam/cam_btn_start_db/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     OV7670_cam/cam_btn_start_db/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     OV7670_cam/cam_btn_start_db/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y64     r1_rstn_top_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y64     r1_rstn_top_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y64     r2_rstn_top_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y64     r2_rstn_top_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y67     r_tx_reg[8]_i_8/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y67     r_tx_reg[8]_i_8/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y63     OV7670_cam/cam_btn_start_db/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y63     OV7670_cam/cam_btn_start_db/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     OV7670_cam/cam_btn_start_db/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     OV7670_cam/cam_btn_start_db/counter_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.816ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.865ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.642ns (24.356%)  route 1.994ns (75.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.554     1.556    w_clk25m
    SLICE_X8Y61          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518     2.074 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.832     2.906    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X12Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.030 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          1.162     4.192    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X12Y67         FDCE                                         f  display_interface/vga_gen/hc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.432    41.435    display_interface/vga_gen/clk_out1
    SLICE_X12Y67         FDCE                                         r  display_interface/vga_gen/hc_reg[7]/C
                         clock pessimism              0.077    41.512    
                         clock uncertainty           -0.095    41.417    
    SLICE_X12Y67         FDCE (Recov_fdce_C_CLR)     -0.361    41.056    display_interface/vga_gen/hc_reg[7]
  -------------------------------------------------------------------
                         required time                         41.056    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                 36.865    

Slack (MET) :             36.907ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.642ns (24.356%)  route 1.994ns (75.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.554     1.556    w_clk25m
    SLICE_X8Y61          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518     2.074 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.832     2.906    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X12Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.030 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          1.162     4.192    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X12Y67         FDCE                                         f  display_interface/vga_gen/hc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.432    41.435    display_interface/vga_gen/clk_out1
    SLICE_X12Y67         FDCE                                         r  display_interface/vga_gen/hc_reg[5]/C
                         clock pessimism              0.077    41.512    
                         clock uncertainty           -0.095    41.417    
    SLICE_X12Y67         FDCE (Recov_fdce_C_CLR)     -0.319    41.098    display_interface/vga_gen/hc_reg[5]
  -------------------------------------------------------------------
                         required time                         41.098    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                 36.907    

Slack (MET) :             36.907ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.642ns (24.356%)  route 1.994ns (75.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.554     1.556    w_clk25m
    SLICE_X8Y61          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518     2.074 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.832     2.906    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X12Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.030 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          1.162     4.192    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X12Y67         FDCE                                         f  display_interface/vga_gen/hc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.432    41.435    display_interface/vga_gen/clk_out1
    SLICE_X12Y67         FDCE                                         r  display_interface/vga_gen/hc_reg[6]/C
                         clock pessimism              0.077    41.512    
                         clock uncertainty           -0.095    41.417    
    SLICE_X12Y67         FDCE (Recov_fdce_C_CLR)     -0.319    41.098    display_interface/vga_gen/hc_reg[6]
  -------------------------------------------------------------------
                         required time                         41.098    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                 36.907    

Slack (MET) :             36.907ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.642ns (24.356%)  route 1.994ns (75.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.554     1.556    w_clk25m
    SLICE_X8Y61          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518     2.074 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.832     2.906    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X12Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.030 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          1.162     4.192    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X12Y67         FDCE                                         f  display_interface/vga_gen/hc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.432    41.435    display_interface/vga_gen/clk_out1
    SLICE_X12Y67         FDCE                                         r  display_interface/vga_gen/hc_reg[9]/C
                         clock pessimism              0.077    41.512    
                         clock uncertainty           -0.095    41.417    
    SLICE_X12Y67         FDCE (Recov_fdce_C_CLR)     -0.319    41.098    display_interface/vga_gen/hc_reg[9]
  -------------------------------------------------------------------
                         required time                         41.098    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                 36.907    

Slack (MET) :             37.011ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.642ns (25.753%)  route 1.851ns (74.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.554     1.556    w_clk25m
    SLICE_X8Y61          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518     2.074 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.832     2.906    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X12Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.030 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          1.019     4.049    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X14Y64         FDCE                                         f  display_interface/vga_gen/vc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.435    41.438    display_interface/vga_gen/clk_out1
    SLICE_X14Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[7]/C
                         clock pessimism              0.077    41.515    
                         clock uncertainty           -0.095    41.420    
    SLICE_X14Y64         FDCE (Recov_fdce_C_CLR)     -0.361    41.059    display_interface/vga_gen/vc_reg[7]
  -------------------------------------------------------------------
                         required time                         41.059    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                 37.011    

Slack (MET) :             37.046ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.642ns (25.706%)  route 1.855ns (74.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.554     1.556    w_clk25m
    SLICE_X8Y61          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518     2.074 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.832     2.906    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X12Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.030 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          1.023     4.053    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X12Y66         FDCE                                         f  display_interface/vga_gen/hc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.433    41.436    display_interface/vga_gen/clk_out1
    SLICE_X12Y66         FDCE                                         r  display_interface/vga_gen/hc_reg[8]/C
                         clock pessimism              0.077    41.513    
                         clock uncertainty           -0.095    41.418    
    SLICE_X12Y66         FDCE (Recov_fdce_C_CLR)     -0.319    41.099    display_interface/vga_gen/hc_reg[8]
  -------------------------------------------------------------------
                         required time                         41.099    
                         arrival time                          -4.053    
  -------------------------------------------------------------------
                         slack                                 37.046    

Slack (MET) :             37.053ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.642ns (25.753%)  route 1.851ns (74.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.554     1.556    w_clk25m
    SLICE_X8Y61          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518     2.074 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.832     2.906    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X12Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.030 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          1.019     4.049    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X14Y64         FDCE                                         f  display_interface/vga_gen/vc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.435    41.438    display_interface/vga_gen/clk_out1
    SLICE_X14Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[6]/C
                         clock pessimism              0.077    41.515    
                         clock uncertainty           -0.095    41.420    
    SLICE_X14Y64         FDCE (Recov_fdce_C_CLR)     -0.319    41.101    display_interface/vga_gen/vc_reg[6]
  -------------------------------------------------------------------
                         required time                         41.101    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                 37.053    

Slack (MET) :             37.053ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.642ns (25.753%)  route 1.851ns (74.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.554     1.556    w_clk25m
    SLICE_X8Y61          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518     2.074 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.832     2.906    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X12Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.030 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          1.019     4.049    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X14Y64         FDCE                                         f  display_interface/vga_gen/vc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.435    41.438    display_interface/vga_gen/clk_out1
    SLICE_X14Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[8]/C
                         clock pessimism              0.077    41.515    
                         clock uncertainty           -0.095    41.420    
    SLICE_X14Y64         FDCE (Recov_fdce_C_CLR)     -0.319    41.101    display_interface/vga_gen/vc_reg[8]
  -------------------------------------------------------------------
                         required time                         41.101    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                 37.053    

Slack (MET) :             37.109ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.642ns (27.329%)  route 1.707ns (72.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.554     1.556    w_clk25m
    SLICE_X8Y61          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518     2.074 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.832     2.906    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X12Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.030 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.875     3.905    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X13Y65         FDCE                                         f  display_interface/vga_gen/vc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.434    41.437    display_interface/vga_gen/clk_out1
    SLICE_X13Y65         FDCE                                         r  display_interface/vga_gen/vc_reg[1]/C
                         clock pessimism              0.077    41.514    
                         clock uncertainty           -0.095    41.419    
    SLICE_X13Y65         FDCE (Recov_fdce_C_CLR)     -0.405    41.014    display_interface/vga_gen/vc_reg[1]
  -------------------------------------------------------------------
                         required time                         41.014    
                         arrival time                          -3.905    
  -------------------------------------------------------------------
                         slack                                 37.109    

Slack (MET) :             37.153ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.642ns (27.329%)  route 1.707ns (72.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.554     1.556    w_clk25m
    SLICE_X8Y61          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518     2.074 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.832     2.906    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X12Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.030 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.875     3.905    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X12Y65         FDCE                                         f  display_interface/vga_gen/hc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.434    41.437    display_interface/vga_gen/clk_out1
    SLICE_X12Y65         FDCE                                         r  display_interface/vga_gen/hc_reg[1]/C
                         clock pessimism              0.077    41.514    
                         clock uncertainty           -0.095    41.419    
    SLICE_X12Y65         FDCE (Recov_fdce_C_CLR)     -0.361    41.058    display_interface/vga_gen/hc_reg[1]
  -------------------------------------------------------------------
                         required time                         41.058    
                         arrival time                          -3.905    
  -------------------------------------------------------------------
                         slack                                 37.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.209ns (26.709%)  route 0.573ns (73.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.562     0.564    w_clk25m
    SLICE_X8Y61          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164     0.728 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.296     1.024    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X12Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.069 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.278     1.346    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X12Y64         FDCE                                         f  display_interface/vga_gen/vc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.828     0.830    display_interface/vga_gen/clk_out1
    SLICE_X12Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[0]/C
                         clock pessimism             -0.234     0.597    
    SLICE_X12Y64         FDCE (Remov_fdce_C_CLR)     -0.067     0.530    display_interface/vga_gen/vc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.530    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.209ns (26.709%)  route 0.573ns (73.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.562     0.564    w_clk25m
    SLICE_X8Y61          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164     0.728 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.296     1.024    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X12Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.069 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.278     1.346    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X12Y64         FDCE                                         f  display_interface/vga_gen/vc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.828     0.830    display_interface/vga_gen/clk_out1
    SLICE_X12Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[2]/C
                         clock pessimism             -0.234     0.597    
    SLICE_X12Y64         FDCE (Remov_fdce_C_CLR)     -0.067     0.530    display_interface/vga_gen/vc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.530    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.209ns (26.709%)  route 0.573ns (73.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.562     0.564    w_clk25m
    SLICE_X8Y61          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164     0.728 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.296     1.024    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X12Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.069 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.278     1.346    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X12Y64         FDCE                                         f  display_interface/vga_gen/vc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.828     0.830    display_interface/vga_gen/clk_out1
    SLICE_X12Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[3]/C
                         clock pessimism             -0.234     0.597    
    SLICE_X12Y64         FDCE (Remov_fdce_C_CLR)     -0.067     0.530    display_interface/vga_gen/vc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.530    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.209ns (26.709%)  route 0.573ns (73.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.562     0.564    w_clk25m
    SLICE_X8Y61          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164     0.728 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.296     1.024    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X12Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.069 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.278     1.346    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X12Y64         FDCE                                         f  display_interface/vga_gen/vc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.828     0.830    display_interface/vga_gen/clk_out1
    SLICE_X12Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[4]/C
                         clock pessimism             -0.234     0.597    
    SLICE_X12Y64         FDCE (Remov_fdce_C_CLR)     -0.067     0.530    display_interface/vga_gen/vc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.530    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.209ns (26.709%)  route 0.573ns (73.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.562     0.564    w_clk25m
    SLICE_X8Y61          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164     0.728 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.296     1.024    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X12Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.069 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.278     1.346    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X13Y64         FDCE                                         f  display_interface/vga_gen/vc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.828     0.830    display_interface/vga_gen/clk_out1
    SLICE_X13Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[5]/C
                         clock pessimism             -0.234     0.597    
    SLICE_X13Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.505    display_interface/vga_gen/vc_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.505    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/vc_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.209ns (26.709%)  route 0.573ns (73.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.562     0.564    w_clk25m
    SLICE_X8Y61          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164     0.728 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.296     1.024    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X12Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.069 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.278     1.346    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X13Y64         FDCE                                         f  display_interface/vga_gen/vc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.828     0.830    display_interface/vga_gen/clk_out1
    SLICE_X13Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[9]/C
                         clock pessimism             -0.234     0.597    
    SLICE_X13Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.505    display_interface/vga_gen/vc_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.505    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.496%)  route 0.644ns (75.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.562     0.564    w_clk25m
    SLICE_X8Y61          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164     0.728 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.296     1.024    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X12Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.069 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.348     1.417    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X12Y65         FDCE                                         f  display_interface/vga_gen/hc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.827     0.829    display_interface/vga_gen/clk_out1
    SLICE_X12Y65         FDCE                                         r  display_interface/vga_gen/hc_reg[0]/C
                         clock pessimism             -0.234     0.596    
    SLICE_X12Y65         FDCE (Remov_fdce_C_CLR)     -0.067     0.529    display_interface/vga_gen/hc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.496%)  route 0.644ns (75.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.562     0.564    w_clk25m
    SLICE_X8Y61          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164     0.728 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.296     1.024    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X12Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.069 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.348     1.417    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X12Y65         FDCE                                         f  display_interface/vga_gen/hc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.827     0.829    display_interface/vga_gen/clk_out1
    SLICE_X12Y65         FDCE                                         r  display_interface/vga_gen/hc_reg[1]/C
                         clock pessimism             -0.234     0.596    
    SLICE_X12Y65         FDCE (Remov_fdce_C_CLR)     -0.067     0.529    display_interface/vga_gen/hc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.496%)  route 0.644ns (75.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.562     0.564    w_clk25m
    SLICE_X8Y61          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164     0.728 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.296     1.024    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X12Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.069 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.348     1.417    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X12Y65         FDCE                                         f  display_interface/vga_gen/hc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.827     0.829    display_interface/vga_gen/clk_out1
    SLICE_X12Y65         FDCE                                         r  display_interface/vga_gen/hc_reg[2]/C
                         clock pessimism             -0.234     0.596    
    SLICE_X12Y65         FDCE (Remov_fdce_C_CLR)     -0.067     0.529    display_interface/vga_gen/hc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_gen/hc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.496%)  route 0.644ns (75.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.562     0.564    w_clk25m
    SLICE_X8Y61          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164     0.728 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.296     1.024    display_interface/vga_gen/r2_rstn_clk25m
    SLICE_X12Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.069 f  display_interface/vga_gen/hc[9]_i_2/O
                         net (fo=20, routed)          0.348     1.417    display_interface/vga_gen/hc[9]_i_2_n_0
    SLICE_X12Y65         FDCE                                         f  display_interface/vga_gen/hc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.827     0.829    display_interface/vga_gen/clk_out1
    SLICE_X12Y65         FDCE                                         r  display_interface/vga_gen/hc_reg[3]/C
                         clock pessimism             -0.234     0.596    
    SLICE_X12Y65         FDCE (Remov_fdce_C_CLR)     -0.067     0.529    display_interface/vga_gen/hc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.888    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.696ns  (required time - arrival time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1_rstn_clk25m_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.859ns  (logic 0.606ns (32.594%)  route 1.253ns (67.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    5.170ns = ( 35.170 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    30.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.619    35.170    top_btn_db/i_top_clk
    SLICE_X4Y59          FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.456    35.626 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.522    36.148    top_btn_db/r_sample
    SLICE_X4Y59          LUT1 (Prop_lut1_I0_O)        0.150    36.298 f  top_btn_db/r1_rstn_top_clk_i_1/O
                         net (fo=4, routed)           0.732    37.030    top_btn_db_n_0
    SLICE_X8Y61          FDCE                                         f  r1_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.437    41.440    w_clk25m
    SLICE_X8Y61          FDCE                                         r  r1_rstn_clk25m_reg/C
                         clock pessimism              0.000    41.440    
                         clock uncertainty           -0.193    41.247    
    SLICE_X8Y61          FDCE (Recov_fdce_C_CLR)     -0.521    40.726    r1_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                         40.726    
                         arrival time                         -37.030    
  -------------------------------------------------------------------
                         slack                                  3.696    

Slack (MET) :             3.696ns  (required time - arrival time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2_rstn_clk25m_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.859ns  (logic 0.606ns (32.594%)  route 1.253ns (67.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    5.170ns = ( 35.170 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    30.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.619    35.170    top_btn_db/i_top_clk
    SLICE_X4Y59          FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.456    35.626 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.522    36.148    top_btn_db/r_sample
    SLICE_X4Y59          LUT1 (Prop_lut1_I0_O)        0.150    36.298 f  top_btn_db/r1_rstn_top_clk_i_1/O
                         net (fo=4, routed)           0.732    37.030    top_btn_db_n_0
    SLICE_X8Y61          FDCE                                         f  r2_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.437    41.440    w_clk25m
    SLICE_X8Y61          FDCE                                         r  r2_rstn_clk25m_reg/C
                         clock pessimism              0.000    41.440    
                         clock uncertainty           -0.193    41.247    
    SLICE_X8Y61          FDCE (Recov_fdce_C_CLR)     -0.521    40.726    r2_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                         40.726    
                         arrival time                         -37.030    
  -------------------------------------------------------------------
                         slack                                  3.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1_rstn_clk25m_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.183ns (26.667%)  route 0.503ns (73.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.588     1.501    top_btn_db/i_top_clk
    SLICE_X4Y59          FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.185     1.827    top_btn_db/r_sample
    SLICE_X4Y59          LUT1 (Prop_lut1_I0_O)        0.042     1.869 f  top_btn_db/r1_rstn_top_clk_i_1/O
                         net (fo=4, routed)           0.319     2.188    top_btn_db_n_0
    SLICE_X8Y61          FDCE                                         f  r1_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.831     0.833    w_clk25m
    SLICE_X8Y61          FDCE                                         r  r1_rstn_clk25m_reg/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.193     1.027    
    SLICE_X8Y61          FDCE (Remov_fdce_C_CLR)     -0.129     0.898    r1_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2_rstn_clk25m_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.183ns (26.667%)  route 0.503ns (73.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.588     1.501    top_btn_db/i_top_clk
    SLICE_X4Y59          FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.185     1.827    top_btn_db/r_sample
    SLICE_X4Y59          LUT1 (Prop_lut1_I0_O)        0.042     1.869 f  top_btn_db/r1_rstn_top_clk_i_1/O
                         net (fo=4, routed)           0.319     2.188    top_btn_db_n_0
    SLICE_X8Y61          FDCE                                         f  r2_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.831     0.833    w_clk25m
    SLICE_X8Y61          FDCE                                         r  r2_rstn_clk25m_reg/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.193     1.027    
    SLICE_X8Y61          FDCE (Remov_fdce_C_CLR)     -0.129     0.898    r2_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  1.290    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.703ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.900ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.580ns (15.844%)  route 3.081ns (84.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.616     5.167    i_top_clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  r2_rstn_top_clk_reg/Q
                         net (fo=5, routed)           0.749     6.373    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X4Y65          LUT1 (Prop_lut1_I0_O)        0.124     6.497 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          2.331     8.828    OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg_0
    SLICE_X0Y72          FDPE                                         f  OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.492    14.863    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X0Y72          FDPE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg/C
                         clock pessimism              0.259    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y72          FDPE (Recov_fdpe_C_PRE)     -0.359    14.728    OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  5.900    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.580ns (17.164%)  route 2.799ns (82.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 14.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.616     5.167    i_top_clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  r2_rstn_top_clk_reg/Q
                         net (fo=5, routed)           0.749     6.373    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X4Y65          LUT1 (Prop_lut1_I0_O)        0.124     6.497 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          2.050     8.547    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]_0
    SLICE_X4Y69          FDCE                                         f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.493    14.864    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X4Y69          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[10]/C
                         clock pessimism              0.272    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X4Y69          FDCE (Recov_fdce_C_CLR)     -0.405    14.696    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[10]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.580ns (17.164%)  route 2.799ns (82.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 14.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.616     5.167    i_top_clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  r2_rstn_top_clk_reg/Q
                         net (fo=5, routed)           0.749     6.373    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X4Y65          LUT1 (Prop_lut1_I0_O)        0.124     6.497 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          2.050     8.547    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]_0
    SLICE_X4Y69          FDCE                                         f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.493    14.864    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X4Y69          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[14]/C
                         clock pessimism              0.272    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X4Y69          FDCE (Recov_fdce_C_CLR)     -0.405    14.696    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[14]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 0.580ns (17.186%)  route 2.795ns (82.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 14.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.616     5.167    i_top_clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  r2_rstn_top_clk_reg/Q
                         net (fo=5, routed)           0.749     6.373    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X4Y65          LUT1 (Prop_lut1_I0_O)        0.124     6.497 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          2.046     8.542    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]_0
    SLICE_X5Y69          FDCE                                         f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.493    14.864    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X5Y69          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]/C
                         clock pessimism              0.272    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X5Y69          FDCE (Recov_fdce_C_CLR)     -0.405    14.696    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.555ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.580ns (18.955%)  route 2.480ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 14.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.616     5.167    i_top_clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  r2_rstn_top_clk_reg/Q
                         net (fo=5, routed)           0.749     6.373    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X4Y65          LUT1 (Prop_lut1_I0_O)        0.124     6.497 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          1.731     8.227    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X6Y69          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.493    14.864    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X6Y69          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[1]/C
                         clock pessimism              0.272    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X6Y69          FDCE (Recov_fdce_C_CLR)     -0.319    14.782    OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                  6.555    

Slack (MET) :             6.555ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.580ns (18.955%)  route 2.480ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 14.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.616     5.167    i_top_clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  r2_rstn_top_clk_reg/Q
                         net (fo=5, routed)           0.749     6.373    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X4Y65          LUT1 (Prop_lut1_I0_O)        0.124     6.497 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          1.731     8.227    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X6Y69          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.493    14.864    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X6Y69          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[6]/C
                         clock pessimism              0.272    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X6Y69          FDCE (Recov_fdce_C_CLR)     -0.319    14.782    OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                  6.555    

Slack (MET) :             6.614ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.580ns (19.892%)  route 2.336ns (80.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.616     5.167    i_top_clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  r2_rstn_top_clk_reg/Q
                         net (fo=5, routed)           0.749     6.373    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X4Y65          LUT1 (Prop_lut1_I0_O)        0.124     6.497 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          1.586     8.083    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]_0
    SLICE_X4Y68          FDCE                                         f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.494    14.865    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X4Y68          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[12]/C
                         clock pessimism              0.272    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X4Y68          FDCE (Recov_fdce_C_CLR)     -0.405    14.697    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[12]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  6.614    

Slack (MET) :             6.614ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.580ns (19.892%)  route 2.336ns (80.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.616     5.167    i_top_clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  r2_rstn_top_clk_reg/Q
                         net (fo=5, routed)           0.749     6.373    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X4Y65          LUT1 (Prop_lut1_I0_O)        0.124     6.497 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          1.586     8.083    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]_0
    SLICE_X4Y68          FDCE                                         f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.494    14.865    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X4Y68          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[5]/C
                         clock pessimism              0.272    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X4Y68          FDCE (Recov_fdce_C_CLR)     -0.405    14.697    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  6.614    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.580ns (19.921%)  route 2.331ns (80.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.616     5.167    i_top_clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  r2_rstn_top_clk_reg/Q
                         net (fo=5, routed)           0.749     6.373    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X4Y65          LUT1 (Prop_lut1_I0_O)        0.124     6.497 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          1.582     8.079    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X5Y68          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.494    14.865    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y68          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[3]/C
                         clock pessimism              0.272    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X5Y68          FDCE (Recov_fdce_C_CLR)     -0.405    14.697    OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.580ns (19.921%)  route 2.331ns (80.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.616     5.167    i_top_clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  r2_rstn_top_clk_reg/Q
                         net (fo=5, routed)           0.749     6.373    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X4Y65          LUT1 (Prop_lut1_I0_O)        0.124     6.497 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          1.582     8.079    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X5Y68          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.494    14.865    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y68          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[4]/C
                         clock pessimism              0.272    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X5Y68          FDCE (Recov_fdce_C_CLR)     -0.405    14.697    OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  6.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.186ns (29.817%)  route 0.438ns (70.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.585     1.498    i_top_clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  r2_rstn_top_clk_reg/Q
                         net (fo=5, routed)           0.281     1.921    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X4Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.966 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.156     2.122    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X5Y66          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.853     2.011    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y66          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[0]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X5Y66          FDCE (Remov_fdce_C_CLR)     -0.092     1.419    OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.186ns (29.817%)  route 0.438ns (70.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.585     1.498    i_top_clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  r2_rstn_top_clk_reg/Q
                         net (fo=5, routed)           0.281     1.921    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X4Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.966 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.156     2.122    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X5Y66          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.853     2.011    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y66          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[1]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X5Y66          FDCE (Remov_fdce_C_CLR)     -0.092     1.419    OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.186ns (29.817%)  route 0.438ns (70.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.585     1.498    i_top_clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  r2_rstn_top_clk_reg/Q
                         net (fo=5, routed)           0.281     1.921    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X4Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.966 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.156     2.122    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X5Y66          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.853     2.011    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y66          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[2]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X5Y66          FDCE (Remov_fdce_C_CLR)     -0.092     1.419    OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.186ns (29.817%)  route 0.438ns (70.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.585     1.498    i_top_clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  r2_rstn_top_clk_reg/Q
                         net (fo=5, routed)           0.281     1.921    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X4Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.966 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.156     2.122    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X5Y66          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.853     2.011    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y66          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[3]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X5Y66          FDCE (Remov_fdce_C_CLR)     -0.092     1.419    OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.186ns (29.817%)  route 0.438ns (70.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.585     1.498    i_top_clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  r2_rstn_top_clk_reg/Q
                         net (fo=5, routed)           0.281     1.921    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X4Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.966 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.156     2.122    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X5Y66          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.853     2.011    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y66          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[5]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X5Y66          FDCE (Remov_fdce_C_CLR)     -0.092     1.419    OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.186ns (29.611%)  route 0.442ns (70.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.585     1.498    i_top_clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  r2_rstn_top_clk_reg/Q
                         net (fo=5, routed)           0.281     1.921    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X4Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.966 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.161     2.127    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]_0
    SLICE_X4Y66          FDCE                                         f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.853     2.011    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X4Y66          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[1]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X4Y66          FDCE (Remov_fdce_C_CLR)     -0.092     1.419    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.532%)  route 0.490ns (72.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.585     1.498    i_top_clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  r2_rstn_top_clk_reg/Q
                         net (fo=5, routed)           0.281     1.921    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X4Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.966 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.208     2.174    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]_0
    SLICE_X3Y66          FDCE                                         f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.855     2.013    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X3Y66          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[11]/C
                         clock pessimism             -0.478     1.534    
    SLICE_X3Y66          FDCE (Remov_fdce_C_CLR)     -0.092     1.442    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/SM_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.305%)  route 0.495ns (72.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.585     1.498    i_top_clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  r2_rstn_top_clk_reg/Q
                         net (fo=5, routed)           0.281     1.921    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X4Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.966 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.214     2.180    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X5Y65          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/SM_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.854     2.012    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y65          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/SM_state_reg[1]/C
                         clock pessimism             -0.499     1.512    
    SLICE_X5Y65          FDCE (Remov_fdce_C_CLR)     -0.092     1.420    OV7670_cam/configure_cam/OV7670_config/SM_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/SM_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.132%)  route 0.500ns (72.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.585     1.498    i_top_clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  r2_rstn_top_clk_reg/Q
                         net (fo=5, routed)           0.281     1.921    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X4Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.966 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.218     2.184    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X4Y65          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/SM_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.854     2.012    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X4Y65          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/SM_state_reg[0]/C
                         clock pessimism             -0.499     1.512    
    SLICE_X4Y65          FDCE (Remov_fdce_C_CLR)     -0.092     1.420    OV7670_cam/configure_cam/OV7670_config/SM_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.132%)  route 0.500ns (72.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.585     1.498    i_top_clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  r2_rstn_top_clk_reg/Q
                         net (fo=5, routed)           0.281     1.921    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X4Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.966 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.218     2.184    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X4Y65          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.854     2.012    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X4Y65          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
                         clock pessimism             -0.499     1.512    
    SLICE_X4Y65          FDCE (Remov_fdce_C_CLR)     -0.092     1.420    OV7670_cam/configure_cam/OV7670_config/o_config_done_reg
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.764    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           556 Endpoints
Min Delay           556 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_0_2/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.893ns  (logic 0.670ns (9.720%)  route 6.223ns (90.280%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[15]/C
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  OV7670_cam/cam_pixels/o_pix_addr_reg[15]/Q
                         net (fo=49, routed)          5.480     5.998    pixel_memory/out[15]
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.152     6.150 f  pixel_memory/ram_reg_0_2_ENARDEN_cooolgate_en_gate_33_LOPT_REMAP/O
                         net (fo=1, routed)           0.744     6.893    pixel_memory/ram_reg_0_2_ENARDEN_cooolgate_en_sig_17
    RAMB36_X1Y8          RAMB36E1                                     r  pixel_memory/ram_reg_0_2/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_0_10/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.811ns  (logic 0.642ns (9.425%)  route 6.169ns (90.575%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[15]/C
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  OV7670_cam/cam_pixels/o_pix_addr_reg[15]/Q
                         net (fo=49, routed)          5.480     5.998    pixel_memory/out[15]
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.122 f  pixel_memory/ram_reg_0_10_ENARDEN_cooolgate_en_gate_29_LOPT_REMAP/O
                         net (fo=1, routed)           0.690     6.811    pixel_memory/ram_reg_0_10_ENARDEN_cooolgate_en_sig_15
    RAMB36_X1Y5          RAMB36E1                                     r  pixel_memory/ram_reg_0_10/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_0_3/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.430ns  (logic 0.664ns (10.327%)  route 5.766ns (89.674%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[15]/C
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  OV7670_cam/cam_pixels/o_pix_addr_reg[15]/Q
                         net (fo=49, routed)          4.513     5.031    pixel_memory/out[15]
    SLICE_X50Y47         LUT2 (Prop_lut2_I1_O)        0.146     5.177 f  pixel_memory/ram_reg_0_3_ENARDEN_cooolgate_en_gate_35_LOPT_REMAP/O
                         net (fo=1, routed)           1.254     6.430    pixel_memory/ram_reg_0_3_ENARDEN_cooolgate_en_sig_18
    RAMB36_X1Y13         RAMB36E1                                     r  pixel_memory/ram_reg_0_3/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_0_10/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.273ns  (logic 0.518ns (8.257%)  route 5.755ns (91.743%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[15]/C
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  OV7670_cam/cam_pixels/o_pix_addr_reg[15]/Q
                         net (fo=49, routed)          5.755     6.273    pixel_memory/out[15]
    RAMB36_X1Y5          RAMB36E1                                     r  pixel_memory/ram_reg_0_10/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_1_10/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.216ns  (logic 0.642ns (10.328%)  route 5.574ns (89.672%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[15]/C
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  OV7670_cam/cam_pixels/o_pix_addr_reg[15]/Q
                         net (fo=49, routed)          4.680     5.198    pixel_memory/out[15]
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     5.322 f  pixel_memory/ram_reg_1_10_ENARDEN_cooolgate_en_gate_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.894     6.216    pixel_memory/ram_reg_1_10_ENARDEN_cooolgate_en_sig_3
    RAMB36_X1Y6          RAMB36E1                                     r  pixel_memory/ram_reg_1_10/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_0_10/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.209ns  (logic 0.670ns (10.791%)  route 5.539ns (89.209%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[16]/C
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  OV7670_cam/cam_pixels/o_pix_addr_reg[16]/Q
                         net (fo=49, routed)          4.434     4.952    OV7670_cam/cam_pixels/i_bram_pix_addr[16]
    SLICE_X48Y35         LUT1 (Prop_lut1_I0_O)        0.152     5.104 r  OV7670_cam/cam_pixels/ram_reg_0_10_i_1/O
                         net (fo=1, routed)           1.104     6.209    pixel_memory/ram_reg_0_10_0[0]
    RAMB36_X1Y5          RAMB36E1                                     r  pixel_memory/ram_reg_0_10/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_0_8/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.166ns  (logic 0.670ns (10.866%)  route 5.496ns (89.134%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[15]/C
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  OV7670_cam/cam_pixels/o_pix_addr_reg[15]/Q
                         net (fo=49, routed)          4.865     5.383    pixel_memory/out[15]
    SLICE_X57Y35         LUT2 (Prop_lut2_I1_O)        0.152     5.535 f  pixel_memory/ram_reg_0_8_ENARDEN_cooolgate_en_gate_45_LOPT_REMAP/O
                         net (fo=1, routed)           0.631     6.166    pixel_memory/ram_reg_0_8_ENARDEN_cooolgate_en_sig_23
    RAMB36_X2Y6          RAMB36E1                                     r  pixel_memory/ram_reg_0_8/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_0_7/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.055ns  (logic 0.642ns (10.603%)  route 5.413ns (89.397%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[15]/C
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  OV7670_cam/cam_pixels/o_pix_addr_reg[15]/Q
                         net (fo=49, routed)          4.865     5.383    pixel_memory/out[15]
    SLICE_X57Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.507 f  pixel_memory/ram_reg_0_7_ENARDEN_cooolgate_en_gate_43_LOPT_REMAP/O
                         net (fo=1, routed)           0.548     6.055    pixel_memory/ram_reg_0_7_ENARDEN_cooolgate_en_sig_22
    RAMB36_X2Y8          RAMB36E1                                     r  pixel_memory/ram_reg_0_7/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_1_2/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.030ns  (logic 0.670ns (11.110%)  route 5.360ns (88.890%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[15]/C
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  OV7670_cam/cam_pixels/o_pix_addr_reg[15]/Q
                         net (fo=49, routed)          4.680     5.198    pixel_memory/out[15]
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.152     5.350 f  pixel_memory/ram_reg_1_2_ENARDEN_cooolgate_en_gate_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.681     6.030    pixel_memory/ram_reg_1_2_ENARDEN_cooolgate_en_sig_5
    RAMB36_X1Y9          RAMB36E1                                     r  pixel_memory/ram_reg_1_2/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_1_10/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.931ns  (logic 0.518ns (8.734%)  route 5.413ns (91.266%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[15]/C
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  OV7670_cam/cam_pixels/o_pix_addr_reg[15]/Q
                         net (fo=49, routed)          5.413     5.931    pixel_memory/out[15]
    RAMB36_X1Y6          RAMB36E1                                     r  pixel_memory/ram_reg_1_10/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/pixel_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OV7670_cam/cam_pixels/o_pix_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/pixel_data_reg[3]/C
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OV7670_cam/cam_pixels/pixel_data_reg[3]/Q
                         net (fo=1, routed)           0.110     0.274    OV7670_cam/cam_pixels/pixel_data[3]
    SLICE_X8Y57          FDRE                                         r  OV7670_cam/cam_pixels/o_pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/pixel_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OV7670_cam/cam_pixels/o_pix_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.164ns (48.770%)  route 0.172ns (51.230%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/pixel_data_reg[0]/C
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OV7670_cam/cam_pixels/pixel_data_reg[0]/Q
                         net (fo=1, routed)           0.172     0.336    OV7670_cam/cam_pixels/pixel_data[0]
    SLICE_X8Y55          FDRE                                         r  OV7670_cam/cam_pixels/o_pix_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/pixel_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OV7670_cam/cam_pixels/o_pix_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.164ns (48.770%)  route 0.172ns (51.230%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/pixel_data_reg[1]/C
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OV7670_cam/cam_pixels/pixel_data_reg[1]/Q
                         net (fo=1, routed)           0.172     0.336    OV7670_cam/cam_pixels/pixel_data[1]
    SLICE_X8Y58          FDRE                                         r  OV7670_cam/cam_pixels/o_pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_0_11/ADDRARDADDR[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.164ns (47.791%)  route 0.179ns (52.209%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[0]/C
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OV7670_cam/cam_pixels/o_pix_addr_reg[0]/Q
                         net (fo=25, routed)          0.179     0.343    pixel_memory/out[0]
    RAMB36_X0Y12         RAMB36E1                                     r  pixel_memory/ram_reg_0_11/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_0_11/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.164ns (47.782%)  route 0.179ns (52.218%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[9]/C
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OV7670_cam/cam_pixels/o_pix_addr_reg[9]/Q
                         net (fo=25, routed)          0.179     0.343    pixel_memory/out[9]
    RAMB36_X0Y12         RAMB36E1                                     r  pixel_memory/ram_reg_0_11/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_0_11/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.378%)  route 0.182ns (52.622%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[5]/C
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OV7670_cam/cam_pixels/o_pix_addr_reg[5]/Q
                         net (fo=25, routed)          0.182     0.346    pixel_memory/out[5]
    RAMB36_X0Y12         RAMB36E1                                     r  pixel_memory/ram_reg_0_11/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/r1_vsync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            OV7670_cam/cam_pixels/r2_vsync_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.165%)  route 0.210ns (59.835%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/r1_vsync_reg/C
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OV7670_cam/cam_pixels/r1_vsync_reg/Q
                         net (fo=3, routed)           0.210     0.351    OV7670_cam/cam_pixels/r1_vsync
    SLICE_X8Y60          FDRE                                         r  OV7670_cam/cam_pixels/r2_vsync_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[0]/C
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[0]/Q
                         net (fo=6, routed)           0.186     0.350    OV7670_cam/cam_pixels/SM_state[0]
    SLICE_X8Y60          LUT4 (Prop_lut4_I0_O)        0.043     0.393 r  OV7670_cam/cam_pixels/FSM_sequential_SM_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.393    OV7670_cam/cam_pixels/SM_state__0[1]
    SLICE_X8Y60          FDRE                                         r  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[0]/C
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[0]/Q
                         net (fo=6, routed)           0.186     0.350    OV7670_cam/cam_pixels/SM_state[0]
    SLICE_X8Y60          LUT5 (Prop_lut5_I0_O)        0.045     0.395 r  OV7670_cam/cam_pixels/FSM_sequential_SM_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.395    OV7670_cam/cam_pixels/SM_state__0[0]
    SLICE_X8Y60          FDRE                                         r  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_0_11/ADDRARDADDR[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.164ns (41.475%)  route 0.231ns (58.525%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[1]/C
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OV7670_cam/cam_pixels/o_pix_addr_reg[1]/Q
                         net (fo=25, routed)          0.231     0.395    pixel_memory/out[1]
    RAMB36_X0Y12         RAMB36E1                                     r  pixel_memory/ram_reg_0_11/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pixel_memory/ram_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.877ns  (logic 6.982ns (54.219%)  route 5.895ns (45.781%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.601     1.603    pixel_memory/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  pixel_memory/ram_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.475 r  pixel_memory/ram_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.540    pixel_memory/ram_reg_0_0_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.965 r  pixel_memory/ram_reg_1_0/DOBDO[0]
                         net (fo=1, routed)           1.901     6.866    display_interface/vga_gen/o_bram_pix_data[0]
    SLICE_X14Y66         LUT5 (Prop_lut5_I4_O)        0.124     6.990 r  display_interface/vga_gen/o_top_vga_blue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.928    10.919    o_top_vga_blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.561    14.480 r  o_top_vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.480    o_top_vga_blue[0]
    B7                                                                r  o_top_vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_memory/ram_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.427ns  (logic 6.967ns (56.062%)  route 5.460ns (43.938%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.611     1.613    pixel_memory/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  pixel_memory/ram_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.485 r  pixel_memory/ram_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.550    pixel_memory/ram_reg_0_4_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.975 r  pixel_memory/ram_reg_1_4/DOBDO[0]
                         net (fo=1, routed)           1.592     6.567    display_interface/vga_gen/o_bram_pix_data[4]
    SLICE_X14Y66         LUT5 (Prop_lut5_I4_O)        0.124     6.691 r  display_interface/vga_gen/o_top_vga_green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.803    10.494    o_top_vga_green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.546    14.040 r  o_top_vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.040    o_top_vga_green[0]
    C6                                                                r  o_top_vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_memory/ram_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.392ns  (logic 6.980ns (56.329%)  route 5.412ns (43.671%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.600     1.602    pixel_memory/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  pixel_memory/ram_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.474 r  pixel_memory/ram_reg_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.540    pixel_memory/ram_reg_0_6_n_1
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.965 r  pixel_memory/ram_reg_1_6/DOBDO[0]
                         net (fo=1, routed)           1.572     6.537    display_interface/vga_gen/o_bram_pix_data[6]
    SLICE_X14Y66         LUT5 (Prop_lut5_I4_O)        0.124     6.661 r  display_interface/vga_gen/o_top_vga_green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.774    10.435    o_top_vga_green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.559    13.995 r  o_top_vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.995    o_top_vga_green[2]
    B6                                                                r  o_top_vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_memory/ram_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.191ns  (logic 6.965ns (57.135%)  route 5.226ns (42.865%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.595     1.597    pixel_memory/clk_out1
    RAMB36_X1Y5          RAMB36E1                                     r  pixel_memory/ram_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.469 r  pixel_memory/ram_reg_0_10/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.534    pixel_memory/ram_reg_0_10_n_1
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.959 r  pixel_memory/ram_reg_1_10/DOBDO[0]
                         net (fo=1, routed)           1.989     6.949    display_interface/vga_gen/o_bram_pix_data[10]
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.124     7.073 r  display_interface/vga_gen/o_top_vga_red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.171    10.244    o_top_vga_red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.544    13.788 r  o_top_vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.788    o_top_vga_red[2]
    C5                                                                r  o_top_vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_memory/ram_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.009ns  (logic 6.979ns (58.114%)  route 5.030ns (41.886%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.585     1.587    pixel_memory/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  pixel_memory/ram_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.459 r  pixel_memory/ram_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.525    pixel_memory/ram_reg_0_1_n_1
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.950 r  pixel_memory/ram_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           1.233     6.183    display_interface/vga_gen/o_bram_pix_data[1]
    SLICE_X14Y67         LUT5 (Prop_lut5_I4_O)        0.124     6.307 r  display_interface/vga_gen/o_top_vga_blue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.732    10.039    o_top_vga_blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.558    13.597 r  o_top_vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.597    o_top_vga_blue[1]
    C7                                                                r  o_top_vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_memory/ram_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.403ns  (logic 6.981ns (61.220%)  route 4.422ns (38.780%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.613     1.615    pixel_memory/clk_out1
    RAMB36_X2Y8          RAMB36E1                                     r  pixel_memory/ram_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.487 r  pixel_memory/ram_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.552    pixel_memory/ram_reg_0_7_n_1
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.977 r  pixel_memory/ram_reg_1_7/DOBDO[0]
                         net (fo=1, routed)           1.678     6.655    display_interface/vga_gen/o_bram_pix_data[7]
    SLICE_X58Y66         LUT5 (Prop_lut5_I4_O)        0.124     6.779 r  display_interface/vga_gen/o_top_vga_green_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.679     9.458    o_top_vga_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.560    13.018 r  o_top_vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.018    o_top_vga_green[3]
    A6                                                                r  o_top_vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_memory/ram_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.399ns  (logic 6.965ns (61.100%)  route 4.434ns (38.900%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.612     1.614    pixel_memory/clk_out1
    RAMB36_X1Y8          RAMB36E1                                     r  pixel_memory/ram_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.486 r  pixel_memory/ram_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.551    pixel_memory/ram_reg_0_2_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.976 r  pixel_memory/ram_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           1.592     6.568    display_interface/vga_gen/o_bram_pix_data[2]
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.124     6.692 r  display_interface/vga_gen/o_top_vga_blue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.777     9.469    o_top_vga_blue_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.544    13.013 r  o_top_vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.013    o_top_vga_blue[2]
    D7                                                                r  o_top_vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_memory/ram_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.375ns  (logic 6.988ns (61.428%)  route 4.388ns (38.572%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.603     1.605    pixel_memory/clk_out1
    RAMB36_X2Y6          RAMB36E1                                     r  pixel_memory/ram_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.477 r  pixel_memory/ram_reg_0_8/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.542    pixel_memory/ram_reg_0_8_n_1
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.967 r  pixel_memory/ram_reg_1_8/DOBDO[0]
                         net (fo=1, routed)           1.886     6.853    display_interface/vga_gen/o_bram_pix_data[8]
    SLICE_X58Y66         LUT5 (Prop_lut5_I4_O)        0.124     6.977 r  display_interface/vga_gen/o_top_vga_red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.437     9.414    o_top_vga_red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.567    12.980 r  o_top_vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.980    o_top_vga_red[0]
    A3                                                                r  o_top_vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_memory/ram_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.283ns  (logic 6.982ns (61.879%)  route 4.301ns (38.121%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.596     1.598    pixel_memory/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  pixel_memory/ram_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.470 r  pixel_memory/ram_reg_0_11/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.536    pixel_memory/ram_reg_0_11_n_1
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.961 r  pixel_memory/ram_reg_1_11/DOBDO[0]
                         net (fo=1, routed)           1.239     6.199    display_interface/vga_gen/o_bram_pix_data[11]
    SLICE_X14Y66         LUT5 (Prop_lut5_I4_O)        0.124     6.323 r  display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.997     9.321    o_top_vga_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.561    12.882 r  o_top_vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.882    o_top_vga_red[3]
    A4                                                                r  o_top_vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_memory/ram_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.176ns  (logic 6.984ns (62.488%)  route 4.192ns (37.512%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          1.600     1.602    pixel_memory/clk_out1
    RAMB36_X1Y11         RAMB36E1                                     r  pixel_memory/ram_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.474 r  pixel_memory/ram_reg_0_9/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.540    pixel_memory/ram_reg_0_9_n_1
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.965 r  pixel_memory/ram_reg_1_9/DOBDO[0]
                         net (fo=1, routed)           1.356     6.321    display_interface/vga_gen/o_bram_pix_data[9]
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.124     6.445 r  display_interface/vga_gen/o_top_vga_red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.771     9.216    o_top_vga_red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.563    12.779 r  o_top_vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.779    o_top_vga_red[1]
    B4                                                                r  o_top_vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_interface/vga_gen/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.449ns  (logic 1.473ns (60.139%)  route 0.976ns (39.861%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.560     0.562    display_interface/vga_gen/clk_out1
    SLICE_X12Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  display_interface/vga_gen/vc_reg[2]/Q
                         net (fo=8, routed)           0.116     0.842    display_interface/vga_gen/vc[2]
    SLICE_X13Y64         LUT4 (Prop_lut4_I1_O)        0.045     0.887 r  display_interface/vga_gen/o_top_vga_vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.860     1.747    o_top_vga_vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.264     3.011 r  o_top_vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.011    o_top_vga_vsync
    B12                                                               r  o_top_vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/hc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.552ns  (logic 1.478ns (57.933%)  route 1.073ns (42.067%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.559     0.561    display_interface/vga_gen/clk_out1
    SLICE_X12Y66         FDCE                                         r  display_interface/vga_gen/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDCE (Prop_fdce_C_Q)         0.164     0.725 r  display_interface/vga_gen/hc_reg[8]/Q
                         net (fo=6, routed)           0.186     0.911    display_interface/vga_gen/hc[8]
    SLICE_X12Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.956 r  display_interface/vga_gen/o_top_vga_hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.887     1.843    o_top_vga_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.269     3.112 r  o_top_vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.112    o_top_vga_hsync
    B11                                                               r  o_top_vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/vc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.770ns  (logic 1.447ns (52.254%)  route 1.323ns (47.746%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.560     0.562    display_interface/vga_gen/clk_out1
    SLICE_X13Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE (Prop_fdce_C_Q)         0.141     0.703 f  display_interface/vga_gen/vc_reg[9]/Q
                         net (fo=17, routed)          0.385     1.088    display_interface/vga_gen/vc[9]
    SLICE_X14Y66         LUT5 (Prop_lut5_I2_O)        0.045     1.133 r  display_interface/vga_gen/o_top_vga_red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.937     2.070    o_top_vga_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.261     3.332 r  o_top_vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.332    o_top_vga_red[3]
    A4                                                                r  o_top_vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.977ns  (logic 1.472ns (49.450%)  route 1.505ns (50.550%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.558     0.560    display_interface/vga_gen/clk_out1
    SLICE_X12Y67         FDCE                                         r  display_interface/vga_gen/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDCE (Prop_fdce_C_Q)         0.164     0.724 f  display_interface/vga_gen/hc_reg[9]/Q
                         net (fo=17, routed)          0.626     1.350    display_interface/vga_gen/hc[9]
    SLICE_X48Y67         LUT5 (Prop_lut5_I3_O)        0.045     1.395 r  display_interface/vga_gen/o_top_vga_red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.879     2.274    o_top_vga_red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.263     3.537 r  o_top_vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.537    o_top_vga_red[1]
    B4                                                                r  o_top_vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.993ns  (logic 1.453ns (48.565%)  route 1.539ns (51.435%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.558     0.560    display_interface/vga_gen/clk_out1
    SLICE_X12Y67         FDCE                                         r  display_interface/vga_gen/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDCE (Prop_fdce_C_Q)         0.164     0.724 f  display_interface/vga_gen/hc_reg[9]/Q
                         net (fo=17, routed)          0.665     1.389    display_interface/vga_gen/hc[9]
    SLICE_X48Y67         LUT5 (Prop_lut5_I3_O)        0.045     1.434 r  display_interface/vga_gen/o_top_vga_blue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.874     2.308    o_top_vga_blue_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.244     3.552 r  o_top_vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.552    o_top_vga_blue[2]
    D7                                                                r  o_top_vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.022ns  (logic 1.468ns (48.559%)  route 1.555ns (51.441%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.558     0.560    display_interface/vga_gen/clk_out1
    SLICE_X12Y67         FDCE                                         r  display_interface/vga_gen/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDCE (Prop_fdce_C_Q)         0.164     0.724 f  display_interface/vga_gen/hc_reg[9]/Q
                         net (fo=17, routed)          0.654     1.378    display_interface/vga_gen/hc[9]
    SLICE_X48Y67         LUT5 (Prop_lut5_I3_O)        0.045     1.423 r  display_interface/vga_gen/o_top_vga_blue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.901     2.323    o_top_vga_blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.259     3.582 r  o_top_vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.582    o_top_vga_blue[3]
    D8                                                                r  o_top_vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.065ns  (logic 1.468ns (47.888%)  route 1.597ns (52.112%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.558     0.560    display_interface/vga_gen/clk_out1
    SLICE_X12Y67         FDCE                                         r  display_interface/vga_gen/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDCE (Prop_fdce_C_Q)         0.164     0.724 f  display_interface/vga_gen/hc_reg[9]/Q
                         net (fo=17, routed)          0.277     1.000    display_interface/vga_gen/hc[9]
    SLICE_X14Y67         LUT5 (Prop_lut5_I3_O)        0.045     1.045 r  display_interface/vga_gen/o_top_vga_blue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.321     2.366    o_top_vga_blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.259     3.625 r  o_top_vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.625    o_top_vga_blue[1]
    C7                                                                r  o_top_vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/vc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.109ns  (logic 1.446ns (46.518%)  route 1.663ns (53.482%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.560     0.562    display_interface/vga_gen/clk_out1
    SLICE_X13Y64         FDCE                                         r  display_interface/vga_gen/vc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE (Prop_fdce_C_Q)         0.141     0.703 f  display_interface/vga_gen/vc_reg[9]/Q
                         net (fo=17, routed)          0.337     1.040    display_interface/vga_gen/vc[9]
    SLICE_X14Y66         LUT5 (Prop_lut5_I2_O)        0.045     1.085 r  display_interface/vga_gen/o_top_vga_green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.325     2.410    o_top_vga_green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.260     3.670 r  o_top_vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.670    o_top_vga_green[2]
    B6                                                                r  o_top_vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.124ns  (logic 1.454ns (46.539%)  route 1.670ns (53.461%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.558     0.560    display_interface/vga_gen/clk_out1
    SLICE_X12Y67         FDCE                                         r  display_interface/vga_gen/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDCE (Prop_fdce_C_Q)         0.164     0.724 f  display_interface/vga_gen/hc_reg[9]/Q
                         net (fo=17, routed)          0.627     1.351    display_interface/vga_gen/hc[9]
    SLICE_X48Y67         LUT5 (Prop_lut5_I3_O)        0.045     1.396 r  display_interface/vga_gen/o_top_vga_red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.043     2.439    o_top_vga_red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.245     3.684 r  o_top_vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.684    o_top_vga_red[2]
    C5                                                                r  o_top_vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_gen/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.152ns  (logic 1.470ns (46.636%)  route 1.682ns (53.364%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=46, routed)          0.558     0.560    display_interface/vga_gen/clk_out1
    SLICE_X12Y67         FDCE                                         r  display_interface/vga_gen/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDCE (Prop_fdce_C_Q)         0.164     0.724 f  display_interface/vga_gen/hc_reg[9]/Q
                         net (fo=17, routed)          0.897     1.620    display_interface/vga_gen/hc[9]
    SLICE_X58Y66         LUT5 (Prop_lut5_I3_O)        0.045     1.665 r  display_interface/vga_gen/o_top_vga_green_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.785     2.450    o_top_vga_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.261     3.711 r  o_top_vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.711    o_top_vga_green[3]
    A6                                                                r  o_top_vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_gen/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.207ns  (logic 3.631ns (44.241%)  route 4.576ns (55.759%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577    21.577    clock_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    18.245 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    19.906    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.002 f  clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.915    22.917    o_top_xclk_OBUF
    F16                  OBUF (Prop_obuf_I_O)         3.535    26.452 f  o_top_xclk_OBUF_inst/O
                         net (fo=0)                   0.000    26.452    o_top_xclk
    F16                                                               f  o_top_xclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_gen/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.485ns  (logic 1.262ns (50.773%)  route 1.223ns (49.227%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.737     0.739    o_top_xclk_OBUF
    F16                  OBUF (Prop_obuf_I_O)         1.236     1.975 r  o_top_xclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.975    o_top_xclk
    F16                                                               r  o_top_xclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     6.577    clock_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.245 f  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.906    clock_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.002 f  clock_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.577    clock_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clock_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.551     0.551    clock_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.551    clock_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clock_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_top_siod
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.610ns  (logic 4.377ns (50.838%)  route 4.233ns (49.162%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.610     5.161    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X3Y71          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     5.617 r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[0]/Q
                         net (fo=8, routed)           1.187     6.804    OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg_n_0_[0]
    SLICE_X4Y72          LUT6 (Prop_lut6_I0_O)        0.124     6.928 r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_4/O
                         net (fo=3, routed)           0.827     7.756    OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_4_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.880 f  OV7670_cam/configure_cam/SCCB_HERE/o_top_siod_OBUFT_inst_i_2/O
                         net (fo=4, routed)           0.604     8.484    OV7670_cam/configure_cam/SCCB_HERE/o_top_siod_OBUFT_inst_i_2_n_0
    SLICE_X1Y70          LUT3 (Prop_lut3_I0_O)        0.124     8.608 f  OV7670_cam/configure_cam/SCCB_HERE/o_top_siod_OBUFT_inst_i_1/O
                         net (fo=1, routed)           1.614    10.222    o_top_siod_TRI
    H14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.549    13.771 r  o_top_siod_OBUFT_inst/O
                         net (fo=0)                   0.000    13.771    o_top_siod
    H14                                                               r  o_top_siod (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TX_TOP_inst/Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.732ns  (logic 4.002ns (51.763%)  route 3.730ns (48.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.556     5.107    TX_TOP_inst/Inst_UART_TX_CTRL/i_top_clk
    SLICE_X13Y51         FDSE                                         r  TX_TOP_inst/Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDSE (Prop_fdse_C_Q)         0.456     5.563 r  TX_TOP_inst/Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           3.730     9.293    UART_TXD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.546    12.839 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    12.839    UART_TXD
    D4                                                                r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_top_sioc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.630ns  (logic 3.999ns (60.321%)  route 2.631ns (39.679%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.607     5.158    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X0Y72          FDPE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDPE (Prop_fdpe_C_Q)         0.456     5.614 f  OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg/Q
                         net (fo=1, routed)           2.631     8.245    o_top_sioc_TRI
    G13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.543    11.789 r  o_top_sioc_OBUFT_inst/O
                         net (fo=0)                   0.000    11.789    o_top_sioc
    G13                                                               r  o_top_sioc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_top_cam_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.848ns  (logic 4.118ns (70.414%)  route 1.730ns (29.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.614     5.165    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X4Y65          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.419     5.584 r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/Q
                         net (fo=3, routed)           1.730     7.315    o_top_cam_done_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.699    11.014 r  o_top_cam_done_OBUF_inst/O
                         net (fo=0)                   0.000    11.014    o_top_cam_done
    H17                                                               r  o_top_cam_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.002ns  (logic 0.718ns (35.870%)  route 1.284ns (64.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.614     5.165    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X4Y65          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.419     5.584 r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/Q
                         net (fo=3, routed)           1.284     6.868    OV7670_cam/cam_pixels/o_top_cam_done_OBUF
    SLICE_X8Y60          LUT5 (Prop_lut5_I4_O)        0.299     7.167 r  OV7670_cam/cam_pixels/FSM_sequential_SM_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.167    OV7670_cam/cam_pixels/SM_state__0[0]
    SLICE_X8Y60          FDRE                                         r  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.772ns  (logic 0.227ns (29.416%)  route 0.545ns (70.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.585     1.498    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X4Y65          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.128     1.626 r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/Q
                         net (fo=3, routed)           0.545     2.171    OV7670_cam/cam_pixels/o_top_cam_done_OBUF
    SLICE_X8Y60          LUT5 (Prop_lut5_I4_O)        0.099     2.270 r  OV7670_cam/cam_pixels/FSM_sequential_SM_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.270    OV7670_cam/cam_pixels/SM_state__0[0]
    SLICE_X8Y60          FDRE                                         r  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/r2_en_sda_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_top_siod
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.744ns  (logic 1.051ns (60.268%)  route 0.693ns (39.732%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.583     1.496    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X0Y69          FDPE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r2_en_sda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.128     1.624 r  OV7670_cam/configure_cam/SCCB_HERE/r2_en_sda_reg/Q
                         net (fo=1, routed)           0.110     1.734    OV7670_cam/configure_cam/SCCB_HERE/r2_en_sda
    SLICE_X1Y70          LUT3 (Prop_lut3_I2_O)        0.099     1.833 r  OV7670_cam/configure_cam/SCCB_HERE/o_top_siod_OBUFT_inst_i_1/O
                         net (fo=1, routed)           0.583     2.416    o_top_siod_TRI
    H14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.240 r  o_top_siod_OBUFT_inst/O
                         net (fo=0)                   0.000     3.240    o_top_siod
    H14                                                               r  o_top_siod (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_top_cam_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.774ns  (logic 1.407ns (79.298%)  route 0.367ns (20.702%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.585     1.498    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X4Y65          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.128     1.626 r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/Q
                         net (fo=3, routed)           0.367     1.994    o_top_cam_done_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.279     3.273 r  o_top_cam_done_OBUF_inst/O
                         net (fo=0)                   0.000     3.273    o_top_cam_done
    H17                                                               r  o_top_cam_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_top_sioc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 0.965ns (48.498%)  route 1.025ns (51.502%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.581     1.494    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X0Y72          FDPE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDPE (Prop_fdpe_C_Q)         0.141     1.635 r  OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg/Q
                         net (fo=1, routed)           1.025     2.660    o_top_sioc_TRI
    G13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.484 r  o_top_sioc_OBUFT_inst/O
                         net (fo=0)                   0.000     3.484    o_top_sioc
    G13                                                               r  o_top_sioc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TX_TOP_inst/Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.700ns  (logic 1.388ns (51.414%)  route 1.312ns (48.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.563     1.476    TX_TOP_inst/Inst_UART_TX_CTRL/i_top_clk
    SLICE_X13Y51         FDSE                                         r  TX_TOP_inst/Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDSE (Prop_fdse_C_Q)         0.141     1.617 r  TX_TOP_inst/Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           1.312     2.929    UART_TXD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.247     4.176 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     4.176    UART_TXD
    D4                                                                r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_top_cam_start
                            (input port)
  Destination:            OV7670_cam/cam_btn_start_db/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.328ns  (logic 1.602ns (37.026%)  route 2.725ns (62.974%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_top_cam_start (IN)
                         net (fo=0)                   0.000     0.000    i_top_cam_start
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_top_cam_start_IBUF_inst/O
                         net (fo=2, routed)           1.992     3.471    OV7670_cam/cam_btn_start_db/i_top_cam_start_IBUF
    SLICE_X3Y65          LUT6 (Prop_lut6_I5_O)        0.124     3.595 r  OV7670_cam/cam_btn_start_db/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.733     4.328    OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X2Y67          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.498     4.869    OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X2Y67          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[16]/C

Slack:                    inf
  Source:                 i_top_cam_start
                            (input port)
  Destination:            OV7670_cam/cam_btn_start_db/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.328ns  (logic 1.602ns (37.026%)  route 2.725ns (62.974%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_top_cam_start (IN)
                         net (fo=0)                   0.000     0.000    i_top_cam_start
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_top_cam_start_IBUF_inst/O
                         net (fo=2, routed)           1.992     3.471    OV7670_cam/cam_btn_start_db/i_top_cam_start_IBUF
    SLICE_X3Y65          LUT6 (Prop_lut6_I5_O)        0.124     3.595 r  OV7670_cam/cam_btn_start_db/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.733     4.328    OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X2Y67          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.498     4.869    OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X2Y67          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[17]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.204ns  (logic 1.603ns (38.136%)  route 2.600ns (61.864%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.734     3.213    top_btn_db/i_top_rst_IBUF
    SLICE_X4Y60          LUT6 (Prop_lut6_I5_O)        0.124     3.337 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.866     4.204    top_btn_db/p_0_in
    SLICE_X5Y60          FDRE                                         r  top_btn_db/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.502     4.873    top_btn_db/i_top_clk
    SLICE_X5Y60          FDRE                                         r  top_btn_db/counter_reg[10]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.204ns  (logic 1.603ns (38.136%)  route 2.600ns (61.864%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.734     3.213    top_btn_db/i_top_rst_IBUF
    SLICE_X4Y60          LUT6 (Prop_lut6_I5_O)        0.124     3.337 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.866     4.204    top_btn_db/p_0_in
    SLICE_X5Y60          FDRE                                         r  top_btn_db/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.502     4.873    top_btn_db/i_top_clk
    SLICE_X5Y60          FDRE                                         r  top_btn_db/counter_reg[11]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.204ns  (logic 1.603ns (38.136%)  route 2.600ns (61.864%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.734     3.213    top_btn_db/i_top_rst_IBUF
    SLICE_X4Y60          LUT6 (Prop_lut6_I5_O)        0.124     3.337 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.866     4.204    top_btn_db/p_0_in
    SLICE_X5Y60          FDRE                                         r  top_btn_db/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.502     4.873    top_btn_db/i_top_clk
    SLICE_X5Y60          FDRE                                         r  top_btn_db/counter_reg[8]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.204ns  (logic 1.603ns (38.136%)  route 2.600ns (61.864%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.734     3.213    top_btn_db/i_top_rst_IBUF
    SLICE_X4Y60          LUT6 (Prop_lut6_I5_O)        0.124     3.337 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.866     4.204    top_btn_db/p_0_in
    SLICE_X5Y60          FDRE                                         r  top_btn_db/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.502     4.873    top_btn_db/i_top_clk
    SLICE_X5Y60          FDRE                                         r  top_btn_db/counter_reg[9]/C

Slack:                    inf
  Source:                 i_top_cam_start
                            (input port)
  Destination:            OV7670_cam/cam_btn_start_db/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.193ns  (logic 1.602ns (38.216%)  route 2.591ns (61.784%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_top_cam_start (IN)
                         net (fo=0)                   0.000     0.000    i_top_cam_start
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_top_cam_start_IBUF_inst/O
                         net (fo=2, routed)           1.992     3.471    OV7670_cam/cam_btn_start_db/i_top_cam_start_IBUF
    SLICE_X3Y65          LUT6 (Prop_lut6_I5_O)        0.124     3.595 r  OV7670_cam/cam_btn_start_db/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.598     4.193    OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X2Y64          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.501     4.872    OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X2Y64          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[4]/C

Slack:                    inf
  Source:                 i_top_cam_start
                            (input port)
  Destination:            OV7670_cam/cam_btn_start_db/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.193ns  (logic 1.602ns (38.216%)  route 2.591ns (61.784%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_top_cam_start (IN)
                         net (fo=0)                   0.000     0.000    i_top_cam_start
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_top_cam_start_IBUF_inst/O
                         net (fo=2, routed)           1.992     3.471    OV7670_cam/cam_btn_start_db/i_top_cam_start_IBUF
    SLICE_X3Y65          LUT6 (Prop_lut6_I5_O)        0.124     3.595 r  OV7670_cam/cam_btn_start_db/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.598     4.193    OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X2Y64          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.501     4.872    OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X2Y64          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[5]/C

Slack:                    inf
  Source:                 i_top_cam_start
                            (input port)
  Destination:            OV7670_cam/cam_btn_start_db/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.193ns  (logic 1.602ns (38.216%)  route 2.591ns (61.784%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_top_cam_start (IN)
                         net (fo=0)                   0.000     0.000    i_top_cam_start
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_top_cam_start_IBUF_inst/O
                         net (fo=2, routed)           1.992     3.471    OV7670_cam/cam_btn_start_db/i_top_cam_start_IBUF
    SLICE_X3Y65          LUT6 (Prop_lut6_I5_O)        0.124     3.595 r  OV7670_cam/cam_btn_start_db/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.598     4.193    OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X2Y64          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.501     4.872    OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X2Y64          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[6]/C

Slack:                    inf
  Source:                 i_top_cam_start
                            (input port)
  Destination:            OV7670_cam/cam_btn_start_db/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.193ns  (logic 1.602ns (38.216%)  route 2.591ns (61.784%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_top_cam_start (IN)
                         net (fo=0)                   0.000     0.000    i_top_cam_start
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_top_cam_start_IBUF_inst/O
                         net (fo=2, routed)           1.992     3.471    OV7670_cam/cam_btn_start_db/i_top_cam_start_IBUF
    SLICE_X3Y65          LUT6 (Prop_lut6_I5_O)        0.124     3.595 r  OV7670_cam/cam_btn_start_db/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.598     4.193    OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X2Y64          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.501     4.872    OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X2Y64          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TX_TOP_inst/sendStr_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.531%)  route 0.120ns (36.469%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_data_reg[3]/C
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  OV7670_cam/cam_pixels/o_pix_data_reg[3]/Q
                         net (fo=8, routed)           0.120     0.284    TX_TOP_inst/Q[3]
    SLICE_X9Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.329 r  TX_TOP_inst/sendStr[7][4]_i_1/O
                         net (fo=1, routed)           0.000     0.329    TX_TOP_inst/sendStr[7][4]_i_1_n_0
    SLICE_X9Y55          FDRE                                         r  TX_TOP_inst/sendStr_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.831     1.990    TX_TOP_inst/i_top_clk
    SLICE_X9Y55          FDRE                                         r  TX_TOP_inst/sendStr_reg[7][4]/C

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_data_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TX_TOP_inst/sendStr_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.726%)  route 0.159ns (43.274%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_data_reg[10]/C
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  OV7670_cam/cam_pixels/o_pix_data_reg[10]/Q
                         net (fo=8, routed)           0.159     0.323    TX_TOP_inst/Q[10]
    SLICE_X9Y55          LUT5 (Prop_lut5_I3_O)        0.045     0.368 r  TX_TOP_inst/sendStr[5][4]_i_1/O
                         net (fo=1, routed)           0.000     0.368    TX_TOP_inst/sendStr[5][4]_i_1_n_0
    SLICE_X9Y55          FDRE                                         r  TX_TOP_inst/sendStr_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.831     1.990    TX_TOP_inst/i_top_clk
    SLICE_X9Y55          FDRE                                         r  TX_TOP_inst/sendStr_reg[5][4]/C

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TX_TOP_inst/sendStr_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.247ns (62.327%)  route 0.149ns (37.673%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_data_reg[7]/C
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.148     0.148 f  OV7670_cam/cam_pixels/o_pix_data_reg[7]/Q
                         net (fo=8, routed)           0.149     0.297    TX_TOP_inst/Q[7]
    SLICE_X9Y55          LUT5 (Prop_lut5_I4_O)        0.099     0.396 r  TX_TOP_inst/sendStr[6][4]_i_1/O
                         net (fo=1, routed)           0.000     0.396    TX_TOP_inst/sendStr[6][4]_i_1_n_0
    SLICE_X9Y55          FDRE                                         r  TX_TOP_inst/sendStr_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.831     1.990    TX_TOP_inst/i_top_clk
    SLICE_X9Y55          FDRE                                         r  TX_TOP_inst/sendStr_reg[6][4]/C

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_data_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TX_TOP_inst/sendStr_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.663%)  route 0.220ns (51.337%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_data_reg[10]/C
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OV7670_cam/cam_pixels/o_pix_data_reg[10]/Q
                         net (fo=8, routed)           0.220     0.384    TX_TOP_inst/Q[10]
    SLICE_X10Y54         LUT4 (Prop_lut4_I1_O)        0.045     0.429 r  TX_TOP_inst/sendStr[5][1]_i_1/O
                         net (fo=1, routed)           0.000     0.429    TX_TOP_inst/sendStr[5][1]_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  TX_TOP_inst/sendStr_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.831     1.990    TX_TOP_inst/i_top_clk
    SLICE_X10Y54         FDRE                                         r  TX_TOP_inst/sendStr_reg[5][1]/C

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_data_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TX_TOP_inst/sendStr_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.210ns (48.782%)  route 0.220ns (51.218%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_data_reg[10]/C
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OV7670_cam/cam_pixels/o_pix_data_reg[10]/Q
                         net (fo=8, routed)           0.220     0.384    TX_TOP_inst/Q[10]
    SLICE_X10Y54         LUT4 (Prop_lut4_I1_O)        0.046     0.430 r  TX_TOP_inst/sendStr[5][2]_i_1/O
                         net (fo=1, routed)           0.000     0.430    TX_TOP_inst/sendStr[5][2]_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  TX_TOP_inst/sendStr_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.831     1.990    TX_TOP_inst/i_top_clk
    SLICE_X10Y54         FDRE                                         r  TX_TOP_inst/sendStr_reg[5][2]/C

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TX_TOP_inst/sendStr_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.511%)  route 0.231ns (52.489%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_data_reg[2]/C
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OV7670_cam/cam_pixels/o_pix_data_reg[2]/Q
                         net (fo=8, routed)           0.231     0.395    TX_TOP_inst/Q[2]
    SLICE_X10Y54         LUT4 (Prop_lut4_I1_O)        0.045     0.440 r  TX_TOP_inst/sendStr[7][1]_i_1/O
                         net (fo=1, routed)           0.000     0.440    TX_TOP_inst/sendStr[7][1]_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  TX_TOP_inst/sendStr_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.831     1.990    TX_TOP_inst/i_top_clk
    SLICE_X10Y54         FDRE                                         r  TX_TOP_inst/sendStr_reg[7][1]/C

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TX_TOP_inst/sendStr_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.213ns (47.984%)  route 0.231ns (52.016%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_data_reg[2]/C
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OV7670_cam/cam_pixels/o_pix_data_reg[2]/Q
                         net (fo=8, routed)           0.231     0.395    TX_TOP_inst/Q[2]
    SLICE_X10Y54         LUT4 (Prop_lut4_I1_O)        0.049     0.444 r  TX_TOP_inst/sendStr[7][2]_i_1/O
                         net (fo=1, routed)           0.000     0.444    TX_TOP_inst/sendStr[7][2]_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  TX_TOP_inst/sendStr_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.831     1.990    TX_TOP_inst/i_top_clk
    SLICE_X10Y54         FDRE                                         r  TX_TOP_inst/sendStr_reg[7][2]/C

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TX_TOP_inst/sendStr_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.777%)  route 0.238ns (53.223%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_data_reg[9]/C
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OV7670_cam/cam_pixels/o_pix_data_reg[9]/Q
                         net (fo=8, routed)           0.238     0.402    OV7670_cam/cam_pixels/Q[9]
    SLICE_X8Y54          LUT4 (Prop_lut4_I2_O)        0.045     0.447 r  OV7670_cam/cam_pixels/sendStr[5][0]_i_1/O
                         net (fo=1, routed)           0.000     0.447    TX_TOP_inst/D[0]
    SLICE_X8Y54          FDRE                                         r  TX_TOP_inst/sendStr_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.831     1.990    TX_TOP_inst/i_top_clk
    SLICE_X8Y54          FDRE                                         r  TX_TOP_inst/sendStr_reg[5][0]/C

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TX_TOP_inst/sendStr_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.807%)  route 0.247ns (54.193%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_data_reg[1]/C
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  OV7670_cam/cam_pixels/o_pix_data_reg[1]/Q
                         net (fo=8, routed)           0.247     0.411    TX_TOP_inst/Q[1]
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.045     0.456 r  TX_TOP_inst/sendStr[7][3]_i_1/O
                         net (fo=1, routed)           0.000     0.456    TX_TOP_inst/sendStr[7][3]_i_1_n_0
    SLICE_X9Y54          FDRE                                         r  TX_TOP_inst/sendStr_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.831     1.990    TX_TOP_inst/i_top_clk
    SLICE_X9Y54          FDRE                                         r  TX_TOP_inst/sendStr_reg[7][3]/C

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TX_TOP_inst/sendStr_reg[7][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.213ns (46.278%)  route 0.247ns (53.722%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_data_reg[1]/C
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OV7670_cam/cam_pixels/o_pix_data_reg[1]/Q
                         net (fo=8, routed)           0.247     0.411    TX_TOP_inst/Q[1]
    SLICE_X9Y54          LUT3 (Prop_lut3_I2_O)        0.049     0.460 r  TX_TOP_inst/sendStr[7][6]_i_1/O
                         net (fo=1, routed)           0.000     0.460    TX_TOP_inst/sendStr[7][6]_i_1_n_0
    SLICE_X9Y54          FDRE                                         r  TX_TOP_inst/sendStr_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.831     1.990    TX_TOP_inst/i_top_clk
    SLICE_X9Y54          FDRE                                         r  TX_TOP_inst/sendStr_reg[7][6]/C





