<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › perf › e500-pmu.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>e500-pmu.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Performance counter support for e500 family processors.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2008-2009 Paul Mackerras, IBM Corporation.</span>
<span class="cm"> * Copyright 2010 Freescale Semiconductor, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation; either version</span>
<span class="cm"> * 2 of the License, or (at your option) any later version.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/string.h&gt;</span>
<span class="cp">#include &lt;linux/perf_event.h&gt;</span>
<span class="cp">#include &lt;asm/reg.h&gt;</span>
<span class="cp">#include &lt;asm/cputable.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Map of generic hardware event types to hardware events</span>
<span class="cm"> * Zero if unsupported</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">e500_generic_events</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_CPU_CYCLES</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_INSTRUCTIONS</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MISSES</span><span class="p">]</span> <span class="o">=</span> <span class="mi">41</span><span class="p">,</span> <span class="cm">/* Data L1 cache reloads */</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_BRANCH_INSTRUCTIONS</span><span class="p">]</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_BRANCH_MISSES</span><span class="p">]</span> <span class="o">=</span> <span class="mi">15</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define C(x)	PERF_COUNT_HW_CACHE_##x</span>

<span class="cm">/*</span>
<span class="cm"> * Table of generalized cache-related events.</span>
<span class="cm"> * 0 means not supported, -1 means nonsensical, other values</span>
<span class="cm"> * are event codes.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">e500_cache_events</span><span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">MAX</span><span class="p">)][</span><span class="n">C</span><span class="p">(</span><span class="n">OP_MAX</span><span class="p">)][</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MAX</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * D-cache misses are not split into read/write/prefetch;</span>
<span class="cm">	 * use raw event 41.</span>
<span class="cm">	 */</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">L1D</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>		<span class="cm">/* 	RESULT_ACCESS	RESULT_MISS */</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>	<span class="mi">27</span><span class="p">,</span>		<span class="mi">0</span>	<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>	<span class="mi">28</span><span class="p">,</span>		<span class="mi">0</span>	<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>	<span class="mi">29</span><span class="p">,</span>		<span class="mi">0</span>	<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">L1I</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>		<span class="cm">/* 	RESULT_ACCESS	RESULT_MISS */</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>	<span class="mi">2</span><span class="p">,</span>		<span class="mi">60</span>	<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>		<span class="o">-</span><span class="mi">1</span>	<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>	<span class="mi">0</span><span class="p">,</span>		<span class="mi">0</span>	<span class="p">},</span>
	<span class="p">},</span>
	<span class="cm">/*</span>
<span class="cm">	 * Assuming LL means L2, it&#39;s not a good match for this model.</span>
<span class="cm">	 * It allocates only on L1 castout or explicit prefetch, and</span>
<span class="cm">	 * does not have separate read/write events (but it does have</span>
<span class="cm">	 * separate instruction/data events).</span>
<span class="cm">	 */</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">LL</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>		<span class="cm">/* 	RESULT_ACCESS	RESULT_MISS */</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>	<span class="mi">0</span><span class="p">,</span>		<span class="mi">0</span>	<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>	<span class="mi">0</span><span class="p">,</span>		<span class="mi">0</span>	<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>	<span class="mi">0</span><span class="p">,</span>		<span class="mi">0</span>	<span class="p">},</span>
	<span class="p">},</span>
	<span class="cm">/*</span>
<span class="cm">	 * There are data/instruction MMU misses, but that&#39;s a miss on</span>
<span class="cm">	 * the chip&#39;s internal level-one TLB which is probably not</span>
<span class="cm">	 * what the user wants.  Instead, unified level-two TLB misses</span>
<span class="cm">	 * are reported here.</span>
<span class="cm">	 */</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">DTLB</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>		<span class="cm">/* 	RESULT_ACCESS	RESULT_MISS */</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>	<span class="mi">26</span><span class="p">,</span>		<span class="mi">66</span>	<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>		<span class="o">-</span><span class="mi">1</span>	<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>		<span class="o">-</span><span class="mi">1</span>	<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">BPU</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>		<span class="cm">/* 	RESULT_ACCESS	RESULT_MISS */</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>	<span class="mi">12</span><span class="p">,</span>		<span class="mi">15</span> 	<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>		<span class="o">-</span><span class="mi">1</span>	<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>		<span class="o">-</span><span class="mi">1</span>	<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">NODE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>		<span class="cm">/* 	RESULT_ACCESS	RESULT_MISS */</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>		<span class="o">-</span><span class="mi">1</span> 	<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>		<span class="o">-</span><span class="mi">1</span>	<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>		<span class="o">-</span><span class="mi">1</span>	<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">num_events</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>

<span class="cm">/* Upper half of event id is PMLCb, for threshold events */</span>
<span class="k">static</span> <span class="n">u64</span> <span class="nf">e500_xlate_event</span><span class="p">(</span><span class="n">u64</span> <span class="n">event_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">event_low</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">event_id</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">event_low</span> <span class="o">&gt;=</span> <span class="n">num_events</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">FSL_EMB_EVENT_VALID</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">event_low</span> <span class="o">&gt;=</span> <span class="mi">76</span> <span class="o">&amp;&amp;</span> <span class="n">event_low</span> <span class="o">&lt;=</span> <span class="mi">81</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">|=</span> <span class="n">FSL_EMB_EVENT_RESTRICTED</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">|=</span> <span class="n">event_id</span> <span class="o">&amp;</span>
		       <span class="p">(</span><span class="n">FSL_EMB_EVENT_THRESHMUL</span> <span class="o">|</span> <span class="n">FSL_EMB_EVENT_THRESH</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">event_id</span> <span class="o">&amp;</span>
	           <span class="p">(</span><span class="n">FSL_EMB_EVENT_THRESHMUL</span> <span class="o">|</span> <span class="n">FSL_EMB_EVENT_THRESH</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Threshold requested on non-threshold event */</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">fsl_emb_pmu</span> <span class="n">e500_pmu</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;e500 family&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">n_counter</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">n_restricted</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">xlate_event</span>		<span class="o">=</span> <span class="n">e500_xlate_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">n_generic</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">e500_generic_events</span><span class="p">),</span>
	<span class="p">.</span><span class="n">generic_events</span>		<span class="o">=</span> <span class="n">e500_generic_events</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cache_events</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">e500_cache_events</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">init_e500_pmu</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cur_cpu_spec</span><span class="o">-&gt;</span><span class="n">oprofile_cpu_type</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">cur_cpu_spec</span><span class="o">-&gt;</span><span class="n">oprofile_cpu_type</span><span class="p">,</span> <span class="s">&quot;ppc/e500mc&quot;</span><span class="p">))</span>
		<span class="n">num_events</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">strcmp</span><span class="p">(</span><span class="n">cur_cpu_spec</span><span class="o">-&gt;</span><span class="n">oprofile_cpu_type</span><span class="p">,</span> <span class="s">&quot;ppc/e500&quot;</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">register_fsl_emb_pmu</span><span class="p">(</span><span class="o">&amp;</span><span class="n">e500_pmu</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">early_initcall</span><span class="p">(</span><span class="n">init_e500_pmu</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
