# LLM-Aided-Testbench-Generation-for-Finite-State-Machines


<table>
  <tr>
    <th rowspan="2">Design</th>
    <th colspan="3">FSM</th>
    <th colspan="2">Iterations</th>
    <th rowspan="2">% Coverage</th>
    <th rowspan="2">State Registers</th>
    <th rowspan="2">I/O pairs</th>
    <th rowspan="2">Fuzzing</th>
  </tr>
  <tr>
    <th>i/o</th>
    <th>o/p</th>
    <th>states</th>
    <th>Iterations</th>
    <th>Iter,0</th>
  </tr>
  <tr>
    <td>FSM1</td>
    <td>2</td>
    <td>1</td>
    <td>2</td>
    <td>2</td>
    <td>50</td>
    <td>100</td>
    <td>5</td>
    <td>11</td>
    <td>13</td>
  </tr>
</table>
