`timescale 1ns / 1ps

// Design Name: 
// Module Name: bitwise_OR\\
// Project Name: 



module bitwise_OR(
input [31:0]a,b,
output [31:0]c
    );
    assign c = a | b;
endmodule
