// Seed: 3507684072
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47
);
  output wire id_47;
  output wire id_46;
  input wire id_45;
  inout wire id_44;
  inout wire id_43;
  output wire id_42;
  inout wire id_41;
  inout wire id_40;
  inout wire id_39;
  inout wire id_38;
  input wire id_37;
  output wire id_36;
  inout wire id_35;
  output wire id_34;
  inout wire id_33;
  input wire id_32;
  output wire id_31;
  inout wire id_30;
  output wire id_29;
  output wire id_28;
  output wire id_27;
  inout wire id_26;
  input wire id_25;
  input wire id_24;
  input wire id_23;
  input wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_48, id_49, id_50, id_51;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    input wire id_2,
    input tri id_3,
    input supply0 id_4,
    input wire id_5,
    input wor id_6,
    input wand id_7,
    input tri0 id_8,
    input wand id_9,
    input tri0 id_10,
    input tri id_11,
    input uwire id_12,
    inout tri0 id_13,
    input wor id_14,
    input tri0 id_15,
    input wand id_16,
    input supply0 id_17,
    input tri0 id_18,
    output supply1 id_19,
    output tri1 id_20,
    output tri0 id_21,
    input tri1 id_22,
    input wor id_23,
    input tri0 id_24
);
  wire id_26;
  wire id_27;
  assign id_13 = id_5;
  wire id_28;
  wire id_29, id_30, id_31;
  module_0 modCall_1 (
      id_26,
      id_27,
      id_29,
      id_28,
      id_26,
      id_31,
      id_26,
      id_29,
      id_27,
      id_31,
      id_26,
      id_26,
      id_30,
      id_28,
      id_26,
      id_27,
      id_31,
      id_30,
      id_27,
      id_27,
      id_26,
      id_31,
      id_28,
      id_30,
      id_27,
      id_31,
      id_30,
      id_28,
      id_28,
      id_30,
      id_28,
      id_27,
      id_30,
      id_28,
      id_28,
      id_28,
      id_31,
      id_28,
      id_31,
      id_31,
      id_30,
      id_26,
      id_30,
      id_28,
      id_30,
      id_30,
      id_30
  );
  wire id_32;
endmodule
