// Seed: 3825853654
module module_0 (
    input  wire  id_0,
    input  tri1  id_1,
    input  wand  id_2,
    input  uwire id_3,
    output tri0  id_4
);
  assign module_2.id_2 = 0;
  wor id_6;
  assign id_6 = id_2 ? 1 : id_1;
endmodule
module module_1 (
    output wor  id_0,
    input  tri1 id_1,
    input  wand id_2
);
  initial assume (id_2) $signed(83);
  ;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    input wor id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wand id_3,
    output tri id_4
    , id_6
);
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_4
  );
endmodule
