#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue May 21 20:07:53 2024
# Process ID: 20138
# Current directory: /nfs/home/d/de_math/COEN313/lab2/vivado_noport
# Command line: vivado
# Log file: /nfs/home/d/de_math/COEN313/lab2/vivado_noport/vivado.log
# Journal file: /nfs/home/d/de_math/COEN313/lab2/vivado_noport/vivado.jou
#-----------------------------------------------------------
start_gui
create_project lab2_noport /nfs/home/d/de_math/COEN313/lab2/vivado_noport/lab2_noport -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/CMC/tools/xilinx/Vivado_2018.2/Vivado/2018.2/data/ip'.
add_files -norecurse /nfs/home/d/de_math/COEN313/lab2/vivado_noport/lab2_noport.vhd
add_files -fileset constrs_1 -norecurse /nfs/home/d/de_math/COEN313/lab2/vivado_noport/lab2.xdc
update_compile_order -fileset sources_1
set_property target_constrs_file /nfs/home/d/de_math/COEN313/lab2/vivado_noport/lab2.xdc [current_fileset -constrset]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: sums
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 6383.000 ; gain = 49.996 ; free physical = 11772 ; free virtual = 23731
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sums' [/nfs/home/d/de_math/COEN313/lab2/vivado_noport/lab2_noport.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'sums' (1#1) [/nfs/home/d/de_math/COEN313/lab2/vivado_noport/lab2_noport.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 6386.012 ; gain = 53.008 ; free physical = 11784 ; free virtual = 23743
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 6386.012 ; gain = 53.008 ; free physical = 11784 ; free virtual = 23743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 6386.012 ; gain = 53.008 ; free physical = 11784 ; free virtual = 23743
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/home/d/de_math/COEN313/lab2/vivado_noport/lab2.xdc]
Finished Parsing XDC File [/nfs/home/d/de_math/COEN313/lab2/vivado_noport/lab2.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 6798.996 ; gain = 465.992 ; free physical = 11457 ; free virtual = 23415
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 6798.996 ; gain = 465.992 ; free physical = 11457 ; free virtual = 23415
add_files -norecurse /nfs/home/d/de_math/COEN313/lab2/vivado_noport/lab2_noport.vhd
WARNING: [filemgmt 56-12] File '/nfs/home/d/de_math/COEN313/lab2/vivado_noport/lab2_noport.vhd' cannot be added to the project because it already exists in the project, skipping this file
export_ip_user_files -of_objects  [get_files /nfs/home/d/de_math/COEN313/lab2/vivado_noport/lab2.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /nfs/home/d/de_math/COEN313/lab2/vivado_noport/lab2.xdc
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 21 20:14:46 2024...
