# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do top_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {top.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:05 on Feb 19,2022
# vcom -reportprogress 300 -93 -work work top.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity top
# -- Compiling architecture structure of top
# End time: 01:24:06 on Feb 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim gate_work.top
# vsim gate_work.top 
# Start time: 01:24:12 on Feb 19,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading gate_work.top(structure)
# Loading gate_work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading altera.dffeas(vital_dffeas)
# Loading cycloneive.cycloneive_ram_block(block_arch)
# Loading cycloneive.cycloneive_ram_register(reg_arch)
# Loading cycloneive.cycloneive_ram_pulse_generator(pgen_arch)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading ieee.std_logic_unsigned(body)
# Loading cycloneive.cycloneive_mac_mult(vital_cycloneive_mac_mult)
# Loading cycloneive.cycloneive_mac_data_reg(vital_cycloneive_mac_data_reg)
# Loading cycloneive.cycloneive_mac_sign_reg(cycloneive_mac_sign_reg)
# Loading cycloneive.cycloneive_mac_mult_internal(vital_cycloneive_mac_mult_internal)
# Loading cycloneive.cycloneive_mac_out(vital_cycloneive_mac_out)
# ** Warning: Design size of 290508 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# End time: 02:42:53 on Feb 19,2022, Elapsed time: 1:18:41
# Errors: 0, Warnings: 1
