/* initialize.c
     $Id$

   written by Marc Singer
   28 Oct 2004

   Copyright (C) 2004 Marc Singer

   This program is free software; you can redistribute it and/or
   modify it under the terms of the GNU General Public License as
   published by the Free Software Foundation; either version 2 of the
   License, or (at your option) any later version.

   This program is distributed in the hope that it will be useful, but
   WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
   General Public License for more details.

   You should have received a copy of the GNU General Public License
   along with this program; if not, write to the Free Software
   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307
   USA.

   -----------
   DESCRIPTION
   -----------

   Hardware initializations.  Some initializationmay be left to
   drivers, such as the serial interface initialization.

*/

#include <config.h>
#include <asm/bootstrap.h>

#include "lh79524.h"

//#define USE_SLOW

#if defined (USE_SLOW)
# define EMC_RASCAS_V	((3<<0)|(3<<8))	// RAS3, CAS3
#else
# define EMC_RASCAS_V	((3<<0)|(2<<8))	// RAS3, CAS2
#endif

#if defined (USE_SLOW)
# define SDRAM_CHIP_MODE	(0x32<<11)	// CAS3 BURST4
#else
# define SDRAM_CHIP_MODE	(0x22<<11)	// CAS2 BURST4
#endif

	// SRAM devices
#define BCR0_MODE		(0x200039af)	// Bootflash
#define BCR6_MODE		(0x1000fbe0)	// CompactFlash
#define BCR7_MODE		(0x1000b2c2)	// CPLD & Ethernet

	// SDRAM
#define SDRAM_RASCAS		EMC_RASCAS_V
#define SDRAM_CFG_SETUP		((1<<14)|(1<<12)|(3<<9)|(1<<7)) /*32LP;16Mx16*/
#define SDRAM_CFG		(SDRAM_CFG_SETUP | (1<<19))


/* usleep

   this function accepts a count of microseconds and will wait at
   least that long before returning.  It depends on the timer being
   setup.

   When in C, this function was one instruction longer than the
   hand-coded assembler.  For some reason, the compiler would reload
   the TIMER1_PHYS at the top of the while loop.

   Note that this function is neither __naked nor static.  It is
   available to the rest of the application as is.

   Keep in mind that it has a limit of about 32ms.  Anything longer
   (and less than 16 bits) will return immediately.

   To be precise, the interval is HCLK/64 or 1.2597us.  In other
   words, it is about 25% longer than desired.  The code compensates
   by removing 25% of the requested delay.  The clever ARM instruction
   set makes this a single operation.

 */

void __section(.bootstrap) usleep (unsigned long us)
{
  __asm ("str %1, [%0, #0]\n\t"
	 "str %2, [%0, #0xc]\n\t"
	 "str %3, [%0, #0]\n\t"
      "0: ldr %2, [%0, #0xc]\n\t"
	 "tst %2, %4\n\t"
	 "beq 0b\n\t"
	 :
	 : "r" (TIMER1_PHYS), 
	   "r" (0),
	   "r" ((unsigned long) 0x8000 - (us - us/4)), /* timer counts up */
	   "r" ((1<<1)|(5<<2)),
	   "i" (0x8000)
	 );
}


/* initialize_bootstrap

   performs vital SDRAM initialization as well as some other memory
   controller initializations.  It will perform no work if we are
   already running from SDRAM.  It will 

   The assembly output of this implementation of the initialization is
   more dense than the assembler version using a table of
   initializations.  This is primarily due to the compiler's ability
   to keep track of the register set offsets and value being output.

   The return value is true if SDRAM has been initialized and false if
   this initialization has already been performed.  Note that the
   non-SDRAM initializations are performed regardless of whether or
   not we're running in SDRAM.

   *** FIXME: The memory region 0x1000000-0x20000000 will be
   *** incorrectly detected as SDRAM with code below.  It is OK as
   *** long as the loader never runs from high nCS0 memory.

*/

void __naked __section(.bootstrap) initialize_bootstrap (void)
{
  unsigned long lr;
  __asm volatile ("mov %0, lr" : "=r" (lr));

	/* Setup HCLK, FCLK and peripheral clocks */
  __REG (RCPC_PHYS | RCPC_CTRL)       = RCPC_CTRL_UNLOCK;

  __REG (RCPC_PHYS | RCPC_AHBCLKCTRL) = RCPC_AHBCLKCTRL_V;
  __REG (RCPC_PHYS | RCPC_PCLKCTRL0)  = RCPC_PCLKCTRL0_V;
  __REG (RCPC_PHYS | RCPC_PCLKCTRL1)  = RCPC_PCLKCTRL1_V;
  __REG (RCPC_PHYS | RCPC_PCLKSEL0)   = RCPC_PCLKSEL0_V;

  __REG (RCPC_PHYS | RCPC_CORECONFIG) = RCPC_CORECONFIG_FASTBUS;
  __REG (RCPC_PHYS | RCPC_SYSPLLCNTL) = RCPC_SYSPLLCNTL_V;
  __REG (RCPC_PHYS | RCPC_SYSCLKPRE)  = RCPC_SYSCLKPRE_V;
  __REG (RCPC_PHYS | RCPC_CPUCLKPRE)  = RCPC_CPUCLKPRE_V;
  __REG (RCPC_PHYS | RCPC_CORECONFIG) = RCPC_CORECONFIG_V;

  __REG (RCPC_PHYS | RCPC_CTRL)       = RCPC_CTRL_LOCK;

	/* Setup IO pin multiplexers */
  __REG (IOCON_PHYS | IOCON_MUXCTL5)  = IOCON_MUXCTL5_V; 	/* UART */
  __REG (IOCON_PHYS | IOCON_MUXCTL6)  = IOCON_MUXCTL6_V;	/* UART */
  __REG (IOCON_PHYS | IOCON_MUXCTL10) = IOCON_MUXCTL10_V;	/* D */
  __REG (IOCON_PHYS | IOCON_MUXCTL11) = IOCON_MUXCTL11_V;	/* D */
  __REG (IOCON_PHYS | IOCON_MUXCTL12) = IOCON_MUXCTL12_V;	/* D */
#if defined (CONFIG_NAND_LPD)
  __REG (IOCON_PHYS | IOCON_MUXCTL7)  = IOCON_MUXCTL7_V;	/* A */
  __REG (IOCON_PHYS | IOCON_MUXCTL14) = IOCON_MUXCTL14_V;	/* nCS0 */
#endif
  __REG (IOCON_PHYS | IOCON_MUXCTL19) = IOCON_MUXCTL19_V;	/* D */
  __REG (IOCON_PHYS | IOCON_MUXCTL20) = IOCON_MUXCTL20_V;	/* D */

	/* NAND flash, 8 bit */
  __REG (EMC_PHYS | EMC_SCONFIG0)    = 0x80;

	/* NOR flash, 16 bit */
  __REG (EMC_PHYS | EMC_SCONFIG1)    = 0x81;

	/* CPLD, 16 bit */
  __REG (EMC_PHYS | EMC_SCONFIG3)    = 0x81;
  __REG (EMC_PHYS | EMC_SWAITWEN3)   = 2;
  __REG (EMC_PHYS | EMC_SWAITOEN3)   = 2;
  __REG (EMC_PHYS | EMC_SWAITRD3)    = 5;
  __REG (EMC_PHYS | EMC_SWAITPAGE3)  = 2;
  __REG (EMC_PHYS | EMC_SWAITWR3)    = 5;
  __REG (EMC_PHYS | EMC_STURN3)      = 2;

  __asm volatile ("tst %0, #0xf0000000\n\t"
		  "beq 1f\n\t"
		  "cmp %0, %1\n\t"
		  "movls r0, #0\n\t"
		  "movls pc, %0\n\t"
		  "1:" :: "r" (lr), "i" (SDRAM_BANK1_PHYS));

	/* SDRAM */
  __REG (EMC_PHYS | EMC_READCONFIG)  = EMC_READCONFIG_CMDDELAY;
  __REG (EMC_PHYS | EMC_DYNCFG0)     = SDRAM_CFG_SETUP;
  __REG (EMC_PHYS | EMC_DYNRASCAS0)  = SDRAM_RASCAS;
  __REG (EMC_PHYS | EMC_DYNCFG1)     = SDRAM_CFG_SETUP;
  __REG (EMC_PHYS | EMC_DYNRASCAS1)  = SDRAM_RASCAS;

  __REG (EMC_PHYS | EMC_PRECHARGE)   = NS_TO_HCLK(20);
  __REG (EMC_PHYS | EMC_DYNM2PRE)    = NS_TO_HCLK(60);
  __REG (EMC_PHYS | EMC_REFEXIT)     = NS_TO_HCLK(120);
  __REG (EMC_PHYS | EMC_DOACTIVE)    = NS_TO_HCLK(120);
  __REG (EMC_PHYS | EMC_DIACTIVE)    = NS_TO_HCLK(120);
  __REG (EMC_PHYS | EMC_DWRT)	     = NS_TO_HCLK(40);
  __REG (EMC_PHYS | EMC_DYNACTCMD)   = NS_TO_HCLK(120);
  __REG (EMC_PHYS | EMC_DYNAUTO)     = NS_TO_HCLK(120);
  __REG (EMC_PHYS | EMC_DYNREFEXIT)  = NS_TO_HCLK(120);
  __REG (EMC_PHYS | EMC_DYNACTIVEAB) = NS_TO_HCLK(40);
  __REG (EMC_PHYS | EMC_DYNAMICTMRD) = NS_TO_HCLK(40);

  __REG (EMC_PHYS | EMC_DYNMCTRL)    = ((1<<1)|(1<<0));
  usleep (200);
  __REG (EMC_PHYS | EMC_DYNMCTRL)    = (1<<1)|(1<<0)|(3<<7); /* NOP command */
  usleep (200);
  __REG (EMC_PHYS | EMC_DYNMCTRL)    = (1<<1)|(1<<0)|(2<<7); /* PRECHARGE ALL*/
  __REG (EMC_PHYS | EMC_DYNMREF)     = NS_TO_HCLK(100)/16 + 1;
  usleep (250);
  __REG (EMC_PHYS | EMC_DYNMREF)     = NS_TO_HCLK(7812)/16;
  __REG (EMC_PHYS | EMC_DYNMCTRL)    = (1<<1)|(1<<0)|(1<<7); /* MODE command */

  __REG (SDRAM_BANK0_PHYS | SDRAM_CHIP_MODE);
  __REG (SDRAM_BANK1_PHYS | SDRAM_CHIP_MODE);

  __REG (EMC_PHYS | EMC_DYNMCTRL)    = (1<<1)|(1<<0)|(0<<7); /* NORMAL */
  __REG (EMC_PHYS | EMC_DYNCFG0)     = SDRAM_CFG;
  __REG (EMC_PHYS | EMC_DYNCFG1)     = SDRAM_CFG;
  
  __asm volatile ("mov r0, #-1\t\n"
		  "mov pc, %0" : : "r" (lr));
}


/* initialize

   performs the rest of the hardware initialization that didn't have
   to be performed during the bootstrap phase.

*/

void __naked __section(.text) initialize_target (void)
{
  unsigned long lr;
  __asm volatile ("mov %0, lr" : "=r" (lr));

#if !defined (CONFIG_NAND_LPD)
	/* IOCON to clear special NAND modes */
  __REG (IOCON_PHYS | IOCON_MUXCTL7)  = IOCON_MUXCTL7_V;
  __REG (IOCON_PHYS | IOCON_MUXCTL14) = IOCON_MUXCTL14_V;
#endif

	/* NAND flash */
  __REG (EMC_PHYS | EMC_SWAITWEN0)   = 1;
  __REG (EMC_PHYS | EMC_SWAITOEN0)   = 1;
  __REG (EMC_PHYS | EMC_SWAITRD0)    = 2;
  __REG (EMC_PHYS | EMC_SWAITPAGE0)  = 2;
  __REG (EMC_PHYS | EMC_SWAITWR0)    = 2;
  __REG (EMC_PHYS | EMC_STURN0)      = 2;
  //  __REG (EMC_PHYS | EMC_SWAITWEN0)   = 1;
  //  __REG (EMC_PHYS | EMC_SWAITOEN0)   = 3;
  //  __REG (EMC_PHYS | EMC_SWAITRD0)    = 5;
  //  __REG (EMC_PHYS | EMC_SWAITPAGE0)  = 2;
  //  __REG (EMC_PHYS | EMC_SWAITWR0)    = 3;
  //  __REG (EMC_PHYS | EMC_STURN0)      = 1;

	/* NOR flash */
  __REG (EMC_PHYS | EMC_SWAITWEN1)   = 1;
  __REG (EMC_PHYS | EMC_SWAITOEN1)   = 1;
  __REG (EMC_PHYS | EMC_SWAITRD1)    = 6;
  __REG (EMC_PHYS | EMC_SWAITPAGE1)  = 2;
  __REG (EMC_PHYS | EMC_SWAITWR1)    = 6;
  __REG (EMC_PHYS | EMC_STURN1)      = 1;

	/* CompactFlash, 16 bit */
  __REG (EMC_PHYS | EMC_SCONFIG2)    = 0x81;
  __REG (EMC_PHYS | EMC_SWAITWEN2)   = 2;
  __REG (EMC_PHYS | EMC_SWAITOEN2)   = 2;
  __REG (EMC_PHYS | EMC_SWAITRD2)    = 6;
  __REG (EMC_PHYS | EMC_SWAITPAGE2)  = 2;
  __REG (EMC_PHYS | EMC_SWAITWR2)    = 6;
  __REG (EMC_PHYS | EMC_STURN2)      = 1;

  __asm volatile ("mov pc, %0" : : "r" (lr));
}
