#! /foss/tools/iverilog/3438078/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1663-g3438078c9-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/foss/tools/iverilog/3438078/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/3438078/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/3438078/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/3438078/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/3438078/lib/ivl/va_math.vpi";
S_0x5567e55748c0 .scope module, "and_cell" "and_cell" 2 16;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o0x7f3a27ec2018 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f3a27ec2048 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5567e5640f80 .functor AND 1, o0x7f3a27ec2018, o0x7f3a27ec2048, C4<1>, C4<1>;
v0x5567e55f1a60_0 .net "a", 0 0, o0x7f3a27ec2018;  0 drivers
v0x5567e55f1540_0 .net "b", 0 0, o0x7f3a27ec2048;  0 drivers
v0x5567e55f1020_0 .net "out", 0 0, L_0x5567e5640f80;  1 drivers
S_0x5567e562b330 .scope module, "buffer_cell" "buffer_cell" 2 9;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
o0x7f3a27ec2138 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5567e5645070 .functor BUFZ 1, o0x7f3a27ec2138, C4<0>, C4<0>, C4<0>;
v0x5567e55f0b00_0 .net "in", 0 0, o0x7f3a27ec2138;  0 drivers
v0x5567e55f05e0_0 .net "out", 0 0, L_0x5567e5645070;  1 drivers
S_0x5567e563d350 .scope module, "dff_cell" "dff_cell" 2 70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "notq";
o0x7f3a27ec21f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5567e55f0090_0 .net "clk", 0 0, o0x7f3a27ec21f8;  0 drivers
o0x7f3a27ec2228 .functor BUFZ 1, C4<z>; HiZ drive
v0x5567e55f3030_0 .net "d", 0 0, o0x7f3a27ec2228;  0 drivers
v0x5567e55f30f0_0 .net "notq", 0 0, L_0x5567e56a1d30;  1 drivers
v0x5567e55f4980_0 .var "q", 0 0;
E_0x5567e550cf30 .event posedge, v0x5567e55f0090_0;
L_0x5567e56a1d30 .reduce/nor v0x5567e55f4980_0;
S_0x5567e5645bb0 .scope module, "dffsr_cell" "dffsr_cell" 2 83;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "r";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "notq";
o0x7f3a27ec2378 .functor BUFZ 1, C4<z>; HiZ drive
v0x5567e55f4470_0 .net "clk", 0 0, o0x7f3a27ec2378;  0 drivers
o0x7f3a27ec23a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5567e55f4530_0 .net "d", 0 0, o0x7f3a27ec23a8;  0 drivers
v0x5567e55f3f80_0 .net "notq", 0 0, L_0x5567e56a1dd0;  1 drivers
v0x5567e55f4020_0 .var "q", 0 0;
o0x7f3a27ec2438 .functor BUFZ 1, C4<z>; HiZ drive
v0x5567e55f3a70_0 .net "r", 0 0, o0x7f3a27ec2438;  0 drivers
o0x7f3a27ec2468 .functor BUFZ 1, C4<z>; HiZ drive
v0x5567e563c370_0 .net "s", 0 0, o0x7f3a27ec2468;  0 drivers
E_0x5567e55f3620 .event posedge, v0x5567e55f3a70_0, v0x5567e563c370_0, v0x5567e55f4470_0;
L_0x5567e56a1dd0 .reduce/nor v0x5567e55f4020_0;
S_0x5567e5646e30 .scope module, "mux_cell" "mux_cell" 2 60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
o0x7f3a27ec25b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5567e562a3e0_0 .net "a", 0 0, o0x7f3a27ec25b8;  0 drivers
o0x7f3a27ec25e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5567e562a4a0_0 .net "b", 0 0, o0x7f3a27ec25e8;  0 drivers
v0x5567e5629b70_0 .net "out", 0 0, L_0x5567e56a1e70;  1 drivers
o0x7f3a27ec2648 .functor BUFZ 1, C4<z>; HiZ drive
v0x5567e5629c10_0 .net "sel", 0 0, o0x7f3a27ec2648;  0 drivers
L_0x5567e56a1e70 .functor MUXZ 1, o0x7f3a27ec25b8, o0x7f3a27ec25e8, o0x7f3a27ec2648, C4<>;
S_0x5567e563cc00 .scope module, "nand_cell" "nand_cell" 2 43;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o0x7f3a27ec2768 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f3a27ec2798 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5567e563e480 .functor AND 1, o0x7f3a27ec2768, o0x7f3a27ec2798, C4<1>, C4<1>;
v0x5567e5629360_0 .net *"_ivl_0", 0 0, L_0x5567e563e480;  1 drivers
v0x5567e5628a70_0 .net "a", 0 0, o0x7f3a27ec2768;  0 drivers
v0x5567e56281a0_0 .net "b", 0 0, o0x7f3a27ec2798;  0 drivers
v0x5567e5628240_0 .net "out", 0 0, L_0x5567e56a2000;  1 drivers
L_0x5567e56a2000 .reduce/nor L_0x5567e563e480;
S_0x5567e562ac70 .scope module, "not_cell" "not_cell" 2 52;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
o0x7f3a27ec2888 .functor BUFZ 1, C4<z>; HiZ drive
v0x5567e5627930_0 .net "in", 0 0, o0x7f3a27ec2888;  0 drivers
v0x5567e5627080_0 .net "out", 0 0, L_0x5567e56a20d0;  1 drivers
L_0x5567e56a20d0 .reduce/nor o0x7f3a27ec2888;
S_0x5567e5576700 .scope module, "or_cell" "or_cell" 2 25;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o0x7f3a27ec2948 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f3a27ec2978 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5567e56a21a0 .functor OR 1, o0x7f3a27ec2948, o0x7f3a27ec2978, C4<0>, C4<0>;
v0x5567e56267f0_0 .net "a", 0 0, o0x7f3a27ec2948;  0 drivers
v0x5567e56268b0_0 .net "b", 0 0, o0x7f3a27ec2978;  0 drivers
v0x5567e5625f60_0 .net "out", 0 0, L_0x5567e56a21a0;  1 drivers
S_0x5567e5576890 .scope module, "tb_tt03" "tb_tt03" 3 3;
 .timescale -9 -12;
v0x5567e56a0a60_0 .net *"_ivl_11", 0 0, v0x5567e56a13a0_0;  1 drivers
v0x5567e56a0b40_0 .net *"_ivl_15", 0 0, v0x5567e56a1460_0;  1 drivers
v0x5567e56a0c20_0 .net *"_ivl_19", 0 0, v0x5567e56a1720_0;  1 drivers
v0x5567e56a0ce0_0 .net *"_ivl_23", 0 0, v0x5567e56a17e0_0;  1 drivers
v0x5567e56a0dc0_0 .net *"_ivl_27", 0 0, v0x5567e56a1680_0;  1 drivers
v0x5567e56a0ef0_0 .net *"_ivl_3", 0 0, v0x5567e56a12e0_0;  1 drivers
o0x7f3a27ec8eb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5567e56a0fd0_0 name=_ivl_32
v0x5567e56a10b0_0 .net *"_ivl_7", 0 0, v0x5567e56a1190_0;  1 drivers
v0x5567e56a1190_0 .var "clk_external", 0 0;
v0x5567e56a12e0_0 .var "clk_internal", 0 0;
v0x5567e56a13a0_0 .var "clk_sel", 0 0;
v0x5567e56a1460_0 .var "en", 0 0;
v0x5567e56a1520_0 .net "io_in", 7 0, L_0x5567e56c0940;  1 drivers
v0x5567e56a15e0_0 .net "io_out", 7 0, L_0x5567e56a31d0;  1 drivers
v0x5567e56a1680_0 .var "osc_sel", 0 0;
v0x5567e56a1720_0 .var "reset", 0 0;
v0x5567e56a17e0_0 .var "rx", 0 0;
v0x5567e56a19b0_0 .net "tx", 0 0, L_0x5567e56a2890;  1 drivers
L_0x5567e56a2890 .part L_0x5567e56a31d0, 0, 1;
LS_0x5567e56c0940_0_0 .concat [ 1 1 1 1], v0x5567e56a12e0_0, v0x5567e56a1190_0, v0x5567e56a13a0_0, v0x5567e56a1460_0;
LS_0x5567e56c0940_0_4 .concat [ 1 1 1 1], v0x5567e56a1720_0, v0x5567e56a17e0_0, v0x5567e56a1680_0, o0x7f3a27ec8eb8;
L_0x5567e56c0940 .concat [ 4 4 0 0], LS_0x5567e56c0940_0_0, LS_0x5567e56c0940_0_4;
S_0x5567e5649b30 .scope module, "DUT" "top_tt03" 3 25, 4 3 0, S_0x5567e5576890;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "io_in";
    .port_info 1 /OUTPUT 8 "io_out";
L_0x5567e56a3160 .functor BUFZ 1, v0x5567e569e4d0_0, C4<0>, C4<0>, C4<0>;
v0x5567e569f4d0_0 .net *"_ivl_17", 0 0, L_0x5567e56a3160;  1 drivers
L_0x7f3a27e79018 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x5567e569f5d0_0 .net/2s *"_ivl_21", 6 0, L_0x7f3a27e79018;  1 drivers
v0x5567e569f6b0_0 .net "clk", 0 0, v0x5567e561bcb0_0;  1 drivers
v0x5567e569f750_0 .net "clk_external", 0 0, L_0x5567e56a2af0;  1 drivers
v0x5567e569f7f0_0 .net "clk_internal", 0 0, L_0x5567e56a29b0;  1 drivers
v0x5567e569f890_0 .net "clk_sel", 0 0, L_0x5567e56a2be0;  1 drivers
v0x5567e569f930_0 .net "count", 15 0, v0x5567e5624e60_0;  1 drivers
v0x5567e569fa20_0 .net "en", 0 0, L_0x5567e56a2cd0;  1 drivers
v0x5567e569fb50_0 .net "io_in", 7 0, L_0x5567e56c0940;  alias, 1 drivers
v0x5567e569fc80_0 .net "io_out", 7 0, L_0x5567e56a31d0;  alias, 1 drivers
v0x5567e569fd40_0 .net "osc_sel", 0 0, L_0x5567e56a2fb0;  1 drivers
v0x5567e569fde0_0 .net "out_osc", 0 0, v0x5567e561b420_0;  1 drivers
v0x5567e569fe80_0 .net "out_osc_inv", 0 0, L_0x5567e56ace20;  1 drivers
v0x5567e569ff20_0 .net "out_osc_nand", 0 0, L_0x5567e56b03d0;  1 drivers
v0x5567e56a0010_0 .net "promedio", 23 0, v0x5567e5689d30_0;  1 drivers
v0x5567e56a00b0_0 .net "reset", 0 0, L_0x5567e56a2da0;  1 drivers
v0x5567e56a0150_0 .net "rx", 0 0, L_0x5567e56a2e40;  1 drivers
v0x5567e56a0300_0 .net "rx_data", 7 0, v0x5567e569d310_0;  1 drivers
v0x5567e56a03a0_0 .net "rx_ready", 0 0, v0x5567e569eed0_0;  1 drivers
v0x5567e56a0490_0 .net "send_sel", 1 0, v0x5567e561f8a0_0;  1 drivers
v0x5567e56a0550_0 .net "sum_en", 0 0, v0x5567e561f050_0;  1 drivers
v0x5567e56a0640_0 .net "sum_ready", 0 0, v0x5567e568a0b0_0;  1 drivers
v0x5567e56a0730_0 .net "test", 0 0, v0x5567e569e590_0;  1 drivers
v0x5567e56a07d0_0 .net "tx", 0 0, v0x5567e569e4d0_0;  1 drivers
v0x5567e56a0870_0 .var "tx_data", 7 0;
v0x5567e56a0960_0 .net "tx_start", 0 0, v0x5567e561df90_0;  1 drivers
E_0x5567e5626060 .event anyedge, v0x5567e561f8a0_0, v0x5567e5689d30_0;
L_0x5567e56a29b0 .part L_0x5567e56c0940, 0, 1;
L_0x5567e56a2af0 .part L_0x5567e56c0940, 1, 1;
L_0x5567e56a2be0 .part L_0x5567e56c0940, 2, 1;
L_0x5567e56a2cd0 .part L_0x5567e56c0940, 3, 1;
L_0x5567e56a2da0 .part L_0x5567e56c0940, 4, 1;
L_0x5567e56a2e40 .part L_0x5567e56c0940, 5, 1;
L_0x5567e56a2fb0 .part L_0x5567e56c0940, 6, 1;
L_0x5567e56a31d0 .concat8 [ 1 7 0 0], L_0x5567e56a3160, L_0x7f3a27e79018;
S_0x5567e5528fe0 .scope module, "cont" "contador" 4 48, 5 1 0, S_0x5567e5649b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "osc_clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 16 "count";
P_0x5567e5529190 .param/l "N" 0 5 1, +C4<00000000000000000000000000010000>;
v0x5567e56256d0_0 .var "aux", 0 0;
v0x5567e5625790_0 .net "clk", 0 0, v0x5567e561bcb0_0;  alias, 1 drivers
v0x5567e5624e60_0 .var "count", 15 0;
v0x5567e56245b0_0 .net "en", 0 0, L_0x5567e56a2cd0;  alias, 1 drivers
v0x5567e5624670_0 .net "osc_clk", 0 0, v0x5567e561b420_0;  alias, 1 drivers
v0x5567e5623d40_0 .net "reset", 0 0, L_0x5567e56a2da0;  alias, 1 drivers
E_0x5567e5529290 .event posedge, v0x5567e5624670_0;
S_0x5567e55282b0 .scope module, "controller" "FSM_controller" 4 51, 6 1 0, S_0x5567e5649b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "sum_ready";
    .port_info 3 /INPUT 1 "tx_busy";
    .port_info 4 /INPUT 1 "rx_ready";
    .port_info 5 /INPUT 8 "rx_data";
    .port_info 6 /OUTPUT 1 "sum_en";
    .port_info 7 /OUTPUT 1 "tx_send";
    .port_info 8 /OUTPUT 2 "send_sel";
P_0x5567e5532430 .param/l "DECODER" 1 6 17, +C4<00000000000000000000000000000001>;
P_0x5567e5532470 .param/l "IDLE" 1 6 16, +C4<00000000000000000000000000000000>;
P_0x5567e55324b0 .param/l "SEND_SUM_1" 1 6 19, +C4<00000000000000000000000000000011>;
P_0x5567e55324f0 .param/l "SEND_SUM_2" 1 6 21, +C4<00000000000000000000000000000101>;
P_0x5567e5532530 .param/l "SEND_SUM_3" 1 6 23, +C4<00000000000000000000000000000111>;
P_0x5567e5532570 .param/l "START_CODE" 1 6 26, +C4<00000000000000000000000000000000>;
P_0x5567e55325b0 .param/l "WAIT_SEND_1" 1 6 20, +C4<00000000000000000000000000000100>;
P_0x5567e55325f0 .param/l "WAIT_SEND_2" 1 6 22, +C4<00000000000000000000000000000110>;
P_0x5567e5532630 .param/l "WAIT_SEND_3" 1 6 24, +C4<00000000000000000000000000001000>;
P_0x5567e5532670 .param/l "WAIT_SUM" 1 6 18, +C4<00000000000000000000000000000010>;
v0x5567e5621250_0 .net "clk", 0 0, v0x5567e561bcb0_0;  alias, 1 drivers
v0x5567e56209c0_0 .var "next_state", 3 0;
v0x5567e5620a80_0 .net "reset", 0 0, L_0x5567e56a2da0;  alias, 1 drivers
v0x5567e5620130_0 .net "rx_data", 7 0, v0x5567e569d310_0;  alias, 1 drivers
v0x5567e56201d0_0 .net "rx_ready", 0 0, v0x5567e569eed0_0;  alias, 1 drivers
v0x5567e561f8a0_0 .var "send_sel", 1 0;
v0x5567e561f960_0 .var "state", 3 0;
v0x5567e561f050_0 .var "sum_en", 0 0;
v0x5567e561e780_0 .net "sum_ready", 0 0, v0x5567e568a0b0_0;  alias, 1 drivers
v0x5567e561e840_0 .var "timer", 15 0;
v0x5567e561def0_0 .net "tx_busy", 0 0, v0x5567e569e590_0;  alias, 1 drivers
v0x5567e561df90_0 .var "tx_send", 0 0;
E_0x5567e5621bc0 .event posedge, v0x5567e5625790_0;
E_0x5567e5621c00/0 .event anyedge, v0x5567e561f960_0, v0x5567e56201d0_0, v0x5567e5620130_0, v0x5567e561e780_0;
E_0x5567e5621c00/1 .event anyedge, v0x5567e561e840_0;
E_0x5567e5621c00 .event/or E_0x5567e5621c00/0, E_0x5567e5621c00/1;
S_0x5567e55284b0 .scope module, "m" "mux" 4 32, 7 1 0, S_0x5567e5649b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "y";
v0x5567e5528690_0 .net "a", 0 0, L_0x5567e56a2af0;  alias, 1 drivers
v0x5567e561ce10_0 .net "b", 0 0, L_0x5567e56a29b0;  alias, 1 drivers
v0x5567e561c540_0 .net "sel", 0 0, L_0x5567e56a2be0;  alias, 1 drivers
v0x5567e561bcb0_0 .var "y", 0 0;
E_0x5567e561d780 .event anyedge, v0x5567e561c540_0, v0x5567e561ce10_0, v0x5567e5528690_0;
S_0x5567e5535bf0 .scope module, "m2" "mux" 4 46, 7 1 0, S_0x5567e5649b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "y";
v0x5567e5535e10_0 .net "a", 0 0, L_0x5567e56ace20;  alias, 1 drivers
v0x5567e5535ef0_0 .net "b", 0 0, L_0x5567e56b03d0;  alias, 1 drivers
v0x5567e5535fb0_0 .net "sel", 0 0, L_0x5567e56a2fb0;  alias, 1 drivers
v0x5567e561b420_0 .var "y", 0 0;
E_0x5567e561cef0 .event anyedge, v0x5567e5535fb0_0, v0x5567e5535ef0_0, v0x5567e5535e10_0;
S_0x5567e552ea60 .scope module, "osc1" "USM_ringoscillator_inv2" 4 43, 8 32 0, S_0x5567e5649b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "en";
    .port_info 1 /OUTPUT 1 "out";
P_0x5567e552ec90 .param/l "etapas" 1 8 40, +C4<00000000000000000000000001100011>;
L_0x5567e56acce0 .functor AND 1, L_0x5567e56ace20, L_0x5567e56a2cd0, C4<1>, C4<1>;
L_0x5567e56ace20 .functor BUFZ 1, L_0x5567e56acb00, C4<0>, C4<0>, C4<0>;
v0x5567e5678620 .array "aux_wire", 0 99;
v0x5567e5678620_0 .net v0x5567e5678620 0, 0 0, L_0x5567e56acce0; 1 drivers
v0x5567e5678620_1 .net v0x5567e5678620 1, 0 0, L_0x5567e56a3310; 1 drivers
v0x5567e5678620_2 .net v0x5567e5678620 2, 0 0, L_0x5567e56a3580; 1 drivers
v0x5567e5678620_3 .net v0x5567e5678620 3, 0 0, L_0x5567e56a3640; 1 drivers
v0x5567e5678620_4 .net v0x5567e5678620 4, 0 0, L_0x5567e56a3790; 1 drivers
v0x5567e5678620_5 .net v0x5567e5678620 5, 0 0, L_0x5567e56a38e0; 1 drivers
v0x5567e5678620_6 .net v0x5567e5678620 6, 0 0, L_0x5567e56a3a30; 1 drivers
v0x5567e5678620_7 .net v0x5567e5678620 7, 0 0, L_0x5567e56a3b80; 1 drivers
v0x5567e5678620_8 .net v0x5567e5678620 8, 0 0, L_0x5567e56a3cf0; 1 drivers
v0x5567e5678620_9 .net v0x5567e5678620 9, 0 0, L_0x5567e56a3e80; 1 drivers
v0x5567e5678620_10 .net v0x5567e5678620 10, 0 0, L_0x5567e56a4010; 1 drivers
v0x5567e5678620_11 .net v0x5567e5678620 11, 0 0, L_0x5567e56a41a0; 1 drivers
v0x5567e5678620_12 .net v0x5567e5678620 12, 0 0, L_0x5567e56a4330; 1 drivers
v0x5567e5678620_13 .net v0x5567e5678620 13, 0 0, L_0x5567e56a44c0; 1 drivers
v0x5567e5678620_14 .net v0x5567e5678620 14, 0 0, L_0x5567e56a4650; 1 drivers
v0x5567e5678620_15 .net v0x5567e5678620 15, 0 0, L_0x5567e56a47e0; 1 drivers
v0x5567e5678620_16 .net v0x5567e5678620 16, 0 0, L_0x5567e56a4970; 1 drivers
v0x5567e5678620_17 .net v0x5567e5678620 17, 0 0, L_0x5567e56a4b00; 1 drivers
v0x5567e5678620_18 .net v0x5567e5678620 18, 0 0, L_0x5567e56a4c90; 1 drivers
v0x5567e5678620_19 .net v0x5567e5678620 19, 0 0, L_0x5567e56a4e20; 1 drivers
v0x5567e5678620_20 .net v0x5567e5678620 20, 0 0, L_0x5567e56a4fb0; 1 drivers
v0x5567e5678620_21 .net v0x5567e5678620 21, 0 0, L_0x5567e56a5140; 1 drivers
v0x5567e5678620_22 .net v0x5567e5678620 22, 0 0, L_0x5567e56a52d0; 1 drivers
v0x5567e5678620_23 .net v0x5567e5678620 23, 0 0, L_0x5567e56a5460; 1 drivers
v0x5567e5678620_24 .net v0x5567e5678620 24, 0 0, L_0x5567e56a55f0; 1 drivers
v0x5567e5678620_25 .net v0x5567e5678620 25, 0 0, L_0x5567e56a5780; 1 drivers
v0x5567e5678620_26 .net v0x5567e5678620 26, 0 0, L_0x5567e56a5910; 1 drivers
v0x5567e5678620_27 .net v0x5567e5678620 27, 0 0, L_0x5567e56a5aa0; 1 drivers
v0x5567e5678620_28 .net v0x5567e5678620 28, 0 0, L_0x5567e56a5c30; 1 drivers
v0x5567e5678620_29 .net v0x5567e5678620 29, 0 0, L_0x5567e56a5dc0; 1 drivers
v0x5567e5678620_30 .net v0x5567e5678620 30, 0 0, L_0x5567e56a5f50; 1 drivers
v0x5567e5678620_31 .net v0x5567e5678620 31, 0 0, L_0x5567e56a60e0; 1 drivers
v0x5567e5678620_32 .net v0x5567e5678620 32, 0 0, L_0x5567e56a6270; 1 drivers
v0x5567e5678620_33 .net v0x5567e5678620 33, 0 0, L_0x5567e56a6400; 1 drivers
v0x5567e5678620_34 .net v0x5567e5678620 34, 0 0, L_0x5567e56a6590; 1 drivers
v0x5567e5678620_35 .net v0x5567e5678620 35, 0 0, L_0x5567e56a6720; 1 drivers
v0x5567e5678620_36 .net v0x5567e5678620 36, 0 0, L_0x5567e56a68b0; 1 drivers
v0x5567e5678620_37 .net v0x5567e5678620 37, 0 0, L_0x5567e56a6a40; 1 drivers
v0x5567e5678620_38 .net v0x5567e5678620 38, 0 0, L_0x5567e56a6bd0; 1 drivers
v0x5567e5678620_39 .net v0x5567e5678620 39, 0 0, L_0x5567e56a6d60; 1 drivers
v0x5567e5678620_40 .net v0x5567e5678620 40, 0 0, L_0x5567e56a6ef0; 1 drivers
v0x5567e5678620_41 .net v0x5567e5678620 41, 0 0, L_0x5567e56a7080; 1 drivers
v0x5567e5678620_42 .net v0x5567e5678620 42, 0 0, L_0x5567e56a7210; 1 drivers
v0x5567e5678620_43 .net v0x5567e5678620 43, 0 0, L_0x5567e56a73a0; 1 drivers
v0x5567e5678620_44 .net v0x5567e5678620 44, 0 0, L_0x5567e56a7530; 1 drivers
v0x5567e5678620_45 .net v0x5567e5678620 45, 0 0, L_0x5567e56a76c0; 1 drivers
v0x5567e5678620_46 .net v0x5567e5678620 46, 0 0, L_0x5567e56a7850; 1 drivers
v0x5567e5678620_47 .net v0x5567e5678620 47, 0 0, L_0x5567e56a79e0; 1 drivers
v0x5567e5678620_48 .net v0x5567e5678620 48, 0 0, L_0x5567e56a7b70; 1 drivers
v0x5567e5678620_49 .net v0x5567e5678620 49, 0 0, L_0x5567e56a7d00; 1 drivers
v0x5567e5678620_50 .net v0x5567e5678620 50, 0 0, L_0x5567e56a7e90; 1 drivers
v0x5567e5678620_51 .net v0x5567e5678620 51, 0 0, L_0x5567e56a8020; 1 drivers
v0x5567e5678620_52 .net v0x5567e5678620 52, 0 0, L_0x5567e56a81b0; 1 drivers
v0x5567e5678620_53 .net v0x5567e5678620 53, 0 0, L_0x5567e56a8340; 1 drivers
v0x5567e5678620_54 .net v0x5567e5678620 54, 0 0, L_0x5567e56a84d0; 1 drivers
v0x5567e5678620_55 .net v0x5567e5678620 55, 0 0, L_0x5567e56a8660; 1 drivers
v0x5567e5678620_56 .net v0x5567e5678620 56, 0 0, L_0x5567e56a87f0; 1 drivers
v0x5567e5678620_57 .net v0x5567e5678620 57, 0 0, L_0x5567e56a8980; 1 drivers
v0x5567e5678620_58 .net v0x5567e5678620 58, 0 0, L_0x5567e56a8b10; 1 drivers
v0x5567e5678620_59 .net v0x5567e5678620 59, 0 0, L_0x5567e56a8ca0; 1 drivers
v0x5567e5678620_60 .net v0x5567e5678620 60, 0 0, L_0x5567e56a8e30; 1 drivers
v0x5567e5678620_61 .net v0x5567e5678620 61, 0 0, L_0x5567e56a8fc0; 1 drivers
v0x5567e5678620_62 .net v0x5567e5678620 62, 0 0, L_0x5567e56a9150; 1 drivers
v0x5567e5678620_63 .net v0x5567e5678620 63, 0 0, L_0x5567e56a92e0; 1 drivers
v0x5567e5678620_64 .net v0x5567e5678620 64, 0 0, L_0x5567e56a9470; 1 drivers
v0x5567e5678620_65 .net v0x5567e5678620 65, 0 0, L_0x5567e56a9600; 1 drivers
v0x5567e5678620_66 .net v0x5567e5678620 66, 0 0, L_0x5567e56a9790; 1 drivers
v0x5567e5678620_67 .net v0x5567e5678620 67, 0 0, L_0x5567e56a9920; 1 drivers
v0x5567e5678620_68 .net v0x5567e5678620 68, 0 0, L_0x5567e56a9ab0; 1 drivers
v0x5567e5678620_69 .net v0x5567e5678620 69, 0 0, L_0x5567e56a9c40; 1 drivers
v0x5567e5678620_70 .net v0x5567e5678620 70, 0 0, L_0x5567e56a9dd0; 1 drivers
v0x5567e5678620_71 .net v0x5567e5678620 71, 0 0, L_0x5567e56a9f60; 1 drivers
v0x5567e5678620_72 .net v0x5567e5678620 72, 0 0, L_0x5567e56aa0f0; 1 drivers
v0x5567e5678620_73 .net v0x5567e5678620 73, 0 0, L_0x5567e56aa280; 1 drivers
v0x5567e5678620_74 .net v0x5567e5678620 74, 0 0, L_0x5567e56aa410; 1 drivers
v0x5567e5678620_75 .net v0x5567e5678620 75, 0 0, L_0x5567e56aa5a0; 1 drivers
v0x5567e5678620_76 .net v0x5567e5678620 76, 0 0, L_0x5567e56aa730; 1 drivers
v0x5567e5678620_77 .net v0x5567e5678620 77, 0 0, L_0x5567e56aa8c0; 1 drivers
v0x5567e5678620_78 .net v0x5567e5678620 78, 0 0, L_0x5567e56aaa50; 1 drivers
v0x5567e5678620_79 .net v0x5567e5678620 79, 0 0, L_0x5567e56aabe0; 1 drivers
v0x5567e5678620_80 .net v0x5567e5678620 80, 0 0, L_0x5567e56aad70; 1 drivers
v0x5567e5678620_81 .net v0x5567e5678620 81, 0 0, L_0x5567e56aaf00; 1 drivers
v0x5567e5678620_82 .net v0x5567e5678620 82, 0 0, L_0x5567e56ab090; 1 drivers
v0x5567e5678620_83 .net v0x5567e5678620 83, 0 0, L_0x5567e56ab220; 1 drivers
v0x5567e5678620_84 .net v0x5567e5678620 84, 0 0, L_0x5567e56ab3b0; 1 drivers
v0x5567e5678620_85 .net v0x5567e5678620 85, 0 0, L_0x5567e56ab540; 1 drivers
v0x5567e5678620_86 .net v0x5567e5678620 86, 0 0, L_0x5567e56ab6d0; 1 drivers
v0x5567e5678620_87 .net v0x5567e5678620 87, 0 0, L_0x5567e56ab860; 1 drivers
v0x5567e5678620_88 .net v0x5567e5678620 88, 0 0, L_0x5567e56ab9f0; 1 drivers
v0x5567e5678620_89 .net v0x5567e5678620 89, 0 0, L_0x5567e56abb80; 1 drivers
v0x5567e5678620_90 .net v0x5567e5678620 90, 0 0, L_0x5567e56abd10; 1 drivers
v0x5567e5678620_91 .net v0x5567e5678620 91, 0 0, L_0x5567e56abea0; 1 drivers
v0x5567e5678620_92 .net v0x5567e5678620 92, 0 0, L_0x5567e56ac010; 1 drivers
v0x5567e5678620_93 .net v0x5567e5678620 93, 0 0, L_0x5567e56ac1a0; 1 drivers
v0x5567e5678620_94 .net v0x5567e5678620 94, 0 0, L_0x5567e56ac330; 1 drivers
v0x5567e5678620_95 .net v0x5567e5678620 95, 0 0, L_0x5567e56ac4c0; 1 drivers
v0x5567e5678620_96 .net v0x5567e5678620 96, 0 0, L_0x5567e56ac650; 1 drivers
v0x5567e5678620_97 .net v0x5567e5678620 97, 0 0, L_0x5567e56ac7e0; 1 drivers
v0x5567e5678620_98 .net v0x5567e5678620 98, 0 0, L_0x5567e56ac970; 1 drivers
v0x5567e5678620_99 .net v0x5567e5678620 99, 0 0, L_0x5567e56acb00; 1 drivers
v0x5567e567a8c0_0 .net "en", 0 0, L_0x5567e56a2cd0;  alias, 1 drivers
v0x5567e567a960_0 .net "out", 0 0, L_0x5567e56ace20;  alias, 1 drivers
S_0x5567e552ff80 .scope generate, "genblk1[0]" "genblk1[0]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e55301a0 .param/l "i" 1 8 46, +C4<00>;
S_0x5567e5573880 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e552ff80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a3310/d .functor NOR 1, L_0x5567e56acce0, L_0x5567e56acce0, C4<0>, C4<0>;
L_0x5567e56a3310 .delay 1 (2000,2000,2000) L_0x5567e56a3310/d;
v0x5567e5573ac0_0 .net "A", 0 0, L_0x5567e56acce0;  alias, 1 drivers
v0x5567e5573ba0_0 .net "Y", 0 0, L_0x5567e56a3310;  alias, 1 drivers
S_0x5567e5545210 .scope generate, "genblk1[1]" "genblk1[1]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5545410 .param/l "i" 1 8 46, +C4<01>;
S_0x5567e55454d0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5545210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a3580/d .functor NOR 1, L_0x5567e56a3310, L_0x5567e56a3310, C4<0>, C4<0>;
L_0x5567e56a3580 .delay 1 (2000,2000,2000) L_0x5567e56a3580/d;
v0x5567e561ab90_0 .net "A", 0 0, L_0x5567e56a3310;  alias, 1 drivers
v0x5567e561ac50_0 .net "Y", 0 0, L_0x5567e56a3580;  alias, 1 drivers
S_0x5567e552d7e0 .scope generate, "genblk1[2]" "genblk1[2]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e552d9e0 .param/l "i" 1 8 46, +C4<010>;
S_0x5567e552daa0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e552d7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a3640/d .functor NOR 1, L_0x5567e56a3580, L_0x5567e56a3580, C4<0>, C4<0>;
L_0x5567e56a3640 .delay 1 (2000,2000,2000) L_0x5567e56a3640/d;
v0x5567e5619a70_0 .net "A", 0 0, L_0x5567e56a3580;  alias, 1 drivers
v0x5567e5619b30_0 .net "Y", 0 0, L_0x5567e56a3640;  alias, 1 drivers
S_0x5567e552bc40 .scope generate, "genblk1[3]" "genblk1[3]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e552be20 .param/l "i" 1 8 46, +C4<011>;
S_0x5567e552bf00 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e552bc40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a3790/d .functor NOR 1, L_0x5567e56a3640, L_0x5567e56a3640, C4<0>, C4<0>;
L_0x5567e56a3790 .delay 1 (2000,2000,2000) L_0x5567e56a3790/d;
v0x5567e5618950_0 .net "A", 0 0, L_0x5567e56a3640;  alias, 1 drivers
v0x5567e5618a10_0 .net "Y", 0 0, L_0x5567e56a3790;  alias, 1 drivers
S_0x5567e5572a30 .scope generate, "genblk1[4]" "genblk1[4]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5572c60 .param/l "i" 1 8 46, +C4<0100>;
S_0x5567e552cbc0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5572a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a38e0/d .functor NOR 1, L_0x5567e56a3790, L_0x5567e56a3790, C4<0>, C4<0>;
L_0x5567e56a38e0 .delay 1 (2000,2000,2000) L_0x5567e56a38e0/d;
v0x5567e552ce00_0 .net "A", 0 0, L_0x5567e56a3790;  alias, 1 drivers
v0x5567e552cec0_0 .net "Y", 0 0, L_0x5567e56a38e0;  alias, 1 drivers
S_0x5567e5529dc0 .scope generate, "genblk1[5]" "genblk1[5]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5529fa0 .param/l "i" 1 8 46, +C4<0101>;
S_0x5567e552a080 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5529dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a3a30/d .functor NOR 1, L_0x5567e56a38e0, L_0x5567e56a38e0, C4<0>, C4<0>;
L_0x5567e56a3a30 .delay 1 (2000,2000,2000) L_0x5567e56a3a30/d;
v0x5567e5618100_0 .net "A", 0 0, L_0x5567e56a38e0;  alias, 1 drivers
v0x5567e5617830_0 .net "Y", 0 0, L_0x5567e56a3a30;  alias, 1 drivers
S_0x5567e5547680 .scope generate, "genblk1[6]" "genblk1[6]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5547880 .param/l "i" 1 8 46, +C4<0110>;
S_0x5567e5547960 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5547680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a3b80/d .functor NOR 1, L_0x5567e56a3a30, L_0x5567e56a3a30, C4<0>, C4<0>;
L_0x5567e56a3b80 .delay 1 (2000,2000,2000) L_0x5567e56a3b80/d;
v0x5567e5616fa0_0 .net "A", 0 0, L_0x5567e56a3a30;  alias, 1 drivers
v0x5567e5617060_0 .net "Y", 0 0, L_0x5567e56a3b80;  alias, 1 drivers
S_0x5567e54e9cf0 .scope generate, "genblk1[7]" "genblk1[7]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e54e9ed0 .param/l "i" 1 8 46, +C4<0111>;
S_0x5567e54e9fb0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e54e9cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a3cf0/d .functor NOR 1, L_0x5567e56a3b80, L_0x5567e56a3b80, C4<0>, C4<0>;
L_0x5567e56a3cf0 .delay 1 (2000,2000,2000) L_0x5567e56a3cf0/d;
v0x5567e5615e80_0 .net "A", 0 0, L_0x5567e56a3b80;  alias, 1 drivers
v0x5567e5615f40_0 .net "Y", 0 0, L_0x5567e56a3cf0;  alias, 1 drivers
S_0x5567e554cfd0 .scope generate, "genblk1[8]" "genblk1[8]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5572c10 .param/l "i" 1 8 46, +C4<01000>;
S_0x5567e554d240 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e554cfd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a3e80/d .functor NOR 1, L_0x5567e56a3cf0, L_0x5567e56a3cf0, C4<0>, C4<0>;
L_0x5567e56a3e80 .delay 1 (2000,2000,2000) L_0x5567e56a3e80/d;
v0x5567e5615630_0 .net "A", 0 0, L_0x5567e56a3cf0;  alias, 1 drivers
v0x5567e5614d60_0 .net "Y", 0 0, L_0x5567e56a3e80;  alias, 1 drivers
S_0x5567e5556540 .scope generate, "genblk1[9]" "genblk1[9]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5556740 .param/l "i" 1 8 46, +C4<01001>;
S_0x5567e5556820 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5556540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a4010/d .functor NOR 1, L_0x5567e56a3e80, L_0x5567e56a3e80, C4<0>, C4<0>;
L_0x5567e56a4010 .delay 1 (2000,2000,2000) L_0x5567e56a4010/d;
v0x5567e5614510_0 .net "A", 0 0, L_0x5567e56a3e80;  alias, 1 drivers
v0x5567e5613c40_0 .net "Y", 0 0, L_0x5567e56a4010;  alias, 1 drivers
S_0x5567e555b470 .scope generate, "genblk1[10]" "genblk1[10]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e555b670 .param/l "i" 1 8 46, +C4<01010>;
S_0x5567e555b750 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e555b470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a41a0/d .functor NOR 1, L_0x5567e56a4010, L_0x5567e56a4010, C4<0>, C4<0>;
L_0x5567e56a41a0 .delay 1 (2000,2000,2000) L_0x5567e56a41a0/d;
v0x5567e56133b0_0 .net "A", 0 0, L_0x5567e56a4010;  alias, 1 drivers
v0x5567e5613470_0 .net "Y", 0 0, L_0x5567e56a41a0;  alias, 1 drivers
S_0x5567e555fe80 .scope generate, "genblk1[11]" "genblk1[11]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5560060 .param/l "i" 1 8 46, +C4<01011>;
S_0x5567e5560140 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e555fe80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a4330/d .functor NOR 1, L_0x5567e56a41a0, L_0x5567e56a41a0, C4<0>, C4<0>;
L_0x5567e56a4330 .delay 1 (2000,2000,2000) L_0x5567e56a4330/d;
v0x5567e5612290_0 .net "A", 0 0, L_0x5567e56a41a0;  alias, 1 drivers
v0x5567e5612350_0 .net "Y", 0 0, L_0x5567e56a4330;  alias, 1 drivers
S_0x5567e556a670 .scope generate, "genblk1[12]" "genblk1[12]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e556a850 .param/l "i" 1 8 46, +C4<01100>;
S_0x5567e556a930 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e556a670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a44c0/d .functor NOR 1, L_0x5567e56a4330, L_0x5567e56a4330, C4<0>, C4<0>;
L_0x5567e56a44c0 .delay 1 (2000,2000,2000) L_0x5567e56a44c0/d;
v0x5567e5611170_0 .net "A", 0 0, L_0x5567e56a4330;  alias, 1 drivers
v0x5567e5611230_0 .net "Y", 0 0, L_0x5567e56a44c0;  alias, 1 drivers
S_0x5567e552ad00 .scope generate, "genblk1[13]" "genblk1[13]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e552aee0 .param/l "i" 1 8 46, +C4<01101>;
S_0x5567e552afc0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e552ad00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a4650/d .functor NOR 1, L_0x5567e56a44c0, L_0x5567e56a44c0, C4<0>, C4<0>;
L_0x5567e56a4650 .delay 1 (2000,2000,2000) L_0x5567e56a4650/d;
v0x5567e5610990_0 .net "A", 0 0, L_0x5567e56a44c0;  alias, 1 drivers
v0x5567e5610050_0 .net "Y", 0 0, L_0x5567e56a4650;  alias, 1 drivers
S_0x5567e553a600 .scope generate, "genblk1[14]" "genblk1[14]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e553a7e0 .param/l "i" 1 8 46, +C4<01110>;
S_0x5567e553a8c0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e553a600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a47e0/d .functor NOR 1, L_0x5567e56a4650, L_0x5567e56a4650, C4<0>, C4<0>;
L_0x5567e56a47e0 .delay 1 (2000,2000,2000) L_0x5567e56a47e0/d;
v0x5567e560f830_0 .net "A", 0 0, L_0x5567e56a4650;  alias, 1 drivers
v0x5567e560ef30_0 .net "Y", 0 0, L_0x5567e56a47e0;  alias, 1 drivers
S_0x5567e5655af0 .scope generate, "genblk1[15]" "genblk1[15]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e560e6a0 .param/l "i" 1 8 46, +C4<01111>;
S_0x5567e5655c80 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5655af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a4970/d .functor NOR 1, L_0x5567e56a47e0, L_0x5567e56a47e0, C4<0>, C4<0>;
L_0x5567e56a4970 .delay 1 (2000,2000,2000) L_0x5567e56a4970/d;
v0x5567e560de50_0 .net "A", 0 0, L_0x5567e56a47e0;  alias, 1 drivers
v0x5567e560d580_0 .net "Y", 0 0, L_0x5567e56a4970;  alias, 1 drivers
S_0x5567e5655e10 .scope generate, "genblk1[16]" "genblk1[16]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e560ccf0 .param/l "i" 1 8 46, +C4<010000>;
S_0x5567e5655fa0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5655e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a4b00/d .functor NOR 1, L_0x5567e56a4970, L_0x5567e56a4970, C4<0>, C4<0>;
L_0x5567e56a4b00 .delay 1 (2000,2000,2000) L_0x5567e56a4b00/d;
v0x5567e560c460_0 .net "A", 0 0, L_0x5567e56a4970;  alias, 1 drivers
v0x5567e560c520_0 .net "Y", 0 0, L_0x5567e56a4b00;  alias, 1 drivers
S_0x5567e5656130 .scope generate, "genblk1[17]" "genblk1[17]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e560bca0 .param/l "i" 1 8 46, +C4<010001>;
S_0x5567e56562c0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5656130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a4c90/d .functor NOR 1, L_0x5567e56a4b00, L_0x5567e56a4b00, C4<0>, C4<0>;
L_0x5567e56a4c90 .delay 1 (2000,2000,2000) L_0x5567e56a4c90/d;
v0x5567e560aab0_0 .net "A", 0 0, L_0x5567e56a4b00;  alias, 1 drivers
v0x5567e560ab70_0 .net "Y", 0 0, L_0x5567e56a4c90;  alias, 1 drivers
S_0x5567e5656450 .scope generate, "genblk1[18]" "genblk1[18]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e560a270 .param/l "i" 1 8 46, +C4<010010>;
S_0x5567e56565e0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5656450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a4e20/d .functor NOR 1, L_0x5567e56a4c90, L_0x5567e56a4c90, C4<0>, C4<0>;
L_0x5567e56a4e20 .delay 1 (2000,2000,2000) L_0x5567e56a4e20/d;
v0x5567e5609a40_0 .net "A", 0 0, L_0x5567e56a4c90;  alias, 1 drivers
v0x5567e5609100_0 .net "Y", 0 0, L_0x5567e56a4e20;  alias, 1 drivers
S_0x5567e5656770 .scope generate, "genblk1[19]" "genblk1[19]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e56088c0 .param/l "i" 1 8 46, +C4<010011>;
S_0x5567e5656900 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5656770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a4fb0/d .functor NOR 1, L_0x5567e56a4e20, L_0x5567e56a4e20, C4<0>, C4<0>;
L_0x5567e56a4fb0 .delay 1 (2000,2000,2000) L_0x5567e56a4fb0/d;
v0x5567e5608050_0 .net "A", 0 0, L_0x5567e56a4e20;  alias, 1 drivers
v0x5567e5607750_0 .net "Y", 0 0, L_0x5567e56a4fb0;  alias, 1 drivers
S_0x5567e5656a90 .scope generate, "genblk1[20]" "genblk1[20]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5606ec0 .param/l "i" 1 8 46, +C4<010100>;
S_0x5567e5656c20 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5656a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a5140/d .functor NOR 1, L_0x5567e56a4fb0, L_0x5567e56a4fb0, C4<0>, C4<0>;
L_0x5567e56a5140 .delay 1 (2000,2000,2000) L_0x5567e56a5140/d;
v0x5567e55ef9f0_0 .net "A", 0 0, L_0x5567e56a4fb0;  alias, 1 drivers
v0x5567e55c1820_0 .net "Y", 0 0, L_0x5567e56a5140;  alias, 1 drivers
S_0x5567e5656db0 .scope generate, "genblk1[21]" "genblk1[21]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5576a20 .param/l "i" 1 8 46, +C4<010101>;
S_0x5567e5656f40 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5656db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a52d0/d .functor NOR 1, L_0x5567e56a5140, L_0x5567e56a5140, C4<0>, C4<0>;
L_0x5567e56a52d0 .delay 1 (2000,2000,2000) L_0x5567e56a52d0/d;
v0x5567e55f2af0_0 .net "A", 0 0, L_0x5567e56a5140;  alias, 1 drivers
v0x5567e55f2bb0_0 .net "Y", 0 0, L_0x5567e56a52d0;  alias, 1 drivers
S_0x5567e56570d0 .scope generate, "genblk1[22]" "genblk1[22]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e56469a0 .param/l "i" 1 8 46, +C4<010110>;
S_0x5567e5657260 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e56570d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a5460/d .functor NOR 1, L_0x5567e56a52d0, L_0x5567e56a52d0, C4<0>, C4<0>;
L_0x5567e56a5460 .delay 1 (2000,2000,2000) L_0x5567e56a5460/d;
v0x5567e5572d40_0 .net "A", 0 0, L_0x5567e56a52d0;  alias, 1 drivers
v0x5567e5572e00_0 .net "Y", 0 0, L_0x5567e56a5460;  alias, 1 drivers
S_0x5567e56573f0 .scope generate, "genblk1[23]" "genblk1[23]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e55e3590 .param/l "i" 1 8 46, +C4<010111>;
S_0x5567e5657580 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e56573f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a55f0/d .functor NOR 1, L_0x5567e56a5460, L_0x5567e56a5460, C4<0>, C4<0>;
L_0x5567e56a55f0 .delay 1 (2000,2000,2000) L_0x5567e56a55f0/d;
v0x5567e55302e0_0 .net "A", 0 0, L_0x5567e56a5460;  alias, 1 drivers
v0x5567e5657710_0 .net "Y", 0 0, L_0x5567e56a55f0;  alias, 1 drivers
S_0x5567e56577b0 .scope generate, "genblk1[24]" "genblk1[24]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5657990 .param/l "i" 1 8 46, +C4<011000>;
S_0x5567e5657a70 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e56577b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a5780/d .functor NOR 1, L_0x5567e56a55f0, L_0x5567e56a55f0, C4<0>, C4<0>;
L_0x5567e56a5780 .delay 1 (2000,2000,2000) L_0x5567e56a5780/d;
v0x5567e5657cb0_0 .net "A", 0 0, L_0x5567e56a55f0;  alias, 1 drivers
v0x5567e5657da0_0 .net "Y", 0 0, L_0x5567e56a5780;  alias, 1 drivers
S_0x5567e5657ea0 .scope generate, "genblk1[25]" "genblk1[25]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5658080 .param/l "i" 1 8 46, +C4<011001>;
S_0x5567e5658160 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5657ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a5910/d .functor NOR 1, L_0x5567e56a5780, L_0x5567e56a5780, C4<0>, C4<0>;
L_0x5567e56a5910 .delay 1 (2000,2000,2000) L_0x5567e56a5910/d;
v0x5567e56583a0_0 .net "A", 0 0, L_0x5567e56a5780;  alias, 1 drivers
v0x5567e5658490_0 .net "Y", 0 0, L_0x5567e56a5910;  alias, 1 drivers
S_0x5567e5658590 .scope generate, "genblk1[26]" "genblk1[26]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5658770 .param/l "i" 1 8 46, +C4<011010>;
S_0x5567e5658850 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5658590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a5aa0/d .functor NOR 1, L_0x5567e56a5910, L_0x5567e56a5910, C4<0>, C4<0>;
L_0x5567e56a5aa0 .delay 1 (2000,2000,2000) L_0x5567e56a5aa0/d;
v0x5567e5658a90_0 .net "A", 0 0, L_0x5567e56a5910;  alias, 1 drivers
v0x5567e5658b80_0 .net "Y", 0 0, L_0x5567e56a5aa0;  alias, 1 drivers
S_0x5567e5658c80 .scope generate, "genblk1[27]" "genblk1[27]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5658e60 .param/l "i" 1 8 46, +C4<011011>;
S_0x5567e5658f40 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5658c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a5c30/d .functor NOR 1, L_0x5567e56a5aa0, L_0x5567e56a5aa0, C4<0>, C4<0>;
L_0x5567e56a5c30 .delay 1 (2000,2000,2000) L_0x5567e56a5c30/d;
v0x5567e5659180_0 .net "A", 0 0, L_0x5567e56a5aa0;  alias, 1 drivers
v0x5567e5659270_0 .net "Y", 0 0, L_0x5567e56a5c30;  alias, 1 drivers
S_0x5567e5659370 .scope generate, "genblk1[28]" "genblk1[28]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5659550 .param/l "i" 1 8 46, +C4<011100>;
S_0x5567e5659630 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5659370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a5dc0/d .functor NOR 1, L_0x5567e56a5c30, L_0x5567e56a5c30, C4<0>, C4<0>;
L_0x5567e56a5dc0 .delay 1 (2000,2000,2000) L_0x5567e56a5dc0/d;
v0x5567e5659870_0 .net "A", 0 0, L_0x5567e56a5c30;  alias, 1 drivers
v0x5567e5659960_0 .net "Y", 0 0, L_0x5567e56a5dc0;  alias, 1 drivers
S_0x5567e5659a60 .scope generate, "genblk1[29]" "genblk1[29]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5659c40 .param/l "i" 1 8 46, +C4<011101>;
S_0x5567e5659d20 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5659a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a5f50/d .functor NOR 1, L_0x5567e56a5dc0, L_0x5567e56a5dc0, C4<0>, C4<0>;
L_0x5567e56a5f50 .delay 1 (2000,2000,2000) L_0x5567e56a5f50/d;
v0x5567e5659f60_0 .net "A", 0 0, L_0x5567e56a5dc0;  alias, 1 drivers
v0x5567e565a050_0 .net "Y", 0 0, L_0x5567e56a5f50;  alias, 1 drivers
S_0x5567e565a150 .scope generate, "genblk1[30]" "genblk1[30]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e565a330 .param/l "i" 1 8 46, +C4<011110>;
S_0x5567e565a410 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e565a150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a60e0/d .functor NOR 1, L_0x5567e56a5f50, L_0x5567e56a5f50, C4<0>, C4<0>;
L_0x5567e56a60e0 .delay 1 (2000,2000,2000) L_0x5567e56a60e0/d;
v0x5567e565a650_0 .net "A", 0 0, L_0x5567e56a5f50;  alias, 1 drivers
v0x5567e565a740_0 .net "Y", 0 0, L_0x5567e56a60e0;  alias, 1 drivers
S_0x5567e565a840 .scope generate, "genblk1[31]" "genblk1[31]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e565aa20 .param/l "i" 1 8 46, +C4<011111>;
S_0x5567e565ab00 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e565a840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a6270/d .functor NOR 1, L_0x5567e56a60e0, L_0x5567e56a60e0, C4<0>, C4<0>;
L_0x5567e56a6270 .delay 1 (2000,2000,2000) L_0x5567e56a6270/d;
v0x5567e565ad40_0 .net "A", 0 0, L_0x5567e56a60e0;  alias, 1 drivers
v0x5567e565ae30_0 .net "Y", 0 0, L_0x5567e56a6270;  alias, 1 drivers
S_0x5567e565af30 .scope generate, "genblk1[32]" "genblk1[32]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e565b320 .param/l "i" 1 8 46, +C4<0100000>;
S_0x5567e565b410 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e565af30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a6400/d .functor NOR 1, L_0x5567e56a6270, L_0x5567e56a6270, C4<0>, C4<0>;
L_0x5567e56a6400 .delay 1 (2000,2000,2000) L_0x5567e56a6400/d;
v0x5567e565b670_0 .net "A", 0 0, L_0x5567e56a6270;  alias, 1 drivers
v0x5567e565b730_0 .net "Y", 0 0, L_0x5567e56a6400;  alias, 1 drivers
S_0x5567e565b830 .scope generate, "genblk1[33]" "genblk1[33]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e565ba10 .param/l "i" 1 8 46, +C4<0100001>;
S_0x5567e565bb00 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e565b830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a6590/d .functor NOR 1, L_0x5567e56a6400, L_0x5567e56a6400, C4<0>, C4<0>;
L_0x5567e56a6590 .delay 1 (2000,2000,2000) L_0x5567e56a6590/d;
v0x5567e565bd60_0 .net "A", 0 0, L_0x5567e56a6400;  alias, 1 drivers
v0x5567e565be20_0 .net "Y", 0 0, L_0x5567e56a6590;  alias, 1 drivers
S_0x5567e565bf20 .scope generate, "genblk1[34]" "genblk1[34]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e565c100 .param/l "i" 1 8 46, +C4<0100010>;
S_0x5567e565c1f0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e565bf20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a6720/d .functor NOR 1, L_0x5567e56a6590, L_0x5567e56a6590, C4<0>, C4<0>;
L_0x5567e56a6720 .delay 1 (2000,2000,2000) L_0x5567e56a6720/d;
v0x5567e565c450_0 .net "A", 0 0, L_0x5567e56a6590;  alias, 1 drivers
v0x5567e565c510_0 .net "Y", 0 0, L_0x5567e56a6720;  alias, 1 drivers
S_0x5567e565c610 .scope generate, "genblk1[35]" "genblk1[35]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e565c7f0 .param/l "i" 1 8 46, +C4<0100011>;
S_0x5567e565c8e0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e565c610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a68b0/d .functor NOR 1, L_0x5567e56a6720, L_0x5567e56a6720, C4<0>, C4<0>;
L_0x5567e56a68b0 .delay 1 (2000,2000,2000) L_0x5567e56a68b0/d;
v0x5567e565cb40_0 .net "A", 0 0, L_0x5567e56a6720;  alias, 1 drivers
v0x5567e565cc00_0 .net "Y", 0 0, L_0x5567e56a68b0;  alias, 1 drivers
S_0x5567e565cd00 .scope generate, "genblk1[36]" "genblk1[36]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e565cee0 .param/l "i" 1 8 46, +C4<0100100>;
S_0x5567e565cfd0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e565cd00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a6a40/d .functor NOR 1, L_0x5567e56a68b0, L_0x5567e56a68b0, C4<0>, C4<0>;
L_0x5567e56a6a40 .delay 1 (2000,2000,2000) L_0x5567e56a6a40/d;
v0x5567e565d230_0 .net "A", 0 0, L_0x5567e56a68b0;  alias, 1 drivers
v0x5567e565d2f0_0 .net "Y", 0 0, L_0x5567e56a6a40;  alias, 1 drivers
S_0x5567e565d3f0 .scope generate, "genblk1[37]" "genblk1[37]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e565d5d0 .param/l "i" 1 8 46, +C4<0100101>;
S_0x5567e565d6c0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e565d3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a6bd0/d .functor NOR 1, L_0x5567e56a6a40, L_0x5567e56a6a40, C4<0>, C4<0>;
L_0x5567e56a6bd0 .delay 1 (2000,2000,2000) L_0x5567e56a6bd0/d;
v0x5567e565d920_0 .net "A", 0 0, L_0x5567e56a6a40;  alias, 1 drivers
v0x5567e565d9e0_0 .net "Y", 0 0, L_0x5567e56a6bd0;  alias, 1 drivers
S_0x5567e565dae0 .scope generate, "genblk1[38]" "genblk1[38]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e565dcc0 .param/l "i" 1 8 46, +C4<0100110>;
S_0x5567e565ddb0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e565dae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a6d60/d .functor NOR 1, L_0x5567e56a6bd0, L_0x5567e56a6bd0, C4<0>, C4<0>;
L_0x5567e56a6d60 .delay 1 (2000,2000,2000) L_0x5567e56a6d60/d;
v0x5567e565e010_0 .net "A", 0 0, L_0x5567e56a6bd0;  alias, 1 drivers
v0x5567e565e0d0_0 .net "Y", 0 0, L_0x5567e56a6d60;  alias, 1 drivers
S_0x5567e565e1d0 .scope generate, "genblk1[39]" "genblk1[39]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e565e3b0 .param/l "i" 1 8 46, +C4<0100111>;
S_0x5567e565e4a0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e565e1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a6ef0/d .functor NOR 1, L_0x5567e56a6d60, L_0x5567e56a6d60, C4<0>, C4<0>;
L_0x5567e56a6ef0 .delay 1 (2000,2000,2000) L_0x5567e56a6ef0/d;
v0x5567e565e700_0 .net "A", 0 0, L_0x5567e56a6d60;  alias, 1 drivers
v0x5567e565e7c0_0 .net "Y", 0 0, L_0x5567e56a6ef0;  alias, 1 drivers
S_0x5567e565e8c0 .scope generate, "genblk1[40]" "genblk1[40]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e565eaa0 .param/l "i" 1 8 46, +C4<0101000>;
S_0x5567e565eb90 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e565e8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a7080/d .functor NOR 1, L_0x5567e56a6ef0, L_0x5567e56a6ef0, C4<0>, C4<0>;
L_0x5567e56a7080 .delay 1 (2000,2000,2000) L_0x5567e56a7080/d;
v0x5567e565edf0_0 .net "A", 0 0, L_0x5567e56a6ef0;  alias, 1 drivers
v0x5567e565eeb0_0 .net "Y", 0 0, L_0x5567e56a7080;  alias, 1 drivers
S_0x5567e565efb0 .scope generate, "genblk1[41]" "genblk1[41]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e565f190 .param/l "i" 1 8 46, +C4<0101001>;
S_0x5567e565f280 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e565efb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a7210/d .functor NOR 1, L_0x5567e56a7080, L_0x5567e56a7080, C4<0>, C4<0>;
L_0x5567e56a7210 .delay 1 (2000,2000,2000) L_0x5567e56a7210/d;
v0x5567e565f4e0_0 .net "A", 0 0, L_0x5567e56a7080;  alias, 1 drivers
v0x5567e565f5a0_0 .net "Y", 0 0, L_0x5567e56a7210;  alias, 1 drivers
S_0x5567e565f6a0 .scope generate, "genblk1[42]" "genblk1[42]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e565f880 .param/l "i" 1 8 46, +C4<0101010>;
S_0x5567e565f970 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e565f6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a73a0/d .functor NOR 1, L_0x5567e56a7210, L_0x5567e56a7210, C4<0>, C4<0>;
L_0x5567e56a73a0 .delay 1 (2000,2000,2000) L_0x5567e56a73a0/d;
v0x5567e565fbd0_0 .net "A", 0 0, L_0x5567e56a7210;  alias, 1 drivers
v0x5567e565fc90_0 .net "Y", 0 0, L_0x5567e56a73a0;  alias, 1 drivers
S_0x5567e565fd90 .scope generate, "genblk1[43]" "genblk1[43]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e565ff70 .param/l "i" 1 8 46, +C4<0101011>;
S_0x5567e5660060 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e565fd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a7530/d .functor NOR 1, L_0x5567e56a73a0, L_0x5567e56a73a0, C4<0>, C4<0>;
L_0x5567e56a7530 .delay 1 (2000,2000,2000) L_0x5567e56a7530/d;
v0x5567e56602c0_0 .net "A", 0 0, L_0x5567e56a73a0;  alias, 1 drivers
v0x5567e5660380_0 .net "Y", 0 0, L_0x5567e56a7530;  alias, 1 drivers
S_0x5567e5660480 .scope generate, "genblk1[44]" "genblk1[44]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5660660 .param/l "i" 1 8 46, +C4<0101100>;
S_0x5567e5660750 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5660480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a76c0/d .functor NOR 1, L_0x5567e56a7530, L_0x5567e56a7530, C4<0>, C4<0>;
L_0x5567e56a76c0 .delay 1 (2000,2000,2000) L_0x5567e56a76c0/d;
v0x5567e56609b0_0 .net "A", 0 0, L_0x5567e56a7530;  alias, 1 drivers
v0x5567e5660a70_0 .net "Y", 0 0, L_0x5567e56a76c0;  alias, 1 drivers
S_0x5567e5660b70 .scope generate, "genblk1[45]" "genblk1[45]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5660d50 .param/l "i" 1 8 46, +C4<0101101>;
S_0x5567e5660e40 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5660b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a7850/d .functor NOR 1, L_0x5567e56a76c0, L_0x5567e56a76c0, C4<0>, C4<0>;
L_0x5567e56a7850 .delay 1 (2000,2000,2000) L_0x5567e56a7850/d;
v0x5567e56610a0_0 .net "A", 0 0, L_0x5567e56a76c0;  alias, 1 drivers
v0x5567e5661160_0 .net "Y", 0 0, L_0x5567e56a7850;  alias, 1 drivers
S_0x5567e5661260 .scope generate, "genblk1[46]" "genblk1[46]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5661440 .param/l "i" 1 8 46, +C4<0101110>;
S_0x5567e5661530 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5661260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a79e0/d .functor NOR 1, L_0x5567e56a7850, L_0x5567e56a7850, C4<0>, C4<0>;
L_0x5567e56a79e0 .delay 1 (2000,2000,2000) L_0x5567e56a79e0/d;
v0x5567e5661790_0 .net "A", 0 0, L_0x5567e56a7850;  alias, 1 drivers
v0x5567e5661850_0 .net "Y", 0 0, L_0x5567e56a79e0;  alias, 1 drivers
S_0x5567e5661950 .scope generate, "genblk1[47]" "genblk1[47]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5661b30 .param/l "i" 1 8 46, +C4<0101111>;
S_0x5567e5661c20 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5661950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a7b70/d .functor NOR 1, L_0x5567e56a79e0, L_0x5567e56a79e0, C4<0>, C4<0>;
L_0x5567e56a7b70 .delay 1 (2000,2000,2000) L_0x5567e56a7b70/d;
v0x5567e5661e80_0 .net "A", 0 0, L_0x5567e56a79e0;  alias, 1 drivers
v0x5567e5661f40_0 .net "Y", 0 0, L_0x5567e56a7b70;  alias, 1 drivers
S_0x5567e5662040 .scope generate, "genblk1[48]" "genblk1[48]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5662220 .param/l "i" 1 8 46, +C4<0110000>;
S_0x5567e5662310 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5662040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a7d00/d .functor NOR 1, L_0x5567e56a7b70, L_0x5567e56a7b70, C4<0>, C4<0>;
L_0x5567e56a7d00 .delay 1 (2000,2000,2000) L_0x5567e56a7d00/d;
v0x5567e5662570_0 .net "A", 0 0, L_0x5567e56a7b70;  alias, 1 drivers
v0x5567e5662630_0 .net "Y", 0 0, L_0x5567e56a7d00;  alias, 1 drivers
S_0x5567e5662730 .scope generate, "genblk1[49]" "genblk1[49]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5662910 .param/l "i" 1 8 46, +C4<0110001>;
S_0x5567e5662a00 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5662730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a7e90/d .functor NOR 1, L_0x5567e56a7d00, L_0x5567e56a7d00, C4<0>, C4<0>;
L_0x5567e56a7e90 .delay 1 (2000,2000,2000) L_0x5567e56a7e90/d;
v0x5567e5662c60_0 .net "A", 0 0, L_0x5567e56a7d00;  alias, 1 drivers
v0x5567e5662d20_0 .net "Y", 0 0, L_0x5567e56a7e90;  alias, 1 drivers
S_0x5567e5662e20 .scope generate, "genblk1[50]" "genblk1[50]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5663000 .param/l "i" 1 8 46, +C4<0110010>;
S_0x5567e56630f0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5662e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a8020/d .functor NOR 1, L_0x5567e56a7e90, L_0x5567e56a7e90, C4<0>, C4<0>;
L_0x5567e56a8020 .delay 1 (2000,2000,2000) L_0x5567e56a8020/d;
v0x5567e5663350_0 .net "A", 0 0, L_0x5567e56a7e90;  alias, 1 drivers
v0x5567e5663410_0 .net "Y", 0 0, L_0x5567e56a8020;  alias, 1 drivers
S_0x5567e5663510 .scope generate, "genblk1[51]" "genblk1[51]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e56636f0 .param/l "i" 1 8 46, +C4<0110011>;
S_0x5567e56637e0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5663510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a81b0/d .functor NOR 1, L_0x5567e56a8020, L_0x5567e56a8020, C4<0>, C4<0>;
L_0x5567e56a81b0 .delay 1 (2000,2000,2000) L_0x5567e56a81b0/d;
v0x5567e5663a40_0 .net "A", 0 0, L_0x5567e56a8020;  alias, 1 drivers
v0x5567e5663b00_0 .net "Y", 0 0, L_0x5567e56a81b0;  alias, 1 drivers
S_0x5567e5663c00 .scope generate, "genblk1[52]" "genblk1[52]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5663de0 .param/l "i" 1 8 46, +C4<0110100>;
S_0x5567e5663ed0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5663c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a8340/d .functor NOR 1, L_0x5567e56a81b0, L_0x5567e56a81b0, C4<0>, C4<0>;
L_0x5567e56a8340 .delay 1 (2000,2000,2000) L_0x5567e56a8340/d;
v0x5567e5664130_0 .net "A", 0 0, L_0x5567e56a81b0;  alias, 1 drivers
v0x5567e56641f0_0 .net "Y", 0 0, L_0x5567e56a8340;  alias, 1 drivers
S_0x5567e56642f0 .scope generate, "genblk1[53]" "genblk1[53]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e56644d0 .param/l "i" 1 8 46, +C4<0110101>;
S_0x5567e56645c0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e56642f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a84d0/d .functor NOR 1, L_0x5567e56a8340, L_0x5567e56a8340, C4<0>, C4<0>;
L_0x5567e56a84d0 .delay 1 (2000,2000,2000) L_0x5567e56a84d0/d;
v0x5567e5664820_0 .net "A", 0 0, L_0x5567e56a8340;  alias, 1 drivers
v0x5567e56648e0_0 .net "Y", 0 0, L_0x5567e56a84d0;  alias, 1 drivers
S_0x5567e56649e0 .scope generate, "genblk1[54]" "genblk1[54]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5664bc0 .param/l "i" 1 8 46, +C4<0110110>;
S_0x5567e5664cb0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e56649e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a8660/d .functor NOR 1, L_0x5567e56a84d0, L_0x5567e56a84d0, C4<0>, C4<0>;
L_0x5567e56a8660 .delay 1 (2000,2000,2000) L_0x5567e56a8660/d;
v0x5567e5664f10_0 .net "A", 0 0, L_0x5567e56a84d0;  alias, 1 drivers
v0x5567e5664fd0_0 .net "Y", 0 0, L_0x5567e56a8660;  alias, 1 drivers
S_0x5567e56650d0 .scope generate, "genblk1[55]" "genblk1[55]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e56652b0 .param/l "i" 1 8 46, +C4<0110111>;
S_0x5567e56653a0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e56650d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a87f0/d .functor NOR 1, L_0x5567e56a8660, L_0x5567e56a8660, C4<0>, C4<0>;
L_0x5567e56a87f0 .delay 1 (2000,2000,2000) L_0x5567e56a87f0/d;
v0x5567e5665600_0 .net "A", 0 0, L_0x5567e56a8660;  alias, 1 drivers
v0x5567e56656c0_0 .net "Y", 0 0, L_0x5567e56a87f0;  alias, 1 drivers
S_0x5567e56657c0 .scope generate, "genblk1[56]" "genblk1[56]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e56659a0 .param/l "i" 1 8 46, +C4<0111000>;
S_0x5567e5665a90 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e56657c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a8980/d .functor NOR 1, L_0x5567e56a87f0, L_0x5567e56a87f0, C4<0>, C4<0>;
L_0x5567e56a8980 .delay 1 (2000,2000,2000) L_0x5567e56a8980/d;
v0x5567e5665cf0_0 .net "A", 0 0, L_0x5567e56a87f0;  alias, 1 drivers
v0x5567e5665db0_0 .net "Y", 0 0, L_0x5567e56a8980;  alias, 1 drivers
S_0x5567e5665eb0 .scope generate, "genblk1[57]" "genblk1[57]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5666090 .param/l "i" 1 8 46, +C4<0111001>;
S_0x5567e5666180 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5665eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a8b10/d .functor NOR 1, L_0x5567e56a8980, L_0x5567e56a8980, C4<0>, C4<0>;
L_0x5567e56a8b10 .delay 1 (2000,2000,2000) L_0x5567e56a8b10/d;
v0x5567e56663e0_0 .net "A", 0 0, L_0x5567e56a8980;  alias, 1 drivers
v0x5567e56664a0_0 .net "Y", 0 0, L_0x5567e56a8b10;  alias, 1 drivers
S_0x5567e56665a0 .scope generate, "genblk1[58]" "genblk1[58]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5666780 .param/l "i" 1 8 46, +C4<0111010>;
S_0x5567e5666870 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e56665a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a8ca0/d .functor NOR 1, L_0x5567e56a8b10, L_0x5567e56a8b10, C4<0>, C4<0>;
L_0x5567e56a8ca0 .delay 1 (2000,2000,2000) L_0x5567e56a8ca0/d;
v0x5567e5666ad0_0 .net "A", 0 0, L_0x5567e56a8b10;  alias, 1 drivers
v0x5567e5666b90_0 .net "Y", 0 0, L_0x5567e56a8ca0;  alias, 1 drivers
S_0x5567e5666c90 .scope generate, "genblk1[59]" "genblk1[59]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5666e70 .param/l "i" 1 8 46, +C4<0111011>;
S_0x5567e5666f60 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5666c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a8e30/d .functor NOR 1, L_0x5567e56a8ca0, L_0x5567e56a8ca0, C4<0>, C4<0>;
L_0x5567e56a8e30 .delay 1 (2000,2000,2000) L_0x5567e56a8e30/d;
v0x5567e56671c0_0 .net "A", 0 0, L_0x5567e56a8ca0;  alias, 1 drivers
v0x5567e5667280_0 .net "Y", 0 0, L_0x5567e56a8e30;  alias, 1 drivers
S_0x5567e5667380 .scope generate, "genblk1[60]" "genblk1[60]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5667560 .param/l "i" 1 8 46, +C4<0111100>;
S_0x5567e5667650 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5667380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a8fc0/d .functor NOR 1, L_0x5567e56a8e30, L_0x5567e56a8e30, C4<0>, C4<0>;
L_0x5567e56a8fc0 .delay 1 (2000,2000,2000) L_0x5567e56a8fc0/d;
v0x5567e56678b0_0 .net "A", 0 0, L_0x5567e56a8e30;  alias, 1 drivers
v0x5567e5667970_0 .net "Y", 0 0, L_0x5567e56a8fc0;  alias, 1 drivers
S_0x5567e5667a70 .scope generate, "genblk1[61]" "genblk1[61]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5667c50 .param/l "i" 1 8 46, +C4<0111101>;
S_0x5567e5667d40 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5667a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a9150/d .functor NOR 1, L_0x5567e56a8fc0, L_0x5567e56a8fc0, C4<0>, C4<0>;
L_0x5567e56a9150 .delay 1 (2000,2000,2000) L_0x5567e56a9150/d;
v0x5567e5667fa0_0 .net "A", 0 0, L_0x5567e56a8fc0;  alias, 1 drivers
v0x5567e5668060_0 .net "Y", 0 0, L_0x5567e56a9150;  alias, 1 drivers
S_0x5567e5668160 .scope generate, "genblk1[62]" "genblk1[62]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5668340 .param/l "i" 1 8 46, +C4<0111110>;
S_0x5567e5668430 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5668160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a92e0/d .functor NOR 1, L_0x5567e56a9150, L_0x5567e56a9150, C4<0>, C4<0>;
L_0x5567e56a92e0 .delay 1 (2000,2000,2000) L_0x5567e56a92e0/d;
v0x5567e5668690_0 .net "A", 0 0, L_0x5567e56a9150;  alias, 1 drivers
v0x5567e5668750_0 .net "Y", 0 0, L_0x5567e56a92e0;  alias, 1 drivers
S_0x5567e5668850 .scope generate, "genblk1[63]" "genblk1[63]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5668a30 .param/l "i" 1 8 46, +C4<0111111>;
S_0x5567e5668b20 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5668850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a9470/d .functor NOR 1, L_0x5567e56a92e0, L_0x5567e56a92e0, C4<0>, C4<0>;
L_0x5567e56a9470 .delay 1 (2000,2000,2000) L_0x5567e56a9470/d;
v0x5567e5668d80_0 .net "A", 0 0, L_0x5567e56a92e0;  alias, 1 drivers
v0x5567e5668e40_0 .net "Y", 0 0, L_0x5567e56a9470;  alias, 1 drivers
S_0x5567e5668f40 .scope generate, "genblk1[64]" "genblk1[64]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5669530 .param/l "i" 1 8 46, +C4<01000000>;
S_0x5567e5669620 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5668f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a9600/d .functor NOR 1, L_0x5567e56a9470, L_0x5567e56a9470, C4<0>, C4<0>;
L_0x5567e56a9600 .delay 1 (2000,2000,2000) L_0x5567e56a9600/d;
v0x5567e5669880_0 .net "A", 0 0, L_0x5567e56a9470;  alias, 1 drivers
v0x5567e5669940_0 .net "Y", 0 0, L_0x5567e56a9600;  alias, 1 drivers
S_0x5567e5669a40 .scope generate, "genblk1[65]" "genblk1[65]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5669c20 .param/l "i" 1 8 46, +C4<01000001>;
S_0x5567e5669d10 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5669a40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a9790/d .functor NOR 1, L_0x5567e56a9600, L_0x5567e56a9600, C4<0>, C4<0>;
L_0x5567e56a9790 .delay 1 (2000,2000,2000) L_0x5567e56a9790/d;
v0x5567e5669f70_0 .net "A", 0 0, L_0x5567e56a9600;  alias, 1 drivers
v0x5567e566a030_0 .net "Y", 0 0, L_0x5567e56a9790;  alias, 1 drivers
S_0x5567e566a130 .scope generate, "genblk1[66]" "genblk1[66]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e566a310 .param/l "i" 1 8 46, +C4<01000010>;
S_0x5567e566a400 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e566a130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a9920/d .functor NOR 1, L_0x5567e56a9790, L_0x5567e56a9790, C4<0>, C4<0>;
L_0x5567e56a9920 .delay 1 (2000,2000,2000) L_0x5567e56a9920/d;
v0x5567e566a660_0 .net "A", 0 0, L_0x5567e56a9790;  alias, 1 drivers
v0x5567e566a720_0 .net "Y", 0 0, L_0x5567e56a9920;  alias, 1 drivers
S_0x5567e566a820 .scope generate, "genblk1[67]" "genblk1[67]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e566aa00 .param/l "i" 1 8 46, +C4<01000011>;
S_0x5567e566aaf0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e566a820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a9ab0/d .functor NOR 1, L_0x5567e56a9920, L_0x5567e56a9920, C4<0>, C4<0>;
L_0x5567e56a9ab0 .delay 1 (2000,2000,2000) L_0x5567e56a9ab0/d;
v0x5567e566ad50_0 .net "A", 0 0, L_0x5567e56a9920;  alias, 1 drivers
v0x5567e566ae10_0 .net "Y", 0 0, L_0x5567e56a9ab0;  alias, 1 drivers
S_0x5567e566af10 .scope generate, "genblk1[68]" "genblk1[68]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e566b0f0 .param/l "i" 1 8 46, +C4<01000100>;
S_0x5567e566b1e0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e566af10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a9c40/d .functor NOR 1, L_0x5567e56a9ab0, L_0x5567e56a9ab0, C4<0>, C4<0>;
L_0x5567e56a9c40 .delay 1 (2000,2000,2000) L_0x5567e56a9c40/d;
v0x5567e566b440_0 .net "A", 0 0, L_0x5567e56a9ab0;  alias, 1 drivers
v0x5567e566b500_0 .net "Y", 0 0, L_0x5567e56a9c40;  alias, 1 drivers
S_0x5567e566b600 .scope generate, "genblk1[69]" "genblk1[69]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e566b7e0 .param/l "i" 1 8 46, +C4<01000101>;
S_0x5567e566b8d0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e566b600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a9dd0/d .functor NOR 1, L_0x5567e56a9c40, L_0x5567e56a9c40, C4<0>, C4<0>;
L_0x5567e56a9dd0 .delay 1 (2000,2000,2000) L_0x5567e56a9dd0/d;
v0x5567e566bb30_0 .net "A", 0 0, L_0x5567e56a9c40;  alias, 1 drivers
v0x5567e566bbf0_0 .net "Y", 0 0, L_0x5567e56a9dd0;  alias, 1 drivers
S_0x5567e566bcf0 .scope generate, "genblk1[70]" "genblk1[70]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e566bed0 .param/l "i" 1 8 46, +C4<01000110>;
S_0x5567e566bfc0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e566bcf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56a9f60/d .functor NOR 1, L_0x5567e56a9dd0, L_0x5567e56a9dd0, C4<0>, C4<0>;
L_0x5567e56a9f60 .delay 1 (2000,2000,2000) L_0x5567e56a9f60/d;
v0x5567e566c220_0 .net "A", 0 0, L_0x5567e56a9dd0;  alias, 1 drivers
v0x5567e566c2e0_0 .net "Y", 0 0, L_0x5567e56a9f60;  alias, 1 drivers
S_0x5567e566c3e0 .scope generate, "genblk1[71]" "genblk1[71]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e566c5c0 .param/l "i" 1 8 46, +C4<01000111>;
S_0x5567e566c6b0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e566c3e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56aa0f0/d .functor NOR 1, L_0x5567e56a9f60, L_0x5567e56a9f60, C4<0>, C4<0>;
L_0x5567e56aa0f0 .delay 1 (2000,2000,2000) L_0x5567e56aa0f0/d;
v0x5567e566c910_0 .net "A", 0 0, L_0x5567e56a9f60;  alias, 1 drivers
v0x5567e566c9d0_0 .net "Y", 0 0, L_0x5567e56aa0f0;  alias, 1 drivers
S_0x5567e566cad0 .scope generate, "genblk1[72]" "genblk1[72]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e566ccb0 .param/l "i" 1 8 46, +C4<01001000>;
S_0x5567e566cda0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e566cad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56aa280/d .functor NOR 1, L_0x5567e56aa0f0, L_0x5567e56aa0f0, C4<0>, C4<0>;
L_0x5567e56aa280 .delay 1 (2000,2000,2000) L_0x5567e56aa280/d;
v0x5567e566d000_0 .net "A", 0 0, L_0x5567e56aa0f0;  alias, 1 drivers
v0x5567e566d0c0_0 .net "Y", 0 0, L_0x5567e56aa280;  alias, 1 drivers
S_0x5567e566d1c0 .scope generate, "genblk1[73]" "genblk1[73]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e566d3a0 .param/l "i" 1 8 46, +C4<01001001>;
S_0x5567e566d490 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e566d1c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56aa410/d .functor NOR 1, L_0x5567e56aa280, L_0x5567e56aa280, C4<0>, C4<0>;
L_0x5567e56aa410 .delay 1 (2000,2000,2000) L_0x5567e56aa410/d;
v0x5567e566d6f0_0 .net "A", 0 0, L_0x5567e56aa280;  alias, 1 drivers
v0x5567e566d7b0_0 .net "Y", 0 0, L_0x5567e56aa410;  alias, 1 drivers
S_0x5567e566d8b0 .scope generate, "genblk1[74]" "genblk1[74]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e566da90 .param/l "i" 1 8 46, +C4<01001010>;
S_0x5567e566db80 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e566d8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56aa5a0/d .functor NOR 1, L_0x5567e56aa410, L_0x5567e56aa410, C4<0>, C4<0>;
L_0x5567e56aa5a0 .delay 1 (2000,2000,2000) L_0x5567e56aa5a0/d;
v0x5567e566dde0_0 .net "A", 0 0, L_0x5567e56aa410;  alias, 1 drivers
v0x5567e566dea0_0 .net "Y", 0 0, L_0x5567e56aa5a0;  alias, 1 drivers
S_0x5567e566dfa0 .scope generate, "genblk1[75]" "genblk1[75]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e566e180 .param/l "i" 1 8 46, +C4<01001011>;
S_0x5567e566e270 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e566dfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56aa730/d .functor NOR 1, L_0x5567e56aa5a0, L_0x5567e56aa5a0, C4<0>, C4<0>;
L_0x5567e56aa730 .delay 1 (2000,2000,2000) L_0x5567e56aa730/d;
v0x5567e566e4d0_0 .net "A", 0 0, L_0x5567e56aa5a0;  alias, 1 drivers
v0x5567e566e590_0 .net "Y", 0 0, L_0x5567e56aa730;  alias, 1 drivers
S_0x5567e566e690 .scope generate, "genblk1[76]" "genblk1[76]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e566e870 .param/l "i" 1 8 46, +C4<01001100>;
S_0x5567e566e960 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e566e690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56aa8c0/d .functor NOR 1, L_0x5567e56aa730, L_0x5567e56aa730, C4<0>, C4<0>;
L_0x5567e56aa8c0 .delay 1 (2000,2000,2000) L_0x5567e56aa8c0/d;
v0x5567e566ebc0_0 .net "A", 0 0, L_0x5567e56aa730;  alias, 1 drivers
v0x5567e566ec80_0 .net "Y", 0 0, L_0x5567e56aa8c0;  alias, 1 drivers
S_0x5567e566ed80 .scope generate, "genblk1[77]" "genblk1[77]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e566ef60 .param/l "i" 1 8 46, +C4<01001101>;
S_0x5567e566f050 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e566ed80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56aaa50/d .functor NOR 1, L_0x5567e56aa8c0, L_0x5567e56aa8c0, C4<0>, C4<0>;
L_0x5567e56aaa50 .delay 1 (2000,2000,2000) L_0x5567e56aaa50/d;
v0x5567e566f2b0_0 .net "A", 0 0, L_0x5567e56aa8c0;  alias, 1 drivers
v0x5567e566f370_0 .net "Y", 0 0, L_0x5567e56aaa50;  alias, 1 drivers
S_0x5567e566f470 .scope generate, "genblk1[78]" "genblk1[78]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e566f650 .param/l "i" 1 8 46, +C4<01001110>;
S_0x5567e566f740 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e566f470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56aabe0/d .functor NOR 1, L_0x5567e56aaa50, L_0x5567e56aaa50, C4<0>, C4<0>;
L_0x5567e56aabe0 .delay 1 (2000,2000,2000) L_0x5567e56aabe0/d;
v0x5567e566f9a0_0 .net "A", 0 0, L_0x5567e56aaa50;  alias, 1 drivers
v0x5567e566fa60_0 .net "Y", 0 0, L_0x5567e56aabe0;  alias, 1 drivers
S_0x5567e566fb60 .scope generate, "genblk1[79]" "genblk1[79]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e566fd40 .param/l "i" 1 8 46, +C4<01001111>;
S_0x5567e566fe30 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e566fb60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56aad70/d .functor NOR 1, L_0x5567e56aabe0, L_0x5567e56aabe0, C4<0>, C4<0>;
L_0x5567e56aad70 .delay 1 (2000,2000,2000) L_0x5567e56aad70/d;
v0x5567e5670090_0 .net "A", 0 0, L_0x5567e56aabe0;  alias, 1 drivers
v0x5567e5670150_0 .net "Y", 0 0, L_0x5567e56aad70;  alias, 1 drivers
S_0x5567e5670250 .scope generate, "genblk1[80]" "genblk1[80]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5670430 .param/l "i" 1 8 46, +C4<01010000>;
S_0x5567e5670520 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5670250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56aaf00/d .functor NOR 1, L_0x5567e56aad70, L_0x5567e56aad70, C4<0>, C4<0>;
L_0x5567e56aaf00 .delay 1 (2000,2000,2000) L_0x5567e56aaf00/d;
v0x5567e5670780_0 .net "A", 0 0, L_0x5567e56aad70;  alias, 1 drivers
v0x5567e5670840_0 .net "Y", 0 0, L_0x5567e56aaf00;  alias, 1 drivers
S_0x5567e5670940 .scope generate, "genblk1[81]" "genblk1[81]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5670b20 .param/l "i" 1 8 46, +C4<01010001>;
S_0x5567e5670c10 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5670940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ab090/d .functor NOR 1, L_0x5567e56aaf00, L_0x5567e56aaf00, C4<0>, C4<0>;
L_0x5567e56ab090 .delay 1 (2000,2000,2000) L_0x5567e56ab090/d;
v0x5567e5670e70_0 .net "A", 0 0, L_0x5567e56aaf00;  alias, 1 drivers
v0x5567e5670f30_0 .net "Y", 0 0, L_0x5567e56ab090;  alias, 1 drivers
S_0x5567e5671030 .scope generate, "genblk1[82]" "genblk1[82]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5671210 .param/l "i" 1 8 46, +C4<01010010>;
S_0x5567e5671300 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5671030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ab220/d .functor NOR 1, L_0x5567e56ab090, L_0x5567e56ab090, C4<0>, C4<0>;
L_0x5567e56ab220 .delay 1 (2000,2000,2000) L_0x5567e56ab220/d;
v0x5567e5671560_0 .net "A", 0 0, L_0x5567e56ab090;  alias, 1 drivers
v0x5567e5671620_0 .net "Y", 0 0, L_0x5567e56ab220;  alias, 1 drivers
S_0x5567e5671720 .scope generate, "genblk1[83]" "genblk1[83]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5671900 .param/l "i" 1 8 46, +C4<01010011>;
S_0x5567e56719f0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5671720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ab3b0/d .functor NOR 1, L_0x5567e56ab220, L_0x5567e56ab220, C4<0>, C4<0>;
L_0x5567e56ab3b0 .delay 1 (2000,2000,2000) L_0x5567e56ab3b0/d;
v0x5567e5671c50_0 .net "A", 0 0, L_0x5567e56ab220;  alias, 1 drivers
v0x5567e5671d10_0 .net "Y", 0 0, L_0x5567e56ab3b0;  alias, 1 drivers
S_0x5567e5671e10 .scope generate, "genblk1[84]" "genblk1[84]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5671ff0 .param/l "i" 1 8 46, +C4<01010100>;
S_0x5567e56720e0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5671e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ab540/d .functor NOR 1, L_0x5567e56ab3b0, L_0x5567e56ab3b0, C4<0>, C4<0>;
L_0x5567e56ab540 .delay 1 (2000,2000,2000) L_0x5567e56ab540/d;
v0x5567e5672340_0 .net "A", 0 0, L_0x5567e56ab3b0;  alias, 1 drivers
v0x5567e5672400_0 .net "Y", 0 0, L_0x5567e56ab540;  alias, 1 drivers
S_0x5567e5672500 .scope generate, "genblk1[85]" "genblk1[85]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e56726e0 .param/l "i" 1 8 46, +C4<01010101>;
S_0x5567e56727d0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5672500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ab6d0/d .functor NOR 1, L_0x5567e56ab540, L_0x5567e56ab540, C4<0>, C4<0>;
L_0x5567e56ab6d0 .delay 1 (2000,2000,2000) L_0x5567e56ab6d0/d;
v0x5567e5672a30_0 .net "A", 0 0, L_0x5567e56ab540;  alias, 1 drivers
v0x5567e5672af0_0 .net "Y", 0 0, L_0x5567e56ab6d0;  alias, 1 drivers
S_0x5567e5672bf0 .scope generate, "genblk1[86]" "genblk1[86]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5672dd0 .param/l "i" 1 8 46, +C4<01010110>;
S_0x5567e5672ec0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5672bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ab860/d .functor NOR 1, L_0x5567e56ab6d0, L_0x5567e56ab6d0, C4<0>, C4<0>;
L_0x5567e56ab860 .delay 1 (2000,2000,2000) L_0x5567e56ab860/d;
v0x5567e5673120_0 .net "A", 0 0, L_0x5567e56ab6d0;  alias, 1 drivers
v0x5567e56731e0_0 .net "Y", 0 0, L_0x5567e56ab860;  alias, 1 drivers
S_0x5567e56732e0 .scope generate, "genblk1[87]" "genblk1[87]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e56734c0 .param/l "i" 1 8 46, +C4<01010111>;
S_0x5567e56735b0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e56732e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ab9f0/d .functor NOR 1, L_0x5567e56ab860, L_0x5567e56ab860, C4<0>, C4<0>;
L_0x5567e56ab9f0 .delay 1 (2000,2000,2000) L_0x5567e56ab9f0/d;
v0x5567e5673810_0 .net "A", 0 0, L_0x5567e56ab860;  alias, 1 drivers
v0x5567e56738d0_0 .net "Y", 0 0, L_0x5567e56ab9f0;  alias, 1 drivers
S_0x5567e56739d0 .scope generate, "genblk1[88]" "genblk1[88]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5673bb0 .param/l "i" 1 8 46, +C4<01011000>;
S_0x5567e5673ca0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e56739d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56abb80/d .functor NOR 1, L_0x5567e56ab9f0, L_0x5567e56ab9f0, C4<0>, C4<0>;
L_0x5567e56abb80 .delay 1 (2000,2000,2000) L_0x5567e56abb80/d;
v0x5567e5673f00_0 .net "A", 0 0, L_0x5567e56ab9f0;  alias, 1 drivers
v0x5567e5673fc0_0 .net "Y", 0 0, L_0x5567e56abb80;  alias, 1 drivers
S_0x5567e56740c0 .scope generate, "genblk1[89]" "genblk1[89]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e56742a0 .param/l "i" 1 8 46, +C4<01011001>;
S_0x5567e5674390 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e56740c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56abd10/d .functor NOR 1, L_0x5567e56abb80, L_0x5567e56abb80, C4<0>, C4<0>;
L_0x5567e56abd10 .delay 1 (2000,2000,2000) L_0x5567e56abd10/d;
v0x5567e56745f0_0 .net "A", 0 0, L_0x5567e56abb80;  alias, 1 drivers
v0x5567e56746b0_0 .net "Y", 0 0, L_0x5567e56abd10;  alias, 1 drivers
S_0x5567e56747b0 .scope generate, "genblk1[90]" "genblk1[90]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5674990 .param/l "i" 1 8 46, +C4<01011010>;
S_0x5567e5674a80 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e56747b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56abea0/d .functor NOR 1, L_0x5567e56abd10, L_0x5567e56abd10, C4<0>, C4<0>;
L_0x5567e56abea0 .delay 1 (2000,2000,2000) L_0x5567e56abea0/d;
v0x5567e5674ce0_0 .net "A", 0 0, L_0x5567e56abd10;  alias, 1 drivers
v0x5567e5674da0_0 .net "Y", 0 0, L_0x5567e56abea0;  alias, 1 drivers
S_0x5567e5674ea0 .scope generate, "genblk1[91]" "genblk1[91]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5675080 .param/l "i" 1 8 46, +C4<01011011>;
S_0x5567e5675170 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5674ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ac010/d .functor NOR 1, L_0x5567e56abea0, L_0x5567e56abea0, C4<0>, C4<0>;
L_0x5567e56ac010 .delay 1 (2000,2000,2000) L_0x5567e56ac010/d;
v0x5567e56753d0_0 .net "A", 0 0, L_0x5567e56abea0;  alias, 1 drivers
v0x5567e5675490_0 .net "Y", 0 0, L_0x5567e56ac010;  alias, 1 drivers
S_0x5567e5675590 .scope generate, "genblk1[92]" "genblk1[92]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5675770 .param/l "i" 1 8 46, +C4<01011100>;
S_0x5567e5675860 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5675590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ac1a0/d .functor NOR 1, L_0x5567e56ac010, L_0x5567e56ac010, C4<0>, C4<0>;
L_0x5567e56ac1a0 .delay 1 (2000,2000,2000) L_0x5567e56ac1a0/d;
v0x5567e5675ac0_0 .net "A", 0 0, L_0x5567e56ac010;  alias, 1 drivers
v0x5567e5675b80_0 .net "Y", 0 0, L_0x5567e56ac1a0;  alias, 1 drivers
S_0x5567e5675c80 .scope generate, "genblk1[93]" "genblk1[93]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5675e60 .param/l "i" 1 8 46, +C4<01011101>;
S_0x5567e5675f50 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5675c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ac330/d .functor NOR 1, L_0x5567e56ac1a0, L_0x5567e56ac1a0, C4<0>, C4<0>;
L_0x5567e56ac330 .delay 1 (2000,2000,2000) L_0x5567e56ac330/d;
v0x5567e56761b0_0 .net "A", 0 0, L_0x5567e56ac1a0;  alias, 1 drivers
v0x5567e5676270_0 .net "Y", 0 0, L_0x5567e56ac330;  alias, 1 drivers
S_0x5567e5676370 .scope generate, "genblk1[94]" "genblk1[94]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5676550 .param/l "i" 1 8 46, +C4<01011110>;
S_0x5567e5676640 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5676370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ac4c0/d .functor NOR 1, L_0x5567e56ac330, L_0x5567e56ac330, C4<0>, C4<0>;
L_0x5567e56ac4c0 .delay 1 (2000,2000,2000) L_0x5567e56ac4c0/d;
v0x5567e56768a0_0 .net "A", 0 0, L_0x5567e56ac330;  alias, 1 drivers
v0x5567e5676960_0 .net "Y", 0 0, L_0x5567e56ac4c0;  alias, 1 drivers
S_0x5567e5676a60 .scope generate, "genblk1[95]" "genblk1[95]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5676c40 .param/l "i" 1 8 46, +C4<01011111>;
S_0x5567e5676d30 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5676a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ac650/d .functor NOR 1, L_0x5567e56ac4c0, L_0x5567e56ac4c0, C4<0>, C4<0>;
L_0x5567e56ac650 .delay 1 (2000,2000,2000) L_0x5567e56ac650/d;
v0x5567e5676f90_0 .net "A", 0 0, L_0x5567e56ac4c0;  alias, 1 drivers
v0x5567e5677050_0 .net "Y", 0 0, L_0x5567e56ac650;  alias, 1 drivers
S_0x5567e5677150 .scope generate, "genblk1[96]" "genblk1[96]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5677330 .param/l "i" 1 8 46, +C4<01100000>;
S_0x5567e5677420 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5677150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ac7e0/d .functor NOR 1, L_0x5567e56ac650, L_0x5567e56ac650, C4<0>, C4<0>;
L_0x5567e56ac7e0 .delay 1 (2000,2000,2000) L_0x5567e56ac7e0/d;
v0x5567e5677680_0 .net "A", 0 0, L_0x5567e56ac650;  alias, 1 drivers
v0x5567e5677740_0 .net "Y", 0 0, L_0x5567e56ac7e0;  alias, 1 drivers
S_0x5567e5677840 .scope generate, "genblk1[97]" "genblk1[97]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5677a20 .param/l "i" 1 8 46, +C4<01100001>;
S_0x5567e5677b10 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5677840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ac970/d .functor NOR 1, L_0x5567e56ac7e0, L_0x5567e56ac7e0, C4<0>, C4<0>;
L_0x5567e56ac970 .delay 1 (2000,2000,2000) L_0x5567e56ac970/d;
v0x5567e5677d70_0 .net "A", 0 0, L_0x5567e56ac7e0;  alias, 1 drivers
v0x5567e5677e30_0 .net "Y", 0 0, L_0x5567e56ac970;  alias, 1 drivers
S_0x5567e5677f30 .scope generate, "genblk1[98]" "genblk1[98]" 8 46, 8 46 0, S_0x5567e552ea60;
 .timescale -9 -12;
P_0x5567e5678110 .param/l "i" 1 8 46, +C4<01100010>;
S_0x5567e5678200 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x5567e5677f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56acb00/d .functor NOR 1, L_0x5567e56ac970, L_0x5567e56ac970, C4<0>, C4<0>;
L_0x5567e56acb00 .delay 1 (2000,2000,2000) L_0x5567e56acb00/d;
v0x5567e5678460_0 .net "A", 0 0, L_0x5567e56ac970;  alias, 1 drivers
v0x5567e5678520_0 .net "Y", 0 0, L_0x5567e56acb00;  alias, 1 drivers
S_0x5567e567aa00 .scope module, "osc2" "USM_ringoscillator_nand4" 4 44, 8 57 0, S_0x5567e5649b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "en";
    .port_info 1 /OUTPUT 1 "out";
P_0x5567e567abe0 .param/l "etapas" 1 8 65, +C4<00000000000000000000000000100001>;
L_0x5567e56b0290 .functor AND 1, L_0x5567e56b03d0, L_0x5567e56a2cd0, C4<1>, C4<1>;
L_0x5567e56b03d0 .functor BUFZ 1, L_0x5567e56b00b0, C4<0>, C4<0>, C4<0>;
v0x5567e5688ba0 .array "aux_wire", 0 33;
v0x5567e5688ba0_0 .net v0x5567e5688ba0 0, 0 0, L_0x5567e56b0290; 1 drivers
v0x5567e5688ba0_1 .net v0x5567e5688ba0 1, 0 0, L_0x5567e56acf40; 1 drivers
v0x5567e5688ba0_2 .net v0x5567e5688ba0 2, 0 0, L_0x5567e56ad040; 1 drivers
v0x5567e5688ba0_3 .net v0x5567e5688ba0 3, 0 0, L_0x5567e56ad1d0; 1 drivers
v0x5567e5688ba0_4 .net v0x5567e5688ba0 4, 0 0, L_0x5567e56ad360; 1 drivers
v0x5567e5688ba0_5 .net v0x5567e5688ba0 5, 0 0, L_0x5567e56ad4f0; 1 drivers
v0x5567e5688ba0_6 .net v0x5567e5688ba0 6, 0 0, L_0x5567e56ad680; 1 drivers
v0x5567e5688ba0_7 .net v0x5567e5688ba0 7, 0 0, L_0x5567e56ad810; 1 drivers
v0x5567e5688ba0_8 .net v0x5567e5688ba0 8, 0 0, L_0x5567e56ad9a0; 1 drivers
v0x5567e5688ba0_9 .net v0x5567e5688ba0 9, 0 0, L_0x5567e56adb30; 1 drivers
v0x5567e5688ba0_10 .net v0x5567e5688ba0 10, 0 0, L_0x5567e56adcc0; 1 drivers
v0x5567e5688ba0_11 .net v0x5567e5688ba0 11, 0 0, L_0x5567e56ade50; 1 drivers
v0x5567e5688ba0_12 .net v0x5567e5688ba0 12, 0 0, L_0x5567e56adfe0; 1 drivers
v0x5567e5688ba0_13 .net v0x5567e5688ba0 13, 0 0, L_0x5567e56ae170; 1 drivers
v0x5567e5688ba0_14 .net v0x5567e5688ba0 14, 0 0, L_0x5567e56ae300; 1 drivers
v0x5567e5688ba0_15 .net v0x5567e5688ba0 15, 0 0, L_0x5567e56ae490; 1 drivers
v0x5567e5688ba0_16 .net v0x5567e5688ba0 16, 0 0, L_0x5567e56ae620; 1 drivers
v0x5567e5688ba0_17 .net v0x5567e5688ba0 17, 0 0, L_0x5567e56ae7b0; 1 drivers
v0x5567e5688ba0_18 .net v0x5567e5688ba0 18, 0 0, L_0x5567e56ae940; 1 drivers
v0x5567e5688ba0_19 .net v0x5567e5688ba0 19, 0 0, L_0x5567e56aead0; 1 drivers
v0x5567e5688ba0_20 .net v0x5567e5688ba0 20, 0 0, L_0x5567e56aec60; 1 drivers
v0x5567e5688ba0_21 .net v0x5567e5688ba0 21, 0 0, L_0x5567e56aedf0; 1 drivers
v0x5567e5688ba0_22 .net v0x5567e5688ba0 22, 0 0, L_0x5567e56aef80; 1 drivers
v0x5567e5688ba0_23 .net v0x5567e5688ba0 23, 0 0, L_0x5567e56af110; 1 drivers
v0x5567e5688ba0_24 .net v0x5567e5688ba0 24, 0 0, L_0x5567e56af2a0; 1 drivers
v0x5567e5688ba0_25 .net v0x5567e5688ba0 25, 0 0, L_0x5567e56af430; 1 drivers
v0x5567e5688ba0_26 .net v0x5567e5688ba0 26, 0 0, L_0x5567e56af5c0; 1 drivers
v0x5567e5688ba0_27 .net v0x5567e5688ba0 27, 0 0, L_0x5567e56af750; 1 drivers
v0x5567e5688ba0_28 .net v0x5567e5688ba0 28, 0 0, L_0x5567e56af8e0; 1 drivers
v0x5567e5688ba0_29 .net v0x5567e5688ba0 29, 0 0, L_0x5567e56afa70; 1 drivers
v0x5567e5688ba0_30 .net v0x5567e5688ba0 30, 0 0, L_0x5567e56afc00; 1 drivers
v0x5567e5688ba0_31 .net v0x5567e5688ba0 31, 0 0, L_0x5567e56afd90; 1 drivers
v0x5567e5688ba0_32 .net v0x5567e5688ba0 32, 0 0, L_0x5567e56aff20; 1 drivers
v0x5567e5688ba0_33 .net v0x5567e5688ba0 33, 0 0, L_0x5567e56b00b0; 1 drivers
v0x5567e5689640_0 .net "en", 0 0, L_0x5567e56a2cd0;  alias, 1 drivers
v0x5567e5689730_0 .net "out", 0 0, L_0x5567e56b03d0;  alias, 1 drivers
S_0x5567e567acc0 .scope generate, "genblk1[0]" "genblk1[0]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e567aea0 .param/l "i" 1 8 71, +C4<00>;
S_0x5567e567af80 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e567acc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56acf40/d .functor NOR 1, L_0x5567e56b0290, L_0x5567e56b0290, C4<0>, C4<0>;
L_0x5567e56acf40 .delay 1 (2000,2000,2000) L_0x5567e56acf40/d;
v0x5567e567b1c0_0 .net "A", 0 0, L_0x5567e56b0290;  alias, 1 drivers
v0x5567e567b2a0_0 .net "Y", 0 0, L_0x5567e56acf40;  alias, 1 drivers
S_0x5567e567b3c0 .scope generate, "genblk1[1]" "genblk1[1]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e567b5c0 .param/l "i" 1 8 71, +C4<01>;
S_0x5567e567b680 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e567b3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ad040/d .functor NOR 1, L_0x5567e56acf40, L_0x5567e56acf40, C4<0>, C4<0>;
L_0x5567e56ad040 .delay 1 (2000,2000,2000) L_0x5567e56ad040/d;
v0x5567e567b8c0_0 .net "A", 0 0, L_0x5567e56acf40;  alias, 1 drivers
v0x5567e567b980_0 .net "Y", 0 0, L_0x5567e56ad040;  alias, 1 drivers
S_0x5567e567ba80 .scope generate, "genblk1[2]" "genblk1[2]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e567bc60 .param/l "i" 1 8 71, +C4<010>;
S_0x5567e567bd20 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e567ba80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ad1d0/d .functor NOR 1, L_0x5567e56ad040, L_0x5567e56ad040, C4<0>, C4<0>;
L_0x5567e56ad1d0 .delay 1 (2000,2000,2000) L_0x5567e56ad1d0/d;
v0x5567e567bf60_0 .net "A", 0 0, L_0x5567e56ad040;  alias, 1 drivers
v0x5567e567c020_0 .net "Y", 0 0, L_0x5567e56ad1d0;  alias, 1 drivers
S_0x5567e567c120 .scope generate, "genblk1[3]" "genblk1[3]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e567c300 .param/l "i" 1 8 71, +C4<011>;
S_0x5567e567c3e0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e567c120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ad360/d .functor NOR 1, L_0x5567e56ad1d0, L_0x5567e56ad1d0, C4<0>, C4<0>;
L_0x5567e56ad360 .delay 1 (2000,2000,2000) L_0x5567e56ad360/d;
v0x5567e567c620_0 .net "A", 0 0, L_0x5567e56ad1d0;  alias, 1 drivers
v0x5567e567c6e0_0 .net "Y", 0 0, L_0x5567e56ad360;  alias, 1 drivers
S_0x5567e567c7e0 .scope generate, "genblk1[4]" "genblk1[4]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e567ca10 .param/l "i" 1 8 71, +C4<0100>;
S_0x5567e567caf0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e567c7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ad4f0/d .functor NOR 1, L_0x5567e56ad360, L_0x5567e56ad360, C4<0>, C4<0>;
L_0x5567e56ad4f0 .delay 1 (2000,2000,2000) L_0x5567e56ad4f0/d;
v0x5567e567cd30_0 .net "A", 0 0, L_0x5567e56ad360;  alias, 1 drivers
v0x5567e567cdf0_0 .net "Y", 0 0, L_0x5567e56ad4f0;  alias, 1 drivers
S_0x5567e567cef0 .scope generate, "genblk1[5]" "genblk1[5]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e567d0d0 .param/l "i" 1 8 71, +C4<0101>;
S_0x5567e567d1b0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e567cef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ad680/d .functor NOR 1, L_0x5567e56ad4f0, L_0x5567e56ad4f0, C4<0>, C4<0>;
L_0x5567e56ad680 .delay 1 (2000,2000,2000) L_0x5567e56ad680/d;
v0x5567e567d3f0_0 .net "A", 0 0, L_0x5567e56ad4f0;  alias, 1 drivers
v0x5567e567d4b0_0 .net "Y", 0 0, L_0x5567e56ad680;  alias, 1 drivers
S_0x5567e567d5b0 .scope generate, "genblk1[6]" "genblk1[6]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e567d790 .param/l "i" 1 8 71, +C4<0110>;
S_0x5567e567d870 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e567d5b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ad810/d .functor NOR 1, L_0x5567e56ad680, L_0x5567e56ad680, C4<0>, C4<0>;
L_0x5567e56ad810 .delay 1 (2000,2000,2000) L_0x5567e56ad810/d;
v0x5567e567dab0_0 .net "A", 0 0, L_0x5567e56ad680;  alias, 1 drivers
v0x5567e567db70_0 .net "Y", 0 0, L_0x5567e56ad810;  alias, 1 drivers
S_0x5567e567dc70 .scope generate, "genblk1[7]" "genblk1[7]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e567de50 .param/l "i" 1 8 71, +C4<0111>;
S_0x5567e567df30 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e567dc70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ad9a0/d .functor NOR 1, L_0x5567e56ad810, L_0x5567e56ad810, C4<0>, C4<0>;
L_0x5567e56ad9a0 .delay 1 (2000,2000,2000) L_0x5567e56ad9a0/d;
v0x5567e567e170_0 .net "A", 0 0, L_0x5567e56ad810;  alias, 1 drivers
v0x5567e567e230_0 .net "Y", 0 0, L_0x5567e56ad9a0;  alias, 1 drivers
S_0x5567e567e330 .scope generate, "genblk1[8]" "genblk1[8]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e567c9c0 .param/l "i" 1 8 71, +C4<01000>;
S_0x5567e567e5a0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e567e330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56adb30/d .functor NOR 1, L_0x5567e56ad9a0, L_0x5567e56ad9a0, C4<0>, C4<0>;
L_0x5567e56adb30 .delay 1 (2000,2000,2000) L_0x5567e56adb30/d;
v0x5567e567e7e0_0 .net "A", 0 0, L_0x5567e56ad9a0;  alias, 1 drivers
v0x5567e567e8a0_0 .net "Y", 0 0, L_0x5567e56adb30;  alias, 1 drivers
S_0x5567e567e9a0 .scope generate, "genblk1[9]" "genblk1[9]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e567eb80 .param/l "i" 1 8 71, +C4<01001>;
S_0x5567e567ec60 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e567e9a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56adcc0/d .functor NOR 1, L_0x5567e56adb30, L_0x5567e56adb30, C4<0>, C4<0>;
L_0x5567e56adcc0 .delay 1 (2000,2000,2000) L_0x5567e56adcc0/d;
v0x5567e567eea0_0 .net "A", 0 0, L_0x5567e56adb30;  alias, 1 drivers
v0x5567e567ef60_0 .net "Y", 0 0, L_0x5567e56adcc0;  alias, 1 drivers
S_0x5567e567f060 .scope generate, "genblk1[10]" "genblk1[10]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e567f240 .param/l "i" 1 8 71, +C4<01010>;
S_0x5567e567f320 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e567f060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ade50/d .functor NOR 1, L_0x5567e56adcc0, L_0x5567e56adcc0, C4<0>, C4<0>;
L_0x5567e56ade50 .delay 1 (2000,2000,2000) L_0x5567e56ade50/d;
v0x5567e567f560_0 .net "A", 0 0, L_0x5567e56adcc0;  alias, 1 drivers
v0x5567e567f620_0 .net "Y", 0 0, L_0x5567e56ade50;  alias, 1 drivers
S_0x5567e567f720 .scope generate, "genblk1[11]" "genblk1[11]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e567f900 .param/l "i" 1 8 71, +C4<01011>;
S_0x5567e567f9e0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e567f720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56adfe0/d .functor NOR 1, L_0x5567e56ade50, L_0x5567e56ade50, C4<0>, C4<0>;
L_0x5567e56adfe0 .delay 1 (2000,2000,2000) L_0x5567e56adfe0/d;
v0x5567e567fc20_0 .net "A", 0 0, L_0x5567e56ade50;  alias, 1 drivers
v0x5567e567fce0_0 .net "Y", 0 0, L_0x5567e56adfe0;  alias, 1 drivers
S_0x5567e567fde0 .scope generate, "genblk1[12]" "genblk1[12]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e567ffc0 .param/l "i" 1 8 71, +C4<01100>;
S_0x5567e56800a0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e567fde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ae170/d .functor NOR 1, L_0x5567e56adfe0, L_0x5567e56adfe0, C4<0>, C4<0>;
L_0x5567e56ae170 .delay 1 (2000,2000,2000) L_0x5567e56ae170/d;
v0x5567e56802e0_0 .net "A", 0 0, L_0x5567e56adfe0;  alias, 1 drivers
v0x5567e56803a0_0 .net "Y", 0 0, L_0x5567e56ae170;  alias, 1 drivers
S_0x5567e56804a0 .scope generate, "genblk1[13]" "genblk1[13]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e5680680 .param/l "i" 1 8 71, +C4<01101>;
S_0x5567e5680760 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e56804a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ae300/d .functor NOR 1, L_0x5567e56ae170, L_0x5567e56ae170, C4<0>, C4<0>;
L_0x5567e56ae300 .delay 1 (2000,2000,2000) L_0x5567e56ae300/d;
v0x5567e56809a0_0 .net "A", 0 0, L_0x5567e56ae170;  alias, 1 drivers
v0x5567e5680a60_0 .net "Y", 0 0, L_0x5567e56ae300;  alias, 1 drivers
S_0x5567e5680b60 .scope generate, "genblk1[14]" "genblk1[14]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e5680d40 .param/l "i" 1 8 71, +C4<01110>;
S_0x5567e5680e20 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e5680b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ae490/d .functor NOR 1, L_0x5567e56ae300, L_0x5567e56ae300, C4<0>, C4<0>;
L_0x5567e56ae490 .delay 1 (2000,2000,2000) L_0x5567e56ae490/d;
v0x5567e5681060_0 .net "A", 0 0, L_0x5567e56ae300;  alias, 1 drivers
v0x5567e5681120_0 .net "Y", 0 0, L_0x5567e56ae490;  alias, 1 drivers
S_0x5567e5681220 .scope generate, "genblk1[15]" "genblk1[15]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e5681400 .param/l "i" 1 8 71, +C4<01111>;
S_0x5567e56814e0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e5681220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ae620/d .functor NOR 1, L_0x5567e56ae490, L_0x5567e56ae490, C4<0>, C4<0>;
L_0x5567e56ae620 .delay 1 (2000,2000,2000) L_0x5567e56ae620/d;
v0x5567e5681720_0 .net "A", 0 0, L_0x5567e56ae490;  alias, 1 drivers
v0x5567e56817e0_0 .net "Y", 0 0, L_0x5567e56ae620;  alias, 1 drivers
S_0x5567e56818e0 .scope generate, "genblk1[16]" "genblk1[16]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e5681ac0 .param/l "i" 1 8 71, +C4<010000>;
S_0x5567e5681ba0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e56818e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ae7b0/d .functor NOR 1, L_0x5567e56ae620, L_0x5567e56ae620, C4<0>, C4<0>;
L_0x5567e56ae7b0 .delay 1 (2000,2000,2000) L_0x5567e56ae7b0/d;
v0x5567e5681de0_0 .net "A", 0 0, L_0x5567e56ae620;  alias, 1 drivers
v0x5567e5681ea0_0 .net "Y", 0 0, L_0x5567e56ae7b0;  alias, 1 drivers
S_0x5567e5681fa0 .scope generate, "genblk1[17]" "genblk1[17]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e5682180 .param/l "i" 1 8 71, +C4<010001>;
S_0x5567e5682260 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e5681fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56ae940/d .functor NOR 1, L_0x5567e56ae7b0, L_0x5567e56ae7b0, C4<0>, C4<0>;
L_0x5567e56ae940 .delay 1 (2000,2000,2000) L_0x5567e56ae940/d;
v0x5567e56824a0_0 .net "A", 0 0, L_0x5567e56ae7b0;  alias, 1 drivers
v0x5567e5682560_0 .net "Y", 0 0, L_0x5567e56ae940;  alias, 1 drivers
S_0x5567e5682660 .scope generate, "genblk1[18]" "genblk1[18]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e5682840 .param/l "i" 1 8 71, +C4<010010>;
S_0x5567e5682920 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e5682660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56aead0/d .functor NOR 1, L_0x5567e56ae940, L_0x5567e56ae940, C4<0>, C4<0>;
L_0x5567e56aead0 .delay 1 (2000,2000,2000) L_0x5567e56aead0/d;
v0x5567e5682b60_0 .net "A", 0 0, L_0x5567e56ae940;  alias, 1 drivers
v0x5567e5682c20_0 .net "Y", 0 0, L_0x5567e56aead0;  alias, 1 drivers
S_0x5567e5682d20 .scope generate, "genblk1[19]" "genblk1[19]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e5682f00 .param/l "i" 1 8 71, +C4<010011>;
S_0x5567e5682fe0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e5682d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56aec60/d .functor NOR 1, L_0x5567e56aead0, L_0x5567e56aead0, C4<0>, C4<0>;
L_0x5567e56aec60 .delay 1 (2000,2000,2000) L_0x5567e56aec60/d;
v0x5567e5683220_0 .net "A", 0 0, L_0x5567e56aead0;  alias, 1 drivers
v0x5567e56832e0_0 .net "Y", 0 0, L_0x5567e56aec60;  alias, 1 drivers
S_0x5567e56833e0 .scope generate, "genblk1[20]" "genblk1[20]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e56835c0 .param/l "i" 1 8 71, +C4<010100>;
S_0x5567e56836a0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e56833e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56aedf0/d .functor NOR 1, L_0x5567e56aec60, L_0x5567e56aec60, C4<0>, C4<0>;
L_0x5567e56aedf0 .delay 1 (2000,2000,2000) L_0x5567e56aedf0/d;
v0x5567e56838e0_0 .net "A", 0 0, L_0x5567e56aec60;  alias, 1 drivers
v0x5567e56839a0_0 .net "Y", 0 0, L_0x5567e56aedf0;  alias, 1 drivers
S_0x5567e5683aa0 .scope generate, "genblk1[21]" "genblk1[21]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e5683c80 .param/l "i" 1 8 71, +C4<010101>;
S_0x5567e5683d60 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e5683aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56aef80/d .functor NOR 1, L_0x5567e56aedf0, L_0x5567e56aedf0, C4<0>, C4<0>;
L_0x5567e56aef80 .delay 1 (2000,2000,2000) L_0x5567e56aef80/d;
v0x5567e5683fa0_0 .net "A", 0 0, L_0x5567e56aedf0;  alias, 1 drivers
v0x5567e5684060_0 .net "Y", 0 0, L_0x5567e56aef80;  alias, 1 drivers
S_0x5567e5684160 .scope generate, "genblk1[22]" "genblk1[22]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e5684340 .param/l "i" 1 8 71, +C4<010110>;
S_0x5567e5684420 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e5684160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56af110/d .functor NOR 1, L_0x5567e56aef80, L_0x5567e56aef80, C4<0>, C4<0>;
L_0x5567e56af110 .delay 1 (2000,2000,2000) L_0x5567e56af110/d;
v0x5567e5684660_0 .net "A", 0 0, L_0x5567e56aef80;  alias, 1 drivers
v0x5567e5684720_0 .net "Y", 0 0, L_0x5567e56af110;  alias, 1 drivers
S_0x5567e5684820 .scope generate, "genblk1[23]" "genblk1[23]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e5684a00 .param/l "i" 1 8 71, +C4<010111>;
S_0x5567e5684ae0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e5684820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56af2a0/d .functor NOR 1, L_0x5567e56af110, L_0x5567e56af110, C4<0>, C4<0>;
L_0x5567e56af2a0 .delay 1 (2000,2000,2000) L_0x5567e56af2a0/d;
v0x5567e5684d20_0 .net "A", 0 0, L_0x5567e56af110;  alias, 1 drivers
v0x5567e5684de0_0 .net "Y", 0 0, L_0x5567e56af2a0;  alias, 1 drivers
S_0x5567e5684ee0 .scope generate, "genblk1[24]" "genblk1[24]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e56850c0 .param/l "i" 1 8 71, +C4<011000>;
S_0x5567e56851a0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e5684ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56af430/d .functor NOR 1, L_0x5567e56af2a0, L_0x5567e56af2a0, C4<0>, C4<0>;
L_0x5567e56af430 .delay 1 (2000,2000,2000) L_0x5567e56af430/d;
v0x5567e56853e0_0 .net "A", 0 0, L_0x5567e56af2a0;  alias, 1 drivers
v0x5567e56854a0_0 .net "Y", 0 0, L_0x5567e56af430;  alias, 1 drivers
S_0x5567e56855a0 .scope generate, "genblk1[25]" "genblk1[25]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e5685780 .param/l "i" 1 8 71, +C4<011001>;
S_0x5567e5685860 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e56855a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56af5c0/d .functor NOR 1, L_0x5567e56af430, L_0x5567e56af430, C4<0>, C4<0>;
L_0x5567e56af5c0 .delay 1 (2000,2000,2000) L_0x5567e56af5c0/d;
v0x5567e5685aa0_0 .net "A", 0 0, L_0x5567e56af430;  alias, 1 drivers
v0x5567e5685b60_0 .net "Y", 0 0, L_0x5567e56af5c0;  alias, 1 drivers
S_0x5567e5685c60 .scope generate, "genblk1[26]" "genblk1[26]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e5685e40 .param/l "i" 1 8 71, +C4<011010>;
S_0x5567e5685f20 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e5685c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56af750/d .functor NOR 1, L_0x5567e56af5c0, L_0x5567e56af5c0, C4<0>, C4<0>;
L_0x5567e56af750 .delay 1 (2000,2000,2000) L_0x5567e56af750/d;
v0x5567e5686160_0 .net "A", 0 0, L_0x5567e56af5c0;  alias, 1 drivers
v0x5567e5686220_0 .net "Y", 0 0, L_0x5567e56af750;  alias, 1 drivers
S_0x5567e5686320 .scope generate, "genblk1[27]" "genblk1[27]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e5686500 .param/l "i" 1 8 71, +C4<011011>;
S_0x5567e56865e0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e5686320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56af8e0/d .functor NOR 1, L_0x5567e56af750, L_0x5567e56af750, C4<0>, C4<0>;
L_0x5567e56af8e0 .delay 1 (2000,2000,2000) L_0x5567e56af8e0/d;
v0x5567e5686820_0 .net "A", 0 0, L_0x5567e56af750;  alias, 1 drivers
v0x5567e56868e0_0 .net "Y", 0 0, L_0x5567e56af8e0;  alias, 1 drivers
S_0x5567e56869e0 .scope generate, "genblk1[28]" "genblk1[28]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e5686bc0 .param/l "i" 1 8 71, +C4<011100>;
S_0x5567e5686ca0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e56869e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56afa70/d .functor NOR 1, L_0x5567e56af8e0, L_0x5567e56af8e0, C4<0>, C4<0>;
L_0x5567e56afa70 .delay 1 (2000,2000,2000) L_0x5567e56afa70/d;
v0x5567e5686ee0_0 .net "A", 0 0, L_0x5567e56af8e0;  alias, 1 drivers
v0x5567e5686fa0_0 .net "Y", 0 0, L_0x5567e56afa70;  alias, 1 drivers
S_0x5567e56870a0 .scope generate, "genblk1[29]" "genblk1[29]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e5687280 .param/l "i" 1 8 71, +C4<011101>;
S_0x5567e5687360 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e56870a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56afc00/d .functor NOR 1, L_0x5567e56afa70, L_0x5567e56afa70, C4<0>, C4<0>;
L_0x5567e56afc00 .delay 1 (2000,2000,2000) L_0x5567e56afc00/d;
v0x5567e56875a0_0 .net "A", 0 0, L_0x5567e56afa70;  alias, 1 drivers
v0x5567e5687660_0 .net "Y", 0 0, L_0x5567e56afc00;  alias, 1 drivers
S_0x5567e5687760 .scope generate, "genblk1[30]" "genblk1[30]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e5687940 .param/l "i" 1 8 71, +C4<011110>;
S_0x5567e5687a20 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e5687760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56afd90/d .functor NOR 1, L_0x5567e56afc00, L_0x5567e56afc00, C4<0>, C4<0>;
L_0x5567e56afd90 .delay 1 (2000,2000,2000) L_0x5567e56afd90/d;
v0x5567e5687c60_0 .net "A", 0 0, L_0x5567e56afc00;  alias, 1 drivers
v0x5567e5687d20_0 .net "Y", 0 0, L_0x5567e56afd90;  alias, 1 drivers
S_0x5567e5687e20 .scope generate, "genblk1[31]" "genblk1[31]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e5688000 .param/l "i" 1 8 71, +C4<011111>;
S_0x5567e56880e0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e5687e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56aff20/d .functor NOR 1, L_0x5567e56afd90, L_0x5567e56afd90, C4<0>, C4<0>;
L_0x5567e56aff20 .delay 1 (2000,2000,2000) L_0x5567e56aff20/d;
v0x5567e5688320_0 .net "A", 0 0, L_0x5567e56afd90;  alias, 1 drivers
v0x5567e56883e0_0 .net "Y", 0 0, L_0x5567e56aff20;  alias, 1 drivers
S_0x5567e56884e0 .scope generate, "genblk1[32]" "genblk1[32]" 8 71, 8 71 0, S_0x5567e567aa00;
 .timescale -9 -12;
P_0x5567e56886c0 .param/l "i" 1 8 71, +C4<0100000>;
S_0x5567e5688780 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x5567e56884e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5567e56b00b0/d .functor NOR 1, L_0x5567e56aff20, L_0x5567e56aff20, C4<0>, C4<0>;
L_0x5567e56b00b0 .delay 1 (2000,2000,2000) L_0x5567e56b00b0/d;
v0x5567e56889e0_0 .net "A", 0 0, L_0x5567e56aff20;  alias, 1 drivers
v0x5567e5688aa0_0 .net "Y", 0 0, L_0x5567e56b00b0;  alias, 1 drivers
S_0x5567e56897d0 .scope module, "prom" "promedio" 4 49, 9 1 0, S_0x5567e5649b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "sum_en";
    .port_info 4 /INPUT 16 "in";
    .port_info 5 /OUTPUT 24 "out";
    .port_info 6 /OUTPUT 1 "sum_redy";
P_0x5567e56899b0 .param/l "N" 0 9 1, +C4<00000000000000000000000000011000>;
v0x5567e5689a90_0 .net "clk", 0 0, v0x5567e561bcb0_0;  alias, 1 drivers
v0x5567e5689b30_0 .var "contador", 15 0;
v0x5567e5689bf0_0 .net "en", 0 0, L_0x5567e56a2cd0;  alias, 1 drivers
v0x5567e5689c90_0 .net "in", 15 0, v0x5567e5624e60_0;  alias, 1 drivers
v0x5567e5689d30_0 .var "out", 23 0;
v0x5567e5689e40_0 .var "promedio", 23 0;
v0x5567e5689f20_0 .net "reset", 0 0, L_0x5567e56a2da0;  alias, 1 drivers
v0x5567e568a010_0 .net "sum_en", 0 0, v0x5567e561f050_0;  alias, 1 drivers
v0x5567e568a0b0_0 .var "sum_redy", 0 0;
S_0x5567e568a230 .scope module, "uart" "uart_basic" 4 53, 10 10 0, S_0x5567e5649b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 8 "rx_data";
    .port_info 4 /OUTPUT 1 "rx_ready";
    .port_info 5 /OUTPUT 1 "tx";
    .port_info 6 /INPUT 1 "tx_start";
    .port_info 7 /INPUT 8 "tx_data";
    .port_info 8 /OUTPUT 1 "tx_busy";
P_0x5567e564e480 .param/l "BAUD_RATE" 0 10 13, +C4<00000000000000000000001111101000>;
P_0x5567e564e4c0 .param/l "CLK_FREQUENCY" 0 10 12, +C4<00000000000000000010011100010000>;
v0x5567e569e990_0 .net "baud8_tick", 0 0, L_0x5567e56b04f0;  1 drivers
v0x5567e569ea50_0 .net "baud_tick", 0 0, L_0x5567e56c0830;  1 drivers
v0x5567e569eb60_0 .net "clk", 0 0, v0x5567e561bcb0_0;  alias, 1 drivers
v0x5567e569ec00_0 .net "reset", 0 0, L_0x5567e56a2da0;  alias, 1 drivers
v0x5567e569eca0_0 .net "rx", 0 0, L_0x5567e56a2e40;  alias, 1 drivers
v0x5567e569ede0_0 .net "rx_data", 7 0, v0x5567e569d310_0;  alias, 1 drivers
v0x5567e569eed0_0 .var "rx_ready", 0 0;
v0x5567e569ef70_0 .net "rx_ready_pre", 0 0, v0x5567e569d490_0;  1 drivers
v0x5567e569f010_0 .var "rx_ready_sync", 0 0;
v0x5567e569f140_0 .net "tx", 0 0, v0x5567e569e4d0_0;  alias, 1 drivers
v0x5567e569f1e0_0 .net "tx_busy", 0 0, v0x5567e569e590_0;  alias, 1 drivers
v0x5567e569f280_0 .net "tx_data", 7 0, v0x5567e56a0870_0;  1 drivers
v0x5567e569f320_0 .net "tx_start", 0 0, v0x5567e561df90_0;  alias, 1 drivers
S_0x5567e568a620 .scope module, "baud8_tick_blk" "uart_baud_tick_gen" 10 36, 11 11 0, S_0x5567e568a230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 1 "tick";
P_0x5567e568a820 .param/l "ACC_WIDTH" 1 11 31, +C4<000000000000000000000000000001100>;
P_0x5567e568a860 .param/l "BAUD_RATE" 0 11 14, +C4<00000000000000000000001111101000>;
P_0x5567e568a8a0 .param/l "CLK_FREQUENCY" 0 11 13, +C4<00000000000000000010011100010000>;
P_0x5567e568a8e0 .param/l "INCREMENT" 1 11 33, +C4<000000000000000000000110011001101>;
P_0x5567e568a920 .param/l "OVERSAMPLING" 0 11 15, +C4<00000000000000000000000000001000>;
P_0x5567e568a960 .param/l "SHIFT_LIMITER" 1 11 32, +C4<00000000000000000000000000000000>;
v0x5567e568afe0_0 .var "acc", 12 0;
v0x5567e569b090_0 .net "clk", 0 0, v0x5567e561bcb0_0;  alias, 1 drivers
L_0x7f3a27e79060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5567e569b130_0 .net "enable", 0 0, L_0x7f3a27e79060;  1 drivers
v0x5567e569b1d0_0 .net "tick", 0 0, L_0x5567e56b04f0;  alias, 1 drivers
L_0x5567e56b04f0 .part v0x5567e568afe0_0, 12, 1;
S_0x5567e568ac00 .scope function.vec4.u32, "clog2" "clog2" 11 22, 11 22 0, S_0x5567e568a620;
 .timescale -9 -12;
; Variable clog2 is vec4 return value of scope S_0x5567e568ac00
v0x5567e568af00_0 .var/i "value", 31 0;
TD_tb_tt03.DUT.uart.baud8_tick_blk.clog2 ;
    %load/vec4 v0x5567e568af00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5567e568af00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x5567e568af00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5567e568af00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5567e568af00_0, 0, 32;
    %retload/vec4 0; Load clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x5567e569b270 .scope module, "baud_tick_blk" "uart_baud_tick_gen" 10 61, 11 11 0, S_0x5567e568a230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 1 "tick";
P_0x5567e569b400 .param/l "ACC_WIDTH" 1 11 31, +C4<000000000000000000000000000001100>;
P_0x5567e569b440 .param/l "BAUD_RATE" 0 11 14, +C4<00000000000000000000001111101000>;
P_0x5567e569b480 .param/l "CLK_FREQUENCY" 0 11 13, +C4<00000000000000000010011100010000>;
P_0x5567e569b4c0 .param/l "INCREMENT" 1 11 33, +C4<000000000000000000000000110011010>;
P_0x5567e569b500 .param/l "OVERSAMPLING" 0 11 15, +C4<00000000000000000000000000000001>;
P_0x5567e569b540 .param/l "SHIFT_LIMITER" 1 11 32, +C4<00000000000000000000000000000000>;
v0x5567e569bb20_0 .var "acc", 12 0;
v0x5567e569bbc0_0 .net "clk", 0 0, v0x5567e561bcb0_0;  alias, 1 drivers
v0x5567e569bc60_0 .net "enable", 0 0, v0x5567e569e590_0;  alias, 1 drivers
v0x5567e569bd00_0 .net "tick", 0 0, L_0x5567e56c0830;  alias, 1 drivers
L_0x5567e56c0830 .part v0x5567e569bb20_0, 12, 1;
S_0x5567e569b800 .scope function.vec4.u32, "clog2" "clog2" 11 22, 11 22 0, S_0x5567e569b270;
 .timescale -9 -12;
; Variable clog2 is vec4 return value of scope S_0x5567e569b800
v0x5567e569ba80_0 .var/i "value", 31 0;
TD_tb_tt03.DUT.uart.baud_tick_blk.clog2 ;
    %load/vec4 v0x5567e569ba80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5567e569ba80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x5567e569ba80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x5567e569ba80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5567e569ba80_0, 0, 32;
    %retload/vec4 0; Load clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x5567e569bda0 .scope module, "uart_rx_blk" "uart_rx" 10 42, 12 10 0, S_0x5567e568a230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "baud8_tick";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /OUTPUT 8 "rx_data";
    .port_info 5 /OUTPUT 1 "rx_ready";
P_0x5567e569bf80 .param/l "RX_IDLE" 1 12 20, C4<00000000000000000000000000000000>;
P_0x5567e569bfc0 .param/l "RX_READY" 1 12 24, C4<00000000000000000000000000000100>;
P_0x5567e569c000 .param/l "RX_RECV" 1 12 22, C4<00000000000000000000000000000010>;
P_0x5567e569c040 .param/l "RX_START" 1 12 21, C4<00000000000000000000000000000001>;
P_0x5567e569c080 .param/l "RX_STOP" 1 12 23, C4<00000000000000000000000000000011>;
v0x5567e569cbc0_0 .net *"_ivl_0", 31 0, L_0x5567e56b0670;  1 drivers
L_0x7f3a27e790a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5567e569cc60_0 .net *"_ivl_3", 28 0, L_0x7f3a27e790a8;  1 drivers
L_0x7f3a27e790f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5567e569cd00_0 .net/2u *"_ivl_4", 31 0, L_0x7f3a27e790f0;  1 drivers
v0x5567e569cda0_0 .net "baud8_tick", 0 0, L_0x5567e56b04f0;  alias, 1 drivers
v0x5567e569ce40_0 .var "bit_counter", 2 0;
v0x5567e569cf30_0 .var "bit_counter_next", 2 0;
v0x5567e569cfd0_0 .net "clk", 0 0, v0x5567e561bcb0_0;  alias, 1 drivers
v0x5567e569d070_0 .net "next_bit", 0 0, L_0x5567e56c0740;  1 drivers
v0x5567e569d130_0 .net "reset", 0 0, L_0x5567e56a2da0;  alias, 1 drivers
v0x5567e569d1d0_0 .net "rx", 0 0, L_0x5567e56a2e40;  alias, 1 drivers
v0x5567e569d270_0 .net "rx_bit", 0 0, v0x5567e569c8f0_0;  1 drivers
v0x5567e569d310_0 .var "rx_data", 7 0;
v0x5567e569d3d0_0 .var "rx_data_next", 7 0;
v0x5567e569d490_0 .var "rx_ready", 0 0;
v0x5567e569d550_0 .var "spacing_counter", 2 0;
v0x5567e569d630_0 .var "spacing_counter_next", 2 0;
v0x5567e569d710_0 .var "state", 2 0;
v0x5567e569d7f0_0 .var "state_next", 2 0;
E_0x5567e569c300/0 .event anyedge, v0x5567e569ce40_0, v0x5567e569d550_0, v0x5567e5620130_0, v0x5567e569d710_0;
E_0x5567e569c300/1 .event anyedge, v0x5567e569d070_0, v0x5567e569c8f0_0;
E_0x5567e569c300 .event/or E_0x5567e569c300/0, E_0x5567e569c300/1;
E_0x5567e569c380 .event anyedge, v0x5567e569d710_0, v0x5567e569c8f0_0, v0x5567e569d070_0, v0x5567e569ce40_0;
L_0x5567e56b0670 .concat [ 3 29 0 0], v0x5567e569d550_0, L_0x7f3a27e790a8;
L_0x5567e56c0740 .cmp/eq 32, L_0x5567e56b0670, L_0x7f3a27e790f0;
S_0x5567e569c3c0 .scope module, "rx_sync_inst" "data_sync" 12 28, 13 11 0, S_0x5567e569bda0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "stable_out";
v0x5567e569c670_0 .net "clk", 0 0, v0x5567e561bcb0_0;  alias, 1 drivers
v0x5567e569c710_0 .net "in", 0 0, L_0x5567e56a2e40;  alias, 1 drivers
v0x5567e569c7b0_0 .net "in_sync", 0 0, L_0x5567e56b05d0;  1 drivers
v0x5567e569c850_0 .var "in_sync_sr", 1 0;
v0x5567e569c8f0_0 .var "stable_out", 0 0;
v0x5567e569c9e0_0 .var "stable_out_next", 0 0;
v0x5567e569ca80_0 .var "sync_counter", 1 0;
v0x5567e569cb20_0 .var "sync_counter_next", 1 0;
E_0x5567e569c5f0 .event anyedge, v0x5567e569ca80_0, v0x5567e569c8f0_0;
E_0x5567e569c630 .event anyedge, v0x5567e569c7b0_0, v0x5567e569ca80_0;
L_0x5567e56b05d0 .part v0x5567e569c850_0, 0, 1;
S_0x5567e569d9d0 .scope module, "uart_tx_blk" "uart_tx" 10 67, 14 10 0, S_0x5567e568a230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "baud_tick";
    .port_info 3 /INPUT 1 "tx_start";
    .port_info 4 /INPUT 8 "tx_data";
    .port_info 5 /OUTPUT 1 "tx";
    .port_info 6 /OUTPUT 1 "tx_busy";
P_0x5567e5652e00 .param/l "TX_IDLE" 1 14 21, C4<00>;
P_0x5567e5652e40 .param/l "TX_SEND" 1 14 23, C4<10>;
P_0x5567e5652e80 .param/l "TX_START" 1 14 22, C4<01>;
P_0x5567e5652ec0 .param/l "TX_STOP" 1 14 24, C4<11>;
v0x5567e569de30_0 .net "baud_tick", 0 0, L_0x5567e56c0830;  alias, 1 drivers
v0x5567e569def0_0 .net "clk", 0 0, v0x5567e561bcb0_0;  alias, 1 drivers
v0x5567e569e0a0_0 .var "counter", 2 0;
v0x5567e569e140_0 .var "counter_next", 2 0;
v0x5567e569e220_0 .net "reset", 0 0, L_0x5567e56a2da0;  alias, 1 drivers
v0x5567e569e310_0 .var "state", 1 0;
v0x5567e569e3f0_0 .var "state_next", 1 0;
v0x5567e569e4d0_0 .var "tx", 0 0;
v0x5567e569e590_0 .var "tx_busy", 0 0;
v0x5567e569e630_0 .net "tx_data", 7 0, v0x5567e56a0870_0;  alias, 1 drivers
v0x5567e569e710_0 .var "tx_data_reg", 7 0;
v0x5567e569e7f0_0 .net "tx_start", 0 0, v0x5567e561df90_0;  alias, 1 drivers
E_0x5567e569ddf0/0 .event anyedge, v0x5567e569e310_0, v0x5567e569e0a0_0, v0x5567e561df90_0, v0x5567e569bd00_0;
E_0x5567e569ddf0/1 .event anyedge, v0x5567e569e710_0;
E_0x5567e569ddf0 .event/or E_0x5567e569ddf0/0, E_0x5567e569ddf0/1;
S_0x5567e5528e50 .scope module, "xor_cell" "xor_cell" 2 34;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o0x7f3a27ec9098 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f3a27ec90c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5567e56c08d0 .functor XOR 1, o0x7f3a27ec9098, o0x7f3a27ec90c8, C4<0>, C4<0>;
v0x5567e56a1a70_0 .net "a", 0 0, o0x7f3a27ec9098;  0 drivers
v0x5567e56a1b50_0 .net "b", 0 0, o0x7f3a27ec90c8;  0 drivers
v0x5567e56a1c10_0 .net "out", 0 0, L_0x5567e56c08d0;  1 drivers
    .scope S_0x5567e563d350;
T_2 ;
    %wait E_0x5567e550cf30;
    %load/vec4 v0x5567e55f3030_0;
    %assign/vec4 v0x5567e55f4980_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5567e5645bb0;
T_3 ;
    %wait E_0x5567e55f3620;
    %load/vec4 v0x5567e55f3a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5567e55f4020_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5567e563c370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5567e55f4020_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5567e55f4530_0;
    %assign/vec4 v0x5567e55f4020_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5567e55284b0;
T_4 ;
    %wait E_0x5567e561d780;
    %load/vec4 v0x5567e561c540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %load/vec4 v0x5567e5528690_0;
    %assign/vec4 v0x5567e561bcb0_0, 0;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0x5567e5528690_0;
    %assign/vec4 v0x5567e561bcb0_0, 0;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0x5567e561ce10_0;
    %assign/vec4 v0x5567e561bcb0_0, 0;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5567e5535bf0;
T_5 ;
    %wait E_0x5567e561cef0;
    %load/vec4 v0x5567e5535fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %load/vec4 v0x5567e5535e10_0;
    %assign/vec4 v0x5567e561b420_0, 0;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x5567e5535e10_0;
    %assign/vec4 v0x5567e561b420_0, 0;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x5567e5535ef0_0;
    %assign/vec4 v0x5567e561b420_0, 0;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5567e5528fe0;
T_6 ;
    %wait E_0x5567e5529290;
    %load/vec4 v0x5567e5623d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5567e56256d0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5567e5528fe0;
T_7 ;
    %wait E_0x5567e5529290;
    %load/vec4 v0x5567e5625790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x5567e56256d0_0;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5567e56256d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5567e5624e60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5567e56245b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.3, 8;
    %load/vec4 v0x5567e5625790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5567e56256d0_0, 0;
T_7.5 ;
    %load/vec4 v0x5567e5624e60_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5567e5624e60_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5567e56897d0;
T_8 ;
    %wait E_0x5567e5621bc0;
    %load/vec4 v0x5567e5689f20_0;
    %load/vec4 v0x5567e5689bf0_0;
    %nor/r;
    %or;
    %load/vec4 v0x5567e568a010_0;
    %nor/r;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5567e5689b30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5567e5689b30_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5567e5689b30_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5567e56897d0;
T_9 ;
    %wait E_0x5567e5621bc0;
    %load/vec4 v0x5567e5689f20_0;
    %load/vec4 v0x5567e5689b30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5567e5689bf0_0;
    %nor/r;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5567e5689e40_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5567e5689b30_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x5567e5689e40_0;
    %assign/vec4 v0x5567e5689e40_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5567e5689e40_0;
    %load/vec4 v0x5567e5689c90_0;
    %pad/u 24;
    %add;
    %assign/vec4 v0x5567e5689e40_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5567e56897d0;
T_10 ;
    %wait E_0x5567e5621bc0;
    %load/vec4 v0x5567e5689f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5567e568a0b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5567e5689b30_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5567e568a0b0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5567e568a0b0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5567e56897d0;
T_11 ;
    %wait E_0x5567e5621bc0;
    %load/vec4 v0x5567e5689f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5567e5689d30_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5567e568a0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x5567e5689e40_0;
    %assign/vec4 v0x5567e5689d30_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5567e55282b0;
T_12 ;
    %wait E_0x5567e5621c00;
    %load/vec4 v0x5567e561f960_0;
    %store/vec4 v0x5567e56209c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567e561f050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567e561df90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5567e561f8a0_0, 0, 2;
    %load/vec4 v0x5567e561f960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %jmp T_12.9;
T_12.0 ;
    %load/vec4 v0x5567e56201d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5567e56209c0_0, 0, 4;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0x5567e561f960_0;
    %store/vec4 v0x5567e56209c0_0, 0, 4;
T_12.11 ;
    %jmp T_12.9;
T_12.1 ;
    %load/vec4 v0x5567e5620130_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.12, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5567e56209c0_0, 0, 4;
    %jmp T_12.13;
T_12.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5567e56209c0_0, 0, 4;
T_12.13 ;
    %jmp T_12.9;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567e561f050_0, 0, 1;
    %load/vec4 v0x5567e56201d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5567e56209c0_0, 0, 4;
    %jmp T_12.15;
T_12.14 ;
    %load/vec4 v0x5567e561e780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.16, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5567e56209c0_0, 0, 4;
    %jmp T_12.17;
T_12.16 ;
    %load/vec4 v0x5567e561f960_0;
    %store/vec4 v0x5567e56209c0_0, 0, 4;
T_12.17 ;
T_12.15 ;
    %jmp T_12.9;
T_12.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567e561df90_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5567e56209c0_0, 0, 4;
    %jmp T_12.9;
T_12.4 ;
    %load/vec4 v0x5567e561e840_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_12.18, 5;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5567e56209c0_0, 0, 4;
T_12.18 ;
    %jmp T_12.9;
T_12.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567e561df90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5567e561f8a0_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5567e56209c0_0, 0, 4;
    %jmp T_12.9;
T_12.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5567e561f8a0_0, 0, 2;
    %load/vec4 v0x5567e561e840_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_12.20, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5567e56209c0_0, 0, 4;
T_12.20 ;
    %jmp T_12.9;
T_12.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567e561df90_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5567e561f8a0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5567e56209c0_0, 0, 4;
    %jmp T_12.9;
T_12.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5567e561f8a0_0, 0, 2;
    %load/vec4 v0x5567e561e840_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_12.22, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5567e56209c0_0, 0, 4;
T_12.22 ;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5567e55282b0;
T_13 ;
    %wait E_0x5567e5621bc0;
    %load/vec4 v0x5567e5620a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5567e561f960_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5567e56209c0_0;
    %assign/vec4 v0x5567e561f960_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5567e55282b0;
T_14 ;
    %wait E_0x5567e5621bc0;
    %load/vec4 v0x5567e5620a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5567e561e840_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5567e561f960_0;
    %load/vec4 v0x5567e56209c0_0;
    %cmp/ne;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5567e561e840_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x5567e561e840_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5567e561e840_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5567e568a620;
T_15 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x5567e568afe0_0, 0, 13;
    %end;
    .thread T_15;
    .scope S_0x5567e568a620;
T_16 ;
    %wait E_0x5567e5621bc0;
    %load/vec4 v0x5567e569b130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5567e568afe0_0;
    %parti/s 12, 0, 2;
    %pad/u 13;
    %addi 3277, 0, 13;
    %assign/vec4 v0x5567e568afe0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 3277, 0, 13;
    %assign/vec4 v0x5567e568afe0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5567e569c3c0;
T_17 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5567e569ca80_0, 0, 2;
    %end;
    .thread T_17;
    .scope S_0x5567e569c3c0;
T_18 ;
    %wait E_0x5567e5621bc0;
    %load/vec4 v0x5567e569c710_0;
    %load/vec4 v0x5567e569c850_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5567e569c850_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5567e569c3c0;
T_19 ;
    %wait E_0x5567e569c630;
    %load/vec4 v0x5567e569c7b0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_19.2, 4;
    %load/vec4 v0x5567e569ca80_0;
    %pushi/vec4 3, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_19.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x5567e569ca80_0;
    %addi 1, 0, 2;
    %store/vec4 v0x5567e569cb20_0, 0, 2;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5567e569c7b0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_19.5, 4;
    %load/vec4 v0x5567e569ca80_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_19.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.3, 8;
    %load/vec4 v0x5567e569ca80_0;
    %subi 1, 0, 2;
    %store/vec4 v0x5567e569cb20_0, 0, 2;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0x5567e569ca80_0;
    %store/vec4 v0x5567e569cb20_0, 0, 2;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5567e569c3c0;
T_20 ;
    %wait E_0x5567e569c5f0;
    %load/vec4 v0x5567e569ca80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %load/vec4 v0x5567e569c8f0_0;
    %store/vec4 v0x5567e569c9e0_0, 0, 1;
    %jmp T_20.3;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567e569c9e0_0, 0, 1;
    %jmp T_20.3;
T_20.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567e569c9e0_0, 0, 1;
    %jmp T_20.3;
T_20.3 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5567e569c3c0;
T_21 ;
    %wait E_0x5567e5621bc0;
    %load/vec4 v0x5567e569c9e0_0;
    %assign/vec4 v0x5567e569c8f0_0, 0;
    %load/vec4 v0x5567e569cb20_0;
    %assign/vec4 v0x5567e569ca80_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5567e569bda0;
T_22 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5567e569d550_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5567e569d710_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5567e569ce40_0, 0, 3;
    %end;
    .thread T_22;
    .scope S_0x5567e569bda0;
T_23 ;
    %wait E_0x5567e569c380;
    %load/vec4 v0x5567e569d710_0;
    %store/vec4 v0x5567e569d7f0_0, 0, 3;
    %load/vec4 v0x5567e569d710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5567e569d7f0_0, 0, 3;
    %jmp T_23.6;
T_23.0 ;
    %load/vec4 v0x5567e569d270_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_23.7, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5567e569d7f0_0, 0, 3;
T_23.7 ;
    %jmp T_23.6;
T_23.1 ;
    %load/vec4 v0x5567e569d070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.9, 8;
    %load/vec4 v0x5567e569d270_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_23.11, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5567e569d7f0_0, 0, 3;
    %jmp T_23.12;
T_23.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5567e569d7f0_0, 0, 3;
T_23.12 ;
T_23.9 ;
    %jmp T_23.6;
T_23.2 ;
    %load/vec4 v0x5567e569d070_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.15, 9;
    %load/vec4 v0x5567e569ce40_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.13, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5567e569d7f0_0, 0, 3;
T_23.13 ;
    %jmp T_23.6;
T_23.3 ;
    %load/vec4 v0x5567e569d070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5567e569d7f0_0, 0, 3;
T_23.16 ;
    %jmp T_23.6;
T_23.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5567e569d7f0_0, 0, 3;
    %jmp T_23.6;
T_23.6 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5567e569bda0;
T_24 ;
    %wait E_0x5567e569c300;
    %load/vec4 v0x5567e569ce40_0;
    %store/vec4 v0x5567e569cf30_0, 0, 3;
    %load/vec4 v0x5567e569d550_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5567e569d630_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567e569d490_0, 0, 1;
    %load/vec4 v0x5567e569d310_0;
    %store/vec4 v0x5567e569d3d0_0, 0, 8;
    %load/vec4 v0x5567e569d710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %jmp T_24.3;
T_24.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5567e569cf30_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5567e569d630_0, 0, 3;
    %jmp T_24.3;
T_24.1 ;
    %load/vec4 v0x5567e569d070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x5567e569ce40_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5567e569cf30_0, 0, 3;
    %load/vec4 v0x5567e569d270_0;
    %load/vec4 v0x5567e569d310_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5567e569d3d0_0, 0, 8;
T_24.4 ;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567e569d490_0, 0, 1;
    %jmp T_24.3;
T_24.3 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x5567e569bda0;
T_25 ;
    %wait E_0x5567e5621bc0;
    %load/vec4 v0x5567e569d130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5567e569d550_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5567e569ce40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5567e569d710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5567e569d310_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5567e569cda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x5567e569d630_0;
    %assign/vec4 v0x5567e569d550_0, 0;
    %load/vec4 v0x5567e569cf30_0;
    %assign/vec4 v0x5567e569ce40_0, 0;
    %load/vec4 v0x5567e569d7f0_0;
    %assign/vec4 v0x5567e569d710_0, 0;
    %load/vec4 v0x5567e569d3d0_0;
    %assign/vec4 v0x5567e569d310_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5567e569b270;
T_26 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x5567e569bb20_0, 0, 13;
    %end;
    .thread T_26;
    .scope S_0x5567e569b270;
T_27 ;
    %wait E_0x5567e5621bc0;
    %load/vec4 v0x5567e569bc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x5567e569bb20_0;
    %parti/s 12, 0, 2;
    %pad/u 13;
    %addi 410, 0, 13;
    %assign/vec4 v0x5567e569bb20_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 410, 0, 13;
    %assign/vec4 v0x5567e569bb20_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5567e569d9d0;
T_28 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5567e569e310_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5567e569e0a0_0, 0, 3;
    %end;
    .thread T_28;
    .scope S_0x5567e569d9d0;
T_29 ;
    %wait E_0x5567e5621bc0;
    %load/vec4 v0x5567e569e220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5567e569e710_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5567e569e310_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_29.4, 4;
    %load/vec4 v0x5567e569e7f0_0;
    %and;
T_29.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x5567e569e630_0;
    %assign/vec4 v0x5567e569e710_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5567e569d9d0;
T_30 ;
    %wait E_0x5567e569ddf0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567e569e4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567e569e590_0, 0, 1;
    %load/vec4 v0x5567e569e310_0;
    %store/vec4 v0x5567e569e3f0_0, 0, 2;
    %load/vec4 v0x5567e569e0a0_0;
    %store/vec4 v0x5567e569e140_0, 0, 3;
    %load/vec4 v0x5567e569e310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %jmp T_30.4;
T_30.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567e569e590_0, 0, 1;
    %load/vec4 v0x5567e569e7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_30.6, 8;
T_30.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_30.6, 8;
 ; End of false expr.
    %blend;
T_30.6;
    %store/vec4 v0x5567e569e3f0_0, 0, 2;
    %jmp T_30.4;
T_30.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567e569e4d0_0, 0, 1;
    %load/vec4 v0x5567e569de30_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.7, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_30.8, 8;
T_30.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_30.8, 8;
 ; End of false expr.
    %blend;
T_30.8;
    %store/vec4 v0x5567e569e3f0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5567e569e140_0, 0, 3;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0x5567e569e710_0;
    %load/vec4 v0x5567e569e0a0_0;
    %part/u 1;
    %store/vec4 v0x5567e569e4d0_0, 0, 1;
    %load/vec4 v0x5567e569de30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.9, 8;
    %load/vec4 v0x5567e569e0a0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_30.11, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_30.12, 8;
T_30.11 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_30.12, 8;
 ; End of false expr.
    %blend;
T_30.12;
    %store/vec4 v0x5567e569e3f0_0, 0, 2;
    %load/vec4 v0x5567e569e0a0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5567e569e140_0, 0, 3;
T_30.9 ;
    %jmp T_30.4;
T_30.3 ;
    %load/vec4 v0x5567e569de30_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.13, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_30.14, 8;
T_30.13 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_30.14, 8;
 ; End of false expr.
    %blend;
T_30.14;
    %store/vec4 v0x5567e569e3f0_0, 0, 2;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x5567e569d9d0;
T_31 ;
    %wait E_0x5567e5621bc0;
    %load/vec4 v0x5567e569e220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5567e569e310_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5567e569e0a0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5567e569e3f0_0;
    %assign/vec4 v0x5567e569e310_0, 0;
    %load/vec4 v0x5567e569e140_0;
    %assign/vec4 v0x5567e569e0a0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5567e568a230;
T_32 ;
    %wait E_0x5567e5621bc0;
    %load/vec4 v0x5567e569ef70_0;
    %assign/vec4 v0x5567e569f010_0, 0;
    %load/vec4 v0x5567e569f010_0;
    %inv;
    %load/vec4 v0x5567e569ef70_0;
    %and;
    %assign/vec4 v0x5567e569eed0_0, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5567e5649b30;
T_33 ;
    %wait E_0x5567e5626060;
    %load/vec4 v0x5567e56a0490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %load/vec4 v0x5567e56a0010_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5567e56a0870_0, 0, 8;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0x5567e56a0010_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5567e56a0870_0, 0, 8;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0x5567e56a0010_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x5567e56a0870_0, 0, 8;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0x5567e56a0010_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x5567e56a0870_0, 0, 8;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x5567e5576890;
T_34 ;
    %delay 50000000, 0;
    %load/vec4 v0x5567e56a12e0_0;
    %inv;
    %store/vec4 v0x5567e56a12e0_0, 0, 1;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5567e5576890;
T_35 ;
    %delay 1000000, 0;
    %load/vec4 v0x5567e56a1190_0;
    %inv;
    %store/vec4 v0x5567e56a1190_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5567e5576890;
T_36 ;
    %vpi_call 3 32 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 3 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5567e5576890 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567e56a1720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567e56a12e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567e56a1190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567e56a13a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567e56a1680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567e56a1460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567e56a17e0_0, 0, 1;
    %delay 100000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567e56a1460_0, 0, 1;
    %delay 15000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567e56a1720_0, 0, 1;
    %delay 52083000, 0;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567e56a17e0_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567e56a17e0_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567e56a17e0_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567e56a17e0_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567e56a17e0_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567e56a17e0_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567e56a17e0_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567e56a17e0_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567e56a17e0_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567e56a17e0_0, 0, 1;
    %delay 1215752192, 23;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567e56a13a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567e56a1680_0, 0, 1;
    %delay 1215752192, 23;
    %vpi_call 3 56 "$finish" {0 0 0};
    %end;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "../src/cells.v";
    "tb_tt03.v";
    "../src/top_tt03.v";
    "../src/contador.v";
    "../src/FSM_controller.v";
    "../src/mux.v";
    "../src/USM_ringoscillator.v";
    "../src/promedio.v";
    "../src/uart_basic.v";
    "../src/uart_baud_tick_gen.v";
    "../src/uart_rx.v";
    "../src/data_sync.v";
    "../src/uart_tx.v";
