

# pluto Reference Design Integration

This page outlines the HDL reference design integration for the *pluto* reference design for the Analog Devices
AD9361 component. The IP-Core Generation follow is available on the based on the following base HDL reference design for the following board and design variants: 

- [Base reference design documentation]()
- Supported FPGA carriers:
    - P
    - L
    - U
    - T
    - O
- Supported design variants:
    - RX
    - TX
    - RX & TX

## Reference Design

  
```{figure} /_static/assets/rd_ad9361_custom.svg
  
HDL Reference Design with Custom IP from HDL-Coder. Click on sub-blocks for more documentation.
```

The IP-Core generation flow will integrate IP generated from Simulink subsystem into an ADI authored reference design. Depending on the FPGA carrier and FMC card or SoM, this will support different IP locations based on the diagram above.

## HDL Worflow Advisor Port Mappings

When using the HDL Worflow Advisor, the following port mappings are used to connect the reference design to the HDL-Coder generated IP-Core:

| Type | Target Platform Interface (MATLAB) | Reference Design Connection (Vivado) | Width | Reference Design Variant |
| ---- | ------------------------ | --------------------------- | ----- | ----------- |
| VALID-OUT |  | cpack/fifo_wr_en | 1 | RX |
| VALID-OUT |  | axi_ad9361/adc_valid_i0 | 1 | RX |
| DATA-OUT |  | cpack/fifo_wr_data_0 | 16 | RX |
| DATA-OUT |  | cpack/fifo_wr_data_1 | 16 | RX |
| DATA-OUT |  | axi_ad9361/adc_data_i0 | 16 | RX |
| DATA-OUT |  | axi_ad9361/adc_data_q0 | 16 | RX |
| VALID-OUT |  | tx_upack/fifo_rd_valid | 1 | TX |
| DATA-OUT |  | axi_ad9361/dac_data_i0 | 16 | TX |
| DATA-OUT |  | axi_ad9361/dac_data_q0 | 16 | TX |
| DATA-OUT |  | tx_upack/fifo_rd_data_0 | 16 | TX |
| DATA-OUT |  | tx_upack/fifo_rd_data_1 | 16 | TX |

