Analysis & Synthesis report for DE2_115
Fri Jun 20 18:12:31 2014
Quartus II 64-Bit Version 13.1.4 Build 182 03/12/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_tck:the_lt24_qsys_nios2_qsys_jtag_debug_module_tck|DRsize
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 19. Source assignments for lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_r:the_lt24_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 20. Source assignments for lt24_qsys:u0|lt24_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_s3d1:auto_generated
 21. Source assignments for lt24_qsys:u0|lt24_qsys_altpll_sys:altpll_sys
 22. Source assignments for lt24_qsys:u0|lt24_qsys_altpll_sys:altpll_sys|lt24_qsys_altpll_sys_stdsync_sv6:stdsync2|lt24_qsys_altpll_sys_dffpipe_l2c:dffpipe3
 23. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux
 24. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001
 25. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux
 26. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001
 27. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002
 28. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_003
 29. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_004
 30. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_005
 31. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_006
 32. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_007
 33. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_008:rsp_xbar_demux_008
 34. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_009
 35. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_010
 36. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_011
 37. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 38. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 39. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 40. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 41. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 42. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 43. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 44. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 45. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 46. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 47. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 48. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 49. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 50. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 51. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 52. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 53. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 54. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 55. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 56. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 57. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 58. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 59. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 60. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 61. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 62. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 63. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 64. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 65. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 66. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 67. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 68. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 69. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 70. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 71. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 72. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 73. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 74. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 75. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 76. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 77. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 78. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 79. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 80. Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 81. Source assignments for lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 82. Source assignments for lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 83. Source assignments for lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 84. Source assignments for lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 85. Source assignments for lt24_qsys:u0|altera_reset_controller:rst_controller
 86. Source assignments for lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 87. Source assignments for lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 88. Source assignments for lt24_qsys:u0|altera_reset_controller:rst_controller_001
 89. Source assignments for lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 90. Source assignments for lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 91. Source assignments for lt24_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 92. Source assignments for lt24_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 93. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w|scfifo:wfifo
 94. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_r:the_lt24_qsys_jtag_uart_scfifo_r|scfifo:rfifo
 95. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_onchip_memory:onchip_memory
 96. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram
 97. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator
 98. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator
 99. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator
100. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator
101. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
102. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator
103. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
104. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator
105. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator
106. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator
107. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator
108. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
109. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator
110. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
111. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent
112. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent
113. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent
114. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
115. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
116. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent
117. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
118. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
119. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
120. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
121. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
124. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent
125. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
126. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
127. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
128. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent
129. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
130. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
131. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
132. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent
133. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
134. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo
135. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo
136. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent
137. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
140. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent
141. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
142. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
143. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
144. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent
145. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
146. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
147. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent
148. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
149. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
150. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
151. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent
152. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
154. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo
155. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent
156. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
157. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
158. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
159. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_addr_router:addr_router|lt24_qsys_mm_interconnect_0_addr_router_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_addr_router_001:addr_router_001|lt24_qsys_mm_interconnect_0_addr_router_001_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router:id_router|lt24_qsys_mm_interconnect_0_id_router_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_001:id_router_001|lt24_qsys_mm_interconnect_0_id_router_001_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_002|lt24_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_003|lt24_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_004|lt24_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_005|lt24_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_006|lt24_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_007|lt24_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode
169. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_008:id_router_008|lt24_qsys_mm_interconnect_0_id_router_008_default_decode:the_default_decode
170. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_009|lt24_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode
171. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_010|lt24_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode
172. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_011|lt24_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode
173. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter
174. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001
175. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
176. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
177. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
178. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
179. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
180. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
181. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
182. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
183. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
184. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
185. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
186. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
187. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
188. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
189. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
190. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
191. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
192. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
193. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
194. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
195. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
196. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
197. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
198. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
199. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004
200. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
201. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
202. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
203. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005
204. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
205. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
206. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
207. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006
208. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer
209. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
210. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
211. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007
212. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer
213. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
214. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
215. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008
216. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer
217. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
218. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
219. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009
220. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer
221. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
222. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
223. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010
224. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer
225. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
226. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
227. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011
228. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer
229. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
230. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
231. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012
232. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer
233. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
234. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
235. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013
236. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer
237. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
238. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
239. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014
240. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer
241. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
242. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
243. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015
244. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer
245. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
246. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
247. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016
248. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer
249. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
250. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
251. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017
252. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer
253. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
254. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
255. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018
256. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer
257. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
258. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
259. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019
260. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer
261. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
262. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
263. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020
264. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer
265. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
266. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
267. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021
268. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer
269. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
270. Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
271. Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer
272. Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
273. Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001
274. Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync
275. Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002
276. Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync
277. Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003
278. Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync
279. Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_reset_controller:rst_controller
280. Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
281. Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
282. Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_reset_controller:rst_controller_001
283. Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
284. Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
285. Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_reset_controller:rst_controller_002
286. Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
287. Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
288. scfifo Parameter Settings by Entity Instance
289. altsyncram Parameter Settings by Entity Instance
290. Port Connectivity Checks: "lt24_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
291. Port Connectivity Checks: "lt24_qsys:u0|altera_reset_controller:rst_controller_002"
292. Port Connectivity Checks: "lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
293. Port Connectivity Checks: "lt24_qsys:u0|altera_reset_controller:rst_controller_001"
294. Port Connectivity Checks: "lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
295. Port Connectivity Checks: "lt24_qsys:u0|altera_reset_controller:rst_controller"
296. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021"
297. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020"
298. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019"
299. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018"
300. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017"
301. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016"
302. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015"
303. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014"
304. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013"
305. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012"
306. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011"
307. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010"
308. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009"
309. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008"
310. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007"
311. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006"
312. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005"
313. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004"
314. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
315. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
316. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
317. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
318. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
319. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
320. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
321. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_008:id_router_008|lt24_qsys_mm_interconnect_0_id_router_008_default_decode:the_default_decode"
322. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_002|lt24_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode"
323. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_001:id_router_001|lt24_qsys_mm_interconnect_0_id_router_001_default_decode:the_default_decode"
324. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router:id_router|lt24_qsys_mm_interconnect_0_id_router_default_decode:the_default_decode"
325. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_addr_router_001:addr_router_001|lt24_qsys_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
326. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_addr_router:addr_router|lt24_qsys_mm_interconnect_0_addr_router_default_decode:the_default_decode"
327. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
328. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
329. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent"
330. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo"
331. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
332. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent"
333. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
334. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
335. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent"
336. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
337. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent"
338. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
339. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
340. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent"
341. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
342. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
343. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent"
344. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo"
345. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo"
346. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent"
347. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
348. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
349. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent"
350. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
351. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
352. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent"
353. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
354. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
355. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
356. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
357. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
358. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent"
359. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
360. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent"
361. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent"
362. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent"
363. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
364. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator"
365. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
366. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator"
367. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator"
368. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator"
369. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator"
370. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
371. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator"
372. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
373. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator"
374. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator"
375. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator"
376. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator"
377. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_altpll_sys:altpll_sys|lt24_qsys_altpll_sys_altpll_oka2:sd1"
378. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_altpll_sys:altpll_sys"
379. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_touch_panel_spi:touch_panel_spi"
380. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic"
381. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart"
382. Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys"
383. Port Connectivity Checks: "lt24_qsys:u0"
384. Elapsed Time Per Partition
385. Analysis & Synthesis Messages
386. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 20 18:12:31 2014       ;
; Quartus II 64-Bit Version          ; 13.1.4 Build 182 03/12/2014 SJ Full Version ;
; Revision Name                      ; DE2_115                                     ;
; Top-level Entity Name              ; DE2_115                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,582                                       ;
;     Total combinational functions  ; 3,933                                       ;
;     Dedicated logic registers      ; 3,519                                       ;
; Total registers                    ; 3519                                        ;
; Total pins                         ; 435                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,304,128                                   ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115            ; DE2_115            ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path                                                 ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                                                               ; Library   ;
+----------------------------------------------------------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------+
; lt24_qsys/synthesis/lt24_qsys.v                                                  ; yes             ; User Verilog HDL File                 ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/lt24_qsys.v                                                  ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/altera_reset_controller.v                         ; yes             ; User Verilog HDL File                 ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/altera_reset_controller.v                         ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/altera_reset_synchronizer.v                       ; yes             ; User Verilog HDL File                 ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/altera_reset_synchronizer.v                       ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/altera_irq_clock_crosser.sv                       ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/altera_irq_clock_crosser.sv                       ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_irq_mapper.sv                           ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_irq_mapper.sv                           ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0.v                     ; yes             ; User Verilog HDL File                 ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0.v                     ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v        ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v        ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v                  ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v                  ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/altera_merlin_arbitrator.sv                       ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/altera_merlin_arbitrator.sv                       ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv   ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv   ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_rsp_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_rsp_xbar_mux.sv       ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_rsp_xbar_demux_008.sv ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_rsp_xbar_demux_008.sv ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_rsp_xbar_demux_001.sv ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_rsp_xbar_demux_001.sv ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_rsp_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_rsp_xbar_demux.sv     ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_cmd_xbar_mux_008.sv   ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_cmd_xbar_mux_008.sv   ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv   ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv   ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_cmd_xbar_mux_001.sv   ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_cmd_xbar_mux_001.sv   ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_cmd_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_cmd_xbar_mux.sv       ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_cmd_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_cmd_xbar_demux.sv     ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv                  ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv                  ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/altera_avalon_sc_fifo.v                           ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/altera_avalon_sc_fifo.v                           ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_id_router_008.sv      ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_id_router_008.sv      ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_id_router_002.sv      ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_id_router_002.sv      ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_id_router_001.sv      ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_id_router_001.sv      ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_id_router.sv          ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_id_router.sv          ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_addr_router_001.sv    ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_addr_router_001.sv    ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_addr_router.sv        ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_addr_router.sv        ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/altera_merlin_slave_agent.sv                      ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/altera_merlin_slave_agent.sv                      ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv               ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv               ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/altera_merlin_master_agent.sv                     ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/altera_merlin_master_agent.sv                     ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/altera_merlin_slave_translator.sv                 ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/altera_merlin_slave_translator.sv                 ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/altera_merlin_master_translator.sv                ; yes             ; User SystemVerilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/altera_merlin_master_translator.sv                ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_sysid_qsys.v                            ; yes             ; User Verilog HDL File                 ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_sysid_qsys.v                            ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/LT24_Controller.v                                 ; yes             ; User Verilog HDL File                 ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/LT24_Controller.v                                 ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_key.v                                   ; yes             ; User Verilog HDL File                 ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_key.v                                   ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_altpll_sys.v                            ; yes             ; User Verilog HDL File                 ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_altpll_sys.v                            ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_touch_panel_busy.v                      ; yes             ; User Verilog HDL File                 ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_touch_panel_busy.v                      ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_touch_panel_pen_irq_n.v                 ; yes             ; User Verilog HDL File                 ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_touch_panel_pen_irq_n.v                 ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_touch_panel_spi.v                       ; yes             ; User Verilog HDL File                 ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_touch_panel_spi.v                       ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_timer.v                                 ; yes             ; User Verilog HDL File                 ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_timer.v                                 ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_LCD_RESET_N.v                           ; yes             ; User Verilog HDL File                 ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_LCD_RESET_N.v                           ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_onchip_memory.hex                       ; yes             ; User Hexadecimal (Intel-Format) File  ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_onchip_memory.hex                       ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_onchip_memory.v                         ; yes             ; User Verilog HDL File                 ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_onchip_memory.v                         ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_jtag_uart.v                             ; yes             ; User Verilog HDL File                 ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_jtag_uart.v                             ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys.v                            ; yes             ; Encrypted User Verilog HDL File       ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys.v                            ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_bht_ram.mif                  ; yes             ; User Memory Initialization File       ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_bht_ram.mif                  ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_dc_tag_ram.mif               ; yes             ; User Memory Initialization File       ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_dc_tag_ram.mif               ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_ic_tag_ram.mif               ; yes             ; User Memory Initialization File       ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_ic_tag_ram.mif               ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_jtag_debug_module_sysclk.v   ; yes             ; User Verilog HDL File                 ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_jtag_debug_module_sysclk.v   ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_jtag_debug_module_tck.v      ; yes             ; User Verilog HDL File                 ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_jtag_debug_module_tck.v      ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_jtag_debug_module_wrapper.v  ; yes             ; User Verilog HDL File                 ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_jtag_debug_module_wrapper.v  ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_mult_cell.v                  ; yes             ; User Verilog HDL File                 ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_mult_cell.v                  ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_ociram_default_contents.mif  ; yes             ; User Memory Initialization File       ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_ociram_default_contents.mif  ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_oci_test_bench.v             ; yes             ; User Verilog HDL File                 ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_oci_test_bench.v             ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_rf_ram_a.mif                 ; yes             ; User Memory Initialization File       ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_rf_ram_a.mif                 ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_rf_ram_b.mif                 ; yes             ; User Memory Initialization File       ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_rf_ram_b.mif                 ; lt24_qsys ;
; lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_test_bench.v                 ; yes             ; User Verilog HDL File                 ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_test_bench.v                 ; lt24_qsys ;
; de2_115.v                                                                        ; yes             ; Auto-Found Verilog HDL File           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/de2_115.v                                                                        ;           ;
; altsyncram.tdf                                                                   ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                                              ;           ;
; stratix_ram_block.inc                                                            ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                       ;           ;
; lpm_mux.inc                                                                      ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                 ;           ;
; lpm_decode.inc                                                                   ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                                              ;           ;
; aglobal131.inc                                                                   ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                                              ;           ;
; a_rdenreg.inc                                                                    ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                               ;           ;
; altrom.inc                                                                       ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                                  ;           ;
; altram.inc                                                                       ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                                  ;           ;
; altdpram.inc                                                                     ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                                ;           ;
; db/altsyncram_cjd1.tdf                                                           ; yes             ; Auto-Generated Megafunction           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/db/altsyncram_cjd1.tdf                                                           ;           ;
; db/altsyncram_0rh1.tdf                                                           ; yes             ; Auto-Generated Megafunction           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/db/altsyncram_0rh1.tdf                                                           ;           ;
; db/altsyncram_heh1.tdf                                                           ; yes             ; Auto-Generated Megafunction           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/db/altsyncram_heh1.tdf                                                           ;           ;
; db/altsyncram_hsg1.tdf                                                           ; yes             ; Auto-Generated Megafunction           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/db/altsyncram_hsg1.tdf                                                           ;           ;
; db/altsyncram_isg1.tdf                                                           ; yes             ; Auto-Generated Megafunction           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/db/altsyncram_isg1.tdf                                                           ;           ;
; db/altsyncram_33h1.tdf                                                           ; yes             ; Auto-Generated Megafunction           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/db/altsyncram_33h1.tdf                                                           ;           ;
; db/altsyncram_kpc1.tdf                                                           ; yes             ; Auto-Generated Megafunction           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/db/altsyncram_kpc1.tdf                                                           ;           ;
; db/altsyncram_r3d1.tdf                                                           ; yes             ; Auto-Generated Megafunction           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/db/altsyncram_r3d1.tdf                                                           ;           ;
; altera_mult_add.tdf                                                              ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                         ;           ;
; db/altera_mult_add_q1u2.v                                                        ; yes             ; Auto-Generated Megafunction           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/db/altera_mult_add_q1u2.v                                                        ;           ;
; altera_mult_add_rtl.v                                                            ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                       ;           ;
; db/altera_mult_add_s1u2.v                                                        ; yes             ; Auto-Generated Megafunction           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/db/altera_mult_add_s1u2.v                                                        ;           ;
; altera_std_synchronizer.v                                                        ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                   ;           ;
; db/altsyncram_r691.tdf                                                           ; yes             ; Auto-Generated Megafunction           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/db/altsyncram_r691.tdf                                                           ;           ;
; sld_virtual_jtag_basic.v                                                         ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                    ;           ;
; scfifo.tdf                                                                       ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                                                                  ;           ;
; a_regfifo.inc                                                                    ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                                                               ;           ;
; a_dpfifo.inc                                                                     ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                ;           ;
; a_i2fifo.inc                                                                     ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                ;           ;
; a_fffifo.inc                                                                     ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                ;           ;
; a_f2fifo.inc                                                                     ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                ;           ;
; db/scfifo_jr21.tdf                                                               ; yes             ; Auto-Generated Megafunction           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/db/scfifo_jr21.tdf                                                               ;           ;
; db/a_dpfifo_q131.tdf                                                             ; yes             ; Auto-Generated Megafunction           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/db/a_dpfifo_q131.tdf                                                             ;           ;
; db/a_fefifo_7cf.tdf                                                              ; yes             ; Auto-Generated Megafunction           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/db/a_fefifo_7cf.tdf                                                              ;           ;
; db/cntr_do7.tdf                                                                  ; yes             ; Auto-Generated Megafunction           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/db/cntr_do7.tdf                                                                  ;           ;
; db/dpram_nl21.tdf                                                                ; yes             ; Auto-Generated Megafunction           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/db/dpram_nl21.tdf                                                                ;           ;
; db/altsyncram_r1m1.tdf                                                           ; yes             ; Auto-Generated Megafunction           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/db/altsyncram_r1m1.tdf                                                           ;           ;
; db/cntr_1ob.tdf                                                                  ; yes             ; Auto-Generated Megafunction           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/db/cntr_1ob.tdf                                                                  ;           ;
; alt_jtag_atlantic.v                                                              ; yes             ; Encrypted Megafunction                ; c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                         ;           ;
; db/altsyncram_s3d1.tdf                                                           ; yes             ; Auto-Generated Megafunction           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/db/altsyncram_s3d1.tdf                                                           ;           ;
; db/decode_tsa.tdf                                                                ; yes             ; Auto-Generated Megafunction           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/db/decode_tsa.tdf                                                                ;           ;
; db/mux_qob.tdf                                                                   ; yes             ; Auto-Generated Megafunction           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/db/mux_qob.tdf                                                                   ;           ;
; altera_std_synchronizer_bundle.v                                                 ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                                            ;           ;
; sld_hub.vhd                                                                      ; yes             ; Encrypted Megafunction                ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                 ;           ;
; sld_jtag_hub.vhd                                                                 ; yes             ; Encrypted Megafunction                ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                            ;           ;
; sld_rom_sr.vhd                                                                   ; yes             ; Encrypted Megafunction                ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                              ;           ;
; lpm_add_sub.tdf                                                                  ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                             ;           ;
; addcore.inc                                                                      ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc                                                                 ;           ;
; look_add.inc                                                                     ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc                                                                ;           ;
; bypassff.inc                                                                     ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                                                ;           ;
; altshift.inc                                                                     ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                                                ;           ;
; alt_stratix_add_sub.inc                                                          ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                     ;           ;
; db/add_sub_qvi.tdf                                                               ; yes             ; Auto-Generated Megafunction           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/db/add_sub_qvi.tdf                                                               ;           ;
; lpm_mult.tdf                                                                     ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                ;           ;
; lpm_add_sub.inc                                                                  ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                             ;           ;
; multcore.inc                                                                     ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc                                                                ;           ;
; db/mult_jp01.tdf                                                                 ; yes             ; Auto-Generated Megafunction           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/db/mult_jp01.tdf                                                                 ;           ;
; db/mult_j011.tdf                                                                 ; yes             ; Auto-Generated Megafunction           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/db/mult_j011.tdf                                                                 ;           ;
+----------------------------------------------------------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 5,582          ;
;                                             ;                ;
; Total combinational functions               ; 3933           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 2103           ;
;     -- 3 input functions                    ; 1223           ;
;     -- <=2 input functions                  ; 607            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 3710           ;
;     -- arithmetic mode                      ; 223            ;
;                                             ;                ;
; Total registers                             ; 3519           ;
;     -- Dedicated logic registers            ; 3519           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 435            ;
; Total memory bits                           ; 2304128        ;
; Embedded Multiplier 9-bit elements          ; 4              ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2382           ;
; Total fan-out                               ; 35649          ;
; Average fan-out                             ; 3.98           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115                                                                                                               ; 3933 (1)          ; 3519 (0)     ; 2304128     ; 4            ; 0       ; 2         ; 435  ; 0            ; |DE2_115                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |lt24_qsys:u0|                                                                                                      ; 3772 (0)          ; 3422 (0)     ; 2304128     ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0                                                                                                                                                                                                                                                                                                                                                          ; lt24_qsys    ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                  ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                            ; lt24_qsys    ;
;          |altera_std_synchronizer_bundle:sync|                                                                         ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                        ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                      ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_002|                                                                  ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                                                                            ; lt24_qsys    ;
;          |altera_std_synchronizer_bundle:sync|                                                                         ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                        ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                      ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_003|                                                                  ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003                                                                                                                                                                                                                                                                                                            ; lt24_qsys    ;
;          |altera_std_synchronizer_bundle:sync|                                                                         ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                        ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                      ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                      ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                ; lt24_qsys    ;
;          |altera_std_synchronizer_bundle:sync|                                                                         ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                            ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                          ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                                     ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                               ; lt24_qsys    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                              ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                ; lt24_qsys    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                    ; lt24_qsys    ;
;       |altera_reset_controller:rst_controller_002|                                                                     ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                               ; lt24_qsys    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                    ; lt24_qsys    ;
;       |altera_reset_controller:rst_controller|                                                                         ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                   ; lt24_qsys    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                              ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                    ; lt24_qsys    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                        ; lt24_qsys    ;
;       |lt24_qsys_LCD_RESET_N:lcd_reset_n|                                                                              ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_LCD_RESET_N:lcd_reset_n                                                                                                                                                                                                                                                                                                                        ; lt24_qsys    ;
;       |lt24_qsys_altpll_sys:altpll_sys|                                                                                ; 8 (7)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_altpll_sys:altpll_sys                                                                                                                                                                                                                                                                                                                          ; lt24_qsys    ;
;          |lt24_qsys_altpll_sys_altpll_oka2:sd1|                                                                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_altpll_sys:altpll_sys|lt24_qsys_altpll_sys_altpll_oka2:sd1                                                                                                                                                                                                                                                                                     ; lt24_qsys    ;
;          |lt24_qsys_altpll_sys_stdsync_sv6:stdsync2|                                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_altpll_sys:altpll_sys|lt24_qsys_altpll_sys_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                ; lt24_qsys    ;
;             |lt24_qsys_altpll_sys_dffpipe_l2c:dffpipe3|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_altpll_sys:altpll_sys|lt24_qsys_altpll_sys_stdsync_sv6:stdsync2|lt24_qsys_altpll_sys_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                      ; lt24_qsys    ;
;       |lt24_qsys_jtag_uart:jtag_uart|                                                                                  ; 143 (38)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                            ; lt24_qsys    ;
;          |alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|                                                     ; 53 (53)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                    ; work         ;
;          |lt24_qsys_jtag_uart_scfifo_r:the_lt24_qsys_jtag_uart_scfifo_r|                                               ; 27 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_r:the_lt24_qsys_jtag_uart_scfifo_r                                                                                                                                                                                                                                                              ; lt24_qsys    ;
;             |scfifo:rfifo|                                                                                             ; 27 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_r:the_lt24_qsys_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                 ; work         ;
;                |scfifo_jr21:auto_generated|                                                                            ; 27 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_r:the_lt24_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                      ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                               ; 27 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_r:the_lt24_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                         ; 15 (9)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_r:the_lt24_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_r:the_lt24_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                    ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_r:the_lt24_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                           ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_r:the_lt24_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                 ; work         ;
;                      |dpram_nl21:FIFOram|                                                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_r:the_lt24_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                              ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                                  ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_r:the_lt24_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                  ; work         ;
;          |lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w|                                               ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w                                                                                                                                                                                                                                                              ; lt24_qsys    ;
;             |scfifo:wfifo|                                                                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                 ; work         ;
;                |scfifo_jr21:auto_generated|                                                                            ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                      ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                               ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                         ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                    ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                           ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                 ; work         ;
;                      |dpram_nl21:FIFOram|                                                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                              ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                                  ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                  ; work         ;
;       |lt24_qsys_key:key|                                                                                              ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_key:key                                                                                                                                                                                                                                                                                                                                        ; lt24_qsys    ;
;       |lt24_qsys_mm_interconnect_0:mm_interconnect_0|                                                                  ; 936 (0)           ; 1349 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                            ; lt24_qsys    ;
;          |altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|               ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                              ; lt24_qsys    ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|      ; 49 (49)           ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                     ; lt24_qsys    ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                       ; lt24_qsys    ;
;          |altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                           ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                          ; lt24_qsys    ;
;          |altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                             ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                            ; lt24_qsys    ;
;          |altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                   ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                  ; lt24_qsys    ;
;          |altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                     ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                    ; lt24_qsys    ;
;          |altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo| ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                ; lt24_qsys    ;
;          |altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|   ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                  ; lt24_qsys    ;
;          |altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|       ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                      ; lt24_qsys    ;
;          |altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                 ; 104 (104)         ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                ; lt24_qsys    ;
;          |altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                   ; 11 (11)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                  ; lt24_qsys    ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|         ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                        ; lt24_qsys    ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|           ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                          ; lt24_qsys    ;
;          |altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                         ; 37 (37)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                        ; lt24_qsys    ;
;          |altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                           ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                          ; lt24_qsys    ;
;          |altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|              ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                             ; lt24_qsys    ;
;          |altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                               ; lt24_qsys    ;
;          |altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|         ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                        ; lt24_qsys    ;
;          |altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|           ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                          ; lt24_qsys    ;
;          |altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo| ; 37 (37)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                ; lt24_qsys    ;
;          |altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|   ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                  ; lt24_qsys    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                        ; 5 (0)             ; 120 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                       ; lt24_qsys    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 5 (5)             ; 120 (116)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                              ; lt24_qsys    ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                        ; 3 (0)             ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                       ; lt24_qsys    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 3 (3)             ; 34 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                              ; lt24_qsys    ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                        ; 3 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                       ; lt24_qsys    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 3 (3)             ; 20 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                              ; lt24_qsys    ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                        ; 4 (0)             ; 52 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                       ; lt24_qsys    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 4 (4)             ; 52 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                              ; lt24_qsys    ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                        ; 6 (0)             ; 52 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                       ; lt24_qsys    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 6 (6)             ; 52 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                              ; lt24_qsys    ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                        ; 6 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                       ; lt24_qsys    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 6 (6)             ; 20 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                              ; lt24_qsys    ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                        ; 4 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                       ; lt24_qsys    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 4 (4)             ; 18 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                              ; lt24_qsys    ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                        ; 4 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                                       ; lt24_qsys    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 4 (4)             ; 18 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                              ; lt24_qsys    ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                        ; 4 (0)             ; 48 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                                       ; lt24_qsys    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 4 (4)             ; 48 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                              ; lt24_qsys    ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_010|                                                        ; 4 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                                                                                       ; lt24_qsys    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 4 (4)             ; 16 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                              ; lt24_qsys    ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_011|                                                        ; 3 (0)             ; 74 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                                                                                       ; lt24_qsys    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 3 (3)             ; 74 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                              ; lt24_qsys    ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_012|                                                        ; 4 (0)             ; 74 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                                                                                                                       ; lt24_qsys    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 4 (4)             ; 74 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                              ; lt24_qsys    ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_013|                                                        ; 4 (0)             ; 54 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                                                                                                                       ; lt24_qsys    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 4 (4)             ; 54 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                              ; lt24_qsys    ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_014|                                                        ; 4 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014                                                                                                                                                                                                                                                       ; lt24_qsys    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 4 (4)             ; 12 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                              ; lt24_qsys    ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_015|                                                        ; 4 (0)             ; 42 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015                                                                                                                                                                                                                                                       ; lt24_qsys    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 4 (4)             ; 42 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                              ; lt24_qsys    ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_016|                                                        ; 4 (0)             ; 42 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016                                                                                                                                                                                                                                                       ; lt24_qsys    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 4 (4)             ; 42 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                              ; lt24_qsys    ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_017|                                                        ; 4 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017                                                                                                                                                                                                                                                       ; lt24_qsys    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 4 (4)             ; 12 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                              ; lt24_qsys    ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_018|                                                        ; 4 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018                                                                                                                                                                                                                                                       ; lt24_qsys    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 4 (4)             ; 12 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                              ; lt24_qsys    ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_019|                                                        ; 4 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019                                                                                                                                                                                                                                                       ; lt24_qsys    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 4 (4)             ; 18 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                              ; lt24_qsys    ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_020|                                                        ; 4 (0)             ; 54 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020                                                                                                                                                                                                                                                       ; lt24_qsys    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 4 (4)             ; 54 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                              ; lt24_qsys    ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_021|                                                        ; 4 (0)             ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021                                                                                                                                                                                                                                                       ; lt24_qsys    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 4 (4)             ; 34 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                              ; lt24_qsys    ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                            ; 4 (0)             ; 54 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                           ; lt24_qsys    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 4 (4)             ; 54 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                  ; lt24_qsys    ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                   ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                   ; work         ;
;          |altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent|                ; 10 (10)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                               ; lt24_qsys    ;
;          |altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                        ; lt24_qsys    ;
;          |altera_merlin_slave_agent:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                   ; lt24_qsys    ;
;          |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                            ; lt24_qsys    ;
;          |altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|                                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                 ; lt24_qsys    ;
;          |altera_merlin_slave_agent:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent|                          ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                         ; lt24_qsys    ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                           ; lt24_qsys    ;
;          |altera_merlin_slave_agent:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|        ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                       ; lt24_qsys    ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                         ; lt24_qsys    ;
;          |altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                           ; lt24_qsys    ;
;          |altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent|                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                       ; lt24_qsys    ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                               ; lt24_qsys    ;
;          |altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                               ; lt24_qsys    ;
;          |altera_merlin_slave_agent:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent|                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                    ; lt24_qsys    ;
;          |altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                               ; lt24_qsys    ;
;          |altera_merlin_slave_agent:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent|        ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                       ; lt24_qsys    ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                         ; lt24_qsys    ;
;          |altera_merlin_slave_translator:altpll_sys_pll_slave_translator|                                              ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator                                                                                                                                                                                                                                             ; lt24_qsys    ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                       ; 10 (10)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                      ; lt24_qsys    ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                            ; 6 (6)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                           ; lt24_qsys    ;
;          |altera_merlin_slave_translator:lcd_reset_n_s1_translator|                                                    ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator                                                                                                                                                                                                                                                   ; lt24_qsys    ;
;          |altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator|                                  ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator                                                                                                                                                                                                                                 ; lt24_qsys    ;
;          |altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|                                      ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator                                                                                                                                                                                                                                     ; lt24_qsys    ;
;          |altera_merlin_slave_translator:onchip_memory_s1_translator|                                                  ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                                                                                                                 ; lt24_qsys    ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                          ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                         ; lt24_qsys    ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                          ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                         ; lt24_qsys    ;
;          |altera_merlin_slave_translator:touch_panel_busy_s1_translator|                                               ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator                                                                                                                                                                                                                                              ; lt24_qsys    ;
;          |altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|                                          ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator                                                                                                                                                                                                                                         ; lt24_qsys    ;
;          |altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator|                                  ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator                                                                                                                                                                                                                                 ; lt24_qsys    ;
;          |altera_merlin_traffic_limiter:limiter_001|                                                                   ; 14 (14)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001                                                                                                                                                                                                                                                                  ; lt24_qsys    ;
;          |altera_merlin_traffic_limiter:limiter|                                                                       ; 11 (11)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                                      ; lt24_qsys    ;
;          |lt24_qsys_mm_interconnect_0_addr_router:addr_router|                                                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_addr_router:addr_router                                                                                                                                                                                                                                                        ; lt24_qsys    ;
;          |lt24_qsys_mm_interconnect_0_addr_router_001:addr_router_001|                                                 ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_addr_router_001:addr_router_001                                                                                                                                                                                                                                                ; lt24_qsys    ;
;          |lt24_qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                  ; lt24_qsys    ;
;          |lt24_qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|                                           ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                          ; lt24_qsys    ;
;          |lt24_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                                       ; 55 (51)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                      ; lt24_qsys    ;
;             |altera_merlin_arbitrator:arb|                                                                             ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                         ; lt24_qsys    ;
;          |lt24_qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|                                               ; 61 (57)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001                                                                                                                                                                                                                                              ; lt24_qsys    ;
;             |altera_merlin_arbitrator:arb|                                                                             ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; lt24_qsys    ;
;          |lt24_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux|                                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                  ; lt24_qsys    ;
;          |lt24_qsys_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001|                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001                                                                                                                                                                                                                                          ; lt24_qsys    ;
;          |lt24_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|                                                       ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                      ; lt24_qsys    ;
;          |lt24_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|                                               ; 119 (119)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                              ; lt24_qsys    ;
;       |lt24_qsys_nios2_qsys:nios2_qsys|                                                                                ; 2188 (1821)       ; 1646 (1325)  ; 63104       ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys                                                                                                                                                                                                                                                                                                                          ; lt24_qsys    ;
;          |lpm_add_sub:Add17|                                                                                           ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lpm_add_sub:Add17                                                                                                                                                                                                                                                                                                        ; work         ;
;             |add_sub_qvi:auto_generated|                                                                               ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lpm_add_sub:Add17|add_sub_qvi:auto_generated                                                                                                                                                                                                                                                                             ; work         ;
;          |lt24_qsys_nios2_qsys_bht_module:lt24_qsys_nios2_qsys_bht|                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_bht_module:lt24_qsys_nios2_qsys_bht                                                                                                                                                                                                                                                                 ; lt24_qsys    ;
;             |altsyncram:the_altsyncram|                                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_bht_module:lt24_qsys_nios2_qsys_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; work         ;
;                |altsyncram_heh1:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_bht_module:lt24_qsys_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_heh1:auto_generated                                                                                                                                                                                                        ; work         ;
;          |lt24_qsys_nios2_qsys_dc_data_module:lt24_qsys_nios2_qsys_dc_data|                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_data_module:lt24_qsys_nios2_qsys_dc_data                                                                                                                                                                                                                                                         ; lt24_qsys    ;
;             |altsyncram:the_altsyncram|                                                                                ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_data_module:lt24_qsys_nios2_qsys_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; work         ;
;                |altsyncram_kpc1:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_data_module:lt24_qsys_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated                                                                                                                                                                                                ; work         ;
;          |lt24_qsys_nios2_qsys_dc_tag_module:lt24_qsys_nios2_qsys_dc_tag|                                              ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_tag_module:lt24_qsys_nios2_qsys_dc_tag                                                                                                                                                                                                                                                           ; lt24_qsys    ;
;             |altsyncram:the_altsyncram|                                                                                ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_tag_module:lt24_qsys_nios2_qsys_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_33h1:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_tag_module:lt24_qsys_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_33h1:auto_generated                                                                                                                                                                                                  ; work         ;
;          |lt24_qsys_nios2_qsys_dc_victim_module:lt24_qsys_nios2_qsys_dc_victim|                                        ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_victim_module:lt24_qsys_nios2_qsys_dc_victim                                                                                                                                                                                                                                                     ; lt24_qsys    ;
;             |altsyncram:the_altsyncram|                                                                                ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_victim_module:lt24_qsys_nios2_qsys_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; work         ;
;                |altsyncram_r3d1:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_victim_module:lt24_qsys_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                            ; work         ;
;          |lt24_qsys_nios2_qsys_ic_data_module:lt24_qsys_nios2_qsys_ic_data|                                            ; 2 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_ic_data_module:lt24_qsys_nios2_qsys_ic_data                                                                                                                                                                                                                                                         ; lt24_qsys    ;
;             |altsyncram:the_altsyncram|                                                                                ; 2 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_ic_data_module:lt24_qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; work         ;
;                |altsyncram_cjd1:auto_generated|                                                                        ; 2 (2)             ; 1 (1)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_ic_data_module:lt24_qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                                ; work         ;
;          |lt24_qsys_nios2_qsys_ic_tag_module:lt24_qsys_nios2_qsys_ic_tag|                                              ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_ic_tag_module:lt24_qsys_nios2_qsys_ic_tag                                                                                                                                                                                                                                                           ; lt24_qsys    ;
;             |altsyncram:the_altsyncram|                                                                                ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_ic_tag_module:lt24_qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_0rh1:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_ic_tag_module:lt24_qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_0rh1:auto_generated                                                                                                                                                                                                  ; work         ;
;          |lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|                                           ; 0 (0)             ; 48 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell                                                                                                                                                                                                                                                        ; lt24_qsys    ;
;             |altera_mult_add:the_altmult_add_part_1|                                                                   ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                                 ; work         ;
;                |altera_mult_add_q1u2:auto_generated|                                                                   ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated                                                                                                                                                                             ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                           ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                    ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                        ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                           ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                         ; work         ;
;                         |lpm_mult:Mult0|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                            ; work         ;
;                            |mult_jp01:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                                   ; work         ;
;             |altera_mult_add:the_altmult_add_part_2|                                                                   ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                                 ; work         ;
;                |altera_mult_add_s1u2:auto_generated|                                                                   ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated                                                                                                                                                                             ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                           ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                    ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                        ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                           ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                         ; work         ;
;                         |lpm_mult:Mult0|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                            ; work         ;
;                            |mult_j011:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                   ; work         ;
;          |lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|                                           ; 299 (43)          ; 272 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci                                                                                                                                                                                                                                                        ; lt24_qsys    ;
;             |lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|        ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper                                                                                                                                                      ; lt24_qsys    ;
;                |lt24_qsys_nios2_qsys_jtag_debug_module_sysclk:the_lt24_qsys_nios2_qsys_jtag_debug_module_sysclk|       ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_sysclk:the_lt24_qsys_nios2_qsys_jtag_debug_module_sysclk                                                      ; lt24_qsys    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_sysclk:the_lt24_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_sysclk:the_lt24_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |lt24_qsys_nios2_qsys_jtag_debug_module_tck:the_lt24_qsys_nios2_qsys_jtag_debug_module_tck|             ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_tck:the_lt24_qsys_nios2_qsys_jtag_debug_module_tck                                                            ; lt24_qsys    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_tck:the_lt24_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_tck:the_lt24_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:lt24_qsys_nios2_qsys_jtag_debug_module_phy|                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lt24_qsys_nios2_qsys_jtag_debug_module_phy                                                                                    ; work         ;
;             |lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|                          ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg                                                                                                                                                                        ; lt24_qsys    ;
;             |lt24_qsys_nios2_qsys_nios2_oci_break:the_lt24_qsys_nios2_qsys_nios2_oci_break|                            ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_break:the_lt24_qsys_nios2_qsys_nios2_oci_break                                                                                                                                                                          ; lt24_qsys    ;
;             |lt24_qsys_nios2_qsys_nios2_oci_debug:the_lt24_qsys_nios2_qsys_nios2_oci_debug|                            ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_debug:the_lt24_qsys_nios2_qsys_nios2_oci_debug                                                                                                                                                                          ; lt24_qsys    ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_debug:the_lt24_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                      ; work         ;
;             |lt24_qsys_nios2_qsys_nios2_ocimem:the_lt24_qsys_nios2_qsys_nios2_ocimem|                                  ; 115 (115)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_ocimem:the_lt24_qsys_nios2_qsys_nios2_ocimem                                                                                                                                                                                ; lt24_qsys    ;
;                |lt24_qsys_nios2_qsys_ociram_sp_ram_module:lt24_qsys_nios2_qsys_ociram_sp_ram|                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_ocimem:the_lt24_qsys_nios2_qsys_nios2_ocimem|lt24_qsys_nios2_qsys_ociram_sp_ram_module:lt24_qsys_nios2_qsys_ociram_sp_ram                                                                                                   ; lt24_qsys    ;
;                   |altsyncram:the_altsyncram|                                                                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_ocimem:the_lt24_qsys_nios2_qsys_nios2_ocimem|lt24_qsys_nios2_qsys_ociram_sp_ram_module:lt24_qsys_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_r691:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_ocimem:the_lt24_qsys_nios2_qsys_nios2_ocimem|lt24_qsys_nios2_qsys_ociram_sp_ram_module:lt24_qsys_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_r691:auto_generated                                          ; work         ;
;          |lt24_qsys_nios2_qsys_register_bank_a_module:lt24_qsys_nios2_qsys_register_bank_a|                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_register_bank_a_module:lt24_qsys_nios2_qsys_register_bank_a                                                                                                                                                                                                                                         ; lt24_qsys    ;
;             |altsyncram:the_altsyncram|                                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_register_bank_a_module:lt24_qsys_nios2_qsys_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                               ; work         ;
;                |altsyncram_hsg1:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_register_bank_a_module:lt24_qsys_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_hsg1:auto_generated                                                                                                                                                                                ; work         ;
;          |lt24_qsys_nios2_qsys_register_bank_b_module:lt24_qsys_nios2_qsys_register_bank_b|                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_register_bank_b_module:lt24_qsys_nios2_qsys_register_bank_b                                                                                                                                                                                                                                         ; lt24_qsys    ;
;             |altsyncram:the_altsyncram|                                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_register_bank_b_module:lt24_qsys_nios2_qsys_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                               ; work         ;
;                |altsyncram_isg1:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_register_bank_b_module:lt24_qsys_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_isg1:auto_generated                                                                                                                                                                                ; work         ;
;       |lt24_qsys_onchip_memory:onchip_memory|                                                                          ; 204 (0)           ; 4 (0)        ; 2240000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_onchip_memory:onchip_memory                                                                                                                                                                                                                                                                                                                    ; lt24_qsys    ;
;          |altsyncram:the_altsyncram|                                                                                   ; 204 (0)           ; 4 (0)        ; 2240000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                          ; work         ;
;             |altsyncram_s3d1:auto_generated|                                                                           ; 204 (0)           ; 4 (4)        ; 2240000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_s3d1:auto_generated                                                                                                                                                                                                                                                           ; work         ;
;                |decode_tsa:decode3|                                                                                    ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_s3d1:auto_generated|decode_tsa:decode3                                                                                                                                                                                                                                        ; work         ;
;                |mux_qob:mux2|                                                                                          ; 192 (192)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_s3d1:auto_generated|mux_qob:mux2                                                                                                                                                                                                                                              ; work         ;
;       |lt24_qsys_timer:timer|                                                                                          ; 138 (138)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_timer:timer                                                                                                                                                                                                                                                                                                                                    ; lt24_qsys    ;
;       |lt24_qsys_touch_panel_busy:touch_panel_busy|                                                                    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy                                                                                                                                                                                                                                                                                                              ; lt24_qsys    ;
;       |lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|                                                          ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n                                                                                                                                                                                                                                                                                                    ; lt24_qsys    ;
;       |lt24_qsys_touch_panel_spi:touch_panel_spi|                                                                      ; 127 (127)         ; 126 (126)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|lt24_qsys:u0|lt24_qsys_touch_panel_spi:touch_panel_spi                                                                                                                                                                                                                                                                                                                ; lt24_qsys    ;
;    |sld_hub:auto_hub|                                                                                                  ; 160 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                   ; 159 (119)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                     ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                   ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                               ; work         ;
+------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------------------+
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_r:the_lt24_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                             ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                             ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_bht_module:lt24_qsys_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_heh1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; lt24_qsys_nios2_qsys_bht_ram.mif                 ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_data_module:lt24_qsys_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                                             ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_tag_module:lt24_qsys_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_33h1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 12           ; 64           ; 12           ; 768     ; lt24_qsys_nios2_qsys_dc_tag_ram.mif              ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_victim_module:lt24_qsys_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                                             ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_ic_data_module:lt24_qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                                             ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_ic_tag_module:lt24_qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_0rh1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 17           ; 128          ; 17           ; 2176    ; lt24_qsys_nios2_qsys_ic_tag_ram.mif              ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_ocimem:the_lt24_qsys_nios2_qsys_nios2_ocimem|lt24_qsys_nios2_qsys_ociram_sp_ram_module:lt24_qsys_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_r691:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; lt24_qsys_nios2_qsys_ociram_default_contents.mif ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_register_bank_a_module:lt24_qsys_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_hsg1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; lt24_qsys_nios2_qsys_rf_ram_a.mif                ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_register_bank_b_module:lt24_qsys_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_isg1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; lt24_qsys_nios2_qsys_rf_ram_b.mif                ;
; lt24_qsys:u0|lt24_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_s3d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                  ; AUTO ; Single Port      ; 70000        ; 32           ; --           ; --           ; 2240000 ; lt24_qsys_onchip_memory.hex                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                 ; IP Include File                                                                                 ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Altera ; Qsys                                     ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0                                                                                                                                                           ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altpll                                   ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_altpll_sys:altpll_sys                                                                                                                           ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_irq_mapper                        ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_irq_mapper:irq_mapper                                                                                                                           ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_irq_clock_crosser                 ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                 ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_irq_clock_crosser                 ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                             ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_irq_clock_crosser                 ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                             ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_irq_clock_crosser                 ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003                                                                                                             ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_jtag_uart                  ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart                                                                                                                             ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_pio                        ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_key:key                                                                                                                                         ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_pio                        ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_LCD_RESET_N:lcd_reset_n                                                                                                                         ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_interconnect_wrapper       ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                             ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_addr_router:addr_router                                                         ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_addr_router_001:addr_router_001                                                 ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator                                              ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent                    ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo               ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                   ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                           ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                       ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001                                               ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002                                               ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_003                                               ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_004                                               ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_005                                               ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_006                                               ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_007                                               ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_008:cmd_xbar_mux_008                                               ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_009                                               ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_010                                               ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_011                                               ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                            ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                        ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                        ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                        ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                        ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                        ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                        ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                        ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                        ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                        ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                        ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                        ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                        ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                        ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014                                                        ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015                                                        ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016                                                        ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017                                                        ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018                                                        ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019                                                        ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020                                                        ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021                                                        ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router:id_router                                                             ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_001:id_router_001                                                     ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_002                                                     ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_003                                                     ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_004                                                     ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_005                                                     ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_006                                                     ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_007                                                     ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_008:id_router_008                                                     ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_009                                                     ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_010                                                     ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_011                                                     ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                       ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent             ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo      ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo        ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                            ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent                                  ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                           ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                             ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator                                                    ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent                          ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                   ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                     ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_traffic_limiter            ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter                                                                       ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_traffic_limiter            ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001                                                                   ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator                                  ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent        ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo   ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_master_translator          ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator                                           ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_master_agent               ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent                ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_master_translator          ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator                                    ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_master_agent               ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent         ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator                                      ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent            ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo       ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                  ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent                        ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                 ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                   ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                                   ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001                                           ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002                                           ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_003                                           ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_004                                           ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_005                                           ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_006                                           ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_007                                           ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_008:rsp_xbar_demux_008                                           ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_009                                           ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_010                                           ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_011                                           ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                       ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                               ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                          ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent                ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo         ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo           ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                          ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent                                ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                         ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                           ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator                                               ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent                     ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo              ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator                                          ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent                ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo         ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo           ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator                                  ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent        ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo   ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys                                                                                                                           ; D:/Home/User/Desktop/DE2_115_LT24_Painter/lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys.v ;
; Altera ; altera_avalon_onchip_memory2             ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_onchip_memory:onchip_memory                                                                                                                     ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_reset_controller                  ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|altera_reset_controller:rst_controller                                                                                                                    ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_reset_controller                  ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_reset_controller                  ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|altera_reset_controller:rst_controller_002                                                                                                                ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_sysid_qsys                 ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_sysid_qsys:sysid_qsys                                                                                                                           ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_timer                      ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_timer:timer                                                                                                                                     ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_pio                        ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy                                                                                                               ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_pio                        ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n                                                                                                     ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
; Altera ; altera_avalon_spi                        ; 13.1    ; N/A          ; N/A          ; |DE2_115|lt24_qsys:u0|lt24_qsys_touch_panel_spi:touch_panel_spi                                                                                                                 ; lt24_qsys/synthesis/../../lt24_qsys.qsys                                                        ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_tck:the_lt24_qsys_nios2_qsys_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                            ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                            ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                            ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                            ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                            ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_tck:the_lt24_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_tck:the_lt24_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_tck:the_lt24_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_tck:the_lt24_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_debug:the_lt24_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_sysclk:the_lt24_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_sysclk:the_lt24_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_debug:the_lt24_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                       ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_sysclk:the_lt24_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_sysclk:the_lt24_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57,63,64,78..81]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57,63,64,78..81]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57,63,64,78..81]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57,63,64,78..81]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57,63,64,78..81]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57,63,64,78..81]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57,63,64,78..81]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57,63,64,78..81]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57,63,64,78..81]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57,63,64,78..81]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57,63,64,78..81]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57,63,64,78..81]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57,63,64,78..81]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57,63,64,78..81]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57,63,64,78..81]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57,63,64,78..81]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57,63,64,78..81]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57,63,64,78..81]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57,61,63,64,78..81]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57,61,63,64,78..81]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,57,59,61,63,64,79..81]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,57,59,61,63,64,79..81]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|locked[0,1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0,2,4,6,8..10,12..17,19,20,22,26,27,29,31]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_chipselect_pre                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator|av_chipselect_pre                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_chipselect_pre                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator|av_chipselect_pre                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[4..31]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[1..31]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[1..31]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[4..31]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[4..31]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_im:the_lt24_qsys_nios2_qsys_nios2_oci_im|trc_im_addr[0..6]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_im:the_lt24_qsys_nios2_qsys_nios2_oci_im|trc_wrap                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_dbrk:the_lt24_qsys_nios2_qsys_nios2_oci_dbrk|dbrk_goto1                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_dbrk:the_lt24_qsys_nios2_qsys_nios2_oci_dbrk|dbrk_break_pulse                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_dbrk:the_lt24_qsys_nios2_qsys_nios2_oci_dbrk|dbrk_goto0                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_xbrk:the_lt24_qsys_nios2_qsys_nios2_oci_xbrk|xbrk_break                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_xbrk:the_lt24_qsys_nios2_qsys_nios2_oci_xbrk|E_xbrk_goto0                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_xbrk:the_lt24_qsys_nios2_qsys_nios2_oci_xbrk|E_xbrk_goto1                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_xbrk:the_lt24_qsys_nios2_qsys_nios2_oci_xbrk|M_xbrk_goto0                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_xbrk:the_lt24_qsys_nios2_qsys_nios2_oci_xbrk|M_xbrk_goto1                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_dest_id[3]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[31]                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[30]                                                                                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[30]                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[29]                                                                                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[29]                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[28]                                                                                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[28]                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[27]                                                                                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[27]                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[25]                                                                                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[25]                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[26]                                                                                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[26]                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[24]                                                                                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[24]                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[23]                                                                                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[23]                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[22]                                                                                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[22]                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[21]                                                                                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[21]                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[20]                                                                                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[20]                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[19]                                                                                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[19]                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[18]                                                                                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[18]                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[17]                                                                                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[17]                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[16]                                                                                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[16]                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[15]                                                                                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[15]                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[14]                                                                                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[14]                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[13]                                                                                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[13]                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[12]                                                                                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[12]                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[11]                                                                                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[11]                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[10]                                                                                                        ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[10]                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[9]                                                                                                         ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[9]                                                                                                         ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[8]                                                                                                         ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[8]                                                                                                         ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[7]                                                                                                         ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[7]                                                                                                         ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[6]                                                                                                         ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[6]                                                                                                         ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[5]                                                                                                         ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[5]                                                                                                         ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[4]                                                                                                         ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                                                                                                      ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_channel[0]                                                                                                                                                                                                      ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                                                      ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                                                      ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                                                      ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                                                      ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                                                                                ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                                                                                ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                                                                                ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                                                                                ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                                                                                ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                                                                                ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                 ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                 ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                   ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                   ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                   ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                   ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                   ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                                                                   ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                                                                   ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                                                                   ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                                                                   ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                                                                   ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                                                                   ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                                                                   ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                                                                   ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                                                                   ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                    ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                    ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                          ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                          ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                          ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                          ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                          ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                          ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                          ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                            ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                           ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                           ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                           ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                           ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                           ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                           ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[1,3,5,7,11,18,21,23..25,28]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                    ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                    ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                         ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                         ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                          ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                            ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                 ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                 ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                         ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                         ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                          ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                           ; Merged with lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                ; Merged with lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|waitrequest_reset_override                                                                                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                      ; Merged with lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator|waitrequest_reset_override                                                                                                                                                                      ; Merged with lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|waitrequest_reset_override                                                                                                                                                                   ; Merged with lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|waitrequest_reset_override                                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator|waitrequest_reset_override                                                                                                                                                      ; Merged with lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                         ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                         ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                         ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                         ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                          ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                          ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                              ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                          ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                              ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|clr_break_line                                                                                                                                                                                                                                                           ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                              ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                           ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                           ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                           ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                           ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                           ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                           ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                            ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                            ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                                   ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                   ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                   ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                   ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                   ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                    ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                    ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                    ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                    ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|D_ctrl_b_not_src                                                                                                                                                                                                                                                         ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|D_ctrl_b_is_dst                                                                                                                                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|D_ctrl_jmp_direct                                                                                                                                                                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|D_ctrl_a_not_src                                                                                                                                                                                                                                                         ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                        ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                            ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                            ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                    ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                    ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                    ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                    ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                                                      ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                                                      ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                                                      ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                                                      ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                                                      ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator|av_readdata_pre[2,3,5,7,9..12,14..16,18,19,21,23,25..28,30,31]                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator|av_readdata_pre[0]                                                                                                                                                              ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                              ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                              ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                              ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                              ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                              ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                              ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                              ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                              ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                              ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                              ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                              ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                              ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                              ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                              ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                              ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                              ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                              ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                              ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                              ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                                       ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                                                                        ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                                                                   ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                                                                   ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                                  ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                                                                   ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                                                                   ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                                                                   ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                                                                   ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                                                                   ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                                                                   ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                                                                   ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                                               ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                                                                                ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                                                                                ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                                                                                ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                                                                                ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                                                                                ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                                                                                ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                                                      ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                                                      ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                                                      ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                                                      ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                     ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                          ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                          ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                          ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                          ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                          ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                          ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                          ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                          ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                          ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                             ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                                                              ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                             ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                                                      ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                                                      ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                                                      ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                                                      ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                                                      ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                 ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                 ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                 ; Merged with lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                 ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_break:the_lt24_qsys_nios2_qsys_nios2_oci_break|trigger_state                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0,2,4,6,8..10,12..17,19,20,22,26,27,29,31]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0,2,4,6,8..10,12..17,19,20,22,26,27,29,31]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1,4,6,8,13,17,20,22,24,29]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1,4,6,8,13,17,20,22,24,29]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4..31]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4..31]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1..31]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1..31]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1..31]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1..31]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16..31]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16..31]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16..31]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16..31]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1..31]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1..31]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11,23..31]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11,23..31]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_dbrk:the_lt24_qsys_nios2_qsys_nios2_oci_dbrk|dbrk_break                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_break:the_lt24_qsys_nios2_qsys_nios2_oci_break|trigbrktype                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_channel[10]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|share_count[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_tck:the_lt24_qsys_nios2_qsys_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_tck:the_lt24_qsys_nios2_qsys_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_tck:the_lt24_qsys_nios2_qsys_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_tck:the_lt24_qsys_nios2_qsys_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_tck:the_lt24_qsys_nios2_qsys_jtag_debug_module_tck|DRsize.011 ; Merged with lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_tck:the_lt24_qsys_nios2_qsys_jtag_debug_module_tck|DRsize.001 ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_tck:the_lt24_qsys_nios2_qsys_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 1785                                                                                                                                                                                                                                                                              ;                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                       ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                           ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                   ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[10]                                                                                                                                                                                                                                     ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[10],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[31]                                                                                                                                                                                                                                     ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[31],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[10]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[10],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[31]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[31],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[10]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[31]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[31]                                                                                                                                                                ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[14]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[13]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[12]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[11]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[9]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[8]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[6]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[10]                                                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[5]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[4]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[30]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[30],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[29]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[29],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[28]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[28],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[27]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[26]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[26],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[25]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[25],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[24]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[24],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                  ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[23]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[22]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[22],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[7]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[21]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[21],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[19]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[19],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[18]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[18],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                     ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[17]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[17],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[16]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[16],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[31]                                                                                                                                                                   ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[15]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[15],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[14]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[14],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[13]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[13],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[12]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[12],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[11]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[11],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[9]                                                                                                                                                                                                                                                ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[9],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[8]                                                                                                                                                                                                                                                ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[8],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[7]                                                                                                                                                                                                                                                ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[7],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[6]                                                                                                                                                                                                                                                ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[6],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[5]                                                                                                                                                                                                                                                ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[5],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[4]                                                                                                                                                                                                                                                ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[4],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[3]                                                                                                                                                                                                                                                ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[3],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[2]                                                                                                                                                                                                                                                ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[2],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[1]                                                                                                                                                                                                                                                ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[1],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[30]                                                                                                                                                                                                                                     ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[30],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[29]                                                                                                                                                                                                                                     ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[29],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[28]                                                                                                                                                                                                                                     ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[28],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[27]                                                                                                                                                                                                                                     ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[27],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[26]                                                                                                                                                                                                                                     ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[26],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[25]                                                                                                                                                                                                                                     ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[25],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[24]                                                                                                                                                                                                                                     ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[24],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[23]                                                                                                                                                                                                                                     ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[23],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[22]                                                                                                                                                                                                                                     ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[22],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0]                                                                                                                                                                    ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator|av_readdata_pre[29]                                                                                                                                                           ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[21]                                                                                                                                                                                                                                     ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[21],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[20]                                                                                                                                                                                                                                     ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[20],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                             ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[19]                                                                                                                                                                                                                                     ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[19],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy|readdata[20]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[20],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[17]                                                                                                                                                                                                                                     ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[17],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[16]                                                                                                                                                                                                                                     ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[16],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator|av_readdata_pre[13]                                                                                                                                                           ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[15]                                                                                                                                                                                                                                     ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[15],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|locked[1],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|share_count[0]                                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                        ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[14]                                                                                                                                                                                                                                     ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[14],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[30]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[13]                                                                                                                                                                                                                                     ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[13],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[31]                                                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[12]                                                                                                                                                                                                                                     ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[12],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[11]                                                                                                                                                                                                                                     ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[11],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[9]                                                                                                                                                                                                                                      ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[9],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[8]                                                                                                                                                                                                                                      ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[8],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[7]                                                                                                                                                                                                                                      ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[7],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[6]                                                                                                                                                                                                                                      ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[6],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[5]                                                                                                                                                                                                                                      ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[5],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[4]                                                                                                                                                                                                                                      ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[4],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[3]                                                                                                                                                                                                                                      ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[3],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[2]                                                                                                                                                                                                                                      ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[1]                                                                                                                                                                                                                                      ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11]                                                                                                                                                                ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[18]                                                                                                                                                                                                                                     ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[18],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[29]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[28]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[27]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[26]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[25]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[24]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[23]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[22]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[21]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[20]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[19]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[18]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[17]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[16]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_key:key|readdata[15]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ;                           ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[15]                                                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[14]                                                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[13]                                                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[12]                                                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_channel[10]                                                                                                                                                                                                 ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[11]                                                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[9]                                                                                                                                                                              ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[8]                                                                                                                                                                              ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[7]                                                                                                                                                                              ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[6]                                                                                                                                                                              ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[5]                                                                                                                                                                              ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[4]                                                                                                                                                                              ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                 ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[3]                                                                                                                                                                              ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[2]                                                                                                                                                                              ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[1]                                                                                                                                                                              ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[30]                                                                                                                                                                ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                    ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[29]                                                                                                                                                                ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[28]                                                                                                                                                                ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[27]                                                                                                                                                                ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[29]                                                                                                                                                                   ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[27]                                                                                                                                                                   ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[26]                                                                                                                                                                   ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[22]                                                                                                                                                                   ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[20]                                                                                                                                                                   ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[19]                                                                                                                                                                   ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[17]                                                                                                                                                                   ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[16]                                                                                                                                                                   ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[15]                                                                                                                                                                   ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator|av_readdata_pre[22]                                                                                                                                                           ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[14]                                                                                                                                                                   ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[13]                                                                                                                                                                   ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[12]                                                                                                                                                                   ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[10]                                                                                                                                                                   ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[9]                                                                                                                                                                    ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[8]                                                                                                                                                                    ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                         ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[6]                                                                                                                                                                    ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[4]                                                                                                                                                                    ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[2]                                                                                                                                                                    ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator|av_readdata_pre[24]                                                                                                                                                           ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator|av_readdata_pre[20]                                                                                                                                                           ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator|av_readdata_pre[17]                                                                                                                                                           ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator|av_readdata_pre[8]                                                                                                                                                            ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator|av_readdata_pre[6]                                                                                                                                                            ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator|av_readdata_pre[1]                                                                                                                                                            ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[30]                                                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|locked[0]                                                                                                                                                                                    ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[29]                                                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[28]                                                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[27]                                                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[26]                                                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[25]                                                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[24]                                                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[23]                                                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[22]                                                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[21]                                                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[24]                                                                                                                                                                ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator|av_readdata_pre[4]                                                                                                                                                            ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[26]                                                                                                                                                                ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[23]                                                                                                                                                                ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[17]                                                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[16]                                                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[18]                                                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[25]                                                                                                                                                                ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_dbrk:the_lt24_qsys_nios2_qsys_nios2_oci_dbrk|dbrk_break_pulse                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_dbrk:the_lt24_qsys_nios2_qsys_nios2_oci_dbrk|dbrk_break,                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_break:the_lt24_qsys_nios2_qsys_nios2_oci_break|trigbrktype                                                                                                              ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_xbrk:the_lt24_qsys_nios2_qsys_nios2_oci_xbrk|xbrk_break                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_xbrk:the_lt24_qsys_nios2_qsys_nios2_oci_xbrk|M_xbrk_goto0,                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_xbrk:the_lt24_qsys_nios2_qsys_nios2_oci_xbrk|M_xbrk_goto1                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                 ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                    ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[19]                                                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[20]                                                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                          ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                              ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                              ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                              ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                              ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                              ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                              ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                              ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                              ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                              ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                              ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[31]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[31]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[30]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[30]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[29]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[29]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[28]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[28]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[27]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[27]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[26]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[26]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[25]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[25]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[24]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[24]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[23]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[23]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[22]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[22]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[21]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[21]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[20]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[20]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[19]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[19]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[18]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[18]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[17]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[17]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[16]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[16]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[15]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[15]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[14]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[14]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[13]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[13]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[12]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[12]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[11]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[11]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[10]                                                                                                                                                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[10]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[9]                                                                                                                                                                                                                                                ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[9]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[8]                                                                                                                                                                                                                                                ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[8]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[7]                                                                                                                                                                                                                                                ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[7]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[6]                                                                                                                                                                                                                                                ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[6]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[5]                                                                                                                                                                                                                                                ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[5]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[4]                                                                                                                                                                                                                                                ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_control_reg_rddata[4]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                            ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_dbrk:the_lt24_qsys_nios2_qsys_nios2_oci_dbrk|dbrk_goto1                                                                                                               ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_break:the_lt24_qsys_nios2_qsys_nios2_oci_break|trigger_state                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                                                             ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                             ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                             ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                             ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                             ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                     ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                     ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                     ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                     ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                                               ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                                 ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                               ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                 ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                               ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                 ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                               ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                 ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                                 ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                   ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                 ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                   ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                 ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                   ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                 ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                   ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                                  ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                    ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                  ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                    ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                  ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                    ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                  ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                    ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                             ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                             ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                             ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                             ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                     ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                     ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                     ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                     ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                                             ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                             ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                             ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                             ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                               ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                                       ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                         ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                       ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                         ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                       ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                         ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                       ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                         ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                          ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                          ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                          ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                          ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                            ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                     ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                         ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                           ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                                                                                                                                 ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                                                                                                                         ; Stuck at GND              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                                              ; Stuck at VCC              ; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_tck:the_lt24_qsys_nios2_qsys_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_tck:the_lt24_qsys_nios2_qsys_jtag_debug_module_tck|DRsize.101 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3519  ;
; Number of registers using Synchronous Clear  ; 67    ;
; Number of registers using Synchronous Load   ; 281   ;
; Number of registers using Asynchronous Clear ; 3164  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2004  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                             ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lt24_qsys:u0|lt24_qsys_timer:timer|internal_counter[0]                                                                                                                                                        ; 3       ;
; lt24_qsys:u0|lt24_qsys_timer:timer|internal_counter[1]                                                                                                                                                        ; 3       ;
; lt24_qsys:u0|lt24_qsys_timer:timer|internal_counter[2]                                                                                                                                                        ; 3       ;
; lt24_qsys:u0|lt24_qsys_timer:timer|internal_counter[3]                                                                                                                                                        ; 3       ;
; lt24_qsys:u0|lt24_qsys_timer:timer|internal_counter[5]                                                                                                                                                        ; 3       ;
; lt24_qsys:u0|lt24_qsys_timer:timer|internal_counter[6]                                                                                                                                                        ; 3       ;
; lt24_qsys:u0|lt24_qsys_timer:timer|internal_counter[7]                                                                                                                                                        ; 3       ;
; lt24_qsys:u0|lt24_qsys_timer:timer|internal_counter[8]                                                                                                                                                        ; 3       ;
; lt24_qsys:u0|lt24_qsys_timer:timer|internal_counter[11]                                                                                                                                                       ; 3       ;
; lt24_qsys:u0|lt24_qsys_timer:timer|internal_counter[14]                                                                                                                                                       ; 3       ;
; lt24_qsys:u0|lt24_qsys_timer:timer|internal_counter[17]                                                                                                                                                       ; 3       ;
; lt24_qsys:u0|lt24_qsys_touch_panel_spi:touch_panel_spi|spi_slave_select_reg[0]                                                                                                                                ; 2       ;
; lt24_qsys:u0|lt24_qsys_touch_panel_spi:touch_panel_spi|stateZero                                                                                                                                              ; 1       ;
; lt24_qsys:u0|lt24_qsys_touch_panel_spi:touch_panel_spi|spi_slave_select_holding_reg[0]                                                                                                                        ; 1       ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                       ; 17      ;
; lt24_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                   ; 1       ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                   ; 11      ;
; lt24_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                    ; 15      ;
; lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                ; 1       ;
; lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                ; 4       ;
; lt24_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                   ; 2       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                          ; 4       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                      ; 14      ;
; lt24_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                       ; 1       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                   ; 10      ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|t_dav                                                                                                                                                              ; 3       ;
; lt24_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                     ; 1       ;
; lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                ; 1       ;
; lt24_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                   ; 1       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_pipe_flush                                                                                                                                                     ; 46      ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                             ; 2       ;
; lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                    ; 1       ;
; lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                    ; 4       ;
; lt24_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                       ; 2       ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|rst2                                                                                                       ; 3       ;
; lt24_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                     ; 1       ;
; lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                ; 1       ;
; lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                    ; 1       ;
; lt24_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                       ; 1       ;
; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                     ; 3       ;
; lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                    ; 1       ;
; lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                    ; 1       ;
; lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                     ; 1       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[2] ; 2       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg|oci_ienable[3] ; 2       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|ic_tag_clr_valid_bits                                                                                                                                            ; 1       ;
; lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_pipe_flush_waddr[17]                                                                                                                                           ; 1       ;
; lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                     ; 2       ;
; lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                        ; 1       ;
; lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                     ; 1       ;
; lt24_qsys:u0|lt24_qsys_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                       ; 2       ;
; lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; 1       ;
; lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                         ; 1       ;
; lt24_qsys:u0|lt24_qsys_timer:timer|period_l_register[0]                                                                                                                                                       ; 2       ;
; lt24_qsys:u0|lt24_qsys_timer:timer|period_l_register[8]                                                                                                                                                       ; 2       ;
; lt24_qsys:u0|lt24_qsys_timer:timer|period_l_register[7]                                                                                                                                                       ; 2       ;
; lt24_qsys:u0|lt24_qsys_timer:timer|period_l_register[6]                                                                                                                                                       ; 2       ;
; lt24_qsys:u0|lt24_qsys_timer:timer|period_l_register[14]                                                                                                                                                      ; 2       ;
; lt24_qsys:u0|lt24_qsys_timer:timer|period_l_register[5]                                                                                                                                                       ; 2       ;
; lt24_qsys:u0|lt24_qsys_timer:timer|period_l_register[3]                                                                                                                                                       ; 2       ;
; lt24_qsys:u0|lt24_qsys_timer:timer|period_l_register[11]                                                                                                                                                      ; 2       ;
; lt24_qsys:u0|lt24_qsys_timer:timer|period_l_register[2]                                                                                                                                                       ; 2       ;
; lt24_qsys:u0|lt24_qsys_timer:timer|period_l_register[1]                                                                                                                                                       ; 2       ;
; lt24_qsys:u0|lt24_qsys_timer:timer|period_h_register[1]                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                  ; 3       ;
; Total number of inverted registers = 69                                                                                                                                                                       ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|wait_latency_counter[1]                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator|wait_latency_counter[0]                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|d_byteenable[0]                                                                                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|d_address_tag_field[7]                                                                                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|A_slow_inst_result[5]                                                                                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                                                                                                                                        ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|D_iw[30]                                                                                                                                                                                                                                                             ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|A_inst_result[18]                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|A_inst_result[2]                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_mem_byte_en[0]                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|wait_latency_counter[0]                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|wait_latency_counter[0]                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                 ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_touch_panel_spi:touch_panel_spi|data_to_cpu[14]                                                                                                                                                                                                                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_touch_panel_spi:touch_panel_spi|data_to_cpu[8]                                                                                                                                                                                                                                             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_touch_panel_spi:touch_panel_spi|data_to_cpu[0]                                                                                                                                                                                                                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_touch_panel_spi:touch_panel_spi|data_to_cpu[6]                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_touch_panel_spi:touch_panel_spi|shift_reg[3]                                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|d_writedata[27]                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_ocimem:the_lt24_qsys_nios2_qsys_nios2_ocimem|MonDReg[23]                                                                                                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_ocimem:the_lt24_qsys_nios2_qsys_nios2_ocimem|MonDReg[12]                                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_src2[18]                                                                                                                                                                                                                                                           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_control_reg_rddata[3]                                                                                                                                                                                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|ic_tag_wraddress[6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|readdata[3]                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_st_data[29]                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_tck:the_lt24_qsys_nios2_qsys_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_tck:the_lt24_qsys_nios2_qsys_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_tck:the_lt24_qsys_nios2_qsys_jtag_debug_module_tck|sr[1]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_tck:the_lt24_qsys_nios2_qsys_jtag_debug_module_tck|sr[29] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|d_address_offset_field[0]                                                                                                                                                                                                                                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_ocimem:the_lt24_qsys_nios2_qsys_nios2_ocimem|MonAReg[10]                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_break:the_lt24_qsys_nios2_qsys_nios2_oci_break|break_readreg[17]                                                                                                    ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_src1[17]                                                                                                                                                                                                                                                           ;
; 6:1                ; 18 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_pipe_flush_waddr[6]                                                                                                                                                                                                                                                ;
; 6:1                ; 9 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|F_pc[10]                                                                                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|M_mem_byte_en[2]                                                                                                                                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE2_115|lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|E_logic_result[25]                                                                                                                                                                                                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|dc_tag_wr_port_data[7]                                                                                                                                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|F_iw[1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|dc_data_rd_port_addr[5]                                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|dc_data_wr_port_addr[3]                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|dc_data_wr_port_addr[0]                                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|D_dst_regnum[4]                                                                                                                                                                                                                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|A_wr_data_unfiltered[30]                                                                                                                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|A_wr_data_unfiltered[15]                                                                                                                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|dc_data_wr_port_data[0]                                                                                                                                                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|dc_data_wr_port_data[10]                                                                                                                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|dc_data_wr_port_data[16]                                                                                                                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|dc_data_wr_port_data[27]                                                                                                                                                                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|D_src2_reg[31]                                                                                                                                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|A_wr_data_unfiltered[1]                                                                                                                                                                                                                                              ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE2_115|lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|F_ic_tag_rd_addr_nxt[3]                                                                                                                                                                                                                                              ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_addr_router_001:addr_router_001|src_channel[5]                                                                                                                                                                             ;
; 11:1               ; 4 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |DE2_115|lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_addr_router_001:addr_router_001|src_channel[1]                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2_115|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE2_115|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                       ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE2_115|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DE2_115|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE2_115|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE2_115|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |DE2_115|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                         ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |DE2_115|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                  ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |DE2_115|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_r:the_lt24_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_s3d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_altpll_sys:altpll_sys ;
+----------------+-------+------+-------------------------------------+
; Assignment     ; Value ; From ; To                                  ;
+----------------+-------+------+-------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                          ;
+----------------+-------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_altpll_sys:altpll_sys|lt24_qsys_altpll_sys_stdsync_sv6:stdsync2|lt24_qsys_altpll_sys_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_003 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_004 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_005 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_006 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_007 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_008:rsp_xbar_demux_008 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_009 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_010 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_011 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                               ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-----------------------------------------+
; Assignment        ; Value ; From ; To                                      ;
+-------------------+-------+------+-----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]  ;
+-------------------+-------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+---------------------------------------------+
; Assignment        ; Value ; From ; To                                          ;
+-------------------+-------+------+---------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]      ;
+-------------------+-------+------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                      ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                            ;
; lpm_width               ; 8            ; Signed Integer                                                                                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                   ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_r:the_lt24_qsys_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                      ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                            ;
; lpm_width               ; 8            ; Signed Integer                                                                                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                   ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_onchip_memory:onchip_memory ;
+----------------+-----------------------------+--------------------------------------------------+
; Parameter Name ; Value                       ; Type                                             ;
+----------------+-----------------------------+--------------------------------------------------+
; INIT_FILE      ; lt24_qsys_onchip_memory.hex ; String                                           ;
+----------------+-----------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                   ;
+------------------------------------+-----------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT                 ; Untyped                                                ;
; WIDTH_A                            ; 32                          ; Signed Integer                                         ;
; WIDTHAD_A                          ; 17                          ; Signed Integer                                         ;
; NUMWORDS_A                         ; 70000                       ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                ;
; WIDTH_B                            ; 1                           ; Untyped                                                ;
; WIDTHAD_B                          ; 1                           ; Untyped                                                ;
; NUMWORDS_B                         ; 1                           ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 4                           ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                ;
; BYTE_SIZE                          ; 8                           ; Signed Integer                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                ;
; INIT_FILE                          ; lt24_qsys_onchip_memory.hex ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 70000                       ; Signed Integer                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_s3d1             ; Untyped                                                ;
+------------------------------------+-----------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 21    ; Signed Integer                                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W               ; 21    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 21    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 21    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 17    ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 1     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 77    ; Signed Integer                                                                                                                                                          ;
; PKT_QOS_L                 ; 77    ; Signed Integer                                                                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 75    ; Signed Integer                                                                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 75    ; Signed Integer                                                                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                                                          ;
; PKT_CACHE_H               ; 93    ; Signed Integer                                                                                                                                                          ;
; PKT_CACHE_L               ; 90    ; Signed Integer                                                                                                                                                          ;
; PKT_THREAD_ID_H           ; 86    ; Signed Integer                                                                                                                                                          ;
; PKT_THREAD_ID_L           ; 86    ; Signed Integer                                                                                                                                                          ;
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                                                          ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                                                                                          ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                          ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                                                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                                                          ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                          ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                          ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                          ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                                                          ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                                                          ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                                                                          ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                                                                                          ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                                                                          ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                          ;
; ID                        ; 1     ; Signed Integer                                                                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                          ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                                          ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 77    ; Signed Integer                                                                                                                                                   ;
; PKT_QOS_L                 ; 77    ; Signed Integer                                                                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 75    ; Signed Integer                                                                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 75    ; Signed Integer                                                                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                                                   ;
; PKT_CACHE_H               ; 93    ; Signed Integer                                                                                                                                                   ;
; PKT_CACHE_L               ; 90    ; Signed Integer                                                                                                                                                   ;
; PKT_THREAD_ID_H           ; 86    ; Signed Integer                                                                                                                                                   ;
; PKT_THREAD_ID_L           ; 86    ; Signed Integer                                                                                                                                                   ;
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                                                   ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                                                                                   ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                   ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                                                   ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                                                   ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                                                                   ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                                                                                   ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                                                                   ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                   ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                   ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                   ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                                   ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                       ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                       ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                                                       ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                                                       ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                                                                       ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                       ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                                                                                       ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                                                                                       ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                                                                       ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                                       ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                       ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                  ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                                                                           ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                           ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                           ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                      ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                        ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                      ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                      ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                                                      ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                                                      ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                                                                      ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                      ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                                                                                      ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                                                                                      ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                                                                      ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                                      ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                      ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                 ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                   ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                   ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                                                                         ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                         ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                         ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                    ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                   ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                   ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                              ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                           ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                                                           ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                                                           ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                                                                           ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                           ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                                                                                           ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                                                                                           ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                                                                           ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                                           ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                           ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                      ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                        ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                   ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                                                   ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                                                   ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                                                                   ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                   ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                                                                                   ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                                                                                   ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                                                                   ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                                   ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                   ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                              ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                                                                              ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                              ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                              ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                         ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                           ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                           ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                               ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                                                                               ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                                                                               ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                                                               ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                               ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                               ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                          ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                                                                 ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                 ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                 ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                            ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                              ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                              ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                           ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                                                           ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                                                           ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                                                                           ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                           ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                                                                                           ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                                                                                           ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                                                                           ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                                           ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                           ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                      ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                        ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                   ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                                                   ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                                                   ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                                                                   ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                   ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                                                                                   ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                                                                                   ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                                                                   ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                                   ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                   ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                              ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_addr_router:addr_router|lt24_qsys_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_addr_router_001:addr_router_001|lt24_qsys_mm_interconnect_0_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router:id_router|lt24_qsys_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_001:id_router_001|lt24_qsys_mm_interconnect_0_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_002|lt24_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_003|lt24_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_004|lt24_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_005|lt24_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_006|lt24_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_007|lt24_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_008:id_router_008|lt24_qsys_mm_interconnect_0_id_router_008_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_009|lt24_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_010|lt24_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_011|lt24_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                            ;
; MAX_OUTSTANDING_RESPONSES ; 5     ; Signed Integer                                                                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                            ;
; VALID_WIDTH               ; 12    ; Signed Integer                                                                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                            ;
; REORDER                   ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001 ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                ;
; MAX_OUTSTANDING_RESPONSES ; 5     ; Signed Integer                                                                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                ;
; VALID_WIDTH               ; 12    ; Signed Integer                                                                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                ;
; REORDER                   ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                      ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 12     ; Signed Integer                                                                                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 24    ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                   ;
+--------------------+-------+------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                         ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                         ;
+--------------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                 ;
; depth          ; 3     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001 ;
+--------------------+-------+----------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                             ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                             ;
+--------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                     ;
; depth          ; 3     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002 ;
+--------------------+-------+----------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                             ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                             ;
+--------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                     ;
; depth          ; 3     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003 ;
+--------------------+-------+----------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                             ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                             ;
+--------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                     ;
; depth          ; 3     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                      ;
+---------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                            ;
+---------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                          ;
+---------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                ;
+---------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+---------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                          ;
+---------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                ;
+---------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                     ;
; Entity Instance            ; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
; Entity Instance            ; lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_r:the_lt24_qsys_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                         ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Name                                      ; Value                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                            ;
; Entity Instance                           ; lt24_qsys:u0|lt24_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                  ;
;     -- WIDTH_A                            ; 32                                                                           ;
;     -- NUMWORDS_A                         ; 70000                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 1                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                        ;
+----------------+--------+----------+------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                         ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                   ;
+----------------+--------+----------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+-------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                         ;
+----------------+-------+----------+-------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                    ;
+----------------+-------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------------+
; Port           ; Type  ; Severity ; Details                                     ;
+----------------+-------+----------+---------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                ;
+----------------+-------+----------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[23..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_008:id_router_008|lt24_qsys_mm_interconnect_0_id_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_002|lt24_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_001:id_router_001|lt24_qsys_mm_interconnect_0_id_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router:id_router|lt24_qsys_mm_interconnect_0_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_addr_router_001:addr_router_001|lt24_qsys_mm_interconnect_0_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_addr_router:addr_router|lt24_qsys_mm_interconnect_0_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                     ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lt24_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                             ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                  ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                   ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                    ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                               ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                            ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdata[31..30]      ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_readdata[28..25]      ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_readdata[19..18]      ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_readdata[16..14]      ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_readdata[12..9]       ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_readdata[3..2]        ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_readdata[29]          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdata[24]          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdata[23]          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_readdata[22]          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdata[21]          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_readdata[20]          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdata[17]          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdata[13]          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdata[8]           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdata[7]           ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_readdata[6]           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdata[5]           ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_readdata[4]           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdata[1]           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdata[0]           ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                  ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                             ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                           ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                               ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                          ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                    ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                               ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                            ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                    ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                               ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                          ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                     ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                       ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                            ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                       ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                        ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                   ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                          ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_altpll_sys:altpll_sys|lt24_qsys_altpll_sys_altpll_oka2:sd1"       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_altpll_sys:altpll_sys" ;
+------+--------+----------+-----------------------------------------------+
; Port ; Type   ; Severity ; Details                                       ;
+------+--------+----------+-----------------------------------------------+
; c0   ; Output ; Info     ; Explicitly unconnected                        ;
+------+--------+----------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_touch_panel_spi:touch_panel_spi"                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic"                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart"                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys" ;
+--------------+--------+----------+---------------------------------------+
; Port         ; Type   ; Severity ; Details                               ;
+--------------+--------+----------+---------------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected                ;
+--------------+--------+----------+---------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_qsys:u0"                                       ;
+-----------------------------------+--------+----------+------------------------+
; Port                              ; Type   ; Severity ; Details                ;
+-----------------------------------+--------+----------+------------------------+
; reset_reset_n                     ; Input  ; Info     ; Stuck at VCC           ;
; altpll_0_areset_conduit_export    ; Input  ; Info     ; Explicitly unconnected ;
; altpll_0_locked_conduit_export    ; Output ; Info     ; Explicitly unconnected ;
; altpll_0_phasedone_conduit_export ; Output ; Info     ; Explicitly unconnected ;
+-----------------------------------+--------+----------+------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:11     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Full Version
    Info: Processing started: Fri Jun 20 18:12:01 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/lt24_qsys.v
    Info (12023): Found entity 1: lt24_qsys
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_irq_mapper.sv
    Info (12023): Found entity 1: lt24_qsys_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: lt24_qsys_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file lt24_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: lt24_qsys_mm_interconnect_0_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: lt24_qsys_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_rsp_xbar_demux_008.sv
    Info (12023): Found entity 1: lt24_qsys_mm_interconnect_0_rsp_xbar_demux_008
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_rsp_xbar_demux_001.sv
    Info (12023): Found entity 1: lt24_qsys_mm_interconnect_0_rsp_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_rsp_xbar_demux.sv
    Info (12023): Found entity 1: lt24_qsys_mm_interconnect_0_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_cmd_xbar_mux_008.sv
    Info (12023): Found entity 1: lt24_qsys_mm_interconnect_0_cmd_xbar_mux_008
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv
    Info (12023): Found entity 1: lt24_qsys_mm_interconnect_0_cmd_xbar_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_cmd_xbar_mux_001.sv
    Info (12023): Found entity 1: lt24_qsys_mm_interconnect_0_cmd_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: lt24_qsys_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: lt24_qsys_mm_interconnect_0_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: lt24_qsys_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file lt24_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 2 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_id_router_008.sv
    Info (12023): Found entity 1: lt24_qsys_mm_interconnect_0_id_router_008_default_decode
    Info (12023): Found entity 2: lt24_qsys_mm_interconnect_0_id_router_008
Info (12021): Found 2 design units, including 2 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_id_router_002.sv
    Info (12023): Found entity 1: lt24_qsys_mm_interconnect_0_id_router_002_default_decode
    Info (12023): Found entity 2: lt24_qsys_mm_interconnect_0_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_id_router_001.sv
    Info (12023): Found entity 1: lt24_qsys_mm_interconnect_0_id_router_001_default_decode
    Info (12023): Found entity 2: lt24_qsys_mm_interconnect_0_id_router_001
Info (12021): Found 2 design units, including 2 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: lt24_qsys_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: lt24_qsys_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_addr_router_001.sv
    Info (12023): Found entity 1: lt24_qsys_mm_interconnect_0_addr_router_001_default_decode
    Info (12023): Found entity 2: lt24_qsys_mm_interconnect_0_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: lt24_qsys_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: lt24_qsys_mm_interconnect_0_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_sysid_qsys.v
    Info (12023): Found entity 1: lt24_qsys_sysid_qsys
Warning (10238): Verilog Module Declaration warning at LT24_Controller.v(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "LT24_Controller"
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_controller.v
    Info (12023): Found entity 1: LT24_Controller
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_key.v
    Info (12023): Found entity 1: lt24_qsys_key
Info (12021): Found 4 design units, including 4 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_altpll_sys.v
    Info (12023): Found entity 1: lt24_qsys_altpll_sys_dffpipe_l2c
    Info (12023): Found entity 2: lt24_qsys_altpll_sys_stdsync_sv6
    Info (12023): Found entity 3: lt24_qsys_altpll_sys_altpll_oka2
    Info (12023): Found entity 4: lt24_qsys_altpll_sys
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_touch_panel_busy.v
    Info (12023): Found entity 1: lt24_qsys_touch_panel_busy
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_touch_panel_pen_irq_n.v
    Info (12023): Found entity 1: lt24_qsys_touch_panel_pen_irq_n
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_touch_panel_spi.v
    Info (12023): Found entity 1: lt24_qsys_touch_panel_spi
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_timer.v
    Info (12023): Found entity 1: lt24_qsys_timer
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_lcd_reset_n.v
    Info (12023): Found entity 1: lt24_qsys_LCD_RESET_N
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_onchip_memory.v
    Info (12023): Found entity 1: lt24_qsys_onchip_memory
Info (12021): Found 5 design units, including 5 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_jtag_uart.v
    Info (12023): Found entity 1: lt24_qsys_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: lt24_qsys_jtag_uart_scfifo_w
    Info (12023): Found entity 3: lt24_qsys_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: lt24_qsys_jtag_uart_scfifo_r
    Info (12023): Found entity 5: lt24_qsys_jtag_uart
Info (12021): Found 27 design units, including 27 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys.v
    Info (12023): Found entity 1: lt24_qsys_nios2_qsys_ic_data_module
    Info (12023): Found entity 2: lt24_qsys_nios2_qsys_ic_tag_module
    Info (12023): Found entity 3: lt24_qsys_nios2_qsys_bht_module
    Info (12023): Found entity 4: lt24_qsys_nios2_qsys_register_bank_a_module
    Info (12023): Found entity 5: lt24_qsys_nios2_qsys_register_bank_b_module
    Info (12023): Found entity 6: lt24_qsys_nios2_qsys_dc_tag_module
    Info (12023): Found entity 7: lt24_qsys_nios2_qsys_dc_data_module
    Info (12023): Found entity 8: lt24_qsys_nios2_qsys_dc_victim_module
    Info (12023): Found entity 9: lt24_qsys_nios2_qsys_nios2_oci_debug
    Info (12023): Found entity 10: lt24_qsys_nios2_qsys_ociram_sp_ram_module
    Info (12023): Found entity 11: lt24_qsys_nios2_qsys_nios2_ocimem
    Info (12023): Found entity 12: lt24_qsys_nios2_qsys_nios2_avalon_reg
    Info (12023): Found entity 13: lt24_qsys_nios2_qsys_nios2_oci_break
    Info (12023): Found entity 14: lt24_qsys_nios2_qsys_nios2_oci_xbrk
    Info (12023): Found entity 15: lt24_qsys_nios2_qsys_nios2_oci_dbrk
    Info (12023): Found entity 16: lt24_qsys_nios2_qsys_nios2_oci_itrace
    Info (12023): Found entity 17: lt24_qsys_nios2_qsys_nios2_oci_td_mode
    Info (12023): Found entity 18: lt24_qsys_nios2_qsys_nios2_oci_dtrace
    Info (12023): Found entity 19: lt24_qsys_nios2_qsys_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 20: lt24_qsys_nios2_qsys_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 21: lt24_qsys_nios2_qsys_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 22: lt24_qsys_nios2_qsys_nios2_oci_fifo
    Info (12023): Found entity 23: lt24_qsys_nios2_qsys_nios2_oci_pib
    Info (12023): Found entity 24: lt24_qsys_nios2_qsys_nios2_oci_im
    Info (12023): Found entity 25: lt24_qsys_nios2_qsys_nios2_performance_monitors
    Info (12023): Found entity 26: lt24_qsys_nios2_qsys_nios2_oci
    Info (12023): Found entity 27: lt24_qsys_nios2_qsys
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: lt24_qsys_nios2_qsys_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_jtag_debug_module_tck.v
    Info (12023): Found entity 1: lt24_qsys_nios2_qsys_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: lt24_qsys_nios2_qsys_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_mult_cell.v
    Info (12023): Found entity 1: lt24_qsys_nios2_qsys_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_oci_test_bench.v
    Info (12023): Found entity 1: lt24_qsys_nios2_qsys_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file lt24_qsys/synthesis/submodules/lt24_qsys_nios2_qsys_test_bench.v
    Info (12023): Found entity 1: lt24_qsys_nios2_qsys_test_bench
Warning (12125): Using design file de2_115.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE2_115
Info (12127): Elaborating entity "DE2_115" for the top level hierarchy
Warning (10034): Output port "LEDG" at de2_115.v(218) has no driver
Warning (10034): Output port "LEDR" at de2_115.v(219) has no driver
Warning (10034): Output port "HEX0" at de2_115.v(231) has no driver
Warning (10034): Output port "HEX1" at de2_115.v(232) has no driver
Warning (10034): Output port "HEX2" at de2_115.v(233) has no driver
Warning (10034): Output port "HEX3" at de2_115.v(234) has no driver
Warning (10034): Output port "HEX4" at de2_115.v(235) has no driver
Warning (10034): Output port "HEX5" at de2_115.v(236) has no driver
Warning (10034): Output port "HEX6" at de2_115.v(237) has no driver
Warning (10034): Output port "HEX7" at de2_115.v(238) has no driver
Warning (10034): Output port "VGA_B" at de2_115.v(267) has no driver
Warning (10034): Output port "VGA_G" at de2_115.v(270) has no driver
Warning (10034): Output port "VGA_R" at de2_115.v(272) has no driver
Warning (10034): Output port "ENET0_TX_DATA" at de2_115.v(306) has no driver
Warning (10034): Output port "ENET1_TX_DATA" at de2_115.v(325) has no driver
Warning (10034): Output port "OTG_ADDR" at de2_115.v(337) has no driver
Warning (10034): Output port "OTG_DACK_N" at de2_115.v(339) has no driver
Warning (10034): Output port "DRAM_ADDR" at de2_115.v(353) has no driver
Warning (10034): Output port "DRAM_BA" at de2_115.v(354) has no driver
Warning (10034): Output port "DRAM_DQM" at de2_115.v(360) has no driver
Warning (10034): Output port "SRAM_ADDR" at de2_115.v(365) has no driver
Warning (10034): Output port "FL_ADDR" at de2_115.v(374) has no driver
Warning (10034): Output port "SMA_CLKOUT" at de2_115.v(215) has no driver
Warning (10034): Output port "LCD_BLON" at de2_115.v(241) has no driver
Warning (10034): Output port "LCD_EN" at de2_115.v(243) has no driver
Warning (10034): Output port "LCD_ON" at de2_115.v(244) has no driver
Warning (10034): Output port "LCD_RS" at de2_115.v(245) has no driver
Warning (10034): Output port "LCD_RW" at de2_115.v(246) has no driver
Warning (10034): Output port "UART_CTS" at de2_115.v(249) has no driver
Warning (10034): Output port "UART_TXD" at de2_115.v(252) has no driver
Warning (10034): Output port "SD_CLK" at de2_115.v(261) has no driver
Warning (10034): Output port "VGA_BLANK_N" at de2_115.v(268) has no driver
Warning (10034): Output port "VGA_CLK" at de2_115.v(269) has no driver
Warning (10034): Output port "VGA_HS" at de2_115.v(271) has no driver
Warning (10034): Output port "VGA_SYNC_N" at de2_115.v(273) has no driver
Warning (10034): Output port "VGA_VS" at de2_115.v(274) has no driver
Warning (10034): Output port "AUD_DACDAT" at de2_115.v(280) has no driver
Warning (10034): Output port "AUD_XCK" at de2_115.v(282) has no driver
Warning (10034): Output port "EEP_I2C_SCLK" at de2_115.v(285) has no driver
Warning (10034): Output port "I2C_SCLK" at de2_115.v(289) has no driver
Warning (10034): Output port "ENET0_GTX_CLK" at de2_115.v(293) has no driver
Warning (10034): Output port "ENET0_MDC" at de2_115.v(296) has no driver
Warning (10034): Output port "ENET0_RST_N" at de2_115.v(298) has no driver
Warning (10034): Output port "ENET0_TX_EN" at de2_115.v(307) has no driver
Warning (10034): Output port "ENET0_TX_ER" at de2_115.v(308) has no driver
Warning (10034): Output port "ENET1_GTX_CLK" at de2_115.v(312) has no driver
Warning (10034): Output port "ENET1_MDC" at de2_115.v(315) has no driver
Warning (10034): Output port "ENET1_RST_N" at de2_115.v(317) has no driver
Warning (10034): Output port "ENET1_TX_EN" at de2_115.v(326) has no driver
Warning (10034): Output port "ENET1_TX_ER" at de2_115.v(327) has no driver
Warning (10034): Output port "TD_RESET_N" at de2_115.v(333) has no driver
Warning (10034): Output port "OTG_CS_N" at de2_115.v(338) has no driver
Warning (10034): Output port "OTG_RD_N" at de2_115.v(345) has no driver
Warning (10034): Output port "OTG_RST_N" at de2_115.v(346) has no driver
Warning (10034): Output port "OTG_WE_N" at de2_115.v(347) has no driver
Warning (10034): Output port "DRAM_CAS_N" at de2_115.v(355) has no driver
Warning (10034): Output port "DRAM_CKE" at de2_115.v(356) has no driver
Warning (10034): Output port "DRAM_CLK" at de2_115.v(357) has no driver
Warning (10034): Output port "DRAM_CS_N" at de2_115.v(358) has no driver
Warning (10034): Output port "DRAM_RAS_N" at de2_115.v(361) has no driver
Warning (10034): Output port "DRAM_WE_N" at de2_115.v(362) has no driver
Warning (10034): Output port "SRAM_CE_N" at de2_115.v(366) has no driver
Warning (10034): Output port "SRAM_LB_N" at de2_115.v(368) has no driver
Warning (10034): Output port "SRAM_OE_N" at de2_115.v(369) has no driver
Warning (10034): Output port "SRAM_UB_N" at de2_115.v(370) has no driver
Warning (10034): Output port "SRAM_WE_N" at de2_115.v(371) has no driver
Warning (10034): Output port "FL_CE_N" at de2_115.v(375) has no driver
Warning (10034): Output port "FL_OE_N" at de2_115.v(377) has no driver
Warning (10034): Output port "FL_RST_N" at de2_115.v(378) has no driver
Warning (10034): Output port "FL_WE_N" at de2_115.v(380) has no driver
Warning (10034): Output port "FL_WP_N" at de2_115.v(381) has no driver
Info (12128): Elaborating entity "lt24_qsys" for hierarchy "lt24_qsys:u0"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_test_bench" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_test_bench:the_lt24_qsys_nios2_qsys_test_bench"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_ic_data_module" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_ic_data_module:lt24_qsys_nios2_qsys_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_ic_data_module:lt24_qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_ic_data_module:lt24_qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_ic_data_module:lt24_qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_ic_data_module:lt24_qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_ic_tag_module" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_ic_tag_module:lt24_qsys_nios2_qsys_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_ic_tag_module:lt24_qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_ic_tag_module:lt24_qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_ic_tag_module:lt24_qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "lt24_qsys_nios2_qsys_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "17"
    Info (12134): Parameter "width_b" = "17"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0rh1.tdf
    Info (12023): Found entity 1: altsyncram_0rh1
Info (12128): Elaborating entity "altsyncram_0rh1" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_ic_tag_module:lt24_qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_0rh1:auto_generated"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_bht_module" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_bht_module:lt24_qsys_nios2_qsys_bht"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_bht_module:lt24_qsys_nios2_qsys_bht|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_bht_module:lt24_qsys_nios2_qsys_bht|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_bht_module:lt24_qsys_nios2_qsys_bht|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "lt24_qsys_nios2_qsys_bht_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_heh1.tdf
    Info (12023): Found entity 1: altsyncram_heh1
Info (12128): Elaborating entity "altsyncram_heh1" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_bht_module:lt24_qsys_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_heh1:auto_generated"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_register_bank_a_module" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_register_bank_a_module:lt24_qsys_nios2_qsys_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_register_bank_a_module:lt24_qsys_nios2_qsys_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_register_bank_a_module:lt24_qsys_nios2_qsys_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_register_bank_a_module:lt24_qsys_nios2_qsys_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "lt24_qsys_nios2_qsys_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hsg1.tdf
    Info (12023): Found entity 1: altsyncram_hsg1
Info (12128): Elaborating entity "altsyncram_hsg1" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_register_bank_a_module:lt24_qsys_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_hsg1:auto_generated"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_register_bank_b_module" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_register_bank_b_module:lt24_qsys_nios2_qsys_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_register_bank_b_module:lt24_qsys_nios2_qsys_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_register_bank_b_module:lt24_qsys_nios2_qsys_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_register_bank_b_module:lt24_qsys_nios2_qsys_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "lt24_qsys_nios2_qsys_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_isg1.tdf
    Info (12023): Found entity 1: altsyncram_isg1
Info (12128): Elaborating entity "altsyncram_isg1" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_register_bank_b_module:lt24_qsys_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_isg1:auto_generated"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_dc_tag_module" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_tag_module:lt24_qsys_nios2_qsys_dc_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_tag_module:lt24_qsys_nios2_qsys_dc_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_tag_module:lt24_qsys_nios2_qsys_dc_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_tag_module:lt24_qsys_nios2_qsys_dc_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "lt24_qsys_nios2_qsys_dc_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_33h1.tdf
    Info (12023): Found entity 1: altsyncram_33h1
Info (12128): Elaborating entity "altsyncram_33h1" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_tag_module:lt24_qsys_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_33h1:auto_generated"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_dc_data_module" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_data_module:lt24_qsys_nios2_qsys_dc_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_data_module:lt24_qsys_nios2_qsys_dc_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_data_module:lt24_qsys_nios2_qsys_dc_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_data_module:lt24_qsys_nios2_qsys_dc_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kpc1.tdf
    Info (12023): Found entity 1: altsyncram_kpc1
Info (12128): Elaborating entity "altsyncram_kpc1" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_data_module:lt24_qsys_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_dc_victim_module" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_victim_module:lt24_qsys_nios2_qsys_dc_victim"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_victim_module:lt24_qsys_nios2_qsys_dc_victim|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_victim_module:lt24_qsys_nios2_qsys_dc_victim|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_victim_module:lt24_qsys_nios2_qsys_dc_victim|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_dc_victim_module:lt24_qsys_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_mult_cell" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1"
Info (12130): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1"
Info (12133): Instantiated megafunction "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v
    Info (12023): Found entity 1: altera_mult_add_q1u2
Info (12128): Elaborating entity "altera_mult_add_q1u2" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Warning (10858): Verilog HDL warning at altera_mult_add_rtl.v(695): object systolic_adder_output used but never assigned
Info (12130): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12133): Instantiated megafunction "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "Cyclone IV E"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block"
Info (12131): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split"
Info (12131): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split"
Info (12131): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_scanchain" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block"
Info (12131): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block", which is child of megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_with_ext_function" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block|ama_register_with_ext_function:scanchain_register_block_0"
Info (12131): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block|ama_register_with_ext_function:scanchain_register_block_0", which is child of megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block"
Info (12131): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0"
Info (12131): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block"
Info (12131): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0"
Info (12131): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1"
Info (12131): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block"
Info (12131): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_accumulator_function" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block"
Info (12131): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block", which is child of megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block"
Info (12131): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2"
Info (12130): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2"
Info (12133): Instantiated megafunction "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v
    Info (12023): Found entity 1: altera_mult_add_s1u2
Info (12128): Elaborating entity "altera_mult_add_s1u2" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Warning (10858): Verilog HDL warning at altera_mult_add_rtl.v(695): object systolic_adder_output used but never assigned
Info (12130): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12133): Instantiated megafunction "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "Cyclone IV E"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "16"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_accumulator_function" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block"
Info (12131): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block", which is child of megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_nios2_oci" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_nios2_oci_debug" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_debug:the_lt24_qsys_nios2_qsys_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_debug:the_lt24_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_debug:the_lt24_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_debug:the_lt24_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_nios2_ocimem" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_ocimem:the_lt24_qsys_nios2_qsys_nios2_ocimem"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_ociram_sp_ram_module" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_ocimem:the_lt24_qsys_nios2_qsys_nios2_ocimem|lt24_qsys_nios2_qsys_ociram_sp_ram_module:lt24_qsys_nios2_qsys_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_ocimem:the_lt24_qsys_nios2_qsys_nios2_ocimem|lt24_qsys_nios2_qsys_ociram_sp_ram_module:lt24_qsys_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_ocimem:the_lt24_qsys_nios2_qsys_nios2_ocimem|lt24_qsys_nios2_qsys_ociram_sp_ram_module:lt24_qsys_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_ocimem:the_lt24_qsys_nios2_qsys_nios2_ocimem|lt24_qsys_nios2_qsys_ociram_sp_ram_module:lt24_qsys_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "lt24_qsys_nios2_qsys_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r691.tdf
    Info (12023): Found entity 1: altsyncram_r691
Info (12128): Elaborating entity "altsyncram_r691" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_ocimem:the_lt24_qsys_nios2_qsys_nios2_ocimem|lt24_qsys_nios2_qsys_ociram_sp_ram_module:lt24_qsys_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_r691:auto_generated"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_nios2_avalon_reg" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_avalon_reg:the_lt24_qsys_nios2_qsys_nios2_avalon_reg"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_nios2_oci_break" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_break:the_lt24_qsys_nios2_qsys_nios2_oci_break"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_nios2_oci_xbrk" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_xbrk:the_lt24_qsys_nios2_qsys_nios2_oci_xbrk"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_nios2_oci_dbrk" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_dbrk:the_lt24_qsys_nios2_qsys_nios2_oci_dbrk"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_nios2_oci_itrace" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_itrace:the_lt24_qsys_nios2_qsys_nios2_oci_itrace"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_nios2_oci_dtrace" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_dtrace:the_lt24_qsys_nios2_qsys_nios2_oci_dtrace"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_nios2_oci_td_mode" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_dtrace:the_lt24_qsys_nios2_qsys_nios2_oci_dtrace|lt24_qsys_nios2_qsys_nios2_oci_td_mode:lt24_qsys_nios2_qsys_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_nios2_oci_fifo" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_fifo:the_lt24_qsys_nios2_qsys_nios2_oci_fifo"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_nios2_oci_compute_input_tm_cnt" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_fifo:the_lt24_qsys_nios2_qsys_nios2_oci_fifo|lt24_qsys_nios2_qsys_nios2_oci_compute_input_tm_cnt:the_lt24_qsys_nios2_qsys_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_nios2_oci_fifo_wrptr_inc" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_fifo:the_lt24_qsys_nios2_qsys_nios2_oci_fifo|lt24_qsys_nios2_qsys_nios2_oci_fifo_wrptr_inc:the_lt24_qsys_nios2_qsys_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_nios2_oci_fifo_cnt_inc" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_fifo:the_lt24_qsys_nios2_qsys_nios2_oci_fifo|lt24_qsys_nios2_qsys_nios2_oci_fifo_cnt_inc:the_lt24_qsys_nios2_qsys_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_oci_test_bench" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_fifo:the_lt24_qsys_nios2_qsys_nios2_oci_fifo|lt24_qsys_nios2_qsys_oci_test_bench:the_lt24_qsys_nios2_qsys_oci_test_bench"
Warning (12158): Entity "lt24_qsys_nios2_qsys_oci_test_bench" contains only dangling pins
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_nios2_oci_pib" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_pib:the_lt24_qsys_nios2_qsys_nios2_oci_pib"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_nios2_oci_im" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_nios2_oci_im:the_lt24_qsys_nios2_qsys_nios2_oci_im"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_jtag_debug_module_wrapper" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_jtag_debug_module_tck" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_tck:the_lt24_qsys_nios2_qsys_jtag_debug_module_tck"
Info (12128): Elaborating entity "lt24_qsys_nios2_qsys_jtag_debug_module_sysclk" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|lt24_qsys_nios2_qsys_jtag_debug_module_sysclk:the_lt24_qsys_nios2_qsys_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lt24_qsys_nios2_qsys_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lt24_qsys_nios2_qsys_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lt24_qsys_nios2_qsys_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lt24_qsys_nios2_qsys_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lt24_qsys_nios2_qsys_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_nios2_oci:the_lt24_qsys_nios2_qsys_nios2_oci|lt24_qsys_nios2_qsys_jtag_debug_module_wrapper:the_lt24_qsys_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lt24_qsys_nios2_qsys_jtag_debug_module_phy"
Info (12128): Elaborating entity "lt24_qsys_jtag_uart" for hierarchy "lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "lt24_qsys_jtag_uart_scfifo_w" for hierarchy "lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_w:the_lt24_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "lt24_qsys_jtag_uart_scfifo_r" for hierarchy "lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|lt24_qsys_jtag_uart_scfifo_r:the_lt24_qsys_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "lt24_qsys:u0|lt24_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:lt24_qsys_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "lt24_qsys_onchip_memory" for hierarchy "lt24_qsys:u0|lt24_qsys_onchip_memory:onchip_memory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lt24_qsys:u0|lt24_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "lt24_qsys:u0|lt24_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "lt24_qsys_onchip_memory.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "70000"
    Info (12134): Parameter "numwords_a" = "70000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "17"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s3d1.tdf
    Info (12023): Found entity 1: altsyncram_s3d1
Info (12128): Elaborating entity "altsyncram_s3d1" for hierarchy "lt24_qsys:u0|lt24_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_s3d1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tsa.tdf
    Info (12023): Found entity 1: decode_tsa
Info (12128): Elaborating entity "decode_tsa" for hierarchy "lt24_qsys:u0|lt24_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_s3d1:auto_generated|decode_tsa:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qob.tdf
    Info (12023): Found entity 1: mux_qob
Info (12128): Elaborating entity "mux_qob" for hierarchy "lt24_qsys:u0|lt24_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_s3d1:auto_generated|mux_qob:mux2"
Info (12128): Elaborating entity "lt24_qsys_LCD_RESET_N" for hierarchy "lt24_qsys:u0|lt24_qsys_LCD_RESET_N:lcd_reset_n"
Info (12128): Elaborating entity "lt24_qsys_timer" for hierarchy "lt24_qsys:u0|lt24_qsys_timer:timer"
Info (12128): Elaborating entity "lt24_qsys_touch_panel_spi" for hierarchy "lt24_qsys:u0|lt24_qsys_touch_panel_spi:touch_panel_spi"
Info (12128): Elaborating entity "lt24_qsys_touch_panel_pen_irq_n" for hierarchy "lt24_qsys:u0|lt24_qsys_touch_panel_pen_irq_n:touch_panel_pen_irq_n"
Info (12128): Elaborating entity "lt24_qsys_touch_panel_busy" for hierarchy "lt24_qsys:u0|lt24_qsys_touch_panel_busy:touch_panel_busy"
Info (12128): Elaborating entity "lt24_qsys_altpll_sys" for hierarchy "lt24_qsys:u0|lt24_qsys_altpll_sys:altpll_sys"
Info (12128): Elaborating entity "lt24_qsys_altpll_sys_stdsync_sv6" for hierarchy "lt24_qsys:u0|lt24_qsys_altpll_sys:altpll_sys|lt24_qsys_altpll_sys_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "lt24_qsys_altpll_sys_dffpipe_l2c" for hierarchy "lt24_qsys:u0|lt24_qsys_altpll_sys:altpll_sys|lt24_qsys_altpll_sys_stdsync_sv6:stdsync2|lt24_qsys_altpll_sys_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "lt24_qsys_altpll_sys_altpll_oka2" for hierarchy "lt24_qsys:u0|lt24_qsys_altpll_sys:altpll_sys|lt24_qsys_altpll_sys_altpll_oka2:sd1"
Info (12128): Elaborating entity "lt24_qsys_key" for hierarchy "lt24_qsys:u0|lt24_qsys_key:key"
Info (12128): Elaborating entity "LT24_Controller" for hierarchy "lt24_qsys:u0|LT24_Controller:lt24_controller_0"
Info (12128): Elaborating entity "lt24_qsys_sysid_qsys" for hierarchy "lt24_qsys:u0|lt24_qsys_sysid_qsys:sysid_qsys"
Info (12128): Elaborating entity "lt24_qsys_mm_interconnect_0" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "lt24_qsys_mm_interconnect_0_addr_router" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_addr_router:addr_router"
Info (12128): Elaborating entity "lt24_qsys_mm_interconnect_0_addr_router_default_decode" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_addr_router:addr_router|lt24_qsys_mm_interconnect_0_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "lt24_qsys_mm_interconnect_0_addr_router_001" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "lt24_qsys_mm_interconnect_0_addr_router_001_default_decode" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_addr_router_001:addr_router_001|lt24_qsys_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "lt24_qsys_mm_interconnect_0_id_router" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router:id_router"
Info (12128): Elaborating entity "lt24_qsys_mm_interconnect_0_id_router_default_decode" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router:id_router|lt24_qsys_mm_interconnect_0_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "lt24_qsys_mm_interconnect_0_id_router_001" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_001:id_router_001"
Info (12128): Elaborating entity "lt24_qsys_mm_interconnect_0_id_router_001_default_decode" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_001:id_router_001|lt24_qsys_mm_interconnect_0_id_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "lt24_qsys_mm_interconnect_0_id_router_002" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_002"
Info (12128): Elaborating entity "lt24_qsys_mm_interconnect_0_id_router_002_default_decode" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_002:id_router_002|lt24_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "lt24_qsys_mm_interconnect_0_id_router_008" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_008:id_router_008"
Info (12128): Elaborating entity "lt24_qsys_mm_interconnect_0_id_router_008_default_decode" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_id_router_008:id_router_008|lt24_qsys_mm_interconnect_0_id_router_008_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "lt24_qsys_mm_interconnect_0_cmd_xbar_demux" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "lt24_qsys_mm_interconnect_0_cmd_xbar_demux_001" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "lt24_qsys_mm_interconnect_0_cmd_xbar_mux" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "lt24_qsys_mm_interconnect_0_cmd_xbar_mux_001" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001"
Info (12128): Elaborating entity "lt24_qsys_mm_interconnect_0_cmd_xbar_mux_002" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002"
Info (12128): Elaborating entity "lt24_qsys_mm_interconnect_0_cmd_xbar_mux_008" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_cmd_xbar_mux_008:cmd_xbar_mux_008"
Info (12128): Elaborating entity "lt24_qsys_mm_interconnect_0_rsp_xbar_demux" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "lt24_qsys_mm_interconnect_0_rsp_xbar_demux_001" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001"
Info (12128): Elaborating entity "lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002"
Info (12128): Elaborating entity "lt24_qsys_mm_interconnect_0_rsp_xbar_demux_008" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_demux_008:rsp_xbar_demux_008"
Info (12128): Elaborating entity "lt24_qsys_mm_interconnect_0_rsp_xbar_mux" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "lt24_qsys_mm_interconnect_0_rsp_xbar_mux_001" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|lt24_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "lt24_qsys:u0|lt24_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "lt24_qsys_irq_mapper" for hierarchy "lt24_qsys:u0|lt24_qsys_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12130): Elaborated megafunction instantiation "lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12133): Instantiated megafunction "lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter:
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u"
Info (12131): Elaborated megafunction instantiation "lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "lt24_qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lt24_qsys:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lt24_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lt24_qsys:u0|altera_reset_controller:rst_controller_001"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lt24_qsys:u0|altera_reset_controller:rst_controller_002"
Warning (12020): Port "jdo" on the entity instantiation of "the_lt24_qsys_nios2_qsys_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Info (278001): Inferred 3 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|Add17"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
Info (12130): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lpm_add_sub:Add17"
Info (12133): Instantiated megafunction "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lpm_add_sub:Add17" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf
    Info (12023): Found entity 1: add_sub_qvi
Info (12130): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01
Info (12130): Elaborated megafunction instantiation "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "lt24_qsys:u0|lt24_qsys_nios2_qsys:nios2_qsys|lt24_qsys_nios2_qsys_mult_cell:the_lt24_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "EX_IO[0]" has no driver
    Warning (13040): Bidir "EX_IO[1]" has no driver
    Warning (13040): Bidir "EX_IO[2]" has no driver
    Warning (13040): Bidir "EX_IO[3]" has no driver
    Warning (13040): Bidir "EX_IO[4]" has no driver
    Warning (13040): Bidir "EX_IO[5]" has no driver
    Warning (13040): Bidir "EX_IO[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "PS2_CLK" has no driver
    Warning (13040): Bidir "PS2_CLK2" has no driver
    Warning (13040): Bidir "PS2_DAT" has no driver
    Warning (13040): Bidir "PS2_DAT2" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "SD_DAT[0]" has no driver
    Warning (13040): Bidir "SD_DAT[1]" has no driver
    Warning (13040): Bidir "SD_DAT[2]" has no driver
    Warning (13040): Bidir "SD_DAT[3]" has no driver
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
    Warning (13040): Bidir "EEP_I2C_SDAT" has no driver
    Warning (13040): Bidir "I2C_SDAT" has no driver
    Warning (13040): Bidir "ENET0_MDIO" has no driver
    Warning (13040): Bidir "ENET1_MDIO" has no driver
    Warning (13040): Bidir "OTG_DATA[0]" has no driver
    Warning (13040): Bidir "OTG_DATA[1]" has no driver
    Warning (13040): Bidir "OTG_DATA[2]" has no driver
    Warning (13040): Bidir "OTG_DATA[3]" has no driver
    Warning (13040): Bidir "OTG_DATA[4]" has no driver
    Warning (13040): Bidir "OTG_DATA[5]" has no driver
    Warning (13040): Bidir "OTG_DATA[6]" has no driver
    Warning (13040): Bidir "OTG_DATA[7]" has no driver
    Warning (13040): Bidir "OTG_DATA[8]" has no driver
    Warning (13040): Bidir "OTG_DATA[9]" has no driver
    Warning (13040): Bidir "OTG_DATA[10]" has no driver
    Warning (13040): Bidir "OTG_DATA[11]" has no driver
    Warning (13040): Bidir "OTG_DATA[12]" has no driver
    Warning (13040): Bidir "OTG_DATA[13]" has no driver
    Warning (13040): Bidir "OTG_DATA[14]" has no driver
    Warning (13040): Bidir "OTG_DATA[15]" has no driver
    Warning (13040): Bidir "OTG_FSPEED" has no driver
    Warning (13040): Bidir "OTG_LSPEED" has no driver
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "DRAM_DQ[16]" has no driver
    Warning (13040): Bidir "DRAM_DQ[17]" has no driver
    Warning (13040): Bidir "DRAM_DQ[18]" has no driver
    Warning (13040): Bidir "DRAM_DQ[19]" has no driver
    Warning (13040): Bidir "DRAM_DQ[20]" has no driver
    Warning (13040): Bidir "DRAM_DQ[21]" has no driver
    Warning (13040): Bidir "DRAM_DQ[22]" has no driver
    Warning (13040): Bidir "DRAM_DQ[23]" has no driver
    Warning (13040): Bidir "DRAM_DQ[24]" has no driver
    Warning (13040): Bidir "DRAM_DQ[25]" has no driver
    Warning (13040): Bidir "DRAM_DQ[26]" has no driver
    Warning (13040): Bidir "DRAM_DQ[27]" has no driver
    Warning (13040): Bidir "DRAM_DQ[28]" has no driver
    Warning (13040): Bidir "DRAM_DQ[29]" has no driver
    Warning (13040): Bidir "DRAM_DQ[30]" has no driver
    Warning (13040): Bidir "DRAM_DQ[31]" has no driver
    Warning (13040): Bidir "SRAM_DQ[0]" has no driver
    Warning (13040): Bidir "SRAM_DQ[1]" has no driver
    Warning (13040): Bidir "SRAM_DQ[2]" has no driver
    Warning (13040): Bidir "SRAM_DQ[3]" has no driver
    Warning (13040): Bidir "SRAM_DQ[4]" has no driver
    Warning (13040): Bidir "SRAM_DQ[5]" has no driver
    Warning (13040): Bidir "SRAM_DQ[6]" has no driver
    Warning (13040): Bidir "SRAM_DQ[7]" has no driver
    Warning (13040): Bidir "SRAM_DQ[8]" has no driver
    Warning (13040): Bidir "SRAM_DQ[9]" has no driver
    Warning (13040): Bidir "SRAM_DQ[10]" has no driver
    Warning (13040): Bidir "SRAM_DQ[11]" has no driver
    Warning (13040): Bidir "SRAM_DQ[12]" has no driver
    Warning (13040): Bidir "SRAM_DQ[13]" has no driver
    Warning (13040): Bidir "SRAM_DQ[14]" has no driver
    Warning (13040): Bidir "SRAM_DQ[15]" has no driver
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET0_MDC" is stuck at GND
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET1_MDC" is stuck at GND
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND
    Warning (13410): Pin "TD_RESET_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[0]" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[1]" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "LT24_RD_N" is stuck at VCC
    Warning (13410): Pin "LT24_LCD_ON" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 121 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/Home/User/Desktop/DE2_115_LT24_Painter/DE2_115.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "lt24_qsys:u0|lt24_qsys_altpll_sys:altpll_sys|lt24_qsys_altpll_sys_altpll_oka2:sd1|pll7" has parameter compensate_clock set to clock0 but port CLK[0] is not connected
Warning (15899): PLL "lt24_qsys:u0|lt24_qsys_altpll_sys:altpll_sys|lt24_qsys_altpll_sys_altpll_oka2:sd1|pll7" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected
Warning (21074): Design contains 67 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "SMA_CLKIN"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "ENET0_INT_N"
    Warning (15610): No output dependent on input pin "ENET0_LINK100"
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_RX_COL"
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DV"
    Warning (15610): No output dependent on input pin "ENET0_RX_ER"
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK"
    Warning (15610): No output dependent on input pin "ENETCLK_25"
    Warning (15610): No output dependent on input pin "ENET1_INT_N"
    Warning (15610): No output dependent on input pin "ENET1_LINK100"
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_RX_COL"
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DV"
    Warning (15610): No output dependent on input pin "ENET1_RX_ER"
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "OTG_DREQ[0]"
    Warning (15610): No output dependent on input pin "OTG_DREQ[1]"
    Warning (15610): No output dependent on input pin "OTG_INT[0]"
    Warning (15610): No output dependent on input pin "OTG_INT[1]"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "FL_RY"
Info (21057): Implemented 7002 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 78 input pins
    Info (21059): Implemented 256 output pins
    Info (21060): Implemented 105 bidirectional pins
    Info (21061): Implemented 6030 logic cells
    Info (21064): Implemented 527 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 489 warnings
    Info: Peak virtual memory: 730 megabytes
    Info: Processing ended: Fri Jun 20 18:12:31 2014
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Home/User/Desktop/DE2_115_LT24_Painter/DE2_115.map.smsg.


