-- mux2t1_N.vhd (Dataflow)
library IEEE;
use IEEE.std_logic_1164.all;

entity mux2t1_N_df is
    generic(N : integer := 4); -- Default width set to 4
    port(
        i_S  : in std_logic;
        i_D0 : in std_logic_vector(N-1 downto 0);
        i_D1 : in std_logic_vector(N-1 downto 0);
        o_O  : out std_logic_vector(N-1 downto 0)
    );
end mux2t1_N_df;

architecture dataflow of mux2t1_N_df is
begin
    o_O <= i_D0 when i_S = '0' else
           i_D1;
end dataflow;

