
create:
  tran.spi: |
    *${IP}/${CELL}
    *----------------------------------------------------------------
    * Include
    *----------------------------------------------------------------
    #ifdef Lay
    .include ../../../work/lpe/${CELL}_lpe.spi
    #else
    .include ../../../work/xsch/${CELL}.spice
    #endif

    *-----------------------------------------------------------------
    * OPTIONS
    *-----------------------------------------------------------------
    .option TNOM=27 GMIN=1e-15 reltol=1e-6 abstol=1e-6 keepopinfo noopiter gminsteps=5

    *-----------------------------------------------------------------
    * PARAMETERS
    *-----------------------------------------------------------------
    .param TRF = 10p

    .param AVDD = {vdda}

    *-----------------------------------------------------------------
    * FORCE
    *-----------------------------------------------------------------
    VSS  VSS  0     dc 0
    VDD  VDD_1V8  VSS  pwl 0 0 10n {AVDD}

    *-----------------------------------------------------------------
    * DUT
    *-----------------------------------------------------------------
    XDUT ${PORTS} ${CELL}

    *----------------------------------------------------------------
    * MEASURES
    *----------------------------------------------------------------


    *----------------------------------------------------------------
    * PROBE
    *----------------------------------------------------------------

    #ifdef Debug
    .save all
    #else
    .probe ${VPORTS}
    #endif

    *----------------------------------------------------------------
    * NGSPICE control
    *----------------------------------------------------------------
    .control
    set num_threads=8
    set color0=white
    set color1=black
    unset askquit

    optran 0 0 0 100p 2n 0

    #ifdef Debug
    tran 10p 1n 1p
    *quit
    #else
    tran 10p 10n 1p
    write
    quit
    #endif

    .endc

    .end

  cicsim.yaml: |
    corner:
      Lay: ''
      Sch: ''
    ngspice:
      library: ${IP}
      cell: ${CELL}
  Makefile: |
    TB=tran
    VIEW=Sch
    #VIEW=Lay

    OPT=

    netlist:
    	cd ../../work && xschem -q -x -b -s -n ../design/${IP}/${CELL}.sch
    	perl -pi -e "s/\*\*\.subckt/\.subckt/ig;s/\*\*\.ends/\.ends/ig;" ../../work/xsch/${CELL}.spice


    test:
    	${MAKE} typical OPT="Debug"

    typical:
    	cicsim run ${TB} ${OPT} ${VIEW} Gt Att Tt Vt

    slow:
    	cicsim run ${TB} ${OPT} ${VIEW} Gt Ass "Th,Tl" Vl

    fast:
    	cicsim run ${TB} ${OPT} ${VIEW} Gt Aff "Th,Tl" Vh

    tfs:
    	cicsim run ${TB} ${OPT} ${VIEW} Gt "Att,Ass,Aff" "Tt,Th,Tl" "Vt,Vh,Vl"

    ttffss:
    	cicsim run ${TB} ${OPT} ${VIEW} Gt "Att,Ass,Aff" "Tt" Vt

    temp:
    	cicsim run ${TB} ${OPT} ${VIEW} Gt "Att" "Tt,Th,Tl" Vt

    clean:
    	-rm -rf output_*
    	-rm -rf __pycache__
    	-rm *.run
    	-rm *.pdf
    	-rm *.csv
do:
  - make netlist
  - cicsim portreplace tran.spi ../../work/xsch/${CELL}.spice ${CELL}
  - git add Makefile cicsim.yaml tran.spi


echo: |
  Good luck with ${IP} ${CELL}
