
Telemetry_2023.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008614  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  080087d8  080087d8  000187d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008840  08008840  00020114  2**0
                  CONTENTS
  4 .ARM          00000008  08008840  08008840  00018840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008848  08008848  00020114  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008848  08008848  00018848  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800884c  0800884c  0001884c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000114  20000000  08008850  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c5c  20000114  08008964  00020114  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001d70  08008964  00021d70  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020114  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011eb7  00000000  00000000  00020144  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032a2  00000000  00000000  00031ffb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc8  00000000  00000000  000352a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c40  00000000  00000000  00036068  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000247c2  00000000  00000000  00036ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012e7b  00000000  00000000  0005b46a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cc62c  00000000  00000000  0006e2e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0013a911  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036d0  00000000  00000000  0013a964  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000114 	.word	0x20000114
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080087c0 	.word	0x080087c0

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000118 	.word	0x20000118
 8000200:	080087c0 	.word	0x080087c0

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr

08000214 <__aeabi_uldivmod>:
 8000214:	b953      	cbnz	r3, 800022c <__aeabi_uldivmod+0x18>
 8000216:	b94a      	cbnz	r2, 800022c <__aeabi_uldivmod+0x18>
 8000218:	2900      	cmp	r1, #0
 800021a:	bf08      	it	eq
 800021c:	2800      	cmpeq	r0, #0
 800021e:	bf1c      	itt	ne
 8000220:	f04f 31ff 	movne.w	r1, #4294967295
 8000224:	f04f 30ff 	movne.w	r0, #4294967295
 8000228:	f000 b974 	b.w	8000514 <__aeabi_idiv0>
 800022c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000230:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000234:	f000 f806 	bl	8000244 <__udivmoddi4>
 8000238:	f8dd e004 	ldr.w	lr, [sp, #4]
 800023c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000240:	b004      	add	sp, #16
 8000242:	4770      	bx	lr

08000244 <__udivmoddi4>:
 8000244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000248:	9d08      	ldr	r5, [sp, #32]
 800024a:	4604      	mov	r4, r0
 800024c:	468e      	mov	lr, r1
 800024e:	2b00      	cmp	r3, #0
 8000250:	d14d      	bne.n	80002ee <__udivmoddi4+0xaa>
 8000252:	428a      	cmp	r2, r1
 8000254:	4694      	mov	ip, r2
 8000256:	d969      	bls.n	800032c <__udivmoddi4+0xe8>
 8000258:	fab2 f282 	clz	r2, r2
 800025c:	b152      	cbz	r2, 8000274 <__udivmoddi4+0x30>
 800025e:	fa01 f302 	lsl.w	r3, r1, r2
 8000262:	f1c2 0120 	rsb	r1, r2, #32
 8000266:	fa20 f101 	lsr.w	r1, r0, r1
 800026a:	fa0c fc02 	lsl.w	ip, ip, r2
 800026e:	ea41 0e03 	orr.w	lr, r1, r3
 8000272:	4094      	lsls	r4, r2
 8000274:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000278:	0c21      	lsrs	r1, r4, #16
 800027a:	fbbe f6f8 	udiv	r6, lr, r8
 800027e:	fa1f f78c 	uxth.w	r7, ip
 8000282:	fb08 e316 	mls	r3, r8, r6, lr
 8000286:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800028a:	fb06 f107 	mul.w	r1, r6, r7
 800028e:	4299      	cmp	r1, r3
 8000290:	d90a      	bls.n	80002a8 <__udivmoddi4+0x64>
 8000292:	eb1c 0303 	adds.w	r3, ip, r3
 8000296:	f106 30ff 	add.w	r0, r6, #4294967295
 800029a:	f080 811f 	bcs.w	80004dc <__udivmoddi4+0x298>
 800029e:	4299      	cmp	r1, r3
 80002a0:	f240 811c 	bls.w	80004dc <__udivmoddi4+0x298>
 80002a4:	3e02      	subs	r6, #2
 80002a6:	4463      	add	r3, ip
 80002a8:	1a5b      	subs	r3, r3, r1
 80002aa:	b2a4      	uxth	r4, r4
 80002ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80002b0:	fb08 3310 	mls	r3, r8, r0, r3
 80002b4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b8:	fb00 f707 	mul.w	r7, r0, r7
 80002bc:	42a7      	cmp	r7, r4
 80002be:	d90a      	bls.n	80002d6 <__udivmoddi4+0x92>
 80002c0:	eb1c 0404 	adds.w	r4, ip, r4
 80002c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80002c8:	f080 810a 	bcs.w	80004e0 <__udivmoddi4+0x29c>
 80002cc:	42a7      	cmp	r7, r4
 80002ce:	f240 8107 	bls.w	80004e0 <__udivmoddi4+0x29c>
 80002d2:	4464      	add	r4, ip
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002da:	1be4      	subs	r4, r4, r7
 80002dc:	2600      	movs	r6, #0
 80002de:	b11d      	cbz	r5, 80002e8 <__udivmoddi4+0xa4>
 80002e0:	40d4      	lsrs	r4, r2
 80002e2:	2300      	movs	r3, #0
 80002e4:	e9c5 4300 	strd	r4, r3, [r5]
 80002e8:	4631      	mov	r1, r6
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d909      	bls.n	8000306 <__udivmoddi4+0xc2>
 80002f2:	2d00      	cmp	r5, #0
 80002f4:	f000 80ef 	beq.w	80004d6 <__udivmoddi4+0x292>
 80002f8:	2600      	movs	r6, #0
 80002fa:	e9c5 0100 	strd	r0, r1, [r5]
 80002fe:	4630      	mov	r0, r6
 8000300:	4631      	mov	r1, r6
 8000302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000306:	fab3 f683 	clz	r6, r3
 800030a:	2e00      	cmp	r6, #0
 800030c:	d14a      	bne.n	80003a4 <__udivmoddi4+0x160>
 800030e:	428b      	cmp	r3, r1
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xd4>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 80f9 	bhi.w	800050a <__udivmoddi4+0x2c6>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb61 0303 	sbc.w	r3, r1, r3
 800031e:	2001      	movs	r0, #1
 8000320:	469e      	mov	lr, r3
 8000322:	2d00      	cmp	r5, #0
 8000324:	d0e0      	beq.n	80002e8 <__udivmoddi4+0xa4>
 8000326:	e9c5 4e00 	strd	r4, lr, [r5]
 800032a:	e7dd      	b.n	80002e8 <__udivmoddi4+0xa4>
 800032c:	b902      	cbnz	r2, 8000330 <__udivmoddi4+0xec>
 800032e:	deff      	udf	#255	; 0xff
 8000330:	fab2 f282 	clz	r2, r2
 8000334:	2a00      	cmp	r2, #0
 8000336:	f040 8092 	bne.w	800045e <__udivmoddi4+0x21a>
 800033a:	eba1 010c 	sub.w	r1, r1, ip
 800033e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000342:	fa1f fe8c 	uxth.w	lr, ip
 8000346:	2601      	movs	r6, #1
 8000348:	0c20      	lsrs	r0, r4, #16
 800034a:	fbb1 f3f7 	udiv	r3, r1, r7
 800034e:	fb07 1113 	mls	r1, r7, r3, r1
 8000352:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000356:	fb0e f003 	mul.w	r0, lr, r3
 800035a:	4288      	cmp	r0, r1
 800035c:	d908      	bls.n	8000370 <__udivmoddi4+0x12c>
 800035e:	eb1c 0101 	adds.w	r1, ip, r1
 8000362:	f103 38ff 	add.w	r8, r3, #4294967295
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x12a>
 8000368:	4288      	cmp	r0, r1
 800036a:	f200 80cb 	bhi.w	8000504 <__udivmoddi4+0x2c0>
 800036e:	4643      	mov	r3, r8
 8000370:	1a09      	subs	r1, r1, r0
 8000372:	b2a4      	uxth	r4, r4
 8000374:	fbb1 f0f7 	udiv	r0, r1, r7
 8000378:	fb07 1110 	mls	r1, r7, r0, r1
 800037c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000380:	fb0e fe00 	mul.w	lr, lr, r0
 8000384:	45a6      	cmp	lr, r4
 8000386:	d908      	bls.n	800039a <__udivmoddi4+0x156>
 8000388:	eb1c 0404 	adds.w	r4, ip, r4
 800038c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000390:	d202      	bcs.n	8000398 <__udivmoddi4+0x154>
 8000392:	45a6      	cmp	lr, r4
 8000394:	f200 80bb 	bhi.w	800050e <__udivmoddi4+0x2ca>
 8000398:	4608      	mov	r0, r1
 800039a:	eba4 040e 	sub.w	r4, r4, lr
 800039e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003a2:	e79c      	b.n	80002de <__udivmoddi4+0x9a>
 80003a4:	f1c6 0720 	rsb	r7, r6, #32
 80003a8:	40b3      	lsls	r3, r6
 80003aa:	fa22 fc07 	lsr.w	ip, r2, r7
 80003ae:	ea4c 0c03 	orr.w	ip, ip, r3
 80003b2:	fa20 f407 	lsr.w	r4, r0, r7
 80003b6:	fa01 f306 	lsl.w	r3, r1, r6
 80003ba:	431c      	orrs	r4, r3
 80003bc:	40f9      	lsrs	r1, r7
 80003be:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003c2:	fa00 f306 	lsl.w	r3, r0, r6
 80003c6:	fbb1 f8f9 	udiv	r8, r1, r9
 80003ca:	0c20      	lsrs	r0, r4, #16
 80003cc:	fa1f fe8c 	uxth.w	lr, ip
 80003d0:	fb09 1118 	mls	r1, r9, r8, r1
 80003d4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d8:	fb08 f00e 	mul.w	r0, r8, lr
 80003dc:	4288      	cmp	r0, r1
 80003de:	fa02 f206 	lsl.w	r2, r2, r6
 80003e2:	d90b      	bls.n	80003fc <__udivmoddi4+0x1b8>
 80003e4:	eb1c 0101 	adds.w	r1, ip, r1
 80003e8:	f108 3aff 	add.w	sl, r8, #4294967295
 80003ec:	f080 8088 	bcs.w	8000500 <__udivmoddi4+0x2bc>
 80003f0:	4288      	cmp	r0, r1
 80003f2:	f240 8085 	bls.w	8000500 <__udivmoddi4+0x2bc>
 80003f6:	f1a8 0802 	sub.w	r8, r8, #2
 80003fa:	4461      	add	r1, ip
 80003fc:	1a09      	subs	r1, r1, r0
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb1 f0f9 	udiv	r0, r1, r9
 8000404:	fb09 1110 	mls	r1, r9, r0, r1
 8000408:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 800040c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000410:	458e      	cmp	lr, r1
 8000412:	d908      	bls.n	8000426 <__udivmoddi4+0x1e2>
 8000414:	eb1c 0101 	adds.w	r1, ip, r1
 8000418:	f100 34ff 	add.w	r4, r0, #4294967295
 800041c:	d26c      	bcs.n	80004f8 <__udivmoddi4+0x2b4>
 800041e:	458e      	cmp	lr, r1
 8000420:	d96a      	bls.n	80004f8 <__udivmoddi4+0x2b4>
 8000422:	3802      	subs	r0, #2
 8000424:	4461      	add	r1, ip
 8000426:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800042a:	fba0 9402 	umull	r9, r4, r0, r2
 800042e:	eba1 010e 	sub.w	r1, r1, lr
 8000432:	42a1      	cmp	r1, r4
 8000434:	46c8      	mov	r8, r9
 8000436:	46a6      	mov	lr, r4
 8000438:	d356      	bcc.n	80004e8 <__udivmoddi4+0x2a4>
 800043a:	d053      	beq.n	80004e4 <__udivmoddi4+0x2a0>
 800043c:	b15d      	cbz	r5, 8000456 <__udivmoddi4+0x212>
 800043e:	ebb3 0208 	subs.w	r2, r3, r8
 8000442:	eb61 010e 	sbc.w	r1, r1, lr
 8000446:	fa01 f707 	lsl.w	r7, r1, r7
 800044a:	fa22 f306 	lsr.w	r3, r2, r6
 800044e:	40f1      	lsrs	r1, r6
 8000450:	431f      	orrs	r7, r3
 8000452:	e9c5 7100 	strd	r7, r1, [r5]
 8000456:	2600      	movs	r6, #0
 8000458:	4631      	mov	r1, r6
 800045a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045e:	f1c2 0320 	rsb	r3, r2, #32
 8000462:	40d8      	lsrs	r0, r3
 8000464:	fa0c fc02 	lsl.w	ip, ip, r2
 8000468:	fa21 f303 	lsr.w	r3, r1, r3
 800046c:	4091      	lsls	r1, r2
 800046e:	4301      	orrs	r1, r0
 8000470:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000474:	fa1f fe8c 	uxth.w	lr, ip
 8000478:	fbb3 f0f7 	udiv	r0, r3, r7
 800047c:	fb07 3610 	mls	r6, r7, r0, r3
 8000480:	0c0b      	lsrs	r3, r1, #16
 8000482:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000486:	fb00 f60e 	mul.w	r6, r0, lr
 800048a:	429e      	cmp	r6, r3
 800048c:	fa04 f402 	lsl.w	r4, r4, r2
 8000490:	d908      	bls.n	80004a4 <__udivmoddi4+0x260>
 8000492:	eb1c 0303 	adds.w	r3, ip, r3
 8000496:	f100 38ff 	add.w	r8, r0, #4294967295
 800049a:	d22f      	bcs.n	80004fc <__udivmoddi4+0x2b8>
 800049c:	429e      	cmp	r6, r3
 800049e:	d92d      	bls.n	80004fc <__udivmoddi4+0x2b8>
 80004a0:	3802      	subs	r0, #2
 80004a2:	4463      	add	r3, ip
 80004a4:	1b9b      	subs	r3, r3, r6
 80004a6:	b289      	uxth	r1, r1
 80004a8:	fbb3 f6f7 	udiv	r6, r3, r7
 80004ac:	fb07 3316 	mls	r3, r7, r6, r3
 80004b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b4:	fb06 f30e 	mul.w	r3, r6, lr
 80004b8:	428b      	cmp	r3, r1
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x28a>
 80004bc:	eb1c 0101 	adds.w	r1, ip, r1
 80004c0:	f106 38ff 	add.w	r8, r6, #4294967295
 80004c4:	d216      	bcs.n	80004f4 <__udivmoddi4+0x2b0>
 80004c6:	428b      	cmp	r3, r1
 80004c8:	d914      	bls.n	80004f4 <__udivmoddi4+0x2b0>
 80004ca:	3e02      	subs	r6, #2
 80004cc:	4461      	add	r1, ip
 80004ce:	1ac9      	subs	r1, r1, r3
 80004d0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004d4:	e738      	b.n	8000348 <__udivmoddi4+0x104>
 80004d6:	462e      	mov	r6, r5
 80004d8:	4628      	mov	r0, r5
 80004da:	e705      	b.n	80002e8 <__udivmoddi4+0xa4>
 80004dc:	4606      	mov	r6, r0
 80004de:	e6e3      	b.n	80002a8 <__udivmoddi4+0x64>
 80004e0:	4618      	mov	r0, r3
 80004e2:	e6f8      	b.n	80002d6 <__udivmoddi4+0x92>
 80004e4:	454b      	cmp	r3, r9
 80004e6:	d2a9      	bcs.n	800043c <__udivmoddi4+0x1f8>
 80004e8:	ebb9 0802 	subs.w	r8, r9, r2
 80004ec:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004f0:	3801      	subs	r0, #1
 80004f2:	e7a3      	b.n	800043c <__udivmoddi4+0x1f8>
 80004f4:	4646      	mov	r6, r8
 80004f6:	e7ea      	b.n	80004ce <__udivmoddi4+0x28a>
 80004f8:	4620      	mov	r0, r4
 80004fa:	e794      	b.n	8000426 <__udivmoddi4+0x1e2>
 80004fc:	4640      	mov	r0, r8
 80004fe:	e7d1      	b.n	80004a4 <__udivmoddi4+0x260>
 8000500:	46d0      	mov	r8, sl
 8000502:	e77b      	b.n	80003fc <__udivmoddi4+0x1b8>
 8000504:	3b02      	subs	r3, #2
 8000506:	4461      	add	r1, ip
 8000508:	e732      	b.n	8000370 <__udivmoddi4+0x12c>
 800050a:	4630      	mov	r0, r6
 800050c:	e709      	b.n	8000322 <__udivmoddi4+0xde>
 800050e:	4464      	add	r4, ip
 8000510:	3802      	subs	r0, #2
 8000512:	e742      	b.n	800039a <__udivmoddi4+0x156>

08000514 <__aeabi_idiv0>:
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <MX_CAN2_Init>:

CAN_HandleTypeDef hcan2;

/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 800051c:	4b17      	ldr	r3, [pc, #92]	; (800057c <MX_CAN2_Init+0x64>)
 800051e:	4a18      	ldr	r2, [pc, #96]	; (8000580 <MX_CAN2_Init+0x68>)
 8000520:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 10;
 8000522:	4b16      	ldr	r3, [pc, #88]	; (800057c <MX_CAN2_Init+0x64>)
 8000524:	220a      	movs	r2, #10
 8000526:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8000528:	4b14      	ldr	r3, [pc, #80]	; (800057c <MX_CAN2_Init+0x64>)
 800052a:	2200      	movs	r2, #0
 800052c:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800052e:	4b13      	ldr	r3, [pc, #76]	; (800057c <MX_CAN2_Init+0x64>)
 8000530:	2200      	movs	r2, #0
 8000532:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_15TQ;
 8000534:	4b11      	ldr	r3, [pc, #68]	; (800057c <MX_CAN2_Init+0x64>)
 8000536:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800053a:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_2TQ;
 800053c:	4b0f      	ldr	r3, [pc, #60]	; (800057c <MX_CAN2_Init+0x64>)
 800053e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000542:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8000544:	4b0d      	ldr	r3, [pc, #52]	; (800057c <MX_CAN2_Init+0x64>)
 8000546:	2200      	movs	r2, #0
 8000548:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 800054a:	4b0c      	ldr	r3, [pc, #48]	; (800057c <MX_CAN2_Init+0x64>)
 800054c:	2200      	movs	r2, #0
 800054e:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8000550:	4b0a      	ldr	r3, [pc, #40]	; (800057c <MX_CAN2_Init+0x64>)
 8000552:	2200      	movs	r2, #0
 8000554:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8000556:	4b09      	ldr	r3, [pc, #36]	; (800057c <MX_CAN2_Init+0x64>)
 8000558:	2200      	movs	r2, #0
 800055a:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 800055c:	4b07      	ldr	r3, [pc, #28]	; (800057c <MX_CAN2_Init+0x64>)
 800055e:	2200      	movs	r2, #0
 8000560:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8000562:	4b06      	ldr	r3, [pc, #24]	; (800057c <MX_CAN2_Init+0x64>)
 8000564:	2200      	movs	r2, #0
 8000566:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8000568:	4804      	ldr	r0, [pc, #16]	; (800057c <MX_CAN2_Init+0x64>)
 800056a:	f000 faef 	bl	8000b4c <HAL_CAN_Init>
 800056e:	4603      	mov	r3, r0
 8000570:	2b00      	cmp	r3, #0
 8000572:	d001      	beq.n	8000578 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8000574:	f000 f97c 	bl	8000870 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8000578:	bf00      	nop
 800057a:	bd80      	pop	{r7, pc}
 800057c:	20000134 	.word	0x20000134
 8000580:	40006800 	.word	0x40006800

08000584 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b08a      	sub	sp, #40	; 0x28
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800058c:	f107 0314 	add.w	r3, r7, #20
 8000590:	2200      	movs	r2, #0
 8000592:	601a      	str	r2, [r3, #0]
 8000594:	605a      	str	r2, [r3, #4]
 8000596:	609a      	str	r2, [r3, #8]
 8000598:	60da      	str	r2, [r3, #12]
 800059a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN2)
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	4a24      	ldr	r2, [pc, #144]	; (8000634 <HAL_CAN_MspInit+0xb0>)
 80005a2:	4293      	cmp	r3, r2
 80005a4:	d141      	bne.n	800062a <HAL_CAN_MspInit+0xa6>
  {
  /* USER CODE BEGIN CAN2_MspInit 0 */

  /* USER CODE END CAN2_MspInit 0 */
    /* CAN2 clock enable */
    __HAL_RCC_CAN2_CLK_ENABLE();
 80005a6:	2300      	movs	r3, #0
 80005a8:	613b      	str	r3, [r7, #16]
 80005aa:	4b23      	ldr	r3, [pc, #140]	; (8000638 <HAL_CAN_MspInit+0xb4>)
 80005ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005ae:	4a22      	ldr	r2, [pc, #136]	; (8000638 <HAL_CAN_MspInit+0xb4>)
 80005b0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80005b4:	6413      	str	r3, [r2, #64]	; 0x40
 80005b6:	4b20      	ldr	r3, [pc, #128]	; (8000638 <HAL_CAN_MspInit+0xb4>)
 80005b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005ba:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80005be:	613b      	str	r3, [r7, #16]
 80005c0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_CAN1_CLK_ENABLE();
 80005c2:	2300      	movs	r3, #0
 80005c4:	60fb      	str	r3, [r7, #12]
 80005c6:	4b1c      	ldr	r3, [pc, #112]	; (8000638 <HAL_CAN_MspInit+0xb4>)
 80005c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005ca:	4a1b      	ldr	r2, [pc, #108]	; (8000638 <HAL_CAN_MspInit+0xb4>)
 80005cc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80005d0:	6413      	str	r3, [r2, #64]	; 0x40
 80005d2:	4b19      	ldr	r3, [pc, #100]	; (8000638 <HAL_CAN_MspInit+0xb4>)
 80005d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80005da:	60fb      	str	r3, [r7, #12]
 80005dc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005de:	2300      	movs	r3, #0
 80005e0:	60bb      	str	r3, [r7, #8]
 80005e2:	4b15      	ldr	r3, [pc, #84]	; (8000638 <HAL_CAN_MspInit+0xb4>)
 80005e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e6:	4a14      	ldr	r2, [pc, #80]	; (8000638 <HAL_CAN_MspInit+0xb4>)
 80005e8:	f043 0302 	orr.w	r3, r3, #2
 80005ec:	6313      	str	r3, [r2, #48]	; 0x30
 80005ee:	4b12      	ldr	r3, [pc, #72]	; (8000638 <HAL_CAN_MspInit+0xb4>)
 80005f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005f2:	f003 0302 	and.w	r3, r3, #2
 80005f6:	60bb      	str	r3, [r7, #8]
 80005f8:	68bb      	ldr	r3, [r7, #8]
    /**CAN2 GPIO Configuration
    PB5     ------> CAN2_RX
    PB6     ------> CAN2_TX
    */
    GPIO_InitStruct.Pin = CAN_RX_Pin|CAN_TX_Pin;
 80005fa:	2360      	movs	r3, #96	; 0x60
 80005fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005fe:	2302      	movs	r3, #2
 8000600:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000602:	2300      	movs	r3, #0
 8000604:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000606:	2303      	movs	r3, #3
 8000608:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 800060a:	2309      	movs	r3, #9
 800060c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800060e:	f107 0314 	add.w	r3, r7, #20
 8000612:	4619      	mov	r1, r3
 8000614:	4809      	ldr	r0, [pc, #36]	; (800063c <HAL_CAN_MspInit+0xb8>)
 8000616:	f001 f939 	bl	800188c <HAL_GPIO_Init>

    /* CAN2 interrupt Init */
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 800061a:	2200      	movs	r2, #0
 800061c:	2100      	movs	r1, #0
 800061e:	2040      	movs	r0, #64	; 0x40
 8000620:	f001 f8fd 	bl	800181e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8000624:	2040      	movs	r0, #64	; 0x40
 8000626:	f001 f916 	bl	8001856 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 800062a:	bf00      	nop
 800062c:	3728      	adds	r7, #40	; 0x28
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	40006800 	.word	0x40006800
 8000638:	40023800 	.word	0x40023800
 800063c:	40020400 	.word	0x40020400

08000640 <SetCAN_Flag_HeartBeat>:
  /* USER CODE END CAN2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void SetCAN_Flag_HeartBeat(uint8_t value) {
 8000640:	b480      	push	{r7}
 8000642:	b083      	sub	sp, #12
 8000644:	af00      	add	r7, sp, #0
 8000646:	4603      	mov	r3, r0
 8000648:	71fb      	strb	r3, [r7, #7]
  CAN_Flag_Status.CAN_Flag_HeartBeat = value;
 800064a:	4a04      	ldr	r2, [pc, #16]	; (800065c <SetCAN_Flag_HeartBeat+0x1c>)
 800064c:	79fb      	ldrb	r3, [r7, #7]
 800064e:	7013      	strb	r3, [r2, #0]
}
 8000650:	bf00      	nop
 8000652:	370c      	adds	r7, #12
 8000654:	46bd      	mov	sp, r7
 8000656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065a:	4770      	bx	lr
 800065c:	20000130 	.word	0x20000130

08000660 <sendCAN>:

void sendCAN(void){
 8000660:	b580      	push	{r7, lr}
 8000662:	b088      	sub	sp, #32
 8000664:	af00      	add	r7, sp, #0

	CAN_TxHeaderTypeDef Can_Tx_Header;
	if (CAN_Flag_Status.CAN_Flag_HeartBeat == ENABLE) {
 8000666:	4b10      	ldr	r3, [pc, #64]	; (80006a8 <sendCAN+0x48>)
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	b2db      	uxtb	r3, r3
 800066c:	2b01      	cmp	r3, #1
 800066e:	d116      	bne.n	800069e <sendCAN+0x3e>
	    CAN_Flag_Status.CAN_Flag_HeartBeat = DISABLE;
 8000670:	4b0d      	ldr	r3, [pc, #52]	; (80006a8 <sendCAN+0x48>)
 8000672:	2200      	movs	r2, #0
 8000674:	701a      	strb	r2, [r3, #0]

	    Can_Tx_Header.IDE = CAN_ID_STD;
 8000676:	2300      	movs	r3, #0
 8000678:	613b      	str	r3, [r7, #16]
	    Can_Tx_Header.StdId = ID_TELEMETRY_HEARTBEAT;
 800067a:	2359      	movs	r3, #89	; 0x59
 800067c:	60bb      	str	r3, [r7, #8]
	    Can_Tx_Header.RTR = CAN_RTR_DATA;
 800067e:	2300      	movs	r3, #0
 8000680:	617b      	str	r3, [r7, #20]
	    Can_Tx_Header.DLC = 0;
 8000682:	2300      	movs	r3, #0
 8000684:	61bb      	str	r3, [r7, #24]
	    uint8_t empty_mex[0];
	    uint32_t null_point;

	    /* Transmit the message if there is an available mailbox -----------------*/
	    while(HAL_CAN_AddTxMessage(&hcan2, &Can_Tx_Header, empty_mex, &null_point)!=HAL_OK){};
 8000686:	bf00      	nop
 8000688:	1d3b      	adds	r3, r7, #4
 800068a:	f107 0208 	add.w	r2, r7, #8
 800068e:	f107 0108 	add.w	r1, r7, #8
 8000692:	4806      	ldr	r0, [pc, #24]	; (80006ac <sendCAN+0x4c>)
 8000694:	f000 fb99 	bl	8000dca <HAL_CAN_AddTxMessage>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d1f4      	bne.n	8000688 <sendCAN+0x28>
	  }
}
 800069e:	bf00      	nop
 80006a0:	3720      	adds	r7, #32
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	20000130 	.word	0x20000130
 80006ac:	20000134 	.word	0x20000134

080006b0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006b0:	b480      	push	{r7}
 80006b2:	b085      	sub	sp, #20
 80006b4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006b6:	2300      	movs	r3, #0
 80006b8:	60fb      	str	r3, [r7, #12]
 80006ba:	4b1e      	ldr	r3, [pc, #120]	; (8000734 <MX_GPIO_Init+0x84>)
 80006bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006be:	4a1d      	ldr	r2, [pc, #116]	; (8000734 <MX_GPIO_Init+0x84>)
 80006c0:	f043 0304 	orr.w	r3, r3, #4
 80006c4:	6313      	str	r3, [r2, #48]	; 0x30
 80006c6:	4b1b      	ldr	r3, [pc, #108]	; (8000734 <MX_GPIO_Init+0x84>)
 80006c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ca:	f003 0304 	and.w	r3, r3, #4
 80006ce:	60fb      	str	r3, [r7, #12]
 80006d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006d2:	2300      	movs	r3, #0
 80006d4:	60bb      	str	r3, [r7, #8]
 80006d6:	4b17      	ldr	r3, [pc, #92]	; (8000734 <MX_GPIO_Init+0x84>)
 80006d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006da:	4a16      	ldr	r2, [pc, #88]	; (8000734 <MX_GPIO_Init+0x84>)
 80006dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006e0:	6313      	str	r3, [r2, #48]	; 0x30
 80006e2:	4b14      	ldr	r3, [pc, #80]	; (8000734 <MX_GPIO_Init+0x84>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80006ea:	60bb      	str	r3, [r7, #8]
 80006ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ee:	2300      	movs	r3, #0
 80006f0:	607b      	str	r3, [r7, #4]
 80006f2:	4b10      	ldr	r3, [pc, #64]	; (8000734 <MX_GPIO_Init+0x84>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f6:	4a0f      	ldr	r2, [pc, #60]	; (8000734 <MX_GPIO_Init+0x84>)
 80006f8:	f043 0301 	orr.w	r3, r3, #1
 80006fc:	6313      	str	r3, [r2, #48]	; 0x30
 80006fe:	4b0d      	ldr	r3, [pc, #52]	; (8000734 <MX_GPIO_Init+0x84>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000702:	f003 0301 	and.w	r3, r3, #1
 8000706:	607b      	str	r3, [r7, #4]
 8000708:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800070a:	2300      	movs	r3, #0
 800070c:	603b      	str	r3, [r7, #0]
 800070e:	4b09      	ldr	r3, [pc, #36]	; (8000734 <MX_GPIO_Init+0x84>)
 8000710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000712:	4a08      	ldr	r2, [pc, #32]	; (8000734 <MX_GPIO_Init+0x84>)
 8000714:	f043 0302 	orr.w	r3, r3, #2
 8000718:	6313      	str	r3, [r2, #48]	; 0x30
 800071a:	4b06      	ldr	r3, [pc, #24]	; (8000734 <MX_GPIO_Init+0x84>)
 800071c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800071e:	f003 0302 	and.w	r3, r3, #2
 8000722:	603b      	str	r3, [r7, #0]
 8000724:	683b      	ldr	r3, [r7, #0]

}
 8000726:	bf00      	nop
 8000728:	3714      	adds	r7, #20
 800072a:	46bd      	mov	sp, r7
 800072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000730:	4770      	bx	lr
 8000732:	bf00      	nop
 8000734:	40023800 	.word	0x40023800

08000738 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000738:	b598      	push	{r3, r4, r7, lr}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800073c:	f000 f970 	bl	8000a20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000740:	f000 f824 	bl	800078c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000744:	f7ff ffb4 	bl	80006b0 <MX_GPIO_Init>
  MX_CAN2_Init();
 8000748:	f7ff fee6 	bl	8000518 <MX_CAN2_Init>
  MX_USB_DEVICE_Init();
 800074c:	f007 fa70 	bl	8007c30 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  HAL_CAN_Start(&hcan2);
 8000750:	480b      	ldr	r0, [pc, #44]	; (8000780 <main+0x48>)
 8000752:	f000 faf6 	bl	8000d42 <HAL_CAN_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	sendCAN();
 8000756:	f7ff ff83 	bl	8000660 <sendCAN>
	returnal = CDC_Transmit_FS((uint8_t *)data, strlen(data));
 800075a:	4b0a      	ldr	r3, [pc, #40]	; (8000784 <main+0x4c>)
 800075c:	681c      	ldr	r4, [r3, #0]
 800075e:	4b09      	ldr	r3, [pc, #36]	; (8000784 <main+0x4c>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	4618      	mov	r0, r3
 8000764:	f7ff fd4e 	bl	8000204 <strlen>
 8000768:	4603      	mov	r3, r0
 800076a:	b29b      	uxth	r3, r3
 800076c:	4619      	mov	r1, r3
 800076e:	4620      	mov	r0, r4
 8000770:	f007 fb1c 	bl	8007dac <CDC_Transmit_FS>
 8000774:	4603      	mov	r3, r0
 8000776:	461a      	mov	r2, r3
 8000778:	4b03      	ldr	r3, [pc, #12]	; (8000788 <main+0x50>)
 800077a:	701a      	strb	r2, [r3, #0]
	sendCAN();
 800077c:	e7eb      	b.n	8000756 <main+0x1e>
 800077e:	bf00      	nop
 8000780:	20000134 	.word	0x20000134
 8000784:	20000000 	.word	0x20000000
 8000788:	20000004 	.word	0x20000004

0800078c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b094      	sub	sp, #80	; 0x50
 8000790:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000792:	f107 031c 	add.w	r3, r7, #28
 8000796:	2234      	movs	r2, #52	; 0x34
 8000798:	2100      	movs	r1, #0
 800079a:	4618      	mov	r0, r3
 800079c:	f008 f808 	bl	80087b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a0:	f107 0308 	add.w	r3, r7, #8
 80007a4:	2200      	movs	r2, #0
 80007a6:	601a      	str	r2, [r3, #0]
 80007a8:	605a      	str	r2, [r3, #4]
 80007aa:	609a      	str	r2, [r3, #8]
 80007ac:	60da      	str	r2, [r3, #12]
 80007ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007b0:	2300      	movs	r3, #0
 80007b2:	607b      	str	r3, [r7, #4]
 80007b4:	4b2c      	ldr	r3, [pc, #176]	; (8000868 <SystemClock_Config+0xdc>)
 80007b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b8:	4a2b      	ldr	r2, [pc, #172]	; (8000868 <SystemClock_Config+0xdc>)
 80007ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007be:	6413      	str	r3, [r2, #64]	; 0x40
 80007c0:	4b29      	ldr	r3, [pc, #164]	; (8000868 <SystemClock_Config+0xdc>)
 80007c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007c8:	607b      	str	r3, [r7, #4]
 80007ca:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007cc:	2300      	movs	r3, #0
 80007ce:	603b      	str	r3, [r7, #0]
 80007d0:	4b26      	ldr	r3, [pc, #152]	; (800086c <SystemClock_Config+0xe0>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	4a25      	ldr	r2, [pc, #148]	; (800086c <SystemClock_Config+0xe0>)
 80007d6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80007da:	6013      	str	r3, [r2, #0]
 80007dc:	4b23      	ldr	r3, [pc, #140]	; (800086c <SystemClock_Config+0xe0>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007e4:	603b      	str	r3, [r7, #0]
 80007e6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007e8:	2301      	movs	r3, #1
 80007ea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007f0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007f2:	2302      	movs	r3, #2
 80007f4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007f6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80007fa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007fc:	2304      	movs	r3, #4
 80007fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000800:	23b4      	movs	r3, #180	; 0xb4
 8000802:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000804:	2302      	movs	r3, #2
 8000806:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000808:	2307      	movs	r3, #7
 800080a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800080c:	2302      	movs	r3, #2
 800080e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000810:	f107 031c 	add.w	r3, r7, #28
 8000814:	4618      	mov	r0, r3
 8000816:	f003 fb33 	bl	8003e80 <HAL_RCC_OscConfig>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000820:	f000 f826 	bl	8000870 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000824:	f002 fc90 	bl	8003148 <HAL_PWREx_EnableOverDrive>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800082e:	f000 f81f 	bl	8000870 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000832:	230f      	movs	r3, #15
 8000834:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000836:	2302      	movs	r3, #2
 8000838:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800083a:	2300      	movs	r3, #0
 800083c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800083e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000842:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000844:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000848:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800084a:	f107 0308 	add.w	r3, r7, #8
 800084e:	2105      	movs	r1, #5
 8000850:	4618      	mov	r0, r3
 8000852:	f002 fcc9 	bl	80031e8 <HAL_RCC_ClockConfig>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 800085c:	f000 f808 	bl	8000870 <Error_Handler>
  }
}
 8000860:	bf00      	nop
 8000862:	3750      	adds	r7, #80	; 0x50
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}
 8000868:	40023800 	.word	0x40023800
 800086c:	40007000 	.word	0x40007000

08000870 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000874:	b672      	cpsid	i
}
 8000876:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000878:	e7fe      	b.n	8000878 <Error_Handler+0x8>
	...

0800087c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800087c:	b480      	push	{r7}
 800087e:	b083      	sub	sp, #12
 8000880:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	607b      	str	r3, [r7, #4]
 8000886:	4b10      	ldr	r3, [pc, #64]	; (80008c8 <HAL_MspInit+0x4c>)
 8000888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800088a:	4a0f      	ldr	r2, [pc, #60]	; (80008c8 <HAL_MspInit+0x4c>)
 800088c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000890:	6453      	str	r3, [r2, #68]	; 0x44
 8000892:	4b0d      	ldr	r3, [pc, #52]	; (80008c8 <HAL_MspInit+0x4c>)
 8000894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000896:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800089a:	607b      	str	r3, [r7, #4]
 800089c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	603b      	str	r3, [r7, #0]
 80008a2:	4b09      	ldr	r3, [pc, #36]	; (80008c8 <HAL_MspInit+0x4c>)
 80008a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008a6:	4a08      	ldr	r2, [pc, #32]	; (80008c8 <HAL_MspInit+0x4c>)
 80008a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008ac:	6413      	str	r3, [r2, #64]	; 0x40
 80008ae:	4b06      	ldr	r3, [pc, #24]	; (80008c8 <HAL_MspInit+0x4c>)
 80008b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008b6:	603b      	str	r3, [r7, #0]
 80008b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ba:	bf00      	nop
 80008bc:	370c      	adds	r7, #12
 80008be:	46bd      	mov	sp, r7
 80008c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c4:	4770      	bx	lr
 80008c6:	bf00      	nop
 80008c8:	40023800 	.word	0x40023800

080008cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008d0:	e7fe      	b.n	80008d0 <NMI_Handler+0x4>

080008d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008d2:	b480      	push	{r7}
 80008d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008d6:	e7fe      	b.n	80008d6 <HardFault_Handler+0x4>

080008d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008dc:	e7fe      	b.n	80008dc <MemManage_Handler+0x4>

080008de <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008de:	b480      	push	{r7}
 80008e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008e2:	e7fe      	b.n	80008e2 <BusFault_Handler+0x4>

080008e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008e8:	e7fe      	b.n	80008e8 <UsageFault_Handler+0x4>

080008ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008ea:	b480      	push	{r7}
 80008ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008ee:	bf00      	nop
 80008f0:	46bd      	mov	sp, r7
 80008f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f6:	4770      	bx	lr

080008f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008fc:	bf00      	nop
 80008fe:	46bd      	mov	sp, r7
 8000900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000904:	4770      	bx	lr

08000906 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000906:	b480      	push	{r7}
 8000908:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800090a:	bf00      	nop
 800090c:	46bd      	mov	sp, r7
 800090e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000912:	4770      	bx	lr

08000914 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000918:	f000 f8d4 	bl	8000ac4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  sys_tick_count = HAL_GetTick();
 800091c:	f000 f8e6 	bl	8000aec <HAL_GetTick>
 8000920:	4603      	mov	r3, r0
 8000922:	4a0a      	ldr	r2, [pc, #40]	; (800094c <SysTick_Handler+0x38>)
 8000924:	6013      	str	r3, [r2, #0]
  if((sys_tick_count % 1000) == 0){
 8000926:	4b09      	ldr	r3, [pc, #36]	; (800094c <SysTick_Handler+0x38>)
 8000928:	681a      	ldr	r2, [r3, #0]
 800092a:	4b09      	ldr	r3, [pc, #36]	; (8000950 <SysTick_Handler+0x3c>)
 800092c:	fba3 1302 	umull	r1, r3, r3, r2
 8000930:	099b      	lsrs	r3, r3, #6
 8000932:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000936:	fb01 f303 	mul.w	r3, r1, r3
 800093a:	1ad3      	subs	r3, r2, r3
 800093c:	2b00      	cmp	r3, #0
 800093e:	d102      	bne.n	8000946 <SysTick_Handler+0x32>
	  //tx_heartbeat
	  SetCAN_Flag_HeartBeat(ENABLE);
 8000940:	2001      	movs	r0, #1
 8000942:	f7ff fe7d 	bl	8000640 <SetCAN_Flag_HeartBeat>
  }
  /* USER CODE END SysTick_IRQn 1 */
}
 8000946:	bf00      	nop
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	2000015c 	.word	0x2000015c
 8000950:	10624dd3 	.word	0x10624dd3

08000954 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupt.
  */
void CAN2_RX0_IRQHandler(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b08a      	sub	sp, #40	; 0x28
 8000958:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */
  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 800095a:	480d      	ldr	r0, [pc, #52]	; (8000990 <CAN2_RX0_IRQHandler+0x3c>)
 800095c:	f000 fc4a 	bl	80011f4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */
  CAN_RxHeaderTypeDef RxMessage_header;
  uint8_t Rx_Data[8]={0};
 8000960:	2300      	movs	r3, #0
 8000962:	607b      	str	r3, [r7, #4]
 8000964:	2300      	movs	r3, #0
 8000966:	60bb      	str	r3, [r7, #8]

  while(HAL_CAN_GetRxFifoFillLevel(&hcan2, CAN_RX_FIFO0) != 0){
 8000968:	e006      	b.n	8000978 <CAN2_RX0_IRQHandler+0x24>

	  HAL_CAN_GetRxMessage(&hcan2, CAN_RX_FIFO0, &RxMessage_header, Rx_Data);
 800096a:	1d3b      	adds	r3, r7, #4
 800096c:	f107 020c 	add.w	r2, r7, #12
 8000970:	2100      	movs	r1, #0
 8000972:	4807      	ldr	r0, [pc, #28]	; (8000990 <CAN2_RX0_IRQHandler+0x3c>)
 8000974:	f000 fb04 	bl	8000f80 <HAL_CAN_GetRxMessage>
  while(HAL_CAN_GetRxFifoFillLevel(&hcan2, CAN_RX_FIFO0) != 0){
 8000978:	2100      	movs	r1, #0
 800097a:	4805      	ldr	r0, [pc, #20]	; (8000990 <CAN2_RX0_IRQHandler+0x3c>)
 800097c:	f000 fc12 	bl	80011a4 <HAL_CAN_GetRxFifoFillLevel>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d1f1      	bne.n	800096a <CAN2_RX0_IRQHandler+0x16>
  }
  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8000986:	bf00      	nop
 8000988:	bf00      	nop
 800098a:	3728      	adds	r7, #40	; 0x28
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	20000134 	.word	0x20000134

08000994 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000998:	4802      	ldr	r0, [pc, #8]	; (80009a4 <OTG_FS_IRQHandler+0x10>)
 800099a:	f001 fa62 	bl	8001e62 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800099e:	bf00      	nop
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	20001644 	.word	0x20001644

080009a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009ac:	4b06      	ldr	r3, [pc, #24]	; (80009c8 <SystemInit+0x20>)
 80009ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009b2:	4a05      	ldr	r2, [pc, #20]	; (80009c8 <SystemInit+0x20>)
 80009b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009bc:	bf00      	nop
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop
 80009c8:	e000ed00 	.word	0xe000ed00

080009cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80009cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a04 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80009d0:	480d      	ldr	r0, [pc, #52]	; (8000a08 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80009d2:	490e      	ldr	r1, [pc, #56]	; (8000a0c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80009d4:	4a0e      	ldr	r2, [pc, #56]	; (8000a10 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80009d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009d8:	e002      	b.n	80009e0 <LoopCopyDataInit>

080009da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009de:	3304      	adds	r3, #4

080009e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009e4:	d3f9      	bcc.n	80009da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009e6:	4a0b      	ldr	r2, [pc, #44]	; (8000a14 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80009e8:	4c0b      	ldr	r4, [pc, #44]	; (8000a18 <LoopFillZerobss+0x26>)
  movs r3, #0
 80009ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009ec:	e001      	b.n	80009f2 <LoopFillZerobss>

080009ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009f0:	3204      	adds	r2, #4

080009f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009f4:	d3fb      	bcc.n	80009ee <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80009f6:	f7ff ffd7 	bl	80009a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009fa:	f007 feb5 	bl	8008768 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009fe:	f7ff fe9b 	bl	8000738 <main>
  bx  lr    
 8000a02:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000a04:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a0c:	20000114 	.word	0x20000114
  ldr r2, =_sidata
 8000a10:	08008850 	.word	0x08008850
  ldr r2, =_sbss
 8000a14:	20000114 	.word	0x20000114
  ldr r4, =_ebss
 8000a18:	20001d70 	.word	0x20001d70

08000a1c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a1c:	e7fe      	b.n	8000a1c <ADC_IRQHandler>
	...

08000a20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a24:	4b0e      	ldr	r3, [pc, #56]	; (8000a60 <HAL_Init+0x40>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4a0d      	ldr	r2, [pc, #52]	; (8000a60 <HAL_Init+0x40>)
 8000a2a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a2e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a30:	4b0b      	ldr	r3, [pc, #44]	; (8000a60 <HAL_Init+0x40>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4a0a      	ldr	r2, [pc, #40]	; (8000a60 <HAL_Init+0x40>)
 8000a36:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a3a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a3c:	4b08      	ldr	r3, [pc, #32]	; (8000a60 <HAL_Init+0x40>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a07      	ldr	r2, [pc, #28]	; (8000a60 <HAL_Init+0x40>)
 8000a42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a46:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a48:	2003      	movs	r0, #3
 8000a4a:	f000 fedd 	bl	8001808 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a4e:	200f      	movs	r0, #15
 8000a50:	f000 f808 	bl	8000a64 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a54:	f7ff ff12 	bl	800087c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a58:	2300      	movs	r3, #0
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	40023c00 	.word	0x40023c00

08000a64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b082      	sub	sp, #8
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a6c:	4b12      	ldr	r3, [pc, #72]	; (8000ab8 <HAL_InitTick+0x54>)
 8000a6e:	681a      	ldr	r2, [r3, #0]
 8000a70:	4b12      	ldr	r3, [pc, #72]	; (8000abc <HAL_InitTick+0x58>)
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	4619      	mov	r1, r3
 8000a76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a82:	4618      	mov	r0, r3
 8000a84:	f000 fef5 	bl	8001872 <HAL_SYSTICK_Config>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a8e:	2301      	movs	r3, #1
 8000a90:	e00e      	b.n	8000ab0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	2b0f      	cmp	r3, #15
 8000a96:	d80a      	bhi.n	8000aae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a98:	2200      	movs	r2, #0
 8000a9a:	6879      	ldr	r1, [r7, #4]
 8000a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000aa0:	f000 febd 	bl	800181e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000aa4:	4a06      	ldr	r2, [pc, #24]	; (8000ac0 <HAL_InitTick+0x5c>)
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	e000      	b.n	8000ab0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000aae:	2301      	movs	r3, #1
}
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	3708      	adds	r7, #8
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	20000008 	.word	0x20000008
 8000abc:	20000010 	.word	0x20000010
 8000ac0:	2000000c 	.word	0x2000000c

08000ac4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ac8:	4b06      	ldr	r3, [pc, #24]	; (8000ae4 <HAL_IncTick+0x20>)
 8000aca:	781b      	ldrb	r3, [r3, #0]
 8000acc:	461a      	mov	r2, r3
 8000ace:	4b06      	ldr	r3, [pc, #24]	; (8000ae8 <HAL_IncTick+0x24>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	4413      	add	r3, r2
 8000ad4:	4a04      	ldr	r2, [pc, #16]	; (8000ae8 <HAL_IncTick+0x24>)
 8000ad6:	6013      	str	r3, [r2, #0]
}
 8000ad8:	bf00      	nop
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop
 8000ae4:	20000010 	.word	0x20000010
 8000ae8:	20000160 	.word	0x20000160

08000aec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  return uwTick;
 8000af0:	4b03      	ldr	r3, [pc, #12]	; (8000b00 <HAL_GetTick+0x14>)
 8000af2:	681b      	ldr	r3, [r3, #0]
}
 8000af4:	4618      	mov	r0, r3
 8000af6:	46bd      	mov	sp, r7
 8000af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	20000160 	.word	0x20000160

08000b04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b084      	sub	sp, #16
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b0c:	f7ff ffee 	bl	8000aec <HAL_GetTick>
 8000b10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b1c:	d005      	beq.n	8000b2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b1e:	4b0a      	ldr	r3, [pc, #40]	; (8000b48 <HAL_Delay+0x44>)
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	461a      	mov	r2, r3
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	4413      	add	r3, r2
 8000b28:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000b2a:	bf00      	nop
 8000b2c:	f7ff ffde 	bl	8000aec <HAL_GetTick>
 8000b30:	4602      	mov	r2, r0
 8000b32:	68bb      	ldr	r3, [r7, #8]
 8000b34:	1ad3      	subs	r3, r2, r3
 8000b36:	68fa      	ldr	r2, [r7, #12]
 8000b38:	429a      	cmp	r2, r3
 8000b3a:	d8f7      	bhi.n	8000b2c <HAL_Delay+0x28>
  {
  }
}
 8000b3c:	bf00      	nop
 8000b3e:	bf00      	nop
 8000b40:	3710      	adds	r7, #16
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	20000010 	.word	0x20000010

08000b4c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b084      	sub	sp, #16
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d101      	bne.n	8000b5e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	e0ed      	b.n	8000d3a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000b64:	b2db      	uxtb	r3, r3
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d102      	bne.n	8000b70 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000b6a:	6878      	ldr	r0, [r7, #4]
 8000b6c:	f7ff fd0a 	bl	8000584 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	681a      	ldr	r2, [r3, #0]
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	f042 0201 	orr.w	r2, r2, #1
 8000b7e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000b80:	f7ff ffb4 	bl	8000aec <HAL_GetTick>
 8000b84:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000b86:	e012      	b.n	8000bae <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000b88:	f7ff ffb0 	bl	8000aec <HAL_GetTick>
 8000b8c:	4602      	mov	r2, r0
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	1ad3      	subs	r3, r2, r3
 8000b92:	2b0a      	cmp	r3, #10
 8000b94:	d90b      	bls.n	8000bae <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b9a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	2205      	movs	r2, #5
 8000ba6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000baa:	2301      	movs	r3, #1
 8000bac:	e0c5      	b.n	8000d3a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	685b      	ldr	r3, [r3, #4]
 8000bb4:	f003 0301 	and.w	r3, r3, #1
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d0e5      	beq.n	8000b88 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	681a      	ldr	r2, [r3, #0]
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	f022 0202 	bic.w	r2, r2, #2
 8000bca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000bcc:	f7ff ff8e 	bl	8000aec <HAL_GetTick>
 8000bd0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000bd2:	e012      	b.n	8000bfa <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000bd4:	f7ff ff8a 	bl	8000aec <HAL_GetTick>
 8000bd8:	4602      	mov	r2, r0
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	1ad3      	subs	r3, r2, r3
 8000bde:	2b0a      	cmp	r3, #10
 8000be0:	d90b      	bls.n	8000bfa <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000be6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	2205      	movs	r2, #5
 8000bf2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	e09f      	b.n	8000d3a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	685b      	ldr	r3, [r3, #4]
 8000c00:	f003 0302 	and.w	r3, r3, #2
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d1e5      	bne.n	8000bd4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	7e1b      	ldrb	r3, [r3, #24]
 8000c0c:	2b01      	cmp	r3, #1
 8000c0e:	d108      	bne.n	8000c22 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	681a      	ldr	r2, [r3, #0]
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000c1e:	601a      	str	r2, [r3, #0]
 8000c20:	e007      	b.n	8000c32 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	681a      	ldr	r2, [r3, #0]
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000c30:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	7e5b      	ldrb	r3, [r3, #25]
 8000c36:	2b01      	cmp	r3, #1
 8000c38:	d108      	bne.n	8000c4c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	681a      	ldr	r2, [r3, #0]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000c48:	601a      	str	r2, [r3, #0]
 8000c4a:	e007      	b.n	8000c5c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	681a      	ldr	r2, [r3, #0]
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000c5a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	7e9b      	ldrb	r3, [r3, #26]
 8000c60:	2b01      	cmp	r3, #1
 8000c62:	d108      	bne.n	8000c76 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	681a      	ldr	r2, [r3, #0]
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	f042 0220 	orr.w	r2, r2, #32
 8000c72:	601a      	str	r2, [r3, #0]
 8000c74:	e007      	b.n	8000c86 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	681a      	ldr	r2, [r3, #0]
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	f022 0220 	bic.w	r2, r2, #32
 8000c84:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	7edb      	ldrb	r3, [r3, #27]
 8000c8a:	2b01      	cmp	r3, #1
 8000c8c:	d108      	bne.n	8000ca0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	681a      	ldr	r2, [r3, #0]
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	f022 0210 	bic.w	r2, r2, #16
 8000c9c:	601a      	str	r2, [r3, #0]
 8000c9e:	e007      	b.n	8000cb0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	681a      	ldr	r2, [r3, #0]
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	f042 0210 	orr.w	r2, r2, #16
 8000cae:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	7f1b      	ldrb	r3, [r3, #28]
 8000cb4:	2b01      	cmp	r3, #1
 8000cb6:	d108      	bne.n	8000cca <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	681a      	ldr	r2, [r3, #0]
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	f042 0208 	orr.w	r2, r2, #8
 8000cc6:	601a      	str	r2, [r3, #0]
 8000cc8:	e007      	b.n	8000cda <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	681a      	ldr	r2, [r3, #0]
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	f022 0208 	bic.w	r2, r2, #8
 8000cd8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	7f5b      	ldrb	r3, [r3, #29]
 8000cde:	2b01      	cmp	r3, #1
 8000ce0:	d108      	bne.n	8000cf4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	681a      	ldr	r2, [r3, #0]
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	f042 0204 	orr.w	r2, r2, #4
 8000cf0:	601a      	str	r2, [r3, #0]
 8000cf2:	e007      	b.n	8000d04 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f022 0204 	bic.w	r2, r2, #4
 8000d02:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	689a      	ldr	r2, [r3, #8]
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	68db      	ldr	r3, [r3, #12]
 8000d0c:	431a      	orrs	r2, r3
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	691b      	ldr	r3, [r3, #16]
 8000d12:	431a      	orrs	r2, r3
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	695b      	ldr	r3, [r3, #20]
 8000d18:	ea42 0103 	orr.w	r1, r2, r3
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	685b      	ldr	r3, [r3, #4]
 8000d20:	1e5a      	subs	r2, r3, #1
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	430a      	orrs	r2, r1
 8000d28:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	2201      	movs	r2, #1
 8000d34:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000d38:	2300      	movs	r3, #0
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	3710      	adds	r7, #16
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}

08000d42 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000d42:	b580      	push	{r7, lr}
 8000d44:	b084      	sub	sp, #16
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	2b01      	cmp	r3, #1
 8000d54:	d12e      	bne.n	8000db4 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	2202      	movs	r2, #2
 8000d5a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f022 0201 	bic.w	r2, r2, #1
 8000d6c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000d6e:	f7ff febd 	bl	8000aec <HAL_GetTick>
 8000d72:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000d74:	e012      	b.n	8000d9c <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000d76:	f7ff feb9 	bl	8000aec <HAL_GetTick>
 8000d7a:	4602      	mov	r2, r0
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	1ad3      	subs	r3, r2, r3
 8000d80:	2b0a      	cmp	r3, #10
 8000d82:	d90b      	bls.n	8000d9c <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d88:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	2205      	movs	r2, #5
 8000d94:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000d98:	2301      	movs	r3, #1
 8000d9a:	e012      	b.n	8000dc2 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	685b      	ldr	r3, [r3, #4]
 8000da2:	f003 0301 	and.w	r3, r3, #1
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d1e5      	bne.n	8000d76 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	2200      	movs	r2, #0
 8000dae:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8000db0:	2300      	movs	r3, #0
 8000db2:	e006      	b.n	8000dc2 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000db8:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000dc0:	2301      	movs	r3, #1
  }
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	3710      	adds	r7, #16
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}

08000dca <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8000dca:	b480      	push	{r7}
 8000dcc:	b089      	sub	sp, #36	; 0x24
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	60f8      	str	r0, [r7, #12]
 8000dd2:	60b9      	str	r1, [r7, #8]
 8000dd4:	607a      	str	r2, [r7, #4]
 8000dd6:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000dde:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	689b      	ldr	r3, [r3, #8]
 8000de6:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000de8:	7ffb      	ldrb	r3, [r7, #31]
 8000dea:	2b01      	cmp	r3, #1
 8000dec:	d003      	beq.n	8000df6 <HAL_CAN_AddTxMessage+0x2c>
 8000dee:	7ffb      	ldrb	r3, [r7, #31]
 8000df0:	2b02      	cmp	r3, #2
 8000df2:	f040 80b8 	bne.w	8000f66 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000df6:	69bb      	ldr	r3, [r7, #24]
 8000df8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d10a      	bne.n	8000e16 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000e00:	69bb      	ldr	r3, [r7, #24]
 8000e02:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d105      	bne.n	8000e16 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000e0a:	69bb      	ldr	r3, [r7, #24]
 8000e0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	f000 80a0 	beq.w	8000f56 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000e16:	69bb      	ldr	r3, [r7, #24]
 8000e18:	0e1b      	lsrs	r3, r3, #24
 8000e1a:	f003 0303 	and.w	r3, r3, #3
 8000e1e:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	2b02      	cmp	r3, #2
 8000e24:	d907      	bls.n	8000e36 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e2a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000e32:	2301      	movs	r3, #1
 8000e34:	e09e      	b.n	8000f74 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000e36:	2201      	movs	r2, #1
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	409a      	lsls	r2, r3
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	689b      	ldr	r3, [r3, #8]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d10d      	bne.n	8000e64 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000e48:	68bb      	ldr	r3, [r7, #8]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8000e4e:	68bb      	ldr	r3, [r7, #8]
 8000e50:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000e52:	68f9      	ldr	r1, [r7, #12]
 8000e54:	6809      	ldr	r1, [r1, #0]
 8000e56:	431a      	orrs	r2, r3
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	3318      	adds	r3, #24
 8000e5c:	011b      	lsls	r3, r3, #4
 8000e5e:	440b      	add	r3, r1
 8000e60:	601a      	str	r2, [r3, #0]
 8000e62:	e00f      	b.n	8000e84 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e64:	68bb      	ldr	r3, [r7, #8]
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8000e6a:	68bb      	ldr	r3, [r7, #8]
 8000e6c:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e6e:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8000e70:	68bb      	ldr	r3, [r7, #8]
 8000e72:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e74:	68f9      	ldr	r1, [r7, #12]
 8000e76:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8000e78:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	3318      	adds	r3, #24
 8000e7e:	011b      	lsls	r3, r3, #4
 8000e80:	440b      	add	r3, r1
 8000e82:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	6819      	ldr	r1, [r3, #0]
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	691a      	ldr	r2, [r3, #16]
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	3318      	adds	r3, #24
 8000e90:	011b      	lsls	r3, r3, #4
 8000e92:	440b      	add	r3, r1
 8000e94:	3304      	adds	r3, #4
 8000e96:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	7d1b      	ldrb	r3, [r3, #20]
 8000e9c:	2b01      	cmp	r3, #1
 8000e9e:	d111      	bne.n	8000ec4 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	681a      	ldr	r2, [r3, #0]
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	3318      	adds	r3, #24
 8000ea8:	011b      	lsls	r3, r3, #4
 8000eaa:	4413      	add	r3, r2
 8000eac:	3304      	adds	r3, #4
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	68fa      	ldr	r2, [r7, #12]
 8000eb2:	6811      	ldr	r1, [r2, #0]
 8000eb4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	3318      	adds	r3, #24
 8000ebc:	011b      	lsls	r3, r3, #4
 8000ebe:	440b      	add	r3, r1
 8000ec0:	3304      	adds	r3, #4
 8000ec2:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	3307      	adds	r3, #7
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	061a      	lsls	r2, r3, #24
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	3306      	adds	r3, #6
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	041b      	lsls	r3, r3, #16
 8000ed4:	431a      	orrs	r2, r3
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	3305      	adds	r3, #5
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	021b      	lsls	r3, r3, #8
 8000ede:	4313      	orrs	r3, r2
 8000ee0:	687a      	ldr	r2, [r7, #4]
 8000ee2:	3204      	adds	r2, #4
 8000ee4:	7812      	ldrb	r2, [r2, #0]
 8000ee6:	4610      	mov	r0, r2
 8000ee8:	68fa      	ldr	r2, [r7, #12]
 8000eea:	6811      	ldr	r1, [r2, #0]
 8000eec:	ea43 0200 	orr.w	r2, r3, r0
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	011b      	lsls	r3, r3, #4
 8000ef4:	440b      	add	r3, r1
 8000ef6:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8000efa:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	3303      	adds	r3, #3
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	061a      	lsls	r2, r3, #24
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	3302      	adds	r3, #2
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	041b      	lsls	r3, r3, #16
 8000f0c:	431a      	orrs	r2, r3
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	3301      	adds	r3, #1
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	021b      	lsls	r3, r3, #8
 8000f16:	4313      	orrs	r3, r2
 8000f18:	687a      	ldr	r2, [r7, #4]
 8000f1a:	7812      	ldrb	r2, [r2, #0]
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	68fa      	ldr	r2, [r7, #12]
 8000f20:	6811      	ldr	r1, [r2, #0]
 8000f22:	ea43 0200 	orr.w	r2, r3, r0
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	011b      	lsls	r3, r3, #4
 8000f2a:	440b      	add	r3, r1
 8000f2c:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8000f30:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	681a      	ldr	r2, [r3, #0]
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	3318      	adds	r3, #24
 8000f3a:	011b      	lsls	r3, r3, #4
 8000f3c:	4413      	add	r3, r2
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	68fa      	ldr	r2, [r7, #12]
 8000f42:	6811      	ldr	r1, [r2, #0]
 8000f44:	f043 0201 	orr.w	r2, r3, #1
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	3318      	adds	r3, #24
 8000f4c:	011b      	lsls	r3, r3, #4
 8000f4e:	440b      	add	r3, r1
 8000f50:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8000f52:	2300      	movs	r3, #0
 8000f54:	e00e      	b.n	8000f74 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f5a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8000f62:	2301      	movs	r3, #1
 8000f64:	e006      	b.n	8000f74 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f6a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000f72:	2301      	movs	r3, #1
  }
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3724      	adds	r7, #36	; 0x24
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr

08000f80 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8000f80:	b480      	push	{r7}
 8000f82:	b087      	sub	sp, #28
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	60f8      	str	r0, [r7, #12]
 8000f88:	60b9      	str	r1, [r7, #8]
 8000f8a:	607a      	str	r2, [r7, #4]
 8000f8c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f94:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000f96:	7dfb      	ldrb	r3, [r7, #23]
 8000f98:	2b01      	cmp	r3, #1
 8000f9a:	d003      	beq.n	8000fa4 <HAL_CAN_GetRxMessage+0x24>
 8000f9c:	7dfb      	ldrb	r3, [r7, #23]
 8000f9e:	2b02      	cmp	r3, #2
 8000fa0:	f040 80f3 	bne.w	800118a <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000fa4:	68bb      	ldr	r3, [r7, #8]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d10e      	bne.n	8000fc8 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	68db      	ldr	r3, [r3, #12]
 8000fb0:	f003 0303 	and.w	r3, r3, #3
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d116      	bne.n	8000fe6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fbc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	e0e7      	b.n	8001198 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	691b      	ldr	r3, [r3, #16]
 8000fce:	f003 0303 	and.w	r3, r3, #3
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d107      	bne.n	8000fe6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fda:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	e0d8      	b.n	8001198 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	681a      	ldr	r2, [r3, #0]
 8000fea:	68bb      	ldr	r3, [r7, #8]
 8000fec:	331b      	adds	r3, #27
 8000fee:	011b      	lsls	r3, r3, #4
 8000ff0:	4413      	add	r3, r2
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f003 0204 	and.w	r2, r3, #4
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	689b      	ldr	r3, [r3, #8]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d10c      	bne.n	800101e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	68bb      	ldr	r3, [r7, #8]
 800100a:	331b      	adds	r3, #27
 800100c:	011b      	lsls	r3, r3, #4
 800100e:	4413      	add	r3, r2
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	0d5b      	lsrs	r3, r3, #21
 8001014:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	e00b      	b.n	8001036 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	681a      	ldr	r2, [r3, #0]
 8001022:	68bb      	ldr	r3, [r7, #8]
 8001024:	331b      	adds	r3, #27
 8001026:	011b      	lsls	r3, r3, #4
 8001028:	4413      	add	r3, r2
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	08db      	lsrs	r3, r3, #3
 800102e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	681a      	ldr	r2, [r3, #0]
 800103a:	68bb      	ldr	r3, [r7, #8]
 800103c:	331b      	adds	r3, #27
 800103e:	011b      	lsls	r3, r3, #4
 8001040:	4413      	add	r3, r2
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f003 0202 	and.w	r2, r3, #2
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	331b      	adds	r3, #27
 8001054:	011b      	lsls	r3, r3, #4
 8001056:	4413      	add	r3, r2
 8001058:	3304      	adds	r3, #4
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f003 020f 	and.w	r2, r3, #15
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	331b      	adds	r3, #27
 800106c:	011b      	lsls	r3, r3, #4
 800106e:	4413      	add	r3, r2
 8001070:	3304      	adds	r3, #4
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	0a1b      	lsrs	r3, r3, #8
 8001076:	b2da      	uxtb	r2, r3
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	68bb      	ldr	r3, [r7, #8]
 8001082:	331b      	adds	r3, #27
 8001084:	011b      	lsls	r3, r3, #4
 8001086:	4413      	add	r3, r2
 8001088:	3304      	adds	r3, #4
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	0c1b      	lsrs	r3, r3, #16
 800108e:	b29a      	uxth	r2, r3
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	681a      	ldr	r2, [r3, #0]
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	011b      	lsls	r3, r3, #4
 800109c:	4413      	add	r3, r2
 800109e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	b2da      	uxtb	r2, r3
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	681a      	ldr	r2, [r3, #0]
 80010ae:	68bb      	ldr	r3, [r7, #8]
 80010b0:	011b      	lsls	r3, r3, #4
 80010b2:	4413      	add	r3, r2
 80010b4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	0a1a      	lsrs	r2, r3, #8
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	3301      	adds	r3, #1
 80010c0:	b2d2      	uxtb	r2, r2
 80010c2:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	011b      	lsls	r3, r3, #4
 80010cc:	4413      	add	r3, r2
 80010ce:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	0c1a      	lsrs	r2, r3, #16
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	3302      	adds	r3, #2
 80010da:	b2d2      	uxtb	r2, r2
 80010dc:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	68bb      	ldr	r3, [r7, #8]
 80010e4:	011b      	lsls	r3, r3, #4
 80010e6:	4413      	add	r3, r2
 80010e8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	0e1a      	lsrs	r2, r3, #24
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	3303      	adds	r3, #3
 80010f4:	b2d2      	uxtb	r2, r2
 80010f6:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	681a      	ldr	r2, [r3, #0]
 80010fc:	68bb      	ldr	r3, [r7, #8]
 80010fe:	011b      	lsls	r3, r3, #4
 8001100:	4413      	add	r3, r2
 8001102:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	3304      	adds	r3, #4
 800110c:	b2d2      	uxtb	r2, r2
 800110e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	681a      	ldr	r2, [r3, #0]
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	011b      	lsls	r3, r3, #4
 8001118:	4413      	add	r3, r2
 800111a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	0a1a      	lsrs	r2, r3, #8
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	3305      	adds	r3, #5
 8001126:	b2d2      	uxtb	r2, r2
 8001128:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	681a      	ldr	r2, [r3, #0]
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	011b      	lsls	r3, r3, #4
 8001132:	4413      	add	r3, r2
 8001134:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	0c1a      	lsrs	r2, r3, #16
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	3306      	adds	r3, #6
 8001140:	b2d2      	uxtb	r2, r2
 8001142:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	681a      	ldr	r2, [r3, #0]
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	011b      	lsls	r3, r3, #4
 800114c:	4413      	add	r3, r2
 800114e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	0e1a      	lsrs	r2, r3, #24
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	3307      	adds	r3, #7
 800115a:	b2d2      	uxtb	r2, r2
 800115c:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800115e:	68bb      	ldr	r3, [r7, #8]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d108      	bne.n	8001176 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	68da      	ldr	r2, [r3, #12]
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f042 0220 	orr.w	r2, r2, #32
 8001172:	60da      	str	r2, [r3, #12]
 8001174:	e007      	b.n	8001186 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	691a      	ldr	r2, [r3, #16]
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f042 0220 	orr.w	r2, r2, #32
 8001184:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001186:	2300      	movs	r3, #0
 8001188:	e006      	b.n	8001198 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800118e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001196:	2301      	movs	r3, #1
  }
}
 8001198:	4618      	mov	r0, r3
 800119a:	371c      	adds	r7, #28
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr

080011a4 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b085      	sub	sp, #20
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
 80011ac:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 80011ae:	2300      	movs	r3, #0
 80011b0:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011b8:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80011ba:	7afb      	ldrb	r3, [r7, #11]
 80011bc:	2b01      	cmp	r3, #1
 80011be:	d002      	beq.n	80011c6 <HAL_CAN_GetRxFifoFillLevel+0x22>
 80011c0:	7afb      	ldrb	r3, [r7, #11]
 80011c2:	2b02      	cmp	r3, #2
 80011c4:	d10f      	bne.n	80011e6 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d106      	bne.n	80011da <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	68db      	ldr	r3, [r3, #12]
 80011d2:	f003 0303 	and.w	r3, r3, #3
 80011d6:	60fb      	str	r3, [r7, #12]
 80011d8:	e005      	b.n	80011e6 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	691b      	ldr	r3, [r3, #16]
 80011e0:	f003 0303 	and.w	r3, r3, #3
 80011e4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 80011e6:	68fb      	ldr	r3, [r7, #12]
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3714      	adds	r7, #20
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr

080011f4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b08a      	sub	sp, #40	; 0x28
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80011fc:	2300      	movs	r3, #0
 80011fe:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	695b      	ldr	r3, [r3, #20]
 8001206:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	689b      	ldr	r3, [r3, #8]
 8001216:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	68db      	ldr	r3, [r3, #12]
 800121e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	691b      	ldr	r3, [r3, #16]
 8001226:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	699b      	ldr	r3, [r3, #24]
 800122e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001230:	6a3b      	ldr	r3, [r7, #32]
 8001232:	f003 0301 	and.w	r3, r3, #1
 8001236:	2b00      	cmp	r3, #0
 8001238:	d07c      	beq.n	8001334 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800123a:	69bb      	ldr	r3, [r7, #24]
 800123c:	f003 0301 	and.w	r3, r3, #1
 8001240:	2b00      	cmp	r3, #0
 8001242:	d023      	beq.n	800128c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	2201      	movs	r2, #1
 800124a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800124c:	69bb      	ldr	r3, [r7, #24]
 800124e:	f003 0302 	and.w	r3, r3, #2
 8001252:	2b00      	cmp	r3, #0
 8001254:	d003      	beq.n	800125e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	f000 f983 	bl	8001562 <HAL_CAN_TxMailbox0CompleteCallback>
 800125c:	e016      	b.n	800128c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800125e:	69bb      	ldr	r3, [r7, #24]
 8001260:	f003 0304 	and.w	r3, r3, #4
 8001264:	2b00      	cmp	r3, #0
 8001266:	d004      	beq.n	8001272 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800126a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800126e:	627b      	str	r3, [r7, #36]	; 0x24
 8001270:	e00c      	b.n	800128c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001272:	69bb      	ldr	r3, [r7, #24]
 8001274:	f003 0308 	and.w	r3, r3, #8
 8001278:	2b00      	cmp	r3, #0
 800127a:	d004      	beq.n	8001286 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800127c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800127e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001282:	627b      	str	r3, [r7, #36]	; 0x24
 8001284:	e002      	b.n	800128c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001286:	6878      	ldr	r0, [r7, #4]
 8001288:	f000 f989 	bl	800159e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800128c:	69bb      	ldr	r3, [r7, #24]
 800128e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001292:	2b00      	cmp	r3, #0
 8001294:	d024      	beq.n	80012e0 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800129e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80012a0:	69bb      	ldr	r3, [r7, #24]
 80012a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d003      	beq.n	80012b2 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f000 f963 	bl	8001576 <HAL_CAN_TxMailbox1CompleteCallback>
 80012b0:	e016      	b.n	80012e0 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80012b2:	69bb      	ldr	r3, [r7, #24]
 80012b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d004      	beq.n	80012c6 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80012bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012be:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80012c2:	627b      	str	r3, [r7, #36]	; 0x24
 80012c4:	e00c      	b.n	80012e0 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80012c6:	69bb      	ldr	r3, [r7, #24]
 80012c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d004      	beq.n	80012da <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80012d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012d6:	627b      	str	r3, [r7, #36]	; 0x24
 80012d8:	e002      	b.n	80012e0 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80012da:	6878      	ldr	r0, [r7, #4]
 80012dc:	f000 f969 	bl	80015b2 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80012e0:	69bb      	ldr	r3, [r7, #24]
 80012e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d024      	beq.n	8001334 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80012f2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80012f4:	69bb      	ldr	r3, [r7, #24]
 80012f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d003      	beq.n	8001306 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f000 f943 	bl	800158a <HAL_CAN_TxMailbox2CompleteCallback>
 8001304:	e016      	b.n	8001334 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001306:	69bb      	ldr	r3, [r7, #24]
 8001308:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800130c:	2b00      	cmp	r3, #0
 800130e:	d004      	beq.n	800131a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001312:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001316:	627b      	str	r3, [r7, #36]	; 0x24
 8001318:	e00c      	b.n	8001334 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800131a:	69bb      	ldr	r3, [r7, #24]
 800131c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001320:	2b00      	cmp	r3, #0
 8001322:	d004      	beq.n	800132e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001326:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800132a:	627b      	str	r3, [r7, #36]	; 0x24
 800132c:	e002      	b.n	8001334 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800132e:	6878      	ldr	r0, [r7, #4]
 8001330:	f000 f949 	bl	80015c6 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001334:	6a3b      	ldr	r3, [r7, #32]
 8001336:	f003 0308 	and.w	r3, r3, #8
 800133a:	2b00      	cmp	r3, #0
 800133c:	d00c      	beq.n	8001358 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	f003 0310 	and.w	r3, r3, #16
 8001344:	2b00      	cmp	r3, #0
 8001346:	d007      	beq.n	8001358 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800134a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800134e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	2210      	movs	r2, #16
 8001356:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001358:	6a3b      	ldr	r3, [r7, #32]
 800135a:	f003 0304 	and.w	r3, r3, #4
 800135e:	2b00      	cmp	r3, #0
 8001360:	d00b      	beq.n	800137a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	f003 0308 	and.w	r3, r3, #8
 8001368:	2b00      	cmp	r3, #0
 800136a:	d006      	beq.n	800137a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	2208      	movs	r2, #8
 8001372:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001374:	6878      	ldr	r0, [r7, #4]
 8001376:	f000 f93a 	bl	80015ee <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800137a:	6a3b      	ldr	r3, [r7, #32]
 800137c:	f003 0302 	and.w	r3, r3, #2
 8001380:	2b00      	cmp	r3, #0
 8001382:	d009      	beq.n	8001398 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	68db      	ldr	r3, [r3, #12]
 800138a:	f003 0303 	and.w	r3, r3, #3
 800138e:	2b00      	cmp	r3, #0
 8001390:	d002      	beq.n	8001398 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f000 f921 	bl	80015da <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001398:	6a3b      	ldr	r3, [r7, #32]
 800139a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d00c      	beq.n	80013bc <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	f003 0310 	and.w	r3, r3, #16
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d007      	beq.n	80013bc <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80013ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80013b2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	2210      	movs	r2, #16
 80013ba:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80013bc:	6a3b      	ldr	r3, [r7, #32]
 80013be:	f003 0320 	and.w	r3, r3, #32
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d00b      	beq.n	80013de <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80013c6:	693b      	ldr	r3, [r7, #16]
 80013c8:	f003 0308 	and.w	r3, r3, #8
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d006      	beq.n	80013de <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	2208      	movs	r2, #8
 80013d6:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	f000 f91c 	bl	8001616 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80013de:	6a3b      	ldr	r3, [r7, #32]
 80013e0:	f003 0310 	and.w	r3, r3, #16
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d009      	beq.n	80013fc <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	691b      	ldr	r3, [r3, #16]
 80013ee:	f003 0303 	and.w	r3, r3, #3
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d002      	beq.n	80013fc <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80013f6:	6878      	ldr	r0, [r7, #4]
 80013f8:	f000 f903 	bl	8001602 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80013fc:	6a3b      	ldr	r3, [r7, #32]
 80013fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001402:	2b00      	cmp	r3, #0
 8001404:	d00b      	beq.n	800141e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001406:	69fb      	ldr	r3, [r7, #28]
 8001408:	f003 0310 	and.w	r3, r3, #16
 800140c:	2b00      	cmp	r3, #0
 800140e:	d006      	beq.n	800141e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2210      	movs	r2, #16
 8001416:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001418:	6878      	ldr	r0, [r7, #4]
 800141a:	f000 f906 	bl	800162a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800141e:	6a3b      	ldr	r3, [r7, #32]
 8001420:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001424:	2b00      	cmp	r3, #0
 8001426:	d00b      	beq.n	8001440 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001428:	69fb      	ldr	r3, [r7, #28]
 800142a:	f003 0308 	and.w	r3, r3, #8
 800142e:	2b00      	cmp	r3, #0
 8001430:	d006      	beq.n	8001440 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	2208      	movs	r2, #8
 8001438:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800143a:	6878      	ldr	r0, [r7, #4]
 800143c:	f000 f8ff 	bl	800163e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001440:	6a3b      	ldr	r3, [r7, #32]
 8001442:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001446:	2b00      	cmp	r3, #0
 8001448:	d07b      	beq.n	8001542 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800144a:	69fb      	ldr	r3, [r7, #28]
 800144c:	f003 0304 	and.w	r3, r3, #4
 8001450:	2b00      	cmp	r3, #0
 8001452:	d072      	beq.n	800153a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001454:	6a3b      	ldr	r3, [r7, #32]
 8001456:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800145a:	2b00      	cmp	r3, #0
 800145c:	d008      	beq.n	8001470 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001464:	2b00      	cmp	r3, #0
 8001466:	d003      	beq.n	8001470 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800146a:	f043 0301 	orr.w	r3, r3, #1
 800146e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001470:	6a3b      	ldr	r3, [r7, #32]
 8001472:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001476:	2b00      	cmp	r3, #0
 8001478:	d008      	beq.n	800148c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001480:	2b00      	cmp	r3, #0
 8001482:	d003      	beq.n	800148c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001486:	f043 0302 	orr.w	r3, r3, #2
 800148a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800148c:	6a3b      	ldr	r3, [r7, #32]
 800148e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001492:	2b00      	cmp	r3, #0
 8001494:	d008      	beq.n	80014a8 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800149c:	2b00      	cmp	r3, #0
 800149e:	d003      	beq.n	80014a8 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80014a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014a2:	f043 0304 	orr.w	r3, r3, #4
 80014a6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80014a8:	6a3b      	ldr	r3, [r7, #32]
 80014aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d043      	beq.n	800153a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d03e      	beq.n	800153a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80014c2:	2b60      	cmp	r3, #96	; 0x60
 80014c4:	d02b      	beq.n	800151e <HAL_CAN_IRQHandler+0x32a>
 80014c6:	2b60      	cmp	r3, #96	; 0x60
 80014c8:	d82e      	bhi.n	8001528 <HAL_CAN_IRQHandler+0x334>
 80014ca:	2b50      	cmp	r3, #80	; 0x50
 80014cc:	d022      	beq.n	8001514 <HAL_CAN_IRQHandler+0x320>
 80014ce:	2b50      	cmp	r3, #80	; 0x50
 80014d0:	d82a      	bhi.n	8001528 <HAL_CAN_IRQHandler+0x334>
 80014d2:	2b40      	cmp	r3, #64	; 0x40
 80014d4:	d019      	beq.n	800150a <HAL_CAN_IRQHandler+0x316>
 80014d6:	2b40      	cmp	r3, #64	; 0x40
 80014d8:	d826      	bhi.n	8001528 <HAL_CAN_IRQHandler+0x334>
 80014da:	2b30      	cmp	r3, #48	; 0x30
 80014dc:	d010      	beq.n	8001500 <HAL_CAN_IRQHandler+0x30c>
 80014de:	2b30      	cmp	r3, #48	; 0x30
 80014e0:	d822      	bhi.n	8001528 <HAL_CAN_IRQHandler+0x334>
 80014e2:	2b10      	cmp	r3, #16
 80014e4:	d002      	beq.n	80014ec <HAL_CAN_IRQHandler+0x2f8>
 80014e6:	2b20      	cmp	r3, #32
 80014e8:	d005      	beq.n	80014f6 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80014ea:	e01d      	b.n	8001528 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80014ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ee:	f043 0308 	orr.w	r3, r3, #8
 80014f2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80014f4:	e019      	b.n	800152a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80014f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014f8:	f043 0310 	orr.w	r3, r3, #16
 80014fc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80014fe:	e014      	b.n	800152a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001502:	f043 0320 	orr.w	r3, r3, #32
 8001506:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001508:	e00f      	b.n	800152a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800150a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800150c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001510:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001512:	e00a      	b.n	800152a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001516:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800151a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800151c:	e005      	b.n	800152a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800151e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001520:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001524:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001526:	e000      	b.n	800152a <HAL_CAN_IRQHandler+0x336>
            break;
 8001528:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	699a      	ldr	r2, [r3, #24]
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001538:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	2204      	movs	r2, #4
 8001540:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001544:	2b00      	cmp	r3, #0
 8001546:	d008      	beq.n	800155a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800154c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800154e:	431a      	orrs	r2, r3
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001554:	6878      	ldr	r0, [r7, #4]
 8001556:	f000 f87c 	bl	8001652 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800155a:	bf00      	nop
 800155c:	3728      	adds	r7, #40	; 0x28
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}

08001562 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001562:	b480      	push	{r7}
 8001564:	b083      	sub	sp, #12
 8001566:	af00      	add	r7, sp, #0
 8001568:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800156a:	bf00      	nop
 800156c:	370c      	adds	r7, #12
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr

08001576 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001576:	b480      	push	{r7}
 8001578:	b083      	sub	sp, #12
 800157a:	af00      	add	r7, sp, #0
 800157c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800157e:	bf00      	nop
 8001580:	370c      	adds	r7, #12
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr

0800158a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800158a:	b480      	push	{r7}
 800158c:	b083      	sub	sp, #12
 800158e:	af00      	add	r7, sp, #0
 8001590:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001592:	bf00      	nop
 8001594:	370c      	adds	r7, #12
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr

0800159e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800159e:	b480      	push	{r7}
 80015a0:	b083      	sub	sp, #12
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80015a6:	bf00      	nop
 80015a8:	370c      	adds	r7, #12
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr

080015b2 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80015b2:	b480      	push	{r7}
 80015b4:	b083      	sub	sp, #12
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80015ba:	bf00      	nop
 80015bc:	370c      	adds	r7, #12
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr

080015c6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80015c6:	b480      	push	{r7}
 80015c8:	b083      	sub	sp, #12
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80015ce:	bf00      	nop
 80015d0:	370c      	adds	r7, #12
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr

080015da <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80015da:	b480      	push	{r7}
 80015dc:	b083      	sub	sp, #12
 80015de:	af00      	add	r7, sp, #0
 80015e0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 80015e2:	bf00      	nop
 80015e4:	370c      	adds	r7, #12
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr

080015ee <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80015ee:	b480      	push	{r7}
 80015f0:	b083      	sub	sp, #12
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80015f6:	bf00      	nop
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr

08001602 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001602:	b480      	push	{r7}
 8001604:	b083      	sub	sp, #12
 8001606:	af00      	add	r7, sp, #0
 8001608:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800160a:	bf00      	nop
 800160c:	370c      	adds	r7, #12
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr

08001616 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001616:	b480      	push	{r7}
 8001618:	b083      	sub	sp, #12
 800161a:	af00      	add	r7, sp, #0
 800161c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800161e:	bf00      	nop
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr

0800162a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800162a:	b480      	push	{r7}
 800162c:	b083      	sub	sp, #12
 800162e:	af00      	add	r7, sp, #0
 8001630:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001632:	bf00      	nop
 8001634:	370c      	adds	r7, #12
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr

0800163e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800163e:	b480      	push	{r7}
 8001640:	b083      	sub	sp, #12
 8001642:	af00      	add	r7, sp, #0
 8001644:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001646:	bf00      	nop
 8001648:	370c      	adds	r7, #12
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr

08001652 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001652:	b480      	push	{r7}
 8001654:	b083      	sub	sp, #12
 8001656:	af00      	add	r7, sp, #0
 8001658:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800165a:	bf00      	nop
 800165c:	370c      	adds	r7, #12
 800165e:	46bd      	mov	sp, r7
 8001660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001664:	4770      	bx	lr
	...

08001668 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001668:	b480      	push	{r7}
 800166a:	b085      	sub	sp, #20
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	f003 0307 	and.w	r3, r3, #7
 8001676:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001678:	4b0c      	ldr	r3, [pc, #48]	; (80016ac <__NVIC_SetPriorityGrouping+0x44>)
 800167a:	68db      	ldr	r3, [r3, #12]
 800167c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800167e:	68ba      	ldr	r2, [r7, #8]
 8001680:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001684:	4013      	ands	r3, r2
 8001686:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001690:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001694:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001698:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800169a:	4a04      	ldr	r2, [pc, #16]	; (80016ac <__NVIC_SetPriorityGrouping+0x44>)
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	60d3      	str	r3, [r2, #12]
}
 80016a0:	bf00      	nop
 80016a2:	3714      	adds	r7, #20
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr
 80016ac:	e000ed00 	.word	0xe000ed00

080016b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016b4:	4b04      	ldr	r3, [pc, #16]	; (80016c8 <__NVIC_GetPriorityGrouping+0x18>)
 80016b6:	68db      	ldr	r3, [r3, #12]
 80016b8:	0a1b      	lsrs	r3, r3, #8
 80016ba:	f003 0307 	and.w	r3, r3, #7
}
 80016be:	4618      	mov	r0, r3
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr
 80016c8:	e000ed00 	.word	0xe000ed00

080016cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	4603      	mov	r3, r0
 80016d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	db0b      	blt.n	80016f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016de:	79fb      	ldrb	r3, [r7, #7]
 80016e0:	f003 021f 	and.w	r2, r3, #31
 80016e4:	4907      	ldr	r1, [pc, #28]	; (8001704 <__NVIC_EnableIRQ+0x38>)
 80016e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ea:	095b      	lsrs	r3, r3, #5
 80016ec:	2001      	movs	r0, #1
 80016ee:	fa00 f202 	lsl.w	r2, r0, r2
 80016f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016f6:	bf00      	nop
 80016f8:	370c      	adds	r7, #12
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	e000e100 	.word	0xe000e100

08001708 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	4603      	mov	r3, r0
 8001710:	6039      	str	r1, [r7, #0]
 8001712:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001714:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001718:	2b00      	cmp	r3, #0
 800171a:	db0a      	blt.n	8001732 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	b2da      	uxtb	r2, r3
 8001720:	490c      	ldr	r1, [pc, #48]	; (8001754 <__NVIC_SetPriority+0x4c>)
 8001722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001726:	0112      	lsls	r2, r2, #4
 8001728:	b2d2      	uxtb	r2, r2
 800172a:	440b      	add	r3, r1
 800172c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001730:	e00a      	b.n	8001748 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	b2da      	uxtb	r2, r3
 8001736:	4908      	ldr	r1, [pc, #32]	; (8001758 <__NVIC_SetPriority+0x50>)
 8001738:	79fb      	ldrb	r3, [r7, #7]
 800173a:	f003 030f 	and.w	r3, r3, #15
 800173e:	3b04      	subs	r3, #4
 8001740:	0112      	lsls	r2, r2, #4
 8001742:	b2d2      	uxtb	r2, r2
 8001744:	440b      	add	r3, r1
 8001746:	761a      	strb	r2, [r3, #24]
}
 8001748:	bf00      	nop
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr
 8001754:	e000e100 	.word	0xe000e100
 8001758:	e000ed00 	.word	0xe000ed00

0800175c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800175c:	b480      	push	{r7}
 800175e:	b089      	sub	sp, #36	; 0x24
 8001760:	af00      	add	r7, sp, #0
 8001762:	60f8      	str	r0, [r7, #12]
 8001764:	60b9      	str	r1, [r7, #8]
 8001766:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	f003 0307 	and.w	r3, r3, #7
 800176e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001770:	69fb      	ldr	r3, [r7, #28]
 8001772:	f1c3 0307 	rsb	r3, r3, #7
 8001776:	2b04      	cmp	r3, #4
 8001778:	bf28      	it	cs
 800177a:	2304      	movcs	r3, #4
 800177c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800177e:	69fb      	ldr	r3, [r7, #28]
 8001780:	3304      	adds	r3, #4
 8001782:	2b06      	cmp	r3, #6
 8001784:	d902      	bls.n	800178c <NVIC_EncodePriority+0x30>
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	3b03      	subs	r3, #3
 800178a:	e000      	b.n	800178e <NVIC_EncodePriority+0x32>
 800178c:	2300      	movs	r3, #0
 800178e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001790:	f04f 32ff 	mov.w	r2, #4294967295
 8001794:	69bb      	ldr	r3, [r7, #24]
 8001796:	fa02 f303 	lsl.w	r3, r2, r3
 800179a:	43da      	mvns	r2, r3
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	401a      	ands	r2, r3
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017a4:	f04f 31ff 	mov.w	r1, #4294967295
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	fa01 f303 	lsl.w	r3, r1, r3
 80017ae:	43d9      	mvns	r1, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017b4:	4313      	orrs	r3, r2
         );
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3724      	adds	r7, #36	; 0x24
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
	...

080017c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	3b01      	subs	r3, #1
 80017d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017d4:	d301      	bcc.n	80017da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017d6:	2301      	movs	r3, #1
 80017d8:	e00f      	b.n	80017fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017da:	4a0a      	ldr	r2, [pc, #40]	; (8001804 <SysTick_Config+0x40>)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	3b01      	subs	r3, #1
 80017e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017e2:	210f      	movs	r1, #15
 80017e4:	f04f 30ff 	mov.w	r0, #4294967295
 80017e8:	f7ff ff8e 	bl	8001708 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017ec:	4b05      	ldr	r3, [pc, #20]	; (8001804 <SysTick_Config+0x40>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017f2:	4b04      	ldr	r3, [pc, #16]	; (8001804 <SysTick_Config+0x40>)
 80017f4:	2207      	movs	r2, #7
 80017f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017f8:	2300      	movs	r3, #0
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3708      	adds	r7, #8
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	e000e010 	.word	0xe000e010

08001808 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001810:	6878      	ldr	r0, [r7, #4]
 8001812:	f7ff ff29 	bl	8001668 <__NVIC_SetPriorityGrouping>
}
 8001816:	bf00      	nop
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}

0800181e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800181e:	b580      	push	{r7, lr}
 8001820:	b086      	sub	sp, #24
 8001822:	af00      	add	r7, sp, #0
 8001824:	4603      	mov	r3, r0
 8001826:	60b9      	str	r1, [r7, #8]
 8001828:	607a      	str	r2, [r7, #4]
 800182a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800182c:	2300      	movs	r3, #0
 800182e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001830:	f7ff ff3e 	bl	80016b0 <__NVIC_GetPriorityGrouping>
 8001834:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	68b9      	ldr	r1, [r7, #8]
 800183a:	6978      	ldr	r0, [r7, #20]
 800183c:	f7ff ff8e 	bl	800175c <NVIC_EncodePriority>
 8001840:	4602      	mov	r2, r0
 8001842:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001846:	4611      	mov	r1, r2
 8001848:	4618      	mov	r0, r3
 800184a:	f7ff ff5d 	bl	8001708 <__NVIC_SetPriority>
}
 800184e:	bf00      	nop
 8001850:	3718      	adds	r7, #24
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}

08001856 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001856:	b580      	push	{r7, lr}
 8001858:	b082      	sub	sp, #8
 800185a:	af00      	add	r7, sp, #0
 800185c:	4603      	mov	r3, r0
 800185e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001860:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001864:	4618      	mov	r0, r3
 8001866:	f7ff ff31 	bl	80016cc <__NVIC_EnableIRQ>
}
 800186a:	bf00      	nop
 800186c:	3708      	adds	r7, #8
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}

08001872 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001872:	b580      	push	{r7, lr}
 8001874:	b082      	sub	sp, #8
 8001876:	af00      	add	r7, sp, #0
 8001878:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800187a:	6878      	ldr	r0, [r7, #4]
 800187c:	f7ff ffa2 	bl	80017c4 <SysTick_Config>
 8001880:	4603      	mov	r3, r0
}
 8001882:	4618      	mov	r0, r3
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
	...

0800188c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800188c:	b480      	push	{r7}
 800188e:	b089      	sub	sp, #36	; 0x24
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001896:	2300      	movs	r3, #0
 8001898:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800189a:	2300      	movs	r3, #0
 800189c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800189e:	2300      	movs	r3, #0
 80018a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018a2:	2300      	movs	r3, #0
 80018a4:	61fb      	str	r3, [r7, #28]
 80018a6:	e165      	b.n	8001b74 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80018a8:	2201      	movs	r2, #1
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	fa02 f303 	lsl.w	r3, r2, r3
 80018b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	697a      	ldr	r2, [r7, #20]
 80018b8:	4013      	ands	r3, r2
 80018ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80018bc:	693a      	ldr	r2, [r7, #16]
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	429a      	cmp	r2, r3
 80018c2:	f040 8154 	bne.w	8001b6e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	f003 0303 	and.w	r3, r3, #3
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d005      	beq.n	80018de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018da:	2b02      	cmp	r3, #2
 80018dc:	d130      	bne.n	8001940 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80018e4:	69fb      	ldr	r3, [r7, #28]
 80018e6:	005b      	lsls	r3, r3, #1
 80018e8:	2203      	movs	r2, #3
 80018ea:	fa02 f303 	lsl.w	r3, r2, r3
 80018ee:	43db      	mvns	r3, r3
 80018f0:	69ba      	ldr	r2, [r7, #24]
 80018f2:	4013      	ands	r3, r2
 80018f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	68da      	ldr	r2, [r3, #12]
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	005b      	lsls	r3, r3, #1
 80018fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001902:	69ba      	ldr	r2, [r7, #24]
 8001904:	4313      	orrs	r3, r2
 8001906:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	69ba      	ldr	r2, [r7, #24]
 800190c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001914:	2201      	movs	r2, #1
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	fa02 f303 	lsl.w	r3, r2, r3
 800191c:	43db      	mvns	r3, r3
 800191e:	69ba      	ldr	r2, [r7, #24]
 8001920:	4013      	ands	r3, r2
 8001922:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	091b      	lsrs	r3, r3, #4
 800192a:	f003 0201 	and.w	r2, r3, #1
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	fa02 f303 	lsl.w	r3, r2, r3
 8001934:	69ba      	ldr	r2, [r7, #24]
 8001936:	4313      	orrs	r3, r2
 8001938:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	69ba      	ldr	r2, [r7, #24]
 800193e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	f003 0303 	and.w	r3, r3, #3
 8001948:	2b03      	cmp	r3, #3
 800194a:	d017      	beq.n	800197c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	68db      	ldr	r3, [r3, #12]
 8001950:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001952:	69fb      	ldr	r3, [r7, #28]
 8001954:	005b      	lsls	r3, r3, #1
 8001956:	2203      	movs	r2, #3
 8001958:	fa02 f303 	lsl.w	r3, r2, r3
 800195c:	43db      	mvns	r3, r3
 800195e:	69ba      	ldr	r2, [r7, #24]
 8001960:	4013      	ands	r3, r2
 8001962:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	689a      	ldr	r2, [r3, #8]
 8001968:	69fb      	ldr	r3, [r7, #28]
 800196a:	005b      	lsls	r3, r3, #1
 800196c:	fa02 f303 	lsl.w	r3, r2, r3
 8001970:	69ba      	ldr	r2, [r7, #24]
 8001972:	4313      	orrs	r3, r2
 8001974:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	69ba      	ldr	r2, [r7, #24]
 800197a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	f003 0303 	and.w	r3, r3, #3
 8001984:	2b02      	cmp	r3, #2
 8001986:	d123      	bne.n	80019d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001988:	69fb      	ldr	r3, [r7, #28]
 800198a:	08da      	lsrs	r2, r3, #3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	3208      	adds	r2, #8
 8001990:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001994:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	f003 0307 	and.w	r3, r3, #7
 800199c:	009b      	lsls	r3, r3, #2
 800199e:	220f      	movs	r2, #15
 80019a0:	fa02 f303 	lsl.w	r3, r2, r3
 80019a4:	43db      	mvns	r3, r3
 80019a6:	69ba      	ldr	r2, [r7, #24]
 80019a8:	4013      	ands	r3, r2
 80019aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	691a      	ldr	r2, [r3, #16]
 80019b0:	69fb      	ldr	r3, [r7, #28]
 80019b2:	f003 0307 	and.w	r3, r3, #7
 80019b6:	009b      	lsls	r3, r3, #2
 80019b8:	fa02 f303 	lsl.w	r3, r2, r3
 80019bc:	69ba      	ldr	r2, [r7, #24]
 80019be:	4313      	orrs	r3, r2
 80019c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80019c2:	69fb      	ldr	r3, [r7, #28]
 80019c4:	08da      	lsrs	r2, r3, #3
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	3208      	adds	r2, #8
 80019ca:	69b9      	ldr	r1, [r7, #24]
 80019cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	005b      	lsls	r3, r3, #1
 80019da:	2203      	movs	r2, #3
 80019dc:	fa02 f303 	lsl.w	r3, r2, r3
 80019e0:	43db      	mvns	r3, r3
 80019e2:	69ba      	ldr	r2, [r7, #24]
 80019e4:	4013      	ands	r3, r2
 80019e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	f003 0203 	and.w	r2, r3, #3
 80019f0:	69fb      	ldr	r3, [r7, #28]
 80019f2:	005b      	lsls	r3, r3, #1
 80019f4:	fa02 f303 	lsl.w	r3, r2, r3
 80019f8:	69ba      	ldr	r2, [r7, #24]
 80019fa:	4313      	orrs	r3, r2
 80019fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	69ba      	ldr	r2, [r7, #24]
 8001a02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	f000 80ae 	beq.w	8001b6e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	60fb      	str	r3, [r7, #12]
 8001a16:	4b5d      	ldr	r3, [pc, #372]	; (8001b8c <HAL_GPIO_Init+0x300>)
 8001a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a1a:	4a5c      	ldr	r2, [pc, #368]	; (8001b8c <HAL_GPIO_Init+0x300>)
 8001a1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a20:	6453      	str	r3, [r2, #68]	; 0x44
 8001a22:	4b5a      	ldr	r3, [pc, #360]	; (8001b8c <HAL_GPIO_Init+0x300>)
 8001a24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a2a:	60fb      	str	r3, [r7, #12]
 8001a2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a2e:	4a58      	ldr	r2, [pc, #352]	; (8001b90 <HAL_GPIO_Init+0x304>)
 8001a30:	69fb      	ldr	r3, [r7, #28]
 8001a32:	089b      	lsrs	r3, r3, #2
 8001a34:	3302      	adds	r3, #2
 8001a36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a3c:	69fb      	ldr	r3, [r7, #28]
 8001a3e:	f003 0303 	and.w	r3, r3, #3
 8001a42:	009b      	lsls	r3, r3, #2
 8001a44:	220f      	movs	r2, #15
 8001a46:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4a:	43db      	mvns	r3, r3
 8001a4c:	69ba      	ldr	r2, [r7, #24]
 8001a4e:	4013      	ands	r3, r2
 8001a50:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4a4f      	ldr	r2, [pc, #316]	; (8001b94 <HAL_GPIO_Init+0x308>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d025      	beq.n	8001aa6 <HAL_GPIO_Init+0x21a>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	4a4e      	ldr	r2, [pc, #312]	; (8001b98 <HAL_GPIO_Init+0x30c>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d01f      	beq.n	8001aa2 <HAL_GPIO_Init+0x216>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	4a4d      	ldr	r2, [pc, #308]	; (8001b9c <HAL_GPIO_Init+0x310>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d019      	beq.n	8001a9e <HAL_GPIO_Init+0x212>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	4a4c      	ldr	r2, [pc, #304]	; (8001ba0 <HAL_GPIO_Init+0x314>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d013      	beq.n	8001a9a <HAL_GPIO_Init+0x20e>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4a4b      	ldr	r2, [pc, #300]	; (8001ba4 <HAL_GPIO_Init+0x318>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d00d      	beq.n	8001a96 <HAL_GPIO_Init+0x20a>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	4a4a      	ldr	r2, [pc, #296]	; (8001ba8 <HAL_GPIO_Init+0x31c>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d007      	beq.n	8001a92 <HAL_GPIO_Init+0x206>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4a49      	ldr	r2, [pc, #292]	; (8001bac <HAL_GPIO_Init+0x320>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d101      	bne.n	8001a8e <HAL_GPIO_Init+0x202>
 8001a8a:	2306      	movs	r3, #6
 8001a8c:	e00c      	b.n	8001aa8 <HAL_GPIO_Init+0x21c>
 8001a8e:	2307      	movs	r3, #7
 8001a90:	e00a      	b.n	8001aa8 <HAL_GPIO_Init+0x21c>
 8001a92:	2305      	movs	r3, #5
 8001a94:	e008      	b.n	8001aa8 <HAL_GPIO_Init+0x21c>
 8001a96:	2304      	movs	r3, #4
 8001a98:	e006      	b.n	8001aa8 <HAL_GPIO_Init+0x21c>
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	e004      	b.n	8001aa8 <HAL_GPIO_Init+0x21c>
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	e002      	b.n	8001aa8 <HAL_GPIO_Init+0x21c>
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	e000      	b.n	8001aa8 <HAL_GPIO_Init+0x21c>
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	69fa      	ldr	r2, [r7, #28]
 8001aaa:	f002 0203 	and.w	r2, r2, #3
 8001aae:	0092      	lsls	r2, r2, #2
 8001ab0:	4093      	lsls	r3, r2
 8001ab2:	69ba      	ldr	r2, [r7, #24]
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ab8:	4935      	ldr	r1, [pc, #212]	; (8001b90 <HAL_GPIO_Init+0x304>)
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	089b      	lsrs	r3, r3, #2
 8001abe:	3302      	adds	r3, #2
 8001ac0:	69ba      	ldr	r2, [r7, #24]
 8001ac2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ac6:	4b3a      	ldr	r3, [pc, #232]	; (8001bb0 <HAL_GPIO_Init+0x324>)
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001acc:	693b      	ldr	r3, [r7, #16]
 8001ace:	43db      	mvns	r3, r3
 8001ad0:	69ba      	ldr	r2, [r7, #24]
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d003      	beq.n	8001aea <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001ae2:	69ba      	ldr	r2, [r7, #24]
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001aea:	4a31      	ldr	r2, [pc, #196]	; (8001bb0 <HAL_GPIO_Init+0x324>)
 8001aec:	69bb      	ldr	r3, [r7, #24]
 8001aee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001af0:	4b2f      	ldr	r3, [pc, #188]	; (8001bb0 <HAL_GPIO_Init+0x324>)
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	43db      	mvns	r3, r3
 8001afa:	69ba      	ldr	r2, [r7, #24]
 8001afc:	4013      	ands	r3, r2
 8001afe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d003      	beq.n	8001b14 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001b0c:	69ba      	ldr	r2, [r7, #24]
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	4313      	orrs	r3, r2
 8001b12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b14:	4a26      	ldr	r2, [pc, #152]	; (8001bb0 <HAL_GPIO_Init+0x324>)
 8001b16:	69bb      	ldr	r3, [r7, #24]
 8001b18:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b1a:	4b25      	ldr	r3, [pc, #148]	; (8001bb0 <HAL_GPIO_Init+0x324>)
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b20:	693b      	ldr	r3, [r7, #16]
 8001b22:	43db      	mvns	r3, r3
 8001b24:	69ba      	ldr	r2, [r7, #24]
 8001b26:	4013      	ands	r3, r2
 8001b28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d003      	beq.n	8001b3e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001b36:	69ba      	ldr	r2, [r7, #24]
 8001b38:	693b      	ldr	r3, [r7, #16]
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b3e:	4a1c      	ldr	r2, [pc, #112]	; (8001bb0 <HAL_GPIO_Init+0x324>)
 8001b40:	69bb      	ldr	r3, [r7, #24]
 8001b42:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b44:	4b1a      	ldr	r3, [pc, #104]	; (8001bb0 <HAL_GPIO_Init+0x324>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	43db      	mvns	r3, r3
 8001b4e:	69ba      	ldr	r2, [r7, #24]
 8001b50:	4013      	ands	r3, r2
 8001b52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d003      	beq.n	8001b68 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001b60:	69ba      	ldr	r2, [r7, #24]
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	4313      	orrs	r3, r2
 8001b66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b68:	4a11      	ldr	r2, [pc, #68]	; (8001bb0 <HAL_GPIO_Init+0x324>)
 8001b6a:	69bb      	ldr	r3, [r7, #24]
 8001b6c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b6e:	69fb      	ldr	r3, [r7, #28]
 8001b70:	3301      	adds	r3, #1
 8001b72:	61fb      	str	r3, [r7, #28]
 8001b74:	69fb      	ldr	r3, [r7, #28]
 8001b76:	2b0f      	cmp	r3, #15
 8001b78:	f67f ae96 	bls.w	80018a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b7c:	bf00      	nop
 8001b7e:	bf00      	nop
 8001b80:	3724      	adds	r7, #36	; 0x24
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	40023800 	.word	0x40023800
 8001b90:	40013800 	.word	0x40013800
 8001b94:	40020000 	.word	0x40020000
 8001b98:	40020400 	.word	0x40020400
 8001b9c:	40020800 	.word	0x40020800
 8001ba0:	40020c00 	.word	0x40020c00
 8001ba4:	40021000 	.word	0x40021000
 8001ba8:	40021400 	.word	0x40021400
 8001bac:	40021800 	.word	0x40021800
 8001bb0:	40013c00 	.word	0x40013c00

08001bb4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001bb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bb6:	b08f      	sub	sp, #60	; 0x3c
 8001bb8:	af0a      	add	r7, sp, #40	; 0x28
 8001bba:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d101      	bne.n	8001bc6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e116      	b.n	8001df4 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8001bd2:	b2db      	uxtb	r3, r3
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d106      	bne.n	8001be6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001be0:	6878      	ldr	r0, [r7, #4]
 8001be2:	f006 fa3d 	bl	8008060 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2203      	movs	r2, #3
 8001bea:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001bee:	68bb      	ldr	r3, [r7, #8]
 8001bf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d102      	bne.n	8001c00 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4618      	mov	r0, r3
 8001c06:	f002 fcee 	bl	80045e6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	603b      	str	r3, [r7, #0]
 8001c10:	687e      	ldr	r6, [r7, #4]
 8001c12:	466d      	mov	r5, sp
 8001c14:	f106 0410 	add.w	r4, r6, #16
 8001c18:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c1a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c1c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c1e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c20:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c24:	e885 0003 	stmia.w	r5, {r0, r1}
 8001c28:	1d33      	adds	r3, r6, #4
 8001c2a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c2c:	6838      	ldr	r0, [r7, #0]
 8001c2e:	f002 fbc5 	bl	80043bc <USB_CoreInit>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d005      	beq.n	8001c44 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2202      	movs	r2, #2
 8001c3c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8001c40:	2301      	movs	r3, #1
 8001c42:	e0d7      	b.n	8001df4 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	2100      	movs	r1, #0
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f002 fcdc 	bl	8004608 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c50:	2300      	movs	r3, #0
 8001c52:	73fb      	strb	r3, [r7, #15]
 8001c54:	e04a      	b.n	8001cec <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001c56:	7bfa      	ldrb	r2, [r7, #15]
 8001c58:	6879      	ldr	r1, [r7, #4]
 8001c5a:	4613      	mov	r3, r2
 8001c5c:	00db      	lsls	r3, r3, #3
 8001c5e:	4413      	add	r3, r2
 8001c60:	009b      	lsls	r3, r3, #2
 8001c62:	440b      	add	r3, r1
 8001c64:	333d      	adds	r3, #61	; 0x3d
 8001c66:	2201      	movs	r2, #1
 8001c68:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001c6a:	7bfa      	ldrb	r2, [r7, #15]
 8001c6c:	6879      	ldr	r1, [r7, #4]
 8001c6e:	4613      	mov	r3, r2
 8001c70:	00db      	lsls	r3, r3, #3
 8001c72:	4413      	add	r3, r2
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	440b      	add	r3, r1
 8001c78:	333c      	adds	r3, #60	; 0x3c
 8001c7a:	7bfa      	ldrb	r2, [r7, #15]
 8001c7c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001c7e:	7bfa      	ldrb	r2, [r7, #15]
 8001c80:	7bfb      	ldrb	r3, [r7, #15]
 8001c82:	b298      	uxth	r0, r3
 8001c84:	6879      	ldr	r1, [r7, #4]
 8001c86:	4613      	mov	r3, r2
 8001c88:	00db      	lsls	r3, r3, #3
 8001c8a:	4413      	add	r3, r2
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	440b      	add	r3, r1
 8001c90:	3344      	adds	r3, #68	; 0x44
 8001c92:	4602      	mov	r2, r0
 8001c94:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001c96:	7bfa      	ldrb	r2, [r7, #15]
 8001c98:	6879      	ldr	r1, [r7, #4]
 8001c9a:	4613      	mov	r3, r2
 8001c9c:	00db      	lsls	r3, r3, #3
 8001c9e:	4413      	add	r3, r2
 8001ca0:	009b      	lsls	r3, r3, #2
 8001ca2:	440b      	add	r3, r1
 8001ca4:	3340      	adds	r3, #64	; 0x40
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001caa:	7bfa      	ldrb	r2, [r7, #15]
 8001cac:	6879      	ldr	r1, [r7, #4]
 8001cae:	4613      	mov	r3, r2
 8001cb0:	00db      	lsls	r3, r3, #3
 8001cb2:	4413      	add	r3, r2
 8001cb4:	009b      	lsls	r3, r3, #2
 8001cb6:	440b      	add	r3, r1
 8001cb8:	3348      	adds	r3, #72	; 0x48
 8001cba:	2200      	movs	r2, #0
 8001cbc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001cbe:	7bfa      	ldrb	r2, [r7, #15]
 8001cc0:	6879      	ldr	r1, [r7, #4]
 8001cc2:	4613      	mov	r3, r2
 8001cc4:	00db      	lsls	r3, r3, #3
 8001cc6:	4413      	add	r3, r2
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	440b      	add	r3, r1
 8001ccc:	334c      	adds	r3, #76	; 0x4c
 8001cce:	2200      	movs	r2, #0
 8001cd0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001cd2:	7bfa      	ldrb	r2, [r7, #15]
 8001cd4:	6879      	ldr	r1, [r7, #4]
 8001cd6:	4613      	mov	r3, r2
 8001cd8:	00db      	lsls	r3, r3, #3
 8001cda:	4413      	add	r3, r2
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	440b      	add	r3, r1
 8001ce0:	3354      	adds	r3, #84	; 0x54
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ce6:	7bfb      	ldrb	r3, [r7, #15]
 8001ce8:	3301      	adds	r3, #1
 8001cea:	73fb      	strb	r3, [r7, #15]
 8001cec:	7bfa      	ldrb	r2, [r7, #15]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	429a      	cmp	r2, r3
 8001cf4:	d3af      	bcc.n	8001c56 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	73fb      	strb	r3, [r7, #15]
 8001cfa:	e044      	b.n	8001d86 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001cfc:	7bfa      	ldrb	r2, [r7, #15]
 8001cfe:	6879      	ldr	r1, [r7, #4]
 8001d00:	4613      	mov	r3, r2
 8001d02:	00db      	lsls	r3, r3, #3
 8001d04:	4413      	add	r3, r2
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	440b      	add	r3, r1
 8001d0a:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8001d0e:	2200      	movs	r2, #0
 8001d10:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001d12:	7bfa      	ldrb	r2, [r7, #15]
 8001d14:	6879      	ldr	r1, [r7, #4]
 8001d16:	4613      	mov	r3, r2
 8001d18:	00db      	lsls	r3, r3, #3
 8001d1a:	4413      	add	r3, r2
 8001d1c:	009b      	lsls	r3, r3, #2
 8001d1e:	440b      	add	r3, r1
 8001d20:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8001d24:	7bfa      	ldrb	r2, [r7, #15]
 8001d26:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001d28:	7bfa      	ldrb	r2, [r7, #15]
 8001d2a:	6879      	ldr	r1, [r7, #4]
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	00db      	lsls	r3, r3, #3
 8001d30:	4413      	add	r3, r2
 8001d32:	009b      	lsls	r3, r3, #2
 8001d34:	440b      	add	r3, r1
 8001d36:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001d3e:	7bfa      	ldrb	r2, [r7, #15]
 8001d40:	6879      	ldr	r1, [r7, #4]
 8001d42:	4613      	mov	r3, r2
 8001d44:	00db      	lsls	r3, r3, #3
 8001d46:	4413      	add	r3, r2
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	440b      	add	r3, r1
 8001d4c:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001d54:	7bfa      	ldrb	r2, [r7, #15]
 8001d56:	6879      	ldr	r1, [r7, #4]
 8001d58:	4613      	mov	r3, r2
 8001d5a:	00db      	lsls	r3, r3, #3
 8001d5c:	4413      	add	r3, r2
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	440b      	add	r3, r1
 8001d62:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8001d66:	2200      	movs	r2, #0
 8001d68:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001d6a:	7bfa      	ldrb	r2, [r7, #15]
 8001d6c:	6879      	ldr	r1, [r7, #4]
 8001d6e:	4613      	mov	r3, r2
 8001d70:	00db      	lsls	r3, r3, #3
 8001d72:	4413      	add	r3, r2
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	440b      	add	r3, r1
 8001d78:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d80:	7bfb      	ldrb	r3, [r7, #15]
 8001d82:	3301      	adds	r3, #1
 8001d84:	73fb      	strb	r3, [r7, #15]
 8001d86:	7bfa      	ldrb	r2, [r7, #15]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d3b5      	bcc.n	8001cfc <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	603b      	str	r3, [r7, #0]
 8001d96:	687e      	ldr	r6, [r7, #4]
 8001d98:	466d      	mov	r5, sp
 8001d9a:	f106 0410 	add.w	r4, r6, #16
 8001d9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001da0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001da2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001da4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001da6:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001daa:	e885 0003 	stmia.w	r5, {r0, r1}
 8001dae:	1d33      	adds	r3, r6, #4
 8001db0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001db2:	6838      	ldr	r0, [r7, #0]
 8001db4:	f002 fc74 	bl	80046a0 <USB_DevInit>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d005      	beq.n	8001dca <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2202      	movs	r2, #2
 8001dc2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e014      	b.n	8001df4 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2200      	movs	r2, #0
 8001dce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dde:	2b01      	cmp	r3, #1
 8001de0:	d102      	bne.n	8001de8 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	f001 f98c 	bl	8003100 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4618      	mov	r0, r3
 8001dee:	f003 fdb6 	bl	800595e <USB_DevDisconnect>

  return HAL_OK;
 8001df2:	2300      	movs	r3, #0
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3714      	adds	r7, #20
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001dfc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d101      	bne.n	8001e18 <HAL_PCD_Start+0x1c>
 8001e14:	2302      	movs	r3, #2
 8001e16:	e020      	b.n	8001e5a <HAL_PCD_Start+0x5e>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	d109      	bne.n	8001e3c <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d005      	beq.n	8001e3c <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e34:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f002 fbbf 	bl	80045c4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f003 fd66 	bl	800591c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2200      	movs	r2, #0
 8001e54:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8001e58:	2300      	movs	r3, #0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3710      	adds	r7, #16
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}

08001e62 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001e62:	b590      	push	{r4, r7, lr}
 8001e64:	b08d      	sub	sp, #52	; 0x34
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001e70:	6a3b      	ldr	r3, [r7, #32]
 8001e72:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f003 fe24 	bl	8005ac6 <USB_GetMode>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	f040 84b7 	bne.w	80027f4 <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f003 fd88 	bl	80059a0 <USB_ReadInterrupts>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	f000 84ad 	beq.w	80027f2 <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001e98:	69fb      	ldr	r3, [r7, #28]
 8001e9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	0a1b      	lsrs	r3, r3, #8
 8001ea2:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f003 fd75 	bl	80059a0 <USB_ReadInterrupts>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	f003 0302 	and.w	r3, r3, #2
 8001ebc:	2b02      	cmp	r3, #2
 8001ebe:	d107      	bne.n	8001ed0 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	695a      	ldr	r2, [r3, #20]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f002 0202 	and.w	r2, r2, #2
 8001ece:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f003 fd63 	bl	80059a0 <USB_ReadInterrupts>
 8001eda:	4603      	mov	r3, r0
 8001edc:	f003 0310 	and.w	r3, r3, #16
 8001ee0:	2b10      	cmp	r3, #16
 8001ee2:	d161      	bne.n	8001fa8 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	699a      	ldr	r2, [r3, #24]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f022 0210 	bic.w	r2, r2, #16
 8001ef2:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001ef4:	6a3b      	ldr	r3, [r7, #32]
 8001ef6:	6a1b      	ldr	r3, [r3, #32]
 8001ef8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001efa:	69bb      	ldr	r3, [r7, #24]
 8001efc:	f003 020f 	and.w	r2, r3, #15
 8001f00:	4613      	mov	r3, r2
 8001f02:	00db      	lsls	r3, r3, #3
 8001f04:	4413      	add	r3, r2
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8001f0c:	687a      	ldr	r2, [r7, #4]
 8001f0e:	4413      	add	r3, r2
 8001f10:	3304      	adds	r3, #4
 8001f12:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001f14:	69bb      	ldr	r3, [r7, #24]
 8001f16:	0c5b      	lsrs	r3, r3, #17
 8001f18:	f003 030f 	and.w	r3, r3, #15
 8001f1c:	2b02      	cmp	r3, #2
 8001f1e:	d124      	bne.n	8001f6a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001f20:	69ba      	ldr	r2, [r7, #24]
 8001f22:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8001f26:	4013      	ands	r3, r2
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d035      	beq.n	8001f98 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001f30:	69bb      	ldr	r3, [r7, #24]
 8001f32:	091b      	lsrs	r3, r3, #4
 8001f34:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001f36:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001f3a:	b29b      	uxth	r3, r3
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	6a38      	ldr	r0, [r7, #32]
 8001f40:	f003 fb9a 	bl	8005678 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	691a      	ldr	r2, [r3, #16]
 8001f48:	69bb      	ldr	r3, [r7, #24]
 8001f4a:	091b      	lsrs	r3, r3, #4
 8001f4c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001f50:	441a      	add	r2, r3
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	6a1a      	ldr	r2, [r3, #32]
 8001f5a:	69bb      	ldr	r3, [r7, #24]
 8001f5c:	091b      	lsrs	r3, r3, #4
 8001f5e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001f62:	441a      	add	r2, r3
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	621a      	str	r2, [r3, #32]
 8001f68:	e016      	b.n	8001f98 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001f6a:	69bb      	ldr	r3, [r7, #24]
 8001f6c:	0c5b      	lsrs	r3, r3, #17
 8001f6e:	f003 030f 	and.w	r3, r3, #15
 8001f72:	2b06      	cmp	r3, #6
 8001f74:	d110      	bne.n	8001f98 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8001f7c:	2208      	movs	r2, #8
 8001f7e:	4619      	mov	r1, r3
 8001f80:	6a38      	ldr	r0, [r7, #32]
 8001f82:	f003 fb79 	bl	8005678 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	6a1a      	ldr	r2, [r3, #32]
 8001f8a:	69bb      	ldr	r3, [r7, #24]
 8001f8c:	091b      	lsrs	r3, r3, #4
 8001f8e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001f92:	441a      	add	r2, r3
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	699a      	ldr	r2, [r3, #24]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f042 0210 	orr.w	r2, r2, #16
 8001fa6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4618      	mov	r0, r3
 8001fae:	f003 fcf7 	bl	80059a0 <USB_ReadInterrupts>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001fb8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001fbc:	f040 80a7 	bne.w	800210e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f003 fcfc 	bl	80059c6 <USB_ReadDevAllOutEpInterrupt>
 8001fce:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8001fd0:	e099      	b.n	8002106 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001fd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fd4:	f003 0301 	and.w	r3, r3, #1
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	f000 808e 	beq.w	80020fa <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fe4:	b2d2      	uxtb	r2, r2
 8001fe6:	4611      	mov	r1, r2
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f003 fd20 	bl	8005a2e <USB_ReadDevOutEPInterrupt>
 8001fee:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	f003 0301 	and.w	r3, r3, #1
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d00c      	beq.n	8002014 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ffc:	015a      	lsls	r2, r3, #5
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	4413      	add	r3, r2
 8002002:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002006:	461a      	mov	r2, r3
 8002008:	2301      	movs	r3, #1
 800200a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800200c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f000 fef0 	bl	8002df4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	f003 0308 	and.w	r3, r3, #8
 800201a:	2b00      	cmp	r3, #0
 800201c:	d00c      	beq.n	8002038 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800201e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002020:	015a      	lsls	r2, r3, #5
 8002022:	69fb      	ldr	r3, [r7, #28]
 8002024:	4413      	add	r3, r2
 8002026:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800202a:	461a      	mov	r2, r3
 800202c:	2308      	movs	r3, #8
 800202e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002030:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f000 ffc6 	bl	8002fc4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	f003 0310 	and.w	r3, r3, #16
 800203e:	2b00      	cmp	r3, #0
 8002040:	d008      	beq.n	8002054 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002044:	015a      	lsls	r2, r3, #5
 8002046:	69fb      	ldr	r3, [r7, #28]
 8002048:	4413      	add	r3, r2
 800204a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800204e:	461a      	mov	r2, r3
 8002050:	2310      	movs	r3, #16
 8002052:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	f003 0302 	and.w	r3, r3, #2
 800205a:	2b00      	cmp	r3, #0
 800205c:	d030      	beq.n	80020c0 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800205e:	6a3b      	ldr	r3, [r7, #32]
 8002060:	695b      	ldr	r3, [r3, #20]
 8002062:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002066:	2b80      	cmp	r3, #128	; 0x80
 8002068:	d109      	bne.n	800207e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800206a:	69fb      	ldr	r3, [r7, #28]
 800206c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	69fa      	ldr	r2, [r7, #28]
 8002074:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002078:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800207c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800207e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002080:	4613      	mov	r3, r2
 8002082:	00db      	lsls	r3, r3, #3
 8002084:	4413      	add	r3, r2
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800208c:	687a      	ldr	r2, [r7, #4]
 800208e:	4413      	add	r3, r2
 8002090:	3304      	adds	r3, #4
 8002092:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	78db      	ldrb	r3, [r3, #3]
 8002098:	2b01      	cmp	r3, #1
 800209a:	d108      	bne.n	80020ae <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	2200      	movs	r2, #0
 80020a0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80020a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	4619      	mov	r1, r3
 80020a8:	6878      	ldr	r0, [r7, #4]
 80020aa:	f006 f901 	bl	80082b0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80020ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020b0:	015a      	lsls	r2, r3, #5
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	4413      	add	r3, r2
 80020b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80020ba:	461a      	mov	r2, r3
 80020bc:	2302      	movs	r3, #2
 80020be:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	f003 0320 	and.w	r3, r3, #32
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d008      	beq.n	80020dc <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80020ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020cc:	015a      	lsls	r2, r3, #5
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	4413      	add	r3, r2
 80020d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80020d6:	461a      	mov	r2, r3
 80020d8:	2320      	movs	r3, #32
 80020da:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d009      	beq.n	80020fa <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80020e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020e8:	015a      	lsls	r2, r3, #5
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	4413      	add	r3, r2
 80020ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80020f2:	461a      	mov	r2, r3
 80020f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020f8:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80020fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020fc:	3301      	adds	r3, #1
 80020fe:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002102:	085b      	lsrs	r3, r3, #1
 8002104:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002106:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002108:	2b00      	cmp	r3, #0
 800210a:	f47f af62 	bne.w	8001fd2 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4618      	mov	r0, r3
 8002114:	f003 fc44 	bl	80059a0 <USB_ReadInterrupts>
 8002118:	4603      	mov	r3, r0
 800211a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800211e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002122:	f040 80db 	bne.w	80022dc <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4618      	mov	r0, r3
 800212c:	f003 fc65 	bl	80059fa <USB_ReadDevAllInEpInterrupt>
 8002130:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8002132:	2300      	movs	r3, #0
 8002134:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8002136:	e0cd      	b.n	80022d4 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800213a:	f003 0301 	and.w	r3, r3, #1
 800213e:	2b00      	cmp	r3, #0
 8002140:	f000 80c2 	beq.w	80022c8 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800214a:	b2d2      	uxtb	r2, r2
 800214c:	4611      	mov	r1, r2
 800214e:	4618      	mov	r0, r3
 8002150:	f003 fc8b 	bl	8005a6a <USB_ReadDevInEPInterrupt>
 8002154:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	f003 0301 	and.w	r3, r3, #1
 800215c:	2b00      	cmp	r3, #0
 800215e:	d057      	beq.n	8002210 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002162:	f003 030f 	and.w	r3, r3, #15
 8002166:	2201      	movs	r2, #1
 8002168:	fa02 f303 	lsl.w	r3, r2, r3
 800216c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002174:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	43db      	mvns	r3, r3
 800217a:	69f9      	ldr	r1, [r7, #28]
 800217c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002180:	4013      	ands	r3, r2
 8002182:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002186:	015a      	lsls	r2, r3, #5
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	4413      	add	r3, r2
 800218c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002190:	461a      	mov	r2, r3
 8002192:	2301      	movs	r3, #1
 8002194:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	691b      	ldr	r3, [r3, #16]
 800219a:	2b01      	cmp	r3, #1
 800219c:	d132      	bne.n	8002204 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800219e:	6879      	ldr	r1, [r7, #4]
 80021a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021a2:	4613      	mov	r3, r2
 80021a4:	00db      	lsls	r3, r3, #3
 80021a6:	4413      	add	r3, r2
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	440b      	add	r3, r1
 80021ac:	334c      	adds	r3, #76	; 0x4c
 80021ae:	6819      	ldr	r1, [r3, #0]
 80021b0:	6878      	ldr	r0, [r7, #4]
 80021b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021b4:	4613      	mov	r3, r2
 80021b6:	00db      	lsls	r3, r3, #3
 80021b8:	4413      	add	r3, r2
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	4403      	add	r3, r0
 80021be:	3348      	adds	r3, #72	; 0x48
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4419      	add	r1, r3
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021c8:	4613      	mov	r3, r2
 80021ca:	00db      	lsls	r3, r3, #3
 80021cc:	4413      	add	r3, r2
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	4403      	add	r3, r0
 80021d2:	334c      	adds	r3, #76	; 0x4c
 80021d4:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80021d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d113      	bne.n	8002204 <HAL_PCD_IRQHandler+0x3a2>
 80021dc:	6879      	ldr	r1, [r7, #4]
 80021de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021e0:	4613      	mov	r3, r2
 80021e2:	00db      	lsls	r3, r3, #3
 80021e4:	4413      	add	r3, r2
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	440b      	add	r3, r1
 80021ea:	3354      	adds	r3, #84	; 0x54
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d108      	bne.n	8002204 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6818      	ldr	r0, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80021fc:	461a      	mov	r2, r3
 80021fe:	2101      	movs	r1, #1
 8002200:	f003 fc92 	bl	8005b28 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002206:	b2db      	uxtb	r3, r3
 8002208:	4619      	mov	r1, r3
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f005 ffcb 	bl	80081a6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	f003 0308 	and.w	r3, r3, #8
 8002216:	2b00      	cmp	r3, #0
 8002218:	d008      	beq.n	800222c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800221a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800221c:	015a      	lsls	r2, r3, #5
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	4413      	add	r3, r2
 8002222:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002226:	461a      	mov	r2, r3
 8002228:	2308      	movs	r3, #8
 800222a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800222c:	693b      	ldr	r3, [r7, #16]
 800222e:	f003 0310 	and.w	r3, r3, #16
 8002232:	2b00      	cmp	r3, #0
 8002234:	d008      	beq.n	8002248 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002238:	015a      	lsls	r2, r3, #5
 800223a:	69fb      	ldr	r3, [r7, #28]
 800223c:	4413      	add	r3, r2
 800223e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002242:	461a      	mov	r2, r3
 8002244:	2310      	movs	r3, #16
 8002246:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800224e:	2b00      	cmp	r3, #0
 8002250:	d008      	beq.n	8002264 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002254:	015a      	lsls	r2, r3, #5
 8002256:	69fb      	ldr	r3, [r7, #28]
 8002258:	4413      	add	r3, r2
 800225a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800225e:	461a      	mov	r2, r3
 8002260:	2340      	movs	r3, #64	; 0x40
 8002262:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	f003 0302 	and.w	r3, r3, #2
 800226a:	2b00      	cmp	r3, #0
 800226c:	d023      	beq.n	80022b6 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800226e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002270:	6a38      	ldr	r0, [r7, #32]
 8002272:	f002 fb73 	bl	800495c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002276:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002278:	4613      	mov	r3, r2
 800227a:	00db      	lsls	r3, r3, #3
 800227c:	4413      	add	r3, r2
 800227e:	009b      	lsls	r3, r3, #2
 8002280:	3338      	adds	r3, #56	; 0x38
 8002282:	687a      	ldr	r2, [r7, #4]
 8002284:	4413      	add	r3, r2
 8002286:	3304      	adds	r3, #4
 8002288:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	78db      	ldrb	r3, [r3, #3]
 800228e:	2b01      	cmp	r3, #1
 8002290:	d108      	bne.n	80022a4 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	2200      	movs	r2, #0
 8002296:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800229a:	b2db      	uxtb	r3, r3
 800229c:	4619      	mov	r1, r3
 800229e:	6878      	ldr	r0, [r7, #4]
 80022a0:	f006 f818 	bl	80082d4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80022a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a6:	015a      	lsls	r2, r3, #5
 80022a8:	69fb      	ldr	r3, [r7, #28]
 80022aa:	4413      	add	r3, r2
 80022ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80022b0:	461a      	mov	r2, r3
 80022b2:	2302      	movs	r3, #2
 80022b4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d003      	beq.n	80022c8 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80022c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f000 fd08 	bl	8002cd8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80022c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ca:	3301      	adds	r3, #1
 80022cc:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80022ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022d0:	085b      	lsrs	r3, r3, #1
 80022d2:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80022d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	f47f af2e 	bne.w	8002138 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4618      	mov	r0, r3
 80022e2:	f003 fb5d 	bl	80059a0 <USB_ReadInterrupts>
 80022e6:	4603      	mov	r3, r0
 80022e8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80022ec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80022f0:	d122      	bne.n	8002338 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	69fa      	ldr	r2, [r7, #28]
 80022fc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002300:	f023 0301 	bic.w	r3, r3, #1
 8002304:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 800230c:	2b01      	cmp	r3, #1
 800230e:	d108      	bne.n	8002322 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2200      	movs	r2, #0
 8002314:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002318:	2100      	movs	r1, #0
 800231a:	6878      	ldr	r0, [r7, #4]
 800231c:	f006 f992 	bl	8008644 <HAL_PCDEx_LPM_Callback>
 8002320:	e002      	b.n	8002328 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f005 ffb6 	bl	8008294 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	695a      	ldr	r2, [r3, #20]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8002336:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4618      	mov	r0, r3
 800233e:	f003 fb2f 	bl	80059a0 <USB_ReadInterrupts>
 8002342:	4603      	mov	r3, r0
 8002344:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002348:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800234c:	d112      	bne.n	8002374 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002354:	689b      	ldr	r3, [r3, #8]
 8002356:	f003 0301 	and.w	r3, r3, #1
 800235a:	2b01      	cmp	r3, #1
 800235c:	d102      	bne.n	8002364 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	f005 ff72 	bl	8008248 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	695a      	ldr	r2, [r3, #20]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8002372:	615a      	str	r2, [r3, #20]
    }
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4618      	mov	r0, r3
 800237a:	f003 fb11 	bl	80059a0 <USB_ReadInterrupts>
 800237e:	4603      	mov	r3, r0
 8002380:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002384:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002388:	d121      	bne.n	80023ce <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	695a      	ldr	r2, [r3, #20]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8002398:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d111      	bne.n	80023c8 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2201      	movs	r2, #1
 80023a8:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023b2:	089b      	lsrs	r3, r3, #2
 80023b4:	f003 020f 	and.w	r2, r3, #15
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80023be:	2101      	movs	r1, #1
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f006 f93f 	bl	8008644 <HAL_PCDEx_LPM_Callback>
 80023c6:	e002      	b.n	80023ce <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80023c8:	6878      	ldr	r0, [r7, #4]
 80023ca:	f005 ff3d 	bl	8008248 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f003 fae4 	bl	80059a0 <USB_ReadInterrupts>
 80023d8:	4603      	mov	r3, r0
 80023da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023e2:	f040 80b7 	bne.w	8002554 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80023e6:	69fb      	ldr	r3, [r7, #28]
 80023e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	69fa      	ldr	r2, [r7, #28]
 80023f0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80023f4:	f023 0301 	bic.w	r3, r3, #1
 80023f8:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	2110      	movs	r1, #16
 8002400:	4618      	mov	r0, r3
 8002402:	f002 faab 	bl	800495c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002406:	2300      	movs	r3, #0
 8002408:	62fb      	str	r3, [r7, #44]	; 0x2c
 800240a:	e046      	b.n	800249a <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800240c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800240e:	015a      	lsls	r2, r3, #5
 8002410:	69fb      	ldr	r3, [r7, #28]
 8002412:	4413      	add	r3, r2
 8002414:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002418:	461a      	mov	r2, r3
 800241a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800241e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002422:	015a      	lsls	r2, r3, #5
 8002424:	69fb      	ldr	r3, [r7, #28]
 8002426:	4413      	add	r3, r2
 8002428:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002430:	0151      	lsls	r1, r2, #5
 8002432:	69fa      	ldr	r2, [r7, #28]
 8002434:	440a      	add	r2, r1
 8002436:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800243a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800243e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002442:	015a      	lsls	r2, r3, #5
 8002444:	69fb      	ldr	r3, [r7, #28]
 8002446:	4413      	add	r3, r2
 8002448:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800244c:	461a      	mov	r2, r3
 800244e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002452:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002456:	015a      	lsls	r2, r3, #5
 8002458:	69fb      	ldr	r3, [r7, #28]
 800245a:	4413      	add	r3, r2
 800245c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002464:	0151      	lsls	r1, r2, #5
 8002466:	69fa      	ldr	r2, [r7, #28]
 8002468:	440a      	add	r2, r1
 800246a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800246e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002472:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002476:	015a      	lsls	r2, r3, #5
 8002478:	69fb      	ldr	r3, [r7, #28]
 800247a:	4413      	add	r3, r2
 800247c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002484:	0151      	lsls	r1, r2, #5
 8002486:	69fa      	ldr	r2, [r7, #28]
 8002488:	440a      	add	r2, r1
 800248a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800248e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002492:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002494:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002496:	3301      	adds	r3, #1
 8002498:	62fb      	str	r3, [r7, #44]	; 0x2c
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d3b3      	bcc.n	800240c <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80024a4:	69fb      	ldr	r3, [r7, #28]
 80024a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80024aa:	69db      	ldr	r3, [r3, #28]
 80024ac:	69fa      	ldr	r2, [r7, #28]
 80024ae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80024b2:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80024b6:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d016      	beq.n	80024ee <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80024c0:	69fb      	ldr	r3, [r7, #28]
 80024c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80024c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80024ca:	69fa      	ldr	r2, [r7, #28]
 80024cc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80024d0:	f043 030b 	orr.w	r3, r3, #11
 80024d4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80024d8:	69fb      	ldr	r3, [r7, #28]
 80024da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80024de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024e0:	69fa      	ldr	r2, [r7, #28]
 80024e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80024e6:	f043 030b 	orr.w	r3, r3, #11
 80024ea:	6453      	str	r3, [r2, #68]	; 0x44
 80024ec:	e015      	b.n	800251a <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80024ee:	69fb      	ldr	r3, [r7, #28]
 80024f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80024f4:	695b      	ldr	r3, [r3, #20]
 80024f6:	69fa      	ldr	r2, [r7, #28]
 80024f8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80024fc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002500:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8002504:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002506:	69fb      	ldr	r3, [r7, #28]
 8002508:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800250c:	691b      	ldr	r3, [r3, #16]
 800250e:	69fa      	ldr	r2, [r7, #28]
 8002510:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002514:	f043 030b 	orr.w	r3, r3, #11
 8002518:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800251a:	69fb      	ldr	r3, [r7, #28]
 800251c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	69fa      	ldr	r2, [r7, #28]
 8002524:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002528:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800252c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6818      	ldr	r0, [r3, #0]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	691b      	ldr	r3, [r3, #16]
 8002536:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800253e:	461a      	mov	r2, r3
 8002540:	f003 faf2 	bl	8005b28 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	695a      	ldr	r2, [r3, #20]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8002552:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4618      	mov	r0, r3
 800255a:	f003 fa21 	bl	80059a0 <USB_ReadInterrupts>
 800255e:	4603      	mov	r3, r0
 8002560:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002564:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002568:	d124      	bne.n	80025b4 <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4618      	mov	r0, r3
 8002570:	f003 fab7 	bl	8005ae2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4618      	mov	r0, r3
 800257a:	f002 fa6c 	bl	8004a56 <USB_GetDevSpeed>
 800257e:	4603      	mov	r3, r0
 8002580:	461a      	mov	r2, r3
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681c      	ldr	r4, [r3, #0]
 800258a:	f000 ff13 	bl	80033b4 <HAL_RCC_GetHCLKFreq>
 800258e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002594:	b2db      	uxtb	r3, r3
 8002596:	461a      	mov	r2, r3
 8002598:	4620      	mov	r0, r4
 800259a:	f001 ff71 	bl	8004480 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f005 fe29 	bl	80081f6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	695a      	ldr	r2, [r3, #20]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80025b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4618      	mov	r0, r3
 80025ba:	f003 f9f1 	bl	80059a0 <USB_ReadInterrupts>
 80025be:	4603      	mov	r3, r0
 80025c0:	f003 0308 	and.w	r3, r3, #8
 80025c4:	2b08      	cmp	r3, #8
 80025c6:	d10a      	bne.n	80025de <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80025c8:	6878      	ldr	r0, [r7, #4]
 80025ca:	f005 fe06 	bl	80081da <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	695a      	ldr	r2, [r3, #20]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f002 0208 	and.w	r2, r2, #8
 80025dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4618      	mov	r0, r3
 80025e4:	f003 f9dc 	bl	80059a0 <USB_ReadInterrupts>
 80025e8:	4603      	mov	r3, r0
 80025ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025ee:	2b80      	cmp	r3, #128	; 0x80
 80025f0:	d122      	bne.n	8002638 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80025f2:	6a3b      	ldr	r3, [r7, #32]
 80025f4:	699b      	ldr	r3, [r3, #24]
 80025f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80025fa:	6a3b      	ldr	r3, [r7, #32]
 80025fc:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80025fe:	2301      	movs	r3, #1
 8002600:	627b      	str	r3, [r7, #36]	; 0x24
 8002602:	e014      	b.n	800262e <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002604:	6879      	ldr	r1, [r7, #4]
 8002606:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002608:	4613      	mov	r3, r2
 800260a:	00db      	lsls	r3, r3, #3
 800260c:	4413      	add	r3, r2
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	440b      	add	r3, r1
 8002612:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	2b01      	cmp	r3, #1
 800261a:	d105      	bne.n	8002628 <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800261c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800261e:	b2db      	uxtb	r3, r3
 8002620:	4619      	mov	r1, r3
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f000 fb27 	bl	8002c76 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800262a:	3301      	adds	r3, #1
 800262c:	627b      	str	r3, [r7, #36]	; 0x24
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002634:	429a      	cmp	r2, r3
 8002636:	d3e5      	bcc.n	8002604 <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4618      	mov	r0, r3
 800263e:	f003 f9af 	bl	80059a0 <USB_ReadInterrupts>
 8002642:	4603      	mov	r3, r0
 8002644:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002648:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800264c:	d13b      	bne.n	80026c6 <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800264e:	2301      	movs	r3, #1
 8002650:	627b      	str	r3, [r7, #36]	; 0x24
 8002652:	e02b      	b.n	80026ac <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002656:	015a      	lsls	r2, r3, #5
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	4413      	add	r3, r2
 800265c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002664:	6879      	ldr	r1, [r7, #4]
 8002666:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002668:	4613      	mov	r3, r2
 800266a:	00db      	lsls	r3, r3, #3
 800266c:	4413      	add	r3, r2
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	440b      	add	r3, r1
 8002672:	3340      	adds	r3, #64	; 0x40
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	2b01      	cmp	r3, #1
 8002678:	d115      	bne.n	80026a6 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800267a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800267c:	2b00      	cmp	r3, #0
 800267e:	da12      	bge.n	80026a6 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002680:	6879      	ldr	r1, [r7, #4]
 8002682:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002684:	4613      	mov	r3, r2
 8002686:	00db      	lsls	r3, r3, #3
 8002688:	4413      	add	r3, r2
 800268a:	009b      	lsls	r3, r3, #2
 800268c:	440b      	add	r3, r1
 800268e:	333f      	adds	r3, #63	; 0x3f
 8002690:	2201      	movs	r2, #1
 8002692:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002696:	b2db      	uxtb	r3, r3
 8002698:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800269c:	b2db      	uxtb	r3, r3
 800269e:	4619      	mov	r1, r3
 80026a0:	6878      	ldr	r0, [r7, #4]
 80026a2:	f000 fae8 	bl	8002c76 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80026a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a8:	3301      	adds	r3, #1
 80026aa:	627b      	str	r3, [r7, #36]	; 0x24
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d3ce      	bcc.n	8002654 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	695a      	ldr	r2, [r3, #20]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80026c4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4618      	mov	r0, r3
 80026cc:	f003 f968 	bl	80059a0 <USB_ReadInterrupts>
 80026d0:	4603      	mov	r3, r0
 80026d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026d6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80026da:	d155      	bne.n	8002788 <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80026dc:	2301      	movs	r3, #1
 80026de:	627b      	str	r3, [r7, #36]	; 0x24
 80026e0:	e045      	b.n	800276e <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80026e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e4:	015a      	lsls	r2, r3, #5
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	4413      	add	r3, r2
 80026ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80026f2:	6879      	ldr	r1, [r7, #4]
 80026f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026f6:	4613      	mov	r3, r2
 80026f8:	00db      	lsls	r3, r3, #3
 80026fa:	4413      	add	r3, r2
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	440b      	add	r3, r1
 8002700:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002704:	781b      	ldrb	r3, [r3, #0]
 8002706:	2b01      	cmp	r3, #1
 8002708:	d12e      	bne.n	8002768 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800270a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800270c:	2b00      	cmp	r3, #0
 800270e:	da2b      	bge.n	8002768 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8002710:	69bb      	ldr	r3, [r7, #24]
 8002712:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 800271c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002720:	429a      	cmp	r2, r3
 8002722:	d121      	bne.n	8002768 <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002724:	6879      	ldr	r1, [r7, #4]
 8002726:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002728:	4613      	mov	r3, r2
 800272a:	00db      	lsls	r3, r3, #3
 800272c:	4413      	add	r3, r2
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	440b      	add	r3, r1
 8002732:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8002736:	2201      	movs	r2, #1
 8002738:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800273a:	6a3b      	ldr	r3, [r7, #32]
 800273c:	699b      	ldr	r3, [r3, #24]
 800273e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002742:	6a3b      	ldr	r3, [r7, #32]
 8002744:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002746:	6a3b      	ldr	r3, [r7, #32]
 8002748:	695b      	ldr	r3, [r3, #20]
 800274a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800274e:	2b00      	cmp	r3, #0
 8002750:	d10a      	bne.n	8002768 <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	69fa      	ldr	r2, [r7, #28]
 800275c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002760:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002764:	6053      	str	r3, [r2, #4]
            break;
 8002766:	e007      	b.n	8002778 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800276a:	3301      	adds	r3, #1
 800276c:	627b      	str	r3, [r7, #36]	; 0x24
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002774:	429a      	cmp	r2, r3
 8002776:	d3b4      	bcc.n	80026e2 <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	695a      	ldr	r2, [r3, #20]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002786:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4618      	mov	r0, r3
 800278e:	f003 f907 	bl	80059a0 <USB_ReadInterrupts>
 8002792:	4603      	mov	r3, r0
 8002794:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002798:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800279c:	d10a      	bne.n	80027b4 <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800279e:	6878      	ldr	r0, [r7, #4]
 80027a0:	f005 fdaa 	bl	80082f8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	695a      	ldr	r2, [r3, #20]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80027b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4618      	mov	r0, r3
 80027ba:	f003 f8f1 	bl	80059a0 <USB_ReadInterrupts>
 80027be:	4603      	mov	r3, r0
 80027c0:	f003 0304 	and.w	r3, r3, #4
 80027c4:	2b04      	cmp	r3, #4
 80027c6:	d115      	bne.n	80027f4 <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80027d0:	69bb      	ldr	r3, [r7, #24]
 80027d2:	f003 0304 	and.w	r3, r3, #4
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d002      	beq.n	80027e0 <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80027da:	6878      	ldr	r0, [r7, #4]
 80027dc:	f005 fd9a 	bl	8008314 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	6859      	ldr	r1, [r3, #4]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	69ba      	ldr	r2, [r7, #24]
 80027ec:	430a      	orrs	r2, r1
 80027ee:	605a      	str	r2, [r3, #4]
 80027f0:	e000      	b.n	80027f4 <HAL_PCD_IRQHandler+0x992>
      return;
 80027f2:	bf00      	nop
    }
  }
}
 80027f4:	3734      	adds	r7, #52	; 0x34
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd90      	pop	{r4, r7, pc}

080027fa <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80027fa:	b580      	push	{r7, lr}
 80027fc:	b082      	sub	sp, #8
 80027fe:	af00      	add	r7, sp, #0
 8002800:	6078      	str	r0, [r7, #4]
 8002802:	460b      	mov	r3, r1
 8002804:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800280c:	2b01      	cmp	r3, #1
 800280e:	d101      	bne.n	8002814 <HAL_PCD_SetAddress+0x1a>
 8002810:	2302      	movs	r3, #2
 8002812:	e013      	b.n	800283c <HAL_PCD_SetAddress+0x42>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2201      	movs	r2, #1
 8002818:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	78fa      	ldrb	r2, [r7, #3]
 8002820:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	78fa      	ldrb	r2, [r7, #3]
 800282a:	4611      	mov	r1, r2
 800282c:	4618      	mov	r0, r3
 800282e:	f003 f84f 	bl	80058d0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2200      	movs	r2, #0
 8002836:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800283a:	2300      	movs	r3, #0
}
 800283c:	4618      	mov	r0, r3
 800283e:	3708      	adds	r7, #8
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}

08002844 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
 800284c:	4608      	mov	r0, r1
 800284e:	4611      	mov	r1, r2
 8002850:	461a      	mov	r2, r3
 8002852:	4603      	mov	r3, r0
 8002854:	70fb      	strb	r3, [r7, #3]
 8002856:	460b      	mov	r3, r1
 8002858:	803b      	strh	r3, [r7, #0]
 800285a:	4613      	mov	r3, r2
 800285c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800285e:	2300      	movs	r3, #0
 8002860:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002862:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002866:	2b00      	cmp	r3, #0
 8002868:	da0f      	bge.n	800288a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800286a:	78fb      	ldrb	r3, [r7, #3]
 800286c:	f003 020f 	and.w	r2, r3, #15
 8002870:	4613      	mov	r3, r2
 8002872:	00db      	lsls	r3, r3, #3
 8002874:	4413      	add	r3, r2
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	3338      	adds	r3, #56	; 0x38
 800287a:	687a      	ldr	r2, [r7, #4]
 800287c:	4413      	add	r3, r2
 800287e:	3304      	adds	r3, #4
 8002880:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	2201      	movs	r2, #1
 8002886:	705a      	strb	r2, [r3, #1]
 8002888:	e00f      	b.n	80028aa <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800288a:	78fb      	ldrb	r3, [r7, #3]
 800288c:	f003 020f 	and.w	r2, r3, #15
 8002890:	4613      	mov	r3, r2
 8002892:	00db      	lsls	r3, r3, #3
 8002894:	4413      	add	r3, r2
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800289c:	687a      	ldr	r2, [r7, #4]
 800289e:	4413      	add	r3, r2
 80028a0:	3304      	adds	r3, #4
 80028a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2200      	movs	r2, #0
 80028a8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80028aa:	78fb      	ldrb	r3, [r7, #3]
 80028ac:	f003 030f 	and.w	r3, r3, #15
 80028b0:	b2da      	uxtb	r2, r3
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80028b6:	883a      	ldrh	r2, [r7, #0]
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	78ba      	ldrb	r2, [r7, #2]
 80028c0:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	785b      	ldrb	r3, [r3, #1]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d004      	beq.n	80028d4 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	781b      	ldrb	r3, [r3, #0]
 80028ce:	b29a      	uxth	r2, r3
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80028d4:	78bb      	ldrb	r3, [r7, #2]
 80028d6:	2b02      	cmp	r3, #2
 80028d8:	d102      	bne.n	80028e0 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	2200      	movs	r2, #0
 80028de:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	d101      	bne.n	80028ee <HAL_PCD_EP_Open+0xaa>
 80028ea:	2302      	movs	r3, #2
 80028ec:	e00e      	b.n	800290c <HAL_PCD_EP_Open+0xc8>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2201      	movs	r2, #1
 80028f2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	68f9      	ldr	r1, [r7, #12]
 80028fc:	4618      	mov	r0, r3
 80028fe:	f002 f8cf 	bl	8004aa0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2200      	movs	r2, #0
 8002906:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 800290a:	7afb      	ldrb	r3, [r7, #11]
}
 800290c:	4618      	mov	r0, r3
 800290e:	3710      	adds	r7, #16
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}

08002914 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b084      	sub	sp, #16
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	460b      	mov	r3, r1
 800291e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002920:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002924:	2b00      	cmp	r3, #0
 8002926:	da0f      	bge.n	8002948 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002928:	78fb      	ldrb	r3, [r7, #3]
 800292a:	f003 020f 	and.w	r2, r3, #15
 800292e:	4613      	mov	r3, r2
 8002930:	00db      	lsls	r3, r3, #3
 8002932:	4413      	add	r3, r2
 8002934:	009b      	lsls	r3, r3, #2
 8002936:	3338      	adds	r3, #56	; 0x38
 8002938:	687a      	ldr	r2, [r7, #4]
 800293a:	4413      	add	r3, r2
 800293c:	3304      	adds	r3, #4
 800293e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2201      	movs	r2, #1
 8002944:	705a      	strb	r2, [r3, #1]
 8002946:	e00f      	b.n	8002968 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002948:	78fb      	ldrb	r3, [r7, #3]
 800294a:	f003 020f 	and.w	r2, r3, #15
 800294e:	4613      	mov	r3, r2
 8002950:	00db      	lsls	r3, r3, #3
 8002952:	4413      	add	r3, r2
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800295a:	687a      	ldr	r2, [r7, #4]
 800295c:	4413      	add	r3, r2
 800295e:	3304      	adds	r3, #4
 8002960:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2200      	movs	r2, #0
 8002966:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002968:	78fb      	ldrb	r3, [r7, #3]
 800296a:	f003 030f 	and.w	r3, r3, #15
 800296e:	b2da      	uxtb	r2, r3
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800297a:	2b01      	cmp	r3, #1
 800297c:	d101      	bne.n	8002982 <HAL_PCD_EP_Close+0x6e>
 800297e:	2302      	movs	r3, #2
 8002980:	e00e      	b.n	80029a0 <HAL_PCD_EP_Close+0x8c>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2201      	movs	r2, #1
 8002986:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	68f9      	ldr	r1, [r7, #12]
 8002990:	4618      	mov	r0, r3
 8002992:	f002 f90d 	bl	8004bb0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2200      	movs	r2, #0
 800299a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 800299e:	2300      	movs	r3, #0
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3710      	adds	r7, #16
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}

080029a8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b086      	sub	sp, #24
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	607a      	str	r2, [r7, #4]
 80029b2:	603b      	str	r3, [r7, #0]
 80029b4:	460b      	mov	r3, r1
 80029b6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80029b8:	7afb      	ldrb	r3, [r7, #11]
 80029ba:	f003 020f 	and.w	r2, r3, #15
 80029be:	4613      	mov	r3, r2
 80029c0:	00db      	lsls	r3, r3, #3
 80029c2:	4413      	add	r3, r2
 80029c4:	009b      	lsls	r3, r3, #2
 80029c6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80029ca:	68fa      	ldr	r2, [r7, #12]
 80029cc:	4413      	add	r3, r2
 80029ce:	3304      	adds	r3, #4
 80029d0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	687a      	ldr	r2, [r7, #4]
 80029d6:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	683a      	ldr	r2, [r7, #0]
 80029dc:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	2200      	movs	r2, #0
 80029e2:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	2200      	movs	r2, #0
 80029e8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80029ea:	7afb      	ldrb	r3, [r7, #11]
 80029ec:	f003 030f 	and.w	r3, r3, #15
 80029f0:	b2da      	uxtb	r2, r3
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	691b      	ldr	r3, [r3, #16]
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d102      	bne.n	8002a04 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80029fe:	687a      	ldr	r2, [r7, #4]
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002a04:	7afb      	ldrb	r3, [r7, #11]
 8002a06:	f003 030f 	and.w	r3, r3, #15
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d109      	bne.n	8002a22 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6818      	ldr	r0, [r3, #0]
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	691b      	ldr	r3, [r3, #16]
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	461a      	mov	r2, r3
 8002a1a:	6979      	ldr	r1, [r7, #20]
 8002a1c:	f002 fbec 	bl	80051f8 <USB_EP0StartXfer>
 8002a20:	e008      	b.n	8002a34 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	6818      	ldr	r0, [r3, #0]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	691b      	ldr	r3, [r3, #16]
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	6979      	ldr	r1, [r7, #20]
 8002a30:	f002 f99a 	bl	8004d68 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002a34:	2300      	movs	r3, #0
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3718      	adds	r7, #24
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002a3e:	b480      	push	{r7}
 8002a40:	b083      	sub	sp, #12
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
 8002a46:	460b      	mov	r3, r1
 8002a48:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002a4a:	78fb      	ldrb	r3, [r7, #3]
 8002a4c:	f003 020f 	and.w	r2, r3, #15
 8002a50:	6879      	ldr	r1, [r7, #4]
 8002a52:	4613      	mov	r3, r2
 8002a54:	00db      	lsls	r3, r3, #3
 8002a56:	4413      	add	r3, r2
 8002a58:	009b      	lsls	r3, r3, #2
 8002a5a:	440b      	add	r3, r1
 8002a5c:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8002a60:	681b      	ldr	r3, [r3, #0]
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	370c      	adds	r7, #12
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr

08002a6e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002a6e:	b580      	push	{r7, lr}
 8002a70:	b086      	sub	sp, #24
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	60f8      	str	r0, [r7, #12]
 8002a76:	607a      	str	r2, [r7, #4]
 8002a78:	603b      	str	r3, [r7, #0]
 8002a7a:	460b      	mov	r3, r1
 8002a7c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002a7e:	7afb      	ldrb	r3, [r7, #11]
 8002a80:	f003 020f 	and.w	r2, r3, #15
 8002a84:	4613      	mov	r3, r2
 8002a86:	00db      	lsls	r3, r3, #3
 8002a88:	4413      	add	r3, r2
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	3338      	adds	r3, #56	; 0x38
 8002a8e:	68fa      	ldr	r2, [r7, #12]
 8002a90:	4413      	add	r3, r2
 8002a92:	3304      	adds	r3, #4
 8002a94:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	687a      	ldr	r2, [r7, #4]
 8002a9a:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	683a      	ldr	r2, [r7, #0]
 8002aa0:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	2201      	movs	r2, #1
 8002aac:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002aae:	7afb      	ldrb	r3, [r7, #11]
 8002ab0:	f003 030f 	and.w	r3, r3, #15
 8002ab4:	b2da      	uxtb	r2, r3
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	691b      	ldr	r3, [r3, #16]
 8002abe:	2b01      	cmp	r3, #1
 8002ac0:	d102      	bne.n	8002ac8 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002ac2:	687a      	ldr	r2, [r7, #4]
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002ac8:	7afb      	ldrb	r3, [r7, #11]
 8002aca:	f003 030f 	and.w	r3, r3, #15
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d109      	bne.n	8002ae6 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	6818      	ldr	r0, [r3, #0]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	691b      	ldr	r3, [r3, #16]
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	461a      	mov	r2, r3
 8002ade:	6979      	ldr	r1, [r7, #20]
 8002ae0:	f002 fb8a 	bl	80051f8 <USB_EP0StartXfer>
 8002ae4:	e008      	b.n	8002af8 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6818      	ldr	r0, [r3, #0]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	691b      	ldr	r3, [r3, #16]
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	461a      	mov	r2, r3
 8002af2:	6979      	ldr	r1, [r7, #20]
 8002af4:	f002 f938 	bl	8004d68 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002af8:	2300      	movs	r3, #0
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3718      	adds	r7, #24
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}

08002b02 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002b02:	b580      	push	{r7, lr}
 8002b04:	b084      	sub	sp, #16
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	6078      	str	r0, [r7, #4]
 8002b0a:	460b      	mov	r3, r1
 8002b0c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002b0e:	78fb      	ldrb	r3, [r7, #3]
 8002b10:	f003 020f 	and.w	r2, r3, #15
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	429a      	cmp	r2, r3
 8002b1a:	d901      	bls.n	8002b20 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e050      	b.n	8002bc2 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002b20:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	da0f      	bge.n	8002b48 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002b28:	78fb      	ldrb	r3, [r7, #3]
 8002b2a:	f003 020f 	and.w	r2, r3, #15
 8002b2e:	4613      	mov	r3, r2
 8002b30:	00db      	lsls	r3, r3, #3
 8002b32:	4413      	add	r3, r2
 8002b34:	009b      	lsls	r3, r3, #2
 8002b36:	3338      	adds	r3, #56	; 0x38
 8002b38:	687a      	ldr	r2, [r7, #4]
 8002b3a:	4413      	add	r3, r2
 8002b3c:	3304      	adds	r3, #4
 8002b3e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	2201      	movs	r2, #1
 8002b44:	705a      	strb	r2, [r3, #1]
 8002b46:	e00d      	b.n	8002b64 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002b48:	78fa      	ldrb	r2, [r7, #3]
 8002b4a:	4613      	mov	r3, r2
 8002b4c:	00db      	lsls	r3, r3, #3
 8002b4e:	4413      	add	r3, r2
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	4413      	add	r3, r2
 8002b5a:	3304      	adds	r3, #4
 8002b5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2200      	movs	r2, #0
 8002b62:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2201      	movs	r2, #1
 8002b68:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002b6a:	78fb      	ldrb	r3, [r7, #3]
 8002b6c:	f003 030f 	and.w	r3, r3, #15
 8002b70:	b2da      	uxtb	r2, r3
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002b7c:	2b01      	cmp	r3, #1
 8002b7e:	d101      	bne.n	8002b84 <HAL_PCD_EP_SetStall+0x82>
 8002b80:	2302      	movs	r3, #2
 8002b82:	e01e      	b.n	8002bc2 <HAL_PCD_EP_SetStall+0xc0>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2201      	movs	r2, #1
 8002b88:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	68f9      	ldr	r1, [r7, #12]
 8002b92:	4618      	mov	r0, r3
 8002b94:	f002 fdc8 	bl	8005728 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002b98:	78fb      	ldrb	r3, [r7, #3]
 8002b9a:	f003 030f 	and.w	r3, r3, #15
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d10a      	bne.n	8002bb8 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6818      	ldr	r0, [r3, #0]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	691b      	ldr	r3, [r3, #16]
 8002baa:	b2d9      	uxtb	r1, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002bb2:	461a      	mov	r2, r3
 8002bb4:	f002 ffb8 	bl	8005b28 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002bc0:	2300      	movs	r3, #0
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3710      	adds	r7, #16
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}

08002bca <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002bca:	b580      	push	{r7, lr}
 8002bcc:	b084      	sub	sp, #16
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	6078      	str	r0, [r7, #4]
 8002bd2:	460b      	mov	r3, r1
 8002bd4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002bd6:	78fb      	ldrb	r3, [r7, #3]
 8002bd8:	f003 020f 	and.w	r2, r3, #15
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d901      	bls.n	8002be8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	e042      	b.n	8002c6e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002be8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	da0f      	bge.n	8002c10 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002bf0:	78fb      	ldrb	r3, [r7, #3]
 8002bf2:	f003 020f 	and.w	r2, r3, #15
 8002bf6:	4613      	mov	r3, r2
 8002bf8:	00db      	lsls	r3, r3, #3
 8002bfa:	4413      	add	r3, r2
 8002bfc:	009b      	lsls	r3, r3, #2
 8002bfe:	3338      	adds	r3, #56	; 0x38
 8002c00:	687a      	ldr	r2, [r7, #4]
 8002c02:	4413      	add	r3, r2
 8002c04:	3304      	adds	r3, #4
 8002c06:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	705a      	strb	r2, [r3, #1]
 8002c0e:	e00f      	b.n	8002c30 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002c10:	78fb      	ldrb	r3, [r7, #3]
 8002c12:	f003 020f 	and.w	r2, r3, #15
 8002c16:	4613      	mov	r3, r2
 8002c18:	00db      	lsls	r3, r3, #3
 8002c1a:	4413      	add	r3, r2
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002c22:	687a      	ldr	r2, [r7, #4]
 8002c24:	4413      	add	r3, r2
 8002c26:	3304      	adds	r3, #4
 8002c28:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2200      	movs	r2, #0
 8002c34:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002c36:	78fb      	ldrb	r3, [r7, #3]
 8002c38:	f003 030f 	and.w	r3, r3, #15
 8002c3c:	b2da      	uxtb	r2, r3
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d101      	bne.n	8002c50 <HAL_PCD_EP_ClrStall+0x86>
 8002c4c:	2302      	movs	r3, #2
 8002c4e:	e00e      	b.n	8002c6e <HAL_PCD_EP_ClrStall+0xa4>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2201      	movs	r2, #1
 8002c54:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	68f9      	ldr	r1, [r7, #12]
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f002 fdd0 	bl	8005804 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002c6c:	2300      	movs	r3, #0
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3710      	adds	r7, #16
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}

08002c76 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002c76:	b580      	push	{r7, lr}
 8002c78:	b084      	sub	sp, #16
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	6078      	str	r0, [r7, #4]
 8002c7e:	460b      	mov	r3, r1
 8002c80:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002c82:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	da0c      	bge.n	8002ca4 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002c8a:	78fb      	ldrb	r3, [r7, #3]
 8002c8c:	f003 020f 	and.w	r2, r3, #15
 8002c90:	4613      	mov	r3, r2
 8002c92:	00db      	lsls	r3, r3, #3
 8002c94:	4413      	add	r3, r2
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	3338      	adds	r3, #56	; 0x38
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	4413      	add	r3, r2
 8002c9e:	3304      	adds	r3, #4
 8002ca0:	60fb      	str	r3, [r7, #12]
 8002ca2:	e00c      	b.n	8002cbe <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002ca4:	78fb      	ldrb	r3, [r7, #3]
 8002ca6:	f003 020f 	and.w	r2, r3, #15
 8002caa:	4613      	mov	r3, r2
 8002cac:	00db      	lsls	r3, r3, #3
 8002cae:	4413      	add	r3, r2
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002cb6:	687a      	ldr	r2, [r7, #4]
 8002cb8:	4413      	add	r3, r2
 8002cba:	3304      	adds	r3, #4
 8002cbc:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	68f9      	ldr	r1, [r7, #12]
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f002 fbef 	bl	80054a8 <USB_EPStopXfer>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002cce:	7afb      	ldrb	r3, [r7, #11]
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3710      	adds	r7, #16
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}

08002cd8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b08a      	sub	sp, #40	; 0x28
 8002cdc:	af02      	add	r7, sp, #8
 8002cde:	6078      	str	r0, [r7, #4]
 8002ce0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002cec:	683a      	ldr	r2, [r7, #0]
 8002cee:	4613      	mov	r3, r2
 8002cf0:	00db      	lsls	r3, r3, #3
 8002cf2:	4413      	add	r3, r2
 8002cf4:	009b      	lsls	r3, r3, #2
 8002cf6:	3338      	adds	r3, #56	; 0x38
 8002cf8:	687a      	ldr	r2, [r7, #4]
 8002cfa:	4413      	add	r3, r2
 8002cfc:	3304      	adds	r3, #4
 8002cfe:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6a1a      	ldr	r2, [r3, #32]
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	699b      	ldr	r3, [r3, #24]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d901      	bls.n	8002d10 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e06c      	b.n	8002dea <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	699a      	ldr	r2, [r3, #24]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	6a1b      	ldr	r3, [r3, #32]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	69fa      	ldr	r2, [r7, #28]
 8002d22:	429a      	cmp	r2, r3
 8002d24:	d902      	bls.n	8002d2c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	68db      	ldr	r3, [r3, #12]
 8002d2a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002d2c:	69fb      	ldr	r3, [r7, #28]
 8002d2e:	3303      	adds	r3, #3
 8002d30:	089b      	lsrs	r3, r3, #2
 8002d32:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002d34:	e02b      	b.n	8002d8e <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	699a      	ldr	r2, [r3, #24]
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	6a1b      	ldr	r3, [r3, #32]
 8002d3e:	1ad3      	subs	r3, r2, r3
 8002d40:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	68db      	ldr	r3, [r3, #12]
 8002d46:	69fa      	ldr	r2, [r7, #28]
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d902      	bls.n	8002d52 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002d52:	69fb      	ldr	r3, [r7, #28]
 8002d54:	3303      	adds	r3, #3
 8002d56:	089b      	lsrs	r3, r3, #2
 8002d58:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	6919      	ldr	r1, [r3, #16]
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	b2da      	uxtb	r2, r3
 8002d62:	69fb      	ldr	r3, [r7, #28]
 8002d64:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	9300      	str	r3, [sp, #0]
 8002d6e:	4603      	mov	r3, r0
 8002d70:	6978      	ldr	r0, [r7, #20]
 8002d72:	f002 fc43 	bl	80055fc <USB_WritePacket>

    ep->xfer_buff  += len;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	691a      	ldr	r2, [r3, #16]
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	441a      	add	r2, r3
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	6a1a      	ldr	r2, [r3, #32]
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	441a      	add	r2, r3
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	015a      	lsls	r2, r3, #5
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	4413      	add	r3, r2
 8002d96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002d9a:	699b      	ldr	r3, [r3, #24]
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	69ba      	ldr	r2, [r7, #24]
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d809      	bhi.n	8002db8 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	6a1a      	ldr	r2, [r3, #32]
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d203      	bcs.n	8002db8 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	699b      	ldr	r3, [r3, #24]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d1be      	bne.n	8002d36 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	699a      	ldr	r2, [r3, #24]
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	6a1b      	ldr	r3, [r3, #32]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d811      	bhi.n	8002de8 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	f003 030f 	and.w	r3, r3, #15
 8002dca:	2201      	movs	r2, #1
 8002dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002dd8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	43db      	mvns	r3, r3
 8002dde:	6939      	ldr	r1, [r7, #16]
 8002de0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002de4:	4013      	ands	r3, r2
 8002de6:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8002de8:	2300      	movs	r3, #0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3720      	adds	r7, #32
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
	...

08002df4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b088      	sub	sp, #32
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002e04:	69fb      	ldr	r3, [r7, #28]
 8002e06:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8002e08:	69fb      	ldr	r3, [r7, #28]
 8002e0a:	333c      	adds	r3, #60	; 0x3c
 8002e0c:	3304      	adds	r3, #4
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	015a      	lsls	r2, r3, #5
 8002e16:	69bb      	ldr	r3, [r7, #24]
 8002e18:	4413      	add	r3, r2
 8002e1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	691b      	ldr	r3, [r3, #16]
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d17b      	bne.n	8002f22 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	f003 0308 	and.w	r3, r3, #8
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d015      	beq.n	8002e60 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	4a61      	ldr	r2, [pc, #388]	; (8002fbc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	f240 80b9 	bls.w	8002fb0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	f000 80b3 	beq.w	8002fb0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	015a      	lsls	r2, r3, #5
 8002e4e:	69bb      	ldr	r3, [r7, #24]
 8002e50:	4413      	add	r3, r2
 8002e52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002e56:	461a      	mov	r2, r3
 8002e58:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e5c:	6093      	str	r3, [r2, #8]
 8002e5e:	e0a7      	b.n	8002fb0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	f003 0320 	and.w	r3, r3, #32
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d009      	beq.n	8002e7e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	015a      	lsls	r2, r3, #5
 8002e6e:	69bb      	ldr	r3, [r7, #24]
 8002e70:	4413      	add	r3, r2
 8002e72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002e76:	461a      	mov	r2, r3
 8002e78:	2320      	movs	r3, #32
 8002e7a:	6093      	str	r3, [r2, #8]
 8002e7c:	e098      	b.n	8002fb0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	f040 8093 	bne.w	8002fb0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	4a4b      	ldr	r2, [pc, #300]	; (8002fbc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d90f      	bls.n	8002eb2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d00a      	beq.n	8002eb2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	015a      	lsls	r2, r3, #5
 8002ea0:	69bb      	ldr	r3, [r7, #24]
 8002ea2:	4413      	add	r3, r2
 8002ea4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002eae:	6093      	str	r3, [r2, #8]
 8002eb0:	e07e      	b.n	8002fb0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002eb2:	683a      	ldr	r2, [r7, #0]
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	00db      	lsls	r3, r3, #3
 8002eb8:	4413      	add	r3, r2
 8002eba:	009b      	lsls	r3, r3, #2
 8002ebc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	4413      	add	r3, r2
 8002ec4:	3304      	adds	r3, #4
 8002ec6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	69da      	ldr	r2, [r3, #28]
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	0159      	lsls	r1, r3, #5
 8002ed0:	69bb      	ldr	r3, [r7, #24]
 8002ed2:	440b      	add	r3, r1
 8002ed4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002ed8:	691b      	ldr	r3, [r3, #16]
 8002eda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ede:	1ad2      	subs	r2, r2, r3
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d114      	bne.n	8002f14 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	699b      	ldr	r3, [r3, #24]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d109      	bne.n	8002f06 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6818      	ldr	r0, [r3, #0]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002efc:	461a      	mov	r2, r3
 8002efe:	2101      	movs	r1, #1
 8002f00:	f002 fe12 	bl	8005b28 <USB_EP0_OutStart>
 8002f04:	e006      	b.n	8002f14 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	691a      	ldr	r2, [r3, #16]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	6a1b      	ldr	r3, [r3, #32]
 8002f0e:	441a      	add	r2, r3
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	4619      	mov	r1, r3
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f005 f928 	bl	8008170 <HAL_PCD_DataOutStageCallback>
 8002f20:	e046      	b.n	8002fb0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	4a26      	ldr	r2, [pc, #152]	; (8002fc0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d124      	bne.n	8002f74 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d00a      	beq.n	8002f4a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	015a      	lsls	r2, r3, #5
 8002f38:	69bb      	ldr	r3, [r7, #24]
 8002f3a:	4413      	add	r3, r2
 8002f3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f40:	461a      	mov	r2, r3
 8002f42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002f46:	6093      	str	r3, [r2, #8]
 8002f48:	e032      	b.n	8002fb0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	f003 0320 	and.w	r3, r3, #32
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d008      	beq.n	8002f66 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	015a      	lsls	r2, r3, #5
 8002f58:	69bb      	ldr	r3, [r7, #24]
 8002f5a:	4413      	add	r3, r2
 8002f5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f60:	461a      	mov	r2, r3
 8002f62:	2320      	movs	r3, #32
 8002f64:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	4619      	mov	r1, r3
 8002f6c:	6878      	ldr	r0, [r7, #4]
 8002f6e:	f005 f8ff 	bl	8008170 <HAL_PCD_DataOutStageCallback>
 8002f72:	e01d      	b.n	8002fb0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d114      	bne.n	8002fa4 <PCD_EP_OutXfrComplete_int+0x1b0>
 8002f7a:	6879      	ldr	r1, [r7, #4]
 8002f7c:	683a      	ldr	r2, [r7, #0]
 8002f7e:	4613      	mov	r3, r2
 8002f80:	00db      	lsls	r3, r3, #3
 8002f82:	4413      	add	r3, r2
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	440b      	add	r3, r1
 8002f88:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d108      	bne.n	8002fa4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6818      	ldr	r0, [r3, #0]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002f9c:	461a      	mov	r2, r3
 8002f9e:	2100      	movs	r1, #0
 8002fa0:	f002 fdc2 	bl	8005b28 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	4619      	mov	r1, r3
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	f005 f8e0 	bl	8008170 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002fb0:	2300      	movs	r3, #0
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	3720      	adds	r7, #32
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}
 8002fba:	bf00      	nop
 8002fbc:	4f54300a 	.word	0x4f54300a
 8002fc0:	4f54310a 	.word	0x4f54310a

08002fc4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b086      	sub	sp, #24
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
 8002fcc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	333c      	adds	r3, #60	; 0x3c
 8002fdc:	3304      	adds	r3, #4
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	015a      	lsls	r2, r3, #5
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	4413      	add	r3, r2
 8002fea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	4a15      	ldr	r2, [pc, #84]	; (800304c <PCD_EP_OutSetupPacket_int+0x88>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d90e      	bls.n	8003018 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003000:	2b00      	cmp	r3, #0
 8003002:	d009      	beq.n	8003018 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	015a      	lsls	r2, r3, #5
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	4413      	add	r3, r2
 800300c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003010:	461a      	mov	r2, r3
 8003012:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003016:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	f005 f897 	bl	800814c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	4a0a      	ldr	r2, [pc, #40]	; (800304c <PCD_EP_OutSetupPacket_int+0x88>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d90c      	bls.n	8003040 <PCD_EP_OutSetupPacket_int+0x7c>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	691b      	ldr	r3, [r3, #16]
 800302a:	2b01      	cmp	r3, #1
 800302c:	d108      	bne.n	8003040 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6818      	ldr	r0, [r3, #0]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003038:	461a      	mov	r2, r3
 800303a:	2101      	movs	r1, #1
 800303c:	f002 fd74 	bl	8005b28 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003040:	2300      	movs	r3, #0
}
 8003042:	4618      	mov	r0, r3
 8003044:	3718      	adds	r7, #24
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}
 800304a:	bf00      	nop
 800304c:	4f54300a 	.word	0x4f54300a

08003050 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003050:	b480      	push	{r7}
 8003052:	b085      	sub	sp, #20
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	460b      	mov	r3, r1
 800305a:	70fb      	strb	r3, [r7, #3]
 800305c:	4613      	mov	r3, r2
 800305e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003066:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003068:	78fb      	ldrb	r3, [r7, #3]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d107      	bne.n	800307e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800306e:	883b      	ldrh	r3, [r7, #0]
 8003070:	0419      	lsls	r1, r3, #16
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	68ba      	ldr	r2, [r7, #8]
 8003078:	430a      	orrs	r2, r1
 800307a:	629a      	str	r2, [r3, #40]	; 0x28
 800307c:	e028      	b.n	80030d0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003084:	0c1b      	lsrs	r3, r3, #16
 8003086:	68ba      	ldr	r2, [r7, #8]
 8003088:	4413      	add	r3, r2
 800308a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800308c:	2300      	movs	r3, #0
 800308e:	73fb      	strb	r3, [r7, #15]
 8003090:	e00d      	b.n	80030ae <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	7bfb      	ldrb	r3, [r7, #15]
 8003098:	3340      	adds	r3, #64	; 0x40
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	4413      	add	r3, r2
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	0c1b      	lsrs	r3, r3, #16
 80030a2:	68ba      	ldr	r2, [r7, #8]
 80030a4:	4413      	add	r3, r2
 80030a6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80030a8:	7bfb      	ldrb	r3, [r7, #15]
 80030aa:	3301      	adds	r3, #1
 80030ac:	73fb      	strb	r3, [r7, #15]
 80030ae:	7bfa      	ldrb	r2, [r7, #15]
 80030b0:	78fb      	ldrb	r3, [r7, #3]
 80030b2:	3b01      	subs	r3, #1
 80030b4:	429a      	cmp	r2, r3
 80030b6:	d3ec      	bcc.n	8003092 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80030b8:	883b      	ldrh	r3, [r7, #0]
 80030ba:	0418      	lsls	r0, r3, #16
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6819      	ldr	r1, [r3, #0]
 80030c0:	78fb      	ldrb	r3, [r7, #3]
 80030c2:	3b01      	subs	r3, #1
 80030c4:	68ba      	ldr	r2, [r7, #8]
 80030c6:	4302      	orrs	r2, r0
 80030c8:	3340      	adds	r3, #64	; 0x40
 80030ca:	009b      	lsls	r3, r3, #2
 80030cc:	440b      	add	r3, r1
 80030ce:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80030d0:	2300      	movs	r3, #0
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3714      	adds	r7, #20
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr

080030de <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80030de:	b480      	push	{r7}
 80030e0:	b083      	sub	sp, #12
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]
 80030e6:	460b      	mov	r3, r1
 80030e8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	887a      	ldrh	r2, [r7, #2]
 80030f0:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80030f2:	2300      	movs	r3, #0
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	370c      	adds	r7, #12
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003100:	b480      	push	{r7}
 8003102:	b085      	sub	sp, #20
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2201      	movs	r2, #1
 8003112:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2200      	movs	r2, #0
 800311a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	699b      	ldr	r3, [r3, #24]
 8003122:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800312e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003132:	f043 0303 	orr.w	r3, r3, #3
 8003136:	68fa      	ldr	r2, [r7, #12]
 8003138:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800313a:	2300      	movs	r3, #0
}
 800313c:	4618      	mov	r0, r3
 800313e:	3714      	adds	r7, #20
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr

08003148 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b082      	sub	sp, #8
 800314c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800314e:	2300      	movs	r3, #0
 8003150:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003152:	2300      	movs	r3, #0
 8003154:	603b      	str	r3, [r7, #0]
 8003156:	4b20      	ldr	r3, [pc, #128]	; (80031d8 <HAL_PWREx_EnableOverDrive+0x90>)
 8003158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800315a:	4a1f      	ldr	r2, [pc, #124]	; (80031d8 <HAL_PWREx_EnableOverDrive+0x90>)
 800315c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003160:	6413      	str	r3, [r2, #64]	; 0x40
 8003162:	4b1d      	ldr	r3, [pc, #116]	; (80031d8 <HAL_PWREx_EnableOverDrive+0x90>)
 8003164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003166:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800316a:	603b      	str	r3, [r7, #0]
 800316c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800316e:	4b1b      	ldr	r3, [pc, #108]	; (80031dc <HAL_PWREx_EnableOverDrive+0x94>)
 8003170:	2201      	movs	r2, #1
 8003172:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003174:	f7fd fcba 	bl	8000aec <HAL_GetTick>
 8003178:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800317a:	e009      	b.n	8003190 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800317c:	f7fd fcb6 	bl	8000aec <HAL_GetTick>
 8003180:	4602      	mov	r2, r0
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800318a:	d901      	bls.n	8003190 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800318c:	2303      	movs	r3, #3
 800318e:	e01f      	b.n	80031d0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003190:	4b13      	ldr	r3, [pc, #76]	; (80031e0 <HAL_PWREx_EnableOverDrive+0x98>)
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003198:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800319c:	d1ee      	bne.n	800317c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800319e:	4b11      	ldr	r3, [pc, #68]	; (80031e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80031a0:	2201      	movs	r2, #1
 80031a2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031a4:	f7fd fca2 	bl	8000aec <HAL_GetTick>
 80031a8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80031aa:	e009      	b.n	80031c0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80031ac:	f7fd fc9e 	bl	8000aec <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80031ba:	d901      	bls.n	80031c0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80031bc:	2303      	movs	r3, #3
 80031be:	e007      	b.n	80031d0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80031c0:	4b07      	ldr	r3, [pc, #28]	; (80031e0 <HAL_PWREx_EnableOverDrive+0x98>)
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031c8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80031cc:	d1ee      	bne.n	80031ac <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80031ce:	2300      	movs	r3, #0
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3708      	adds	r7, #8
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}
 80031d8:	40023800 	.word	0x40023800
 80031dc:	420e0040 	.word	0x420e0040
 80031e0:	40007000 	.word	0x40007000
 80031e4:	420e0044 	.word	0x420e0044

080031e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b084      	sub	sp, #16
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d101      	bne.n	80031fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e0cc      	b.n	8003396 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031fc:	4b68      	ldr	r3, [pc, #416]	; (80033a0 <HAL_RCC_ClockConfig+0x1b8>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 030f 	and.w	r3, r3, #15
 8003204:	683a      	ldr	r2, [r7, #0]
 8003206:	429a      	cmp	r2, r3
 8003208:	d90c      	bls.n	8003224 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800320a:	4b65      	ldr	r3, [pc, #404]	; (80033a0 <HAL_RCC_ClockConfig+0x1b8>)
 800320c:	683a      	ldr	r2, [r7, #0]
 800320e:	b2d2      	uxtb	r2, r2
 8003210:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003212:	4b63      	ldr	r3, [pc, #396]	; (80033a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 030f 	and.w	r3, r3, #15
 800321a:	683a      	ldr	r2, [r7, #0]
 800321c:	429a      	cmp	r2, r3
 800321e:	d001      	beq.n	8003224 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	e0b8      	b.n	8003396 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f003 0302 	and.w	r3, r3, #2
 800322c:	2b00      	cmp	r3, #0
 800322e:	d020      	beq.n	8003272 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 0304 	and.w	r3, r3, #4
 8003238:	2b00      	cmp	r3, #0
 800323a:	d005      	beq.n	8003248 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800323c:	4b59      	ldr	r3, [pc, #356]	; (80033a4 <HAL_RCC_ClockConfig+0x1bc>)
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	4a58      	ldr	r2, [pc, #352]	; (80033a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003242:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003246:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 0308 	and.w	r3, r3, #8
 8003250:	2b00      	cmp	r3, #0
 8003252:	d005      	beq.n	8003260 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003254:	4b53      	ldr	r3, [pc, #332]	; (80033a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	4a52      	ldr	r2, [pc, #328]	; (80033a4 <HAL_RCC_ClockConfig+0x1bc>)
 800325a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800325e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003260:	4b50      	ldr	r3, [pc, #320]	; (80033a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	494d      	ldr	r1, [pc, #308]	; (80033a4 <HAL_RCC_ClockConfig+0x1bc>)
 800326e:	4313      	orrs	r3, r2
 8003270:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0301 	and.w	r3, r3, #1
 800327a:	2b00      	cmp	r3, #0
 800327c:	d044      	beq.n	8003308 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	2b01      	cmp	r3, #1
 8003284:	d107      	bne.n	8003296 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003286:	4b47      	ldr	r3, [pc, #284]	; (80033a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800328e:	2b00      	cmp	r3, #0
 8003290:	d119      	bne.n	80032c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e07f      	b.n	8003396 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	2b02      	cmp	r3, #2
 800329c:	d003      	beq.n	80032a6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80032a2:	2b03      	cmp	r3, #3
 80032a4:	d107      	bne.n	80032b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032a6:	4b3f      	ldr	r3, [pc, #252]	; (80033a4 <HAL_RCC_ClockConfig+0x1bc>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d109      	bne.n	80032c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e06f      	b.n	8003396 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032b6:	4b3b      	ldr	r3, [pc, #236]	; (80033a4 <HAL_RCC_ClockConfig+0x1bc>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0302 	and.w	r3, r3, #2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d101      	bne.n	80032c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e067      	b.n	8003396 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80032c6:	4b37      	ldr	r3, [pc, #220]	; (80033a4 <HAL_RCC_ClockConfig+0x1bc>)
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	f023 0203 	bic.w	r2, r3, #3
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	4934      	ldr	r1, [pc, #208]	; (80033a4 <HAL_RCC_ClockConfig+0x1bc>)
 80032d4:	4313      	orrs	r3, r2
 80032d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032d8:	f7fd fc08 	bl	8000aec <HAL_GetTick>
 80032dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032de:	e00a      	b.n	80032f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032e0:	f7fd fc04 	bl	8000aec <HAL_GetTick>
 80032e4:	4602      	mov	r2, r0
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d901      	bls.n	80032f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e04f      	b.n	8003396 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032f6:	4b2b      	ldr	r3, [pc, #172]	; (80033a4 <HAL_RCC_ClockConfig+0x1bc>)
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	f003 020c 	and.w	r2, r3, #12
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	429a      	cmp	r2, r3
 8003306:	d1eb      	bne.n	80032e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003308:	4b25      	ldr	r3, [pc, #148]	; (80033a0 <HAL_RCC_ClockConfig+0x1b8>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 030f 	and.w	r3, r3, #15
 8003310:	683a      	ldr	r2, [r7, #0]
 8003312:	429a      	cmp	r2, r3
 8003314:	d20c      	bcs.n	8003330 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003316:	4b22      	ldr	r3, [pc, #136]	; (80033a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003318:	683a      	ldr	r2, [r7, #0]
 800331a:	b2d2      	uxtb	r2, r2
 800331c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800331e:	4b20      	ldr	r3, [pc, #128]	; (80033a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f003 030f 	and.w	r3, r3, #15
 8003326:	683a      	ldr	r2, [r7, #0]
 8003328:	429a      	cmp	r2, r3
 800332a:	d001      	beq.n	8003330 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	e032      	b.n	8003396 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0304 	and.w	r3, r3, #4
 8003338:	2b00      	cmp	r3, #0
 800333a:	d008      	beq.n	800334e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800333c:	4b19      	ldr	r3, [pc, #100]	; (80033a4 <HAL_RCC_ClockConfig+0x1bc>)
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	68db      	ldr	r3, [r3, #12]
 8003348:	4916      	ldr	r1, [pc, #88]	; (80033a4 <HAL_RCC_ClockConfig+0x1bc>)
 800334a:	4313      	orrs	r3, r2
 800334c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 0308 	and.w	r3, r3, #8
 8003356:	2b00      	cmp	r3, #0
 8003358:	d009      	beq.n	800336e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800335a:	4b12      	ldr	r3, [pc, #72]	; (80033a4 <HAL_RCC_ClockConfig+0x1bc>)
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	691b      	ldr	r3, [r3, #16]
 8003366:	00db      	lsls	r3, r3, #3
 8003368:	490e      	ldr	r1, [pc, #56]	; (80033a4 <HAL_RCC_ClockConfig+0x1bc>)
 800336a:	4313      	orrs	r3, r2
 800336c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800336e:	f000 fb57 	bl	8003a20 <HAL_RCC_GetSysClockFreq>
 8003372:	4602      	mov	r2, r0
 8003374:	4b0b      	ldr	r3, [pc, #44]	; (80033a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	091b      	lsrs	r3, r3, #4
 800337a:	f003 030f 	and.w	r3, r3, #15
 800337e:	490a      	ldr	r1, [pc, #40]	; (80033a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003380:	5ccb      	ldrb	r3, [r1, r3]
 8003382:	fa22 f303 	lsr.w	r3, r2, r3
 8003386:	4a09      	ldr	r2, [pc, #36]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 8003388:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800338a:	4b09      	ldr	r3, [pc, #36]	; (80033b0 <HAL_RCC_ClockConfig+0x1c8>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4618      	mov	r0, r3
 8003390:	f7fd fb68 	bl	8000a64 <HAL_InitTick>

  return HAL_OK;
 8003394:	2300      	movs	r3, #0
}
 8003396:	4618      	mov	r0, r3
 8003398:	3710      	adds	r7, #16
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	40023c00 	.word	0x40023c00
 80033a4:	40023800 	.word	0x40023800
 80033a8:	08008830 	.word	0x08008830
 80033ac:	20000008 	.word	0x20000008
 80033b0:	2000000c 	.word	0x2000000c

080033b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033b4:	b480      	push	{r7}
 80033b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033b8:	4b03      	ldr	r3, [pc, #12]	; (80033c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80033ba:	681b      	ldr	r3, [r3, #0]
}
 80033bc:	4618      	mov	r0, r3
 80033be:	46bd      	mov	sp, r7
 80033c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c4:	4770      	bx	lr
 80033c6:	bf00      	nop
 80033c8:	20000008 	.word	0x20000008

080033cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b08c      	sub	sp, #48	; 0x30
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80033d4:	2300      	movs	r3, #0
 80033d6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 80033d8:	2300      	movs	r3, #0
 80033da:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 80033dc:	2300      	movs	r3, #0
 80033de:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 80033e0:	2300      	movs	r3, #0
 80033e2:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 80033e4:	2300      	movs	r3, #0
 80033e6:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 80033e8:	2300      	movs	r3, #0
 80033ea:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 80033ec:	2300      	movs	r3, #0
 80033ee:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 80033f0:	2300      	movs	r3, #0
 80033f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 80033f4:	2300      	movs	r3, #0
 80033f6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f003 0301 	and.w	r3, r3, #1
 8003400:	2b00      	cmp	r3, #0
 8003402:	d010      	beq.n	8003426 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8003404:	4b6f      	ldr	r3, [pc, #444]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003406:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800340a:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003412:	496c      	ldr	r1, [pc, #432]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003414:	4313      	orrs	r3, r2
 8003416:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800341e:	2b00      	cmp	r3, #0
 8003420:	d101      	bne.n	8003426 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8003422:	2301      	movs	r3, #1
 8003424:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 0302 	and.w	r3, r3, #2
 800342e:	2b00      	cmp	r3, #0
 8003430:	d010      	beq.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8003432:	4b64      	ldr	r3, [pc, #400]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003434:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003438:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003440:	4960      	ldr	r1, [pc, #384]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003442:	4313      	orrs	r3, r2
 8003444:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800344c:	2b00      	cmp	r3, #0
 800344e:	d101      	bne.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8003450:	2301      	movs	r3, #1
 8003452:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 0304 	and.w	r3, r3, #4
 800345c:	2b00      	cmp	r3, #0
 800345e:	d017      	beq.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003460:	4b58      	ldr	r3, [pc, #352]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003462:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003466:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800346e:	4955      	ldr	r1, [pc, #340]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003470:	4313      	orrs	r3, r2
 8003472:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800347a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800347e:	d101      	bne.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8003480:	2301      	movs	r3, #1
 8003482:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003488:	2b00      	cmp	r3, #0
 800348a:	d101      	bne.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 800348c:	2301      	movs	r3, #1
 800348e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f003 0308 	and.w	r3, r3, #8
 8003498:	2b00      	cmp	r3, #0
 800349a:	d017      	beq.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800349c:	4b49      	ldr	r3, [pc, #292]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800349e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80034a2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034aa:	4946      	ldr	r1, [pc, #280]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80034ac:	4313      	orrs	r3, r2
 80034ae:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034b6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80034ba:	d101      	bne.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80034bc:	2301      	movs	r3, #1
 80034be:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d101      	bne.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 80034c8:	2301      	movs	r3, #1
 80034ca:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0320 	and.w	r3, r3, #32
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	f000 808a 	beq.w	80035ee <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80034da:	2300      	movs	r3, #0
 80034dc:	60bb      	str	r3, [r7, #8]
 80034de:	4b39      	ldr	r3, [pc, #228]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80034e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e2:	4a38      	ldr	r2, [pc, #224]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80034e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034e8:	6413      	str	r3, [r2, #64]	; 0x40
 80034ea:	4b36      	ldr	r3, [pc, #216]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80034ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034f2:	60bb      	str	r3, [r7, #8]
 80034f4:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80034f6:	4b34      	ldr	r3, [pc, #208]	; (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a33      	ldr	r2, [pc, #204]	; (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80034fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003500:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003502:	f7fd faf3 	bl	8000aec <HAL_GetTick>
 8003506:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003508:	e008      	b.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800350a:	f7fd faef 	bl	8000aec <HAL_GetTick>
 800350e:	4602      	mov	r2, r0
 8003510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003512:	1ad3      	subs	r3, r2, r3
 8003514:	2b02      	cmp	r3, #2
 8003516:	d901      	bls.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8003518:	2303      	movs	r3, #3
 800351a:	e278      	b.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800351c:	4b2a      	ldr	r3, [pc, #168]	; (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003524:	2b00      	cmp	r3, #0
 8003526:	d0f0      	beq.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003528:	4b26      	ldr	r3, [pc, #152]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800352a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800352c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003530:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003532:	6a3b      	ldr	r3, [r7, #32]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d02f      	beq.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003540:	6a3a      	ldr	r2, [r7, #32]
 8003542:	429a      	cmp	r2, r3
 8003544:	d028      	beq.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003546:	4b1f      	ldr	r3, [pc, #124]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003548:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800354a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800354e:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003550:	4b1e      	ldr	r3, [pc, #120]	; (80035cc <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8003552:	2201      	movs	r2, #1
 8003554:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003556:	4b1d      	ldr	r3, [pc, #116]	; (80035cc <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8003558:	2200      	movs	r2, #0
 800355a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800355c:	4a19      	ldr	r2, [pc, #100]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800355e:	6a3b      	ldr	r3, [r7, #32]
 8003560:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003562:	4b18      	ldr	r3, [pc, #96]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003564:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003566:	f003 0301 	and.w	r3, r3, #1
 800356a:	2b01      	cmp	r3, #1
 800356c:	d114      	bne.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800356e:	f7fd fabd 	bl	8000aec <HAL_GetTick>
 8003572:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003574:	e00a      	b.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003576:	f7fd fab9 	bl	8000aec <HAL_GetTick>
 800357a:	4602      	mov	r2, r0
 800357c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800357e:	1ad3      	subs	r3, r2, r3
 8003580:	f241 3288 	movw	r2, #5000	; 0x1388
 8003584:	4293      	cmp	r3, r2
 8003586:	d901      	bls.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8003588:	2303      	movs	r3, #3
 800358a:	e240      	b.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800358c:	4b0d      	ldr	r3, [pc, #52]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800358e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003590:	f003 0302 	and.w	r3, r3, #2
 8003594:	2b00      	cmp	r3, #0
 8003596:	d0ee      	beq.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800359c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80035a4:	d114      	bne.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x204>
 80035a6:	4b07      	ldr	r3, [pc, #28]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80035b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035ba:	4902      	ldr	r1, [pc, #8]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80035bc:	4313      	orrs	r3, r2
 80035be:	608b      	str	r3, [r1, #8]
 80035c0:	e00c      	b.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x210>
 80035c2:	bf00      	nop
 80035c4:	40023800 	.word	0x40023800
 80035c8:	40007000 	.word	0x40007000
 80035cc:	42470e40 	.word	0x42470e40
 80035d0:	4b4a      	ldr	r3, [pc, #296]	; (80036fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	4a49      	ldr	r2, [pc, #292]	; (80036fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80035d6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80035da:	6093      	str	r3, [r2, #8]
 80035dc:	4b47      	ldr	r3, [pc, #284]	; (80036fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80035de:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035e8:	4944      	ldr	r1, [pc, #272]	; (80036fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80035ea:	4313      	orrs	r3, r2
 80035ec:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f003 0310 	and.w	r3, r3, #16
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d004      	beq.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8003600:	4b3f      	ldr	r3, [pc, #252]	; (8003700 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8003602:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800360c:	2b00      	cmp	r3, #0
 800360e:	d00a      	beq.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8003610:	4b3a      	ldr	r3, [pc, #232]	; (80036fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003612:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003616:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800361e:	4937      	ldr	r1, [pc, #220]	; (80036fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003620:	4313      	orrs	r3, r2
 8003622:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800362e:	2b00      	cmp	r3, #0
 8003630:	d00a      	beq.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003632:	4b32      	ldr	r3, [pc, #200]	; (80036fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003634:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003638:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003640:	492e      	ldr	r1, [pc, #184]	; (80036fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003642:	4313      	orrs	r3, r2
 8003644:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003650:	2b00      	cmp	r3, #0
 8003652:	d011      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003654:	4b29      	ldr	r3, [pc, #164]	; (80036fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003656:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800365a:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003662:	4926      	ldr	r1, [pc, #152]	; (80036fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003664:	4313      	orrs	r3, r2
 8003666:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800366e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003672:	d101      	bne.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8003674:	2301      	movs	r3, #1
 8003676:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003680:	2b00      	cmp	r3, #0
 8003682:	d00a      	beq.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8003684:	4b1d      	ldr	r3, [pc, #116]	; (80036fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003686:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800368a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003692:	491a      	ldr	r1, [pc, #104]	; (80036fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003694:	4313      	orrs	r3, r2
 8003696:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d011      	beq.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80036a6:	4b15      	ldr	r3, [pc, #84]	; (80036fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80036a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036ac:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036b4:	4911      	ldr	r1, [pc, #68]	; (80036fc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80036b6:	4313      	orrs	r3, r2
 80036b8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80036c4:	d101      	bne.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80036c6:	2301      	movs	r3, #1
 80036c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80036ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d005      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x310>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80036d8:	f040 80ff 	bne.w	80038da <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80036dc:	4b09      	ldr	r3, [pc, #36]	; (8003704 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036de:	2200      	movs	r2, #0
 80036e0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80036e2:	f7fd fa03 	bl	8000aec <HAL_GetTick>
 80036e6:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80036e8:	e00e      	b.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80036ea:	f7fd f9ff 	bl	8000aec <HAL_GetTick>
 80036ee:	4602      	mov	r2, r0
 80036f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f2:	1ad3      	subs	r3, r2, r3
 80036f4:	2b02      	cmp	r3, #2
 80036f6:	d907      	bls.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80036f8:	2303      	movs	r3, #3
 80036fa:	e188      	b.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x642>
 80036fc:	40023800 	.word	0x40023800
 8003700:	424711e0 	.word	0x424711e0
 8003704:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003708:	4b7e      	ldr	r3, [pc, #504]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003710:	2b00      	cmp	r3, #0
 8003712:	d1ea      	bne.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 0301 	and.w	r3, r3, #1
 800371c:	2b00      	cmp	r3, #0
 800371e:	d003      	beq.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003724:	2b00      	cmp	r3, #0
 8003726:	d009      	beq.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003730:	2b00      	cmp	r3, #0
 8003732:	d028      	beq.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003738:	2b00      	cmp	r3, #0
 800373a:	d124      	bne.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800373c:	4b71      	ldr	r3, [pc, #452]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800373e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003742:	0c1b      	lsrs	r3, r3, #16
 8003744:	f003 0303 	and.w	r3, r3, #3
 8003748:	3301      	adds	r3, #1
 800374a:	005b      	lsls	r3, r3, #1
 800374c:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800374e:	4b6d      	ldr	r3, [pc, #436]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003750:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003754:	0e1b      	lsrs	r3, r3, #24
 8003756:	f003 030f 	and.w	r3, r3, #15
 800375a:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	685a      	ldr	r2, [r3, #4]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	019b      	lsls	r3, r3, #6
 8003766:	431a      	orrs	r2, r3
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	085b      	lsrs	r3, r3, #1
 800376c:	3b01      	subs	r3, #1
 800376e:	041b      	lsls	r3, r3, #16
 8003770:	431a      	orrs	r2, r3
 8003772:	69bb      	ldr	r3, [r7, #24]
 8003774:	061b      	lsls	r3, r3, #24
 8003776:	431a      	orrs	r2, r3
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	695b      	ldr	r3, [r3, #20]
 800377c:	071b      	lsls	r3, r3, #28
 800377e:	4961      	ldr	r1, [pc, #388]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003780:	4313      	orrs	r3, r2
 8003782:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 0304 	and.w	r3, r3, #4
 800378e:	2b00      	cmp	r3, #0
 8003790:	d004      	beq.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003796:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800379a:	d00a      	beq.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d035      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80037b0:	d130      	bne.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80037b2:	4b54      	ldr	r3, [pc, #336]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80037b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80037b8:	0c1b      	lsrs	r3, r3, #16
 80037ba:	f003 0303 	and.w	r3, r3, #3
 80037be:	3301      	adds	r3, #1
 80037c0:	005b      	lsls	r3, r3, #1
 80037c2:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80037c4:	4b4f      	ldr	r3, [pc, #316]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80037c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80037ca:	0f1b      	lsrs	r3, r3, #28
 80037cc:	f003 0307 	and.w	r3, r3, #7
 80037d0:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	685a      	ldr	r2, [r3, #4]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	019b      	lsls	r3, r3, #6
 80037dc:	431a      	orrs	r2, r3
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	085b      	lsrs	r3, r3, #1
 80037e2:	3b01      	subs	r3, #1
 80037e4:	041b      	lsls	r3, r3, #16
 80037e6:	431a      	orrs	r2, r3
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	691b      	ldr	r3, [r3, #16]
 80037ec:	061b      	lsls	r3, r3, #24
 80037ee:	431a      	orrs	r2, r3
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	071b      	lsls	r3, r3, #28
 80037f4:	4943      	ldr	r1, [pc, #268]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80037f6:	4313      	orrs	r3, r2
 80037f8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80037fc:	4b41      	ldr	r3, [pc, #260]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80037fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003802:	f023 021f 	bic.w	r2, r3, #31
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800380a:	3b01      	subs	r3, #1
 800380c:	493d      	ldr	r1, [pc, #244]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800380e:	4313      	orrs	r3, r2
 8003810:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800381c:	2b00      	cmp	r3, #0
 800381e:	d029      	beq.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003824:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003828:	d124      	bne.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800382a:	4b36      	ldr	r3, [pc, #216]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800382c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003830:	0c1b      	lsrs	r3, r3, #16
 8003832:	f003 0303 	and.w	r3, r3, #3
 8003836:	3301      	adds	r3, #1
 8003838:	005b      	lsls	r3, r3, #1
 800383a:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800383c:	4b31      	ldr	r3, [pc, #196]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800383e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003842:	0f1b      	lsrs	r3, r3, #28
 8003844:	f003 0307 	and.w	r3, r3, #7
 8003848:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	685a      	ldr	r2, [r3, #4]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	019b      	lsls	r3, r3, #6
 8003854:	431a      	orrs	r2, r3
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	68db      	ldr	r3, [r3, #12]
 800385a:	085b      	lsrs	r3, r3, #1
 800385c:	3b01      	subs	r3, #1
 800385e:	041b      	lsls	r3, r3, #16
 8003860:	431a      	orrs	r2, r3
 8003862:	69bb      	ldr	r3, [r7, #24]
 8003864:	061b      	lsls	r3, r3, #24
 8003866:	431a      	orrs	r2, r3
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	071b      	lsls	r3, r3, #28
 800386c:	4925      	ldr	r1, [pc, #148]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800386e:	4313      	orrs	r3, r2
 8003870:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800387c:	2b00      	cmp	r3, #0
 800387e:	d016      	beq.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	685a      	ldr	r2, [r3, #4]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	019b      	lsls	r3, r3, #6
 800388a:	431a      	orrs	r2, r3
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	68db      	ldr	r3, [r3, #12]
 8003890:	085b      	lsrs	r3, r3, #1
 8003892:	3b01      	subs	r3, #1
 8003894:	041b      	lsls	r3, r3, #16
 8003896:	431a      	orrs	r2, r3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	691b      	ldr	r3, [r3, #16]
 800389c:	061b      	lsls	r3, r3, #24
 800389e:	431a      	orrs	r2, r3
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	695b      	ldr	r3, [r3, #20]
 80038a4:	071b      	lsls	r3, r3, #28
 80038a6:	4917      	ldr	r1, [pc, #92]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80038a8:	4313      	orrs	r3, r2
 80038aa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80038ae:	4b16      	ldr	r3, [pc, #88]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80038b0:	2201      	movs	r2, #1
 80038b2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80038b4:	f7fd f91a 	bl	8000aec <HAL_GetTick>
 80038b8:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80038ba:	e008      	b.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80038bc:	f7fd f916 	bl	8000aec <HAL_GetTick>
 80038c0:	4602      	mov	r2, r0
 80038c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	2b02      	cmp	r3, #2
 80038c8:	d901      	bls.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80038ca:	2303      	movs	r3, #3
 80038cc:	e09f      	b.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80038ce:	4b0d      	ldr	r3, [pc, #52]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d0f0      	beq.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 80038da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038dc:	2b01      	cmp	r3, #1
 80038de:	f040 8095 	bne.w	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80038e2:	4b0a      	ldr	r3, [pc, #40]	; (800390c <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80038e4:	2200      	movs	r2, #0
 80038e6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80038e8:	f7fd f900 	bl	8000aec <HAL_GetTick>
 80038ec:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80038ee:	e00f      	b.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80038f0:	f7fd f8fc 	bl	8000aec <HAL_GetTick>
 80038f4:	4602      	mov	r2, r0
 80038f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f8:	1ad3      	subs	r3, r2, r3
 80038fa:	2b02      	cmp	r3, #2
 80038fc:	d908      	bls.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e085      	b.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003902:	bf00      	nop
 8003904:	40023800 	.word	0x40023800
 8003908:	42470068 	.word	0x42470068
 800390c:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003910:	4b41      	ldr	r3, [pc, #260]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003918:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800391c:	d0e8      	beq.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f003 0304 	and.w	r3, r3, #4
 8003926:	2b00      	cmp	r3, #0
 8003928:	d003      	beq.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x566>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800392e:	2b00      	cmp	r3, #0
 8003930:	d009      	beq.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800393a:	2b00      	cmp	r3, #0
 800393c:	d02b      	beq.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003942:	2b00      	cmp	r3, #0
 8003944:	d127      	bne.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8003946:	4b34      	ldr	r3, [pc, #208]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003948:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800394c:	0c1b      	lsrs	r3, r3, #16
 800394e:	f003 0303 	and.w	r3, r3, #3
 8003952:	3301      	adds	r3, #1
 8003954:	005b      	lsls	r3, r3, #1
 8003956:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	699a      	ldr	r2, [r3, #24]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	69db      	ldr	r3, [r3, #28]
 8003960:	019b      	lsls	r3, r3, #6
 8003962:	431a      	orrs	r2, r3
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	085b      	lsrs	r3, r3, #1
 8003968:	3b01      	subs	r3, #1
 800396a:	041b      	lsls	r3, r3, #16
 800396c:	431a      	orrs	r2, r3
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003972:	061b      	lsls	r3, r3, #24
 8003974:	4928      	ldr	r1, [pc, #160]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003976:	4313      	orrs	r3, r2
 8003978:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800397c:	4b26      	ldr	r3, [pc, #152]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800397e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003982:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800398a:	3b01      	subs	r3, #1
 800398c:	021b      	lsls	r3, r3, #8
 800398e:	4922      	ldr	r1, [pc, #136]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003990:	4313      	orrs	r3, r2
 8003992:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d01d      	beq.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x612>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80039aa:	d118      	bne.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80039ac:	4b1a      	ldr	r3, [pc, #104]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80039ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039b2:	0e1b      	lsrs	r3, r3, #24
 80039b4:	f003 030f 	and.w	r3, r3, #15
 80039b8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	699a      	ldr	r2, [r3, #24]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	69db      	ldr	r3, [r3, #28]
 80039c2:	019b      	lsls	r3, r3, #6
 80039c4:	431a      	orrs	r2, r3
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6a1b      	ldr	r3, [r3, #32]
 80039ca:	085b      	lsrs	r3, r3, #1
 80039cc:	3b01      	subs	r3, #1
 80039ce:	041b      	lsls	r3, r3, #16
 80039d0:	431a      	orrs	r2, r3
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	061b      	lsls	r3, r3, #24
 80039d6:	4910      	ldr	r1, [pc, #64]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80039d8:	4313      	orrs	r3, r2
 80039da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80039de:	4b0f      	ldr	r3, [pc, #60]	; (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x650>)
 80039e0:	2201      	movs	r2, #1
 80039e2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80039e4:	f7fd f882 	bl	8000aec <HAL_GetTick>
 80039e8:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80039ea:	e008      	b.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80039ec:	f7fd f87e 	bl	8000aec <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d901      	bls.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e007      	b.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80039fe:	4b06      	ldr	r3, [pc, #24]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003a06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a0a:	d1ef      	bne.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8003a0c:	2300      	movs	r3, #0
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	3730      	adds	r7, #48	; 0x30
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}
 8003a16:	bf00      	nop
 8003a18:	40023800 	.word	0x40023800
 8003a1c:	42470070 	.word	0x42470070

08003a20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a24:	b0ae      	sub	sp, #184	; 0xb8
 8003a26:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8003a34:	2300      	movs	r3, #0
 8003a36:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8003a40:	2300      	movs	r3, #0
 8003a42:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a46:	4bcb      	ldr	r3, [pc, #812]	; (8003d74 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	f003 030c 	and.w	r3, r3, #12
 8003a4e:	2b0c      	cmp	r3, #12
 8003a50:	f200 8206 	bhi.w	8003e60 <HAL_RCC_GetSysClockFreq+0x440>
 8003a54:	a201      	add	r2, pc, #4	; (adr r2, 8003a5c <HAL_RCC_GetSysClockFreq+0x3c>)
 8003a56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a5a:	bf00      	nop
 8003a5c:	08003a91 	.word	0x08003a91
 8003a60:	08003e61 	.word	0x08003e61
 8003a64:	08003e61 	.word	0x08003e61
 8003a68:	08003e61 	.word	0x08003e61
 8003a6c:	08003a99 	.word	0x08003a99
 8003a70:	08003e61 	.word	0x08003e61
 8003a74:	08003e61 	.word	0x08003e61
 8003a78:	08003e61 	.word	0x08003e61
 8003a7c:	08003aa1 	.word	0x08003aa1
 8003a80:	08003e61 	.word	0x08003e61
 8003a84:	08003e61 	.word	0x08003e61
 8003a88:	08003e61 	.word	0x08003e61
 8003a8c:	08003c91 	.word	0x08003c91
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a90:	4bb9      	ldr	r3, [pc, #740]	; (8003d78 <HAL_RCC_GetSysClockFreq+0x358>)
 8003a92:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8003a96:	e1e7      	b.n	8003e68 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a98:	4bb8      	ldr	r3, [pc, #736]	; (8003d7c <HAL_RCC_GetSysClockFreq+0x35c>)
 8003a9a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003a9e:	e1e3      	b.n	8003e68 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003aa0:	4bb4      	ldr	r3, [pc, #720]	; (8003d74 <HAL_RCC_GetSysClockFreq+0x354>)
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003aa8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003aac:	4bb1      	ldr	r3, [pc, #708]	; (8003d74 <HAL_RCC_GetSysClockFreq+0x354>)
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d071      	beq.n	8003b9c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ab8:	4bae      	ldr	r3, [pc, #696]	; (8003d74 <HAL_RCC_GetSysClockFreq+0x354>)
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	099b      	lsrs	r3, r3, #6
 8003abe:	2200      	movs	r2, #0
 8003ac0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003ac4:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003ac8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003acc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ad0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003ada:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003ade:	4622      	mov	r2, r4
 8003ae0:	462b      	mov	r3, r5
 8003ae2:	f04f 0000 	mov.w	r0, #0
 8003ae6:	f04f 0100 	mov.w	r1, #0
 8003aea:	0159      	lsls	r1, r3, #5
 8003aec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003af0:	0150      	lsls	r0, r2, #5
 8003af2:	4602      	mov	r2, r0
 8003af4:	460b      	mov	r3, r1
 8003af6:	4621      	mov	r1, r4
 8003af8:	1a51      	subs	r1, r2, r1
 8003afa:	6439      	str	r1, [r7, #64]	; 0x40
 8003afc:	4629      	mov	r1, r5
 8003afe:	eb63 0301 	sbc.w	r3, r3, r1
 8003b02:	647b      	str	r3, [r7, #68]	; 0x44
 8003b04:	f04f 0200 	mov.w	r2, #0
 8003b08:	f04f 0300 	mov.w	r3, #0
 8003b0c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8003b10:	4649      	mov	r1, r9
 8003b12:	018b      	lsls	r3, r1, #6
 8003b14:	4641      	mov	r1, r8
 8003b16:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b1a:	4641      	mov	r1, r8
 8003b1c:	018a      	lsls	r2, r1, #6
 8003b1e:	4641      	mov	r1, r8
 8003b20:	1a51      	subs	r1, r2, r1
 8003b22:	63b9      	str	r1, [r7, #56]	; 0x38
 8003b24:	4649      	mov	r1, r9
 8003b26:	eb63 0301 	sbc.w	r3, r3, r1
 8003b2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b2c:	f04f 0200 	mov.w	r2, #0
 8003b30:	f04f 0300 	mov.w	r3, #0
 8003b34:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8003b38:	4649      	mov	r1, r9
 8003b3a:	00cb      	lsls	r3, r1, #3
 8003b3c:	4641      	mov	r1, r8
 8003b3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b42:	4641      	mov	r1, r8
 8003b44:	00ca      	lsls	r2, r1, #3
 8003b46:	4610      	mov	r0, r2
 8003b48:	4619      	mov	r1, r3
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	4622      	mov	r2, r4
 8003b4e:	189b      	adds	r3, r3, r2
 8003b50:	633b      	str	r3, [r7, #48]	; 0x30
 8003b52:	462b      	mov	r3, r5
 8003b54:	460a      	mov	r2, r1
 8003b56:	eb42 0303 	adc.w	r3, r2, r3
 8003b5a:	637b      	str	r3, [r7, #52]	; 0x34
 8003b5c:	f04f 0200 	mov.w	r2, #0
 8003b60:	f04f 0300 	mov.w	r3, #0
 8003b64:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003b68:	4629      	mov	r1, r5
 8003b6a:	024b      	lsls	r3, r1, #9
 8003b6c:	4621      	mov	r1, r4
 8003b6e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003b72:	4621      	mov	r1, r4
 8003b74:	024a      	lsls	r2, r1, #9
 8003b76:	4610      	mov	r0, r2
 8003b78:	4619      	mov	r1, r3
 8003b7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003b7e:	2200      	movs	r2, #0
 8003b80:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003b84:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003b88:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003b8c:	f7fc fb42 	bl	8000214 <__aeabi_uldivmod>
 8003b90:	4602      	mov	r2, r0
 8003b92:	460b      	mov	r3, r1
 8003b94:	4613      	mov	r3, r2
 8003b96:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003b9a:	e067      	b.n	8003c6c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b9c:	4b75      	ldr	r3, [pc, #468]	; (8003d74 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	099b      	lsrs	r3, r3, #6
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003ba8:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003bac:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003bb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bb4:	67bb      	str	r3, [r7, #120]	; 0x78
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003bba:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8003bbe:	4622      	mov	r2, r4
 8003bc0:	462b      	mov	r3, r5
 8003bc2:	f04f 0000 	mov.w	r0, #0
 8003bc6:	f04f 0100 	mov.w	r1, #0
 8003bca:	0159      	lsls	r1, r3, #5
 8003bcc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003bd0:	0150      	lsls	r0, r2, #5
 8003bd2:	4602      	mov	r2, r0
 8003bd4:	460b      	mov	r3, r1
 8003bd6:	4621      	mov	r1, r4
 8003bd8:	1a51      	subs	r1, r2, r1
 8003bda:	62b9      	str	r1, [r7, #40]	; 0x28
 8003bdc:	4629      	mov	r1, r5
 8003bde:	eb63 0301 	sbc.w	r3, r3, r1
 8003be2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003be4:	f04f 0200 	mov.w	r2, #0
 8003be8:	f04f 0300 	mov.w	r3, #0
 8003bec:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8003bf0:	4649      	mov	r1, r9
 8003bf2:	018b      	lsls	r3, r1, #6
 8003bf4:	4641      	mov	r1, r8
 8003bf6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003bfa:	4641      	mov	r1, r8
 8003bfc:	018a      	lsls	r2, r1, #6
 8003bfe:	4641      	mov	r1, r8
 8003c00:	ebb2 0a01 	subs.w	sl, r2, r1
 8003c04:	4649      	mov	r1, r9
 8003c06:	eb63 0b01 	sbc.w	fp, r3, r1
 8003c0a:	f04f 0200 	mov.w	r2, #0
 8003c0e:	f04f 0300 	mov.w	r3, #0
 8003c12:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003c16:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003c1a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003c1e:	4692      	mov	sl, r2
 8003c20:	469b      	mov	fp, r3
 8003c22:	4623      	mov	r3, r4
 8003c24:	eb1a 0303 	adds.w	r3, sl, r3
 8003c28:	623b      	str	r3, [r7, #32]
 8003c2a:	462b      	mov	r3, r5
 8003c2c:	eb4b 0303 	adc.w	r3, fp, r3
 8003c30:	627b      	str	r3, [r7, #36]	; 0x24
 8003c32:	f04f 0200 	mov.w	r2, #0
 8003c36:	f04f 0300 	mov.w	r3, #0
 8003c3a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003c3e:	4629      	mov	r1, r5
 8003c40:	028b      	lsls	r3, r1, #10
 8003c42:	4621      	mov	r1, r4
 8003c44:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c48:	4621      	mov	r1, r4
 8003c4a:	028a      	lsls	r2, r1, #10
 8003c4c:	4610      	mov	r0, r2
 8003c4e:	4619      	mov	r1, r3
 8003c50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003c54:	2200      	movs	r2, #0
 8003c56:	673b      	str	r3, [r7, #112]	; 0x70
 8003c58:	677a      	str	r2, [r7, #116]	; 0x74
 8003c5a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8003c5e:	f7fc fad9 	bl	8000214 <__aeabi_uldivmod>
 8003c62:	4602      	mov	r2, r0
 8003c64:	460b      	mov	r3, r1
 8003c66:	4613      	mov	r3, r2
 8003c68:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003c6c:	4b41      	ldr	r3, [pc, #260]	; (8003d74 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	0c1b      	lsrs	r3, r3, #16
 8003c72:	f003 0303 	and.w	r3, r3, #3
 8003c76:	3301      	adds	r3, #1
 8003c78:	005b      	lsls	r3, r3, #1
 8003c7a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8003c7e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003c82:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003c86:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c8a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003c8e:	e0eb      	b.n	8003e68 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c90:	4b38      	ldr	r3, [pc, #224]	; (8003d74 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c98:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c9c:	4b35      	ldr	r3, [pc, #212]	; (8003d74 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d06b      	beq.n	8003d80 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ca8:	4b32      	ldr	r3, [pc, #200]	; (8003d74 <HAL_RCC_GetSysClockFreq+0x354>)
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	099b      	lsrs	r3, r3, #6
 8003cae:	2200      	movs	r2, #0
 8003cb0:	66bb      	str	r3, [r7, #104]	; 0x68
 8003cb2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003cb4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003cb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cba:	663b      	str	r3, [r7, #96]	; 0x60
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	667b      	str	r3, [r7, #100]	; 0x64
 8003cc0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003cc4:	4622      	mov	r2, r4
 8003cc6:	462b      	mov	r3, r5
 8003cc8:	f04f 0000 	mov.w	r0, #0
 8003ccc:	f04f 0100 	mov.w	r1, #0
 8003cd0:	0159      	lsls	r1, r3, #5
 8003cd2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cd6:	0150      	lsls	r0, r2, #5
 8003cd8:	4602      	mov	r2, r0
 8003cda:	460b      	mov	r3, r1
 8003cdc:	4621      	mov	r1, r4
 8003cde:	1a51      	subs	r1, r2, r1
 8003ce0:	61b9      	str	r1, [r7, #24]
 8003ce2:	4629      	mov	r1, r5
 8003ce4:	eb63 0301 	sbc.w	r3, r3, r1
 8003ce8:	61fb      	str	r3, [r7, #28]
 8003cea:	f04f 0200 	mov.w	r2, #0
 8003cee:	f04f 0300 	mov.w	r3, #0
 8003cf2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003cf6:	4659      	mov	r1, fp
 8003cf8:	018b      	lsls	r3, r1, #6
 8003cfa:	4651      	mov	r1, sl
 8003cfc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d00:	4651      	mov	r1, sl
 8003d02:	018a      	lsls	r2, r1, #6
 8003d04:	4651      	mov	r1, sl
 8003d06:	ebb2 0801 	subs.w	r8, r2, r1
 8003d0a:	4659      	mov	r1, fp
 8003d0c:	eb63 0901 	sbc.w	r9, r3, r1
 8003d10:	f04f 0200 	mov.w	r2, #0
 8003d14:	f04f 0300 	mov.w	r3, #0
 8003d18:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d1c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d20:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d24:	4690      	mov	r8, r2
 8003d26:	4699      	mov	r9, r3
 8003d28:	4623      	mov	r3, r4
 8003d2a:	eb18 0303 	adds.w	r3, r8, r3
 8003d2e:	613b      	str	r3, [r7, #16]
 8003d30:	462b      	mov	r3, r5
 8003d32:	eb49 0303 	adc.w	r3, r9, r3
 8003d36:	617b      	str	r3, [r7, #20]
 8003d38:	f04f 0200 	mov.w	r2, #0
 8003d3c:	f04f 0300 	mov.w	r3, #0
 8003d40:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003d44:	4629      	mov	r1, r5
 8003d46:	024b      	lsls	r3, r1, #9
 8003d48:	4621      	mov	r1, r4
 8003d4a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003d4e:	4621      	mov	r1, r4
 8003d50:	024a      	lsls	r2, r1, #9
 8003d52:	4610      	mov	r0, r2
 8003d54:	4619      	mov	r1, r3
 8003d56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	65bb      	str	r3, [r7, #88]	; 0x58
 8003d5e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003d60:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003d64:	f7fc fa56 	bl	8000214 <__aeabi_uldivmod>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	460b      	mov	r3, r1
 8003d6c:	4613      	mov	r3, r2
 8003d6e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003d72:	e065      	b.n	8003e40 <HAL_RCC_GetSysClockFreq+0x420>
 8003d74:	40023800 	.word	0x40023800
 8003d78:	00f42400 	.word	0x00f42400
 8003d7c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d80:	4b3d      	ldr	r3, [pc, #244]	; (8003e78 <HAL_RCC_GetSysClockFreq+0x458>)
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	099b      	lsrs	r3, r3, #6
 8003d86:	2200      	movs	r2, #0
 8003d88:	4618      	mov	r0, r3
 8003d8a:	4611      	mov	r1, r2
 8003d8c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003d90:	653b      	str	r3, [r7, #80]	; 0x50
 8003d92:	2300      	movs	r3, #0
 8003d94:	657b      	str	r3, [r7, #84]	; 0x54
 8003d96:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8003d9a:	4642      	mov	r2, r8
 8003d9c:	464b      	mov	r3, r9
 8003d9e:	f04f 0000 	mov.w	r0, #0
 8003da2:	f04f 0100 	mov.w	r1, #0
 8003da6:	0159      	lsls	r1, r3, #5
 8003da8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003dac:	0150      	lsls	r0, r2, #5
 8003dae:	4602      	mov	r2, r0
 8003db0:	460b      	mov	r3, r1
 8003db2:	4641      	mov	r1, r8
 8003db4:	1a51      	subs	r1, r2, r1
 8003db6:	60b9      	str	r1, [r7, #8]
 8003db8:	4649      	mov	r1, r9
 8003dba:	eb63 0301 	sbc.w	r3, r3, r1
 8003dbe:	60fb      	str	r3, [r7, #12]
 8003dc0:	f04f 0200 	mov.w	r2, #0
 8003dc4:	f04f 0300 	mov.w	r3, #0
 8003dc8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003dcc:	4659      	mov	r1, fp
 8003dce:	018b      	lsls	r3, r1, #6
 8003dd0:	4651      	mov	r1, sl
 8003dd2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003dd6:	4651      	mov	r1, sl
 8003dd8:	018a      	lsls	r2, r1, #6
 8003dda:	4651      	mov	r1, sl
 8003ddc:	1a54      	subs	r4, r2, r1
 8003dde:	4659      	mov	r1, fp
 8003de0:	eb63 0501 	sbc.w	r5, r3, r1
 8003de4:	f04f 0200 	mov.w	r2, #0
 8003de8:	f04f 0300 	mov.w	r3, #0
 8003dec:	00eb      	lsls	r3, r5, #3
 8003dee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003df2:	00e2      	lsls	r2, r4, #3
 8003df4:	4614      	mov	r4, r2
 8003df6:	461d      	mov	r5, r3
 8003df8:	4643      	mov	r3, r8
 8003dfa:	18e3      	adds	r3, r4, r3
 8003dfc:	603b      	str	r3, [r7, #0]
 8003dfe:	464b      	mov	r3, r9
 8003e00:	eb45 0303 	adc.w	r3, r5, r3
 8003e04:	607b      	str	r3, [r7, #4]
 8003e06:	f04f 0200 	mov.w	r2, #0
 8003e0a:	f04f 0300 	mov.w	r3, #0
 8003e0e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e12:	4629      	mov	r1, r5
 8003e14:	028b      	lsls	r3, r1, #10
 8003e16:	4621      	mov	r1, r4
 8003e18:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e1c:	4621      	mov	r1, r4
 8003e1e:	028a      	lsls	r2, r1, #10
 8003e20:	4610      	mov	r0, r2
 8003e22:	4619      	mov	r1, r3
 8003e24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003e28:	2200      	movs	r2, #0
 8003e2a:	64bb      	str	r3, [r7, #72]	; 0x48
 8003e2c:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003e2e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003e32:	f7fc f9ef 	bl	8000214 <__aeabi_uldivmod>
 8003e36:	4602      	mov	r2, r0
 8003e38:	460b      	mov	r3, r1
 8003e3a:	4613      	mov	r3, r2
 8003e3c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003e40:	4b0d      	ldr	r3, [pc, #52]	; (8003e78 <HAL_RCC_GetSysClockFreq+0x458>)
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	0f1b      	lsrs	r3, r3, #28
 8003e46:	f003 0307 	and.w	r3, r3, #7
 8003e4a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003e4e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003e52:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003e56:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e5a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003e5e:	e003      	b.n	8003e68 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e60:	4b06      	ldr	r3, [pc, #24]	; (8003e7c <HAL_RCC_GetSysClockFreq+0x45c>)
 8003e62:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003e66:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e68:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	37b8      	adds	r7, #184	; 0xb8
 8003e70:	46bd      	mov	sp, r7
 8003e72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e76:	bf00      	nop
 8003e78:	40023800 	.word	0x40023800
 8003e7c:	00f42400 	.word	0x00f42400

08003e80 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b086      	sub	sp, #24
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d101      	bne.n	8003e92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e28d      	b.n	80043ae <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 0301 	and.w	r3, r3, #1
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	f000 8083 	beq.w	8003fa6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003ea0:	4b94      	ldr	r3, [pc, #592]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	f003 030c 	and.w	r3, r3, #12
 8003ea8:	2b04      	cmp	r3, #4
 8003eaa:	d019      	beq.n	8003ee0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003eac:	4b91      	ldr	r3, [pc, #580]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003eb4:	2b08      	cmp	r3, #8
 8003eb6:	d106      	bne.n	8003ec6 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003eb8:	4b8e      	ldr	r3, [pc, #568]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ec0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ec4:	d00c      	beq.n	8003ee0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ec6:	4b8b      	ldr	r3, [pc, #556]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003ece:	2b0c      	cmp	r3, #12
 8003ed0:	d112      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ed2:	4b88      	ldr	r3, [pc, #544]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003eda:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ede:	d10b      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ee0:	4b84      	ldr	r3, [pc, #528]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d05b      	beq.n	8003fa4 <HAL_RCC_OscConfig+0x124>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d157      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e25a      	b.n	80043ae <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f00:	d106      	bne.n	8003f10 <HAL_RCC_OscConfig+0x90>
 8003f02:	4b7c      	ldr	r3, [pc, #496]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a7b      	ldr	r2, [pc, #492]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8003f08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f0c:	6013      	str	r3, [r2, #0]
 8003f0e:	e01d      	b.n	8003f4c <HAL_RCC_OscConfig+0xcc>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f18:	d10c      	bne.n	8003f34 <HAL_RCC_OscConfig+0xb4>
 8003f1a:	4b76      	ldr	r3, [pc, #472]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a75      	ldr	r2, [pc, #468]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8003f20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f24:	6013      	str	r3, [r2, #0]
 8003f26:	4b73      	ldr	r3, [pc, #460]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a72      	ldr	r2, [pc, #456]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8003f2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f30:	6013      	str	r3, [r2, #0]
 8003f32:	e00b      	b.n	8003f4c <HAL_RCC_OscConfig+0xcc>
 8003f34:	4b6f      	ldr	r3, [pc, #444]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a6e      	ldr	r2, [pc, #440]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8003f3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f3e:	6013      	str	r3, [r2, #0]
 8003f40:	4b6c      	ldr	r3, [pc, #432]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a6b      	ldr	r2, [pc, #428]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8003f46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d013      	beq.n	8003f7c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f54:	f7fc fdca 	bl	8000aec <HAL_GetTick>
 8003f58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f5a:	e008      	b.n	8003f6e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f5c:	f7fc fdc6 	bl	8000aec <HAL_GetTick>
 8003f60:	4602      	mov	r2, r0
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	2b64      	cmp	r3, #100	; 0x64
 8003f68:	d901      	bls.n	8003f6e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003f6a:	2303      	movs	r3, #3
 8003f6c:	e21f      	b.n	80043ae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f6e:	4b61      	ldr	r3, [pc, #388]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d0f0      	beq.n	8003f5c <HAL_RCC_OscConfig+0xdc>
 8003f7a:	e014      	b.n	8003fa6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f7c:	f7fc fdb6 	bl	8000aec <HAL_GetTick>
 8003f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f82:	e008      	b.n	8003f96 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f84:	f7fc fdb2 	bl	8000aec <HAL_GetTick>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	2b64      	cmp	r3, #100	; 0x64
 8003f90:	d901      	bls.n	8003f96 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003f92:	2303      	movs	r3, #3
 8003f94:	e20b      	b.n	80043ae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f96:	4b57      	ldr	r3, [pc, #348]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d1f0      	bne.n	8003f84 <HAL_RCC_OscConfig+0x104>
 8003fa2:	e000      	b.n	8003fa6 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fa4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 0302 	and.w	r3, r3, #2
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d06f      	beq.n	8004092 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003fb2:	4b50      	ldr	r3, [pc, #320]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	f003 030c 	and.w	r3, r3, #12
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d017      	beq.n	8003fee <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003fbe:	4b4d      	ldr	r3, [pc, #308]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003fc6:	2b08      	cmp	r3, #8
 8003fc8:	d105      	bne.n	8003fd6 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003fca:	4b4a      	ldr	r3, [pc, #296]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d00b      	beq.n	8003fee <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fd6:	4b47      	ldr	r3, [pc, #284]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003fde:	2b0c      	cmp	r3, #12
 8003fe0:	d11c      	bne.n	800401c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fe2:	4b44      	ldr	r3, [pc, #272]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d116      	bne.n	800401c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fee:	4b41      	ldr	r3, [pc, #260]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0302 	and.w	r3, r3, #2
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d005      	beq.n	8004006 <HAL_RCC_OscConfig+0x186>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	68db      	ldr	r3, [r3, #12]
 8003ffe:	2b01      	cmp	r3, #1
 8004000:	d001      	beq.n	8004006 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e1d3      	b.n	80043ae <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004006:	4b3b      	ldr	r3, [pc, #236]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	691b      	ldr	r3, [r3, #16]
 8004012:	00db      	lsls	r3, r3, #3
 8004014:	4937      	ldr	r1, [pc, #220]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8004016:	4313      	orrs	r3, r2
 8004018:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800401a:	e03a      	b.n	8004092 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	68db      	ldr	r3, [r3, #12]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d020      	beq.n	8004066 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004024:	4b34      	ldr	r3, [pc, #208]	; (80040f8 <HAL_RCC_OscConfig+0x278>)
 8004026:	2201      	movs	r2, #1
 8004028:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800402a:	f7fc fd5f 	bl	8000aec <HAL_GetTick>
 800402e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004030:	e008      	b.n	8004044 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004032:	f7fc fd5b 	bl	8000aec <HAL_GetTick>
 8004036:	4602      	mov	r2, r0
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	1ad3      	subs	r3, r2, r3
 800403c:	2b02      	cmp	r3, #2
 800403e:	d901      	bls.n	8004044 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004040:	2303      	movs	r3, #3
 8004042:	e1b4      	b.n	80043ae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004044:	4b2b      	ldr	r3, [pc, #172]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0302 	and.w	r3, r3, #2
 800404c:	2b00      	cmp	r3, #0
 800404e:	d0f0      	beq.n	8004032 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004050:	4b28      	ldr	r3, [pc, #160]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	691b      	ldr	r3, [r3, #16]
 800405c:	00db      	lsls	r3, r3, #3
 800405e:	4925      	ldr	r1, [pc, #148]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8004060:	4313      	orrs	r3, r2
 8004062:	600b      	str	r3, [r1, #0]
 8004064:	e015      	b.n	8004092 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004066:	4b24      	ldr	r3, [pc, #144]	; (80040f8 <HAL_RCC_OscConfig+0x278>)
 8004068:	2200      	movs	r2, #0
 800406a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800406c:	f7fc fd3e 	bl	8000aec <HAL_GetTick>
 8004070:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004072:	e008      	b.n	8004086 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004074:	f7fc fd3a 	bl	8000aec <HAL_GetTick>
 8004078:	4602      	mov	r2, r0
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	1ad3      	subs	r3, r2, r3
 800407e:	2b02      	cmp	r3, #2
 8004080:	d901      	bls.n	8004086 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004082:	2303      	movs	r3, #3
 8004084:	e193      	b.n	80043ae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004086:	4b1b      	ldr	r3, [pc, #108]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 0302 	and.w	r3, r3, #2
 800408e:	2b00      	cmp	r3, #0
 8004090:	d1f0      	bne.n	8004074 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f003 0308 	and.w	r3, r3, #8
 800409a:	2b00      	cmp	r3, #0
 800409c:	d036      	beq.n	800410c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	695b      	ldr	r3, [r3, #20]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d016      	beq.n	80040d4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040a6:	4b15      	ldr	r3, [pc, #84]	; (80040fc <HAL_RCC_OscConfig+0x27c>)
 80040a8:	2201      	movs	r2, #1
 80040aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040ac:	f7fc fd1e 	bl	8000aec <HAL_GetTick>
 80040b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040b2:	e008      	b.n	80040c6 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040b4:	f7fc fd1a 	bl	8000aec <HAL_GetTick>
 80040b8:	4602      	mov	r2, r0
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	1ad3      	subs	r3, r2, r3
 80040be:	2b02      	cmp	r3, #2
 80040c0:	d901      	bls.n	80040c6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80040c2:	2303      	movs	r3, #3
 80040c4:	e173      	b.n	80043ae <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040c6:	4b0b      	ldr	r3, [pc, #44]	; (80040f4 <HAL_RCC_OscConfig+0x274>)
 80040c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040ca:	f003 0302 	and.w	r3, r3, #2
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d0f0      	beq.n	80040b4 <HAL_RCC_OscConfig+0x234>
 80040d2:	e01b      	b.n	800410c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040d4:	4b09      	ldr	r3, [pc, #36]	; (80040fc <HAL_RCC_OscConfig+0x27c>)
 80040d6:	2200      	movs	r2, #0
 80040d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040da:	f7fc fd07 	bl	8000aec <HAL_GetTick>
 80040de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040e0:	e00e      	b.n	8004100 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040e2:	f7fc fd03 	bl	8000aec <HAL_GetTick>
 80040e6:	4602      	mov	r2, r0
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	1ad3      	subs	r3, r2, r3
 80040ec:	2b02      	cmp	r3, #2
 80040ee:	d907      	bls.n	8004100 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80040f0:	2303      	movs	r3, #3
 80040f2:	e15c      	b.n	80043ae <HAL_RCC_OscConfig+0x52e>
 80040f4:	40023800 	.word	0x40023800
 80040f8:	42470000 	.word	0x42470000
 80040fc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004100:	4b8a      	ldr	r3, [pc, #552]	; (800432c <HAL_RCC_OscConfig+0x4ac>)
 8004102:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004104:	f003 0302 	and.w	r3, r3, #2
 8004108:	2b00      	cmp	r3, #0
 800410a:	d1ea      	bne.n	80040e2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f003 0304 	and.w	r3, r3, #4
 8004114:	2b00      	cmp	r3, #0
 8004116:	f000 8097 	beq.w	8004248 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800411a:	2300      	movs	r3, #0
 800411c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800411e:	4b83      	ldr	r3, [pc, #524]	; (800432c <HAL_RCC_OscConfig+0x4ac>)
 8004120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004122:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004126:	2b00      	cmp	r3, #0
 8004128:	d10f      	bne.n	800414a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800412a:	2300      	movs	r3, #0
 800412c:	60bb      	str	r3, [r7, #8]
 800412e:	4b7f      	ldr	r3, [pc, #508]	; (800432c <HAL_RCC_OscConfig+0x4ac>)
 8004130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004132:	4a7e      	ldr	r2, [pc, #504]	; (800432c <HAL_RCC_OscConfig+0x4ac>)
 8004134:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004138:	6413      	str	r3, [r2, #64]	; 0x40
 800413a:	4b7c      	ldr	r3, [pc, #496]	; (800432c <HAL_RCC_OscConfig+0x4ac>)
 800413c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800413e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004142:	60bb      	str	r3, [r7, #8]
 8004144:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004146:	2301      	movs	r3, #1
 8004148:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800414a:	4b79      	ldr	r3, [pc, #484]	; (8004330 <HAL_RCC_OscConfig+0x4b0>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004152:	2b00      	cmp	r3, #0
 8004154:	d118      	bne.n	8004188 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004156:	4b76      	ldr	r3, [pc, #472]	; (8004330 <HAL_RCC_OscConfig+0x4b0>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a75      	ldr	r2, [pc, #468]	; (8004330 <HAL_RCC_OscConfig+0x4b0>)
 800415c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004160:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004162:	f7fc fcc3 	bl	8000aec <HAL_GetTick>
 8004166:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004168:	e008      	b.n	800417c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800416a:	f7fc fcbf 	bl	8000aec <HAL_GetTick>
 800416e:	4602      	mov	r2, r0
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	1ad3      	subs	r3, r2, r3
 8004174:	2b02      	cmp	r3, #2
 8004176:	d901      	bls.n	800417c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004178:	2303      	movs	r3, #3
 800417a:	e118      	b.n	80043ae <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800417c:	4b6c      	ldr	r3, [pc, #432]	; (8004330 <HAL_RCC_OscConfig+0x4b0>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004184:	2b00      	cmp	r3, #0
 8004186:	d0f0      	beq.n	800416a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	2b01      	cmp	r3, #1
 800418e:	d106      	bne.n	800419e <HAL_RCC_OscConfig+0x31e>
 8004190:	4b66      	ldr	r3, [pc, #408]	; (800432c <HAL_RCC_OscConfig+0x4ac>)
 8004192:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004194:	4a65      	ldr	r2, [pc, #404]	; (800432c <HAL_RCC_OscConfig+0x4ac>)
 8004196:	f043 0301 	orr.w	r3, r3, #1
 800419a:	6713      	str	r3, [r2, #112]	; 0x70
 800419c:	e01c      	b.n	80041d8 <HAL_RCC_OscConfig+0x358>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	2b05      	cmp	r3, #5
 80041a4:	d10c      	bne.n	80041c0 <HAL_RCC_OscConfig+0x340>
 80041a6:	4b61      	ldr	r3, [pc, #388]	; (800432c <HAL_RCC_OscConfig+0x4ac>)
 80041a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041aa:	4a60      	ldr	r2, [pc, #384]	; (800432c <HAL_RCC_OscConfig+0x4ac>)
 80041ac:	f043 0304 	orr.w	r3, r3, #4
 80041b0:	6713      	str	r3, [r2, #112]	; 0x70
 80041b2:	4b5e      	ldr	r3, [pc, #376]	; (800432c <HAL_RCC_OscConfig+0x4ac>)
 80041b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041b6:	4a5d      	ldr	r2, [pc, #372]	; (800432c <HAL_RCC_OscConfig+0x4ac>)
 80041b8:	f043 0301 	orr.w	r3, r3, #1
 80041bc:	6713      	str	r3, [r2, #112]	; 0x70
 80041be:	e00b      	b.n	80041d8 <HAL_RCC_OscConfig+0x358>
 80041c0:	4b5a      	ldr	r3, [pc, #360]	; (800432c <HAL_RCC_OscConfig+0x4ac>)
 80041c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041c4:	4a59      	ldr	r2, [pc, #356]	; (800432c <HAL_RCC_OscConfig+0x4ac>)
 80041c6:	f023 0301 	bic.w	r3, r3, #1
 80041ca:	6713      	str	r3, [r2, #112]	; 0x70
 80041cc:	4b57      	ldr	r3, [pc, #348]	; (800432c <HAL_RCC_OscConfig+0x4ac>)
 80041ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041d0:	4a56      	ldr	r2, [pc, #344]	; (800432c <HAL_RCC_OscConfig+0x4ac>)
 80041d2:	f023 0304 	bic.w	r3, r3, #4
 80041d6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d015      	beq.n	800420c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041e0:	f7fc fc84 	bl	8000aec <HAL_GetTick>
 80041e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041e6:	e00a      	b.n	80041fe <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041e8:	f7fc fc80 	bl	8000aec <HAL_GetTick>
 80041ec:	4602      	mov	r2, r0
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d901      	bls.n	80041fe <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80041fa:	2303      	movs	r3, #3
 80041fc:	e0d7      	b.n	80043ae <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041fe:	4b4b      	ldr	r3, [pc, #300]	; (800432c <HAL_RCC_OscConfig+0x4ac>)
 8004200:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004202:	f003 0302 	and.w	r3, r3, #2
 8004206:	2b00      	cmp	r3, #0
 8004208:	d0ee      	beq.n	80041e8 <HAL_RCC_OscConfig+0x368>
 800420a:	e014      	b.n	8004236 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800420c:	f7fc fc6e 	bl	8000aec <HAL_GetTick>
 8004210:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004212:	e00a      	b.n	800422a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004214:	f7fc fc6a 	bl	8000aec <HAL_GetTick>
 8004218:	4602      	mov	r2, r0
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	1ad3      	subs	r3, r2, r3
 800421e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004222:	4293      	cmp	r3, r2
 8004224:	d901      	bls.n	800422a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004226:	2303      	movs	r3, #3
 8004228:	e0c1      	b.n	80043ae <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800422a:	4b40      	ldr	r3, [pc, #256]	; (800432c <HAL_RCC_OscConfig+0x4ac>)
 800422c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800422e:	f003 0302 	and.w	r3, r3, #2
 8004232:	2b00      	cmp	r3, #0
 8004234:	d1ee      	bne.n	8004214 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004236:	7dfb      	ldrb	r3, [r7, #23]
 8004238:	2b01      	cmp	r3, #1
 800423a:	d105      	bne.n	8004248 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800423c:	4b3b      	ldr	r3, [pc, #236]	; (800432c <HAL_RCC_OscConfig+0x4ac>)
 800423e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004240:	4a3a      	ldr	r2, [pc, #232]	; (800432c <HAL_RCC_OscConfig+0x4ac>)
 8004242:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004246:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	699b      	ldr	r3, [r3, #24]
 800424c:	2b00      	cmp	r3, #0
 800424e:	f000 80ad 	beq.w	80043ac <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004252:	4b36      	ldr	r3, [pc, #216]	; (800432c <HAL_RCC_OscConfig+0x4ac>)
 8004254:	689b      	ldr	r3, [r3, #8]
 8004256:	f003 030c 	and.w	r3, r3, #12
 800425a:	2b08      	cmp	r3, #8
 800425c:	d060      	beq.n	8004320 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	699b      	ldr	r3, [r3, #24]
 8004262:	2b02      	cmp	r3, #2
 8004264:	d145      	bne.n	80042f2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004266:	4b33      	ldr	r3, [pc, #204]	; (8004334 <HAL_RCC_OscConfig+0x4b4>)
 8004268:	2200      	movs	r2, #0
 800426a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800426c:	f7fc fc3e 	bl	8000aec <HAL_GetTick>
 8004270:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004272:	e008      	b.n	8004286 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004274:	f7fc fc3a 	bl	8000aec <HAL_GetTick>
 8004278:	4602      	mov	r2, r0
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	1ad3      	subs	r3, r2, r3
 800427e:	2b02      	cmp	r3, #2
 8004280:	d901      	bls.n	8004286 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004282:	2303      	movs	r3, #3
 8004284:	e093      	b.n	80043ae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004286:	4b29      	ldr	r3, [pc, #164]	; (800432c <HAL_RCC_OscConfig+0x4ac>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d1f0      	bne.n	8004274 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	69da      	ldr	r2, [r3, #28]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a1b      	ldr	r3, [r3, #32]
 800429a:	431a      	orrs	r2, r3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a0:	019b      	lsls	r3, r3, #6
 80042a2:	431a      	orrs	r2, r3
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042a8:	085b      	lsrs	r3, r3, #1
 80042aa:	3b01      	subs	r3, #1
 80042ac:	041b      	lsls	r3, r3, #16
 80042ae:	431a      	orrs	r2, r3
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042b4:	061b      	lsls	r3, r3, #24
 80042b6:	431a      	orrs	r2, r3
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042bc:	071b      	lsls	r3, r3, #28
 80042be:	491b      	ldr	r1, [pc, #108]	; (800432c <HAL_RCC_OscConfig+0x4ac>)
 80042c0:	4313      	orrs	r3, r2
 80042c2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042c4:	4b1b      	ldr	r3, [pc, #108]	; (8004334 <HAL_RCC_OscConfig+0x4b4>)
 80042c6:	2201      	movs	r2, #1
 80042c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042ca:	f7fc fc0f 	bl	8000aec <HAL_GetTick>
 80042ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042d0:	e008      	b.n	80042e4 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042d2:	f7fc fc0b 	bl	8000aec <HAL_GetTick>
 80042d6:	4602      	mov	r2, r0
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	1ad3      	subs	r3, r2, r3
 80042dc:	2b02      	cmp	r3, #2
 80042de:	d901      	bls.n	80042e4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80042e0:	2303      	movs	r3, #3
 80042e2:	e064      	b.n	80043ae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042e4:	4b11      	ldr	r3, [pc, #68]	; (800432c <HAL_RCC_OscConfig+0x4ac>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d0f0      	beq.n	80042d2 <HAL_RCC_OscConfig+0x452>
 80042f0:	e05c      	b.n	80043ac <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042f2:	4b10      	ldr	r3, [pc, #64]	; (8004334 <HAL_RCC_OscConfig+0x4b4>)
 80042f4:	2200      	movs	r2, #0
 80042f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042f8:	f7fc fbf8 	bl	8000aec <HAL_GetTick>
 80042fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042fe:	e008      	b.n	8004312 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004300:	f7fc fbf4 	bl	8000aec <HAL_GetTick>
 8004304:	4602      	mov	r2, r0
 8004306:	693b      	ldr	r3, [r7, #16]
 8004308:	1ad3      	subs	r3, r2, r3
 800430a:	2b02      	cmp	r3, #2
 800430c:	d901      	bls.n	8004312 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800430e:	2303      	movs	r3, #3
 8004310:	e04d      	b.n	80043ae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004312:	4b06      	ldr	r3, [pc, #24]	; (800432c <HAL_RCC_OscConfig+0x4ac>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800431a:	2b00      	cmp	r3, #0
 800431c:	d1f0      	bne.n	8004300 <HAL_RCC_OscConfig+0x480>
 800431e:	e045      	b.n	80043ac <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	699b      	ldr	r3, [r3, #24]
 8004324:	2b01      	cmp	r3, #1
 8004326:	d107      	bne.n	8004338 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	e040      	b.n	80043ae <HAL_RCC_OscConfig+0x52e>
 800432c:	40023800 	.word	0x40023800
 8004330:	40007000 	.word	0x40007000
 8004334:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004338:	4b1f      	ldr	r3, [pc, #124]	; (80043b8 <HAL_RCC_OscConfig+0x538>)
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	699b      	ldr	r3, [r3, #24]
 8004342:	2b01      	cmp	r3, #1
 8004344:	d030      	beq.n	80043a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004350:	429a      	cmp	r2, r3
 8004352:	d129      	bne.n	80043a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800435e:	429a      	cmp	r2, r3
 8004360:	d122      	bne.n	80043a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004362:	68fa      	ldr	r2, [r7, #12]
 8004364:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004368:	4013      	ands	r3, r2
 800436a:	687a      	ldr	r2, [r7, #4]
 800436c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800436e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004370:	4293      	cmp	r3, r2
 8004372:	d119      	bne.n	80043a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800437e:	085b      	lsrs	r3, r3, #1
 8004380:	3b01      	subs	r3, #1
 8004382:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004384:	429a      	cmp	r2, r3
 8004386:	d10f      	bne.n	80043a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004392:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004394:	429a      	cmp	r2, r3
 8004396:	d107      	bne.n	80043a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043a2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d001      	beq.n	80043ac <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e000      	b.n	80043ae <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80043ac:	2300      	movs	r3, #0
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	3718      	adds	r7, #24
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bd80      	pop	{r7, pc}
 80043b6:	bf00      	nop
 80043b8:	40023800 	.word	0x40023800

080043bc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80043bc:	b084      	sub	sp, #16
 80043be:	b580      	push	{r7, lr}
 80043c0:	b084      	sub	sp, #16
 80043c2:	af00      	add	r7, sp, #0
 80043c4:	6078      	str	r0, [r7, #4]
 80043c6:	f107 001c 	add.w	r0, r7, #28
 80043ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80043ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043d0:	2b01      	cmp	r3, #1
 80043d2:	d122      	bne.n	800441a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043d8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80043e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80043fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d105      	bne.n	800440e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	68db      	ldr	r3, [r3, #12]
 8004406:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f001 fbe8 	bl	8005be4 <USB_CoreReset>
 8004414:	4603      	mov	r3, r0
 8004416:	73fb      	strb	r3, [r7, #15]
 8004418:	e01a      	b.n	8004450 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	68db      	ldr	r3, [r3, #12]
 800441e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	f001 fbdc 	bl	8005be4 <USB_CoreReset>
 800442c:	4603      	mov	r3, r0
 800442e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004430:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004432:	2b00      	cmp	r3, #0
 8004434:	d106      	bne.n	8004444 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800443a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	639a      	str	r2, [r3, #56]	; 0x38
 8004442:	e005      	b.n	8004450 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004448:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004452:	2b01      	cmp	r3, #1
 8004454:	d10b      	bne.n	800446e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	f043 0206 	orr.w	r2, r3, #6
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	f043 0220 	orr.w	r2, r3, #32
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800446e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004470:	4618      	mov	r0, r3
 8004472:	3710      	adds	r7, #16
 8004474:	46bd      	mov	sp, r7
 8004476:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800447a:	b004      	add	sp, #16
 800447c:	4770      	bx	lr
	...

08004480 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004480:	b480      	push	{r7}
 8004482:	b087      	sub	sp, #28
 8004484:	af00      	add	r7, sp, #0
 8004486:	60f8      	str	r0, [r7, #12]
 8004488:	60b9      	str	r1, [r7, #8]
 800448a:	4613      	mov	r3, r2
 800448c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800448e:	79fb      	ldrb	r3, [r7, #7]
 8004490:	2b02      	cmp	r3, #2
 8004492:	d165      	bne.n	8004560 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	4a41      	ldr	r2, [pc, #260]	; (800459c <USB_SetTurnaroundTime+0x11c>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d906      	bls.n	80044aa <USB_SetTurnaroundTime+0x2a>
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	4a40      	ldr	r2, [pc, #256]	; (80045a0 <USB_SetTurnaroundTime+0x120>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d202      	bcs.n	80044aa <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80044a4:	230f      	movs	r3, #15
 80044a6:	617b      	str	r3, [r7, #20]
 80044a8:	e062      	b.n	8004570 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	4a3c      	ldr	r2, [pc, #240]	; (80045a0 <USB_SetTurnaroundTime+0x120>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d306      	bcc.n	80044c0 <USB_SetTurnaroundTime+0x40>
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	4a3b      	ldr	r2, [pc, #236]	; (80045a4 <USB_SetTurnaroundTime+0x124>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d202      	bcs.n	80044c0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80044ba:	230e      	movs	r3, #14
 80044bc:	617b      	str	r3, [r7, #20]
 80044be:	e057      	b.n	8004570 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	4a38      	ldr	r2, [pc, #224]	; (80045a4 <USB_SetTurnaroundTime+0x124>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d306      	bcc.n	80044d6 <USB_SetTurnaroundTime+0x56>
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	4a37      	ldr	r2, [pc, #220]	; (80045a8 <USB_SetTurnaroundTime+0x128>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d202      	bcs.n	80044d6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80044d0:	230d      	movs	r3, #13
 80044d2:	617b      	str	r3, [r7, #20]
 80044d4:	e04c      	b.n	8004570 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	4a33      	ldr	r2, [pc, #204]	; (80045a8 <USB_SetTurnaroundTime+0x128>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d306      	bcc.n	80044ec <USB_SetTurnaroundTime+0x6c>
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	4a32      	ldr	r2, [pc, #200]	; (80045ac <USB_SetTurnaroundTime+0x12c>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d802      	bhi.n	80044ec <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80044e6:	230c      	movs	r3, #12
 80044e8:	617b      	str	r3, [r7, #20]
 80044ea:	e041      	b.n	8004570 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	4a2f      	ldr	r2, [pc, #188]	; (80045ac <USB_SetTurnaroundTime+0x12c>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d906      	bls.n	8004502 <USB_SetTurnaroundTime+0x82>
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	4a2e      	ldr	r2, [pc, #184]	; (80045b0 <USB_SetTurnaroundTime+0x130>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d802      	bhi.n	8004502 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80044fc:	230b      	movs	r3, #11
 80044fe:	617b      	str	r3, [r7, #20]
 8004500:	e036      	b.n	8004570 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	4a2a      	ldr	r2, [pc, #168]	; (80045b0 <USB_SetTurnaroundTime+0x130>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d906      	bls.n	8004518 <USB_SetTurnaroundTime+0x98>
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	4a29      	ldr	r2, [pc, #164]	; (80045b4 <USB_SetTurnaroundTime+0x134>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d802      	bhi.n	8004518 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8004512:	230a      	movs	r3, #10
 8004514:	617b      	str	r3, [r7, #20]
 8004516:	e02b      	b.n	8004570 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	4a26      	ldr	r2, [pc, #152]	; (80045b4 <USB_SetTurnaroundTime+0x134>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d906      	bls.n	800452e <USB_SetTurnaroundTime+0xae>
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	4a25      	ldr	r2, [pc, #148]	; (80045b8 <USB_SetTurnaroundTime+0x138>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d202      	bcs.n	800452e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004528:	2309      	movs	r3, #9
 800452a:	617b      	str	r3, [r7, #20]
 800452c:	e020      	b.n	8004570 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	4a21      	ldr	r2, [pc, #132]	; (80045b8 <USB_SetTurnaroundTime+0x138>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d306      	bcc.n	8004544 <USB_SetTurnaroundTime+0xc4>
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	4a20      	ldr	r2, [pc, #128]	; (80045bc <USB_SetTurnaroundTime+0x13c>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d802      	bhi.n	8004544 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800453e:	2308      	movs	r3, #8
 8004540:	617b      	str	r3, [r7, #20]
 8004542:	e015      	b.n	8004570 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	4a1d      	ldr	r2, [pc, #116]	; (80045bc <USB_SetTurnaroundTime+0x13c>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d906      	bls.n	800455a <USB_SetTurnaroundTime+0xda>
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	4a1c      	ldr	r2, [pc, #112]	; (80045c0 <USB_SetTurnaroundTime+0x140>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d202      	bcs.n	800455a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004554:	2307      	movs	r3, #7
 8004556:	617b      	str	r3, [r7, #20]
 8004558:	e00a      	b.n	8004570 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800455a:	2306      	movs	r3, #6
 800455c:	617b      	str	r3, [r7, #20]
 800455e:	e007      	b.n	8004570 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004560:	79fb      	ldrb	r3, [r7, #7]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d102      	bne.n	800456c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004566:	2309      	movs	r3, #9
 8004568:	617b      	str	r3, [r7, #20]
 800456a:	e001      	b.n	8004570 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800456c:	2309      	movs	r3, #9
 800456e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	68db      	ldr	r3, [r3, #12]
 8004574:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	68da      	ldr	r2, [r3, #12]
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	029b      	lsls	r3, r3, #10
 8004584:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8004588:	431a      	orrs	r2, r3
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800458e:	2300      	movs	r3, #0
}
 8004590:	4618      	mov	r0, r3
 8004592:	371c      	adds	r7, #28
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr
 800459c:	00d8acbf 	.word	0x00d8acbf
 80045a0:	00e4e1c0 	.word	0x00e4e1c0
 80045a4:	00f42400 	.word	0x00f42400
 80045a8:	01067380 	.word	0x01067380
 80045ac:	011a499f 	.word	0x011a499f
 80045b0:	01312cff 	.word	0x01312cff
 80045b4:	014ca43f 	.word	0x014ca43f
 80045b8:	016e3600 	.word	0x016e3600
 80045bc:	01a6ab1f 	.word	0x01a6ab1f
 80045c0:	01e84800 	.word	0x01e84800

080045c4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	f043 0201 	orr.w	r2, r3, #1
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80045d8:	2300      	movs	r3, #0
}
 80045da:	4618      	mov	r0, r3
 80045dc:	370c      	adds	r7, #12
 80045de:	46bd      	mov	sp, r7
 80045e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e4:	4770      	bx	lr

080045e6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80045e6:	b480      	push	{r7}
 80045e8:	b083      	sub	sp, #12
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	f023 0201 	bic.w	r2, r3, #1
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80045fa:	2300      	movs	r3, #0
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	370c      	adds	r7, #12
 8004600:	46bd      	mov	sp, r7
 8004602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004606:	4770      	bx	lr

08004608 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b084      	sub	sp, #16
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
 8004610:	460b      	mov	r3, r1
 8004612:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004614:	2300      	movs	r3, #0
 8004616:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	68db      	ldr	r3, [r3, #12]
 800461c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004624:	78fb      	ldrb	r3, [r7, #3]
 8004626:	2b01      	cmp	r3, #1
 8004628:	d115      	bne.n	8004656 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	68db      	ldr	r3, [r3, #12]
 800462e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004636:	2001      	movs	r0, #1
 8004638:	f7fc fa64 	bl	8000b04 <HAL_Delay>
      ms++;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	3301      	adds	r3, #1
 8004640:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f001 fa3f 	bl	8005ac6 <USB_GetMode>
 8004648:	4603      	mov	r3, r0
 800464a:	2b01      	cmp	r3, #1
 800464c:	d01e      	beq.n	800468c <USB_SetCurrentMode+0x84>
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2b31      	cmp	r3, #49	; 0x31
 8004652:	d9f0      	bls.n	8004636 <USB_SetCurrentMode+0x2e>
 8004654:	e01a      	b.n	800468c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004656:	78fb      	ldrb	r3, [r7, #3]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d115      	bne.n	8004688 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	68db      	ldr	r3, [r3, #12]
 8004660:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004668:	2001      	movs	r0, #1
 800466a:	f7fc fa4b 	bl	8000b04 <HAL_Delay>
      ms++;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	3301      	adds	r3, #1
 8004672:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004674:	6878      	ldr	r0, [r7, #4]
 8004676:	f001 fa26 	bl	8005ac6 <USB_GetMode>
 800467a:	4603      	mov	r3, r0
 800467c:	2b00      	cmp	r3, #0
 800467e:	d005      	beq.n	800468c <USB_SetCurrentMode+0x84>
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2b31      	cmp	r3, #49	; 0x31
 8004684:	d9f0      	bls.n	8004668 <USB_SetCurrentMode+0x60>
 8004686:	e001      	b.n	800468c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004688:	2301      	movs	r3, #1
 800468a:	e005      	b.n	8004698 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2b32      	cmp	r3, #50	; 0x32
 8004690:	d101      	bne.n	8004696 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004692:	2301      	movs	r3, #1
 8004694:	e000      	b.n	8004698 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004696:	2300      	movs	r3, #0
}
 8004698:	4618      	mov	r0, r3
 800469a:	3710      	adds	r7, #16
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}

080046a0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80046a0:	b084      	sub	sp, #16
 80046a2:	b580      	push	{r7, lr}
 80046a4:	b086      	sub	sp, #24
 80046a6:	af00      	add	r7, sp, #0
 80046a8:	6078      	str	r0, [r7, #4]
 80046aa:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80046ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80046b2:	2300      	movs	r3, #0
 80046b4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80046ba:	2300      	movs	r3, #0
 80046bc:	613b      	str	r3, [r7, #16]
 80046be:	e009      	b.n	80046d4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80046c0:	687a      	ldr	r2, [r7, #4]
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	3340      	adds	r3, #64	; 0x40
 80046c6:	009b      	lsls	r3, r3, #2
 80046c8:	4413      	add	r3, r2
 80046ca:	2200      	movs	r2, #0
 80046cc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	3301      	adds	r3, #1
 80046d2:	613b      	str	r3, [r7, #16]
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	2b0e      	cmp	r3, #14
 80046d8:	d9f2      	bls.n	80046c0 <USB_DevInit+0x20>
  }

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80046da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d11c      	bne.n	800471a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	68fa      	ldr	r2, [r7, #12]
 80046ea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80046ee:	f043 0302 	orr.w	r3, r3, #2
 80046f2:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046f8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	601a      	str	r2, [r3, #0]
 8004718:	e005      	b.n	8004726 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800471e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800472c:	461a      	mov	r2, r3
 800472e:	2300      	movs	r3, #0
 8004730:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004738:	4619      	mov	r1, r3
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004740:	461a      	mov	r2, r3
 8004742:	680b      	ldr	r3, [r1, #0]
 8004744:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004746:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004748:	2b01      	cmp	r3, #1
 800474a:	d10c      	bne.n	8004766 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800474c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800474e:	2b00      	cmp	r3, #0
 8004750:	d104      	bne.n	800475c <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004752:	2100      	movs	r1, #0
 8004754:	6878      	ldr	r0, [r7, #4]
 8004756:	f000 f965 	bl	8004a24 <USB_SetDevSpeed>
 800475a:	e008      	b.n	800476e <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800475c:	2101      	movs	r1, #1
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f000 f960 	bl	8004a24 <USB_SetDevSpeed>
 8004764:	e003      	b.n	800476e <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004766:	2103      	movs	r1, #3
 8004768:	6878      	ldr	r0, [r7, #4]
 800476a:	f000 f95b 	bl	8004a24 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800476e:	2110      	movs	r1, #16
 8004770:	6878      	ldr	r0, [r7, #4]
 8004772:	f000 f8f3 	bl	800495c <USB_FlushTxFifo>
 8004776:	4603      	mov	r3, r0
 8004778:	2b00      	cmp	r3, #0
 800477a:	d001      	beq.n	8004780 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004780:	6878      	ldr	r0, [r7, #4]
 8004782:	f000 f91f 	bl	80049c4 <USB_FlushRxFifo>
 8004786:	4603      	mov	r3, r0
 8004788:	2b00      	cmp	r3, #0
 800478a:	d001      	beq.n	8004790 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800478c:	2301      	movs	r3, #1
 800478e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004796:	461a      	mov	r2, r3
 8004798:	2300      	movs	r3, #0
 800479a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047a2:	461a      	mov	r2, r3
 80047a4:	2300      	movs	r3, #0
 80047a6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047ae:	461a      	mov	r2, r3
 80047b0:	2300      	movs	r3, #0
 80047b2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80047b4:	2300      	movs	r3, #0
 80047b6:	613b      	str	r3, [r7, #16]
 80047b8:	e043      	b.n	8004842 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	015a      	lsls	r2, r3, #5
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	4413      	add	r3, r2
 80047c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80047cc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80047d0:	d118      	bne.n	8004804 <USB_DevInit+0x164>
    {
      if (i == 0U)
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d10a      	bne.n	80047ee <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	015a      	lsls	r2, r3, #5
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	4413      	add	r3, r2
 80047e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047e4:	461a      	mov	r2, r3
 80047e6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80047ea:	6013      	str	r3, [r2, #0]
 80047ec:	e013      	b.n	8004816 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	015a      	lsls	r2, r3, #5
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	4413      	add	r3, r2
 80047f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047fa:	461a      	mov	r2, r3
 80047fc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004800:	6013      	str	r3, [r2, #0]
 8004802:	e008      	b.n	8004816 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	015a      	lsls	r2, r3, #5
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	4413      	add	r3, r2
 800480c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004810:	461a      	mov	r2, r3
 8004812:	2300      	movs	r3, #0
 8004814:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004816:	693b      	ldr	r3, [r7, #16]
 8004818:	015a      	lsls	r2, r3, #5
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	4413      	add	r3, r2
 800481e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004822:	461a      	mov	r2, r3
 8004824:	2300      	movs	r3, #0
 8004826:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	015a      	lsls	r2, r3, #5
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	4413      	add	r3, r2
 8004830:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004834:	461a      	mov	r2, r3
 8004836:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800483a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	3301      	adds	r3, #1
 8004840:	613b      	str	r3, [r7, #16]
 8004842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004844:	693a      	ldr	r2, [r7, #16]
 8004846:	429a      	cmp	r2, r3
 8004848:	d3b7      	bcc.n	80047ba <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800484a:	2300      	movs	r3, #0
 800484c:	613b      	str	r3, [r7, #16]
 800484e:	e043      	b.n	80048d8 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	015a      	lsls	r2, r3, #5
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	4413      	add	r3, r2
 8004858:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004862:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004866:	d118      	bne.n	800489a <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d10a      	bne.n	8004884 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	015a      	lsls	r2, r3, #5
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	4413      	add	r3, r2
 8004876:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800487a:	461a      	mov	r2, r3
 800487c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004880:	6013      	str	r3, [r2, #0]
 8004882:	e013      	b.n	80048ac <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	015a      	lsls	r2, r3, #5
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	4413      	add	r3, r2
 800488c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004890:	461a      	mov	r2, r3
 8004892:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004896:	6013      	str	r3, [r2, #0]
 8004898:	e008      	b.n	80048ac <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	015a      	lsls	r2, r3, #5
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	4413      	add	r3, r2
 80048a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048a6:	461a      	mov	r2, r3
 80048a8:	2300      	movs	r3, #0
 80048aa:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	015a      	lsls	r2, r3, #5
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	4413      	add	r3, r2
 80048b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048b8:	461a      	mov	r2, r3
 80048ba:	2300      	movs	r3, #0
 80048bc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	015a      	lsls	r2, r3, #5
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	4413      	add	r3, r2
 80048c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048ca:	461a      	mov	r2, r3
 80048cc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80048d0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	3301      	adds	r3, #1
 80048d6:	613b      	str	r3, [r7, #16]
 80048d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048da:	693a      	ldr	r2, [r7, #16]
 80048dc:	429a      	cmp	r2, r3
 80048de:	d3b7      	bcc.n	8004850 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048e6:	691b      	ldr	r3, [r3, #16]
 80048e8:	68fa      	ldr	r2, [r7, #12]
 80048ea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80048ee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80048f2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2200      	movs	r2, #0
 80048f8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8004900:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004904:	2b00      	cmp	r3, #0
 8004906:	d105      	bne.n	8004914 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	699b      	ldr	r3, [r3, #24]
 800490c:	f043 0210 	orr.w	r2, r3, #16
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	699a      	ldr	r2, [r3, #24]
 8004918:	4b0f      	ldr	r3, [pc, #60]	; (8004958 <USB_DevInit+0x2b8>)
 800491a:	4313      	orrs	r3, r2
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004920:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004922:	2b00      	cmp	r3, #0
 8004924:	d005      	beq.n	8004932 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	699b      	ldr	r3, [r3, #24]
 800492a:	f043 0208 	orr.w	r2, r3, #8
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004932:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004934:	2b01      	cmp	r3, #1
 8004936:	d107      	bne.n	8004948 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	699b      	ldr	r3, [r3, #24]
 800493c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004940:	f043 0304 	orr.w	r3, r3, #4
 8004944:	687a      	ldr	r2, [r7, #4]
 8004946:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004948:	7dfb      	ldrb	r3, [r7, #23]
}
 800494a:	4618      	mov	r0, r3
 800494c:	3718      	adds	r7, #24
 800494e:	46bd      	mov	sp, r7
 8004950:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004954:	b004      	add	sp, #16
 8004956:	4770      	bx	lr
 8004958:	803c3800 	.word	0x803c3800

0800495c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800495c:	b480      	push	{r7}
 800495e:	b085      	sub	sp, #20
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
 8004964:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004966:	2300      	movs	r3, #0
 8004968:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	3301      	adds	r3, #1
 800496e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	4a13      	ldr	r2, [pc, #76]	; (80049c0 <USB_FlushTxFifo+0x64>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d901      	bls.n	800497c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004978:	2303      	movs	r3, #3
 800497a:	e01b      	b.n	80049b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	691b      	ldr	r3, [r3, #16]
 8004980:	2b00      	cmp	r3, #0
 8004982:	daf2      	bge.n	800496a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004984:	2300      	movs	r3, #0
 8004986:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	019b      	lsls	r3, r3, #6
 800498c:	f043 0220 	orr.w	r2, r3, #32
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	3301      	adds	r3, #1
 8004998:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	4a08      	ldr	r2, [pc, #32]	; (80049c0 <USB_FlushTxFifo+0x64>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d901      	bls.n	80049a6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80049a2:	2303      	movs	r3, #3
 80049a4:	e006      	b.n	80049b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	691b      	ldr	r3, [r3, #16]
 80049aa:	f003 0320 	and.w	r3, r3, #32
 80049ae:	2b20      	cmp	r3, #32
 80049b0:	d0f0      	beq.n	8004994 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80049b2:	2300      	movs	r3, #0
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	3714      	adds	r7, #20
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr
 80049c0:	00030d40 	.word	0x00030d40

080049c4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b085      	sub	sp, #20
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80049cc:	2300      	movs	r3, #0
 80049ce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	3301      	adds	r3, #1
 80049d4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	4a11      	ldr	r2, [pc, #68]	; (8004a20 <USB_FlushRxFifo+0x5c>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d901      	bls.n	80049e2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	e018      	b.n	8004a14 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	691b      	ldr	r3, [r3, #16]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	daf2      	bge.n	80049d0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80049ea:	2300      	movs	r3, #0
 80049ec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2210      	movs	r2, #16
 80049f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	3301      	adds	r3, #1
 80049f8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	4a08      	ldr	r2, [pc, #32]	; (8004a20 <USB_FlushRxFifo+0x5c>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d901      	bls.n	8004a06 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e006      	b.n	8004a14 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	691b      	ldr	r3, [r3, #16]
 8004a0a:	f003 0310 	and.w	r3, r3, #16
 8004a0e:	2b10      	cmp	r3, #16
 8004a10:	d0f0      	beq.n	80049f4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004a12:	2300      	movs	r3, #0
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	3714      	adds	r7, #20
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1e:	4770      	bx	lr
 8004a20:	00030d40 	.word	0x00030d40

08004a24 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b085      	sub	sp, #20
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
 8004a2c:	460b      	mov	r3, r1
 8004a2e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	78fb      	ldrb	r3, [r7, #3]
 8004a3e:	68f9      	ldr	r1, [r7, #12]
 8004a40:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004a44:	4313      	orrs	r3, r2
 8004a46:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004a48:	2300      	movs	r3, #0
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3714      	adds	r7, #20
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a54:	4770      	bx	lr

08004a56 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8004a56:	b480      	push	{r7}
 8004a58:	b087      	sub	sp, #28
 8004a5a:	af00      	add	r7, sp, #0
 8004a5c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8004a62:	693b      	ldr	r3, [r7, #16]
 8004a64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	f003 0306 	and.w	r3, r3, #6
 8004a6e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d102      	bne.n	8004a7c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8004a76:	2300      	movs	r3, #0
 8004a78:	75fb      	strb	r3, [r7, #23]
 8004a7a:	e00a      	b.n	8004a92 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	2b02      	cmp	r3, #2
 8004a80:	d002      	beq.n	8004a88 <USB_GetDevSpeed+0x32>
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2b06      	cmp	r3, #6
 8004a86:	d102      	bne.n	8004a8e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004a88:	2302      	movs	r3, #2
 8004a8a:	75fb      	strb	r3, [r7, #23]
 8004a8c:	e001      	b.n	8004a92 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8004a8e:	230f      	movs	r3, #15
 8004a90:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8004a92:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	371c      	adds	r7, #28
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9e:	4770      	bx	lr

08004aa0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b085      	sub	sp, #20
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	781b      	ldrb	r3, [r3, #0]
 8004ab2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	785b      	ldrb	r3, [r3, #1]
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	d13a      	bne.n	8004b32 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ac2:	69da      	ldr	r2, [r3, #28]
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	781b      	ldrb	r3, [r3, #0]
 8004ac8:	f003 030f 	and.w	r3, r3, #15
 8004acc:	2101      	movs	r1, #1
 8004ace:	fa01 f303 	lsl.w	r3, r1, r3
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	68f9      	ldr	r1, [r7, #12]
 8004ad6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004ada:	4313      	orrs	r3, r2
 8004adc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	015a      	lsls	r2, r3, #5
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	4413      	add	r3, r2
 8004ae6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d155      	bne.n	8004ba0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	015a      	lsls	r2, r3, #5
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	4413      	add	r3, r2
 8004afc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	68db      	ldr	r3, [r3, #12]
 8004b06:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	791b      	ldrb	r3, [r3, #4]
 8004b0e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004b10:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	059b      	lsls	r3, r3, #22
 8004b16:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	68ba      	ldr	r2, [r7, #8]
 8004b1c:	0151      	lsls	r1, r2, #5
 8004b1e:	68fa      	ldr	r2, [r7, #12]
 8004b20:	440a      	add	r2, r1
 8004b22:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004b2e:	6013      	str	r3, [r2, #0]
 8004b30:	e036      	b.n	8004ba0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b38:	69da      	ldr	r2, [r3, #28]
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	781b      	ldrb	r3, [r3, #0]
 8004b3e:	f003 030f 	and.w	r3, r3, #15
 8004b42:	2101      	movs	r1, #1
 8004b44:	fa01 f303 	lsl.w	r3, r1, r3
 8004b48:	041b      	lsls	r3, r3, #16
 8004b4a:	68f9      	ldr	r1, [r7, #12]
 8004b4c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004b50:	4313      	orrs	r3, r2
 8004b52:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	015a      	lsls	r2, r3, #5
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	4413      	add	r3, r2
 8004b5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d11a      	bne.n	8004ba0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	015a      	lsls	r2, r3, #5
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	4413      	add	r3, r2
 8004b72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b76:	681a      	ldr	r2, [r3, #0]
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	68db      	ldr	r3, [r3, #12]
 8004b7c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	791b      	ldrb	r3, [r3, #4]
 8004b84:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004b86:	430b      	orrs	r3, r1
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	68ba      	ldr	r2, [r7, #8]
 8004b8c:	0151      	lsls	r1, r2, #5
 8004b8e:	68fa      	ldr	r2, [r7, #12]
 8004b90:	440a      	add	r2, r1
 8004b92:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004b96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004b9e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3714      	adds	r7, #20
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr
	...

08004bb0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b085      	sub	sp, #20
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
 8004bb8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	781b      	ldrb	r3, [r3, #0]
 8004bc2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	785b      	ldrb	r3, [r3, #1]
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d161      	bne.n	8004c90 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	015a      	lsls	r2, r3, #5
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	4413      	add	r3, r2
 8004bd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004bde:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004be2:	d11f      	bne.n	8004c24 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	015a      	lsls	r2, r3, #5
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	4413      	add	r3, r2
 8004bec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	68ba      	ldr	r2, [r7, #8]
 8004bf4:	0151      	lsls	r1, r2, #5
 8004bf6:	68fa      	ldr	r2, [r7, #12]
 8004bf8:	440a      	add	r2, r1
 8004bfa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004bfe:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004c02:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	015a      	lsls	r2, r3, #5
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	4413      	add	r3, r2
 8004c0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	68ba      	ldr	r2, [r7, #8]
 8004c14:	0151      	lsls	r1, r2, #5
 8004c16:	68fa      	ldr	r2, [r7, #12]
 8004c18:	440a      	add	r2, r1
 8004c1a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c1e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004c22:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c2a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	f003 030f 	and.w	r3, r3, #15
 8004c34:	2101      	movs	r1, #1
 8004c36:	fa01 f303 	lsl.w	r3, r1, r3
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	43db      	mvns	r3, r3
 8004c3e:	68f9      	ldr	r1, [r7, #12]
 8004c40:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004c44:	4013      	ands	r3, r2
 8004c46:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c4e:	69da      	ldr	r2, [r3, #28]
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	781b      	ldrb	r3, [r3, #0]
 8004c54:	f003 030f 	and.w	r3, r3, #15
 8004c58:	2101      	movs	r1, #1
 8004c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8004c5e:	b29b      	uxth	r3, r3
 8004c60:	43db      	mvns	r3, r3
 8004c62:	68f9      	ldr	r1, [r7, #12]
 8004c64:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004c68:	4013      	ands	r3, r2
 8004c6a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	015a      	lsls	r2, r3, #5
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	4413      	add	r3, r2
 8004c74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	0159      	lsls	r1, r3, #5
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	440b      	add	r3, r1
 8004c82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c86:	4619      	mov	r1, r3
 8004c88:	4b35      	ldr	r3, [pc, #212]	; (8004d60 <USB_DeactivateEndpoint+0x1b0>)
 8004c8a:	4013      	ands	r3, r2
 8004c8c:	600b      	str	r3, [r1, #0]
 8004c8e:	e060      	b.n	8004d52 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	015a      	lsls	r2, r3, #5
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	4413      	add	r3, r2
 8004c98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004ca2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004ca6:	d11f      	bne.n	8004ce8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	015a      	lsls	r2, r3, #5
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	4413      	add	r3, r2
 8004cb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	68ba      	ldr	r2, [r7, #8]
 8004cb8:	0151      	lsls	r1, r2, #5
 8004cba:	68fa      	ldr	r2, [r7, #12]
 8004cbc:	440a      	add	r2, r1
 8004cbe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004cc2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004cc6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	015a      	lsls	r2, r3, #5
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	4413      	add	r3, r2
 8004cd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	68ba      	ldr	r2, [r7, #8]
 8004cd8:	0151      	lsls	r1, r2, #5
 8004cda:	68fa      	ldr	r2, [r7, #12]
 8004cdc:	440a      	add	r2, r1
 8004cde:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004ce2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004ce6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004cee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	781b      	ldrb	r3, [r3, #0]
 8004cf4:	f003 030f 	and.w	r3, r3, #15
 8004cf8:	2101      	movs	r1, #1
 8004cfa:	fa01 f303 	lsl.w	r3, r1, r3
 8004cfe:	041b      	lsls	r3, r3, #16
 8004d00:	43db      	mvns	r3, r3
 8004d02:	68f9      	ldr	r1, [r7, #12]
 8004d04:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004d08:	4013      	ands	r3, r2
 8004d0a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d12:	69da      	ldr	r2, [r3, #28]
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	781b      	ldrb	r3, [r3, #0]
 8004d18:	f003 030f 	and.w	r3, r3, #15
 8004d1c:	2101      	movs	r1, #1
 8004d1e:	fa01 f303 	lsl.w	r3, r1, r3
 8004d22:	041b      	lsls	r3, r3, #16
 8004d24:	43db      	mvns	r3, r3
 8004d26:	68f9      	ldr	r1, [r7, #12]
 8004d28:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	015a      	lsls	r2, r3, #5
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	4413      	add	r3, r2
 8004d38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	0159      	lsls	r1, r3, #5
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	440b      	add	r3, r1
 8004d46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d4a:	4619      	mov	r1, r3
 8004d4c:	4b05      	ldr	r3, [pc, #20]	; (8004d64 <USB_DeactivateEndpoint+0x1b4>)
 8004d4e:	4013      	ands	r3, r2
 8004d50:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8004d52:	2300      	movs	r3, #0
}
 8004d54:	4618      	mov	r0, r3
 8004d56:	3714      	adds	r7, #20
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5e:	4770      	bx	lr
 8004d60:	ec337800 	.word	0xec337800
 8004d64:	eff37800 	.word	0xeff37800

08004d68 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b08a      	sub	sp, #40	; 0x28
 8004d6c:	af02      	add	r7, sp, #8
 8004d6e:	60f8      	str	r0, [r7, #12]
 8004d70:	60b9      	str	r1, [r7, #8]
 8004d72:	4613      	mov	r3, r2
 8004d74:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	781b      	ldrb	r3, [r3, #0]
 8004d7e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	785b      	ldrb	r3, [r3, #1]
 8004d84:	2b01      	cmp	r3, #1
 8004d86:	f040 815c 	bne.w	8005042 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	699b      	ldr	r3, [r3, #24]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d132      	bne.n	8004df8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004d92:	69bb      	ldr	r3, [r7, #24]
 8004d94:	015a      	lsls	r2, r3, #5
 8004d96:	69fb      	ldr	r3, [r7, #28]
 8004d98:	4413      	add	r3, r2
 8004d9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d9e:	691b      	ldr	r3, [r3, #16]
 8004da0:	69ba      	ldr	r2, [r7, #24]
 8004da2:	0151      	lsls	r1, r2, #5
 8004da4:	69fa      	ldr	r2, [r7, #28]
 8004da6:	440a      	add	r2, r1
 8004da8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004dac:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004db0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004db4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004db6:	69bb      	ldr	r3, [r7, #24]
 8004db8:	015a      	lsls	r2, r3, #5
 8004dba:	69fb      	ldr	r3, [r7, #28]
 8004dbc:	4413      	add	r3, r2
 8004dbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004dc2:	691b      	ldr	r3, [r3, #16]
 8004dc4:	69ba      	ldr	r2, [r7, #24]
 8004dc6:	0151      	lsls	r1, r2, #5
 8004dc8:	69fa      	ldr	r2, [r7, #28]
 8004dca:	440a      	add	r2, r1
 8004dcc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004dd0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004dd4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004dd6:	69bb      	ldr	r3, [r7, #24]
 8004dd8:	015a      	lsls	r2, r3, #5
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	4413      	add	r3, r2
 8004dde:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004de2:	691b      	ldr	r3, [r3, #16]
 8004de4:	69ba      	ldr	r2, [r7, #24]
 8004de6:	0151      	lsls	r1, r2, #5
 8004de8:	69fa      	ldr	r2, [r7, #28]
 8004dea:	440a      	add	r2, r1
 8004dec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004df0:	0cdb      	lsrs	r3, r3, #19
 8004df2:	04db      	lsls	r3, r3, #19
 8004df4:	6113      	str	r3, [r2, #16]
 8004df6:	e074      	b.n	8004ee2 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004df8:	69bb      	ldr	r3, [r7, #24]
 8004dfa:	015a      	lsls	r2, r3, #5
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	4413      	add	r3, r2
 8004e00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e04:	691b      	ldr	r3, [r3, #16]
 8004e06:	69ba      	ldr	r2, [r7, #24]
 8004e08:	0151      	lsls	r1, r2, #5
 8004e0a:	69fa      	ldr	r2, [r7, #28]
 8004e0c:	440a      	add	r2, r1
 8004e0e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004e12:	0cdb      	lsrs	r3, r3, #19
 8004e14:	04db      	lsls	r3, r3, #19
 8004e16:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004e18:	69bb      	ldr	r3, [r7, #24]
 8004e1a:	015a      	lsls	r2, r3, #5
 8004e1c:	69fb      	ldr	r3, [r7, #28]
 8004e1e:	4413      	add	r3, r2
 8004e20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e24:	691b      	ldr	r3, [r3, #16]
 8004e26:	69ba      	ldr	r2, [r7, #24]
 8004e28:	0151      	lsls	r1, r2, #5
 8004e2a:	69fa      	ldr	r2, [r7, #28]
 8004e2c:	440a      	add	r2, r1
 8004e2e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004e32:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004e36:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004e3a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8004e3c:	69bb      	ldr	r3, [r7, #24]
 8004e3e:	015a      	lsls	r2, r3, #5
 8004e40:	69fb      	ldr	r3, [r7, #28]
 8004e42:	4413      	add	r3, r2
 8004e44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e48:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	6999      	ldr	r1, [r3, #24]
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	440b      	add	r3, r1
 8004e54:	1e59      	subs	r1, r3, #1
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	68db      	ldr	r3, [r3, #12]
 8004e5a:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e5e:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8004e60:	4b9d      	ldr	r3, [pc, #628]	; (80050d8 <USB_EPStartXfer+0x370>)
 8004e62:	400b      	ands	r3, r1
 8004e64:	69b9      	ldr	r1, [r7, #24]
 8004e66:	0148      	lsls	r0, r1, #5
 8004e68:	69f9      	ldr	r1, [r7, #28]
 8004e6a:	4401      	add	r1, r0
 8004e6c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004e70:	4313      	orrs	r3, r2
 8004e72:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004e74:	69bb      	ldr	r3, [r7, #24]
 8004e76:	015a      	lsls	r2, r3, #5
 8004e78:	69fb      	ldr	r3, [r7, #28]
 8004e7a:	4413      	add	r3, r2
 8004e7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e80:	691a      	ldr	r2, [r3, #16]
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	699b      	ldr	r3, [r3, #24]
 8004e86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e8a:	69b9      	ldr	r1, [r7, #24]
 8004e8c:	0148      	lsls	r0, r1, #5
 8004e8e:	69f9      	ldr	r1, [r7, #28]
 8004e90:	4401      	add	r1, r0
 8004e92:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004e96:	4313      	orrs	r3, r2
 8004e98:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	791b      	ldrb	r3, [r3, #4]
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d11f      	bne.n	8004ee2 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004ea2:	69bb      	ldr	r3, [r7, #24]
 8004ea4:	015a      	lsls	r2, r3, #5
 8004ea6:	69fb      	ldr	r3, [r7, #28]
 8004ea8:	4413      	add	r3, r2
 8004eaa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004eae:	691b      	ldr	r3, [r3, #16]
 8004eb0:	69ba      	ldr	r2, [r7, #24]
 8004eb2:	0151      	lsls	r1, r2, #5
 8004eb4:	69fa      	ldr	r2, [r7, #28]
 8004eb6:	440a      	add	r2, r1
 8004eb8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ebc:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8004ec0:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8004ec2:	69bb      	ldr	r3, [r7, #24]
 8004ec4:	015a      	lsls	r2, r3, #5
 8004ec6:	69fb      	ldr	r3, [r7, #28]
 8004ec8:	4413      	add	r3, r2
 8004eca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ece:	691b      	ldr	r3, [r3, #16]
 8004ed0:	69ba      	ldr	r2, [r7, #24]
 8004ed2:	0151      	lsls	r1, r2, #5
 8004ed4:	69fa      	ldr	r2, [r7, #28]
 8004ed6:	440a      	add	r2, r1
 8004ed8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004edc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004ee0:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8004ee2:	79fb      	ldrb	r3, [r7, #7]
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	d14b      	bne.n	8004f80 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	695b      	ldr	r3, [r3, #20]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d009      	beq.n	8004f04 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004ef0:	69bb      	ldr	r3, [r7, #24]
 8004ef2:	015a      	lsls	r2, r3, #5
 8004ef4:	69fb      	ldr	r3, [r7, #28]
 8004ef6:	4413      	add	r3, r2
 8004ef8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004efc:	461a      	mov	r2, r3
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	695b      	ldr	r3, [r3, #20]
 8004f02:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	791b      	ldrb	r3, [r3, #4]
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d128      	bne.n	8004f5e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004f0c:	69fb      	ldr	r3, [r7, #28]
 8004f0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d110      	bne.n	8004f3e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004f1c:	69bb      	ldr	r3, [r7, #24]
 8004f1e:	015a      	lsls	r2, r3, #5
 8004f20:	69fb      	ldr	r3, [r7, #28]
 8004f22:	4413      	add	r3, r2
 8004f24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	69ba      	ldr	r2, [r7, #24]
 8004f2c:	0151      	lsls	r1, r2, #5
 8004f2e:	69fa      	ldr	r2, [r7, #28]
 8004f30:	440a      	add	r2, r1
 8004f32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f36:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004f3a:	6013      	str	r3, [r2, #0]
 8004f3c:	e00f      	b.n	8004f5e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004f3e:	69bb      	ldr	r3, [r7, #24]
 8004f40:	015a      	lsls	r2, r3, #5
 8004f42:	69fb      	ldr	r3, [r7, #28]
 8004f44:	4413      	add	r3, r2
 8004f46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	69ba      	ldr	r2, [r7, #24]
 8004f4e:	0151      	lsls	r1, r2, #5
 8004f50:	69fa      	ldr	r2, [r7, #28]
 8004f52:	440a      	add	r2, r1
 8004f54:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f5c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004f5e:	69bb      	ldr	r3, [r7, #24]
 8004f60:	015a      	lsls	r2, r3, #5
 8004f62:	69fb      	ldr	r3, [r7, #28]
 8004f64:	4413      	add	r3, r2
 8004f66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	69ba      	ldr	r2, [r7, #24]
 8004f6e:	0151      	lsls	r1, r2, #5
 8004f70:	69fa      	ldr	r2, [r7, #28]
 8004f72:	440a      	add	r2, r1
 8004f74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f78:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004f7c:	6013      	str	r3, [r2, #0]
 8004f7e:	e133      	b.n	80051e8 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004f80:	69bb      	ldr	r3, [r7, #24]
 8004f82:	015a      	lsls	r2, r3, #5
 8004f84:	69fb      	ldr	r3, [r7, #28]
 8004f86:	4413      	add	r3, r2
 8004f88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	69ba      	ldr	r2, [r7, #24]
 8004f90:	0151      	lsls	r1, r2, #5
 8004f92:	69fa      	ldr	r2, [r7, #28]
 8004f94:	440a      	add	r2, r1
 8004f96:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f9a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004f9e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	791b      	ldrb	r3, [r3, #4]
 8004fa4:	2b01      	cmp	r3, #1
 8004fa6:	d015      	beq.n	8004fd4 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	699b      	ldr	r3, [r3, #24]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	f000 811b 	beq.w	80051e8 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004fb2:	69fb      	ldr	r3, [r7, #28]
 8004fb4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004fb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	781b      	ldrb	r3, [r3, #0]
 8004fbe:	f003 030f 	and.w	r3, r3, #15
 8004fc2:	2101      	movs	r1, #1
 8004fc4:	fa01 f303 	lsl.w	r3, r1, r3
 8004fc8:	69f9      	ldr	r1, [r7, #28]
 8004fca:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	634b      	str	r3, [r1, #52]	; 0x34
 8004fd2:	e109      	b.n	80051e8 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004fd4:	69fb      	ldr	r3, [r7, #28]
 8004fd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d110      	bne.n	8005006 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004fe4:	69bb      	ldr	r3, [r7, #24]
 8004fe6:	015a      	lsls	r2, r3, #5
 8004fe8:	69fb      	ldr	r3, [r7, #28]
 8004fea:	4413      	add	r3, r2
 8004fec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	69ba      	ldr	r2, [r7, #24]
 8004ff4:	0151      	lsls	r1, r2, #5
 8004ff6:	69fa      	ldr	r2, [r7, #28]
 8004ff8:	440a      	add	r2, r1
 8004ffa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ffe:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005002:	6013      	str	r3, [r2, #0]
 8005004:	e00f      	b.n	8005026 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005006:	69bb      	ldr	r3, [r7, #24]
 8005008:	015a      	lsls	r2, r3, #5
 800500a:	69fb      	ldr	r3, [r7, #28]
 800500c:	4413      	add	r3, r2
 800500e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	69ba      	ldr	r2, [r7, #24]
 8005016:	0151      	lsls	r1, r2, #5
 8005018:	69fa      	ldr	r2, [r7, #28]
 800501a:	440a      	add	r2, r1
 800501c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005020:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005024:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	6919      	ldr	r1, [r3, #16]
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	781a      	ldrb	r2, [r3, #0]
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	699b      	ldr	r3, [r3, #24]
 8005032:	b298      	uxth	r0, r3
 8005034:	79fb      	ldrb	r3, [r7, #7]
 8005036:	9300      	str	r3, [sp, #0]
 8005038:	4603      	mov	r3, r0
 800503a:	68f8      	ldr	r0, [r7, #12]
 800503c:	f000 fade 	bl	80055fc <USB_WritePacket>
 8005040:	e0d2      	b.n	80051e8 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005042:	69bb      	ldr	r3, [r7, #24]
 8005044:	015a      	lsls	r2, r3, #5
 8005046:	69fb      	ldr	r3, [r7, #28]
 8005048:	4413      	add	r3, r2
 800504a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800504e:	691b      	ldr	r3, [r3, #16]
 8005050:	69ba      	ldr	r2, [r7, #24]
 8005052:	0151      	lsls	r1, r2, #5
 8005054:	69fa      	ldr	r2, [r7, #28]
 8005056:	440a      	add	r2, r1
 8005058:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800505c:	0cdb      	lsrs	r3, r3, #19
 800505e:	04db      	lsls	r3, r3, #19
 8005060:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005062:	69bb      	ldr	r3, [r7, #24]
 8005064:	015a      	lsls	r2, r3, #5
 8005066:	69fb      	ldr	r3, [r7, #28]
 8005068:	4413      	add	r3, r2
 800506a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800506e:	691b      	ldr	r3, [r3, #16]
 8005070:	69ba      	ldr	r2, [r7, #24]
 8005072:	0151      	lsls	r1, r2, #5
 8005074:	69fa      	ldr	r2, [r7, #28]
 8005076:	440a      	add	r2, r1
 8005078:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800507c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005080:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005084:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	699b      	ldr	r3, [r3, #24]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d126      	bne.n	80050dc <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800508e:	69bb      	ldr	r3, [r7, #24]
 8005090:	015a      	lsls	r2, r3, #5
 8005092:	69fb      	ldr	r3, [r7, #28]
 8005094:	4413      	add	r3, r2
 8005096:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800509a:	691a      	ldr	r2, [r3, #16]
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	68db      	ldr	r3, [r3, #12]
 80050a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050a4:	69b9      	ldr	r1, [r7, #24]
 80050a6:	0148      	lsls	r0, r1, #5
 80050a8:	69f9      	ldr	r1, [r7, #28]
 80050aa:	4401      	add	r1, r0
 80050ac:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80050b0:	4313      	orrs	r3, r2
 80050b2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80050b4:	69bb      	ldr	r3, [r7, #24]
 80050b6:	015a      	lsls	r2, r3, #5
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	4413      	add	r3, r2
 80050bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050c0:	691b      	ldr	r3, [r3, #16]
 80050c2:	69ba      	ldr	r2, [r7, #24]
 80050c4:	0151      	lsls	r1, r2, #5
 80050c6:	69fa      	ldr	r2, [r7, #28]
 80050c8:	440a      	add	r2, r1
 80050ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80050ce:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80050d2:	6113      	str	r3, [r2, #16]
 80050d4:	e03a      	b.n	800514c <USB_EPStartXfer+0x3e4>
 80050d6:	bf00      	nop
 80050d8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	699a      	ldr	r2, [r3, #24]
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	68db      	ldr	r3, [r3, #12]
 80050e4:	4413      	add	r3, r2
 80050e6:	1e5a      	subs	r2, r3, #1
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	68db      	ldr	r3, [r3, #12]
 80050ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80050f0:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	68db      	ldr	r3, [r3, #12]
 80050f6:	8afa      	ldrh	r2, [r7, #22]
 80050f8:	fb03 f202 	mul.w	r2, r3, r2
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005100:	69bb      	ldr	r3, [r7, #24]
 8005102:	015a      	lsls	r2, r3, #5
 8005104:	69fb      	ldr	r3, [r7, #28]
 8005106:	4413      	add	r3, r2
 8005108:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800510c:	691a      	ldr	r2, [r3, #16]
 800510e:	8afb      	ldrh	r3, [r7, #22]
 8005110:	04d9      	lsls	r1, r3, #19
 8005112:	4b38      	ldr	r3, [pc, #224]	; (80051f4 <USB_EPStartXfer+0x48c>)
 8005114:	400b      	ands	r3, r1
 8005116:	69b9      	ldr	r1, [r7, #24]
 8005118:	0148      	lsls	r0, r1, #5
 800511a:	69f9      	ldr	r1, [r7, #28]
 800511c:	4401      	add	r1, r0
 800511e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005122:	4313      	orrs	r3, r2
 8005124:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005126:	69bb      	ldr	r3, [r7, #24]
 8005128:	015a      	lsls	r2, r3, #5
 800512a:	69fb      	ldr	r3, [r7, #28]
 800512c:	4413      	add	r3, r2
 800512e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005132:	691a      	ldr	r2, [r3, #16]
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	69db      	ldr	r3, [r3, #28]
 8005138:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800513c:	69b9      	ldr	r1, [r7, #24]
 800513e:	0148      	lsls	r0, r1, #5
 8005140:	69f9      	ldr	r1, [r7, #28]
 8005142:	4401      	add	r1, r0
 8005144:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005148:	4313      	orrs	r3, r2
 800514a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800514c:	79fb      	ldrb	r3, [r7, #7]
 800514e:	2b01      	cmp	r3, #1
 8005150:	d10d      	bne.n	800516e <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	691b      	ldr	r3, [r3, #16]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d009      	beq.n	800516e <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	6919      	ldr	r1, [r3, #16]
 800515e:	69bb      	ldr	r3, [r7, #24]
 8005160:	015a      	lsls	r2, r3, #5
 8005162:	69fb      	ldr	r3, [r7, #28]
 8005164:	4413      	add	r3, r2
 8005166:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800516a:	460a      	mov	r2, r1
 800516c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	791b      	ldrb	r3, [r3, #4]
 8005172:	2b01      	cmp	r3, #1
 8005174:	d128      	bne.n	80051c8 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005176:	69fb      	ldr	r3, [r7, #28]
 8005178:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005182:	2b00      	cmp	r3, #0
 8005184:	d110      	bne.n	80051a8 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005186:	69bb      	ldr	r3, [r7, #24]
 8005188:	015a      	lsls	r2, r3, #5
 800518a:	69fb      	ldr	r3, [r7, #28]
 800518c:	4413      	add	r3, r2
 800518e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	69ba      	ldr	r2, [r7, #24]
 8005196:	0151      	lsls	r1, r2, #5
 8005198:	69fa      	ldr	r2, [r7, #28]
 800519a:	440a      	add	r2, r1
 800519c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80051a0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80051a4:	6013      	str	r3, [r2, #0]
 80051a6:	e00f      	b.n	80051c8 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80051a8:	69bb      	ldr	r3, [r7, #24]
 80051aa:	015a      	lsls	r2, r3, #5
 80051ac:	69fb      	ldr	r3, [r7, #28]
 80051ae:	4413      	add	r3, r2
 80051b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	69ba      	ldr	r2, [r7, #24]
 80051b8:	0151      	lsls	r1, r2, #5
 80051ba:	69fa      	ldr	r2, [r7, #28]
 80051bc:	440a      	add	r2, r1
 80051be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80051c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051c6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80051c8:	69bb      	ldr	r3, [r7, #24]
 80051ca:	015a      	lsls	r2, r3, #5
 80051cc:	69fb      	ldr	r3, [r7, #28]
 80051ce:	4413      	add	r3, r2
 80051d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	69ba      	ldr	r2, [r7, #24]
 80051d8:	0151      	lsls	r1, r2, #5
 80051da:	69fa      	ldr	r2, [r7, #28]
 80051dc:	440a      	add	r2, r1
 80051de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80051e2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80051e6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80051e8:	2300      	movs	r3, #0
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3720      	adds	r7, #32
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}
 80051f2:	bf00      	nop
 80051f4:	1ff80000 	.word	0x1ff80000

080051f8 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b087      	sub	sp, #28
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	60f8      	str	r0, [r7, #12]
 8005200:	60b9      	str	r1, [r7, #8]
 8005202:	4613      	mov	r3, r2
 8005204:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	781b      	ldrb	r3, [r3, #0]
 800520e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	785b      	ldrb	r3, [r3, #1]
 8005214:	2b01      	cmp	r3, #1
 8005216:	f040 80ce 	bne.w	80053b6 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	699b      	ldr	r3, [r3, #24]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d132      	bne.n	8005288 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	015a      	lsls	r2, r3, #5
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	4413      	add	r3, r2
 800522a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800522e:	691b      	ldr	r3, [r3, #16]
 8005230:	693a      	ldr	r2, [r7, #16]
 8005232:	0151      	lsls	r1, r2, #5
 8005234:	697a      	ldr	r2, [r7, #20]
 8005236:	440a      	add	r2, r1
 8005238:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800523c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005240:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005244:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005246:	693b      	ldr	r3, [r7, #16]
 8005248:	015a      	lsls	r2, r3, #5
 800524a:	697b      	ldr	r3, [r7, #20]
 800524c:	4413      	add	r3, r2
 800524e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005252:	691b      	ldr	r3, [r3, #16]
 8005254:	693a      	ldr	r2, [r7, #16]
 8005256:	0151      	lsls	r1, r2, #5
 8005258:	697a      	ldr	r2, [r7, #20]
 800525a:	440a      	add	r2, r1
 800525c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005260:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005264:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	015a      	lsls	r2, r3, #5
 800526a:	697b      	ldr	r3, [r7, #20]
 800526c:	4413      	add	r3, r2
 800526e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005272:	691b      	ldr	r3, [r3, #16]
 8005274:	693a      	ldr	r2, [r7, #16]
 8005276:	0151      	lsls	r1, r2, #5
 8005278:	697a      	ldr	r2, [r7, #20]
 800527a:	440a      	add	r2, r1
 800527c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005280:	0cdb      	lsrs	r3, r3, #19
 8005282:	04db      	lsls	r3, r3, #19
 8005284:	6113      	str	r3, [r2, #16]
 8005286:	e04e      	b.n	8005326 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	015a      	lsls	r2, r3, #5
 800528c:	697b      	ldr	r3, [r7, #20]
 800528e:	4413      	add	r3, r2
 8005290:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005294:	691b      	ldr	r3, [r3, #16]
 8005296:	693a      	ldr	r2, [r7, #16]
 8005298:	0151      	lsls	r1, r2, #5
 800529a:	697a      	ldr	r2, [r7, #20]
 800529c:	440a      	add	r2, r1
 800529e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80052a2:	0cdb      	lsrs	r3, r3, #19
 80052a4:	04db      	lsls	r3, r3, #19
 80052a6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80052a8:	693b      	ldr	r3, [r7, #16]
 80052aa:	015a      	lsls	r2, r3, #5
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	4413      	add	r3, r2
 80052b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052b4:	691b      	ldr	r3, [r3, #16]
 80052b6:	693a      	ldr	r2, [r7, #16]
 80052b8:	0151      	lsls	r1, r2, #5
 80052ba:	697a      	ldr	r2, [r7, #20]
 80052bc:	440a      	add	r2, r1
 80052be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80052c2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80052c6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80052ca:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	699a      	ldr	r2, [r3, #24]
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	68db      	ldr	r3, [r3, #12]
 80052d4:	429a      	cmp	r2, r3
 80052d6:	d903      	bls.n	80052e0 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80052d8:	68bb      	ldr	r3, [r7, #8]
 80052da:	68da      	ldr	r2, [r3, #12]
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80052e0:	693b      	ldr	r3, [r7, #16]
 80052e2:	015a      	lsls	r2, r3, #5
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	4413      	add	r3, r2
 80052e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052ec:	691b      	ldr	r3, [r3, #16]
 80052ee:	693a      	ldr	r2, [r7, #16]
 80052f0:	0151      	lsls	r1, r2, #5
 80052f2:	697a      	ldr	r2, [r7, #20]
 80052f4:	440a      	add	r2, r1
 80052f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80052fa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80052fe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	015a      	lsls	r2, r3, #5
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	4413      	add	r3, r2
 8005308:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800530c:	691a      	ldr	r2, [r3, #16]
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	699b      	ldr	r3, [r3, #24]
 8005312:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005316:	6939      	ldr	r1, [r7, #16]
 8005318:	0148      	lsls	r0, r1, #5
 800531a:	6979      	ldr	r1, [r7, #20]
 800531c:	4401      	add	r1, r0
 800531e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005322:	4313      	orrs	r3, r2
 8005324:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005326:	79fb      	ldrb	r3, [r7, #7]
 8005328:	2b01      	cmp	r3, #1
 800532a:	d11e      	bne.n	800536a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	695b      	ldr	r3, [r3, #20]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d009      	beq.n	8005348 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	015a      	lsls	r2, r3, #5
 8005338:	697b      	ldr	r3, [r7, #20]
 800533a:	4413      	add	r3, r2
 800533c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005340:	461a      	mov	r2, r3
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	695b      	ldr	r3, [r3, #20]
 8005346:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	015a      	lsls	r2, r3, #5
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	4413      	add	r3, r2
 8005350:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	693a      	ldr	r2, [r7, #16]
 8005358:	0151      	lsls	r1, r2, #5
 800535a:	697a      	ldr	r2, [r7, #20]
 800535c:	440a      	add	r2, r1
 800535e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005362:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005366:	6013      	str	r3, [r2, #0]
 8005368:	e097      	b.n	800549a <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	015a      	lsls	r2, r3, #5
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	4413      	add	r3, r2
 8005372:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	693a      	ldr	r2, [r7, #16]
 800537a:	0151      	lsls	r1, r2, #5
 800537c:	697a      	ldr	r2, [r7, #20]
 800537e:	440a      	add	r2, r1
 8005380:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005384:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005388:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	699b      	ldr	r3, [r3, #24]
 800538e:	2b00      	cmp	r3, #0
 8005390:	f000 8083 	beq.w	800549a <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800539a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	781b      	ldrb	r3, [r3, #0]
 80053a0:	f003 030f 	and.w	r3, r3, #15
 80053a4:	2101      	movs	r1, #1
 80053a6:	fa01 f303 	lsl.w	r3, r1, r3
 80053aa:	6979      	ldr	r1, [r7, #20]
 80053ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80053b0:	4313      	orrs	r3, r2
 80053b2:	634b      	str	r3, [r1, #52]	; 0x34
 80053b4:	e071      	b.n	800549a <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	015a      	lsls	r2, r3, #5
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	4413      	add	r3, r2
 80053be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053c2:	691b      	ldr	r3, [r3, #16]
 80053c4:	693a      	ldr	r2, [r7, #16]
 80053c6:	0151      	lsls	r1, r2, #5
 80053c8:	697a      	ldr	r2, [r7, #20]
 80053ca:	440a      	add	r2, r1
 80053cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80053d0:	0cdb      	lsrs	r3, r3, #19
 80053d2:	04db      	lsls	r3, r3, #19
 80053d4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	015a      	lsls	r2, r3, #5
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	4413      	add	r3, r2
 80053de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053e2:	691b      	ldr	r3, [r3, #16]
 80053e4:	693a      	ldr	r2, [r7, #16]
 80053e6:	0151      	lsls	r1, r2, #5
 80053e8:	697a      	ldr	r2, [r7, #20]
 80053ea:	440a      	add	r2, r1
 80053ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80053f0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80053f4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80053f8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	699b      	ldr	r3, [r3, #24]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d003      	beq.n	800540a <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	68da      	ldr	r2, [r3, #12]
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	68da      	ldr	r2, [r3, #12]
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	015a      	lsls	r2, r3, #5
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	4413      	add	r3, r2
 800541a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800541e:	691b      	ldr	r3, [r3, #16]
 8005420:	693a      	ldr	r2, [r7, #16]
 8005422:	0151      	lsls	r1, r2, #5
 8005424:	697a      	ldr	r2, [r7, #20]
 8005426:	440a      	add	r2, r1
 8005428:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800542c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005430:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	015a      	lsls	r2, r3, #5
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	4413      	add	r3, r2
 800543a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800543e:	691a      	ldr	r2, [r3, #16]
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	69db      	ldr	r3, [r3, #28]
 8005444:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005448:	6939      	ldr	r1, [r7, #16]
 800544a:	0148      	lsls	r0, r1, #5
 800544c:	6979      	ldr	r1, [r7, #20]
 800544e:	4401      	add	r1, r0
 8005450:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005454:	4313      	orrs	r3, r2
 8005456:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8005458:	79fb      	ldrb	r3, [r7, #7]
 800545a:	2b01      	cmp	r3, #1
 800545c:	d10d      	bne.n	800547a <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	691b      	ldr	r3, [r3, #16]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d009      	beq.n	800547a <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	6919      	ldr	r1, [r3, #16]
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	015a      	lsls	r2, r3, #5
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	4413      	add	r3, r2
 8005472:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005476:	460a      	mov	r2, r1
 8005478:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	015a      	lsls	r2, r3, #5
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	4413      	add	r3, r2
 8005482:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	693a      	ldr	r2, [r7, #16]
 800548a:	0151      	lsls	r1, r2, #5
 800548c:	697a      	ldr	r2, [r7, #20]
 800548e:	440a      	add	r2, r1
 8005490:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005494:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005498:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800549a:	2300      	movs	r3, #0
}
 800549c:	4618      	mov	r0, r3
 800549e:	371c      	adds	r7, #28
 80054a0:	46bd      	mov	sp, r7
 80054a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a6:	4770      	bx	lr

080054a8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b087      	sub	sp, #28
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
 80054b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80054b2:	2300      	movs	r3, #0
 80054b4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80054b6:	2300      	movs	r3, #0
 80054b8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	785b      	ldrb	r3, [r3, #1]
 80054c2:	2b01      	cmp	r3, #1
 80054c4:	d14a      	bne.n	800555c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	781b      	ldrb	r3, [r3, #0]
 80054ca:	015a      	lsls	r2, r3, #5
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	4413      	add	r3, r2
 80054d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80054da:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80054de:	f040 8086 	bne.w	80055ee <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	781b      	ldrb	r3, [r3, #0]
 80054e6:	015a      	lsls	r2, r3, #5
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	4413      	add	r3, r2
 80054ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	683a      	ldr	r2, [r7, #0]
 80054f4:	7812      	ldrb	r2, [r2, #0]
 80054f6:	0151      	lsls	r1, r2, #5
 80054f8:	693a      	ldr	r2, [r7, #16]
 80054fa:	440a      	add	r2, r1
 80054fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005500:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005504:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	781b      	ldrb	r3, [r3, #0]
 800550a:	015a      	lsls	r2, r3, #5
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	4413      	add	r3, r2
 8005510:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	683a      	ldr	r2, [r7, #0]
 8005518:	7812      	ldrb	r2, [r2, #0]
 800551a:	0151      	lsls	r1, r2, #5
 800551c:	693a      	ldr	r2, [r7, #16]
 800551e:	440a      	add	r2, r1
 8005520:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005524:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005528:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	3301      	adds	r3, #1
 800552e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f242 7210 	movw	r2, #10000	; 0x2710
 8005536:	4293      	cmp	r3, r2
 8005538:	d902      	bls.n	8005540 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	75fb      	strb	r3, [r7, #23]
          break;
 800553e:	e056      	b.n	80055ee <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	781b      	ldrb	r3, [r3, #0]
 8005544:	015a      	lsls	r2, r3, #5
 8005546:	693b      	ldr	r3, [r7, #16]
 8005548:	4413      	add	r3, r2
 800554a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005554:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005558:	d0e7      	beq.n	800552a <USB_EPStopXfer+0x82>
 800555a:	e048      	b.n	80055ee <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	781b      	ldrb	r3, [r3, #0]
 8005560:	015a      	lsls	r2, r3, #5
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	4413      	add	r3, r2
 8005566:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005570:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005574:	d13b      	bne.n	80055ee <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	781b      	ldrb	r3, [r3, #0]
 800557a:	015a      	lsls	r2, r3, #5
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	4413      	add	r3, r2
 8005580:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	683a      	ldr	r2, [r7, #0]
 8005588:	7812      	ldrb	r2, [r2, #0]
 800558a:	0151      	lsls	r1, r2, #5
 800558c:	693a      	ldr	r2, [r7, #16]
 800558e:	440a      	add	r2, r1
 8005590:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005594:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005598:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	781b      	ldrb	r3, [r3, #0]
 800559e:	015a      	lsls	r2, r3, #5
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	4413      	add	r3, r2
 80055a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	683a      	ldr	r2, [r7, #0]
 80055ac:	7812      	ldrb	r2, [r2, #0]
 80055ae:	0151      	lsls	r1, r2, #5
 80055b0:	693a      	ldr	r2, [r7, #16]
 80055b2:	440a      	add	r2, r1
 80055b4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80055b8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80055bc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	3301      	adds	r3, #1
 80055c2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	f242 7210 	movw	r2, #10000	; 0x2710
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d902      	bls.n	80055d4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80055ce:	2301      	movs	r3, #1
 80055d0:	75fb      	strb	r3, [r7, #23]
          break;
 80055d2:	e00c      	b.n	80055ee <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	781b      	ldrb	r3, [r3, #0]
 80055d8:	015a      	lsls	r2, r3, #5
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	4413      	add	r3, r2
 80055de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80055e8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80055ec:	d0e7      	beq.n	80055be <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80055ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	371c      	adds	r7, #28
 80055f4:	46bd      	mov	sp, r7
 80055f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fa:	4770      	bx	lr

080055fc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b089      	sub	sp, #36	; 0x24
 8005600:	af00      	add	r7, sp, #0
 8005602:	60f8      	str	r0, [r7, #12]
 8005604:	60b9      	str	r1, [r7, #8]
 8005606:	4611      	mov	r1, r2
 8005608:	461a      	mov	r2, r3
 800560a:	460b      	mov	r3, r1
 800560c:	71fb      	strb	r3, [r7, #7]
 800560e:	4613      	mov	r3, r2
 8005610:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800561a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800561e:	2b00      	cmp	r3, #0
 8005620:	d123      	bne.n	800566a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005622:	88bb      	ldrh	r3, [r7, #4]
 8005624:	3303      	adds	r3, #3
 8005626:	089b      	lsrs	r3, r3, #2
 8005628:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800562a:	2300      	movs	r3, #0
 800562c:	61bb      	str	r3, [r7, #24]
 800562e:	e018      	b.n	8005662 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005630:	79fb      	ldrb	r3, [r7, #7]
 8005632:	031a      	lsls	r2, r3, #12
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	4413      	add	r3, r2
 8005638:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800563c:	461a      	mov	r2, r3
 800563e:	69fb      	ldr	r3, [r7, #28]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005644:	69fb      	ldr	r3, [r7, #28]
 8005646:	3301      	adds	r3, #1
 8005648:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800564a:	69fb      	ldr	r3, [r7, #28]
 800564c:	3301      	adds	r3, #1
 800564e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005650:	69fb      	ldr	r3, [r7, #28]
 8005652:	3301      	adds	r3, #1
 8005654:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005656:	69fb      	ldr	r3, [r7, #28]
 8005658:	3301      	adds	r3, #1
 800565a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800565c:	69bb      	ldr	r3, [r7, #24]
 800565e:	3301      	adds	r3, #1
 8005660:	61bb      	str	r3, [r7, #24]
 8005662:	69ba      	ldr	r2, [r7, #24]
 8005664:	693b      	ldr	r3, [r7, #16]
 8005666:	429a      	cmp	r2, r3
 8005668:	d3e2      	bcc.n	8005630 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800566a:	2300      	movs	r3, #0
}
 800566c:	4618      	mov	r0, r3
 800566e:	3724      	adds	r7, #36	; 0x24
 8005670:	46bd      	mov	sp, r7
 8005672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005676:	4770      	bx	lr

08005678 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005678:	b480      	push	{r7}
 800567a:	b08b      	sub	sp, #44	; 0x2c
 800567c:	af00      	add	r7, sp, #0
 800567e:	60f8      	str	r0, [r7, #12]
 8005680:	60b9      	str	r1, [r7, #8]
 8005682:	4613      	mov	r3, r2
 8005684:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800568e:	88fb      	ldrh	r3, [r7, #6]
 8005690:	089b      	lsrs	r3, r3, #2
 8005692:	b29b      	uxth	r3, r3
 8005694:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005696:	88fb      	ldrh	r3, [r7, #6]
 8005698:	f003 0303 	and.w	r3, r3, #3
 800569c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800569e:	2300      	movs	r3, #0
 80056a0:	623b      	str	r3, [r7, #32]
 80056a2:	e014      	b.n	80056ce <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80056a4:	69bb      	ldr	r3, [r7, #24]
 80056a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80056aa:	681a      	ldr	r2, [r3, #0]
 80056ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ae:	601a      	str	r2, [r3, #0]
    pDest++;
 80056b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056b2:	3301      	adds	r3, #1
 80056b4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80056b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056b8:	3301      	adds	r3, #1
 80056ba:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80056bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056be:	3301      	adds	r3, #1
 80056c0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80056c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056c4:	3301      	adds	r3, #1
 80056c6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80056c8:	6a3b      	ldr	r3, [r7, #32]
 80056ca:	3301      	adds	r3, #1
 80056cc:	623b      	str	r3, [r7, #32]
 80056ce:	6a3a      	ldr	r2, [r7, #32]
 80056d0:	697b      	ldr	r3, [r7, #20]
 80056d2:	429a      	cmp	r2, r3
 80056d4:	d3e6      	bcc.n	80056a4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80056d6:	8bfb      	ldrh	r3, [r7, #30]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d01e      	beq.n	800571a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80056dc:	2300      	movs	r3, #0
 80056de:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80056e0:	69bb      	ldr	r3, [r7, #24]
 80056e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80056e6:	461a      	mov	r2, r3
 80056e8:	f107 0310 	add.w	r3, r7, #16
 80056ec:	6812      	ldr	r2, [r2, #0]
 80056ee:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80056f0:	693a      	ldr	r2, [r7, #16]
 80056f2:	6a3b      	ldr	r3, [r7, #32]
 80056f4:	b2db      	uxtb	r3, r3
 80056f6:	00db      	lsls	r3, r3, #3
 80056f8:	fa22 f303 	lsr.w	r3, r2, r3
 80056fc:	b2da      	uxtb	r2, r3
 80056fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005700:	701a      	strb	r2, [r3, #0]
      i++;
 8005702:	6a3b      	ldr	r3, [r7, #32]
 8005704:	3301      	adds	r3, #1
 8005706:	623b      	str	r3, [r7, #32]
      pDest++;
 8005708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800570a:	3301      	adds	r3, #1
 800570c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800570e:	8bfb      	ldrh	r3, [r7, #30]
 8005710:	3b01      	subs	r3, #1
 8005712:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005714:	8bfb      	ldrh	r3, [r7, #30]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d1ea      	bne.n	80056f0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800571a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800571c:	4618      	mov	r0, r3
 800571e:	372c      	adds	r7, #44	; 0x2c
 8005720:	46bd      	mov	sp, r7
 8005722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005726:	4770      	bx	lr

08005728 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005728:	b480      	push	{r7}
 800572a:	b085      	sub	sp, #20
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	781b      	ldrb	r3, [r3, #0]
 800573a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	785b      	ldrb	r3, [r3, #1]
 8005740:	2b01      	cmp	r3, #1
 8005742:	d12c      	bne.n	800579e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	015a      	lsls	r2, r3, #5
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	4413      	add	r3, r2
 800574c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	2b00      	cmp	r3, #0
 8005754:	db12      	blt.n	800577c <USB_EPSetStall+0x54>
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d00f      	beq.n	800577c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	015a      	lsls	r2, r3, #5
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	4413      	add	r3, r2
 8005764:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	68ba      	ldr	r2, [r7, #8]
 800576c:	0151      	lsls	r1, r2, #5
 800576e:	68fa      	ldr	r2, [r7, #12]
 8005770:	440a      	add	r2, r1
 8005772:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005776:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800577a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	015a      	lsls	r2, r3, #5
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	4413      	add	r3, r2
 8005784:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	68ba      	ldr	r2, [r7, #8]
 800578c:	0151      	lsls	r1, r2, #5
 800578e:	68fa      	ldr	r2, [r7, #12]
 8005790:	440a      	add	r2, r1
 8005792:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005796:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800579a:	6013      	str	r3, [r2, #0]
 800579c:	e02b      	b.n	80057f6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	015a      	lsls	r2, r3, #5
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	4413      	add	r3, r2
 80057a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	db12      	blt.n	80057d6 <USB_EPSetStall+0xae>
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d00f      	beq.n	80057d6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	015a      	lsls	r2, r3, #5
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	4413      	add	r3, r2
 80057be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	68ba      	ldr	r2, [r7, #8]
 80057c6:	0151      	lsls	r1, r2, #5
 80057c8:	68fa      	ldr	r2, [r7, #12]
 80057ca:	440a      	add	r2, r1
 80057cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80057d0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80057d4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	015a      	lsls	r2, r3, #5
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	4413      	add	r3, r2
 80057de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	68ba      	ldr	r2, [r7, #8]
 80057e6:	0151      	lsls	r1, r2, #5
 80057e8:	68fa      	ldr	r2, [r7, #12]
 80057ea:	440a      	add	r2, r1
 80057ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80057f0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80057f4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80057f6:	2300      	movs	r3, #0
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	3714      	adds	r7, #20
 80057fc:	46bd      	mov	sp, r7
 80057fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005802:	4770      	bx	lr

08005804 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005804:	b480      	push	{r7}
 8005806:	b085      	sub	sp, #20
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
 800580c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	781b      	ldrb	r3, [r3, #0]
 8005816:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	785b      	ldrb	r3, [r3, #1]
 800581c:	2b01      	cmp	r3, #1
 800581e:	d128      	bne.n	8005872 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	015a      	lsls	r2, r3, #5
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	4413      	add	r3, r2
 8005828:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	68ba      	ldr	r2, [r7, #8]
 8005830:	0151      	lsls	r1, r2, #5
 8005832:	68fa      	ldr	r2, [r7, #12]
 8005834:	440a      	add	r2, r1
 8005836:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800583a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800583e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	791b      	ldrb	r3, [r3, #4]
 8005844:	2b03      	cmp	r3, #3
 8005846:	d003      	beq.n	8005850 <USB_EPClearStall+0x4c>
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	791b      	ldrb	r3, [r3, #4]
 800584c:	2b02      	cmp	r3, #2
 800584e:	d138      	bne.n	80058c2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	015a      	lsls	r2, r3, #5
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	4413      	add	r3, r2
 8005858:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	68ba      	ldr	r2, [r7, #8]
 8005860:	0151      	lsls	r1, r2, #5
 8005862:	68fa      	ldr	r2, [r7, #12]
 8005864:	440a      	add	r2, r1
 8005866:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800586a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800586e:	6013      	str	r3, [r2, #0]
 8005870:	e027      	b.n	80058c2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	015a      	lsls	r2, r3, #5
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	4413      	add	r3, r2
 800587a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	68ba      	ldr	r2, [r7, #8]
 8005882:	0151      	lsls	r1, r2, #5
 8005884:	68fa      	ldr	r2, [r7, #12]
 8005886:	440a      	add	r2, r1
 8005888:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800588c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005890:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	791b      	ldrb	r3, [r3, #4]
 8005896:	2b03      	cmp	r3, #3
 8005898:	d003      	beq.n	80058a2 <USB_EPClearStall+0x9e>
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	791b      	ldrb	r3, [r3, #4]
 800589e:	2b02      	cmp	r3, #2
 80058a0:	d10f      	bne.n	80058c2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	015a      	lsls	r2, r3, #5
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	4413      	add	r3, r2
 80058aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	68ba      	ldr	r2, [r7, #8]
 80058b2:	0151      	lsls	r1, r2, #5
 80058b4:	68fa      	ldr	r2, [r7, #12]
 80058b6:	440a      	add	r2, r1
 80058b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80058bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058c0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80058c2:	2300      	movs	r3, #0
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	3714      	adds	r7, #20
 80058c8:	46bd      	mov	sp, r7
 80058ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ce:	4770      	bx	lr

080058d0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b085      	sub	sp, #20
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
 80058d8:	460b      	mov	r3, r1
 80058da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	68fa      	ldr	r2, [r7, #12]
 80058ea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80058ee:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80058f2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	78fb      	ldrb	r3, [r7, #3]
 80058fe:	011b      	lsls	r3, r3, #4
 8005900:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8005904:	68f9      	ldr	r1, [r7, #12]
 8005906:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800590a:	4313      	orrs	r3, r2
 800590c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800590e:	2300      	movs	r3, #0
}
 8005910:	4618      	mov	r0, r3
 8005912:	3714      	adds	r7, #20
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr

0800591c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800591c:	b480      	push	{r7}
 800591e:	b085      	sub	sp, #20
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	68fa      	ldr	r2, [r7, #12]
 8005932:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005936:	f023 0303 	bic.w	r3, r3, #3
 800593a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	68fa      	ldr	r2, [r7, #12]
 8005946:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800594a:	f023 0302 	bic.w	r3, r3, #2
 800594e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005950:	2300      	movs	r3, #0
}
 8005952:	4618      	mov	r0, r3
 8005954:	3714      	adds	r7, #20
 8005956:	46bd      	mov	sp, r7
 8005958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595c:	4770      	bx	lr

0800595e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800595e:	b480      	push	{r7}
 8005960:	b085      	sub	sp, #20
 8005962:	af00      	add	r7, sp, #0
 8005964:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	68fa      	ldr	r2, [r7, #12]
 8005974:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005978:	f023 0303 	bic.w	r3, r3, #3
 800597c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	68fa      	ldr	r2, [r7, #12]
 8005988:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800598c:	f043 0302 	orr.w	r3, r3, #2
 8005990:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005992:	2300      	movs	r3, #0
}
 8005994:	4618      	mov	r0, r3
 8005996:	3714      	adds	r7, #20
 8005998:	46bd      	mov	sp, r7
 800599a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599e:	4770      	bx	lr

080059a0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b085      	sub	sp, #20
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	695b      	ldr	r3, [r3, #20]
 80059ac:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	699b      	ldr	r3, [r3, #24]
 80059b2:	68fa      	ldr	r2, [r7, #12]
 80059b4:	4013      	ands	r3, r2
 80059b6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80059b8:	68fb      	ldr	r3, [r7, #12]
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3714      	adds	r7, #20
 80059be:	46bd      	mov	sp, r7
 80059c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c4:	4770      	bx	lr

080059c6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80059c6:	b480      	push	{r7}
 80059c8:	b085      	sub	sp, #20
 80059ca:	af00      	add	r7, sp, #0
 80059cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059d8:	699b      	ldr	r3, [r3, #24]
 80059da:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059e2:	69db      	ldr	r3, [r3, #28]
 80059e4:	68ba      	ldr	r2, [r7, #8]
 80059e6:	4013      	ands	r3, r2
 80059e8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	0c1b      	lsrs	r3, r3, #16
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	3714      	adds	r7, #20
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr

080059fa <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80059fa:	b480      	push	{r7}
 80059fc:	b085      	sub	sp, #20
 80059fe:	af00      	add	r7, sp, #0
 8005a00:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a0c:	699b      	ldr	r3, [r3, #24]
 8005a0e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a16:	69db      	ldr	r3, [r3, #28]
 8005a18:	68ba      	ldr	r2, [r7, #8]
 8005a1a:	4013      	ands	r3, r2
 8005a1c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	b29b      	uxth	r3, r3
}
 8005a22:	4618      	mov	r0, r3
 8005a24:	3714      	adds	r7, #20
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr

08005a2e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005a2e:	b480      	push	{r7}
 8005a30:	b085      	sub	sp, #20
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	6078      	str	r0, [r7, #4]
 8005a36:	460b      	mov	r3, r1
 8005a38:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005a3e:	78fb      	ldrb	r3, [r7, #3]
 8005a40:	015a      	lsls	r2, r3, #5
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	4413      	add	r3, r2
 8005a46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a4a:	689b      	ldr	r3, [r3, #8]
 8005a4c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a54:	695b      	ldr	r3, [r3, #20]
 8005a56:	68ba      	ldr	r2, [r7, #8]
 8005a58:	4013      	ands	r3, r2
 8005a5a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005a5c:	68bb      	ldr	r3, [r7, #8]
}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	3714      	adds	r7, #20
 8005a62:	46bd      	mov	sp, r7
 8005a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a68:	4770      	bx	lr

08005a6a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005a6a:	b480      	push	{r7}
 8005a6c:	b087      	sub	sp, #28
 8005a6e:	af00      	add	r7, sp, #0
 8005a70:	6078      	str	r0, [r7, #4]
 8005a72:	460b      	mov	r3, r1
 8005a74:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a80:	691b      	ldr	r3, [r3, #16]
 8005a82:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a8c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005a8e:	78fb      	ldrb	r3, [r7, #3]
 8005a90:	f003 030f 	and.w	r3, r3, #15
 8005a94:	68fa      	ldr	r2, [r7, #12]
 8005a96:	fa22 f303 	lsr.w	r3, r2, r3
 8005a9a:	01db      	lsls	r3, r3, #7
 8005a9c:	b2db      	uxtb	r3, r3
 8005a9e:	693a      	ldr	r2, [r7, #16]
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8005aa4:	78fb      	ldrb	r3, [r7, #3]
 8005aa6:	015a      	lsls	r2, r3, #5
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	4413      	add	r3, r2
 8005aac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	693a      	ldr	r2, [r7, #16]
 8005ab4:	4013      	ands	r3, r2
 8005ab6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005ab8:	68bb      	ldr	r3, [r7, #8]
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	371c      	adds	r7, #28
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac4:	4770      	bx	lr

08005ac6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005ac6:	b480      	push	{r7}
 8005ac8:	b083      	sub	sp, #12
 8005aca:	af00      	add	r7, sp, #0
 8005acc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	695b      	ldr	r3, [r3, #20]
 8005ad2:	f003 0301 	and.w	r3, r3, #1
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	370c      	adds	r7, #12
 8005ada:	46bd      	mov	sp, r7
 8005adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae0:	4770      	bx	lr

08005ae2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8005ae2:	b480      	push	{r7}
 8005ae4:	b085      	sub	sp, #20
 8005ae6:	af00      	add	r7, sp, #0
 8005ae8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	68fa      	ldr	r2, [r7, #12]
 8005af8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005afc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005b00:	f023 0307 	bic.w	r3, r3, #7
 8005b04:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	68fa      	ldr	r2, [r7, #12]
 8005b10:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b18:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005b1a:	2300      	movs	r3, #0
}
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	3714      	adds	r7, #20
 8005b20:	46bd      	mov	sp, r7
 8005b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b26:	4770      	bx	lr

08005b28 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b087      	sub	sp, #28
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	60f8      	str	r0, [r7, #12]
 8005b30:	460b      	mov	r3, r1
 8005b32:	607a      	str	r2, [r7, #4]
 8005b34:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	333c      	adds	r3, #60	; 0x3c
 8005b3e:	3304      	adds	r3, #4
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005b44:	693b      	ldr	r3, [r7, #16]
 8005b46:	4a26      	ldr	r2, [pc, #152]	; (8005be0 <USB_EP0_OutStart+0xb8>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d90a      	bls.n	8005b62 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005b58:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005b5c:	d101      	bne.n	8005b62 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	e037      	b.n	8005bd2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b68:	461a      	mov	r2, r3
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b74:	691b      	ldr	r3, [r3, #16]
 8005b76:	697a      	ldr	r2, [r7, #20]
 8005b78:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005b7c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005b80:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b88:	691b      	ldr	r3, [r3, #16]
 8005b8a:	697a      	ldr	r2, [r7, #20]
 8005b8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005b90:	f043 0318 	orr.w	r3, r3, #24
 8005b94:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8005b96:	697b      	ldr	r3, [r7, #20]
 8005b98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b9c:	691b      	ldr	r3, [r3, #16]
 8005b9e:	697a      	ldr	r2, [r7, #20]
 8005ba0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005ba4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8005ba8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8005baa:	7afb      	ldrb	r3, [r7, #11]
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d10f      	bne.n	8005bd0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bb6:	461a      	mov	r2, r3
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	697a      	ldr	r2, [r7, #20]
 8005bc6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005bca:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8005bce:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005bd0:	2300      	movs	r3, #0
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	371c      	adds	r7, #28
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr
 8005bde:	bf00      	nop
 8005be0:	4f54300a 	.word	0x4f54300a

08005be4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b085      	sub	sp, #20
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005bec:	2300      	movs	r3, #0
 8005bee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	3301      	adds	r3, #1
 8005bf4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	4a13      	ldr	r2, [pc, #76]	; (8005c48 <USB_CoreReset+0x64>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d901      	bls.n	8005c02 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005bfe:	2303      	movs	r3, #3
 8005c00:	e01b      	b.n	8005c3a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	691b      	ldr	r3, [r3, #16]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	daf2      	bge.n	8005bf0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	691b      	ldr	r3, [r3, #16]
 8005c12:	f043 0201 	orr.w	r2, r3, #1
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	3301      	adds	r3, #1
 8005c1e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	4a09      	ldr	r2, [pc, #36]	; (8005c48 <USB_CoreReset+0x64>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d901      	bls.n	8005c2c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005c28:	2303      	movs	r3, #3
 8005c2a:	e006      	b.n	8005c3a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	691b      	ldr	r3, [r3, #16]
 8005c30:	f003 0301 	and.w	r3, r3, #1
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	d0f0      	beq.n	8005c1a <USB_CoreReset+0x36>

  return HAL_OK;
 8005c38:	2300      	movs	r3, #0
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3714      	adds	r7, #20
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c44:	4770      	bx	lr
 8005c46:	bf00      	nop
 8005c48:	00030d40 	.word	0x00030d40

08005c4c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b084      	sub	sp, #16
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
 8005c54:	460b      	mov	r3, r1
 8005c56:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005c58:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8005c5c:	f002 fd40 	bl	80086e0 <USBD_static_malloc>
 8005c60:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d109      	bne.n	8005c7c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	32b0      	adds	r2, #176	; 0xb0
 8005c72:	2100      	movs	r1, #0
 8005c74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8005c78:	2302      	movs	r3, #2
 8005c7a:	e0d4      	b.n	8005e26 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8005c7c:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8005c80:	2100      	movs	r1, #0
 8005c82:	68f8      	ldr	r0, [r7, #12]
 8005c84:	f002 fd94 	bl	80087b0 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	32b0      	adds	r2, #176	; 0xb0
 8005c92:	68f9      	ldr	r1, [r7, #12]
 8005c94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	32b0      	adds	r2, #176	; 0xb0
 8005ca2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	7c1b      	ldrb	r3, [r3, #16]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d138      	bne.n	8005d26 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005cb4:	4b5e      	ldr	r3, [pc, #376]	; (8005e30 <USBD_CDC_Init+0x1e4>)
 8005cb6:	7819      	ldrb	r1, [r3, #0]
 8005cb8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005cbc:	2202      	movs	r2, #2
 8005cbe:	6878      	ldr	r0, [r7, #4]
 8005cc0:	f002 fb9d 	bl	80083fe <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005cc4:	4b5a      	ldr	r3, [pc, #360]	; (8005e30 <USBD_CDC_Init+0x1e4>)
 8005cc6:	781b      	ldrb	r3, [r3, #0]
 8005cc8:	f003 020f 	and.w	r2, r3, #15
 8005ccc:	6879      	ldr	r1, [r7, #4]
 8005cce:	4613      	mov	r3, r2
 8005cd0:	009b      	lsls	r3, r3, #2
 8005cd2:	4413      	add	r3, r2
 8005cd4:	009b      	lsls	r3, r3, #2
 8005cd6:	440b      	add	r3, r1
 8005cd8:	3324      	adds	r3, #36	; 0x24
 8005cda:	2201      	movs	r2, #1
 8005cdc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005cde:	4b55      	ldr	r3, [pc, #340]	; (8005e34 <USBD_CDC_Init+0x1e8>)
 8005ce0:	7819      	ldrb	r1, [r3, #0]
 8005ce2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005ce6:	2202      	movs	r2, #2
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	f002 fb88 	bl	80083fe <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005cee:	4b51      	ldr	r3, [pc, #324]	; (8005e34 <USBD_CDC_Init+0x1e8>)
 8005cf0:	781b      	ldrb	r3, [r3, #0]
 8005cf2:	f003 020f 	and.w	r2, r3, #15
 8005cf6:	6879      	ldr	r1, [r7, #4]
 8005cf8:	4613      	mov	r3, r2
 8005cfa:	009b      	lsls	r3, r3, #2
 8005cfc:	4413      	add	r3, r2
 8005cfe:	009b      	lsls	r3, r3, #2
 8005d00:	440b      	add	r3, r1
 8005d02:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8005d06:	2201      	movs	r2, #1
 8005d08:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8005d0a:	4b4b      	ldr	r3, [pc, #300]	; (8005e38 <USBD_CDC_Init+0x1ec>)
 8005d0c:	781b      	ldrb	r3, [r3, #0]
 8005d0e:	f003 020f 	and.w	r2, r3, #15
 8005d12:	6879      	ldr	r1, [r7, #4]
 8005d14:	4613      	mov	r3, r2
 8005d16:	009b      	lsls	r3, r3, #2
 8005d18:	4413      	add	r3, r2
 8005d1a:	009b      	lsls	r3, r3, #2
 8005d1c:	440b      	add	r3, r1
 8005d1e:	3326      	adds	r3, #38	; 0x26
 8005d20:	2210      	movs	r2, #16
 8005d22:	801a      	strh	r2, [r3, #0]
 8005d24:	e035      	b.n	8005d92 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005d26:	4b42      	ldr	r3, [pc, #264]	; (8005e30 <USBD_CDC_Init+0x1e4>)
 8005d28:	7819      	ldrb	r1, [r3, #0]
 8005d2a:	2340      	movs	r3, #64	; 0x40
 8005d2c:	2202      	movs	r2, #2
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f002 fb65 	bl	80083fe <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005d34:	4b3e      	ldr	r3, [pc, #248]	; (8005e30 <USBD_CDC_Init+0x1e4>)
 8005d36:	781b      	ldrb	r3, [r3, #0]
 8005d38:	f003 020f 	and.w	r2, r3, #15
 8005d3c:	6879      	ldr	r1, [r7, #4]
 8005d3e:	4613      	mov	r3, r2
 8005d40:	009b      	lsls	r3, r3, #2
 8005d42:	4413      	add	r3, r2
 8005d44:	009b      	lsls	r3, r3, #2
 8005d46:	440b      	add	r3, r1
 8005d48:	3324      	adds	r3, #36	; 0x24
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005d4e:	4b39      	ldr	r3, [pc, #228]	; (8005e34 <USBD_CDC_Init+0x1e8>)
 8005d50:	7819      	ldrb	r1, [r3, #0]
 8005d52:	2340      	movs	r3, #64	; 0x40
 8005d54:	2202      	movs	r2, #2
 8005d56:	6878      	ldr	r0, [r7, #4]
 8005d58:	f002 fb51 	bl	80083fe <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005d5c:	4b35      	ldr	r3, [pc, #212]	; (8005e34 <USBD_CDC_Init+0x1e8>)
 8005d5e:	781b      	ldrb	r3, [r3, #0]
 8005d60:	f003 020f 	and.w	r2, r3, #15
 8005d64:	6879      	ldr	r1, [r7, #4]
 8005d66:	4613      	mov	r3, r2
 8005d68:	009b      	lsls	r3, r3, #2
 8005d6a:	4413      	add	r3, r2
 8005d6c:	009b      	lsls	r3, r3, #2
 8005d6e:	440b      	add	r3, r1
 8005d70:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8005d74:	2201      	movs	r2, #1
 8005d76:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005d78:	4b2f      	ldr	r3, [pc, #188]	; (8005e38 <USBD_CDC_Init+0x1ec>)
 8005d7a:	781b      	ldrb	r3, [r3, #0]
 8005d7c:	f003 020f 	and.w	r2, r3, #15
 8005d80:	6879      	ldr	r1, [r7, #4]
 8005d82:	4613      	mov	r3, r2
 8005d84:	009b      	lsls	r3, r3, #2
 8005d86:	4413      	add	r3, r2
 8005d88:	009b      	lsls	r3, r3, #2
 8005d8a:	440b      	add	r3, r1
 8005d8c:	3326      	adds	r3, #38	; 0x26
 8005d8e:	2210      	movs	r2, #16
 8005d90:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005d92:	4b29      	ldr	r3, [pc, #164]	; (8005e38 <USBD_CDC_Init+0x1ec>)
 8005d94:	7819      	ldrb	r1, [r3, #0]
 8005d96:	2308      	movs	r3, #8
 8005d98:	2203      	movs	r2, #3
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f002 fb2f 	bl	80083fe <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8005da0:	4b25      	ldr	r3, [pc, #148]	; (8005e38 <USBD_CDC_Init+0x1ec>)
 8005da2:	781b      	ldrb	r3, [r3, #0]
 8005da4:	f003 020f 	and.w	r2, r3, #15
 8005da8:	6879      	ldr	r1, [r7, #4]
 8005daa:	4613      	mov	r3, r2
 8005dac:	009b      	lsls	r3, r3, #2
 8005dae:	4413      	add	r3, r2
 8005db0:	009b      	lsls	r3, r3, #2
 8005db2:	440b      	add	r3, r1
 8005db4:	3324      	adds	r3, #36	; 0x24
 8005db6:	2201      	movs	r2, #1
 8005db8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005dc8:	687a      	ldr	r2, [r7, #4]
 8005dca:	33b0      	adds	r3, #176	; 0xb0
 8005dcc:	009b      	lsls	r3, r3, #2
 8005dce:	4413      	add	r3, r2
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	2200      	movs	r2, #0
 8005de2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d101      	bne.n	8005df4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8005df0:	2302      	movs	r3, #2
 8005df2:	e018      	b.n	8005e26 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	7c1b      	ldrb	r3, [r3, #16]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d10a      	bne.n	8005e12 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005dfc:	4b0d      	ldr	r3, [pc, #52]	; (8005e34 <USBD_CDC_Init+0x1e8>)
 8005dfe:	7819      	ldrb	r1, [r3, #0]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005e06:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f002 fbe6 	bl	80085dc <USBD_LL_PrepareReceive>
 8005e10:	e008      	b.n	8005e24 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005e12:	4b08      	ldr	r3, [pc, #32]	; (8005e34 <USBD_CDC_Init+0x1e8>)
 8005e14:	7819      	ldrb	r1, [r3, #0]
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005e1c:	2340      	movs	r3, #64	; 0x40
 8005e1e:	6878      	ldr	r0, [r7, #4]
 8005e20:	f002 fbdc 	bl	80085dc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005e24:	2300      	movs	r3, #0
}
 8005e26:	4618      	mov	r0, r3
 8005e28:	3710      	adds	r7, #16
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}
 8005e2e:	bf00      	nop
 8005e30:	2000009b 	.word	0x2000009b
 8005e34:	2000009c 	.word	0x2000009c
 8005e38:	2000009d 	.word	0x2000009d

08005e3c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b082      	sub	sp, #8
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
 8005e44:	460b      	mov	r3, r1
 8005e46:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8005e48:	4b3a      	ldr	r3, [pc, #232]	; (8005f34 <USBD_CDC_DeInit+0xf8>)
 8005e4a:	781b      	ldrb	r3, [r3, #0]
 8005e4c:	4619      	mov	r1, r3
 8005e4e:	6878      	ldr	r0, [r7, #4]
 8005e50:	f002 fafb 	bl	800844a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8005e54:	4b37      	ldr	r3, [pc, #220]	; (8005f34 <USBD_CDC_DeInit+0xf8>)
 8005e56:	781b      	ldrb	r3, [r3, #0]
 8005e58:	f003 020f 	and.w	r2, r3, #15
 8005e5c:	6879      	ldr	r1, [r7, #4]
 8005e5e:	4613      	mov	r3, r2
 8005e60:	009b      	lsls	r3, r3, #2
 8005e62:	4413      	add	r3, r2
 8005e64:	009b      	lsls	r3, r3, #2
 8005e66:	440b      	add	r3, r1
 8005e68:	3324      	adds	r3, #36	; 0x24
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8005e6e:	4b32      	ldr	r3, [pc, #200]	; (8005f38 <USBD_CDC_DeInit+0xfc>)
 8005e70:	781b      	ldrb	r3, [r3, #0]
 8005e72:	4619      	mov	r1, r3
 8005e74:	6878      	ldr	r0, [r7, #4]
 8005e76:	f002 fae8 	bl	800844a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8005e7a:	4b2f      	ldr	r3, [pc, #188]	; (8005f38 <USBD_CDC_DeInit+0xfc>)
 8005e7c:	781b      	ldrb	r3, [r3, #0]
 8005e7e:	f003 020f 	and.w	r2, r3, #15
 8005e82:	6879      	ldr	r1, [r7, #4]
 8005e84:	4613      	mov	r3, r2
 8005e86:	009b      	lsls	r3, r3, #2
 8005e88:	4413      	add	r3, r2
 8005e8a:	009b      	lsls	r3, r3, #2
 8005e8c:	440b      	add	r3, r1
 8005e8e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8005e92:	2200      	movs	r2, #0
 8005e94:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8005e96:	4b29      	ldr	r3, [pc, #164]	; (8005f3c <USBD_CDC_DeInit+0x100>)
 8005e98:	781b      	ldrb	r3, [r3, #0]
 8005e9a:	4619      	mov	r1, r3
 8005e9c:	6878      	ldr	r0, [r7, #4]
 8005e9e:	f002 fad4 	bl	800844a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8005ea2:	4b26      	ldr	r3, [pc, #152]	; (8005f3c <USBD_CDC_DeInit+0x100>)
 8005ea4:	781b      	ldrb	r3, [r3, #0]
 8005ea6:	f003 020f 	and.w	r2, r3, #15
 8005eaa:	6879      	ldr	r1, [r7, #4]
 8005eac:	4613      	mov	r3, r2
 8005eae:	009b      	lsls	r3, r3, #2
 8005eb0:	4413      	add	r3, r2
 8005eb2:	009b      	lsls	r3, r3, #2
 8005eb4:	440b      	add	r3, r1
 8005eb6:	3324      	adds	r3, #36	; 0x24
 8005eb8:	2200      	movs	r2, #0
 8005eba:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8005ebc:	4b1f      	ldr	r3, [pc, #124]	; (8005f3c <USBD_CDC_DeInit+0x100>)
 8005ebe:	781b      	ldrb	r3, [r3, #0]
 8005ec0:	f003 020f 	and.w	r2, r3, #15
 8005ec4:	6879      	ldr	r1, [r7, #4]
 8005ec6:	4613      	mov	r3, r2
 8005ec8:	009b      	lsls	r3, r3, #2
 8005eca:	4413      	add	r3, r2
 8005ecc:	009b      	lsls	r3, r3, #2
 8005ece:	440b      	add	r3, r1
 8005ed0:	3326      	adds	r3, #38	; 0x26
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	32b0      	adds	r2, #176	; 0xb0
 8005ee0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d01f      	beq.n	8005f28 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005eee:	687a      	ldr	r2, [r7, #4]
 8005ef0:	33b0      	adds	r3, #176	; 0xb0
 8005ef2:	009b      	lsls	r3, r3, #2
 8005ef4:	4413      	add	r3, r2
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	32b0      	adds	r2, #176	; 0xb0
 8005f06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f002 fbf6 	bl	80086fc <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	32b0      	adds	r2, #176	; 0xb0
 8005f1a:	2100      	movs	r1, #0
 8005f1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2200      	movs	r2, #0
 8005f24:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8005f28:	2300      	movs	r3, #0
}
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	3708      	adds	r7, #8
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bd80      	pop	{r7, pc}
 8005f32:	bf00      	nop
 8005f34:	2000009b 	.word	0x2000009b
 8005f38:	2000009c 	.word	0x2000009c
 8005f3c:	2000009d 	.word	0x2000009d

08005f40 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b086      	sub	sp, #24
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	32b0      	adds	r2, #176	; 0xb0
 8005f54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f58:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8005f62:	2300      	movs	r3, #0
 8005f64:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8005f66:	693b      	ldr	r3, [r7, #16]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d101      	bne.n	8005f70 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8005f6c:	2303      	movs	r3, #3
 8005f6e:	e0bf      	b.n	80060f0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	781b      	ldrb	r3, [r3, #0]
 8005f74:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d050      	beq.n	800601e <USBD_CDC_Setup+0xde>
 8005f7c:	2b20      	cmp	r3, #32
 8005f7e:	f040 80af 	bne.w	80060e0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	88db      	ldrh	r3, [r3, #6]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d03a      	beq.n	8006000 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	781b      	ldrb	r3, [r3, #0]
 8005f8e:	b25b      	sxtb	r3, r3
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	da1b      	bge.n	8005fcc <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005f9a:	687a      	ldr	r2, [r7, #4]
 8005f9c:	33b0      	adds	r3, #176	; 0xb0
 8005f9e:	009b      	lsls	r3, r3, #2
 8005fa0:	4413      	add	r3, r2
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	689b      	ldr	r3, [r3, #8]
 8005fa6:	683a      	ldr	r2, [r7, #0]
 8005fa8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8005faa:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005fac:	683a      	ldr	r2, [r7, #0]
 8005fae:	88d2      	ldrh	r2, [r2, #6]
 8005fb0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	88db      	ldrh	r3, [r3, #6]
 8005fb6:	2b07      	cmp	r3, #7
 8005fb8:	bf28      	it	cs
 8005fba:	2307      	movcs	r3, #7
 8005fbc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8005fbe:	693b      	ldr	r3, [r7, #16]
 8005fc0:	89fa      	ldrh	r2, [r7, #14]
 8005fc2:	4619      	mov	r1, r3
 8005fc4:	6878      	ldr	r0, [r7, #4]
 8005fc6:	f001 fdb3 	bl	8007b30 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8005fca:	e090      	b.n	80060ee <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	785a      	ldrb	r2, [r3, #1]
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	88db      	ldrh	r3, [r3, #6]
 8005fda:	2b3f      	cmp	r3, #63	; 0x3f
 8005fdc:	d803      	bhi.n	8005fe6 <USBD_CDC_Setup+0xa6>
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	88db      	ldrh	r3, [r3, #6]
 8005fe2:	b2da      	uxtb	r2, r3
 8005fe4:	e000      	b.n	8005fe8 <USBD_CDC_Setup+0xa8>
 8005fe6:	2240      	movs	r2, #64	; 0x40
 8005fe8:	693b      	ldr	r3, [r7, #16]
 8005fea:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8005fee:	6939      	ldr	r1, [r7, #16]
 8005ff0:	693b      	ldr	r3, [r7, #16]
 8005ff2:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8005ff6:	461a      	mov	r2, r3
 8005ff8:	6878      	ldr	r0, [r7, #4]
 8005ffa:	f001 fdc5 	bl	8007b88 <USBD_CtlPrepareRx>
      break;
 8005ffe:	e076      	b.n	80060ee <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006006:	687a      	ldr	r2, [r7, #4]
 8006008:	33b0      	adds	r3, #176	; 0xb0
 800600a:	009b      	lsls	r3, r3, #2
 800600c:	4413      	add	r3, r2
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	689b      	ldr	r3, [r3, #8]
 8006012:	683a      	ldr	r2, [r7, #0]
 8006014:	7850      	ldrb	r0, [r2, #1]
 8006016:	2200      	movs	r2, #0
 8006018:	6839      	ldr	r1, [r7, #0]
 800601a:	4798      	blx	r3
      break;
 800601c:	e067      	b.n	80060ee <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	785b      	ldrb	r3, [r3, #1]
 8006022:	2b0b      	cmp	r3, #11
 8006024:	d851      	bhi.n	80060ca <USBD_CDC_Setup+0x18a>
 8006026:	a201      	add	r2, pc, #4	; (adr r2, 800602c <USBD_CDC_Setup+0xec>)
 8006028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800602c:	0800605d 	.word	0x0800605d
 8006030:	080060d9 	.word	0x080060d9
 8006034:	080060cb 	.word	0x080060cb
 8006038:	080060cb 	.word	0x080060cb
 800603c:	080060cb 	.word	0x080060cb
 8006040:	080060cb 	.word	0x080060cb
 8006044:	080060cb 	.word	0x080060cb
 8006048:	080060cb 	.word	0x080060cb
 800604c:	080060cb 	.word	0x080060cb
 8006050:	080060cb 	.word	0x080060cb
 8006054:	08006087 	.word	0x08006087
 8006058:	080060b1 	.word	0x080060b1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006062:	b2db      	uxtb	r3, r3
 8006064:	2b03      	cmp	r3, #3
 8006066:	d107      	bne.n	8006078 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006068:	f107 030a 	add.w	r3, r7, #10
 800606c:	2202      	movs	r2, #2
 800606e:	4619      	mov	r1, r3
 8006070:	6878      	ldr	r0, [r7, #4]
 8006072:	f001 fd5d 	bl	8007b30 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006076:	e032      	b.n	80060de <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006078:	6839      	ldr	r1, [r7, #0]
 800607a:	6878      	ldr	r0, [r7, #4]
 800607c:	f001 fce7 	bl	8007a4e <USBD_CtlError>
            ret = USBD_FAIL;
 8006080:	2303      	movs	r3, #3
 8006082:	75fb      	strb	r3, [r7, #23]
          break;
 8006084:	e02b      	b.n	80060de <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800608c:	b2db      	uxtb	r3, r3
 800608e:	2b03      	cmp	r3, #3
 8006090:	d107      	bne.n	80060a2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006092:	f107 030d 	add.w	r3, r7, #13
 8006096:	2201      	movs	r2, #1
 8006098:	4619      	mov	r1, r3
 800609a:	6878      	ldr	r0, [r7, #4]
 800609c:	f001 fd48 	bl	8007b30 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80060a0:	e01d      	b.n	80060de <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80060a2:	6839      	ldr	r1, [r7, #0]
 80060a4:	6878      	ldr	r0, [r7, #4]
 80060a6:	f001 fcd2 	bl	8007a4e <USBD_CtlError>
            ret = USBD_FAIL;
 80060aa:	2303      	movs	r3, #3
 80060ac:	75fb      	strb	r3, [r7, #23]
          break;
 80060ae:	e016      	b.n	80060de <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80060b6:	b2db      	uxtb	r3, r3
 80060b8:	2b03      	cmp	r3, #3
 80060ba:	d00f      	beq.n	80060dc <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80060bc:	6839      	ldr	r1, [r7, #0]
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f001 fcc5 	bl	8007a4e <USBD_CtlError>
            ret = USBD_FAIL;
 80060c4:	2303      	movs	r3, #3
 80060c6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80060c8:	e008      	b.n	80060dc <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80060ca:	6839      	ldr	r1, [r7, #0]
 80060cc:	6878      	ldr	r0, [r7, #4]
 80060ce:	f001 fcbe 	bl	8007a4e <USBD_CtlError>
          ret = USBD_FAIL;
 80060d2:	2303      	movs	r3, #3
 80060d4:	75fb      	strb	r3, [r7, #23]
          break;
 80060d6:	e002      	b.n	80060de <USBD_CDC_Setup+0x19e>
          break;
 80060d8:	bf00      	nop
 80060da:	e008      	b.n	80060ee <USBD_CDC_Setup+0x1ae>
          break;
 80060dc:	bf00      	nop
      }
      break;
 80060de:	e006      	b.n	80060ee <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80060e0:	6839      	ldr	r1, [r7, #0]
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f001 fcb3 	bl	8007a4e <USBD_CtlError>
      ret = USBD_FAIL;
 80060e8:	2303      	movs	r3, #3
 80060ea:	75fb      	strb	r3, [r7, #23]
      break;
 80060ec:	bf00      	nop
  }

  return (uint8_t)ret;
 80060ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	3718      	adds	r7, #24
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}

080060f8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b084      	sub	sp, #16
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
 8006100:	460b      	mov	r3, r1
 8006102:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800610a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	32b0      	adds	r2, #176	; 0xb0
 8006116:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d101      	bne.n	8006122 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800611e:	2303      	movs	r3, #3
 8006120:	e065      	b.n	80061ee <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	32b0      	adds	r2, #176	; 0xb0
 800612c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006130:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006132:	78fb      	ldrb	r3, [r7, #3]
 8006134:	f003 020f 	and.w	r2, r3, #15
 8006138:	6879      	ldr	r1, [r7, #4]
 800613a:	4613      	mov	r3, r2
 800613c:	009b      	lsls	r3, r3, #2
 800613e:	4413      	add	r3, r2
 8006140:	009b      	lsls	r3, r3, #2
 8006142:	440b      	add	r3, r1
 8006144:	3318      	adds	r3, #24
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d02f      	beq.n	80061ac <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800614c:	78fb      	ldrb	r3, [r7, #3]
 800614e:	f003 020f 	and.w	r2, r3, #15
 8006152:	6879      	ldr	r1, [r7, #4]
 8006154:	4613      	mov	r3, r2
 8006156:	009b      	lsls	r3, r3, #2
 8006158:	4413      	add	r3, r2
 800615a:	009b      	lsls	r3, r3, #2
 800615c:	440b      	add	r3, r1
 800615e:	3318      	adds	r3, #24
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	78fb      	ldrb	r3, [r7, #3]
 8006164:	f003 010f 	and.w	r1, r3, #15
 8006168:	68f8      	ldr	r0, [r7, #12]
 800616a:	460b      	mov	r3, r1
 800616c:	00db      	lsls	r3, r3, #3
 800616e:	440b      	add	r3, r1
 8006170:	009b      	lsls	r3, r3, #2
 8006172:	4403      	add	r3, r0
 8006174:	3348      	adds	r3, #72	; 0x48
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	fbb2 f1f3 	udiv	r1, r2, r3
 800617c:	fb01 f303 	mul.w	r3, r1, r3
 8006180:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006182:	2b00      	cmp	r3, #0
 8006184:	d112      	bne.n	80061ac <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8006186:	78fb      	ldrb	r3, [r7, #3]
 8006188:	f003 020f 	and.w	r2, r3, #15
 800618c:	6879      	ldr	r1, [r7, #4]
 800618e:	4613      	mov	r3, r2
 8006190:	009b      	lsls	r3, r3, #2
 8006192:	4413      	add	r3, r2
 8006194:	009b      	lsls	r3, r3, #2
 8006196:	440b      	add	r3, r1
 8006198:	3318      	adds	r3, #24
 800619a:	2200      	movs	r2, #0
 800619c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800619e:	78f9      	ldrb	r1, [r7, #3]
 80061a0:	2300      	movs	r3, #0
 80061a2:	2200      	movs	r2, #0
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	f002 f9f8 	bl	800859a <USBD_LL_Transmit>
 80061aa:	e01f      	b.n	80061ec <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	2200      	movs	r2, #0
 80061b0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80061ba:	687a      	ldr	r2, [r7, #4]
 80061bc:	33b0      	adds	r3, #176	; 0xb0
 80061be:	009b      	lsls	r3, r3, #2
 80061c0:	4413      	add	r3, r2
 80061c2:	685b      	ldr	r3, [r3, #4]
 80061c4:	691b      	ldr	r3, [r3, #16]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d010      	beq.n	80061ec <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80061d0:	687a      	ldr	r2, [r7, #4]
 80061d2:	33b0      	adds	r3, #176	; 0xb0
 80061d4:	009b      	lsls	r3, r3, #2
 80061d6:	4413      	add	r3, r2
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	691b      	ldr	r3, [r3, #16]
 80061dc:	68ba      	ldr	r2, [r7, #8]
 80061de:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80061e2:	68ba      	ldr	r2, [r7, #8]
 80061e4:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80061e8:	78fa      	ldrb	r2, [r7, #3]
 80061ea:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80061ec:	2300      	movs	r3, #0
}
 80061ee:	4618      	mov	r0, r3
 80061f0:	3710      	adds	r7, #16
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}

080061f6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80061f6:	b580      	push	{r7, lr}
 80061f8:	b084      	sub	sp, #16
 80061fa:	af00      	add	r7, sp, #0
 80061fc:	6078      	str	r0, [r7, #4]
 80061fe:	460b      	mov	r3, r1
 8006200:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	32b0      	adds	r2, #176	; 0xb0
 800620c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006210:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	32b0      	adds	r2, #176	; 0xb0
 800621c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d101      	bne.n	8006228 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006224:	2303      	movs	r3, #3
 8006226:	e01a      	b.n	800625e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006228:	78fb      	ldrb	r3, [r7, #3]
 800622a:	4619      	mov	r1, r3
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f002 f9f6 	bl	800861e <USBD_LL_GetRxDataSize>
 8006232:	4602      	mov	r2, r0
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006240:	687a      	ldr	r2, [r7, #4]
 8006242:	33b0      	adds	r3, #176	; 0xb0
 8006244:	009b      	lsls	r3, r3, #2
 8006246:	4413      	add	r3, r2
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	68db      	ldr	r3, [r3, #12]
 800624c:	68fa      	ldr	r2, [r7, #12]
 800624e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8006252:	68fa      	ldr	r2, [r7, #12]
 8006254:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8006258:	4611      	mov	r1, r2
 800625a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800625c:	2300      	movs	r3, #0
}
 800625e:	4618      	mov	r0, r3
 8006260:	3710      	adds	r7, #16
 8006262:	46bd      	mov	sp, r7
 8006264:	bd80      	pop	{r7, pc}

08006266 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006266:	b580      	push	{r7, lr}
 8006268:	b084      	sub	sp, #16
 800626a:	af00      	add	r7, sp, #0
 800626c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	32b0      	adds	r2, #176	; 0xb0
 8006278:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800627c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d101      	bne.n	8006288 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006284:	2303      	movs	r3, #3
 8006286:	e025      	b.n	80062d4 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800628e:	687a      	ldr	r2, [r7, #4]
 8006290:	33b0      	adds	r3, #176	; 0xb0
 8006292:	009b      	lsls	r3, r3, #2
 8006294:	4413      	add	r3, r2
 8006296:	685b      	ldr	r3, [r3, #4]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d01a      	beq.n	80062d2 <USBD_CDC_EP0_RxReady+0x6c>
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80062a2:	2bff      	cmp	r3, #255	; 0xff
 80062a4:	d015      	beq.n	80062d2 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80062ac:	687a      	ldr	r2, [r7, #4]
 80062ae:	33b0      	adds	r3, #176	; 0xb0
 80062b0:	009b      	lsls	r3, r3, #2
 80062b2:	4413      	add	r3, r2
 80062b4:	685b      	ldr	r3, [r3, #4]
 80062b6:	689b      	ldr	r3, [r3, #8]
 80062b8:	68fa      	ldr	r2, [r7, #12]
 80062ba:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 80062be:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80062c0:	68fa      	ldr	r2, [r7, #12]
 80062c2:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80062c6:	b292      	uxth	r2, r2
 80062c8:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	22ff      	movs	r2, #255	; 0xff
 80062ce:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80062d2:	2300      	movs	r3, #0
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	3710      	adds	r7, #16
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}

080062dc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b086      	sub	sp, #24
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80062e4:	2182      	movs	r1, #130	; 0x82
 80062e6:	4818      	ldr	r0, [pc, #96]	; (8006348 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80062e8:	f000 fd4f 	bl	8006d8a <USBD_GetEpDesc>
 80062ec:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80062ee:	2101      	movs	r1, #1
 80062f0:	4815      	ldr	r0, [pc, #84]	; (8006348 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80062f2:	f000 fd4a 	bl	8006d8a <USBD_GetEpDesc>
 80062f6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80062f8:	2181      	movs	r1, #129	; 0x81
 80062fa:	4813      	ldr	r0, [pc, #76]	; (8006348 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80062fc:	f000 fd45 	bl	8006d8a <USBD_GetEpDesc>
 8006300:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d002      	beq.n	800630e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	2210      	movs	r2, #16
 800630c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d006      	beq.n	8006322 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	2200      	movs	r2, #0
 8006318:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800631c:	711a      	strb	r2, [r3, #4]
 800631e:	2200      	movs	r2, #0
 8006320:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d006      	beq.n	8006336 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	2200      	movs	r2, #0
 800632c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006330:	711a      	strb	r2, [r3, #4]
 8006332:	2200      	movs	r2, #0
 8006334:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2243      	movs	r2, #67	; 0x43
 800633a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800633c:	4b02      	ldr	r3, [pc, #8]	; (8006348 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800633e:	4618      	mov	r0, r3
 8006340:	3718      	adds	r7, #24
 8006342:	46bd      	mov	sp, r7
 8006344:	bd80      	pop	{r7, pc}
 8006346:	bf00      	nop
 8006348:	20000058 	.word	0x20000058

0800634c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b086      	sub	sp, #24
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006354:	2182      	movs	r1, #130	; 0x82
 8006356:	4818      	ldr	r0, [pc, #96]	; (80063b8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006358:	f000 fd17 	bl	8006d8a <USBD_GetEpDesc>
 800635c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800635e:	2101      	movs	r1, #1
 8006360:	4815      	ldr	r0, [pc, #84]	; (80063b8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006362:	f000 fd12 	bl	8006d8a <USBD_GetEpDesc>
 8006366:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006368:	2181      	movs	r1, #129	; 0x81
 800636a:	4813      	ldr	r0, [pc, #76]	; (80063b8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800636c:	f000 fd0d 	bl	8006d8a <USBD_GetEpDesc>
 8006370:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d002      	beq.n	800637e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	2210      	movs	r2, #16
 800637c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800637e:	693b      	ldr	r3, [r7, #16]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d006      	beq.n	8006392 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006384:	693b      	ldr	r3, [r7, #16]
 8006386:	2200      	movs	r2, #0
 8006388:	711a      	strb	r2, [r3, #4]
 800638a:	2200      	movs	r2, #0
 800638c:	f042 0202 	orr.w	r2, r2, #2
 8006390:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d006      	beq.n	80063a6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	2200      	movs	r2, #0
 800639c:	711a      	strb	r2, [r3, #4]
 800639e:	2200      	movs	r2, #0
 80063a0:	f042 0202 	orr.w	r2, r2, #2
 80063a4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2243      	movs	r2, #67	; 0x43
 80063aa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80063ac:	4b02      	ldr	r3, [pc, #8]	; (80063b8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80063ae:	4618      	mov	r0, r3
 80063b0:	3718      	adds	r7, #24
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bd80      	pop	{r7, pc}
 80063b6:	bf00      	nop
 80063b8:	20000058 	.word	0x20000058

080063bc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b086      	sub	sp, #24
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80063c4:	2182      	movs	r1, #130	; 0x82
 80063c6:	4818      	ldr	r0, [pc, #96]	; (8006428 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80063c8:	f000 fcdf 	bl	8006d8a <USBD_GetEpDesc>
 80063cc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80063ce:	2101      	movs	r1, #1
 80063d0:	4815      	ldr	r0, [pc, #84]	; (8006428 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80063d2:	f000 fcda 	bl	8006d8a <USBD_GetEpDesc>
 80063d6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80063d8:	2181      	movs	r1, #129	; 0x81
 80063da:	4813      	ldr	r0, [pc, #76]	; (8006428 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80063dc:	f000 fcd5 	bl	8006d8a <USBD_GetEpDesc>
 80063e0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d002      	beq.n	80063ee <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	2210      	movs	r2, #16
 80063ec:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80063ee:	693b      	ldr	r3, [r7, #16]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d006      	beq.n	8006402 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80063f4:	693b      	ldr	r3, [r7, #16]
 80063f6:	2200      	movs	r2, #0
 80063f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80063fc:	711a      	strb	r2, [r3, #4]
 80063fe:	2200      	movs	r2, #0
 8006400:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d006      	beq.n	8006416 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2200      	movs	r2, #0
 800640c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006410:	711a      	strb	r2, [r3, #4]
 8006412:	2200      	movs	r2, #0
 8006414:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2243      	movs	r2, #67	; 0x43
 800641a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800641c:	4b02      	ldr	r3, [pc, #8]	; (8006428 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800641e:	4618      	mov	r0, r3
 8006420:	3718      	adds	r7, #24
 8006422:	46bd      	mov	sp, r7
 8006424:	bd80      	pop	{r7, pc}
 8006426:	bf00      	nop
 8006428:	20000058 	.word	0x20000058

0800642c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800642c:	b480      	push	{r7}
 800642e:	b083      	sub	sp, #12
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	220a      	movs	r2, #10
 8006438:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800643a:	4b03      	ldr	r3, [pc, #12]	; (8006448 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800643c:	4618      	mov	r0, r3
 800643e:	370c      	adds	r7, #12
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr
 8006448:	20000014 	.word	0x20000014

0800644c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800644c:	b480      	push	{r7}
 800644e:	b083      	sub	sp, #12
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
 8006454:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d101      	bne.n	8006460 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800645c:	2303      	movs	r3, #3
 800645e:	e009      	b.n	8006474 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006466:	687a      	ldr	r2, [r7, #4]
 8006468:	33b0      	adds	r3, #176	; 0xb0
 800646a:	009b      	lsls	r3, r3, #2
 800646c:	4413      	add	r3, r2
 800646e:	683a      	ldr	r2, [r7, #0]
 8006470:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8006472:	2300      	movs	r3, #0
}
 8006474:	4618      	mov	r0, r3
 8006476:	370c      	adds	r7, #12
 8006478:	46bd      	mov	sp, r7
 800647a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647e:	4770      	bx	lr

08006480 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006480:	b480      	push	{r7}
 8006482:	b087      	sub	sp, #28
 8006484:	af00      	add	r7, sp, #0
 8006486:	60f8      	str	r0, [r7, #12]
 8006488:	60b9      	str	r1, [r7, #8]
 800648a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	32b0      	adds	r2, #176	; 0xb0
 8006496:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800649a:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d101      	bne.n	80064a6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80064a2:	2303      	movs	r3, #3
 80064a4:	e008      	b.n	80064b8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	68ba      	ldr	r2, [r7, #8]
 80064aa:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	687a      	ldr	r2, [r7, #4]
 80064b2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80064b6:	2300      	movs	r3, #0
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	371c      	adds	r7, #28
 80064bc:	46bd      	mov	sp, r7
 80064be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c2:	4770      	bx	lr

080064c4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b085      	sub	sp, #20
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
 80064cc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	32b0      	adds	r2, #176	; 0xb0
 80064d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064dc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d101      	bne.n	80064e8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80064e4:	2303      	movs	r3, #3
 80064e6:	e004      	b.n	80064f2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	683a      	ldr	r2, [r7, #0]
 80064ec:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80064f0:	2300      	movs	r3, #0
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3714      	adds	r7, #20
 80064f6:	46bd      	mov	sp, r7
 80064f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fc:	4770      	bx	lr
	...

08006500 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b084      	sub	sp, #16
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	32b0      	adds	r2, #176	; 0xb0
 8006512:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006516:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8006518:	2301      	movs	r3, #1
 800651a:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	32b0      	adds	r2, #176	; 0xb0
 8006526:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d101      	bne.n	8006532 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800652e:	2303      	movs	r3, #3
 8006530:	e025      	b.n	800657e <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006538:	2b00      	cmp	r3, #0
 800653a:	d11f      	bne.n	800657c <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	2201      	movs	r2, #1
 8006540:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8006544:	4b10      	ldr	r3, [pc, #64]	; (8006588 <USBD_CDC_TransmitPacket+0x88>)
 8006546:	781b      	ldrb	r3, [r3, #0]
 8006548:	f003 020f 	and.w	r2, r3, #15
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	4613      	mov	r3, r2
 8006556:	009b      	lsls	r3, r3, #2
 8006558:	4413      	add	r3, r2
 800655a:	009b      	lsls	r3, r3, #2
 800655c:	4403      	add	r3, r0
 800655e:	3318      	adds	r3, #24
 8006560:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8006562:	4b09      	ldr	r3, [pc, #36]	; (8006588 <USBD_CDC_TransmitPacket+0x88>)
 8006564:	7819      	ldrb	r1, [r3, #0]
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f002 f811 	bl	800859a <USBD_LL_Transmit>

    ret = USBD_OK;
 8006578:	2300      	movs	r3, #0
 800657a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800657c:	7bfb      	ldrb	r3, [r7, #15]
}
 800657e:	4618      	mov	r0, r3
 8006580:	3710      	adds	r7, #16
 8006582:	46bd      	mov	sp, r7
 8006584:	bd80      	pop	{r7, pc}
 8006586:	bf00      	nop
 8006588:	2000009b 	.word	0x2000009b

0800658c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b084      	sub	sp, #16
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	32b0      	adds	r2, #176	; 0xb0
 800659e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065a2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	32b0      	adds	r2, #176	; 0xb0
 80065ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d101      	bne.n	80065ba <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80065b6:	2303      	movs	r3, #3
 80065b8:	e018      	b.n	80065ec <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	7c1b      	ldrb	r3, [r3, #16]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d10a      	bne.n	80065d8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80065c2:	4b0c      	ldr	r3, [pc, #48]	; (80065f4 <USBD_CDC_ReceivePacket+0x68>)
 80065c4:	7819      	ldrb	r1, [r3, #0]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80065cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80065d0:	6878      	ldr	r0, [r7, #4]
 80065d2:	f002 f803 	bl	80085dc <USBD_LL_PrepareReceive>
 80065d6:	e008      	b.n	80065ea <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80065d8:	4b06      	ldr	r3, [pc, #24]	; (80065f4 <USBD_CDC_ReceivePacket+0x68>)
 80065da:	7819      	ldrb	r1, [r3, #0]
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80065e2:	2340      	movs	r3, #64	; 0x40
 80065e4:	6878      	ldr	r0, [r7, #4]
 80065e6:	f001 fff9 	bl	80085dc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80065ea:	2300      	movs	r3, #0
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	3710      	adds	r7, #16
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}
 80065f4:	2000009c 	.word	0x2000009c

080065f8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b086      	sub	sp, #24
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	60f8      	str	r0, [r7, #12]
 8006600:	60b9      	str	r1, [r7, #8]
 8006602:	4613      	mov	r3, r2
 8006604:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d101      	bne.n	8006610 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800660c:	2303      	movs	r3, #3
 800660e:	e01f      	b.n	8006650 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2200      	movs	r2, #0
 8006614:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2200      	movs	r2, #0
 800661c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2200      	movs	r2, #0
 8006624:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d003      	beq.n	8006636 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	68ba      	ldr	r2, [r7, #8]
 8006632:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	2201      	movs	r2, #1
 800663a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	79fa      	ldrb	r2, [r7, #7]
 8006642:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006644:	68f8      	ldr	r0, [r7, #12]
 8006646:	f001 fe73 	bl	8008330 <USBD_LL_Init>
 800664a:	4603      	mov	r3, r0
 800664c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800664e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006650:	4618      	mov	r0, r3
 8006652:	3718      	adds	r7, #24
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}

08006658 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b084      	sub	sp, #16
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
 8006660:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006662:	2300      	movs	r3, #0
 8006664:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d101      	bne.n	8006670 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800666c:	2303      	movs	r3, #3
 800666e:	e025      	b.n	80066bc <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	683a      	ldr	r2, [r7, #0]
 8006674:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	32ae      	adds	r2, #174	; 0xae
 8006682:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006688:	2b00      	cmp	r3, #0
 800668a:	d00f      	beq.n	80066ac <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	32ae      	adds	r2, #174	; 0xae
 8006696:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800669a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800669c:	f107 020e 	add.w	r2, r7, #14
 80066a0:	4610      	mov	r0, r2
 80066a2:	4798      	blx	r3
 80066a4:	4602      	mov	r2, r0
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 80066b2:	1c5a      	adds	r2, r3, #1
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 80066ba:	2300      	movs	r3, #0
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3710      	adds	r7, #16
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}

080066c4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b082      	sub	sp, #8
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80066cc:	6878      	ldr	r0, [r7, #4]
 80066ce:	f001 fe7b 	bl	80083c8 <USBD_LL_Start>
 80066d2:	4603      	mov	r3, r0
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	3708      	adds	r7, #8
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd80      	pop	{r7, pc}

080066dc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80066dc:	b480      	push	{r7}
 80066de:	b083      	sub	sp, #12
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80066e4:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80066e6:	4618      	mov	r0, r3
 80066e8:	370c      	adds	r7, #12
 80066ea:	46bd      	mov	sp, r7
 80066ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f0:	4770      	bx	lr

080066f2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80066f2:	b580      	push	{r7, lr}
 80066f4:	b084      	sub	sp, #16
 80066f6:	af00      	add	r7, sp, #0
 80066f8:	6078      	str	r0, [r7, #4]
 80066fa:	460b      	mov	r3, r1
 80066fc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80066fe:	2300      	movs	r3, #0
 8006700:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006708:	2b00      	cmp	r3, #0
 800670a:	d009      	beq.n	8006720 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	78fa      	ldrb	r2, [r7, #3]
 8006716:	4611      	mov	r1, r2
 8006718:	6878      	ldr	r0, [r7, #4]
 800671a:	4798      	blx	r3
 800671c:	4603      	mov	r3, r0
 800671e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006720:	7bfb      	ldrb	r3, [r7, #15]
}
 8006722:	4618      	mov	r0, r3
 8006724:	3710      	adds	r7, #16
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}

0800672a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800672a:	b580      	push	{r7, lr}
 800672c:	b084      	sub	sp, #16
 800672e:	af00      	add	r7, sp, #0
 8006730:	6078      	str	r0, [r7, #4]
 8006732:	460b      	mov	r3, r1
 8006734:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006736:	2300      	movs	r3, #0
 8006738:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	78fa      	ldrb	r2, [r7, #3]
 8006744:	4611      	mov	r1, r2
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	4798      	blx	r3
 800674a:	4603      	mov	r3, r0
 800674c:	2b00      	cmp	r3, #0
 800674e:	d001      	beq.n	8006754 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8006750:	2303      	movs	r3, #3
 8006752:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006754:	7bfb      	ldrb	r3, [r7, #15]
}
 8006756:	4618      	mov	r0, r3
 8006758:	3710      	adds	r7, #16
 800675a:	46bd      	mov	sp, r7
 800675c:	bd80      	pop	{r7, pc}

0800675e <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800675e:	b580      	push	{r7, lr}
 8006760:	b084      	sub	sp, #16
 8006762:	af00      	add	r7, sp, #0
 8006764:	6078      	str	r0, [r7, #4]
 8006766:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800676e:	6839      	ldr	r1, [r7, #0]
 8006770:	4618      	mov	r0, r3
 8006772:	f001 f932 	bl	80079da <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2201      	movs	r2, #1
 800677a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8006784:	461a      	mov	r2, r3
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8006792:	f003 031f 	and.w	r3, r3, #31
 8006796:	2b02      	cmp	r3, #2
 8006798:	d01a      	beq.n	80067d0 <USBD_LL_SetupStage+0x72>
 800679a:	2b02      	cmp	r3, #2
 800679c:	d822      	bhi.n	80067e4 <USBD_LL_SetupStage+0x86>
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d002      	beq.n	80067a8 <USBD_LL_SetupStage+0x4a>
 80067a2:	2b01      	cmp	r3, #1
 80067a4:	d00a      	beq.n	80067bc <USBD_LL_SetupStage+0x5e>
 80067a6:	e01d      	b.n	80067e4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80067ae:	4619      	mov	r1, r3
 80067b0:	6878      	ldr	r0, [r7, #4]
 80067b2:	f000 fb5f 	bl	8006e74 <USBD_StdDevReq>
 80067b6:	4603      	mov	r3, r0
 80067b8:	73fb      	strb	r3, [r7, #15]
      break;
 80067ba:	e020      	b.n	80067fe <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80067c2:	4619      	mov	r1, r3
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	f000 fbc7 	bl	8006f58 <USBD_StdItfReq>
 80067ca:	4603      	mov	r3, r0
 80067cc:	73fb      	strb	r3, [r7, #15]
      break;
 80067ce:	e016      	b.n	80067fe <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80067d6:	4619      	mov	r1, r3
 80067d8:	6878      	ldr	r0, [r7, #4]
 80067da:	f000 fc29 	bl	8007030 <USBD_StdEPReq>
 80067de:	4603      	mov	r3, r0
 80067e0:	73fb      	strb	r3, [r7, #15]
      break;
 80067e2:	e00c      	b.n	80067fe <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80067ea:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80067ee:	b2db      	uxtb	r3, r3
 80067f0:	4619      	mov	r1, r3
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f001 fe48 	bl	8008488 <USBD_LL_StallEP>
 80067f8:	4603      	mov	r3, r0
 80067fa:	73fb      	strb	r3, [r7, #15]
      break;
 80067fc:	bf00      	nop
  }

  return ret;
 80067fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006800:	4618      	mov	r0, r3
 8006802:	3710      	adds	r7, #16
 8006804:	46bd      	mov	sp, r7
 8006806:	bd80      	pop	{r7, pc}

08006808 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b086      	sub	sp, #24
 800680c:	af00      	add	r7, sp, #0
 800680e:	60f8      	str	r0, [r7, #12]
 8006810:	460b      	mov	r3, r1
 8006812:	607a      	str	r2, [r7, #4]
 8006814:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8006816:	2300      	movs	r3, #0
 8006818:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800681a:	7afb      	ldrb	r3, [r7, #11]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d16e      	bne.n	80068fe <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8006826:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800682e:	2b03      	cmp	r3, #3
 8006830:	f040 8098 	bne.w	8006964 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8006834:	693b      	ldr	r3, [r7, #16]
 8006836:	689a      	ldr	r2, [r3, #8]
 8006838:	693b      	ldr	r3, [r7, #16]
 800683a:	68db      	ldr	r3, [r3, #12]
 800683c:	429a      	cmp	r2, r3
 800683e:	d913      	bls.n	8006868 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8006840:	693b      	ldr	r3, [r7, #16]
 8006842:	689a      	ldr	r2, [r3, #8]
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	68db      	ldr	r3, [r3, #12]
 8006848:	1ad2      	subs	r2, r2, r3
 800684a:	693b      	ldr	r3, [r7, #16]
 800684c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	68da      	ldr	r2, [r3, #12]
 8006852:	693b      	ldr	r3, [r7, #16]
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	4293      	cmp	r3, r2
 8006858:	bf28      	it	cs
 800685a:	4613      	movcs	r3, r2
 800685c:	461a      	mov	r2, r3
 800685e:	6879      	ldr	r1, [r7, #4]
 8006860:	68f8      	ldr	r0, [r7, #12]
 8006862:	f001 f9ae 	bl	8007bc2 <USBD_CtlContinueRx>
 8006866:	e07d      	b.n	8006964 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800686e:	f003 031f 	and.w	r3, r3, #31
 8006872:	2b02      	cmp	r3, #2
 8006874:	d014      	beq.n	80068a0 <USBD_LL_DataOutStage+0x98>
 8006876:	2b02      	cmp	r3, #2
 8006878:	d81d      	bhi.n	80068b6 <USBD_LL_DataOutStage+0xae>
 800687a:	2b00      	cmp	r3, #0
 800687c:	d002      	beq.n	8006884 <USBD_LL_DataOutStage+0x7c>
 800687e:	2b01      	cmp	r3, #1
 8006880:	d003      	beq.n	800688a <USBD_LL_DataOutStage+0x82>
 8006882:	e018      	b.n	80068b6 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8006884:	2300      	movs	r3, #0
 8006886:	75bb      	strb	r3, [r7, #22]
            break;
 8006888:	e018      	b.n	80068bc <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8006890:	b2db      	uxtb	r3, r3
 8006892:	4619      	mov	r1, r3
 8006894:	68f8      	ldr	r0, [r7, #12]
 8006896:	f000 fa5e 	bl	8006d56 <USBD_CoreFindIF>
 800689a:	4603      	mov	r3, r0
 800689c:	75bb      	strb	r3, [r7, #22]
            break;
 800689e:	e00d      	b.n	80068bc <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80068a6:	b2db      	uxtb	r3, r3
 80068a8:	4619      	mov	r1, r3
 80068aa:	68f8      	ldr	r0, [r7, #12]
 80068ac:	f000 fa60 	bl	8006d70 <USBD_CoreFindEP>
 80068b0:	4603      	mov	r3, r0
 80068b2:	75bb      	strb	r3, [r7, #22]
            break;
 80068b4:	e002      	b.n	80068bc <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80068b6:	2300      	movs	r3, #0
 80068b8:	75bb      	strb	r3, [r7, #22]
            break;
 80068ba:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80068bc:	7dbb      	ldrb	r3, [r7, #22]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d119      	bne.n	80068f6 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80068c8:	b2db      	uxtb	r3, r3
 80068ca:	2b03      	cmp	r3, #3
 80068cc:	d113      	bne.n	80068f6 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80068ce:	7dba      	ldrb	r2, [r7, #22]
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	32ae      	adds	r2, #174	; 0xae
 80068d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068d8:	691b      	ldr	r3, [r3, #16]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d00b      	beq.n	80068f6 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80068de:	7dba      	ldrb	r2, [r7, #22]
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80068e6:	7dba      	ldrb	r2, [r7, #22]
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	32ae      	adds	r2, #174	; 0xae
 80068ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068f0:	691b      	ldr	r3, [r3, #16]
 80068f2:	68f8      	ldr	r0, [r7, #12]
 80068f4:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80068f6:	68f8      	ldr	r0, [r7, #12]
 80068f8:	f001 f974 	bl	8007be4 <USBD_CtlSendStatus>
 80068fc:	e032      	b.n	8006964 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80068fe:	7afb      	ldrb	r3, [r7, #11]
 8006900:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006904:	b2db      	uxtb	r3, r3
 8006906:	4619      	mov	r1, r3
 8006908:	68f8      	ldr	r0, [r7, #12]
 800690a:	f000 fa31 	bl	8006d70 <USBD_CoreFindEP>
 800690e:	4603      	mov	r3, r0
 8006910:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006912:	7dbb      	ldrb	r3, [r7, #22]
 8006914:	2bff      	cmp	r3, #255	; 0xff
 8006916:	d025      	beq.n	8006964 <USBD_LL_DataOutStage+0x15c>
 8006918:	7dbb      	ldrb	r3, [r7, #22]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d122      	bne.n	8006964 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006924:	b2db      	uxtb	r3, r3
 8006926:	2b03      	cmp	r3, #3
 8006928:	d117      	bne.n	800695a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800692a:	7dba      	ldrb	r2, [r7, #22]
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	32ae      	adds	r2, #174	; 0xae
 8006930:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006934:	699b      	ldr	r3, [r3, #24]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d00f      	beq.n	800695a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800693a:	7dba      	ldrb	r2, [r7, #22]
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8006942:	7dba      	ldrb	r2, [r7, #22]
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	32ae      	adds	r2, #174	; 0xae
 8006948:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800694c:	699b      	ldr	r3, [r3, #24]
 800694e:	7afa      	ldrb	r2, [r7, #11]
 8006950:	4611      	mov	r1, r2
 8006952:	68f8      	ldr	r0, [r7, #12]
 8006954:	4798      	blx	r3
 8006956:	4603      	mov	r3, r0
 8006958:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800695a:	7dfb      	ldrb	r3, [r7, #23]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d001      	beq.n	8006964 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8006960:	7dfb      	ldrb	r3, [r7, #23]
 8006962:	e000      	b.n	8006966 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8006964:	2300      	movs	r3, #0
}
 8006966:	4618      	mov	r0, r3
 8006968:	3718      	adds	r7, #24
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}

0800696e <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800696e:	b580      	push	{r7, lr}
 8006970:	b086      	sub	sp, #24
 8006972:	af00      	add	r7, sp, #0
 8006974:	60f8      	str	r0, [r7, #12]
 8006976:	460b      	mov	r3, r1
 8006978:	607a      	str	r2, [r7, #4]
 800697a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800697c:	7afb      	ldrb	r3, [r7, #11]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d16f      	bne.n	8006a62 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	3314      	adds	r3, #20
 8006986:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800698e:	2b02      	cmp	r3, #2
 8006990:	d15a      	bne.n	8006a48 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8006992:	693b      	ldr	r3, [r7, #16]
 8006994:	689a      	ldr	r2, [r3, #8]
 8006996:	693b      	ldr	r3, [r7, #16]
 8006998:	68db      	ldr	r3, [r3, #12]
 800699a:	429a      	cmp	r2, r3
 800699c:	d914      	bls.n	80069c8 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800699e:	693b      	ldr	r3, [r7, #16]
 80069a0:	689a      	ldr	r2, [r3, #8]
 80069a2:	693b      	ldr	r3, [r7, #16]
 80069a4:	68db      	ldr	r3, [r3, #12]
 80069a6:	1ad2      	subs	r2, r2, r3
 80069a8:	693b      	ldr	r3, [r7, #16]
 80069aa:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80069ac:	693b      	ldr	r3, [r7, #16]
 80069ae:	689b      	ldr	r3, [r3, #8]
 80069b0:	461a      	mov	r2, r3
 80069b2:	6879      	ldr	r1, [r7, #4]
 80069b4:	68f8      	ldr	r0, [r7, #12]
 80069b6:	f001 f8d6 	bl	8007b66 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80069ba:	2300      	movs	r3, #0
 80069bc:	2200      	movs	r2, #0
 80069be:	2100      	movs	r1, #0
 80069c0:	68f8      	ldr	r0, [r7, #12]
 80069c2:	f001 fe0b 	bl	80085dc <USBD_LL_PrepareReceive>
 80069c6:	e03f      	b.n	8006a48 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80069c8:	693b      	ldr	r3, [r7, #16]
 80069ca:	68da      	ldr	r2, [r3, #12]
 80069cc:	693b      	ldr	r3, [r7, #16]
 80069ce:	689b      	ldr	r3, [r3, #8]
 80069d0:	429a      	cmp	r2, r3
 80069d2:	d11c      	bne.n	8006a0e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	685a      	ldr	r2, [r3, #4]
 80069d8:	693b      	ldr	r3, [r7, #16]
 80069da:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80069dc:	429a      	cmp	r2, r3
 80069de:	d316      	bcc.n	8006a0e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80069e0:	693b      	ldr	r3, [r7, #16]
 80069e2:	685a      	ldr	r2, [r3, #4]
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80069ea:	429a      	cmp	r2, r3
 80069ec:	d20f      	bcs.n	8006a0e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80069ee:	2200      	movs	r2, #0
 80069f0:	2100      	movs	r1, #0
 80069f2:	68f8      	ldr	r0, [r7, #12]
 80069f4:	f001 f8b7 	bl	8007b66 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	2200      	movs	r2, #0
 80069fc:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006a00:	2300      	movs	r3, #0
 8006a02:	2200      	movs	r2, #0
 8006a04:	2100      	movs	r1, #0
 8006a06:	68f8      	ldr	r0, [r7, #12]
 8006a08:	f001 fde8 	bl	80085dc <USBD_LL_PrepareReceive>
 8006a0c:	e01c      	b.n	8006a48 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a14:	b2db      	uxtb	r3, r3
 8006a16:	2b03      	cmp	r3, #3
 8006a18:	d10f      	bne.n	8006a3a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a20:	68db      	ldr	r3, [r3, #12]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d009      	beq.n	8006a3a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a34:	68db      	ldr	r3, [r3, #12]
 8006a36:	68f8      	ldr	r0, [r7, #12]
 8006a38:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006a3a:	2180      	movs	r1, #128	; 0x80
 8006a3c:	68f8      	ldr	r0, [r7, #12]
 8006a3e:	f001 fd23 	bl	8008488 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006a42:	68f8      	ldr	r0, [r7, #12]
 8006a44:	f001 f8e1 	bl	8007c0a <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d03a      	beq.n	8006ac8 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8006a52:	68f8      	ldr	r0, [r7, #12]
 8006a54:	f7ff fe42 	bl	80066dc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8006a60:	e032      	b.n	8006ac8 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8006a62:	7afb      	ldrb	r3, [r7, #11]
 8006a64:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006a68:	b2db      	uxtb	r3, r3
 8006a6a:	4619      	mov	r1, r3
 8006a6c:	68f8      	ldr	r0, [r7, #12]
 8006a6e:	f000 f97f 	bl	8006d70 <USBD_CoreFindEP>
 8006a72:	4603      	mov	r3, r0
 8006a74:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006a76:	7dfb      	ldrb	r3, [r7, #23]
 8006a78:	2bff      	cmp	r3, #255	; 0xff
 8006a7a:	d025      	beq.n	8006ac8 <USBD_LL_DataInStage+0x15a>
 8006a7c:	7dfb      	ldrb	r3, [r7, #23]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d122      	bne.n	8006ac8 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a88:	b2db      	uxtb	r3, r3
 8006a8a:	2b03      	cmp	r3, #3
 8006a8c:	d11c      	bne.n	8006ac8 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8006a8e:	7dfa      	ldrb	r2, [r7, #23]
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	32ae      	adds	r2, #174	; 0xae
 8006a94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a98:	695b      	ldr	r3, [r3, #20]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d014      	beq.n	8006ac8 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8006a9e:	7dfa      	ldrb	r2, [r7, #23]
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8006aa6:	7dfa      	ldrb	r2, [r7, #23]
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	32ae      	adds	r2, #174	; 0xae
 8006aac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ab0:	695b      	ldr	r3, [r3, #20]
 8006ab2:	7afa      	ldrb	r2, [r7, #11]
 8006ab4:	4611      	mov	r1, r2
 8006ab6:	68f8      	ldr	r0, [r7, #12]
 8006ab8:	4798      	blx	r3
 8006aba:	4603      	mov	r3, r0
 8006abc:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8006abe:	7dbb      	ldrb	r3, [r7, #22]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d001      	beq.n	8006ac8 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8006ac4:	7dbb      	ldrb	r3, [r7, #22]
 8006ac6:	e000      	b.n	8006aca <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8006ac8:	2300      	movs	r3, #0
}
 8006aca:	4618      	mov	r0, r3
 8006acc:	3718      	adds	r7, #24
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}

08006ad2 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006ad2:	b580      	push	{r7, lr}
 8006ad4:	b084      	sub	sp, #16
 8006ad6:	af00      	add	r7, sp, #0
 8006ad8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8006ada:	2300      	movs	r3, #0
 8006adc:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2200      	movs	r2, #0
 8006af2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2200      	movs	r2, #0
 8006af8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2200      	movs	r2, #0
 8006b00:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d014      	beq.n	8006b38 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d00e      	beq.n	8006b38 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	687a      	ldr	r2, [r7, #4]
 8006b24:	6852      	ldr	r2, [r2, #4]
 8006b26:	b2d2      	uxtb	r2, r2
 8006b28:	4611      	mov	r1, r2
 8006b2a:	6878      	ldr	r0, [r7, #4]
 8006b2c:	4798      	blx	r3
 8006b2e:	4603      	mov	r3, r0
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d001      	beq.n	8006b38 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8006b34:	2303      	movs	r3, #3
 8006b36:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006b38:	2340      	movs	r3, #64	; 0x40
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	2100      	movs	r1, #0
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	f001 fc5d 	bl	80083fe <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2201      	movs	r2, #1
 8006b48:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2240      	movs	r2, #64	; 0x40
 8006b50:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006b54:	2340      	movs	r3, #64	; 0x40
 8006b56:	2200      	movs	r2, #0
 8006b58:	2180      	movs	r1, #128	; 0x80
 8006b5a:	6878      	ldr	r0, [r7, #4]
 8006b5c:	f001 fc4f 	bl	80083fe <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2201      	movs	r2, #1
 8006b64:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2240      	movs	r2, #64	; 0x40
 8006b6a:	621a      	str	r2, [r3, #32]

  return ret;
 8006b6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3710      	adds	r7, #16
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}

08006b76 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8006b76:	b480      	push	{r7}
 8006b78:	b083      	sub	sp, #12
 8006b7a:	af00      	add	r7, sp, #0
 8006b7c:	6078      	str	r0, [r7, #4]
 8006b7e:	460b      	mov	r3, r1
 8006b80:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	78fa      	ldrb	r2, [r7, #3]
 8006b86:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006b88:	2300      	movs	r3, #0
}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	370c      	adds	r7, #12
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b94:	4770      	bx	lr

08006b96 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8006b96:	b480      	push	{r7}
 8006b98:	b083      	sub	sp, #12
 8006b9a:	af00      	add	r7, sp, #0
 8006b9c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006ba4:	b2da      	uxtb	r2, r3
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2204      	movs	r2, #4
 8006bb0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8006bb4:	2300      	movs	r3, #0
}
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	370c      	adds	r7, #12
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc0:	4770      	bx	lr

08006bc2 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006bc2:	b480      	push	{r7}
 8006bc4:	b083      	sub	sp, #12
 8006bc6:	af00      	add	r7, sp, #0
 8006bc8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006bd0:	b2db      	uxtb	r3, r3
 8006bd2:	2b04      	cmp	r3, #4
 8006bd4:	d106      	bne.n	8006be4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8006bdc:	b2da      	uxtb	r2, r3
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8006be4:	2300      	movs	r3, #0
}
 8006be6:	4618      	mov	r0, r3
 8006be8:	370c      	adds	r7, #12
 8006bea:	46bd      	mov	sp, r7
 8006bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf0:	4770      	bx	lr

08006bf2 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006bf2:	b580      	push	{r7, lr}
 8006bf4:	b082      	sub	sp, #8
 8006bf6:	af00      	add	r7, sp, #0
 8006bf8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006c00:	b2db      	uxtb	r3, r3
 8006c02:	2b03      	cmp	r3, #3
 8006c04:	d110      	bne.n	8006c28 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d00b      	beq.n	8006c28 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006c16:	69db      	ldr	r3, [r3, #28]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d005      	beq.n	8006c28 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006c22:	69db      	ldr	r3, [r3, #28]
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8006c28:	2300      	movs	r3, #0
}
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	3708      	adds	r7, #8
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bd80      	pop	{r7, pc}

08006c32 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006c32:	b580      	push	{r7, lr}
 8006c34:	b082      	sub	sp, #8
 8006c36:	af00      	add	r7, sp, #0
 8006c38:	6078      	str	r0, [r7, #4]
 8006c3a:	460b      	mov	r3, r1
 8006c3c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	32ae      	adds	r2, #174	; 0xae
 8006c48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d101      	bne.n	8006c54 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8006c50:	2303      	movs	r3, #3
 8006c52:	e01c      	b.n	8006c8e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006c5a:	b2db      	uxtb	r3, r3
 8006c5c:	2b03      	cmp	r3, #3
 8006c5e:	d115      	bne.n	8006c8c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	32ae      	adds	r2, #174	; 0xae
 8006c6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c6e:	6a1b      	ldr	r3, [r3, #32]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d00b      	beq.n	8006c8c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	32ae      	adds	r2, #174	; 0xae
 8006c7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c82:	6a1b      	ldr	r3, [r3, #32]
 8006c84:	78fa      	ldrb	r2, [r7, #3]
 8006c86:	4611      	mov	r1, r2
 8006c88:	6878      	ldr	r0, [r7, #4]
 8006c8a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006c8c:	2300      	movs	r3, #0
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	3708      	adds	r7, #8
 8006c92:	46bd      	mov	sp, r7
 8006c94:	bd80      	pop	{r7, pc}

08006c96 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8006c96:	b580      	push	{r7, lr}
 8006c98:	b082      	sub	sp, #8
 8006c9a:	af00      	add	r7, sp, #0
 8006c9c:	6078      	str	r0, [r7, #4]
 8006c9e:	460b      	mov	r3, r1
 8006ca0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	32ae      	adds	r2, #174	; 0xae
 8006cac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d101      	bne.n	8006cb8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8006cb4:	2303      	movs	r3, #3
 8006cb6:	e01c      	b.n	8006cf2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006cbe:	b2db      	uxtb	r3, r3
 8006cc0:	2b03      	cmp	r3, #3
 8006cc2:	d115      	bne.n	8006cf0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	32ae      	adds	r2, #174	; 0xae
 8006cce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d00b      	beq.n	8006cf0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	32ae      	adds	r2, #174	; 0xae
 8006ce2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ce8:	78fa      	ldrb	r2, [r7, #3]
 8006cea:	4611      	mov	r1, r2
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006cf0:	2300      	movs	r3, #0
}
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	3708      	adds	r7, #8
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bd80      	pop	{r7, pc}

08006cfa <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006cfa:	b480      	push	{r7}
 8006cfc:	b083      	sub	sp, #12
 8006cfe:	af00      	add	r7, sp, #0
 8006d00:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006d02:	2300      	movs	r3, #0
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	370c      	adds	r7, #12
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0e:	4770      	bx	lr

08006d10 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b084      	sub	sp, #16
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8006d18:	2300      	movs	r3, #0
 8006d1a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2201      	movs	r2, #1
 8006d20:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d00e      	beq.n	8006d4c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	687a      	ldr	r2, [r7, #4]
 8006d38:	6852      	ldr	r2, [r2, #4]
 8006d3a:	b2d2      	uxtb	r2, r2
 8006d3c:	4611      	mov	r1, r2
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	4798      	blx	r3
 8006d42:	4603      	mov	r3, r0
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d001      	beq.n	8006d4c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8006d48:	2303      	movs	r3, #3
 8006d4a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006d4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d4e:	4618      	mov	r0, r3
 8006d50:	3710      	adds	r7, #16
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bd80      	pop	{r7, pc}

08006d56 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006d56:	b480      	push	{r7}
 8006d58:	b083      	sub	sp, #12
 8006d5a:	af00      	add	r7, sp, #0
 8006d5c:	6078      	str	r0, [r7, #4]
 8006d5e:	460b      	mov	r3, r1
 8006d60:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006d62:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	370c      	adds	r7, #12
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr

08006d70 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b083      	sub	sp, #12
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
 8006d78:	460b      	mov	r3, r1
 8006d7a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006d7c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	370c      	adds	r7, #12
 8006d82:	46bd      	mov	sp, r7
 8006d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d88:	4770      	bx	lr

08006d8a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8006d8a:	b580      	push	{r7, lr}
 8006d8c:	b086      	sub	sp, #24
 8006d8e:	af00      	add	r7, sp, #0
 8006d90:	6078      	str	r0, [r7, #4]
 8006d92:	460b      	mov	r3, r1
 8006d94:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8006d9e:	2300      	movs	r3, #0
 8006da0:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	885b      	ldrh	r3, [r3, #2]
 8006da6:	b29a      	uxth	r2, r3
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	781b      	ldrb	r3, [r3, #0]
 8006dac:	b29b      	uxth	r3, r3
 8006dae:	429a      	cmp	r2, r3
 8006db0:	d920      	bls.n	8006df4 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	781b      	ldrb	r3, [r3, #0]
 8006db6:	b29b      	uxth	r3, r3
 8006db8:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8006dba:	e013      	b.n	8006de4 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8006dbc:	f107 030a 	add.w	r3, r7, #10
 8006dc0:	4619      	mov	r1, r3
 8006dc2:	6978      	ldr	r0, [r7, #20]
 8006dc4:	f000 f81b 	bl	8006dfe <USBD_GetNextDesc>
 8006dc8:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8006dca:	697b      	ldr	r3, [r7, #20]
 8006dcc:	785b      	ldrb	r3, [r3, #1]
 8006dce:	2b05      	cmp	r3, #5
 8006dd0:	d108      	bne.n	8006de4 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8006dd6:	693b      	ldr	r3, [r7, #16]
 8006dd8:	789b      	ldrb	r3, [r3, #2]
 8006dda:	78fa      	ldrb	r2, [r7, #3]
 8006ddc:	429a      	cmp	r2, r3
 8006dde:	d008      	beq.n	8006df2 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8006de0:	2300      	movs	r3, #0
 8006de2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	885b      	ldrh	r3, [r3, #2]
 8006de8:	b29a      	uxth	r2, r3
 8006dea:	897b      	ldrh	r3, [r7, #10]
 8006dec:	429a      	cmp	r2, r3
 8006dee:	d8e5      	bhi.n	8006dbc <USBD_GetEpDesc+0x32>
 8006df0:	e000      	b.n	8006df4 <USBD_GetEpDesc+0x6a>
          break;
 8006df2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8006df4:	693b      	ldr	r3, [r7, #16]
}
 8006df6:	4618      	mov	r0, r3
 8006df8:	3718      	adds	r7, #24
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	bd80      	pop	{r7, pc}

08006dfe <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8006dfe:	b480      	push	{r7}
 8006e00:	b085      	sub	sp, #20
 8006e02:	af00      	add	r7, sp, #0
 8006e04:	6078      	str	r0, [r7, #4]
 8006e06:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	881a      	ldrh	r2, [r3, #0]
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	781b      	ldrb	r3, [r3, #0]
 8006e14:	b29b      	uxth	r3, r3
 8006e16:	4413      	add	r3, r2
 8006e18:	b29a      	uxth	r2, r3
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	781b      	ldrb	r3, [r3, #0]
 8006e22:	461a      	mov	r2, r3
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	4413      	add	r3, r2
 8006e28:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
}
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	3714      	adds	r7, #20
 8006e30:	46bd      	mov	sp, r7
 8006e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e36:	4770      	bx	lr

08006e38 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b087      	sub	sp, #28
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	781b      	ldrb	r3, [r3, #0]
 8006e48:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	3301      	adds	r3, #1
 8006e4e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006e50:	697b      	ldr	r3, [r7, #20]
 8006e52:	781b      	ldrb	r3, [r3, #0]
 8006e54:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006e56:	8a3b      	ldrh	r3, [r7, #16]
 8006e58:	021b      	lsls	r3, r3, #8
 8006e5a:	b21a      	sxth	r2, r3
 8006e5c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006e60:	4313      	orrs	r3, r2
 8006e62:	b21b      	sxth	r3, r3
 8006e64:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006e66:	89fb      	ldrh	r3, [r7, #14]
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	371c      	adds	r7, #28
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e72:	4770      	bx	lr

08006e74 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b084      	sub	sp, #16
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
 8006e7c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	781b      	ldrb	r3, [r3, #0]
 8006e86:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006e8a:	2b40      	cmp	r3, #64	; 0x40
 8006e8c:	d005      	beq.n	8006e9a <USBD_StdDevReq+0x26>
 8006e8e:	2b40      	cmp	r3, #64	; 0x40
 8006e90:	d857      	bhi.n	8006f42 <USBD_StdDevReq+0xce>
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d00f      	beq.n	8006eb6 <USBD_StdDevReq+0x42>
 8006e96:	2b20      	cmp	r3, #32
 8006e98:	d153      	bne.n	8006f42 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	32ae      	adds	r2, #174	; 0xae
 8006ea4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ea8:	689b      	ldr	r3, [r3, #8]
 8006eaa:	6839      	ldr	r1, [r7, #0]
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	4798      	blx	r3
 8006eb0:	4603      	mov	r3, r0
 8006eb2:	73fb      	strb	r3, [r7, #15]
      break;
 8006eb4:	e04a      	b.n	8006f4c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	785b      	ldrb	r3, [r3, #1]
 8006eba:	2b09      	cmp	r3, #9
 8006ebc:	d83b      	bhi.n	8006f36 <USBD_StdDevReq+0xc2>
 8006ebe:	a201      	add	r2, pc, #4	; (adr r2, 8006ec4 <USBD_StdDevReq+0x50>)
 8006ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ec4:	08006f19 	.word	0x08006f19
 8006ec8:	08006f2d 	.word	0x08006f2d
 8006ecc:	08006f37 	.word	0x08006f37
 8006ed0:	08006f23 	.word	0x08006f23
 8006ed4:	08006f37 	.word	0x08006f37
 8006ed8:	08006ef7 	.word	0x08006ef7
 8006edc:	08006eed 	.word	0x08006eed
 8006ee0:	08006f37 	.word	0x08006f37
 8006ee4:	08006f0f 	.word	0x08006f0f
 8006ee8:	08006f01 	.word	0x08006f01
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006eec:	6839      	ldr	r1, [r7, #0]
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f000 fa3c 	bl	800736c <USBD_GetDescriptor>
          break;
 8006ef4:	e024      	b.n	8006f40 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006ef6:	6839      	ldr	r1, [r7, #0]
 8006ef8:	6878      	ldr	r0, [r7, #4]
 8006efa:	f000 fbcb 	bl	8007694 <USBD_SetAddress>
          break;
 8006efe:	e01f      	b.n	8006f40 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006f00:	6839      	ldr	r1, [r7, #0]
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	f000 fc0a 	bl	800771c <USBD_SetConfig>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	73fb      	strb	r3, [r7, #15]
          break;
 8006f0c:	e018      	b.n	8006f40 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006f0e:	6839      	ldr	r1, [r7, #0]
 8006f10:	6878      	ldr	r0, [r7, #4]
 8006f12:	f000 fcad 	bl	8007870 <USBD_GetConfig>
          break;
 8006f16:	e013      	b.n	8006f40 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006f18:	6839      	ldr	r1, [r7, #0]
 8006f1a:	6878      	ldr	r0, [r7, #4]
 8006f1c:	f000 fcde 	bl	80078dc <USBD_GetStatus>
          break;
 8006f20:	e00e      	b.n	8006f40 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006f22:	6839      	ldr	r1, [r7, #0]
 8006f24:	6878      	ldr	r0, [r7, #4]
 8006f26:	f000 fd0d 	bl	8007944 <USBD_SetFeature>
          break;
 8006f2a:	e009      	b.n	8006f40 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006f2c:	6839      	ldr	r1, [r7, #0]
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f000 fd31 	bl	8007996 <USBD_ClrFeature>
          break;
 8006f34:	e004      	b.n	8006f40 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8006f36:	6839      	ldr	r1, [r7, #0]
 8006f38:	6878      	ldr	r0, [r7, #4]
 8006f3a:	f000 fd88 	bl	8007a4e <USBD_CtlError>
          break;
 8006f3e:	bf00      	nop
      }
      break;
 8006f40:	e004      	b.n	8006f4c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8006f42:	6839      	ldr	r1, [r7, #0]
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	f000 fd82 	bl	8007a4e <USBD_CtlError>
      break;
 8006f4a:	bf00      	nop
  }

  return ret;
 8006f4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3710      	adds	r7, #16
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}
 8006f56:	bf00      	nop

08006f58 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b084      	sub	sp, #16
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
 8006f60:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006f62:	2300      	movs	r3, #0
 8006f64:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	781b      	ldrb	r3, [r3, #0]
 8006f6a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006f6e:	2b40      	cmp	r3, #64	; 0x40
 8006f70:	d005      	beq.n	8006f7e <USBD_StdItfReq+0x26>
 8006f72:	2b40      	cmp	r3, #64	; 0x40
 8006f74:	d852      	bhi.n	800701c <USBD_StdItfReq+0xc4>
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d001      	beq.n	8006f7e <USBD_StdItfReq+0x26>
 8006f7a:	2b20      	cmp	r3, #32
 8006f7c:	d14e      	bne.n	800701c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006f84:	b2db      	uxtb	r3, r3
 8006f86:	3b01      	subs	r3, #1
 8006f88:	2b02      	cmp	r3, #2
 8006f8a:	d840      	bhi.n	800700e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	889b      	ldrh	r3, [r3, #4]
 8006f90:	b2db      	uxtb	r3, r3
 8006f92:	2b01      	cmp	r3, #1
 8006f94:	d836      	bhi.n	8007004 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	889b      	ldrh	r3, [r3, #4]
 8006f9a:	b2db      	uxtb	r3, r3
 8006f9c:	4619      	mov	r1, r3
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	f7ff fed9 	bl	8006d56 <USBD_CoreFindIF>
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006fa8:	7bbb      	ldrb	r3, [r7, #14]
 8006faa:	2bff      	cmp	r3, #255	; 0xff
 8006fac:	d01d      	beq.n	8006fea <USBD_StdItfReq+0x92>
 8006fae:	7bbb      	ldrb	r3, [r7, #14]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d11a      	bne.n	8006fea <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8006fb4:	7bba      	ldrb	r2, [r7, #14]
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	32ae      	adds	r2, #174	; 0xae
 8006fba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006fbe:	689b      	ldr	r3, [r3, #8]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d00f      	beq.n	8006fe4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8006fc4:	7bba      	ldrb	r2, [r7, #14]
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006fcc:	7bba      	ldrb	r2, [r7, #14]
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	32ae      	adds	r2, #174	; 0xae
 8006fd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006fd6:	689b      	ldr	r3, [r3, #8]
 8006fd8:	6839      	ldr	r1, [r7, #0]
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	4798      	blx	r3
 8006fde:	4603      	mov	r3, r0
 8006fe0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006fe2:	e004      	b.n	8006fee <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8006fe4:	2303      	movs	r3, #3
 8006fe6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006fe8:	e001      	b.n	8006fee <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8006fea:	2303      	movs	r3, #3
 8006fec:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	88db      	ldrh	r3, [r3, #6]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d110      	bne.n	8007018 <USBD_StdItfReq+0xc0>
 8006ff6:	7bfb      	ldrb	r3, [r7, #15]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d10d      	bne.n	8007018 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006ffc:	6878      	ldr	r0, [r7, #4]
 8006ffe:	f000 fdf1 	bl	8007be4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007002:	e009      	b.n	8007018 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007004:	6839      	ldr	r1, [r7, #0]
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f000 fd21 	bl	8007a4e <USBD_CtlError>
          break;
 800700c:	e004      	b.n	8007018 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800700e:	6839      	ldr	r1, [r7, #0]
 8007010:	6878      	ldr	r0, [r7, #4]
 8007012:	f000 fd1c 	bl	8007a4e <USBD_CtlError>
          break;
 8007016:	e000      	b.n	800701a <USBD_StdItfReq+0xc2>
          break;
 8007018:	bf00      	nop
      }
      break;
 800701a:	e004      	b.n	8007026 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800701c:	6839      	ldr	r1, [r7, #0]
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f000 fd15 	bl	8007a4e <USBD_CtlError>
      break;
 8007024:	bf00      	nop
  }

  return ret;
 8007026:	7bfb      	ldrb	r3, [r7, #15]
}
 8007028:	4618      	mov	r0, r3
 800702a:	3710      	adds	r7, #16
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}

08007030 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b084      	sub	sp, #16
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
 8007038:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800703a:	2300      	movs	r3, #0
 800703c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	889b      	ldrh	r3, [r3, #4]
 8007042:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	781b      	ldrb	r3, [r3, #0]
 8007048:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800704c:	2b40      	cmp	r3, #64	; 0x40
 800704e:	d007      	beq.n	8007060 <USBD_StdEPReq+0x30>
 8007050:	2b40      	cmp	r3, #64	; 0x40
 8007052:	f200 817f 	bhi.w	8007354 <USBD_StdEPReq+0x324>
 8007056:	2b00      	cmp	r3, #0
 8007058:	d02a      	beq.n	80070b0 <USBD_StdEPReq+0x80>
 800705a:	2b20      	cmp	r3, #32
 800705c:	f040 817a 	bne.w	8007354 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007060:	7bbb      	ldrb	r3, [r7, #14]
 8007062:	4619      	mov	r1, r3
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	f7ff fe83 	bl	8006d70 <USBD_CoreFindEP>
 800706a:	4603      	mov	r3, r0
 800706c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800706e:	7b7b      	ldrb	r3, [r7, #13]
 8007070:	2bff      	cmp	r3, #255	; 0xff
 8007072:	f000 8174 	beq.w	800735e <USBD_StdEPReq+0x32e>
 8007076:	7b7b      	ldrb	r3, [r7, #13]
 8007078:	2b00      	cmp	r3, #0
 800707a:	f040 8170 	bne.w	800735e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800707e:	7b7a      	ldrb	r2, [r7, #13]
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8007086:	7b7a      	ldrb	r2, [r7, #13]
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	32ae      	adds	r2, #174	; 0xae
 800708c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007090:	689b      	ldr	r3, [r3, #8]
 8007092:	2b00      	cmp	r3, #0
 8007094:	f000 8163 	beq.w	800735e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007098:	7b7a      	ldrb	r2, [r7, #13]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	32ae      	adds	r2, #174	; 0xae
 800709e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070a2:	689b      	ldr	r3, [r3, #8]
 80070a4:	6839      	ldr	r1, [r7, #0]
 80070a6:	6878      	ldr	r0, [r7, #4]
 80070a8:	4798      	blx	r3
 80070aa:	4603      	mov	r3, r0
 80070ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80070ae:	e156      	b.n	800735e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	785b      	ldrb	r3, [r3, #1]
 80070b4:	2b03      	cmp	r3, #3
 80070b6:	d008      	beq.n	80070ca <USBD_StdEPReq+0x9a>
 80070b8:	2b03      	cmp	r3, #3
 80070ba:	f300 8145 	bgt.w	8007348 <USBD_StdEPReq+0x318>
 80070be:	2b00      	cmp	r3, #0
 80070c0:	f000 809b 	beq.w	80071fa <USBD_StdEPReq+0x1ca>
 80070c4:	2b01      	cmp	r3, #1
 80070c6:	d03c      	beq.n	8007142 <USBD_StdEPReq+0x112>
 80070c8:	e13e      	b.n	8007348 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80070d0:	b2db      	uxtb	r3, r3
 80070d2:	2b02      	cmp	r3, #2
 80070d4:	d002      	beq.n	80070dc <USBD_StdEPReq+0xac>
 80070d6:	2b03      	cmp	r3, #3
 80070d8:	d016      	beq.n	8007108 <USBD_StdEPReq+0xd8>
 80070da:	e02c      	b.n	8007136 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80070dc:	7bbb      	ldrb	r3, [r7, #14]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d00d      	beq.n	80070fe <USBD_StdEPReq+0xce>
 80070e2:	7bbb      	ldrb	r3, [r7, #14]
 80070e4:	2b80      	cmp	r3, #128	; 0x80
 80070e6:	d00a      	beq.n	80070fe <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80070e8:	7bbb      	ldrb	r3, [r7, #14]
 80070ea:	4619      	mov	r1, r3
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f001 f9cb 	bl	8008488 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80070f2:	2180      	movs	r1, #128	; 0x80
 80070f4:	6878      	ldr	r0, [r7, #4]
 80070f6:	f001 f9c7 	bl	8008488 <USBD_LL_StallEP>
 80070fa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80070fc:	e020      	b.n	8007140 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80070fe:	6839      	ldr	r1, [r7, #0]
 8007100:	6878      	ldr	r0, [r7, #4]
 8007102:	f000 fca4 	bl	8007a4e <USBD_CtlError>
              break;
 8007106:	e01b      	b.n	8007140 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	885b      	ldrh	r3, [r3, #2]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d10e      	bne.n	800712e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007110:	7bbb      	ldrb	r3, [r7, #14]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d00b      	beq.n	800712e <USBD_StdEPReq+0xfe>
 8007116:	7bbb      	ldrb	r3, [r7, #14]
 8007118:	2b80      	cmp	r3, #128	; 0x80
 800711a:	d008      	beq.n	800712e <USBD_StdEPReq+0xfe>
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	88db      	ldrh	r3, [r3, #6]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d104      	bne.n	800712e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007124:	7bbb      	ldrb	r3, [r7, #14]
 8007126:	4619      	mov	r1, r3
 8007128:	6878      	ldr	r0, [r7, #4]
 800712a:	f001 f9ad 	bl	8008488 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	f000 fd58 	bl	8007be4 <USBD_CtlSendStatus>

              break;
 8007134:	e004      	b.n	8007140 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8007136:	6839      	ldr	r1, [r7, #0]
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f000 fc88 	bl	8007a4e <USBD_CtlError>
              break;
 800713e:	bf00      	nop
          }
          break;
 8007140:	e107      	b.n	8007352 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007148:	b2db      	uxtb	r3, r3
 800714a:	2b02      	cmp	r3, #2
 800714c:	d002      	beq.n	8007154 <USBD_StdEPReq+0x124>
 800714e:	2b03      	cmp	r3, #3
 8007150:	d016      	beq.n	8007180 <USBD_StdEPReq+0x150>
 8007152:	e04b      	b.n	80071ec <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007154:	7bbb      	ldrb	r3, [r7, #14]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d00d      	beq.n	8007176 <USBD_StdEPReq+0x146>
 800715a:	7bbb      	ldrb	r3, [r7, #14]
 800715c:	2b80      	cmp	r3, #128	; 0x80
 800715e:	d00a      	beq.n	8007176 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007160:	7bbb      	ldrb	r3, [r7, #14]
 8007162:	4619      	mov	r1, r3
 8007164:	6878      	ldr	r0, [r7, #4]
 8007166:	f001 f98f 	bl	8008488 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800716a:	2180      	movs	r1, #128	; 0x80
 800716c:	6878      	ldr	r0, [r7, #4]
 800716e:	f001 f98b 	bl	8008488 <USBD_LL_StallEP>
 8007172:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007174:	e040      	b.n	80071f8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007176:	6839      	ldr	r1, [r7, #0]
 8007178:	6878      	ldr	r0, [r7, #4]
 800717a:	f000 fc68 	bl	8007a4e <USBD_CtlError>
              break;
 800717e:	e03b      	b.n	80071f8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	885b      	ldrh	r3, [r3, #2]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d136      	bne.n	80071f6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007188:	7bbb      	ldrb	r3, [r7, #14]
 800718a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800718e:	2b00      	cmp	r3, #0
 8007190:	d004      	beq.n	800719c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007192:	7bbb      	ldrb	r3, [r7, #14]
 8007194:	4619      	mov	r1, r3
 8007196:	6878      	ldr	r0, [r7, #4]
 8007198:	f001 f995 	bl	80084c6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800719c:	6878      	ldr	r0, [r7, #4]
 800719e:	f000 fd21 	bl	8007be4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80071a2:	7bbb      	ldrb	r3, [r7, #14]
 80071a4:	4619      	mov	r1, r3
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f7ff fde2 	bl	8006d70 <USBD_CoreFindEP>
 80071ac:	4603      	mov	r3, r0
 80071ae:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80071b0:	7b7b      	ldrb	r3, [r7, #13]
 80071b2:	2bff      	cmp	r3, #255	; 0xff
 80071b4:	d01f      	beq.n	80071f6 <USBD_StdEPReq+0x1c6>
 80071b6:	7b7b      	ldrb	r3, [r7, #13]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d11c      	bne.n	80071f6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80071bc:	7b7a      	ldrb	r2, [r7, #13]
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80071c4:	7b7a      	ldrb	r2, [r7, #13]
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	32ae      	adds	r2, #174	; 0xae
 80071ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071ce:	689b      	ldr	r3, [r3, #8]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d010      	beq.n	80071f6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80071d4:	7b7a      	ldrb	r2, [r7, #13]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	32ae      	adds	r2, #174	; 0xae
 80071da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071de:	689b      	ldr	r3, [r3, #8]
 80071e0:	6839      	ldr	r1, [r7, #0]
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	4798      	blx	r3
 80071e6:	4603      	mov	r3, r0
 80071e8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80071ea:	e004      	b.n	80071f6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80071ec:	6839      	ldr	r1, [r7, #0]
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f000 fc2d 	bl	8007a4e <USBD_CtlError>
              break;
 80071f4:	e000      	b.n	80071f8 <USBD_StdEPReq+0x1c8>
              break;
 80071f6:	bf00      	nop
          }
          break;
 80071f8:	e0ab      	b.n	8007352 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007200:	b2db      	uxtb	r3, r3
 8007202:	2b02      	cmp	r3, #2
 8007204:	d002      	beq.n	800720c <USBD_StdEPReq+0x1dc>
 8007206:	2b03      	cmp	r3, #3
 8007208:	d032      	beq.n	8007270 <USBD_StdEPReq+0x240>
 800720a:	e097      	b.n	800733c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800720c:	7bbb      	ldrb	r3, [r7, #14]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d007      	beq.n	8007222 <USBD_StdEPReq+0x1f2>
 8007212:	7bbb      	ldrb	r3, [r7, #14]
 8007214:	2b80      	cmp	r3, #128	; 0x80
 8007216:	d004      	beq.n	8007222 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8007218:	6839      	ldr	r1, [r7, #0]
 800721a:	6878      	ldr	r0, [r7, #4]
 800721c:	f000 fc17 	bl	8007a4e <USBD_CtlError>
                break;
 8007220:	e091      	b.n	8007346 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007222:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007226:	2b00      	cmp	r3, #0
 8007228:	da0b      	bge.n	8007242 <USBD_StdEPReq+0x212>
 800722a:	7bbb      	ldrb	r3, [r7, #14]
 800722c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007230:	4613      	mov	r3, r2
 8007232:	009b      	lsls	r3, r3, #2
 8007234:	4413      	add	r3, r2
 8007236:	009b      	lsls	r3, r3, #2
 8007238:	3310      	adds	r3, #16
 800723a:	687a      	ldr	r2, [r7, #4]
 800723c:	4413      	add	r3, r2
 800723e:	3304      	adds	r3, #4
 8007240:	e00b      	b.n	800725a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007242:	7bbb      	ldrb	r3, [r7, #14]
 8007244:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007248:	4613      	mov	r3, r2
 800724a:	009b      	lsls	r3, r3, #2
 800724c:	4413      	add	r3, r2
 800724e:	009b      	lsls	r3, r3, #2
 8007250:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007254:	687a      	ldr	r2, [r7, #4]
 8007256:	4413      	add	r3, r2
 8007258:	3304      	adds	r3, #4
 800725a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	2200      	movs	r2, #0
 8007260:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007262:	68bb      	ldr	r3, [r7, #8]
 8007264:	2202      	movs	r2, #2
 8007266:	4619      	mov	r1, r3
 8007268:	6878      	ldr	r0, [r7, #4]
 800726a:	f000 fc61 	bl	8007b30 <USBD_CtlSendData>
              break;
 800726e:	e06a      	b.n	8007346 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007270:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007274:	2b00      	cmp	r3, #0
 8007276:	da11      	bge.n	800729c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007278:	7bbb      	ldrb	r3, [r7, #14]
 800727a:	f003 020f 	and.w	r2, r3, #15
 800727e:	6879      	ldr	r1, [r7, #4]
 8007280:	4613      	mov	r3, r2
 8007282:	009b      	lsls	r3, r3, #2
 8007284:	4413      	add	r3, r2
 8007286:	009b      	lsls	r3, r3, #2
 8007288:	440b      	add	r3, r1
 800728a:	3324      	adds	r3, #36	; 0x24
 800728c:	881b      	ldrh	r3, [r3, #0]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d117      	bne.n	80072c2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8007292:	6839      	ldr	r1, [r7, #0]
 8007294:	6878      	ldr	r0, [r7, #4]
 8007296:	f000 fbda 	bl	8007a4e <USBD_CtlError>
                  break;
 800729a:	e054      	b.n	8007346 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800729c:	7bbb      	ldrb	r3, [r7, #14]
 800729e:	f003 020f 	and.w	r2, r3, #15
 80072a2:	6879      	ldr	r1, [r7, #4]
 80072a4:	4613      	mov	r3, r2
 80072a6:	009b      	lsls	r3, r3, #2
 80072a8:	4413      	add	r3, r2
 80072aa:	009b      	lsls	r3, r3, #2
 80072ac:	440b      	add	r3, r1
 80072ae:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80072b2:	881b      	ldrh	r3, [r3, #0]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d104      	bne.n	80072c2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80072b8:	6839      	ldr	r1, [r7, #0]
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f000 fbc7 	bl	8007a4e <USBD_CtlError>
                  break;
 80072c0:	e041      	b.n	8007346 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80072c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	da0b      	bge.n	80072e2 <USBD_StdEPReq+0x2b2>
 80072ca:	7bbb      	ldrb	r3, [r7, #14]
 80072cc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80072d0:	4613      	mov	r3, r2
 80072d2:	009b      	lsls	r3, r3, #2
 80072d4:	4413      	add	r3, r2
 80072d6:	009b      	lsls	r3, r3, #2
 80072d8:	3310      	adds	r3, #16
 80072da:	687a      	ldr	r2, [r7, #4]
 80072dc:	4413      	add	r3, r2
 80072de:	3304      	adds	r3, #4
 80072e0:	e00b      	b.n	80072fa <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80072e2:	7bbb      	ldrb	r3, [r7, #14]
 80072e4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80072e8:	4613      	mov	r3, r2
 80072ea:	009b      	lsls	r3, r3, #2
 80072ec:	4413      	add	r3, r2
 80072ee:	009b      	lsls	r3, r3, #2
 80072f0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80072f4:	687a      	ldr	r2, [r7, #4]
 80072f6:	4413      	add	r3, r2
 80072f8:	3304      	adds	r3, #4
 80072fa:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80072fc:	7bbb      	ldrb	r3, [r7, #14]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d002      	beq.n	8007308 <USBD_StdEPReq+0x2d8>
 8007302:	7bbb      	ldrb	r3, [r7, #14]
 8007304:	2b80      	cmp	r3, #128	; 0x80
 8007306:	d103      	bne.n	8007310 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	2200      	movs	r2, #0
 800730c:	601a      	str	r2, [r3, #0]
 800730e:	e00e      	b.n	800732e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007310:	7bbb      	ldrb	r3, [r7, #14]
 8007312:	4619      	mov	r1, r3
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	f001 f8f5 	bl	8008504 <USBD_LL_IsStallEP>
 800731a:	4603      	mov	r3, r0
 800731c:	2b00      	cmp	r3, #0
 800731e:	d003      	beq.n	8007328 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	2201      	movs	r2, #1
 8007324:	601a      	str	r2, [r3, #0]
 8007326:	e002      	b.n	800732e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8007328:	68bb      	ldr	r3, [r7, #8]
 800732a:	2200      	movs	r2, #0
 800732c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	2202      	movs	r2, #2
 8007332:	4619      	mov	r1, r3
 8007334:	6878      	ldr	r0, [r7, #4]
 8007336:	f000 fbfb 	bl	8007b30 <USBD_CtlSendData>
              break;
 800733a:	e004      	b.n	8007346 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800733c:	6839      	ldr	r1, [r7, #0]
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	f000 fb85 	bl	8007a4e <USBD_CtlError>
              break;
 8007344:	bf00      	nop
          }
          break;
 8007346:	e004      	b.n	8007352 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8007348:	6839      	ldr	r1, [r7, #0]
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f000 fb7f 	bl	8007a4e <USBD_CtlError>
          break;
 8007350:	bf00      	nop
      }
      break;
 8007352:	e005      	b.n	8007360 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8007354:	6839      	ldr	r1, [r7, #0]
 8007356:	6878      	ldr	r0, [r7, #4]
 8007358:	f000 fb79 	bl	8007a4e <USBD_CtlError>
      break;
 800735c:	e000      	b.n	8007360 <USBD_StdEPReq+0x330>
      break;
 800735e:	bf00      	nop
  }

  return ret;
 8007360:	7bfb      	ldrb	r3, [r7, #15]
}
 8007362:	4618      	mov	r0, r3
 8007364:	3710      	adds	r7, #16
 8007366:	46bd      	mov	sp, r7
 8007368:	bd80      	pop	{r7, pc}
	...

0800736c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b084      	sub	sp, #16
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
 8007374:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007376:	2300      	movs	r3, #0
 8007378:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800737a:	2300      	movs	r3, #0
 800737c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800737e:	2300      	movs	r3, #0
 8007380:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	885b      	ldrh	r3, [r3, #2]
 8007386:	0a1b      	lsrs	r3, r3, #8
 8007388:	b29b      	uxth	r3, r3
 800738a:	3b01      	subs	r3, #1
 800738c:	2b0e      	cmp	r3, #14
 800738e:	f200 8152 	bhi.w	8007636 <USBD_GetDescriptor+0x2ca>
 8007392:	a201      	add	r2, pc, #4	; (adr r2, 8007398 <USBD_GetDescriptor+0x2c>)
 8007394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007398:	08007409 	.word	0x08007409
 800739c:	08007421 	.word	0x08007421
 80073a0:	08007461 	.word	0x08007461
 80073a4:	08007637 	.word	0x08007637
 80073a8:	08007637 	.word	0x08007637
 80073ac:	080075d7 	.word	0x080075d7
 80073b0:	08007603 	.word	0x08007603
 80073b4:	08007637 	.word	0x08007637
 80073b8:	08007637 	.word	0x08007637
 80073bc:	08007637 	.word	0x08007637
 80073c0:	08007637 	.word	0x08007637
 80073c4:	08007637 	.word	0x08007637
 80073c8:	08007637 	.word	0x08007637
 80073cc:	08007637 	.word	0x08007637
 80073d0:	080073d5 	.word	0x080073d5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80073da:	69db      	ldr	r3, [r3, #28]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d00b      	beq.n	80073f8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80073e6:	69db      	ldr	r3, [r3, #28]
 80073e8:	687a      	ldr	r2, [r7, #4]
 80073ea:	7c12      	ldrb	r2, [r2, #16]
 80073ec:	f107 0108 	add.w	r1, r7, #8
 80073f0:	4610      	mov	r0, r2
 80073f2:	4798      	blx	r3
 80073f4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80073f6:	e126      	b.n	8007646 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80073f8:	6839      	ldr	r1, [r7, #0]
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f000 fb27 	bl	8007a4e <USBD_CtlError>
        err++;
 8007400:	7afb      	ldrb	r3, [r7, #11]
 8007402:	3301      	adds	r3, #1
 8007404:	72fb      	strb	r3, [r7, #11]
      break;
 8007406:	e11e      	b.n	8007646 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	687a      	ldr	r2, [r7, #4]
 8007412:	7c12      	ldrb	r2, [r2, #16]
 8007414:	f107 0108 	add.w	r1, r7, #8
 8007418:	4610      	mov	r0, r2
 800741a:	4798      	blx	r3
 800741c:	60f8      	str	r0, [r7, #12]
      break;
 800741e:	e112      	b.n	8007646 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	7c1b      	ldrb	r3, [r3, #16]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d10d      	bne.n	8007444 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800742e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007430:	f107 0208 	add.w	r2, r7, #8
 8007434:	4610      	mov	r0, r2
 8007436:	4798      	blx	r3
 8007438:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	3301      	adds	r3, #1
 800743e:	2202      	movs	r2, #2
 8007440:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007442:	e100      	b.n	8007646 <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800744a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800744c:	f107 0208 	add.w	r2, r7, #8
 8007450:	4610      	mov	r0, r2
 8007452:	4798      	blx	r3
 8007454:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	3301      	adds	r3, #1
 800745a:	2202      	movs	r2, #2
 800745c:	701a      	strb	r2, [r3, #0]
      break;
 800745e:	e0f2      	b.n	8007646 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	885b      	ldrh	r3, [r3, #2]
 8007464:	b2db      	uxtb	r3, r3
 8007466:	2b05      	cmp	r3, #5
 8007468:	f200 80ac 	bhi.w	80075c4 <USBD_GetDescriptor+0x258>
 800746c:	a201      	add	r2, pc, #4	; (adr r2, 8007474 <USBD_GetDescriptor+0x108>)
 800746e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007472:	bf00      	nop
 8007474:	0800748d 	.word	0x0800748d
 8007478:	080074c1 	.word	0x080074c1
 800747c:	080074f5 	.word	0x080074f5
 8007480:	08007529 	.word	0x08007529
 8007484:	0800755d 	.word	0x0800755d
 8007488:	08007591 	.word	0x08007591
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d00b      	beq.n	80074b0 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800749e:	685b      	ldr	r3, [r3, #4]
 80074a0:	687a      	ldr	r2, [r7, #4]
 80074a2:	7c12      	ldrb	r2, [r2, #16]
 80074a4:	f107 0108 	add.w	r1, r7, #8
 80074a8:	4610      	mov	r0, r2
 80074aa:	4798      	blx	r3
 80074ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80074ae:	e091      	b.n	80075d4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80074b0:	6839      	ldr	r1, [r7, #0]
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	f000 facb 	bl	8007a4e <USBD_CtlError>
            err++;
 80074b8:	7afb      	ldrb	r3, [r7, #11]
 80074ba:	3301      	adds	r3, #1
 80074bc:	72fb      	strb	r3, [r7, #11]
          break;
 80074be:	e089      	b.n	80075d4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80074c6:	689b      	ldr	r3, [r3, #8]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d00b      	beq.n	80074e4 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80074d2:	689b      	ldr	r3, [r3, #8]
 80074d4:	687a      	ldr	r2, [r7, #4]
 80074d6:	7c12      	ldrb	r2, [r2, #16]
 80074d8:	f107 0108 	add.w	r1, r7, #8
 80074dc:	4610      	mov	r0, r2
 80074de:	4798      	blx	r3
 80074e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80074e2:	e077      	b.n	80075d4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80074e4:	6839      	ldr	r1, [r7, #0]
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f000 fab1 	bl	8007a4e <USBD_CtlError>
            err++;
 80074ec:	7afb      	ldrb	r3, [r7, #11]
 80074ee:	3301      	adds	r3, #1
 80074f0:	72fb      	strb	r3, [r7, #11]
          break;
 80074f2:	e06f      	b.n	80075d4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80074fa:	68db      	ldr	r3, [r3, #12]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d00b      	beq.n	8007518 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007506:	68db      	ldr	r3, [r3, #12]
 8007508:	687a      	ldr	r2, [r7, #4]
 800750a:	7c12      	ldrb	r2, [r2, #16]
 800750c:	f107 0108 	add.w	r1, r7, #8
 8007510:	4610      	mov	r0, r2
 8007512:	4798      	blx	r3
 8007514:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007516:	e05d      	b.n	80075d4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007518:	6839      	ldr	r1, [r7, #0]
 800751a:	6878      	ldr	r0, [r7, #4]
 800751c:	f000 fa97 	bl	8007a4e <USBD_CtlError>
            err++;
 8007520:	7afb      	ldrb	r3, [r7, #11]
 8007522:	3301      	adds	r3, #1
 8007524:	72fb      	strb	r3, [r7, #11]
          break;
 8007526:	e055      	b.n	80075d4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800752e:	691b      	ldr	r3, [r3, #16]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d00b      	beq.n	800754c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800753a:	691b      	ldr	r3, [r3, #16]
 800753c:	687a      	ldr	r2, [r7, #4]
 800753e:	7c12      	ldrb	r2, [r2, #16]
 8007540:	f107 0108 	add.w	r1, r7, #8
 8007544:	4610      	mov	r0, r2
 8007546:	4798      	blx	r3
 8007548:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800754a:	e043      	b.n	80075d4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800754c:	6839      	ldr	r1, [r7, #0]
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f000 fa7d 	bl	8007a4e <USBD_CtlError>
            err++;
 8007554:	7afb      	ldrb	r3, [r7, #11]
 8007556:	3301      	adds	r3, #1
 8007558:	72fb      	strb	r3, [r7, #11]
          break;
 800755a:	e03b      	b.n	80075d4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007562:	695b      	ldr	r3, [r3, #20]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d00b      	beq.n	8007580 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800756e:	695b      	ldr	r3, [r3, #20]
 8007570:	687a      	ldr	r2, [r7, #4]
 8007572:	7c12      	ldrb	r2, [r2, #16]
 8007574:	f107 0108 	add.w	r1, r7, #8
 8007578:	4610      	mov	r0, r2
 800757a:	4798      	blx	r3
 800757c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800757e:	e029      	b.n	80075d4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007580:	6839      	ldr	r1, [r7, #0]
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f000 fa63 	bl	8007a4e <USBD_CtlError>
            err++;
 8007588:	7afb      	ldrb	r3, [r7, #11]
 800758a:	3301      	adds	r3, #1
 800758c:	72fb      	strb	r3, [r7, #11]
          break;
 800758e:	e021      	b.n	80075d4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007596:	699b      	ldr	r3, [r3, #24]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d00b      	beq.n	80075b4 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80075a2:	699b      	ldr	r3, [r3, #24]
 80075a4:	687a      	ldr	r2, [r7, #4]
 80075a6:	7c12      	ldrb	r2, [r2, #16]
 80075a8:	f107 0108 	add.w	r1, r7, #8
 80075ac:	4610      	mov	r0, r2
 80075ae:	4798      	blx	r3
 80075b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80075b2:	e00f      	b.n	80075d4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80075b4:	6839      	ldr	r1, [r7, #0]
 80075b6:	6878      	ldr	r0, [r7, #4]
 80075b8:	f000 fa49 	bl	8007a4e <USBD_CtlError>
            err++;
 80075bc:	7afb      	ldrb	r3, [r7, #11]
 80075be:	3301      	adds	r3, #1
 80075c0:	72fb      	strb	r3, [r7, #11]
          break;
 80075c2:	e007      	b.n	80075d4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80075c4:	6839      	ldr	r1, [r7, #0]
 80075c6:	6878      	ldr	r0, [r7, #4]
 80075c8:	f000 fa41 	bl	8007a4e <USBD_CtlError>
          err++;
 80075cc:	7afb      	ldrb	r3, [r7, #11]
 80075ce:	3301      	adds	r3, #1
 80075d0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80075d2:	bf00      	nop
      }
      break;
 80075d4:	e037      	b.n	8007646 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	7c1b      	ldrb	r3, [r3, #16]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d109      	bne.n	80075f2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80075e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075e6:	f107 0208 	add.w	r2, r7, #8
 80075ea:	4610      	mov	r0, r2
 80075ec:	4798      	blx	r3
 80075ee:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80075f0:	e029      	b.n	8007646 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80075f2:	6839      	ldr	r1, [r7, #0]
 80075f4:	6878      	ldr	r0, [r7, #4]
 80075f6:	f000 fa2a 	bl	8007a4e <USBD_CtlError>
        err++;
 80075fa:	7afb      	ldrb	r3, [r7, #11]
 80075fc:	3301      	adds	r3, #1
 80075fe:	72fb      	strb	r3, [r7, #11]
      break;
 8007600:	e021      	b.n	8007646 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	7c1b      	ldrb	r3, [r3, #16]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d10d      	bne.n	8007626 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007612:	f107 0208 	add.w	r2, r7, #8
 8007616:	4610      	mov	r0, r2
 8007618:	4798      	blx	r3
 800761a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	3301      	adds	r3, #1
 8007620:	2207      	movs	r2, #7
 8007622:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007624:	e00f      	b.n	8007646 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8007626:	6839      	ldr	r1, [r7, #0]
 8007628:	6878      	ldr	r0, [r7, #4]
 800762a:	f000 fa10 	bl	8007a4e <USBD_CtlError>
        err++;
 800762e:	7afb      	ldrb	r3, [r7, #11]
 8007630:	3301      	adds	r3, #1
 8007632:	72fb      	strb	r3, [r7, #11]
      break;
 8007634:	e007      	b.n	8007646 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8007636:	6839      	ldr	r1, [r7, #0]
 8007638:	6878      	ldr	r0, [r7, #4]
 800763a:	f000 fa08 	bl	8007a4e <USBD_CtlError>
      err++;
 800763e:	7afb      	ldrb	r3, [r7, #11]
 8007640:	3301      	adds	r3, #1
 8007642:	72fb      	strb	r3, [r7, #11]
      break;
 8007644:	bf00      	nop
  }

  if (err != 0U)
 8007646:	7afb      	ldrb	r3, [r7, #11]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d11e      	bne.n	800768a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	88db      	ldrh	r3, [r3, #6]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d016      	beq.n	8007682 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8007654:	893b      	ldrh	r3, [r7, #8]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d00e      	beq.n	8007678 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	88da      	ldrh	r2, [r3, #6]
 800765e:	893b      	ldrh	r3, [r7, #8]
 8007660:	4293      	cmp	r3, r2
 8007662:	bf28      	it	cs
 8007664:	4613      	movcs	r3, r2
 8007666:	b29b      	uxth	r3, r3
 8007668:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800766a:	893b      	ldrh	r3, [r7, #8]
 800766c:	461a      	mov	r2, r3
 800766e:	68f9      	ldr	r1, [r7, #12]
 8007670:	6878      	ldr	r0, [r7, #4]
 8007672:	f000 fa5d 	bl	8007b30 <USBD_CtlSendData>
 8007676:	e009      	b.n	800768c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007678:	6839      	ldr	r1, [r7, #0]
 800767a:	6878      	ldr	r0, [r7, #4]
 800767c:	f000 f9e7 	bl	8007a4e <USBD_CtlError>
 8007680:	e004      	b.n	800768c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8007682:	6878      	ldr	r0, [r7, #4]
 8007684:	f000 faae 	bl	8007be4 <USBD_CtlSendStatus>
 8007688:	e000      	b.n	800768c <USBD_GetDescriptor+0x320>
    return;
 800768a:	bf00      	nop
  }
}
 800768c:	3710      	adds	r7, #16
 800768e:	46bd      	mov	sp, r7
 8007690:	bd80      	pop	{r7, pc}
 8007692:	bf00      	nop

08007694 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b084      	sub	sp, #16
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
 800769c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	889b      	ldrh	r3, [r3, #4]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d131      	bne.n	800770a <USBD_SetAddress+0x76>
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	88db      	ldrh	r3, [r3, #6]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d12d      	bne.n	800770a <USBD_SetAddress+0x76>
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	885b      	ldrh	r3, [r3, #2]
 80076b2:	2b7f      	cmp	r3, #127	; 0x7f
 80076b4:	d829      	bhi.n	800770a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	885b      	ldrh	r3, [r3, #2]
 80076ba:	b2db      	uxtb	r3, r3
 80076bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80076c0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80076c8:	b2db      	uxtb	r3, r3
 80076ca:	2b03      	cmp	r3, #3
 80076cc:	d104      	bne.n	80076d8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80076ce:	6839      	ldr	r1, [r7, #0]
 80076d0:	6878      	ldr	r0, [r7, #4]
 80076d2:	f000 f9bc 	bl	8007a4e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076d6:	e01d      	b.n	8007714 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	7bfa      	ldrb	r2, [r7, #15]
 80076dc:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80076e0:	7bfb      	ldrb	r3, [r7, #15]
 80076e2:	4619      	mov	r1, r3
 80076e4:	6878      	ldr	r0, [r7, #4]
 80076e6:	f000 ff39 	bl	800855c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f000 fa7a 	bl	8007be4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80076f0:	7bfb      	ldrb	r3, [r7, #15]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d004      	beq.n	8007700 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2202      	movs	r2, #2
 80076fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076fe:	e009      	b.n	8007714 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2201      	movs	r2, #1
 8007704:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007708:	e004      	b.n	8007714 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800770a:	6839      	ldr	r1, [r7, #0]
 800770c:	6878      	ldr	r0, [r7, #4]
 800770e:	f000 f99e 	bl	8007a4e <USBD_CtlError>
  }
}
 8007712:	bf00      	nop
 8007714:	bf00      	nop
 8007716:	3710      	adds	r7, #16
 8007718:	46bd      	mov	sp, r7
 800771a:	bd80      	pop	{r7, pc}

0800771c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b084      	sub	sp, #16
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
 8007724:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007726:	2300      	movs	r3, #0
 8007728:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	885b      	ldrh	r3, [r3, #2]
 800772e:	b2da      	uxtb	r2, r3
 8007730:	4b4e      	ldr	r3, [pc, #312]	; (800786c <USBD_SetConfig+0x150>)
 8007732:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007734:	4b4d      	ldr	r3, [pc, #308]	; (800786c <USBD_SetConfig+0x150>)
 8007736:	781b      	ldrb	r3, [r3, #0]
 8007738:	2b01      	cmp	r3, #1
 800773a:	d905      	bls.n	8007748 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800773c:	6839      	ldr	r1, [r7, #0]
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f000 f985 	bl	8007a4e <USBD_CtlError>
    return USBD_FAIL;
 8007744:	2303      	movs	r3, #3
 8007746:	e08c      	b.n	8007862 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800774e:	b2db      	uxtb	r3, r3
 8007750:	2b02      	cmp	r3, #2
 8007752:	d002      	beq.n	800775a <USBD_SetConfig+0x3e>
 8007754:	2b03      	cmp	r3, #3
 8007756:	d029      	beq.n	80077ac <USBD_SetConfig+0x90>
 8007758:	e075      	b.n	8007846 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800775a:	4b44      	ldr	r3, [pc, #272]	; (800786c <USBD_SetConfig+0x150>)
 800775c:	781b      	ldrb	r3, [r3, #0]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d020      	beq.n	80077a4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8007762:	4b42      	ldr	r3, [pc, #264]	; (800786c <USBD_SetConfig+0x150>)
 8007764:	781b      	ldrb	r3, [r3, #0]
 8007766:	461a      	mov	r2, r3
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800776c:	4b3f      	ldr	r3, [pc, #252]	; (800786c <USBD_SetConfig+0x150>)
 800776e:	781b      	ldrb	r3, [r3, #0]
 8007770:	4619      	mov	r1, r3
 8007772:	6878      	ldr	r0, [r7, #4]
 8007774:	f7fe ffbd 	bl	80066f2 <USBD_SetClassConfig>
 8007778:	4603      	mov	r3, r0
 800777a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800777c:	7bfb      	ldrb	r3, [r7, #15]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d008      	beq.n	8007794 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8007782:	6839      	ldr	r1, [r7, #0]
 8007784:	6878      	ldr	r0, [r7, #4]
 8007786:	f000 f962 	bl	8007a4e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2202      	movs	r2, #2
 800778e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007792:	e065      	b.n	8007860 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	f000 fa25 	bl	8007be4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2203      	movs	r2, #3
 800779e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80077a2:	e05d      	b.n	8007860 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80077a4:	6878      	ldr	r0, [r7, #4]
 80077a6:	f000 fa1d 	bl	8007be4 <USBD_CtlSendStatus>
      break;
 80077aa:	e059      	b.n	8007860 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80077ac:	4b2f      	ldr	r3, [pc, #188]	; (800786c <USBD_SetConfig+0x150>)
 80077ae:	781b      	ldrb	r3, [r3, #0]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d112      	bne.n	80077da <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2202      	movs	r2, #2
 80077b8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 80077bc:	4b2b      	ldr	r3, [pc, #172]	; (800786c <USBD_SetConfig+0x150>)
 80077be:	781b      	ldrb	r3, [r3, #0]
 80077c0:	461a      	mov	r2, r3
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80077c6:	4b29      	ldr	r3, [pc, #164]	; (800786c <USBD_SetConfig+0x150>)
 80077c8:	781b      	ldrb	r3, [r3, #0]
 80077ca:	4619      	mov	r1, r3
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f7fe ffac 	bl	800672a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	f000 fa06 	bl	8007be4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80077d8:	e042      	b.n	8007860 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80077da:	4b24      	ldr	r3, [pc, #144]	; (800786c <USBD_SetConfig+0x150>)
 80077dc:	781b      	ldrb	r3, [r3, #0]
 80077de:	461a      	mov	r2, r3
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	685b      	ldr	r3, [r3, #4]
 80077e4:	429a      	cmp	r2, r3
 80077e6:	d02a      	beq.n	800783e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	685b      	ldr	r3, [r3, #4]
 80077ec:	b2db      	uxtb	r3, r3
 80077ee:	4619      	mov	r1, r3
 80077f0:	6878      	ldr	r0, [r7, #4]
 80077f2:	f7fe ff9a 	bl	800672a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80077f6:	4b1d      	ldr	r3, [pc, #116]	; (800786c <USBD_SetConfig+0x150>)
 80077f8:	781b      	ldrb	r3, [r3, #0]
 80077fa:	461a      	mov	r2, r3
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007800:	4b1a      	ldr	r3, [pc, #104]	; (800786c <USBD_SetConfig+0x150>)
 8007802:	781b      	ldrb	r3, [r3, #0]
 8007804:	4619      	mov	r1, r3
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	f7fe ff73 	bl	80066f2 <USBD_SetClassConfig>
 800780c:	4603      	mov	r3, r0
 800780e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8007810:	7bfb      	ldrb	r3, [r7, #15]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d00f      	beq.n	8007836 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8007816:	6839      	ldr	r1, [r7, #0]
 8007818:	6878      	ldr	r0, [r7, #4]
 800781a:	f000 f918 	bl	8007a4e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	685b      	ldr	r3, [r3, #4]
 8007822:	b2db      	uxtb	r3, r3
 8007824:	4619      	mov	r1, r3
 8007826:	6878      	ldr	r0, [r7, #4]
 8007828:	f7fe ff7f 	bl	800672a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2202      	movs	r2, #2
 8007830:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8007834:	e014      	b.n	8007860 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007836:	6878      	ldr	r0, [r7, #4]
 8007838:	f000 f9d4 	bl	8007be4 <USBD_CtlSendStatus>
      break;
 800783c:	e010      	b.n	8007860 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800783e:	6878      	ldr	r0, [r7, #4]
 8007840:	f000 f9d0 	bl	8007be4 <USBD_CtlSendStatus>
      break;
 8007844:	e00c      	b.n	8007860 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8007846:	6839      	ldr	r1, [r7, #0]
 8007848:	6878      	ldr	r0, [r7, #4]
 800784a:	f000 f900 	bl	8007a4e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800784e:	4b07      	ldr	r3, [pc, #28]	; (800786c <USBD_SetConfig+0x150>)
 8007850:	781b      	ldrb	r3, [r3, #0]
 8007852:	4619      	mov	r1, r3
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	f7fe ff68 	bl	800672a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800785a:	2303      	movs	r3, #3
 800785c:	73fb      	strb	r3, [r7, #15]
      break;
 800785e:	bf00      	nop
  }

  return ret;
 8007860:	7bfb      	ldrb	r3, [r7, #15]
}
 8007862:	4618      	mov	r0, r3
 8007864:	3710      	adds	r7, #16
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}
 800786a:	bf00      	nop
 800786c:	20000164 	.word	0x20000164

08007870 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b082      	sub	sp, #8
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
 8007878:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	88db      	ldrh	r3, [r3, #6]
 800787e:	2b01      	cmp	r3, #1
 8007880:	d004      	beq.n	800788c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007882:	6839      	ldr	r1, [r7, #0]
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	f000 f8e2 	bl	8007a4e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800788a:	e023      	b.n	80078d4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007892:	b2db      	uxtb	r3, r3
 8007894:	2b02      	cmp	r3, #2
 8007896:	dc02      	bgt.n	800789e <USBD_GetConfig+0x2e>
 8007898:	2b00      	cmp	r3, #0
 800789a:	dc03      	bgt.n	80078a4 <USBD_GetConfig+0x34>
 800789c:	e015      	b.n	80078ca <USBD_GetConfig+0x5a>
 800789e:	2b03      	cmp	r3, #3
 80078a0:	d00b      	beq.n	80078ba <USBD_GetConfig+0x4a>
 80078a2:	e012      	b.n	80078ca <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2200      	movs	r2, #0
 80078a8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	3308      	adds	r3, #8
 80078ae:	2201      	movs	r2, #1
 80078b0:	4619      	mov	r1, r3
 80078b2:	6878      	ldr	r0, [r7, #4]
 80078b4:	f000 f93c 	bl	8007b30 <USBD_CtlSendData>
        break;
 80078b8:	e00c      	b.n	80078d4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	3304      	adds	r3, #4
 80078be:	2201      	movs	r2, #1
 80078c0:	4619      	mov	r1, r3
 80078c2:	6878      	ldr	r0, [r7, #4]
 80078c4:	f000 f934 	bl	8007b30 <USBD_CtlSendData>
        break;
 80078c8:	e004      	b.n	80078d4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80078ca:	6839      	ldr	r1, [r7, #0]
 80078cc:	6878      	ldr	r0, [r7, #4]
 80078ce:	f000 f8be 	bl	8007a4e <USBD_CtlError>
        break;
 80078d2:	bf00      	nop
}
 80078d4:	bf00      	nop
 80078d6:	3708      	adds	r7, #8
 80078d8:	46bd      	mov	sp, r7
 80078da:	bd80      	pop	{r7, pc}

080078dc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b082      	sub	sp, #8
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
 80078e4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80078ec:	b2db      	uxtb	r3, r3
 80078ee:	3b01      	subs	r3, #1
 80078f0:	2b02      	cmp	r3, #2
 80078f2:	d81e      	bhi.n	8007932 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	88db      	ldrh	r3, [r3, #6]
 80078f8:	2b02      	cmp	r3, #2
 80078fa:	d004      	beq.n	8007906 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80078fc:	6839      	ldr	r1, [r7, #0]
 80078fe:	6878      	ldr	r0, [r7, #4]
 8007900:	f000 f8a5 	bl	8007a4e <USBD_CtlError>
        break;
 8007904:	e01a      	b.n	800793c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2201      	movs	r2, #1
 800790a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8007912:	2b00      	cmp	r3, #0
 8007914:	d005      	beq.n	8007922 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	68db      	ldr	r3, [r3, #12]
 800791a:	f043 0202 	orr.w	r2, r3, #2
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	330c      	adds	r3, #12
 8007926:	2202      	movs	r2, #2
 8007928:	4619      	mov	r1, r3
 800792a:	6878      	ldr	r0, [r7, #4]
 800792c:	f000 f900 	bl	8007b30 <USBD_CtlSendData>
      break;
 8007930:	e004      	b.n	800793c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8007932:	6839      	ldr	r1, [r7, #0]
 8007934:	6878      	ldr	r0, [r7, #4]
 8007936:	f000 f88a 	bl	8007a4e <USBD_CtlError>
      break;
 800793a:	bf00      	nop
  }
}
 800793c:	bf00      	nop
 800793e:	3708      	adds	r7, #8
 8007940:	46bd      	mov	sp, r7
 8007942:	bd80      	pop	{r7, pc}

08007944 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007944:	b580      	push	{r7, lr}
 8007946:	b082      	sub	sp, #8
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
 800794c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	885b      	ldrh	r3, [r3, #2]
 8007952:	2b01      	cmp	r3, #1
 8007954:	d107      	bne.n	8007966 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2201      	movs	r2, #1
 800795a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800795e:	6878      	ldr	r0, [r7, #4]
 8007960:	f000 f940 	bl	8007be4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8007964:	e013      	b.n	800798e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	885b      	ldrh	r3, [r3, #2]
 800796a:	2b02      	cmp	r3, #2
 800796c:	d10b      	bne.n	8007986 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	889b      	ldrh	r3, [r3, #4]
 8007972:	0a1b      	lsrs	r3, r3, #8
 8007974:	b29b      	uxth	r3, r3
 8007976:	b2da      	uxtb	r2, r3
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f000 f930 	bl	8007be4 <USBD_CtlSendStatus>
}
 8007984:	e003      	b.n	800798e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8007986:	6839      	ldr	r1, [r7, #0]
 8007988:	6878      	ldr	r0, [r7, #4]
 800798a:	f000 f860 	bl	8007a4e <USBD_CtlError>
}
 800798e:	bf00      	nop
 8007990:	3708      	adds	r7, #8
 8007992:	46bd      	mov	sp, r7
 8007994:	bd80      	pop	{r7, pc}

08007996 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007996:	b580      	push	{r7, lr}
 8007998:	b082      	sub	sp, #8
 800799a:	af00      	add	r7, sp, #0
 800799c:	6078      	str	r0, [r7, #4]
 800799e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80079a6:	b2db      	uxtb	r3, r3
 80079a8:	3b01      	subs	r3, #1
 80079aa:	2b02      	cmp	r3, #2
 80079ac:	d80b      	bhi.n	80079c6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	885b      	ldrh	r3, [r3, #2]
 80079b2:	2b01      	cmp	r3, #1
 80079b4:	d10c      	bne.n	80079d0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2200      	movs	r2, #0
 80079ba:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80079be:	6878      	ldr	r0, [r7, #4]
 80079c0:	f000 f910 	bl	8007be4 <USBD_CtlSendStatus>
      }
      break;
 80079c4:	e004      	b.n	80079d0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80079c6:	6839      	ldr	r1, [r7, #0]
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	f000 f840 	bl	8007a4e <USBD_CtlError>
      break;
 80079ce:	e000      	b.n	80079d2 <USBD_ClrFeature+0x3c>
      break;
 80079d0:	bf00      	nop
  }
}
 80079d2:	bf00      	nop
 80079d4:	3708      	adds	r7, #8
 80079d6:	46bd      	mov	sp, r7
 80079d8:	bd80      	pop	{r7, pc}

080079da <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80079da:	b580      	push	{r7, lr}
 80079dc:	b084      	sub	sp, #16
 80079de:	af00      	add	r7, sp, #0
 80079e0:	6078      	str	r0, [r7, #4]
 80079e2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	781a      	ldrb	r2, [r3, #0]
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	3301      	adds	r3, #1
 80079f4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	781a      	ldrb	r2, [r3, #0]
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	3301      	adds	r3, #1
 8007a02:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007a04:	68f8      	ldr	r0, [r7, #12]
 8007a06:	f7ff fa17 	bl	8006e38 <SWAPBYTE>
 8007a0a:	4603      	mov	r3, r0
 8007a0c:	461a      	mov	r2, r3
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	3301      	adds	r3, #1
 8007a16:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	3301      	adds	r3, #1
 8007a1c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8007a1e:	68f8      	ldr	r0, [r7, #12]
 8007a20:	f7ff fa0a 	bl	8006e38 <SWAPBYTE>
 8007a24:	4603      	mov	r3, r0
 8007a26:	461a      	mov	r2, r3
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	3301      	adds	r3, #1
 8007a30:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	3301      	adds	r3, #1
 8007a36:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8007a38:	68f8      	ldr	r0, [r7, #12]
 8007a3a:	f7ff f9fd 	bl	8006e38 <SWAPBYTE>
 8007a3e:	4603      	mov	r3, r0
 8007a40:	461a      	mov	r2, r3
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	80da      	strh	r2, [r3, #6]
}
 8007a46:	bf00      	nop
 8007a48:	3710      	adds	r7, #16
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bd80      	pop	{r7, pc}

08007a4e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007a4e:	b580      	push	{r7, lr}
 8007a50:	b082      	sub	sp, #8
 8007a52:	af00      	add	r7, sp, #0
 8007a54:	6078      	str	r0, [r7, #4]
 8007a56:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007a58:	2180      	movs	r1, #128	; 0x80
 8007a5a:	6878      	ldr	r0, [r7, #4]
 8007a5c:	f000 fd14 	bl	8008488 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007a60:	2100      	movs	r1, #0
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f000 fd10 	bl	8008488 <USBD_LL_StallEP>
}
 8007a68:	bf00      	nop
 8007a6a:	3708      	adds	r7, #8
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bd80      	pop	{r7, pc}

08007a70 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b086      	sub	sp, #24
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	60f8      	str	r0, [r7, #12]
 8007a78:	60b9      	str	r1, [r7, #8]
 8007a7a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d036      	beq.n	8007af4 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8007a8a:	6938      	ldr	r0, [r7, #16]
 8007a8c:	f000 f836 	bl	8007afc <USBD_GetLen>
 8007a90:	4603      	mov	r3, r0
 8007a92:	3301      	adds	r3, #1
 8007a94:	b29b      	uxth	r3, r3
 8007a96:	005b      	lsls	r3, r3, #1
 8007a98:	b29a      	uxth	r2, r3
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007a9e:	7dfb      	ldrb	r3, [r7, #23]
 8007aa0:	68ba      	ldr	r2, [r7, #8]
 8007aa2:	4413      	add	r3, r2
 8007aa4:	687a      	ldr	r2, [r7, #4]
 8007aa6:	7812      	ldrb	r2, [r2, #0]
 8007aa8:	701a      	strb	r2, [r3, #0]
  idx++;
 8007aaa:	7dfb      	ldrb	r3, [r7, #23]
 8007aac:	3301      	adds	r3, #1
 8007aae:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007ab0:	7dfb      	ldrb	r3, [r7, #23]
 8007ab2:	68ba      	ldr	r2, [r7, #8]
 8007ab4:	4413      	add	r3, r2
 8007ab6:	2203      	movs	r2, #3
 8007ab8:	701a      	strb	r2, [r3, #0]
  idx++;
 8007aba:	7dfb      	ldrb	r3, [r7, #23]
 8007abc:	3301      	adds	r3, #1
 8007abe:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007ac0:	e013      	b.n	8007aea <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8007ac2:	7dfb      	ldrb	r3, [r7, #23]
 8007ac4:	68ba      	ldr	r2, [r7, #8]
 8007ac6:	4413      	add	r3, r2
 8007ac8:	693a      	ldr	r2, [r7, #16]
 8007aca:	7812      	ldrb	r2, [r2, #0]
 8007acc:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007ace:	693b      	ldr	r3, [r7, #16]
 8007ad0:	3301      	adds	r3, #1
 8007ad2:	613b      	str	r3, [r7, #16]
    idx++;
 8007ad4:	7dfb      	ldrb	r3, [r7, #23]
 8007ad6:	3301      	adds	r3, #1
 8007ad8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8007ada:	7dfb      	ldrb	r3, [r7, #23]
 8007adc:	68ba      	ldr	r2, [r7, #8]
 8007ade:	4413      	add	r3, r2
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	701a      	strb	r2, [r3, #0]
    idx++;
 8007ae4:	7dfb      	ldrb	r3, [r7, #23]
 8007ae6:	3301      	adds	r3, #1
 8007ae8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8007aea:	693b      	ldr	r3, [r7, #16]
 8007aec:	781b      	ldrb	r3, [r3, #0]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d1e7      	bne.n	8007ac2 <USBD_GetString+0x52>
 8007af2:	e000      	b.n	8007af6 <USBD_GetString+0x86>
    return;
 8007af4:	bf00      	nop
  }
}
 8007af6:	3718      	adds	r7, #24
 8007af8:	46bd      	mov	sp, r7
 8007afa:	bd80      	pop	{r7, pc}

08007afc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007afc:	b480      	push	{r7}
 8007afe:	b085      	sub	sp, #20
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007b04:	2300      	movs	r3, #0
 8007b06:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8007b0c:	e005      	b.n	8007b1a <USBD_GetLen+0x1e>
  {
    len++;
 8007b0e:	7bfb      	ldrb	r3, [r7, #15]
 8007b10:	3301      	adds	r3, #1
 8007b12:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	3301      	adds	r3, #1
 8007b18:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8007b1a:	68bb      	ldr	r3, [r7, #8]
 8007b1c:	781b      	ldrb	r3, [r3, #0]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d1f5      	bne.n	8007b0e <USBD_GetLen+0x12>
  }

  return len;
 8007b22:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	3714      	adds	r7, #20
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2e:	4770      	bx	lr

08007b30 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b084      	sub	sp, #16
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	60f8      	str	r0, [r7, #12]
 8007b38:	60b9      	str	r1, [r7, #8]
 8007b3a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	2202      	movs	r2, #2
 8007b40:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	687a      	ldr	r2, [r7, #4]
 8007b48:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	687a      	ldr	r2, [r7, #4]
 8007b4e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	68ba      	ldr	r2, [r7, #8]
 8007b54:	2100      	movs	r1, #0
 8007b56:	68f8      	ldr	r0, [r7, #12]
 8007b58:	f000 fd1f 	bl	800859a <USBD_LL_Transmit>

  return USBD_OK;
 8007b5c:	2300      	movs	r3, #0
}
 8007b5e:	4618      	mov	r0, r3
 8007b60:	3710      	adds	r7, #16
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bd80      	pop	{r7, pc}

08007b66 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8007b66:	b580      	push	{r7, lr}
 8007b68:	b084      	sub	sp, #16
 8007b6a:	af00      	add	r7, sp, #0
 8007b6c:	60f8      	str	r0, [r7, #12]
 8007b6e:	60b9      	str	r1, [r7, #8]
 8007b70:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	68ba      	ldr	r2, [r7, #8]
 8007b76:	2100      	movs	r1, #0
 8007b78:	68f8      	ldr	r0, [r7, #12]
 8007b7a:	f000 fd0e 	bl	800859a <USBD_LL_Transmit>

  return USBD_OK;
 8007b7e:	2300      	movs	r3, #0
}
 8007b80:	4618      	mov	r0, r3
 8007b82:	3710      	adds	r7, #16
 8007b84:	46bd      	mov	sp, r7
 8007b86:	bd80      	pop	{r7, pc}

08007b88 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b084      	sub	sp, #16
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	60f8      	str	r0, [r7, #12]
 8007b90:	60b9      	str	r1, [r7, #8]
 8007b92:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	2203      	movs	r2, #3
 8007b98:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	687a      	ldr	r2, [r7, #4]
 8007ba0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	687a      	ldr	r2, [r7, #4]
 8007ba8:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	68ba      	ldr	r2, [r7, #8]
 8007bb0:	2100      	movs	r1, #0
 8007bb2:	68f8      	ldr	r0, [r7, #12]
 8007bb4:	f000 fd12 	bl	80085dc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007bb8:	2300      	movs	r3, #0
}
 8007bba:	4618      	mov	r0, r3
 8007bbc:	3710      	adds	r7, #16
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	bd80      	pop	{r7, pc}

08007bc2 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007bc2:	b580      	push	{r7, lr}
 8007bc4:	b084      	sub	sp, #16
 8007bc6:	af00      	add	r7, sp, #0
 8007bc8:	60f8      	str	r0, [r7, #12]
 8007bca:	60b9      	str	r1, [r7, #8]
 8007bcc:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	68ba      	ldr	r2, [r7, #8]
 8007bd2:	2100      	movs	r1, #0
 8007bd4:	68f8      	ldr	r0, [r7, #12]
 8007bd6:	f000 fd01 	bl	80085dc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007bda:	2300      	movs	r3, #0
}
 8007bdc:	4618      	mov	r0, r3
 8007bde:	3710      	adds	r7, #16
 8007be0:	46bd      	mov	sp, r7
 8007be2:	bd80      	pop	{r7, pc}

08007be4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b082      	sub	sp, #8
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2204      	movs	r2, #4
 8007bf0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	2100      	movs	r1, #0
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f000 fccd 	bl	800859a <USBD_LL_Transmit>

  return USBD_OK;
 8007c00:	2300      	movs	r3, #0
}
 8007c02:	4618      	mov	r0, r3
 8007c04:	3708      	adds	r7, #8
 8007c06:	46bd      	mov	sp, r7
 8007c08:	bd80      	pop	{r7, pc}

08007c0a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007c0a:	b580      	push	{r7, lr}
 8007c0c:	b082      	sub	sp, #8
 8007c0e:	af00      	add	r7, sp, #0
 8007c10:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2205      	movs	r2, #5
 8007c16:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	2100      	movs	r1, #0
 8007c20:	6878      	ldr	r0, [r7, #4]
 8007c22:	f000 fcdb 	bl	80085dc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007c26:	2300      	movs	r3, #0
}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	3708      	adds	r7, #8
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	bd80      	pop	{r7, pc}

08007c30 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007c34:	2200      	movs	r2, #0
 8007c36:	4912      	ldr	r1, [pc, #72]	; (8007c80 <MX_USB_DEVICE_Init+0x50>)
 8007c38:	4812      	ldr	r0, [pc, #72]	; (8007c84 <MX_USB_DEVICE_Init+0x54>)
 8007c3a:	f7fe fcdd 	bl	80065f8 <USBD_Init>
 8007c3e:	4603      	mov	r3, r0
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d001      	beq.n	8007c48 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8007c44:	f7f8 fe14 	bl	8000870 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007c48:	490f      	ldr	r1, [pc, #60]	; (8007c88 <MX_USB_DEVICE_Init+0x58>)
 8007c4a:	480e      	ldr	r0, [pc, #56]	; (8007c84 <MX_USB_DEVICE_Init+0x54>)
 8007c4c:	f7fe fd04 	bl	8006658 <USBD_RegisterClass>
 8007c50:	4603      	mov	r3, r0
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d001      	beq.n	8007c5a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8007c56:	f7f8 fe0b 	bl	8000870 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8007c5a:	490c      	ldr	r1, [pc, #48]	; (8007c8c <MX_USB_DEVICE_Init+0x5c>)
 8007c5c:	4809      	ldr	r0, [pc, #36]	; (8007c84 <MX_USB_DEVICE_Init+0x54>)
 8007c5e:	f7fe fbf5 	bl	800644c <USBD_CDC_RegisterInterface>
 8007c62:	4603      	mov	r3, r0
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d001      	beq.n	8007c6c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8007c68:	f7f8 fe02 	bl	8000870 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007c6c:	4805      	ldr	r0, [pc, #20]	; (8007c84 <MX_USB_DEVICE_Init+0x54>)
 8007c6e:	f7fe fd29 	bl	80066c4 <USBD_Start>
 8007c72:	4603      	mov	r3, r0
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d001      	beq.n	8007c7c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8007c78:	f7f8 fdfa 	bl	8000870 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007c7c:	bf00      	nop
 8007c7e:	bd80      	pop	{r7, pc}
 8007c80:	200000b4 	.word	0x200000b4
 8007c84:	20000168 	.word	0x20000168
 8007c88:	20000020 	.word	0x20000020
 8007c8c:	200000a0 	.word	0x200000a0

08007c90 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007c94:	2200      	movs	r2, #0
 8007c96:	4905      	ldr	r1, [pc, #20]	; (8007cac <CDC_Init_FS+0x1c>)
 8007c98:	4805      	ldr	r0, [pc, #20]	; (8007cb0 <CDC_Init_FS+0x20>)
 8007c9a:	f7fe fbf1 	bl	8006480 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007c9e:	4905      	ldr	r1, [pc, #20]	; (8007cb4 <CDC_Init_FS+0x24>)
 8007ca0:	4803      	ldr	r0, [pc, #12]	; (8007cb0 <CDC_Init_FS+0x20>)
 8007ca2:	f7fe fc0f 	bl	80064c4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8007ca6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	bd80      	pop	{r7, pc}
 8007cac:	20000c44 	.word	0x20000c44
 8007cb0:	20000168 	.word	0x20000168
 8007cb4:	20000444 	.word	0x20000444

08007cb8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007cbc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc6:	4770      	bx	lr

08007cc8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8007cc8:	b480      	push	{r7}
 8007cca:	b083      	sub	sp, #12
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	4603      	mov	r3, r0
 8007cd0:	6039      	str	r1, [r7, #0]
 8007cd2:	71fb      	strb	r3, [r7, #7]
 8007cd4:	4613      	mov	r3, r2
 8007cd6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8007cd8:	79fb      	ldrb	r3, [r7, #7]
 8007cda:	2b23      	cmp	r3, #35	; 0x23
 8007cdc:	d84a      	bhi.n	8007d74 <CDC_Control_FS+0xac>
 8007cde:	a201      	add	r2, pc, #4	; (adr r2, 8007ce4 <CDC_Control_FS+0x1c>)
 8007ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ce4:	08007d75 	.word	0x08007d75
 8007ce8:	08007d75 	.word	0x08007d75
 8007cec:	08007d75 	.word	0x08007d75
 8007cf0:	08007d75 	.word	0x08007d75
 8007cf4:	08007d75 	.word	0x08007d75
 8007cf8:	08007d75 	.word	0x08007d75
 8007cfc:	08007d75 	.word	0x08007d75
 8007d00:	08007d75 	.word	0x08007d75
 8007d04:	08007d75 	.word	0x08007d75
 8007d08:	08007d75 	.word	0x08007d75
 8007d0c:	08007d75 	.word	0x08007d75
 8007d10:	08007d75 	.word	0x08007d75
 8007d14:	08007d75 	.word	0x08007d75
 8007d18:	08007d75 	.word	0x08007d75
 8007d1c:	08007d75 	.word	0x08007d75
 8007d20:	08007d75 	.word	0x08007d75
 8007d24:	08007d75 	.word	0x08007d75
 8007d28:	08007d75 	.word	0x08007d75
 8007d2c:	08007d75 	.word	0x08007d75
 8007d30:	08007d75 	.word	0x08007d75
 8007d34:	08007d75 	.word	0x08007d75
 8007d38:	08007d75 	.word	0x08007d75
 8007d3c:	08007d75 	.word	0x08007d75
 8007d40:	08007d75 	.word	0x08007d75
 8007d44:	08007d75 	.word	0x08007d75
 8007d48:	08007d75 	.word	0x08007d75
 8007d4c:	08007d75 	.word	0x08007d75
 8007d50:	08007d75 	.word	0x08007d75
 8007d54:	08007d75 	.word	0x08007d75
 8007d58:	08007d75 	.word	0x08007d75
 8007d5c:	08007d75 	.word	0x08007d75
 8007d60:	08007d75 	.word	0x08007d75
 8007d64:	08007d75 	.word	0x08007d75
 8007d68:	08007d75 	.word	0x08007d75
 8007d6c:	08007d75 	.word	0x08007d75
 8007d70:	08007d75 	.word	0x08007d75
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8007d74:	bf00      	nop
  }

  return (USBD_OK);
 8007d76:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	370c      	adds	r7, #12
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d82:	4770      	bx	lr

08007d84 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b082      	sub	sp, #8
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
 8007d8c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007d8e:	6879      	ldr	r1, [r7, #4]
 8007d90:	4805      	ldr	r0, [pc, #20]	; (8007da8 <CDC_Receive_FS+0x24>)
 8007d92:	f7fe fb97 	bl	80064c4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007d96:	4804      	ldr	r0, [pc, #16]	; (8007da8 <CDC_Receive_FS+0x24>)
 8007d98:	f7fe fbf8 	bl	800658c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8007d9c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8007d9e:	4618      	mov	r0, r3
 8007da0:	3708      	adds	r7, #8
 8007da2:	46bd      	mov	sp, r7
 8007da4:	bd80      	pop	{r7, pc}
 8007da6:	bf00      	nop
 8007da8:	20000168 	.word	0x20000168

08007dac <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b084      	sub	sp, #16
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
 8007db4:	460b      	mov	r3, r1
 8007db6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8007db8:	2300      	movs	r3, #0
 8007dba:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8007dbc:	4b0d      	ldr	r3, [pc, #52]	; (8007df4 <CDC_Transmit_FS+0x48>)
 8007dbe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007dc2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d001      	beq.n	8007dd2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8007dce:	2301      	movs	r3, #1
 8007dd0:	e00b      	b.n	8007dea <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8007dd2:	887b      	ldrh	r3, [r7, #2]
 8007dd4:	461a      	mov	r2, r3
 8007dd6:	6879      	ldr	r1, [r7, #4]
 8007dd8:	4806      	ldr	r0, [pc, #24]	; (8007df4 <CDC_Transmit_FS+0x48>)
 8007dda:	f7fe fb51 	bl	8006480 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8007dde:	4805      	ldr	r0, [pc, #20]	; (8007df4 <CDC_Transmit_FS+0x48>)
 8007de0:	f7fe fb8e 	bl	8006500 <USBD_CDC_TransmitPacket>
 8007de4:	4603      	mov	r3, r0
 8007de6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8007de8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3710      	adds	r7, #16
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}
 8007df2:	bf00      	nop
 8007df4:	20000168 	.word	0x20000168

08007df8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8007df8:	b480      	push	{r7}
 8007dfa:	b087      	sub	sp, #28
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	60f8      	str	r0, [r7, #12]
 8007e00:	60b9      	str	r1, [r7, #8]
 8007e02:	4613      	mov	r3, r2
 8007e04:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8007e06:	2300      	movs	r3, #0
 8007e08:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8007e0a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007e0e:	4618      	mov	r0, r3
 8007e10:	371c      	adds	r7, #28
 8007e12:	46bd      	mov	sp, r7
 8007e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e18:	4770      	bx	lr
	...

08007e1c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007e1c:	b480      	push	{r7}
 8007e1e:	b083      	sub	sp, #12
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	4603      	mov	r3, r0
 8007e24:	6039      	str	r1, [r7, #0]
 8007e26:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	2212      	movs	r2, #18
 8007e2c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007e2e:	4b03      	ldr	r3, [pc, #12]	; (8007e3c <USBD_FS_DeviceDescriptor+0x20>)
}
 8007e30:	4618      	mov	r0, r3
 8007e32:	370c      	adds	r7, #12
 8007e34:	46bd      	mov	sp, r7
 8007e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3a:	4770      	bx	lr
 8007e3c:	200000d4 	.word	0x200000d4

08007e40 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007e40:	b480      	push	{r7}
 8007e42:	b083      	sub	sp, #12
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	4603      	mov	r3, r0
 8007e48:	6039      	str	r1, [r7, #0]
 8007e4a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	2204      	movs	r2, #4
 8007e50:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8007e52:	4b03      	ldr	r3, [pc, #12]	; (8007e60 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007e54:	4618      	mov	r0, r3
 8007e56:	370c      	adds	r7, #12
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5e:	4770      	bx	lr
 8007e60:	200000f4 	.word	0x200000f4

08007e64 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b082      	sub	sp, #8
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	6039      	str	r1, [r7, #0]
 8007e6e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007e70:	79fb      	ldrb	r3, [r7, #7]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d105      	bne.n	8007e82 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007e76:	683a      	ldr	r2, [r7, #0]
 8007e78:	4907      	ldr	r1, [pc, #28]	; (8007e98 <USBD_FS_ProductStrDescriptor+0x34>)
 8007e7a:	4808      	ldr	r0, [pc, #32]	; (8007e9c <USBD_FS_ProductStrDescriptor+0x38>)
 8007e7c:	f7ff fdf8 	bl	8007a70 <USBD_GetString>
 8007e80:	e004      	b.n	8007e8c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007e82:	683a      	ldr	r2, [r7, #0]
 8007e84:	4904      	ldr	r1, [pc, #16]	; (8007e98 <USBD_FS_ProductStrDescriptor+0x34>)
 8007e86:	4805      	ldr	r0, [pc, #20]	; (8007e9c <USBD_FS_ProductStrDescriptor+0x38>)
 8007e88:	f7ff fdf2 	bl	8007a70 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007e8c:	4b02      	ldr	r3, [pc, #8]	; (8007e98 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8007e8e:	4618      	mov	r0, r3
 8007e90:	3708      	adds	r7, #8
 8007e92:	46bd      	mov	sp, r7
 8007e94:	bd80      	pop	{r7, pc}
 8007e96:	bf00      	nop
 8007e98:	20001444 	.word	0x20001444
 8007e9c:	080087f0 	.word	0x080087f0

08007ea0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b082      	sub	sp, #8
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	4603      	mov	r3, r0
 8007ea8:	6039      	str	r1, [r7, #0]
 8007eaa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007eac:	683a      	ldr	r2, [r7, #0]
 8007eae:	4904      	ldr	r1, [pc, #16]	; (8007ec0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007eb0:	4804      	ldr	r0, [pc, #16]	; (8007ec4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8007eb2:	f7ff fddd 	bl	8007a70 <USBD_GetString>
  return USBD_StrDesc;
 8007eb6:	4b02      	ldr	r3, [pc, #8]	; (8007ec0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007eb8:	4618      	mov	r0, r3
 8007eba:	3708      	adds	r7, #8
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	bd80      	pop	{r7, pc}
 8007ec0:	20001444 	.word	0x20001444
 8007ec4:	08008800 	.word	0x08008800

08007ec8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b082      	sub	sp, #8
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	4603      	mov	r3, r0
 8007ed0:	6039      	str	r1, [r7, #0]
 8007ed2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	221a      	movs	r2, #26
 8007ed8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007eda:	f000 f855 	bl	8007f88 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007ede:	4b02      	ldr	r3, [pc, #8]	; (8007ee8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	3708      	adds	r7, #8
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	bd80      	pop	{r7, pc}
 8007ee8:	200000f8 	.word	0x200000f8

08007eec <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b082      	sub	sp, #8
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	4603      	mov	r3, r0
 8007ef4:	6039      	str	r1, [r7, #0]
 8007ef6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007ef8:	79fb      	ldrb	r3, [r7, #7]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d105      	bne.n	8007f0a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007efe:	683a      	ldr	r2, [r7, #0]
 8007f00:	4907      	ldr	r1, [pc, #28]	; (8007f20 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007f02:	4808      	ldr	r0, [pc, #32]	; (8007f24 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007f04:	f7ff fdb4 	bl	8007a70 <USBD_GetString>
 8007f08:	e004      	b.n	8007f14 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007f0a:	683a      	ldr	r2, [r7, #0]
 8007f0c:	4904      	ldr	r1, [pc, #16]	; (8007f20 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007f0e:	4805      	ldr	r0, [pc, #20]	; (8007f24 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007f10:	f7ff fdae 	bl	8007a70 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007f14:	4b02      	ldr	r3, [pc, #8]	; (8007f20 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007f16:	4618      	mov	r0, r3
 8007f18:	3708      	adds	r7, #8
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	bd80      	pop	{r7, pc}
 8007f1e:	bf00      	nop
 8007f20:	20001444 	.word	0x20001444
 8007f24:	08008814 	.word	0x08008814

08007f28 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b082      	sub	sp, #8
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	4603      	mov	r3, r0
 8007f30:	6039      	str	r1, [r7, #0]
 8007f32:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007f34:	79fb      	ldrb	r3, [r7, #7]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d105      	bne.n	8007f46 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007f3a:	683a      	ldr	r2, [r7, #0]
 8007f3c:	4907      	ldr	r1, [pc, #28]	; (8007f5c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007f3e:	4808      	ldr	r0, [pc, #32]	; (8007f60 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007f40:	f7ff fd96 	bl	8007a70 <USBD_GetString>
 8007f44:	e004      	b.n	8007f50 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007f46:	683a      	ldr	r2, [r7, #0]
 8007f48:	4904      	ldr	r1, [pc, #16]	; (8007f5c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007f4a:	4805      	ldr	r0, [pc, #20]	; (8007f60 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007f4c:	f7ff fd90 	bl	8007a70 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007f50:	4b02      	ldr	r3, [pc, #8]	; (8007f5c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8007f52:	4618      	mov	r0, r3
 8007f54:	3708      	adds	r7, #8
 8007f56:	46bd      	mov	sp, r7
 8007f58:	bd80      	pop	{r7, pc}
 8007f5a:	bf00      	nop
 8007f5c:	20001444 	.word	0x20001444
 8007f60:	08008820 	.word	0x08008820

08007f64 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b083      	sub	sp, #12
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	4603      	mov	r3, r0
 8007f6c:	6039      	str	r1, [r7, #0]
 8007f6e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	220c      	movs	r2, #12
 8007f74:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8007f76:	4b03      	ldr	r3, [pc, #12]	; (8007f84 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	370c      	adds	r7, #12
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f82:	4770      	bx	lr
 8007f84:	200000e8 	.word	0x200000e8

08007f88 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b084      	sub	sp, #16
 8007f8c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007f8e:	4b0f      	ldr	r3, [pc, #60]	; (8007fcc <Get_SerialNum+0x44>)
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007f94:	4b0e      	ldr	r3, [pc, #56]	; (8007fd0 <Get_SerialNum+0x48>)
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007f9a:	4b0e      	ldr	r3, [pc, #56]	; (8007fd4 <Get_SerialNum+0x4c>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007fa0:	68fa      	ldr	r2, [r7, #12]
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	4413      	add	r3, r2
 8007fa6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d009      	beq.n	8007fc2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007fae:	2208      	movs	r2, #8
 8007fb0:	4909      	ldr	r1, [pc, #36]	; (8007fd8 <Get_SerialNum+0x50>)
 8007fb2:	68f8      	ldr	r0, [r7, #12]
 8007fb4:	f000 f814 	bl	8007fe0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007fb8:	2204      	movs	r2, #4
 8007fba:	4908      	ldr	r1, [pc, #32]	; (8007fdc <Get_SerialNum+0x54>)
 8007fbc:	68b8      	ldr	r0, [r7, #8]
 8007fbe:	f000 f80f 	bl	8007fe0 <IntToUnicode>
  }
}
 8007fc2:	bf00      	nop
 8007fc4:	3710      	adds	r7, #16
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	bd80      	pop	{r7, pc}
 8007fca:	bf00      	nop
 8007fcc:	1fff7a10 	.word	0x1fff7a10
 8007fd0:	1fff7a14 	.word	0x1fff7a14
 8007fd4:	1fff7a18 	.word	0x1fff7a18
 8007fd8:	200000fa 	.word	0x200000fa
 8007fdc:	2000010a 	.word	0x2000010a

08007fe0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b087      	sub	sp, #28
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	60f8      	str	r0, [r7, #12]
 8007fe8:	60b9      	str	r1, [r7, #8]
 8007fea:	4613      	mov	r3, r2
 8007fec:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007fee:	2300      	movs	r3, #0
 8007ff0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	75fb      	strb	r3, [r7, #23]
 8007ff6:	e027      	b.n	8008048 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	0f1b      	lsrs	r3, r3, #28
 8007ffc:	2b09      	cmp	r3, #9
 8007ffe:	d80b      	bhi.n	8008018 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	0f1b      	lsrs	r3, r3, #28
 8008004:	b2da      	uxtb	r2, r3
 8008006:	7dfb      	ldrb	r3, [r7, #23]
 8008008:	005b      	lsls	r3, r3, #1
 800800a:	4619      	mov	r1, r3
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	440b      	add	r3, r1
 8008010:	3230      	adds	r2, #48	; 0x30
 8008012:	b2d2      	uxtb	r2, r2
 8008014:	701a      	strb	r2, [r3, #0]
 8008016:	e00a      	b.n	800802e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	0f1b      	lsrs	r3, r3, #28
 800801c:	b2da      	uxtb	r2, r3
 800801e:	7dfb      	ldrb	r3, [r7, #23]
 8008020:	005b      	lsls	r3, r3, #1
 8008022:	4619      	mov	r1, r3
 8008024:	68bb      	ldr	r3, [r7, #8]
 8008026:	440b      	add	r3, r1
 8008028:	3237      	adds	r2, #55	; 0x37
 800802a:	b2d2      	uxtb	r2, r2
 800802c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	011b      	lsls	r3, r3, #4
 8008032:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008034:	7dfb      	ldrb	r3, [r7, #23]
 8008036:	005b      	lsls	r3, r3, #1
 8008038:	3301      	adds	r3, #1
 800803a:	68ba      	ldr	r2, [r7, #8]
 800803c:	4413      	add	r3, r2
 800803e:	2200      	movs	r2, #0
 8008040:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008042:	7dfb      	ldrb	r3, [r7, #23]
 8008044:	3301      	adds	r3, #1
 8008046:	75fb      	strb	r3, [r7, #23]
 8008048:	7dfa      	ldrb	r2, [r7, #23]
 800804a:	79fb      	ldrb	r3, [r7, #7]
 800804c:	429a      	cmp	r2, r3
 800804e:	d3d3      	bcc.n	8007ff8 <IntToUnicode+0x18>
  }
}
 8008050:	bf00      	nop
 8008052:	bf00      	nop
 8008054:	371c      	adds	r7, #28
 8008056:	46bd      	mov	sp, r7
 8008058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805c:	4770      	bx	lr
	...

08008060 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b0a0      	sub	sp, #128	; 0x80
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008068:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800806c:	2200      	movs	r2, #0
 800806e:	601a      	str	r2, [r3, #0]
 8008070:	605a      	str	r2, [r3, #4]
 8008072:	609a      	str	r2, [r3, #8]
 8008074:	60da      	str	r2, [r3, #12]
 8008076:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8008078:	f107 0310 	add.w	r3, r7, #16
 800807c:	225c      	movs	r2, #92	; 0x5c
 800807e:	2100      	movs	r1, #0
 8008080:	4618      	mov	r0, r3
 8008082:	f000 fb95 	bl	80087b0 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800808e:	d154      	bne.n	800813a <HAL_PCD_MspInit+0xda>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8008090:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008094:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIM = 4;
 8008096:	2304      	movs	r3, #4
 8008098:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 96;
 800809a:	2360      	movs	r3, #96	; 0x60
 800809c:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 800809e:	2302      	movs	r3, #2
 80080a0:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV4;
 80080a2:	2304      	movs	r3, #4
 80080a4:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 80080a6:	2301      	movs	r3, #1
 80080a8:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLSAIP;
 80080aa:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80080ae:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80080b0:	f107 0310 	add.w	r3, r7, #16
 80080b4:	4618      	mov	r0, r3
 80080b6:	f7fb f989 	bl	80033cc <HAL_RCCEx_PeriphCLKConfig>
 80080ba:	4603      	mov	r3, r0
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d001      	beq.n	80080c4 <HAL_PCD_MspInit+0x64>
    {
      Error_Handler();
 80080c0:	f7f8 fbd6 	bl	8000870 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80080c4:	2300      	movs	r3, #0
 80080c6:	60fb      	str	r3, [r7, #12]
 80080c8:	4b1e      	ldr	r3, [pc, #120]	; (8008144 <HAL_PCD_MspInit+0xe4>)
 80080ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080cc:	4a1d      	ldr	r2, [pc, #116]	; (8008144 <HAL_PCD_MspInit+0xe4>)
 80080ce:	f043 0301 	orr.w	r3, r3, #1
 80080d2:	6313      	str	r3, [r2, #48]	; 0x30
 80080d4:	4b1b      	ldr	r3, [pc, #108]	; (8008144 <HAL_PCD_MspInit+0xe4>)
 80080d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080d8:	f003 0301 	and.w	r3, r3, #1
 80080dc:	60fb      	str	r3, [r7, #12]
 80080de:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80080e0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80080e4:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80080e6:	2302      	movs	r3, #2
 80080e8:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80080ea:	2300      	movs	r3, #0
 80080ec:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80080ee:	2303      	movs	r3, #3
 80080f0:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80080f2:	230a      	movs	r3, #10
 80080f4:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80080f6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80080fa:	4619      	mov	r1, r3
 80080fc:	4812      	ldr	r0, [pc, #72]	; (8008148 <HAL_PCD_MspInit+0xe8>)
 80080fe:	f7f9 fbc5 	bl	800188c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008102:	4b10      	ldr	r3, [pc, #64]	; (8008144 <HAL_PCD_MspInit+0xe4>)
 8008104:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008106:	4a0f      	ldr	r2, [pc, #60]	; (8008144 <HAL_PCD_MspInit+0xe4>)
 8008108:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800810c:	6353      	str	r3, [r2, #52]	; 0x34
 800810e:	2300      	movs	r3, #0
 8008110:	60bb      	str	r3, [r7, #8]
 8008112:	4b0c      	ldr	r3, [pc, #48]	; (8008144 <HAL_PCD_MspInit+0xe4>)
 8008114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008116:	4a0b      	ldr	r2, [pc, #44]	; (8008144 <HAL_PCD_MspInit+0xe4>)
 8008118:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800811c:	6453      	str	r3, [r2, #68]	; 0x44
 800811e:	4b09      	ldr	r3, [pc, #36]	; (8008144 <HAL_PCD_MspInit+0xe4>)
 8008120:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008122:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008126:	60bb      	str	r3, [r7, #8]
 8008128:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800812a:	2200      	movs	r2, #0
 800812c:	2100      	movs	r1, #0
 800812e:	2043      	movs	r0, #67	; 0x43
 8008130:	f7f9 fb75 	bl	800181e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008134:	2043      	movs	r0, #67	; 0x43
 8008136:	f7f9 fb8e 	bl	8001856 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800813a:	bf00      	nop
 800813c:	3780      	adds	r7, #128	; 0x80
 800813e:	46bd      	mov	sp, r7
 8008140:	bd80      	pop	{r7, pc}
 8008142:	bf00      	nop
 8008144:	40023800 	.word	0x40023800
 8008148:	40020000 	.word	0x40020000

0800814c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800814c:	b580      	push	{r7, lr}
 800814e:	b082      	sub	sp, #8
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008160:	4619      	mov	r1, r3
 8008162:	4610      	mov	r0, r2
 8008164:	f7fe fafb 	bl	800675e <USBD_LL_SetupStage>
}
 8008168:	bf00      	nop
 800816a:	3708      	adds	r7, #8
 800816c:	46bd      	mov	sp, r7
 800816e:	bd80      	pop	{r7, pc}

08008170 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008170:	b580      	push	{r7, lr}
 8008172:	b082      	sub	sp, #8
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
 8008178:	460b      	mov	r3, r1
 800817a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8008182:	78fa      	ldrb	r2, [r7, #3]
 8008184:	6879      	ldr	r1, [r7, #4]
 8008186:	4613      	mov	r3, r2
 8008188:	00db      	lsls	r3, r3, #3
 800818a:	4413      	add	r3, r2
 800818c:	009b      	lsls	r3, r3, #2
 800818e:	440b      	add	r3, r1
 8008190:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8008194:	681a      	ldr	r2, [r3, #0]
 8008196:	78fb      	ldrb	r3, [r7, #3]
 8008198:	4619      	mov	r1, r3
 800819a:	f7fe fb35 	bl	8006808 <USBD_LL_DataOutStage>
}
 800819e:	bf00      	nop
 80081a0:	3708      	adds	r7, #8
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}

080081a6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80081a6:	b580      	push	{r7, lr}
 80081a8:	b082      	sub	sp, #8
 80081aa:	af00      	add	r7, sp, #0
 80081ac:	6078      	str	r0, [r7, #4]
 80081ae:	460b      	mov	r3, r1
 80081b0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 80081b8:	78fa      	ldrb	r2, [r7, #3]
 80081ba:	6879      	ldr	r1, [r7, #4]
 80081bc:	4613      	mov	r3, r2
 80081be:	00db      	lsls	r3, r3, #3
 80081c0:	4413      	add	r3, r2
 80081c2:	009b      	lsls	r3, r3, #2
 80081c4:	440b      	add	r3, r1
 80081c6:	334c      	adds	r3, #76	; 0x4c
 80081c8:	681a      	ldr	r2, [r3, #0]
 80081ca:	78fb      	ldrb	r3, [r7, #3]
 80081cc:	4619      	mov	r1, r3
 80081ce:	f7fe fbce 	bl	800696e <USBD_LL_DataInStage>
}
 80081d2:	bf00      	nop
 80081d4:	3708      	adds	r7, #8
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bd80      	pop	{r7, pc}

080081da <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80081da:	b580      	push	{r7, lr}
 80081dc:	b082      	sub	sp, #8
 80081de:	af00      	add	r7, sp, #0
 80081e0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80081e8:	4618      	mov	r0, r3
 80081ea:	f7fe fd02 	bl	8006bf2 <USBD_LL_SOF>
}
 80081ee:	bf00      	nop
 80081f0:	3708      	adds	r7, #8
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}

080081f6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80081f6:	b580      	push	{r7, lr}
 80081f8:	b084      	sub	sp, #16
 80081fa:	af00      	add	r7, sp, #0
 80081fc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80081fe:	2301      	movs	r3, #1
 8008200:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	68db      	ldr	r3, [r3, #12]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d102      	bne.n	8008210 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800820a:	2300      	movs	r3, #0
 800820c:	73fb      	strb	r3, [r7, #15]
 800820e:	e008      	b.n	8008222 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	68db      	ldr	r3, [r3, #12]
 8008214:	2b02      	cmp	r3, #2
 8008216:	d102      	bne.n	800821e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8008218:	2301      	movs	r3, #1
 800821a:	73fb      	strb	r3, [r7, #15]
 800821c:	e001      	b.n	8008222 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800821e:	f7f8 fb27 	bl	8000870 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008228:	7bfa      	ldrb	r2, [r7, #15]
 800822a:	4611      	mov	r1, r2
 800822c:	4618      	mov	r0, r3
 800822e:	f7fe fca2 	bl	8006b76 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008238:	4618      	mov	r0, r3
 800823a:	f7fe fc4a 	bl	8006ad2 <USBD_LL_Reset>
}
 800823e:	bf00      	nop
 8008240:	3710      	adds	r7, #16
 8008242:	46bd      	mov	sp, r7
 8008244:	bd80      	pop	{r7, pc}
	...

08008248 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b082      	sub	sp, #8
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008256:	4618      	mov	r0, r3
 8008258:	f7fe fc9d 	bl	8006b96 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	687a      	ldr	r2, [r7, #4]
 8008268:	6812      	ldr	r2, [r2, #0]
 800826a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800826e:	f043 0301 	orr.w	r3, r3, #1
 8008272:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	6a1b      	ldr	r3, [r3, #32]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d005      	beq.n	8008288 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800827c:	4b04      	ldr	r3, [pc, #16]	; (8008290 <HAL_PCD_SuspendCallback+0x48>)
 800827e:	691b      	ldr	r3, [r3, #16]
 8008280:	4a03      	ldr	r2, [pc, #12]	; (8008290 <HAL_PCD_SuspendCallback+0x48>)
 8008282:	f043 0306 	orr.w	r3, r3, #6
 8008286:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008288:	bf00      	nop
 800828a:	3708      	adds	r7, #8
 800828c:	46bd      	mov	sp, r7
 800828e:	bd80      	pop	{r7, pc}
 8008290:	e000ed00 	.word	0xe000ed00

08008294 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b082      	sub	sp, #8
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80082a2:	4618      	mov	r0, r3
 80082a4:	f7fe fc8d 	bl	8006bc2 <USBD_LL_Resume>
}
 80082a8:	bf00      	nop
 80082aa:	3708      	adds	r7, #8
 80082ac:	46bd      	mov	sp, r7
 80082ae:	bd80      	pop	{r7, pc}

080082b0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b082      	sub	sp, #8
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
 80082b8:	460b      	mov	r3, r1
 80082ba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80082c2:	78fa      	ldrb	r2, [r7, #3]
 80082c4:	4611      	mov	r1, r2
 80082c6:	4618      	mov	r0, r3
 80082c8:	f7fe fce5 	bl	8006c96 <USBD_LL_IsoOUTIncomplete>
}
 80082cc:	bf00      	nop
 80082ce:	3708      	adds	r7, #8
 80082d0:	46bd      	mov	sp, r7
 80082d2:	bd80      	pop	{r7, pc}

080082d4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b082      	sub	sp, #8
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
 80082dc:	460b      	mov	r3, r1
 80082de:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80082e6:	78fa      	ldrb	r2, [r7, #3]
 80082e8:	4611      	mov	r1, r2
 80082ea:	4618      	mov	r0, r3
 80082ec:	f7fe fca1 	bl	8006c32 <USBD_LL_IsoINIncomplete>
}
 80082f0:	bf00      	nop
 80082f2:	3708      	adds	r7, #8
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bd80      	pop	{r7, pc}

080082f8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b082      	sub	sp, #8
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008306:	4618      	mov	r0, r3
 8008308:	f7fe fcf7 	bl	8006cfa <USBD_LL_DevConnected>
}
 800830c:	bf00      	nop
 800830e:	3708      	adds	r7, #8
 8008310:	46bd      	mov	sp, r7
 8008312:	bd80      	pop	{r7, pc}

08008314 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b082      	sub	sp, #8
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008322:	4618      	mov	r0, r3
 8008324:	f7fe fcf4 	bl	8006d10 <USBD_LL_DevDisconnected>
}
 8008328:	bf00      	nop
 800832a:	3708      	adds	r7, #8
 800832c:	46bd      	mov	sp, r7
 800832e:	bd80      	pop	{r7, pc}

08008330 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008330:	b580      	push	{r7, lr}
 8008332:	b082      	sub	sp, #8
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	781b      	ldrb	r3, [r3, #0]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d13c      	bne.n	80083ba <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008340:	4a20      	ldr	r2, [pc, #128]	; (80083c4 <USBD_LL_Init+0x94>)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	4a1e      	ldr	r2, [pc, #120]	; (80083c4 <USBD_LL_Init+0x94>)
 800834c:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008350:	4b1c      	ldr	r3, [pc, #112]	; (80083c4 <USBD_LL_Init+0x94>)
 8008352:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8008356:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8008358:	4b1a      	ldr	r3, [pc, #104]	; (80083c4 <USBD_LL_Init+0x94>)
 800835a:	2206      	movs	r2, #6
 800835c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800835e:	4b19      	ldr	r3, [pc, #100]	; (80083c4 <USBD_LL_Init+0x94>)
 8008360:	2202      	movs	r2, #2
 8008362:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008364:	4b17      	ldr	r3, [pc, #92]	; (80083c4 <USBD_LL_Init+0x94>)
 8008366:	2200      	movs	r2, #0
 8008368:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800836a:	4b16      	ldr	r3, [pc, #88]	; (80083c4 <USBD_LL_Init+0x94>)
 800836c:	2202      	movs	r2, #2
 800836e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008370:	4b14      	ldr	r3, [pc, #80]	; (80083c4 <USBD_LL_Init+0x94>)
 8008372:	2200      	movs	r2, #0
 8008374:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008376:	4b13      	ldr	r3, [pc, #76]	; (80083c4 <USBD_LL_Init+0x94>)
 8008378:	2200      	movs	r2, #0
 800837a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800837c:	4b11      	ldr	r3, [pc, #68]	; (80083c4 <USBD_LL_Init+0x94>)
 800837e:	2200      	movs	r2, #0
 8008380:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8008382:	4b10      	ldr	r3, [pc, #64]	; (80083c4 <USBD_LL_Init+0x94>)
 8008384:	2200      	movs	r2, #0
 8008386:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008388:	4b0e      	ldr	r3, [pc, #56]	; (80083c4 <USBD_LL_Init+0x94>)
 800838a:	2200      	movs	r2, #0
 800838c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800838e:	480d      	ldr	r0, [pc, #52]	; (80083c4 <USBD_LL_Init+0x94>)
 8008390:	f7f9 fc10 	bl	8001bb4 <HAL_PCD_Init>
 8008394:	4603      	mov	r3, r0
 8008396:	2b00      	cmp	r3, #0
 8008398:	d001      	beq.n	800839e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800839a:	f7f8 fa69 	bl	8000870 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800839e:	2180      	movs	r1, #128	; 0x80
 80083a0:	4808      	ldr	r0, [pc, #32]	; (80083c4 <USBD_LL_Init+0x94>)
 80083a2:	f7fa fe9c 	bl	80030de <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80083a6:	2240      	movs	r2, #64	; 0x40
 80083a8:	2100      	movs	r1, #0
 80083aa:	4806      	ldr	r0, [pc, #24]	; (80083c4 <USBD_LL_Init+0x94>)
 80083ac:	f7fa fe50 	bl	8003050 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80083b0:	2280      	movs	r2, #128	; 0x80
 80083b2:	2101      	movs	r1, #1
 80083b4:	4803      	ldr	r0, [pc, #12]	; (80083c4 <USBD_LL_Init+0x94>)
 80083b6:	f7fa fe4b 	bl	8003050 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80083ba:	2300      	movs	r3, #0
}
 80083bc:	4618      	mov	r0, r3
 80083be:	3708      	adds	r7, #8
 80083c0:	46bd      	mov	sp, r7
 80083c2:	bd80      	pop	{r7, pc}
 80083c4:	20001644 	.word	0x20001644

080083c8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b084      	sub	sp, #16
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80083d0:	2300      	movs	r3, #0
 80083d2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80083d4:	2300      	movs	r3, #0
 80083d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80083de:	4618      	mov	r0, r3
 80083e0:	f7f9 fd0c 	bl	8001dfc <HAL_PCD_Start>
 80083e4:	4603      	mov	r3, r0
 80083e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80083e8:	7bfb      	ldrb	r3, [r7, #15]
 80083ea:	4618      	mov	r0, r3
 80083ec:	f000 f990 	bl	8008710 <USBD_Get_USB_Status>
 80083f0:	4603      	mov	r3, r0
 80083f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80083f4:	7bbb      	ldrb	r3, [r7, #14]
}
 80083f6:	4618      	mov	r0, r3
 80083f8:	3710      	adds	r7, #16
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bd80      	pop	{r7, pc}

080083fe <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80083fe:	b580      	push	{r7, lr}
 8008400:	b084      	sub	sp, #16
 8008402:	af00      	add	r7, sp, #0
 8008404:	6078      	str	r0, [r7, #4]
 8008406:	4608      	mov	r0, r1
 8008408:	4611      	mov	r1, r2
 800840a:	461a      	mov	r2, r3
 800840c:	4603      	mov	r3, r0
 800840e:	70fb      	strb	r3, [r7, #3]
 8008410:	460b      	mov	r3, r1
 8008412:	70bb      	strb	r3, [r7, #2]
 8008414:	4613      	mov	r3, r2
 8008416:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008418:	2300      	movs	r3, #0
 800841a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800841c:	2300      	movs	r3, #0
 800841e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8008426:	78bb      	ldrb	r3, [r7, #2]
 8008428:	883a      	ldrh	r2, [r7, #0]
 800842a:	78f9      	ldrb	r1, [r7, #3]
 800842c:	f7fa fa0a 	bl	8002844 <HAL_PCD_EP_Open>
 8008430:	4603      	mov	r3, r0
 8008432:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008434:	7bfb      	ldrb	r3, [r7, #15]
 8008436:	4618      	mov	r0, r3
 8008438:	f000 f96a 	bl	8008710 <USBD_Get_USB_Status>
 800843c:	4603      	mov	r3, r0
 800843e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008440:	7bbb      	ldrb	r3, [r7, #14]
}
 8008442:	4618      	mov	r0, r3
 8008444:	3710      	adds	r7, #16
 8008446:	46bd      	mov	sp, r7
 8008448:	bd80      	pop	{r7, pc}

0800844a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800844a:	b580      	push	{r7, lr}
 800844c:	b084      	sub	sp, #16
 800844e:	af00      	add	r7, sp, #0
 8008450:	6078      	str	r0, [r7, #4]
 8008452:	460b      	mov	r3, r1
 8008454:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008456:	2300      	movs	r3, #0
 8008458:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800845a:	2300      	movs	r3, #0
 800845c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008464:	78fa      	ldrb	r2, [r7, #3]
 8008466:	4611      	mov	r1, r2
 8008468:	4618      	mov	r0, r3
 800846a:	f7fa fa53 	bl	8002914 <HAL_PCD_EP_Close>
 800846e:	4603      	mov	r3, r0
 8008470:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008472:	7bfb      	ldrb	r3, [r7, #15]
 8008474:	4618      	mov	r0, r3
 8008476:	f000 f94b 	bl	8008710 <USBD_Get_USB_Status>
 800847a:	4603      	mov	r3, r0
 800847c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800847e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008480:	4618      	mov	r0, r3
 8008482:	3710      	adds	r7, #16
 8008484:	46bd      	mov	sp, r7
 8008486:	bd80      	pop	{r7, pc}

08008488 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b084      	sub	sp, #16
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
 8008490:	460b      	mov	r3, r1
 8008492:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008494:	2300      	movs	r3, #0
 8008496:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008498:	2300      	movs	r3, #0
 800849a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80084a2:	78fa      	ldrb	r2, [r7, #3]
 80084a4:	4611      	mov	r1, r2
 80084a6:	4618      	mov	r0, r3
 80084a8:	f7fa fb2b 	bl	8002b02 <HAL_PCD_EP_SetStall>
 80084ac:	4603      	mov	r3, r0
 80084ae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80084b0:	7bfb      	ldrb	r3, [r7, #15]
 80084b2:	4618      	mov	r0, r3
 80084b4:	f000 f92c 	bl	8008710 <USBD_Get_USB_Status>
 80084b8:	4603      	mov	r3, r0
 80084ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80084bc:	7bbb      	ldrb	r3, [r7, #14]
}
 80084be:	4618      	mov	r0, r3
 80084c0:	3710      	adds	r7, #16
 80084c2:	46bd      	mov	sp, r7
 80084c4:	bd80      	pop	{r7, pc}

080084c6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80084c6:	b580      	push	{r7, lr}
 80084c8:	b084      	sub	sp, #16
 80084ca:	af00      	add	r7, sp, #0
 80084cc:	6078      	str	r0, [r7, #4]
 80084ce:	460b      	mov	r3, r1
 80084d0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80084d2:	2300      	movs	r3, #0
 80084d4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80084d6:	2300      	movs	r3, #0
 80084d8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80084e0:	78fa      	ldrb	r2, [r7, #3]
 80084e2:	4611      	mov	r1, r2
 80084e4:	4618      	mov	r0, r3
 80084e6:	f7fa fb70 	bl	8002bca <HAL_PCD_EP_ClrStall>
 80084ea:	4603      	mov	r3, r0
 80084ec:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80084ee:	7bfb      	ldrb	r3, [r7, #15]
 80084f0:	4618      	mov	r0, r3
 80084f2:	f000 f90d 	bl	8008710 <USBD_Get_USB_Status>
 80084f6:	4603      	mov	r3, r0
 80084f8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80084fa:	7bbb      	ldrb	r3, [r7, #14]
}
 80084fc:	4618      	mov	r0, r3
 80084fe:	3710      	adds	r7, #16
 8008500:	46bd      	mov	sp, r7
 8008502:	bd80      	pop	{r7, pc}

08008504 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008504:	b480      	push	{r7}
 8008506:	b085      	sub	sp, #20
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
 800850c:	460b      	mov	r3, r1
 800850e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008516:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008518:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800851c:	2b00      	cmp	r3, #0
 800851e:	da0b      	bge.n	8008538 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008520:	78fb      	ldrb	r3, [r7, #3]
 8008522:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008526:	68f9      	ldr	r1, [r7, #12]
 8008528:	4613      	mov	r3, r2
 800852a:	00db      	lsls	r3, r3, #3
 800852c:	4413      	add	r3, r2
 800852e:	009b      	lsls	r3, r3, #2
 8008530:	440b      	add	r3, r1
 8008532:	333e      	adds	r3, #62	; 0x3e
 8008534:	781b      	ldrb	r3, [r3, #0]
 8008536:	e00b      	b.n	8008550 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008538:	78fb      	ldrb	r3, [r7, #3]
 800853a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800853e:	68f9      	ldr	r1, [r7, #12]
 8008540:	4613      	mov	r3, r2
 8008542:	00db      	lsls	r3, r3, #3
 8008544:	4413      	add	r3, r2
 8008546:	009b      	lsls	r3, r3, #2
 8008548:	440b      	add	r3, r1
 800854a:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800854e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008550:	4618      	mov	r0, r3
 8008552:	3714      	adds	r7, #20
 8008554:	46bd      	mov	sp, r7
 8008556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855a:	4770      	bx	lr

0800855c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b084      	sub	sp, #16
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
 8008564:	460b      	mov	r3, r1
 8008566:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008568:	2300      	movs	r3, #0
 800856a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800856c:	2300      	movs	r3, #0
 800856e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008576:	78fa      	ldrb	r2, [r7, #3]
 8008578:	4611      	mov	r1, r2
 800857a:	4618      	mov	r0, r3
 800857c:	f7fa f93d 	bl	80027fa <HAL_PCD_SetAddress>
 8008580:	4603      	mov	r3, r0
 8008582:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008584:	7bfb      	ldrb	r3, [r7, #15]
 8008586:	4618      	mov	r0, r3
 8008588:	f000 f8c2 	bl	8008710 <USBD_Get_USB_Status>
 800858c:	4603      	mov	r3, r0
 800858e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008590:	7bbb      	ldrb	r3, [r7, #14]
}
 8008592:	4618      	mov	r0, r3
 8008594:	3710      	adds	r7, #16
 8008596:	46bd      	mov	sp, r7
 8008598:	bd80      	pop	{r7, pc}

0800859a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800859a:	b580      	push	{r7, lr}
 800859c:	b086      	sub	sp, #24
 800859e:	af00      	add	r7, sp, #0
 80085a0:	60f8      	str	r0, [r7, #12]
 80085a2:	607a      	str	r2, [r7, #4]
 80085a4:	603b      	str	r3, [r7, #0]
 80085a6:	460b      	mov	r3, r1
 80085a8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80085aa:	2300      	movs	r3, #0
 80085ac:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80085ae:	2300      	movs	r3, #0
 80085b0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80085b8:	7af9      	ldrb	r1, [r7, #11]
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	687a      	ldr	r2, [r7, #4]
 80085be:	f7fa fa56 	bl	8002a6e <HAL_PCD_EP_Transmit>
 80085c2:	4603      	mov	r3, r0
 80085c4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80085c6:	7dfb      	ldrb	r3, [r7, #23]
 80085c8:	4618      	mov	r0, r3
 80085ca:	f000 f8a1 	bl	8008710 <USBD_Get_USB_Status>
 80085ce:	4603      	mov	r3, r0
 80085d0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80085d2:	7dbb      	ldrb	r3, [r7, #22]
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	3718      	adds	r7, #24
 80085d8:	46bd      	mov	sp, r7
 80085da:	bd80      	pop	{r7, pc}

080085dc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b086      	sub	sp, #24
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	60f8      	str	r0, [r7, #12]
 80085e4:	607a      	str	r2, [r7, #4]
 80085e6:	603b      	str	r3, [r7, #0]
 80085e8:	460b      	mov	r3, r1
 80085ea:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80085ec:	2300      	movs	r3, #0
 80085ee:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80085f0:	2300      	movs	r3, #0
 80085f2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80085fa:	7af9      	ldrb	r1, [r7, #11]
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	687a      	ldr	r2, [r7, #4]
 8008600:	f7fa f9d2 	bl	80029a8 <HAL_PCD_EP_Receive>
 8008604:	4603      	mov	r3, r0
 8008606:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008608:	7dfb      	ldrb	r3, [r7, #23]
 800860a:	4618      	mov	r0, r3
 800860c:	f000 f880 	bl	8008710 <USBD_Get_USB_Status>
 8008610:	4603      	mov	r3, r0
 8008612:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008614:	7dbb      	ldrb	r3, [r7, #22]
}
 8008616:	4618      	mov	r0, r3
 8008618:	3718      	adds	r7, #24
 800861a:	46bd      	mov	sp, r7
 800861c:	bd80      	pop	{r7, pc}

0800861e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800861e:	b580      	push	{r7, lr}
 8008620:	b082      	sub	sp, #8
 8008622:	af00      	add	r7, sp, #0
 8008624:	6078      	str	r0, [r7, #4]
 8008626:	460b      	mov	r3, r1
 8008628:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008630:	78fa      	ldrb	r2, [r7, #3]
 8008632:	4611      	mov	r1, r2
 8008634:	4618      	mov	r0, r3
 8008636:	f7fa fa02 	bl	8002a3e <HAL_PCD_EP_GetRxCount>
 800863a:	4603      	mov	r3, r0
}
 800863c:	4618      	mov	r0, r3
 800863e:	3708      	adds	r7, #8
 8008640:	46bd      	mov	sp, r7
 8008642:	bd80      	pop	{r7, pc}

08008644 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b082      	sub	sp, #8
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
 800864c:	460b      	mov	r3, r1
 800864e:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8008650:	78fb      	ldrb	r3, [r7, #3]
 8008652:	2b00      	cmp	r3, #0
 8008654:	d002      	beq.n	800865c <HAL_PCDEx_LPM_Callback+0x18>
 8008656:	2b01      	cmp	r3, #1
 8008658:	d01f      	beq.n	800869a <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800865a:	e03b      	b.n	80086d4 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	6a1b      	ldr	r3, [r3, #32]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d007      	beq.n	8008674 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClock_Config();
 8008664:	f7f8 f892 	bl	800078c <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008668:	4b1c      	ldr	r3, [pc, #112]	; (80086dc <HAL_PCDEx_LPM_Callback+0x98>)
 800866a:	691b      	ldr	r3, [r3, #16]
 800866c:	4a1b      	ldr	r2, [pc, #108]	; (80086dc <HAL_PCDEx_LPM_Callback+0x98>)
 800866e:	f023 0306 	bic.w	r3, r3, #6
 8008672:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	687a      	ldr	r2, [r7, #4]
 8008680:	6812      	ldr	r2, [r2, #0]
 8008682:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008686:	f023 0301 	bic.w	r3, r3, #1
 800868a:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008692:	4618      	mov	r0, r3
 8008694:	f7fe fa95 	bl	8006bc2 <USBD_LL_Resume>
    break;
 8008698:	e01c      	b.n	80086d4 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	687a      	ldr	r2, [r7, #4]
 80086a6:	6812      	ldr	r2, [r2, #0]
 80086a8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80086ac:	f043 0301 	orr.w	r3, r3, #1
 80086b0:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80086b8:	4618      	mov	r0, r3
 80086ba:	f7fe fa6c 	bl	8006b96 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6a1b      	ldr	r3, [r3, #32]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d005      	beq.n	80086d2 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80086c6:	4b05      	ldr	r3, [pc, #20]	; (80086dc <HAL_PCDEx_LPM_Callback+0x98>)
 80086c8:	691b      	ldr	r3, [r3, #16]
 80086ca:	4a04      	ldr	r2, [pc, #16]	; (80086dc <HAL_PCDEx_LPM_Callback+0x98>)
 80086cc:	f043 0306 	orr.w	r3, r3, #6
 80086d0:	6113      	str	r3, [r2, #16]
    break;
 80086d2:	bf00      	nop
}
 80086d4:	bf00      	nop
 80086d6:	3708      	adds	r7, #8
 80086d8:	46bd      	mov	sp, r7
 80086da:	bd80      	pop	{r7, pc}
 80086dc:	e000ed00 	.word	0xe000ed00

080086e0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80086e0:	b480      	push	{r7}
 80086e2:	b083      	sub	sp, #12
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80086e8:	4b03      	ldr	r3, [pc, #12]	; (80086f8 <USBD_static_malloc+0x18>)
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	370c      	adds	r7, #12
 80086ee:	46bd      	mov	sp, r7
 80086f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f4:	4770      	bx	lr
 80086f6:	bf00      	nop
 80086f8:	20001b50 	.word	0x20001b50

080086fc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b083      	sub	sp, #12
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]

}
 8008704:	bf00      	nop
 8008706:	370c      	adds	r7, #12
 8008708:	46bd      	mov	sp, r7
 800870a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870e:	4770      	bx	lr

08008710 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008710:	b480      	push	{r7}
 8008712:	b085      	sub	sp, #20
 8008714:	af00      	add	r7, sp, #0
 8008716:	4603      	mov	r3, r0
 8008718:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800871a:	2300      	movs	r3, #0
 800871c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800871e:	79fb      	ldrb	r3, [r7, #7]
 8008720:	2b03      	cmp	r3, #3
 8008722:	d817      	bhi.n	8008754 <USBD_Get_USB_Status+0x44>
 8008724:	a201      	add	r2, pc, #4	; (adr r2, 800872c <USBD_Get_USB_Status+0x1c>)
 8008726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800872a:	bf00      	nop
 800872c:	0800873d 	.word	0x0800873d
 8008730:	08008743 	.word	0x08008743
 8008734:	08008749 	.word	0x08008749
 8008738:	0800874f 	.word	0x0800874f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800873c:	2300      	movs	r3, #0
 800873e:	73fb      	strb	r3, [r7, #15]
    break;
 8008740:	e00b      	b.n	800875a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008742:	2303      	movs	r3, #3
 8008744:	73fb      	strb	r3, [r7, #15]
    break;
 8008746:	e008      	b.n	800875a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008748:	2301      	movs	r3, #1
 800874a:	73fb      	strb	r3, [r7, #15]
    break;
 800874c:	e005      	b.n	800875a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800874e:	2303      	movs	r3, #3
 8008750:	73fb      	strb	r3, [r7, #15]
    break;
 8008752:	e002      	b.n	800875a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008754:	2303      	movs	r3, #3
 8008756:	73fb      	strb	r3, [r7, #15]
    break;
 8008758:	bf00      	nop
  }
  return usb_status;
 800875a:	7bfb      	ldrb	r3, [r7, #15]
}
 800875c:	4618      	mov	r0, r3
 800875e:	3714      	adds	r7, #20
 8008760:	46bd      	mov	sp, r7
 8008762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008766:	4770      	bx	lr

08008768 <__libc_init_array>:
 8008768:	b570      	push	{r4, r5, r6, lr}
 800876a:	4d0d      	ldr	r5, [pc, #52]	; (80087a0 <__libc_init_array+0x38>)
 800876c:	4c0d      	ldr	r4, [pc, #52]	; (80087a4 <__libc_init_array+0x3c>)
 800876e:	1b64      	subs	r4, r4, r5
 8008770:	10a4      	asrs	r4, r4, #2
 8008772:	2600      	movs	r6, #0
 8008774:	42a6      	cmp	r6, r4
 8008776:	d109      	bne.n	800878c <__libc_init_array+0x24>
 8008778:	4d0b      	ldr	r5, [pc, #44]	; (80087a8 <__libc_init_array+0x40>)
 800877a:	4c0c      	ldr	r4, [pc, #48]	; (80087ac <__libc_init_array+0x44>)
 800877c:	f000 f820 	bl	80087c0 <_init>
 8008780:	1b64      	subs	r4, r4, r5
 8008782:	10a4      	asrs	r4, r4, #2
 8008784:	2600      	movs	r6, #0
 8008786:	42a6      	cmp	r6, r4
 8008788:	d105      	bne.n	8008796 <__libc_init_array+0x2e>
 800878a:	bd70      	pop	{r4, r5, r6, pc}
 800878c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008790:	4798      	blx	r3
 8008792:	3601      	adds	r6, #1
 8008794:	e7ee      	b.n	8008774 <__libc_init_array+0xc>
 8008796:	f855 3b04 	ldr.w	r3, [r5], #4
 800879a:	4798      	blx	r3
 800879c:	3601      	adds	r6, #1
 800879e:	e7f2      	b.n	8008786 <__libc_init_array+0x1e>
 80087a0:	08008848 	.word	0x08008848
 80087a4:	08008848 	.word	0x08008848
 80087a8:	08008848 	.word	0x08008848
 80087ac:	0800884c 	.word	0x0800884c

080087b0 <memset>:
 80087b0:	4402      	add	r2, r0
 80087b2:	4603      	mov	r3, r0
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d100      	bne.n	80087ba <memset+0xa>
 80087b8:	4770      	bx	lr
 80087ba:	f803 1b01 	strb.w	r1, [r3], #1
 80087be:	e7f9      	b.n	80087b4 <memset+0x4>

080087c0 <_init>:
 80087c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087c2:	bf00      	nop
 80087c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087c6:	bc08      	pop	{r3}
 80087c8:	469e      	mov	lr, r3
 80087ca:	4770      	bx	lr

080087cc <_fini>:
 80087cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087ce:	bf00      	nop
 80087d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087d2:	bc08      	pop	{r3}
 80087d4:	469e      	mov	lr, r3
 80087d6:	4770      	bx	lr
