{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762576356080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762576356080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 08 10:02:36 2025 " "Processing started: Sat Nov 08 10:02:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762576356080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762576356080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off endsem -c endsem " "Command: quartus_map --read_settings_files=on --write_settings_files=off endsem -c endsem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762576356080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762576356303 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762576356303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_Add_Sub-behavioral " "Found design unit 1: Shift_Add_Sub-behavioral" {  } { { "Shift_Add_Sub.vhd" "" { Text "C:/Users/Maitreyee/Desktop/Digital_Lab/Endsem/Shift_Add_Sub.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762576362264 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_Add_Sub " "Found entity 1: Shift_Add_Sub" {  } { { "Shift_Add_Sub.vhd" "" { Text "C:/Users/Maitreyee/Desktop/Digital_Lab/Endsem/Shift_Add_Sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762576362264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762576362264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_add_sub_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_add_sub_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_add_sub_tb-sim " "Found design unit 1: shift_add_sub_tb-sim" {  } { { "shift_add_sub_tb.vhd" "" { Text "C:/Users/Maitreyee/Desktop/Digital_Lab/Endsem/shift_add_sub_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762576362264 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_add_sub_tb " "Found entity 1: shift_add_sub_tb" {  } { { "shift_add_sub_tb.vhd" "" { Text "C:/Users/Maitreyee/Desktop/Digital_Lab/Endsem/shift_add_sub_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762576362264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762576362264 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" uart_rx.vhd(23) " "VHDL syntax error at uart_rx.vhd(23) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Maitreyee/Desktop/Digital_Lab/Endsem/uart_rx.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762576362268 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "UART_RX uart_rx.vhd(20) " "Ignored construct UART_RX at uart_rx.vhd(20) due to previous errors" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Maitreyee/Desktop/Digital_Lab/Endsem/uart_rx.vhd" 20 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1762576362270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 0 0 " "Found 0 design units, including 0 entities, in source file uart_rx.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762576362270 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" uart_tx.vhd(8) " "VHDL syntax error at uart_tx.vhd(8) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Maitreyee/Desktop/Digital_Lab/Endsem/uart_tx.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762576362270 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "UART_TX uart_tx.vhd(5) " "Ignored construct UART_TX at uart_tx.vhd(5) due to previous errors" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Maitreyee/Desktop/Digital_Lab/Endsem/uart_tx.vhd" 5 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1762576362270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 0 0 " "Found 0 design units, including 0 entities, in source file uart_tx.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762576362270 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762576362322 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 08 10:02:42 2025 " "Processing ended: Sat Nov 08 10:02:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762576362322 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762576362322 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762576362322 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762576362322 ""}
