#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May  4 18:22:40 2023
# Process ID: 23276
# Current directory: C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj
# Command line: vivado.exe -mode batch -notrace -source vivado_build.tcl
# Log file: C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/vivado.log
# Journal file: C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj\vivado.jou
#-----------------------------------------------------------
source vivado_build.tcl -notrace
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
WARNING: [BD 41-1731] Type mismatch between connected pins: /cam_pclk1(clk) and /cameras_wrapper_0/cam_pclk1_0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cam_pclk(clk) and /cameras_wrapper_0/cam_pclk_0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/cam_xclk_0(undef) and /cam_xclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/cam_xclk_0(undef) and /cam_xclk1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/irq_0(undef) and /processing_system7_0/IRQ_F2P(intr)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/irq_0(undef) and /ps7_0_axi_periph/M01_ARESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/peripheral_aresetn_0(undef) and /line_buffer_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/peripheral_aresetn_0(undef) and /ps7_0_axi_periph/ARESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/peripheral_aresetn_0(undef) and /ps7_0_axi_periph/M00_ARESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/peripheral_aresetn_0(undef) and /ps7_0_axi_periph/S00_ARESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/peripheral_aresetn_0(undef) and /Subsystem_ip_0/AXI4_Lite_ARESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/peripheral_aresetn_0(undef) and /Subsystem_ip_0/IPCORE_RESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /line_buffer_0/reset_fifo(rst) and /fifo_generator_0/rst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_RESET0_N(rst) and /cameras_wrapper_0/resetn_0(undef)
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/synth/design_1.vhd
VHDL Output written to : C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/sim/design_1.vhd
VHDL Output written to : C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block blink_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cameras_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block line_buffer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Subsystem_ip_0 .
Exporting to file C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/synth/design_1.hwdef
[Thu May  4 18:23:15 2023] Launched synth_1...
Run output will be captured here: C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/vivado_prj.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 525.547 ; gain = 232.418
[Thu May  4 18:23:15 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/vivado_prj.cache/ip 
Command: synth_design -top design_1_wrapper -part xc7z020clg400-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13792 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 740.219 ; gain = 177.285
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/hdl/design_1_wrapper.vhd:62]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/synth/design_1.vhd:1875' bound to instance 'design_1_i' of component 'design_1' [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/hdl/design_1_wrapper.vhd:139]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/synth/design_1.vhd:1935]
INFO: [Synth 8-3491] module 'design_1_Subsystem_ip_0_0' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_Subsystem_ip_0_0/synth/design_1_Subsystem_ip_0_0.vhd:56' bound to instance 'Subsystem_ip_0' of component 'design_1_Subsystem_ip_0_0' [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/synth/design_1.vhd:2753]
INFO: [Synth 8-638] synthesizing module 'design_1_Subsystem_ip_0_0' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_Subsystem_ip_0_0/synth/design_1_Subsystem_ip_0_0.vhd:92]
INFO: [Synth 8-3491] module 'Subsystem_ip' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip.vhd:29' bound to instance 'U0' of component 'Subsystem_ip' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_Subsystem_ip_0_0/synth/design_1_Subsystem_ip_0_0.vhd:180]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip.vhd:65]
INFO: [Synth 8-3491] module 'Subsystem_ip_reset_sync' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_reset_sync.vhd:22' bound to instance 'u_Subsystem_ip_reset_sync_inst' of component 'Subsystem_ip_reset_sync' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip.vhd:237]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_reset_sync' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_reset_sync.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_reset_sync' (1#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_reset_sync.vhd:30]
INFO: [Synth 8-3491] module 'Subsystem_ip_axi_lite' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_axi_lite.vhd:22' bound to instance 'u_Subsystem_ip_axi_lite_inst' of component 'Subsystem_ip_axi_lite' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip.vhd:243]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_axi_lite' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_axi_lite.vhd:60]
INFO: [Synth 8-3491] module 'Subsystem_ip_addr_decoder' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_addr_decoder.vhd:22' bound to instance 'u_Subsystem_ip_addr_decoder_inst' of component 'Subsystem_ip_addr_decoder' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_axi_lite.vhd:144]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_addr_decoder' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_addr_decoder.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_addr_decoder' (2#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_addr_decoder.vhd:46]
INFO: [Synth 8-3491] module 'Subsystem_ip_axi_lite_module' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_axi_lite_module.vhd:22' bound to instance 'u_Subsystem_ip_axi_lite_module_inst' of component 'Subsystem_ip_axi_lite_module' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_axi_lite.vhd:166]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_axi_lite_module' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_axi_lite_module.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_axi_lite_module' (3#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_axi_lite_module.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_axi_lite' (4#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_axi_lite.vhd:60]
INFO: [Synth 8-3491] module 'Subsystem_ip_axi4_stream_video_slave' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_axi4_stream_video_slave.vhd:22' bound to instance 'u_Subsystem_ip_axi4_stream_video_slave_inst' of component 'Subsystem_ip_axi4_stream_video_slave' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip.vhd:279]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_axi4_stream_video_slave' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_axi4_stream_video_slave.vhd:46]
INFO: [Synth 8-3491] module 'Subsystem_ip_fifo_eol' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_eol.vhd:22' bound to instance 'u_Subsystem_ip_fifo_eol_inst' of component 'Subsystem_ip_fifo_eol' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_axi4_stream_video_slave.vhd:135]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_fifo_eol' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_eol.vhd:34]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Subsystem_ip_SimpleDualPortRAM_singlebit' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_SimpleDualPortRAM_singlebit.vhd:22' bound to instance 'u_Subsystem_ip_fifo_eol_classic_ram' of component 'Subsystem_ip_SimpleDualPortRAM_singlebit' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_eol.vhd:114]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_SimpleDualPortRAM_singlebit' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_SimpleDualPortRAM_singlebit.vhd:37]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_SimpleDualPortRAM_singlebit' (5#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_SimpleDualPortRAM_singlebit.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_fifo_eol' (6#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_eol.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_ip_fifo_sof' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_sof.vhd:22' bound to instance 'u_Subsystem_ip_fifo_sof_inst' of component 'Subsystem_ip_fifo_sof' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_axi4_stream_video_slave.vhd:145]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_fifo_sof' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_sof.vhd:34]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Subsystem_ip_SimpleDualPortRAM_singlebit' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_SimpleDualPortRAM_singlebit.vhd:22' bound to instance 'u_Subsystem_ip_fifo_sof_classic_ram' of component 'Subsystem_ip_SimpleDualPortRAM_singlebit' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_sof.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_fifo_sof' (7#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_sof.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_ip_adapter_in' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_adapter_in.vhd:22' bound to instance 'u_Subsystem_ip_Subsystem_ip_axi4_stream_video_slave_Subsystem_ip_adapter_in' of component 'Subsystem_ip_adapter_in' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_axi4_stream_video_slave.vhd:155]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_adapter_in' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_adapter_in.vhd:45]
INFO: [Synth 8-3491] module 'Subsystem_ip_adapter_in_module' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_adapter_in_module.vhd:22' bound to instance 'u_Subsystem_ip_Subsystem_ip_axi4_stream_video_slave_Subsystem_ip_adapter_in_Subsystem_ip_adapter_in_module' of component 'Subsystem_ip_adapter_in_module' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_adapter_in.vhd:78]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_adapter_in_module' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_adapter_in_module.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_adapter_in_module' (8#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_adapter_in_module.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_adapter_in' (9#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_adapter_in.vhd:45]
INFO: [Synth 8-3491] module 'Subsystem_ip_fifo_data' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_data.vhd:22' bound to instance 'u_Subsystem_ip_fifo_data_inst' of component 'Subsystem_ip_fifo_data' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_axi4_stream_video_slave.vhd:176]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_fifo_data' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_data.vhd:36]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'Subsystem_ip_SimpleDualPortRAM_generic' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_Subsystem_ip_fifo_data_classic_ram' of component 'Subsystem_ip_SimpleDualPortRAM_generic' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_data.vhd:118]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_SimpleDualPortRAM_generic' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_SimpleDualPortRAM_generic' (10#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_SimpleDualPortRAM_generic.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_fifo_data' (11#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_data.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_axi4_stream_video_slave' (12#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_axi4_stream_video_slave.vhd:46]
INFO: [Synth 8-3491] module 'Subsystem_ip_dut' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_dut.vhd:22' bound to instance 'u_Subsystem_ip_dut_inst' of component 'Subsystem_ip_dut' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip.vhd:301]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_dut' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_dut.vhd:49]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_Subsystem' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem.vhd:47' bound to instance 'u_Subsystem_ip_src_Subsystem' of component 'Subsystem_ip_src_Subsystem' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_dut.vhd:93]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Subsystem' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem.vhd:74]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_rgb_filter' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_rgb_filter.vhd:22' bound to instance 'u_rgb_filter' of component 'Subsystem_ip_src_rgb_filter' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem.vhd:200]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_rgb_filter' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_rgb_filter.vhd:48]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_Subsystem1_block1' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1_block1.vhd:22' bound to instance 'u_Subsystem1' of component 'Subsystem_ip_src_Subsystem1_block1' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_rgb_filter.vhd:86]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Subsystem1_block1' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1_block1.vhd:40]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_comparison2' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_comparison2.vhd:22' bound to instance 'u_comparison2' of component 'Subsystem_ip_src_comparison2' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1_block1.vhd:165]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_comparison2' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_comparison2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_comparison2' (13#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_comparison2.vhd:31]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_comparison3' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_comparison3.vhd:22' bound to instance 'u_comparison3' of component 'Subsystem_ip_src_comparison3' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1_block1.vhd:172]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_comparison3' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_comparison3.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_comparison3' (14#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_comparison3.vhd:31]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_comparison4' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_comparison4.vhd:22' bound to instance 'u_comparison4' of component 'Subsystem_ip_src_comparison4' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1_block1.vhd:179]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_comparison4' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_comparison4.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_comparison4' (15#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_comparison4.vhd:31]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_comparison' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_comparison.vhd:22' bound to instance 'u_comparison' of component 'Subsystem_ip_src_comparison' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1_block1.vhd:186]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_comparison' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_comparison.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_comparison' (16#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_comparison.vhd:31]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_comparison6' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_comparison6.vhd:22' bound to instance 'u_comparison6' of component 'Subsystem_ip_src_comparison6' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1_block1.vhd:193]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_comparison6' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_comparison6.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_comparison6' (17#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_comparison6.vhd:31]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_comparison1' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_comparison1.vhd:22' bound to instance 'u_comparison1' of component 'Subsystem_ip_src_comparison1' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1_block1.vhd:200]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_comparison1' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_comparison1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_comparison1' (18#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_comparison1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Subsystem1_block1' (19#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1_block1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_rgb_filter' (20#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_rgb_filter.vhd:48]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_conv_core_gauss' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_conv_core_gauss.vhd:23' bound to instance 'u_conv_core_gauss' of component 'Subsystem_ip_src_conv_core_gauss' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem.vhd:224]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_conv_core_gauss' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_conv_core_gauss.vhd:44]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_Subsystem1' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1.vhd:23' bound to instance 'u_Subsystem1' of component 'Subsystem_ip_src_Subsystem1' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_conv_core_gauss.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Subsystem1' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1.vhd:35]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_slicer_R_operation4' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation4.vhd:22' bound to instance 'u_slicer_R_operation4' of component 'Subsystem_ip_src_slicer_R_operation4' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1.vhd:389]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_slicer_R_operation4' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation4.vhd:41]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Subsystem_ip_src_SimpleDualPortRAM_generic' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_ShiftRegisterRAM' of component 'Subsystem_ip_src_SimpleDualPortRAM_generic' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation4.vhd:94]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_SimpleDualPortRAM_generic' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_SimpleDualPortRAM_generic' (21#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Subsystem_ip_src_SimpleDualPortRAM_generic' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_ShiftRegisterRAM_1' of component 'Subsystem_ip_src_SimpleDualPortRAM_generic' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation4.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_slicer_R_operation4' (22#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation4.vhd:41]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_slicer_R_operation5' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation5.vhd:22' bound to instance 'u_slicer_R_operation5' of component 'Subsystem_ip_src_slicer_R_operation5' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1.vhd:406]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_slicer_R_operation5' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation5.vhd:41]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Subsystem_ip_src_SimpleDualPortRAM_generic' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_ShiftRegisterRAM' of component 'Subsystem_ip_src_SimpleDualPortRAM_generic' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation5.vhd:94]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Subsystem_ip_src_SimpleDualPortRAM_generic' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_ShiftRegisterRAM_1' of component 'Subsystem_ip_src_SimpleDualPortRAM_generic' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation5.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_slicer_R_operation5' (23#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation5.vhd:41]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_slicer_R_operation6' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation6.vhd:22' bound to instance 'u_slicer_R_operation6' of component 'Subsystem_ip_src_slicer_R_operation6' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1.vhd:423]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_slicer_R_operation6' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation6.vhd:41]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Subsystem_ip_src_SimpleDualPortRAM_generic' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_ShiftRegisterRAM' of component 'Subsystem_ip_src_SimpleDualPortRAM_generic' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation6.vhd:94]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Subsystem_ip_src_SimpleDualPortRAM_generic' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_ShiftRegisterRAM_1' of component 'Subsystem_ip_src_SimpleDualPortRAM_generic' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation6.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_slicer_R_operation6' (24#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation6.vhd:41]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_slicer_R_operation1' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation1.vhd:22' bound to instance 'u_slicer_R_operation1' of component 'Subsystem_ip_src_slicer_R_operation1' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1.vhd:440]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_slicer_R_operation1' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation1.vhd:41]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Subsystem_ip_src_SimpleDualPortRAM_generic' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_ShiftRegisterRAM_generic' of component 'Subsystem_ip_src_SimpleDualPortRAM_generic' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation1.vhd:94]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Subsystem_ip_src_SimpleDualPortRAM_generic' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_ShiftRegisterRAM' of component 'Subsystem_ip_src_SimpleDualPortRAM_generic' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation1.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_slicer_R_operation1' (25#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation1.vhd:41]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_slicer_R_operation2' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation2.vhd:22' bound to instance 'u_slicer_R_operation2' of component 'Subsystem_ip_src_slicer_R_operation2' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1.vhd:457]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_slicer_R_operation2' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation2.vhd:41]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Subsystem_ip_src_SimpleDualPortRAM_generic' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_ShiftRegisterRAM' of component 'Subsystem_ip_src_SimpleDualPortRAM_generic' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation2.vhd:94]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Subsystem_ip_src_SimpleDualPortRAM_generic' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_ShiftRegisterRAM_1' of component 'Subsystem_ip_src_SimpleDualPortRAM_generic' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation2.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_slicer_R_operation2' (26#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation2.vhd:41]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_slicer_R_operation3' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation3.vhd:22' bound to instance 'u_slicer_R_operation3' of component 'Subsystem_ip_src_slicer_R_operation3' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1.vhd:474]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_slicer_R_operation3' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation3.vhd:41]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Subsystem_ip_src_SimpleDualPortRAM_generic' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_ShiftRegisterRAM' of component 'Subsystem_ip_src_SimpleDualPortRAM_generic' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation3.vhd:94]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Subsystem_ip_src_SimpleDualPortRAM_generic' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_ShiftRegisterRAM_1' of component 'Subsystem_ip_src_SimpleDualPortRAM_generic' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation3.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_slicer_R_operation3' (27#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation3.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Subsystem1' (28#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_conv_core_gauss' (29#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_conv_core_gauss.vhd:44]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_conv_core_sobel1' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_conv_core_sobel1.vhd:23' bound to instance 'u_conv_core_sobel1' of component 'Subsystem_ip_src_conv_core_sobel1' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem.vhd:243]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_conv_core_sobel1' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_conv_core_sobel1.vhd:47]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_Subsystem1_block' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1_block.vhd:23' bound to instance 'u_Subsystem1' of component 'Subsystem_ip_src_Subsystem1_block' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_conv_core_sobel1.vhd:93]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_Subsystem1_block' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1_block.vhd:39]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_slicer_R_operation' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation.vhd:22' bound to instance 'u_slicer_R_operation' of component 'Subsystem_ip_src_slicer_R_operation' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1_block.vhd:210]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_slicer_R_operation' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation.vhd:41]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Subsystem_ip_src_SimpleDualPortRAM_generic' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_ShiftRegisterRAM' of component 'Subsystem_ip_src_SimpleDualPortRAM_generic' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation.vhd:94]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Subsystem_ip_src_SimpleDualPortRAM_generic' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_ShiftRegisterRAM_1' of component 'Subsystem_ip_src_SimpleDualPortRAM_generic' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_slicer_R_operation' (30#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_R_operation.vhd:41]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_slicer_L_operation1' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_L_operation1.vhd:22' bound to instance 'u_slicer_L_operation1' of component 'Subsystem_ip_src_slicer_L_operation1' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1_block.vhd:227]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_slicer_L_operation1' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_L_operation1.vhd:41]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Subsystem_ip_src_SimpleDualPortRAM_generic' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_ShiftRegisterRAM' of component 'Subsystem_ip_src_SimpleDualPortRAM_generic' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_L_operation1.vhd:94]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Subsystem_ip_src_SimpleDualPortRAM_generic' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_ShiftRegisterRAM_1' of component 'Subsystem_ip_src_SimpleDualPortRAM_generic' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_L_operation1.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_slicer_L_operation1' (31#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_slicer_L_operation1.vhd:41]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_conv_X1' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_conv_X1.vhd:23' bound to instance 'u_conv_X1' of component 'Subsystem_ip_src_conv_X1' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1_block.vhd:244]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_conv_X1' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_conv_X1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_conv_X1' (32#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_conv_X1.vhd:37]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_conv_Y1' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_conv_Y1.vhd:23' bound to instance 'u_conv_Y1' of component 'Subsystem_ip_src_conv_Y1' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1_block.vhd:256]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_conv_Y1' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_conv_Y1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_conv_Y1' (33#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_conv_Y1.vhd:37]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_conv_X' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_conv_X.vhd:23' bound to instance 'u_conv_X' of component 'Subsystem_ip_src_conv_X' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1_block.vhd:268]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_conv_X' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_conv_X.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_conv_X' (34#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_conv_X.vhd:37]
INFO: [Synth 8-3491] module 'Subsystem_ip_src_conv_Y' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_conv_Y.vhd:23' bound to instance 'u_conv_Y' of component 'Subsystem_ip_src_conv_Y' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1_block.vhd:280]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_src_conv_Y' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_conv_Y.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_conv_Y' (35#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_conv_Y.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Subsystem1_block' (36#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem1_block.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_conv_core_sobel1' (37#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_conv_core_sobel1.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_src_Subsystem' (38#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_src_Subsystem.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_dut' (39#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_dut.vhd:49]
INFO: [Synth 8-3491] module 'Subsystem_ip_axi4_stream_video_master' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_axi4_stream_video_master.vhd:22' bound to instance 'u_Subsystem_ip_axi4_stream_video_master_inst' of component 'Subsystem_ip_axi4_stream_video_master' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip.vhd:326]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_axi4_stream_video_master' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_axi4_stream_video_master.vhd:42]
INFO: [Synth 8-3491] module 'Subsystem_ip_fifo_data_OUT' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_data_OUT.vhd:22' bound to instance 'u_Subsystem_ip_fifo_data_OUT_inst' of component 'Subsystem_ip_fifo_data_OUT' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_axi4_stream_video_master.vhd:99]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_fifo_data_OUT' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_data_OUT.vhd:36]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'Subsystem_ip_SimpleDualPortRAM_generic' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_Subsystem_ip_fifo_data_OUT_classic_ram_generic' of component 'Subsystem_ip_SimpleDualPortRAM_generic' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_data_OUT.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_fifo_data_OUT' (40#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_data_OUT.vhd:36]
INFO: [Synth 8-3491] module 'Subsystem_ip_fifo_eol_out' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_eol_out.vhd:22' bound to instance 'u_Subsystem_ip_fifo_eol_out_inst' of component 'Subsystem_ip_fifo_eol_out' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_axi4_stream_video_master.vhd:111]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_fifo_eol_out' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_eol_out.vhd:34]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Subsystem_ip_SimpleDualPortRAM_singlebit' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_SimpleDualPortRAM_singlebit.vhd:22' bound to instance 'u_Subsystem_ip_fifo_eol_out_classic_ram' of component 'Subsystem_ip_SimpleDualPortRAM_singlebit' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_eol_out.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_fifo_eol_out' (41#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_eol_out.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_ip_fifo_sof_out' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_sof_out.vhd:22' bound to instance 'u_Subsystem_ip_fifo_sof_out_inst' of component 'Subsystem_ip_fifo_sof_out' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_axi4_stream_video_master.vhd:121]
INFO: [Synth 8-638] synthesizing module 'Subsystem_ip_fifo_sof_out' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_sof_out.vhd:34]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Subsystem_ip_SimpleDualPortRAM_singlebit' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_SimpleDualPortRAM_singlebit.vhd:22' bound to instance 'u_Subsystem_ip_fifo_sof_out_classic_ram_singlebit' of component 'Subsystem_ip_SimpleDualPortRAM_singlebit' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_sof_out.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_fifo_sof_out' (42#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_sof_out.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip_axi4_stream_video_master' (43#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_axi4_stream_video_master.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_ip' (44#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'design_1_Subsystem_ip_0_0' (45#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_Subsystem_ip_0_0/synth/design_1_Subsystem_ip_0_0.vhd:92]
INFO: [Synth 8-3491] module 'design_1_blink_0_0' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_blink_0_0/synth/design_1_blink_0_0.vhd:56' bound to instance 'blink_0' of component 'design_1_blink_0_0' [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/synth/design_1.vhd:2787]
INFO: [Synth 8-638] synthesizing module 'design_1_blink_0_0' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_blink_0_0/synth/design_1_blink_0_0.vhd:64]
	Parameter max_count bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'blink' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5215/blink.vhd:8' bound to instance 'U0' of component 'blink' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_blink_0_0/synth/design_1_blink_0_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'blink' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5215/blink.vhd:19]
	Parameter max_count bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blink' (46#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5215/blink.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'design_1_blink_0_0' (47#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_blink_0_0/synth/design_1_blink_0_0.vhd:64]
INFO: [Synth 8-3491] module 'design_1_cameras_wrapper_0_0' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_cameras_wrapper_0_0/synth/design_1_cameras_wrapper_0_0.vhd:56' bound to instance 'cameras_wrapper_0' of component 'design_1_cameras_wrapper_0_0' [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/synth/design_1.vhd:2793]
INFO: [Synth 8-638] synthesizing module 'design_1_cameras_wrapper_0_0' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_cameras_wrapper_0_0/synth/design_1_cameras_wrapper_0_0.vhd:179]
INFO: [Synth 8-3491] module 'cameras_wrapper' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/7e95/cameras_wrapper.vhd:14' bound to instance 'U0' of component 'cameras_wrapper' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_cameras_wrapper_0_0/synth/design_1_cameras_wrapper_0_0.vhd:428]
INFO: [Synth 8-638] synthesizing module 'cameras_wrapper' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/7e95/cameras_wrapper.vhd:137]
INFO: [Synth 8-637] synthesizing blackbox instance 'cameras_i' of component 'cams' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/7e95/cameras_wrapper.vhd:261]
INFO: [Synth 8-256] done synthesizing module 'cameras_wrapper' (48#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/7e95/cameras_wrapper.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'design_1_cameras_wrapper_0_0' (49#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_cameras_wrapper_0_0/synth/design_1_cameras_wrapper_0_0.vhd:179]
INFO: [Synth 8-3491] module 'design_1_fifo_generator_0_0' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_fifo_generator_0_0/synth/design_1_fifo_generator_0_0.vhd:59' bound to instance 'fifo_generator_0' of component 'design_1_fifo_generator_0_0' [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/synth/design_1.vhd:2914]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_0' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_fifo_generator_0_0/synth/design_1_fifo_generator_0_0.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 64 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 64 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx9 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 4094 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 4093 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_RD_DEPTH bound to: 4096 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_DEPTH bound to: 4096 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_4' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38586' bound to instance 'U0' of component 'fifo_generator_v13_2_4' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_fifo_generator_0_0/synth/design_1_fifo_generator_0_0.vhd:543]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1111]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (50#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_0' (76#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_fifo_generator_0_0/synth/design_1_fifo_generator_0_0.vhd:75]
INFO: [Synth 8-3491] module 'design_1_line_buffer_0_0' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_line_buffer_0_0/synth/design_1_line_buffer_0_0.vhd:56' bound to instance 'line_buffer_0' of component 'design_1_line_buffer_0_0' [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/synth/design_1.vhd:2928]
INFO: [Synth 8-638] synthesizing module 'design_1_line_buffer_0_0' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_line_buffer_0_0/synth/design_1_line_buffer_0_0.vhd:79]
INFO: [Synth 8-3491] module 'line_buffer' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/0e65/src/line_buffer.vhd:9' bound to instance 'U0' of component 'line_buffer' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_line_buffer_0_0/synth/design_1_line_buffer_0_0.vhd:133]
INFO: [Synth 8-638] synthesizing module 'line_buffer' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/0e65/src/line_buffer.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'line_buffer' (77#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/0e65/src/line_buffer.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'design_1_line_buffer_0_0' (78#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_line_buffer_0_0/synth/design_1_line_buffer_0_0.vhd:79]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/synth/design_1.vhd:2949]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (79#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (80#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (81#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (82#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:897]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (83#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/synth/design_1.vhd:1061]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/synth/design_1.vhd:79]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/synth/design_1.vhd:263]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' (84#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' (85#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' (86#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' (87#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' (88#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' (89#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' (89#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' (90#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' (91#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' (92#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' (92#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' (92#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' (93#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 57 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 57 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 57 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 57 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 57 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' (94#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' (94#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' (94#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' (94#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 57 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 57 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 57 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 57 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 57 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 57 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (95#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 57 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 57 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 57 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 57 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 57 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 57 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (96#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' (97#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 19 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' (97#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' (97#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' (97#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' (97#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (97#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (97#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' (97#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s' (98#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' (99#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (100#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (101#1) [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/synth/design_1.vhd:79]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/synth/design_1.vhd:418]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (102#1) [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/synth/design_1.vhd:418]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/synth/design_1.vhd:626]
INFO: [Synth 8-3491] module 'design_1_auto_pc_1' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58' bound to instance 'auto_pc' of component 'design_1_auto_pc_1' [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/synth/design_1.vhd:867]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0' (102#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (103#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (104#1) [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/synth/design_1.vhd:626]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59' bound to instance 'xbar' of component 'design_1_xbar_0' [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/synth/design_1.vhd:1694]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b11111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000010000001001000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000100000000000000000000000000000000010 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000100000000000000000000000000000000010 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_crossbar' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b11111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000010000001001000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001001000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000100000000000000000000000000000000010 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000100000000000000000000000000000000010 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 96'b000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000001 
	Parameter C_R_ISSUE_WIDTH bound to: 96'b000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000001 
	Parameter C_W_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter C_R_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000010 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000010 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_si_transactor' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_NUM_M_LOG bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter C_BASE_ID bound to: 12'b000000000000 
	Parameter C_HIGH_ID bound to: 12'b111111111111 
	Parameter C_BASE_ADDR bound to: 128'b11111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000010000001001000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001001000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 2'b11 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 48 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 12 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4096 - type: integer 
	Parameter P_NUM_THREADS bound to: 8 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b11111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000010000001001000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001001000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b100000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (105#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (106#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' (107#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_18_axic_srl_fifo' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_18_ndeep_srl' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77850]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (108#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77850]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_18_ndeep_srl' (109#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_18_axic_srl_fifo' (110#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_arbiter_resp' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 3 - type: integer 
	Parameter C_NUM_S_LOG bound to: 2 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_GRANT_HOT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_arbiter_resp' (111#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (112#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_si_transactor' (113#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_si_transactor__parameterized0' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_NUM_M_LOG bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 12'b000000000000 
	Parameter C_HIGH_ID bound to: 12'b111111111111 
	Parameter C_BASE_ADDR bound to: 128'b11111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000010000001001000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001001000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 2'b11 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 16 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 12 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4096 - type: integer 
	Parameter P_NUM_THREADS bound to: 8 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (113#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_si_transactor__parameterized0' (113#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_splitter' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_splitter' (114#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_wdata_router' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_18_axic_reg_srl_fifo' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 2 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_18_ndeep_srl__parameterized0' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_18_ndeep_srl__parameterized0' (114#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_18_axic_reg_srl_fifo' (115#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_wdata_router' (116#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_18_axic_srl_fifo__parameterized0' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_18_ndeep_srl__parameterized1' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_18_ndeep_srl__parameterized1' (116#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_18_axic_srl_fifo__parameterized0' (116#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_wdata_mux' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_wdata_mux' (117#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized1' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized7' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized7' (117#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized8' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized8' (117#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized9' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized9' (117#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized10' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized10' (117#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (117#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (117#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized1' (117#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_18_axic_srl_fifo__parameterized1' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_18_axic_srl_fifo__parameterized1' (117#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_wdata_mux__parameterized0' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_wdata_mux__parameterized0' (117#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_18_axic_srl_fifo__parameterized2' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_18_axic_srl_fifo__parameterized2' (117#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_wdata_mux__parameterized1' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_wdata_mux__parameterized1' (117#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' (118#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_MESG_WIDTH bound to: 75 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter' (119#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_crossbar' (120#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' (121#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (122#1) [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (123#1) [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/synth/design_1.vhd:1061]
INFO: [Synth 8-256] done synthesizing module 'design_1' (124#1) [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/synth/design_1.vhd:1935]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115' bound to instance 'i2c0_scl_iobuf' of component 'IOBUF' [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/hdl/design_1_wrapper.vhd:193]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (125#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115' bound to instance 'i2c0_sda_iobuf' of component 'IOBUF' [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/hdl/design_1_wrapper.vhd:200]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115' bound to instance 'i2c1_scl_iobuf' of component 'IOBUF' [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/hdl/design_1_wrapper.vhd:207]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115' bound to instance 'i2c1_sda_iobuf' of component 'IOBUF' [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/hdl/design_1_wrapper.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (126#1) [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/hdl/design_1_wrapper.vhd:62]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized1 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized1 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[11]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[10]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[9]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[8]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axic_register_slice__parameterized7 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axic_register_slice__parameterized7 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axic_register_slice__parameterized8 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axic_register_slice__parameterized8 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axi_register_slice__parameterized1 has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_wdata_mux__parameterized1 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_wdata_mux__parameterized1 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_wdata_mux__parameterized1 has unconnected port S_ASELECT[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_wdata_mux__parameterized1 has unconnected port S_AVALID
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_wdata_mux__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_wdata_mux__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_wdata_mux__parameterized0 has unconnected port S_ASELECT[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_wdata_mux__parameterized0 has unconnected port S_AVALID
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_wdata_mux has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_wdata_mux has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_wdata_mux has unconnected port S_ASELECT[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_wdata_mux has unconnected port S_AVALID
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized0 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized0 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port m_axi_buser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port m_axi_ruser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0 has unconnected port aclk
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0 has unconnected port aresetn
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0 has unconnected port s_axi_awlock[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0 has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0 has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0 has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0 has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[11]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[10]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[9]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[8]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[7]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[6]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[5]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[4]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0 has unconnected port s_axi_arlock[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0 has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0 has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0 has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0 has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ACLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 1084.984 ; gain = 522.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 1091.117 ; gain = 528.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 1091.117 ; gain = 528.184
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_IBUF'. [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/constraints.xdc:40]
WARNING: [Vivado 12-507] No nets matched 'cam_pclk1_IBUF'. [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/constraints.xdc:114]
Finished Parsing XDC File [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1091.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1091.117 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1091.117 ; gain = 528.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1091.117 ; gain = 528.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/fifo_generator_0/U0. (constraint file  C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blink_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/cameras_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/line_buffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Subsystem_ip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/fifo_generator_0/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 1091.117 ; gain = 528.184
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'axi_lite_wstate_reg' in module 'Subsystem_ip_axi_lite_module'
INFO: [Synth 8-802] inferred FSM for state register 'axi_lite_rstate_reg' in module 'Subsystem_ip_axi_lite_module'
INFO: [Synth 8-4471] merging register 'fifo_back_dir_reg[1:0]' into 'fifo_front_dir_reg[1:0]' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_eol.vhd:175]
INFO: [Synth 8-4471] merging register 'fifo_back_dir_reg[1:0]' into 'fifo_front_dir_reg[1:0]' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_sof.vhd:175]
INFO: [Synth 8-4471] merging register 'cond10_reg' into 'vstart_output_reg' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_adapter_in_module.vhd:429]
INFO: [Synth 8-4471] merging register 'fifo_back_dir_reg[1:0]' into 'fifo_front_dir_reg[1:0]' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_data.vhd:179]
INFO: [Synth 8-4471] merging register 'fifo_back_dir_reg[1:0]' into 'fifo_front_dir_reg[1:0]' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_data_OUT.vhd:181]
INFO: [Synth 8-4471] merging register 'fifo_back_dir_reg[1:0]' into 'fifo_front_dir_reg[1:0]' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_eol_out.vhd:175]
INFO: [Synth 8-4471] merging register 'fifo_back_dir_reg[1:0]' into 'fifo_front_dir_reg[1:0]' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_sof_out.vhd:175]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3669]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_20_decerr_slave'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4296]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4296]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_18_axic_reg_srl_fifo'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                         00000000
                 iSTATE0 |                                1 |                         00000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_lite_rstate_reg' using encoding 'sequential' in module 'Subsystem_ip_axi_lite_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                         00000000
                  iSTATE |                              010 |                         00000001
                 iSTATE0 |                              100 |                         00000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_lite_wstate_reg' using encoding 'one-hot' in module 'Subsystem_ip_axi_lite_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_20_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_18_axic_reg_srl_fifo'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 1091.117 ; gain = 528.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 92    
	   2 Input     32 Bit       Adders := 8     
	   2 Input     26 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 6     
	   2 Input     13 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 32    
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 40    
	   2 Input      3 Bit       Adders := 15    
	   2 Input      2 Bit       Adders := 18    
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 86    
+---Registers : 
	               75 Bit    Registers := 2     
	               64 Bit    Registers := 11    
	               57 Bit    Registers := 4     
	               47 Bit    Registers := 8     
	               32 Bit    Registers := 13    
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 127   
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 10    
	               12 Bit    Registers := 29    
	               10 Bit    Registers := 32    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 123   
	                5 Bit    Registers := 21    
	                4 Bit    Registers := 25    
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 49    
	                1 Bit    Registers := 217   
+---RAMs : 
	               8K Bit         RAMs := 16    
	              256 Bit         RAMs := 2     
	                4 Bit         RAMs := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 22    
	   2 Input     57 Bit        Muxes := 4     
	   2 Input     47 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 161   
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 32    
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 39    
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 23    
	   3 Input      4 Bit        Muxes := 17    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 62    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 153   
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Subsystem_ip_reset_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Subsystem_ip_addr_decoder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 4     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Subsystem_ip_axi_lite_module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module Subsystem_ip_SimpleDualPortRAM_singlebit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                4 Bit         RAMs := 1     
Module Subsystem_ip_fifo_eol 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Subsystem_ip_fifo_sof 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Subsystem_ip_adapter_in_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 6     
+---Registers : 
	               64 Bit    Registers := 3     
	               13 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 19    
Module Subsystem_ip_SimpleDualPortRAM_generic 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module Subsystem_ip_fifo_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Subsystem_ip_axi4_stream_video_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Subsystem_ip_src_comparison2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Subsystem_ip_src_comparison3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Subsystem_ip_src_comparison4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Subsystem_ip_src_comparison 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Subsystem_ip_src_comparison6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Subsystem_ip_src_comparison1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Subsystem_ip_src_Subsystem1_block1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module Subsystem_ip_src_rgb_filter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module Subsystem_ip_src_SimpleDualPortRAM_generic 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module Subsystem_ip_src_slicer_R_operation4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module Subsystem_ip_src_slicer_R_operation5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module Subsystem_ip_src_slicer_R_operation6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module Subsystem_ip_src_slicer_R_operation1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module Subsystem_ip_src_slicer_R_operation2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module Subsystem_ip_src_slicer_R_operation3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module Subsystem_ip_src_Subsystem1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 36    
	   3 Input     18 Bit       Adders := 6     
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 54    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 40    
Module Subsystem_ip_src_conv_core_gauss 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 5     
Module Subsystem_ip_src_slicer_R_operation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module Subsystem_ip_src_slicer_L_operation1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module Subsystem_ip_src_conv_X1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 14    
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 18    
	                8 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 28    
	   2 Input      8 Bit        Muxes := 8     
Module Subsystem_ip_src_conv_Y1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 14    
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 18    
	                8 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 28    
	   2 Input      8 Bit        Muxes := 8     
Module Subsystem_ip_src_conv_X 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 14    
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 18    
	                8 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 28    
	   2 Input      8 Bit        Muxes := 8     
Module Subsystem_ip_src_conv_Y 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 14    
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 18    
	                8 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 28    
	   2 Input      8 Bit        Muxes := 8     
Module Subsystem_ip_src_Subsystem1_block 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module Subsystem_ip_src_conv_core_sobel1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 5     
Module Subsystem_ip_fifo_data_OUT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Subsystem_ip_fifo_eol_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Subsystem_ip_fifo_sof_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Subsystem_ip_axi4_stream_video_master 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Subsystem_ip 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module blink 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dc_ss 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module line_buffer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_19_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               57 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     57 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_20_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
Module axi_crossbar_v2_1_20_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               75 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_20_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_20_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_arbiter_resp 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_data_fifo_v2_1_18_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_si_transactor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	               12 Bit    Registers := 8     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_20_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	               12 Bit    Registers := 8     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_18_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'u_Subsystem_ip_fifo_sof_inst/fifo_front_dir_reg[1:0]' into 'u_Subsystem_ip_fifo_eol_inst/fifo_front_dir_reg[1:0]' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_sof.vhd:173]
INFO: [Synth 8-4471] merging register 'u_Subsystem_ip_fifo_data_inst/fifo_front_dir_reg[1:0]' into 'u_Subsystem_ip_fifo_eol_inst/fifo_front_dir_reg[1:0]' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_data.vhd:177]
INFO: [Synth 8-4471] merging register 'u_Subsystem_ip_fifo_eol_out_inst/fifo_front_dir_reg[1:0]' into 'u_Subsystem_ip_fifo_data_OUT_inst/fifo_front_dir_reg[1:0]' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_eol_out.vhd:173]
INFO: [Synth 8-4471] merging register 'u_Subsystem_ip_fifo_sof_out_inst/fifo_front_dir_reg[1:0]' into 'u_Subsystem_ip_fifo_data_OUT_inst/fifo_front_dir_reg[1:0]' [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/8c50/hdl/vhdl/Subsystem_ip_fifo_sof_out.vhd:173]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '57' to '49' bits. [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '57' to '49' bits. [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_slave_inst/u_Subsystem_ip_Subsystem_ip_axi4_stream_video_slave_Subsystem_ip_adapter_in/u_Subsystem_ip_Subsystem_ip_axi4_stream_video_slave_Subsystem_ip_adapter_in_Subsystem_ip_adapter_in_module/hend_reg_reg[0]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi4_stream_video_slave_inst/u_Subsystem_ip_Subsystem_ip_axi4_stream_video_slave_Subsystem_ip_adapter_in/u_Subsystem_ip_Subsystem_ip_axi4_stream_video_slave_Subsystem_ip_adapter_in_Subsystem_ip_adapter_in_module/eol_buf_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Subsystem_ip_0/\U0/u_Subsystem_ip_axi4_stream_video_slave_inst/u_Subsystem_ip_fifo_eol_inst/fifo_front_dir_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/Subsystem_ip_0/\U0/u_Subsystem_ip_axi4_stream_video_slave_inst/u_Subsystem_ip_fifo_eol_inst/fifo_front_dir_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[8][12]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[8][13]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[8][14]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[8][15]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[8][9]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[8][10]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[7][12]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[7][13]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[7][14]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[7][15]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[7][10]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[6][12]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[6][13]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[6][14]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[6][15]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[6][9]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[6][10]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[5][12]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[5][13]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[5][14]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[5][15]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[5][10]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[4][12]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[4][13]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[4][14]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[4][15]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[3][12]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[3][13]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[3][14]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[3][15]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[0][12]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[1][12]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[2][12]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[0][13]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[1][13]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[2][13]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[0][14]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[1][14]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[2][14]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[0][15]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[1][15]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[2][15]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[3][10]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[0][9]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[2][9]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[0][10]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[1][10]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[2][10]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[0][11]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[2][11]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[1][11]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[3][11]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[4][11]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[5][11]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[6][11]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[7][11]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay7_out1_reg[8][11]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[8][10]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[8][11]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[8][12]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[8][13]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[8][14]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[8][15]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[7][10]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[7][11]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[7][12]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[7][13]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[7][14]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[7][15]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[6][10]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[6][11]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[6][12]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[6][13]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[6][14]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[6][15]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[5][10]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[5][11]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[5][12]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[5][13]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[5][14]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[5][15]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[4][11]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[4][12]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[4][13]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[4][14]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[4][15]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[3][10]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[3][11]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[3][12]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[3][13]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[3][14]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[3][15]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[0][10]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[1][10]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[2][10]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[0][11]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[1][11]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[2][11]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay5_out1_reg[0][12]' (FDCE) to 'design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/Delay2_out1_reg[0][9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Subsystem_ip_0/\U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1 /\Delay2_out1_reg[8][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/Subsystem_ip_0/\U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/fifo_front_dir_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Subsystem_ip_0/\U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/fifo_front_dir_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Subsystem_ip_0/\U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_X /\Delay2_out1_reg[3][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Subsystem_ip_0/\U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1 /\Delay2_out1_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Subsystem_ip_0/\U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y /\Delay2_out1_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Subsystem_ip_0/\U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_X1 /\Delay2_out1_reg[3][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Subsystem_ip_0/\U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module design_1_xbar_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Subsystem_ip_0/\U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1 /\Delay2_out1_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Subsystem_ip_0/\U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_X /\Delay2_out1_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Subsystem_ip_0/\U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y1 /\Delay2_out1_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Subsystem_ip_0/\U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_Y /\Delay2_out1_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Subsystem_ip_0/\U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_conv_X1 /\Delay2_out1_reg[0][15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:01:53 . Memory (MB): peak = 1091.117 ; gain = 528.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                 | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name               | RTL Object                                                                                                                                 | Inference | Size (Depth x Width) | Primitives     | 
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|design_1_i/Subsystem_ip_0 | U0/u_Subsystem_ip_axi4_stream_video_slave_inst/u_Subsystem_ip_fifo_eol_inst/u_Subsystem_ip_fifo_eol_classic_ram/ram_reg                    | Implied   | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/Subsystem_ip_0 | U0/u_Subsystem_ip_axi4_stream_video_slave_inst/u_Subsystem_ip_fifo_sof_inst/u_Subsystem_ip_fifo_sof_classic_ram/ram_reg                    | Implied   | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/Subsystem_ip_0 | U0/u_Subsystem_ip_axi4_stream_video_slave_inst/u_Subsystem_ip_fifo_data_inst/u_Subsystem_ip_fifo_data_classic_ram/ram_reg                  | Implied   | 4 x 64               | RAM32M x 11    | 
|design_1_i/Subsystem_ip_0 | U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/u_Subsystem_ip_fifo_data_OUT_classic_ram_generic/ram_reg | Implied   | 4 x 64               | RAM32M x 11    | 
|design_1_i/Subsystem_ip_0 | U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_eol_out_inst/u_Subsystem_ip_fifo_eol_out_classic_ram/ram_reg           | Implied   | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/Subsystem_ip_0 | U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_sof_out_inst/u_Subsystem_ip_fifo_sof_out_classic_ram_singlebit/ram_reg | Implied   | 4 x 1                | RAM16X1D x 1   | 
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ShiftRegisterRAM/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation4/i_0/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ShiftRegisterRAM_1/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation4/i_1/u_ShiftRegisterRAM_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ShiftRegisterRAM/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation5/i_0/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ShiftRegisterRAM_1/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation5/i_1/u_ShiftRegisterRAM_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ShiftRegisterRAM/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation6/i_0/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ShiftRegisterRAM_1/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation6/i_1/u_ShiftRegisterRAM_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ShiftRegisterRAM_generic/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/i_0/u_ShiftRegisterRAM_generic/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ShiftRegisterRAM/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/i_1/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ShiftRegisterRAM/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation2/i_0/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ShiftRegisterRAM_1/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation2/i_1/u_ShiftRegisterRAM_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ShiftRegisterRAM/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation3/i_0/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_ShiftRegisterRAM_1/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation3/i_1/u_ShiftRegisterRAM_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_R_operation/u_ShiftRegisterRAM/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/i_/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_R_operation/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_R_operation/u_ShiftRegisterRAM_1/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/i___0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_R_operation/u_ShiftRegisterRAM_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0i_78/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM_1/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0i_79/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:57 ; elapsed = 00:02:00 . Memory (MB): peak = 1132.285 ; gain = 569.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 1165.699 ; gain = 602.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                 | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Subsystem_ip_src_SimpleDualPortRAM_generic: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name               | RTL Object                                                                                                                                 | Inference | Size (Depth x Width) | Primitives     | 
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|design_1_i/Subsystem_ip_0 | U0/u_Subsystem_ip_axi4_stream_video_slave_inst/u_Subsystem_ip_fifo_eol_inst/u_Subsystem_ip_fifo_eol_classic_ram/ram_reg                    | Implied   | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/Subsystem_ip_0 | U0/u_Subsystem_ip_axi4_stream_video_slave_inst/u_Subsystem_ip_fifo_sof_inst/u_Subsystem_ip_fifo_sof_classic_ram/ram_reg                    | Implied   | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/Subsystem_ip_0 | U0/u_Subsystem_ip_axi4_stream_video_slave_inst/u_Subsystem_ip_fifo_data_inst/u_Subsystem_ip_fifo_data_classic_ram/ram_reg                  | Implied   | 4 x 64               | RAM32M x 11    | 
|design_1_i/Subsystem_ip_0 | U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_data_OUT_inst/u_Subsystem_ip_fifo_data_OUT_classic_ram_generic/ram_reg | Implied   | 4 x 64               | RAM32M x 11    | 
|design_1_i/Subsystem_ip_0 | U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_eol_out_inst/u_Subsystem_ip_fifo_eol_out_classic_ram/ram_reg           | Implied   | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/Subsystem_ip_0 | U0/u_Subsystem_ip_axi4_stream_video_master_inst/u_Subsystem_ip_fifo_sof_out_inst/u_Subsystem_ip_fifo_sof_out_classic_ram_singlebit/ram_reg | Implied   | 4 x 1                | RAM16X1D x 1   | 
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation4/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation4/u_ShiftRegisterRAM_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation5/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation5/u_ShiftRegisterRAM_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation6/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation6/u_ShiftRegisterRAM_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM_generic/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation2/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation2/u_ShiftRegisterRAM_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation3/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation3/u_ShiftRegisterRAM_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_R_operation/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_R_operation/u_ShiftRegisterRAM_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/u_Subsystem1/u_slicer_L_operation1/u_ShiftRegisterRAM_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 1209.883 ; gain = 646.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:06 ; elapsed = 00:02:10 . Memory (MB): peak = 1213.652 ; gain = 650.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:07 ; elapsed = 00:02:10 . Memory (MB): peak = 1213.652 ; gain = 650.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:08 ; elapsed = 00:02:11 . Memory (MB): peak = 1213.652 ; gain = 650.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:08 ; elapsed = 00:02:11 . Memory (MB): peak = 1213.652 ; gain = 650.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:08 ; elapsed = 00:02:11 . Memory (MB): peak = 1213.652 ; gain = 650.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:08 ; elapsed = 00:02:11 . Memory (MB): peak = 1213.652 ; gain = 650.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                                                                                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/alpha_reg_1_reg[1]                                                                                                          | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_Subsystem_ip_0_0 | U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_sobel1/alpha_reg_2_reg[1]                                                                                                          | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|fifo_generator_v13_2_4    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cams          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |cams_bbox_0 |     1|
|2     |BIBUF       |   130|
|3     |BUFG        |     1|
|4     |CARRY4      |  1160|
|5     |LUT1        |   335|
|6     |LUT2        |  1787|
|7     |LUT3        |  1327|
|8     |LUT4        |  1001|
|9     |LUT5        |   704|
|10    |LUT6        |   920|
|11    |MUXCY       |    24|
|12    |PS7         |     1|
|13    |RAM16X1D    |     4|
|14    |RAM32M      |    20|
|15    |RAMB18E1    |    16|
|16    |RAMB18E1_1  |     1|
|17    |RAMB36E1    |     7|
|18    |SRL16E      |    25|
|19    |SRLC32E     |    49|
|20    |FDCE        |  3167|
|21    |FDPE        |    60|
|22    |FDRE        |  1466|
|23    |FDSE        |    24|
|24    |IBUF        |    22|
|25    |IOBUF       |     4|
|26    |OBUF        |     9|
+------+------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
|      |Instance                                                                                                               |Module                                                             |Cells |
+------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
|1     |top                                                                                                                    |                                                                   | 12729|
|2     |  design_1_i                                                                                                           |design_1                                                           | 12694|
|3     |    Subsystem_ip_0                                                                                                     |design_1_Subsystem_ip_0_0                                          |  9125|
|4     |      U0                                                                                                               |Subsystem_ip                                                       |  9009|
|5     |        u_Subsystem_ip_reset_sync_inst                                                                                 |Subsystem_ip_reset_sync                                            |     2|
|6     |        u_Subsystem_ip_axi4_stream_video_master_inst                                                                   |Subsystem_ip_axi4_stream_video_master                              |   494|
|7     |          u_Subsystem_ip_fifo_data_OUT_inst                                                                            |Subsystem_ip_fifo_data_OUT                                         |   423|
|8     |            u_Subsystem_ip_fifo_data_OUT_classic_ram_generic                                                           |Subsystem_ip_SimpleDualPortRAM_generic_35                          |   204|
|9     |          u_Subsystem_ip_fifo_eol_out_inst                                                                             |Subsystem_ip_fifo_eol_out                                          |    34|
|10    |            u_Subsystem_ip_fifo_eol_out_classic_ram                                                                    |Subsystem_ip_SimpleDualPortRAM_singlebit_34                        |     6|
|11    |          u_Subsystem_ip_fifo_sof_out_inst                                                                             |Subsystem_ip_fifo_sof_out                                          |    34|
|12    |            u_Subsystem_ip_fifo_sof_out_classic_ram_singlebit                                                          |Subsystem_ip_SimpleDualPortRAM_singlebit_33                        |     6|
|13    |        u_Subsystem_ip_axi4_stream_video_slave_inst                                                                    |Subsystem_ip_axi4_stream_video_slave                               |  1073|
|14    |          u_Subsystem_ip_Subsystem_ip_axi4_stream_video_slave_Subsystem_ip_adapter_in                                  |Subsystem_ip_adapter_in                                            |   676|
|15    |            u_Subsystem_ip_Subsystem_ip_axi4_stream_video_slave_Subsystem_ip_adapter_in_Subsystem_ip_adapter_in_module |Subsystem_ip_adapter_in_module                                     |   676|
|16    |          u_Subsystem_ip_fifo_data_inst                                                                                |Subsystem_ip_fifo_data                                             |   328|
|17    |            u_Subsystem_ip_fifo_data_classic_ram                                                                       |Subsystem_ip_SimpleDualPortRAM_generic                             |   154|
|18    |          u_Subsystem_ip_fifo_eol_inst                                                                                 |Subsystem_ip_fifo_eol                                              |    34|
|19    |            u_Subsystem_ip_fifo_eol_classic_ram                                                                        |Subsystem_ip_SimpleDualPortRAM_singlebit_32                        |     6|
|20    |          u_Subsystem_ip_fifo_sof_inst                                                                                 |Subsystem_ip_fifo_sof                                              |    34|
|21    |            u_Subsystem_ip_fifo_sof_classic_ram                                                                        |Subsystem_ip_SimpleDualPortRAM_singlebit                           |     6|
|22    |        u_Subsystem_ip_axi_lite_inst                                                                                   |Subsystem_ip_axi_lite                                              |   234|
|23    |          u_Subsystem_ip_addr_decoder_inst                                                                             |Subsystem_ip_addr_decoder                                          |   151|
|24    |          u_Subsystem_ip_axi_lite_module_inst                                                                          |Subsystem_ip_axi_lite_module                                       |    83|
|25    |        u_Subsystem_ip_dut_inst                                                                                        |Subsystem_ip_dut                                                   |  7205|
|26    |          u_Subsystem_ip_src_Subsystem                                                                                 |Subsystem_ip_src_Subsystem                                         |  7205|
|27    |            u_conv_core_gauss                                                                                          |Subsystem_ip_src_conv_core_gauss                                   |  2848|
|28    |              u_Subsystem1                                                                                             |Subsystem_ip_src_Subsystem1                                        |  2841|
|29    |                u_slicer_R_operation1                                                                                  |Subsystem_ip_src_slicer_R_operation1                               |   167|
|30    |                  u_ShiftRegisterRAM                                                                                   |Subsystem_ip_src_SimpleDualPortRAM_generic_30                      |     1|
|31    |                  u_ShiftRegisterRAM_generic                                                                           |Subsystem_ip_src_SimpleDualPortRAM_generic_31                      |     1|
|32    |                u_slicer_R_operation2                                                                                  |Subsystem_ip_src_slicer_R_operation2                               |   167|
|33    |                  u_ShiftRegisterRAM                                                                                   |Subsystem_ip_src_SimpleDualPortRAM_generic_28                      |     1|
|34    |                  u_ShiftRegisterRAM_1                                                                                 |Subsystem_ip_src_SimpleDualPortRAM_generic_29                      |     1|
|35    |                u_slicer_R_operation3                                                                                  |Subsystem_ip_src_slicer_R_operation3                               |   167|
|36    |                  u_ShiftRegisterRAM                                                                                   |Subsystem_ip_src_SimpleDualPortRAM_generic_26                      |     1|
|37    |                  u_ShiftRegisterRAM_1                                                                                 |Subsystem_ip_src_SimpleDualPortRAM_generic_27                      |     1|
|38    |                u_slicer_R_operation4                                                                                  |Subsystem_ip_src_slicer_R_operation4                               |   167|
|39    |                  u_ShiftRegisterRAM                                                                                   |Subsystem_ip_src_SimpleDualPortRAM_generic_24                      |     1|
|40    |                  u_ShiftRegisterRAM_1                                                                                 |Subsystem_ip_src_SimpleDualPortRAM_generic_25                      |     1|
|41    |                u_slicer_R_operation5                                                                                  |Subsystem_ip_src_slicer_R_operation5                               |   167|
|42    |                  u_ShiftRegisterRAM                                                                                   |Subsystem_ip_src_SimpleDualPortRAM_generic_22                      |     1|
|43    |                  u_ShiftRegisterRAM_1                                                                                 |Subsystem_ip_src_SimpleDualPortRAM_generic_23                      |     1|
|44    |                u_slicer_R_operation6                                                                                  |Subsystem_ip_src_slicer_R_operation6                               |   167|
|45    |                  u_ShiftRegisterRAM                                                                                   |Subsystem_ip_src_SimpleDualPortRAM_generic_20                      |     1|
|46    |                  u_ShiftRegisterRAM_1                                                                                 |Subsystem_ip_src_SimpleDualPortRAM_generic_21                      |     1|
|47    |            u_conv_core_sobel1                                                                                         |Subsystem_ip_src_conv_core_sobel1                                  |  4150|
|48    |              u_Subsystem1                                                                                             |Subsystem_ip_src_Subsystem1_block                                  |  4141|
|49    |                u_conv_X                                                                                               |Subsystem_ip_src_conv_X                                            |   757|
|50    |                u_conv_X1                                                                                              |Subsystem_ip_src_conv_X1                                           |   749|
|51    |                u_conv_Y                                                                                               |Subsystem_ip_src_conv_Y                                            |   723|
|52    |                u_conv_Y1                                                                                              |Subsystem_ip_src_conv_Y1                                           |   751|
|53    |                u_slicer_L_operation1                                                                                  |Subsystem_ip_src_slicer_L_operation1                               |   483|
|54    |                  u_ShiftRegisterRAM                                                                                   |Subsystem_ip_src_SimpleDualPortRAM_generic_18                      |     1|
|55    |                  u_ShiftRegisterRAM_1                                                                                 |Subsystem_ip_src_SimpleDualPortRAM_generic_19                      |     1|
|56    |                u_slicer_R_operation                                                                                   |Subsystem_ip_src_slicer_R_operation                                |   594|
|57    |                  u_ShiftRegisterRAM                                                                                   |Subsystem_ip_src_SimpleDualPortRAM_generic                         |     1|
|58    |                  u_ShiftRegisterRAM_1                                                                                 |Subsystem_ip_src_SimpleDualPortRAM_generic_17                      |     1|
|59    |            u_rgb_filter                                                                                               |Subsystem_ip_src_rgb_filter                                        |   207|
|60    |              u_Subsystem1                                                                                             |Subsystem_ip_src_Subsystem1_block1                                 |   204|
|61    |                u_comparison                                                                                           |Subsystem_ip_src_comparison                                        |     2|
|62    |                u_comparison1                                                                                          |Subsystem_ip_src_comparison1                                       |     2|
|63    |                u_comparison2                                                                                          |Subsystem_ip_src_comparison2                                       |     2|
|64    |                u_comparison3                                                                                          |Subsystem_ip_src_comparison3                                       |     2|
|65    |                u_comparison4                                                                                          |Subsystem_ip_src_comparison4                                       |     2|
|66    |                u_comparison6                                                                                          |Subsystem_ip_src_comparison6                                       |     2|
|67    |    blink_0                                                                                                            |design_1_blink_0_0                                                 |    69|
|68    |      U0                                                                                                               |blink                                                              |    69|
|69    |    cameras_wrapper_0                                                                                                  |design_1_cameras_wrapper_0_0                                       |   465|
|70    |      U0                                                                                                               |cameras_wrapper                                                    |   465|
|71    |    fifo_generator_0                                                                                                   |design_1_fifo_generator_0_0                                        |   192|
|72    |      U0                                                                                                               |fifo_generator_v13_2_4                                             |   192|
|73    |        inst_fifo_gen                                                                                                  |fifo_generator_v13_2_4_synth                                       |   192|
|74    |          \gconvfifo.rf                                                                                                |fifo_generator_top                                                 |   192|
|75    |            \grf.rf                                                                                                    |fifo_generator_ramfifo                                             |   192|
|76    |              \gntv_or_sync_fifo.gl0.rd                                                                                |rd_logic                                                           |    87|
|77    |                \grss.gdc.dc                                                                                           |dc_ss                                                              |    13|
|78    |                  \gsym_dc.dc                                                                                          |updn_cntr                                                          |    13|
|79    |                \grss.rsts                                                                                             |rd_status_flags_ss                                                 |    42|
|80    |                  c1                                                                                                   |compare_15                                                         |     6|
|81    |                  c2                                                                                                   |compare_16                                                         |     6|
|82    |                rpntr                                                                                                  |rd_bin_cntr                                                        |    32|
|83    |              \gntv_or_sync_fifo.gl0.wr                                                                                |wr_logic                                                           |    66|
|84    |                \gwss.wsts                                                                                             |wr_status_flags_ss                                                 |    18|
|85    |                  c0                                                                                                   |compare                                                            |     6|
|86    |                  c1                                                                                                   |compare_14                                                         |     6|
|87    |                wpntr                                                                                                  |wr_bin_cntr                                                        |    48|
|88    |              \gntv_or_sync_fifo.mem                                                                                   |memory                                                             |    17|
|89    |                \gbm.gbmg.gbmga.ngecc.bmg                                                                              |blk_mem_gen_v8_4_3                                                 |    17|
|90    |                  inst_blk_mem_gen                                                                                     |blk_mem_gen_v8_4_3_synth                                           |    17|
|91    |                    \gnbram.gnativebmg.native_blk_mem_gen                                                              |blk_mem_gen_top                                                    |    17|
|92    |                      \valid.cstr                                                                                      |blk_mem_gen_generic_cstr                                           |    17|
|93    |                        \ramloop[0].ram.r                                                                              |blk_mem_gen_prim_width                                             |     1|
|94    |                          \prim_noinit.ram                                                                             |blk_mem_gen_prim_wrapper                                           |     1|
|95    |                        \ramloop[1].ram.r                                                                              |blk_mem_gen_prim_width__parameterized0                             |     1|
|96    |                          \prim_noinit.ram                                                                             |blk_mem_gen_prim_wrapper__parameterized0                           |     1|
|97    |                        \ramloop[2].ram.r                                                                              |blk_mem_gen_prim_width__parameterized1                             |     1|
|98    |                          \prim_noinit.ram                                                                             |blk_mem_gen_prim_wrapper__parameterized1                           |     1|
|99    |                        \ramloop[3].ram.r                                                                              |blk_mem_gen_prim_width__parameterized2                             |     1|
|100   |                          \prim_noinit.ram                                                                             |blk_mem_gen_prim_wrapper__parameterized2                           |     1|
|101   |                        \ramloop[4].ram.r                                                                              |blk_mem_gen_prim_width__parameterized3                             |     1|
|102   |                          \prim_noinit.ram                                                                             |blk_mem_gen_prim_wrapper__parameterized3                           |     1|
|103   |                        \ramloop[5].ram.r                                                                              |blk_mem_gen_prim_width__parameterized4                             |     1|
|104   |                          \prim_noinit.ram                                                                             |blk_mem_gen_prim_wrapper__parameterized4                           |     1|
|105   |                        \ramloop[6].ram.r                                                                              |blk_mem_gen_prim_width__parameterized5                             |     1|
|106   |                          \prim_noinit.ram                                                                             |blk_mem_gen_prim_wrapper__parameterized5                           |     1|
|107   |                        \ramloop[7].ram.r                                                                              |blk_mem_gen_prim_width__parameterized6                             |    10|
|108   |                          \prim_noinit.ram                                                                             |blk_mem_gen_prim_wrapper__parameterized6                           |     1|
|109   |              rstblk                                                                                                   |reset_blk_ramfifo                                                  |    22|
|110   |                \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                          |xpm_cdc_sync_rst                                                   |     5|
|111   |    line_buffer_0                                                                                                      |design_1_line_buffer_0_0                                           |    49|
|112   |      U0                                                                                                               |line_buffer                                                        |    49|
|113   |    processing_system7_0                                                                                               |design_1_processing_system7_0_0                                    |   244|
|114   |      inst                                                                                                             |processing_system7_v5_5_processing_system7                         |   244|
|115   |    ps7_0_axi_periph                                                                                                   |design_1_ps7_0_axi_periph_0                                        |  2550|
|116   |      xbar                                                                                                             |design_1_xbar_0                                                    |  1459|
|117   |        inst                                                                                                           |axi_crossbar_v2_1_20_axi_crossbar                                  |  1459|
|118   |          \gen_samd.crossbar_samd                                                                                      |axi_crossbar_v2_1_20_crossbar                                      |  1446|
|119   |            addr_arbiter_ar                                                                                            |axi_crossbar_v2_1_20_addr_arbiter                                  |    87|
|120   |            addr_arbiter_aw                                                                                            |axi_crossbar_v2_1_20_addr_arbiter_4                                |    91|
|121   |            \gen_decerr_slave.decerr_slave_inst                                                                        |axi_crossbar_v2_1_20_decerr_slave                                  |    61|
|122   |            \gen_master_slots[0].reg_slice_mi                                                                          |axi_register_slice_v2_1_19_axi_register_slice__parameterized1      |   167|
|123   |              \b.b_pipe                                                                                                |axi_register_slice_v2_1_19_axic_register_slice__parameterized9_12  |    19|
|124   |              \r.r_pipe                                                                                                |axi_register_slice_v2_1_19_axic_register_slice__parameterized10_13 |   148|
|125   |            \gen_master_slots[1].reg_slice_mi                                                                          |axi_register_slice_v2_1_19_axi_register_slice__parameterized1_5    |   184|
|126   |              \b.b_pipe                                                                                                |axi_register_slice_v2_1_19_axic_register_slice__parameterized9_10  |    32|
|127   |              \r.r_pipe                                                                                                |axi_register_slice_v2_1_19_axic_register_slice__parameterized10_11 |   152|
|128   |            \gen_master_slots[2].reg_slice_mi                                                                          |axi_register_slice_v2_1_19_axi_register_slice__parameterized1_6    |    86|
|129   |              \b.b_pipe                                                                                                |axi_register_slice_v2_1_19_axic_register_slice__parameterized9     |    41|
|130   |              \r.r_pipe                                                                                                |axi_register_slice_v2_1_19_axic_register_slice__parameterized10    |    45|
|131   |            \gen_slave_slots[0].gen_si_read.si_transactor_ar                                                           |axi_crossbar_v2_1_20_si_transactor                                 |   389|
|132   |              \gen_multi_thread.arbiter_resp_inst                                                                      |axi_crossbar_v2_1_20_arbiter_resp_9                                |   124|
|133   |            \gen_slave_slots[0].gen_si_write.si_transactor_aw                                                          |axi_crossbar_v2_1_20_si_transactor__parameterized0                 |   327|
|134   |              \gen_multi_thread.arbiter_resp_inst                                                                      |axi_crossbar_v2_1_20_arbiter_resp                                  |    46|
|135   |            \gen_slave_slots[0].gen_si_write.splitter_aw_si                                                            |axi_crossbar_v2_1_20_splitter                                      |     6|
|136   |            \gen_slave_slots[0].gen_si_write.wdata_router_w                                                            |axi_crossbar_v2_1_20_wdata_router                                  |    36|
|137   |              wrouter_aw_fifo                                                                                          |axi_data_fifo_v2_1_18_axic_reg_srl_fifo                            |    36|
|138   |                \gen_srls[0].gen_rep[0].srl_nx1                                                                        |axi_data_fifo_v2_1_18_ndeep_srl__parameterized0                    |     1|
|139   |                \gen_srls[0].gen_rep[1].srl_nx1                                                                        |axi_data_fifo_v2_1_18_ndeep_srl__parameterized0_8                  |     5|
|140   |            splitter_aw_mi                                                                                             |axi_crossbar_v2_1_20_splitter_7                                    |     5|
|141   |      m00_couplers                                                                                                     |m00_couplers_imp_15SPJYW                                           |  1091|
|142   |        auto_pc                                                                                                        |design_1_auto_pc_0                                                 |  1091|
|143   |          inst                                                                                                         |axi_protocol_converter_v2_1_19_axi_protocol_converter              |  1091|
|144   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                                      |axi_protocol_converter_v2_1_19_b2s                                 |  1091|
|145   |              \RD.ar_channel_0                                                                                         |axi_protocol_converter_v2_1_19_b2s_ar_channel                      |   187|
|146   |                ar_cmd_fsm_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm                      |    29|
|147   |                cmd_translator_0                                                                                       |axi_protocol_converter_v2_1_19_b2s_cmd_translator_1                |   146|
|148   |                  incr_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_incr_cmd_2                      |    79|
|149   |                  wrap_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_3                      |    62|
|150   |              \RD.r_channel_0                                                                                          |axi_protocol_converter_v2_1_19_b2s_r_channel                       |    93|
|151   |                rd_data_fifo_0                                                                                         |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1     |    49|
|152   |                transaction_fifo_0                                                                                     |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2     |    30|
|153   |              SI_REG                                                                                                   |axi_register_slice_v2_1_19_axi_register_slice                      |   549|
|154   |                \ar.ar_pipe                                                                                            |axi_register_slice_v2_1_19_axic_register_slice                     |   176|
|155   |                \aw.aw_pipe                                                                                            |axi_register_slice_v2_1_19_axic_register_slice_0                   |   180|
|156   |                \b.b_pipe                                                                                              |axi_register_slice_v2_1_19_axic_register_slice__parameterized1     |    47|
|157   |                \r.r_pipe                                                                                              |axi_register_slice_v2_1_19_axic_register_slice__parameterized2     |   146|
|158   |              \WR.aw_channel_0                                                                                         |axi_protocol_converter_v2_1_19_b2s_aw_channel                      |   191|
|159   |                aw_cmd_fsm_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm                      |    19|
|160   |                cmd_translator_0                                                                                       |axi_protocol_converter_v2_1_19_b2s_cmd_translator                  |   152|
|161   |                  incr_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_incr_cmd                        |    76|
|162   |                  wrap_cmd_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_wrap_cmd                        |    72|
|163   |              \WR.b_channel_0                                                                                          |axi_protocol_converter_v2_1_19_b2s_b_channel                       |    69|
|164   |                bid_fifo_0                                                                                             |axi_protocol_converter_v2_1_19_b2s_simple_fifo                     |    35|
|165   |                bresp_fifo_0                                                                                           |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0     |     9|
|166   |      s00_couplers                                                                                                     |s00_couplers_imp_UYSKKA                                            |     0|
|167   |        auto_pc                                                                                                        |design_1_auto_pc_1                                                 |     0|
+------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:08 ; elapsed = 00:02:11 . Memory (MB): peak = 1213.652 ; gain = 650.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 685 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:02:04 . Memory (MB): peak = 1213.652 ; gain = 650.719
Synthesis Optimization Complete : Time (s): cpu = 00:02:08 ; elapsed = 00:02:12 . Memory (MB): peak = 1213.652 ; gain = 650.719
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_cameras_wrapper_0_0/cams.edn]
Finished Parsing EDIF File [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_cameras_wrapper_0_0/cams.edn]
Parsing EDIF File [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_cameras_wrapper_0_0/cameras_cameras_bayer0_0_v_demosaic.edn]
Finished Parsing EDIF File [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_cameras_wrapper_0_0/cameras_cameras_bayer0_0_v_demosaic.edn]
Parsing EDIF File [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_cameras_wrapper_0_0/cameras_cameras_bayer1_0_v_demosaic.edn]
Finished Parsing EDIF File [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_cameras_wrapper_0_0/cameras_cameras_bayer1_0_v_demosaic.edn]
INFO: [Netlist 29-17] Analyzing 2614 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_arready_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[10]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[11]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[12]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[13]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[14]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[15]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[16]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[17]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[18]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[19]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[1]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[20]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[21]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[22]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[23]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[24]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[25]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[26]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[27]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[28]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[29]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[2]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[30]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[31]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[32]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[33]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[34]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[35]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[36]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[37]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[38]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[39]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[3]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[40]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[41]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[42]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[43]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[44]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[45]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[46]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[47]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[48]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[49]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[4]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[50]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[51]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[52]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[53]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[54]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[55]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[56]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[57]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[58]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[59]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[5]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[60]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[61]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[62]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[63]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[6]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[7]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[8]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rdata_IBUF[9]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rlast_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rresp_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rresp_IBUF[1]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_rvalid_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXIS1_0_tready_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI_0_awready_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI_0_bresp_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI_0_bresp_IBUF[1]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI_0_bvalid_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI_0_wready_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M_AXI_S2MM_0_awready_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M_AXI_S2MM_0_bresp_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M_AXI_S2MM_0_bresp_IBUF[1]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M_AXI_S2MM_0_bvalid_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M_AXI_S2MM_0_wready_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_araddr_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_araddr_IBUF[10]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_araddr_IBUF[11]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_araddr_IBUF[12]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_araddr_IBUF[13]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_araddr_IBUF[14]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_araddr_IBUF[15]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_araddr_IBUF[16]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_araddr_IBUF[17]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_araddr_IBUF[18]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_araddr_IBUF[19]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_araddr_IBUF[1]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_araddr_IBUF[20]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_araddr_IBUF[21]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_araddr_IBUF[22]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_araddr_IBUF[23]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_araddr_IBUF[24]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_araddr_IBUF[25]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_araddr_IBUF[26]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_araddr_IBUF[27]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Common 17-14] Message 'Opt 31-32' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/cameras_wrapper_0/U0/cameras_i/cam_d1_0_IBUF[0]_inst, from the path connected to top-level port: cam_d1[0] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/cameras_wrapper_0/U0/cameras_i/cam_d1_0_IBUF[1]_inst, from the path connected to top-level port: cam_d1[1] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/cameras_wrapper_0/U0/cameras_i/cam_d1_0_IBUF[2]_inst, from the path connected to top-level port: cam_d1[2] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/cameras_wrapper_0/U0/cameras_i/cam_d1_0_IBUF[3]_inst, from the path connected to top-level port: cam_d1[3] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/cameras_wrapper_0/U0/cameras_i/cam_d1_0_IBUF[4]_inst, from the path connected to top-level port: cam_d1[4] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/cameras_wrapper_0/U0/cameras_i/cam_d1_0_IBUF[5]_inst, from the path connected to top-level port: cam_d1[5] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/cameras_wrapper_0/U0/cameras_i/cam_d1_0_IBUF[6]_inst, from the path connected to top-level port: cam_d1[6] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/cameras_wrapper_0/U0/cameras_i/cam_d1_0_IBUF[7]_inst, from the path connected to top-level port: cam_d1[7] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/cameras_wrapper_0/U0/cameras_i/cam_d_0_IBUF[0]_inst, from the path connected to top-level port: cam_d[0] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/cameras_wrapper_0/U0/cameras_i/cam_d_0_IBUF[1]_inst, from the path connected to top-level port: cam_d[1] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/cameras_wrapper_0/U0/cameras_i/cam_d_0_IBUF[2]_inst, from the path connected to top-level port: cam_d[2] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/cameras_wrapper_0/U0/cameras_i/cam_d_0_IBUF[3]_inst, from the path connected to top-level port: cam_d[3] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/cameras_wrapper_0/U0/cameras_i/cam_d_0_IBUF[4]_inst, from the path connected to top-level port: cam_d[4] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/cameras_wrapper_0/U0/cameras_i/cam_d_0_IBUF[5]_inst, from the path connected to top-level port: cam_d[5] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/cameras_wrapper_0/U0/cameras_i/cam_d_0_IBUF[6]_inst, from the path connected to top-level port: cam_d[6] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/cameras_wrapper_0/U0/cameras_i/cam_d_0_IBUF[7]_inst, from the path connected to top-level port: cam_d[7] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/cameras_wrapper_0/U0/cameras_i/cam_href1_0_IBUF_inst, from the path connected to top-level port: cam_href1 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/cameras_wrapper_0/U0/cameras_i/cam_href_0_IBUF_inst, from the path connected to top-level port: cam_href 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/cameras_wrapper_0/U0/cameras_i/cam_pclk1_0_IBUF_inst, from the path connected to top-level port: cam_pclk1 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/cameras_wrapper_0/U0/cameras_i/cam_pclk_0_IBUF_inst, from the path connected to top-level port: cam_pclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/cameras_wrapper_0/U0/cameras_i/cam_vsync1_0_IBUF_inst, from the path connected to top-level port: cam_vsync1 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/cameras_wrapper_0/U0/cameras_i/cam_vsync_0_IBUF_inst, from the path connected to top-level port: cam_vsync 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[15]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[16]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[17]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[18]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[19]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[20]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[21]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[22]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[23]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[24]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[25]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[26]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[27]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[28]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[29]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[30]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[31]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_araddr_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_arburst_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_arburst_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_arcache_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_arcache_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_arcache_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_arcache_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_arlen_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_arlen_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_arlen_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_arlen_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_arlock_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_arlock_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_arprot_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_arprot_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_arprot_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_arqos_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_arqos_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_arqos_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_arqos_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M_AXI_S2MM_0_wstrb_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_arsize_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_arsize_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_arsize_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M00_AXI1_0_arvalid_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M_AXI_S2MM_0_wstrb_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/peripheral_aresetn_0_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/irq_0_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, design_1_i/cameras_wrapper_0/U0/cameras_i/cam_xclk_0_OBUF_inst, from the path connected to top-level port: cam_xclk 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M_AXI_S2MM_0_wstrb_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M_AXI_S2MM_0_wstrb_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, cam_trigger_OBUF_inst, from the path connected to top-level port: cam_trigger 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, cam_trigger1_OBUF_inst, from the path connected to top-level port: cam_trigger1 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, design_1_i/cameras_wrapper_0/U0/cameras_i/cam_rst_0_OBUF_inst, from the path connected to top-level port: cam_rst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, design_1_i/cameras_wrapper_0/U0/cameras_i/cam_pdwn_0_OBUF_inst, from the path connected to top-level port: cam_pdwn 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/M_AXI_S2MM_0_wvalid_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_bresp_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_awready_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_bresp_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_bid_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_bid_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_bid_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_bid_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_bid_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_bid_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_bid_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_bid_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_bid_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_bid_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_bid_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_rvalid_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_rresp_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_rresp_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_bid_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_rlast_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_rid_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_rid_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S_AXIS_S2MM_0_tready_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_rid_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_rid_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_rid_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_rid_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_rid_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_rid_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_rid_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_rid_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_rid_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_rid_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_rdata_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_rdata_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_wready_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_rdata_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_rdata_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/cameras_wrapper_0/U0/cameras_i/S00_AXI_0_rdata_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
INFO: [Common 17-14] Message 'Opt 31-33' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/s_axi_aclk_0' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1354.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 185 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8 instances
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 169 instances

INFO: [Common 17-83] Releasing license: Synthesis
608 Infos, 367 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 1354.492 ; gain = 1061.438
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1354.492 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/vivado_prj.runs/synth_1/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1354.492 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  4 18:26:07 2023...
[Thu May  4 18:26:08 2023] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:02:52 . Memory (MB): peak = 525.547 ; gain = 0.000
[Thu May  4 18:26:10 2023] Launched impl_1...
Run output will be captured here: C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/vivado_prj.runs/impl_1/runme.log
[Thu May  4 18:26:10 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/vivado_prj.cache/ip 
Command: link_design -top design_1_wrapper -part xc7z020clg400-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Netlist 29-17] Analyzing 2598 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/s_axi_aclk_0' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/src/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/constraints.xdc]
Finished Parsing XDC File [C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/constraints.xdc]
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake' of design 'design_1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axis_switch_0/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axis_switch_0/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1504.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 177 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 169 instances

13 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1504.230 ; gain = 1207.559
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.883 . Memory (MB): peak = 1504.230 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ef9e5f4d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1504.230 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 22 inverter(s) to 143 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12b547b1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1596.234 ; gain = 2.234
INFO: [Opt 31-389] Phase Retarget created 210 cells and removed 855 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14517843e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1596.234 ; gain = 2.234
INFO: [Opt 31-389] Phase Constant propagation created 283 cells and removed 1357 cells
INFO: [Opt 31-1021] In phase Constant propagation, 34 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: e454be98

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1596.234 ; gain = 2.234
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 4142 cells
INFO: [Opt 31-1021] In phase Sweep, 146 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG cam_pclk1_IBUF_BUFG_inst to drive 98 load(s) on clock net cam_pclk1_IBUF_BUFG
INFO: [Opt 31-194] Inserted BUFG cam_pclk_IBUF_BUFG_inst to drive 98 load(s) on clock net cam_pclk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1a98d892b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1596.234 ; gain = 2.234
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a98d892b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1596.234 ; gain = 2.234
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: db320cbf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1596.234 ; gain = 2.234
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 28 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             210  |             855  |                                             27  |
|  Constant propagation         |             283  |            1357  |                                             34  |
|  Sweep                        |               1  |            4142  |                                            146  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             28  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1596.234 ; gain = 0.000
Ending Logic Optimization Task | Checksum: d93eb74c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1596.234 ; gain = 2.234

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=9.838 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 8 BRAM(s) out of a total of 57 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 28 newly gated: 8 Total Ports: 114
Number of Flops added for Enable Generation: 8

Ending PowerOpt Patch Enables Task | Checksum: 1c169a231

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2171.945 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1c169a231

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2171.945 ; gain = 575.711

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: edf7bf03

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2171.945 ; gain = 0.000
Ending Final Cleanup Task | Checksum: edf7bf03

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2171.945 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2171.945 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: edf7bf03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2171.945 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 2171.945 ; gain = 667.715
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2171.945 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.088 . Memory (MB): peak = 2171.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/vivado_prj.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2171.945 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/vivado_prj.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_1_i/line_buffer_0/U0/rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_1_i/line_buffer_0/U0/rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_1_i/line_buffer_0/U0/rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_1_i/line_buffer_0/U0/rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_1_i/line_buffer_0/U0/rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_1_i/line_buffer_0/U0/rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_1_i/line_buffer_0/U0/rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRARDADDR[10] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/Q[6]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_waddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRARDADDR[11] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/Q[7]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_waddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRARDADDR[12] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/Q[8]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_waddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRARDADDR[13] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/Q[9]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_waddr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRARDADDR[4] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/Q[0]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_waddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRARDADDR[5] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/Q[1]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_waddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRARDADDR[6] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/Q[2]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_waddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRARDADDR[7] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/Q[3]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_waddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRARDADDR[8] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/Q[4]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_waddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRARDADDR[9] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/Q[5]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_waddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRBWRADDR[10] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg_0[6]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_raddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRBWRADDR[11] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg_0[7]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_raddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRBWRADDR[12] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg_0[8]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_raddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRBWRADDR[13] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg_0[9]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_raddr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRBWRADDR[4] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg_0[0]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_raddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRBWRADDR[5] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg_0[1]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_raddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRBWRADDR[6] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg_0[2]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_raddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRBWRADDR[7] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg_0[3]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_raddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRBWRADDR[8] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg_0[4]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_raddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRBWRADDR[9] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg_0[5]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_raddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 28 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2171.945 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e17fe108

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2171.945 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2171.945 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	cam_pclk1_IBUF_inst (IBUF.O) is locked to IOB_X1Y130
	cam_pclk1_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y1
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	cam_pclk_IBUF_inst (IBUF.O) is locked to IOB_X1Y64
	cam_pclk_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y2
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b861ea77

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2171.945 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e32d483b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2171.945 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e32d483b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2171.945 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e32d483b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2171.945 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1390b3a0e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2171.945 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2171.945 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1a80c5078

Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 2171.945 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 195aaf6ac

Time (s): cpu = 00:00:56 ; elapsed = 00:00:35 . Memory (MB): peak = 2171.945 ; gain = 0.000
Phase 2 Global Placement | Checksum: 195aaf6ac

Time (s): cpu = 00:00:56 ; elapsed = 00:00:36 . Memory (MB): peak = 2171.945 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dfdd336a

Time (s): cpu = 00:00:59 ; elapsed = 00:00:37 . Memory (MB): peak = 2171.945 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f1eeef19

Time (s): cpu = 00:01:06 ; elapsed = 00:00:42 . Memory (MB): peak = 2171.945 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 180111e9b

Time (s): cpu = 00:01:06 ; elapsed = 00:00:43 . Memory (MB): peak = 2171.945 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dd9d108c

Time (s): cpu = 00:01:06 ; elapsed = 00:00:43 . Memory (MB): peak = 2171.945 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1466c4ae9

Time (s): cpu = 00:01:14 ; elapsed = 00:00:50 . Memory (MB): peak = 2171.945 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 20e6a1045

Time (s): cpu = 00:01:16 ; elapsed = 00:00:53 . Memory (MB): peak = 2171.945 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 24cc651dc

Time (s): cpu = 00:01:17 ; elapsed = 00:00:53 . Memory (MB): peak = 2171.945 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 24cc651dc

Time (s): cpu = 00:01:17 ; elapsed = 00:00:53 . Memory (MB): peak = 2171.945 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 208656045

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/enb_gated, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 208656045

Time (s): cpu = 00:01:26 ; elapsed = 00:01:00 . Memory (MB): peak = 2171.945 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.879. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 249079a81

Time (s): cpu = 00:01:27 ; elapsed = 00:01:00 . Memory (MB): peak = 2171.945 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 249079a81

Time (s): cpu = 00:01:27 ; elapsed = 00:01:00 . Memory (MB): peak = 2171.945 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 249079a81

Time (s): cpu = 00:01:27 ; elapsed = 00:01:01 . Memory (MB): peak = 2171.945 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 249079a81

Time (s): cpu = 00:01:28 ; elapsed = 00:01:01 . Memory (MB): peak = 2171.945 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2171.945 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 247fd36cc

Time (s): cpu = 00:01:28 ; elapsed = 00:01:01 . Memory (MB): peak = 2171.945 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 247fd36cc

Time (s): cpu = 00:01:28 ; elapsed = 00:01:01 . Memory (MB): peak = 2171.945 ; gain = 0.000
Ending Placer Task | Checksum: 1c68741f9

Time (s): cpu = 00:01:28 ; elapsed = 00:01:01 . Memory (MB): peak = 2171.945 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:04 . Memory (MB): peak = 2171.945 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2171.945 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2171.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/vivado_prj.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2171.945 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2171.945 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2171.945 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	cam_pclk1_IBUF_inst (IBUF.O) is locked to IOB_X1Y130
	cam_pclk1_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y1
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	cam_pclk_IBUF_inst (IBUF.O) is locked to IOB_X1Y64
	cam_pclk_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y2
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e7905485 ConstDB: 0 ShapeSum: def6ed74 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1305eed25

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2171.945 ; gain = 0.000
Post Restoration Checksum: NetGraph: 87497031 NumContArr: a9157cf4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1305eed25

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2171.945 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1305eed25

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2171.945 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1305eed25

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2171.945 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1cef15711

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 2171.945 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.053  | TNS=0.000  | WHS=-0.361 | THS=-1605.216|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1f2b5dbb5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 2171.945 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.053  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1f2b5dbb5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 2171.945 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 183da66d9

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 2171.945 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00999275 %
  Global Horizontal Routing Utilization  = 0.0113252 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 35311
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 35311
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fb7a9cca

Time (s): cpu = 00:00:57 ; elapsed = 00:00:38 . Memory (MB): peak = 2171.945 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2872
 Number of Nodes with overlaps = 172
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.888  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 50a868a2

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 2171.945 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 50a868a2

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 2171.945 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 50a868a2

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 2171.945 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 50a868a2

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 2171.945 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 50a868a2

Time (s): cpu = 00:01:12 ; elapsed = 00:00:49 . Memory (MB): peak = 2171.945 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 40a694f9

Time (s): cpu = 00:01:14 ; elapsed = 00:00:50 . Memory (MB): peak = 2171.945 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.973  | TNS=0.000  | WHS=0.049  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10c046e26

Time (s): cpu = 00:01:15 ; elapsed = 00:00:50 . Memory (MB): peak = 2171.945 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 10c046e26

Time (s): cpu = 00:01:15 ; elapsed = 00:00:50 . Memory (MB): peak = 2171.945 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.77301 %
  Global Horizontal Routing Utilization  = 7.74823 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 89b870c2

Time (s): cpu = 00:01:15 ; elapsed = 00:00:50 . Memory (MB): peak = 2171.945 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 89b870c2

Time (s): cpu = 00:01:15 ; elapsed = 00:00:50 . Memory (MB): peak = 2171.945 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9f31fb30

Time (s): cpu = 00:01:18 ; elapsed = 00:00:54 . Memory (MB): peak = 2171.945 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.973  | TNS=0.000  | WHS=0.049  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 9f31fb30

Time (s): cpu = 00:01:19 ; elapsed = 00:00:54 . Memory (MB): peak = 2171.945 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:19 ; elapsed = 00:00:54 . Memory (MB): peak = 2171.945 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:57 . Memory (MB): peak = 2171.945 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2171.945 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2171.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/vivado_prj.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2171.945 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/vivado_prj.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2171.945 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/vivado_prj.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2209.672 ; gain = 37.727
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
104 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2221.816 ; gain = 12.145
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/axi_vdma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/mul_ln568_1_reg_2502_reg input design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/mul_ln568_1_reg_2502_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/v_demosaic_mac_muibs_U18/cameras_bayer0_0_v_demosaic_mac_muibs_DSP48_2_U/p input design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/v_demosaic_mac_muibs_U18/cameras_bayer0_0_v_demosaic_mac_muibs_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/mul_ln568_1_reg_2502_reg input design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/mul_ln568_1_reg_2502_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/v_demosaic_mac_muibs_U18/cameras_bayer1_0_v_demosaic_mac_muibs_DSP48_2_U/p input design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/v_demosaic_mac_muibs_U18/cameras_bayer1_0_v_demosaic_mac_muibs_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/v_demosaic_mac_muibs_U18/cameras_bayer0_0_v_demosaic_mac_muibs_DSP48_2_U/p output design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/v_demosaic_mac_muibs_U18/cameras_bayer0_0_v_demosaic_mac_muibs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_mug8j_U15/cameras_bayer0_0_v_demosaic_mul_mug8j_DSP48_0_U/p output design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_mug8j_U15/cameras_bayer0_0_v_demosaic_mul_mug8j_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_mug8j_U16/cameras_bayer0_0_v_demosaic_mul_mug8j_DSP48_0_U/p output design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_mug8j_U16/cameras_bayer0_0_v_demosaic_mul_mug8j_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/v_demosaic_mac_muibs_U18/cameras_bayer1_0_v_demosaic_mac_muibs_DSP48_2_U/p output design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/v_demosaic_mac_muibs_U18/cameras_bayer1_0_v_demosaic_mac_muibs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_mug8j_U15/cameras_bayer1_0_v_demosaic_mul_mug8j_DSP48_0_U/p output design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_mug8j_U15/cameras_bayer1_0_v_demosaic_mul_mug8j_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_mug8j_U16/cameras_bayer1_0_v_demosaic_mul_mug8j_DSP48_0_U/p output design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_mug8j_U16/cameras_bayer1_0_v_demosaic_mul_mug8j_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/mul_ln568_1_reg_2502_reg multiplier stage design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/mul_ln568_1_reg_2502_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/v_demosaic_mac_muibs_U18/cameras_bayer0_0_v_demosaic_mac_muibs_DSP48_2_U/p multiplier stage design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/v_demosaic_mac_muibs_U18/cameras_bayer0_0_v_demosaic_mac_muibs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_mug8j_U15/cameras_bayer0_0_v_demosaic_mul_mug8j_DSP48_0_U/p multiplier stage design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_mug8j_U15/cameras_bayer0_0_v_demosaic_mul_mug8j_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_mug8j_U16/cameras_bayer0_0_v_demosaic_mul_mug8j_DSP48_0_U/p multiplier stage design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer0/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_mug8j_U16/cameras_bayer0_0_v_demosaic_mul_mug8j_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/mul_ln568_1_reg_2502_reg multiplier stage design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/mul_ln568_1_reg_2502_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/v_demosaic_mac_muibs_U18/cameras_bayer1_0_v_demosaic_mac_muibs_DSP48_2_U/p multiplier stage design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/v_demosaic_mac_muibs_U18/cameras_bayer1_0_v_demosaic_mac_muibs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_mug8j_U15/cameras_bayer1_0_v_demosaic_mul_mug8j_DSP48_0_U/p multiplier stage design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_mug8j_U15/cameras_bayer1_0_v_demosaic_mul_mug8j_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_mug8j_U16/cameras_bayer1_0_v_demosaic_mul_mug8j_DSP48_0_U/p multiplier stage design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/cams/bayer1/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_mug8j_U16/cameras_bayer1_0_v_demosaic_mul_mug8j_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_1_i/line_buffer_0/U0/rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_1_i/line_buffer_0/U0/rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_1_i/line_buffer_0/U0/rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_1_i/line_buffer_0/U0/rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_1_i/line_buffer_0/U0/rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_1_i/line_buffer_0/U0/rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_1_i/line_buffer_0/U0/rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRARDADDR[10] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/Q[6]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_waddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRARDADDR[11] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/Q[7]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_waddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRARDADDR[12] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/Q[8]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_waddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRARDADDR[13] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/Q[9]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_waddr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRARDADDR[4] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/Q[0]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_waddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRARDADDR[5] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/Q[1]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_waddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRARDADDR[6] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/Q[2]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_waddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRARDADDR[7] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/Q[3]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_waddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRARDADDR[8] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/Q[4]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_waddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRARDADDR[9] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/Q[5]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_waddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRBWRADDR[10] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg_0[6]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_raddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRBWRADDR[11] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg_0[7]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_raddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRBWRADDR[12] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg_0[8]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_raddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRBWRADDR[13] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg_0[9]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_raddr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRBWRADDR[4] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg_0[0]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_raddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRBWRADDR[5] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg_0[1]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_raddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRBWRADDR[6] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg_0[2]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_raddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRBWRADDR[7] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg_0[3]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_raddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRBWRADDR[8] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg_0[4]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_raddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg has an input control pin design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg/ADDRBWRADDR[9] (net: design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/u_ShiftRegisterRAM/ram_reg_0[5]) which is driven by a register (design_1_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_conv_core_gauss/u_Subsystem1/u_slicer_R_operation1/Line_buffer1_raddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 5 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ENA_I, design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, and design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 47 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Projects/fusion2_HWaccel_IP/rgb_gauss_sobel_full_64/vivado_ip_prj/vivado_prj.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu May  4 18:31:16 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
141 Infos, 86 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 2641.273 ; gain = 419.457
INFO: [Common 17-206] Exiting Vivado at Thu May  4 18:31:16 2023...
[Thu May  4 18:31:18 2023] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:05:08 . Memory (MB): peak = 525.547 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Netlist 29-17] Analyzing 2417 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/cameras_wrapper_0/U0/cameras_i/cameras_i/s_axi_aclk_0' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1645.602 ; gain = 27.527
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1645.602 ; gain = 27.527
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1645.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 116 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 107 instances
  SRLC32E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1645.602 ; gain = 1120.055
get_timing_paths: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1681.129 ; gain = 35.527
------------------------------------
Embedded system build completed.
You may close this shell.
------------------------------------
INFO: [Common 17-206] Exiting Vivado at Thu May  4 18:31:50 2023...
