Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 29 21:56:36 2023
| Host         : DESKTOP-JJ4QT15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: audioInput/sclk_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: audio_output/clk_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk50M_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_reg/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: dut1/my_clk_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: dut2/my_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 536 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.086        0.000                      0                  929        0.069        0.000                      0                  929        4.500        0.000                       0                   497  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.086        0.000                      0                  929        0.069        0.000                      0                  929        4.500        0.000                       0                   497  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 u1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.869ns  (logic 2.543ns (25.768%)  route 7.326ns (74.232%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.555     5.076    u1/basys_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  u1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  u1/xpos_reg[2]/Q
                         net (fo=13, routed)          0.878     6.472    u1/xpos[2]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.596 f  u1/oledSeg[5]_i_8/O
                         net (fo=2, routed)           0.569     7.165    u1/oledSeg[5]_i_8_n_0
    SLICE_X42Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.289 r  u1/oledSeg[5]_i_6/O
                         net (fo=16, routed)          0.475     7.764    u1/oledSeg[5]_i_6_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.888 r  u1/oled_data[15]_i_276/O
                         net (fo=1, routed)           0.631     8.519    u1/oled_data[15]_i_276_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.917 r  u1/oled_data_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           1.241    10.158    u1/oled_data_reg[15]_i_238_n_0
    SLICE_X39Y53         LUT4 (Prop_lut4_I0_O)        0.124    10.282 r  u1/oled_data[15]_i_160/O
                         net (fo=2, routed)           0.742    11.024    func/xpos_reg[4]
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    11.148 r  func/oled_data[15]_i_77/O
                         net (fo=5, routed)           0.598    11.746    func/oled_data_reg[15]_6
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.124    11.870 r  func/oled_data[15]_i_175/O
                         net (fo=1, routed)           0.433    12.303    func/oled_data[15]_i_175_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.427 f  func/oled_data[15]_i_84/O
                         net (fo=1, routed)           0.648    13.075    func/oled_data[15]_i_84_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I4_O)        0.124    13.199 r  func/oled_data[15]_i_38/O
                         net (fo=1, routed)           0.797    13.996    func/oled_data[15]_i_38_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124    14.120 r  func/oled_data[15]_i_12/O
                         net (fo=1, routed)           0.000    14.120    func/oled_data[15]_i_12_n_0
    SLICE_X39Y53         MUXF7 (Prop_muxf7_I0_O)      0.212    14.332 r  func/oled_data_reg[15]_i_3/O
                         net (fo=2, routed)           0.314    14.646    func/p_3_in[15]
    SLICE_X39Y54         LUT6 (Prop_lut6_I3_O)        0.299    14.945 r  func/oled_data[10]_i_1/O
                         net (fo=1, routed)           0.000    14.945    func_n_24
    SLICE_X39Y54         FDRE                                         r  oled_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.435    14.776    basys_clk_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  oled_data_reg[10]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X39Y54         FDRE (Setup_fdre_C_D)        0.032    15.031    oled_data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -14.945    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 u1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.867ns  (logic 2.543ns (25.773%)  route 7.324ns (74.227%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.555     5.076    u1/basys_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  u1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  u1/xpos_reg[2]/Q
                         net (fo=13, routed)          0.878     6.472    u1/xpos[2]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.596 f  u1/oledSeg[5]_i_8/O
                         net (fo=2, routed)           0.569     7.165    u1/oledSeg[5]_i_8_n_0
    SLICE_X42Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.289 r  u1/oledSeg[5]_i_6/O
                         net (fo=16, routed)          0.475     7.764    u1/oledSeg[5]_i_6_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.888 r  u1/oled_data[15]_i_276/O
                         net (fo=1, routed)           0.631     8.519    u1/oled_data[15]_i_276_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.917 r  u1/oled_data_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           1.241    10.158    u1/oled_data_reg[15]_i_238_n_0
    SLICE_X39Y53         LUT4 (Prop_lut4_I0_O)        0.124    10.282 r  u1/oled_data[15]_i_160/O
                         net (fo=2, routed)           0.742    11.024    func/xpos_reg[4]
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    11.148 r  func/oled_data[15]_i_77/O
                         net (fo=5, routed)           0.598    11.746    func/oled_data_reg[15]_6
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.124    11.870 r  func/oled_data[15]_i_175/O
                         net (fo=1, routed)           0.433    12.303    func/oled_data[15]_i_175_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.427 f  func/oled_data[15]_i_84/O
                         net (fo=1, routed)           0.648    13.075    func/oled_data[15]_i_84_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I4_O)        0.124    13.199 r  func/oled_data[15]_i_38/O
                         net (fo=1, routed)           0.797    13.996    func/oled_data[15]_i_38_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124    14.120 r  func/oled_data[15]_i_12/O
                         net (fo=1, routed)           0.000    14.120    func/oled_data[15]_i_12_n_0
    SLICE_X39Y53         MUXF7 (Prop_muxf7_I0_O)      0.212    14.332 r  func/oled_data_reg[15]_i_3/O
                         net (fo=2, routed)           0.312    14.644    func/p_3_in[15]
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.299    14.943 r  func/oled_data[15]_i_1/O
                         net (fo=1, routed)           0.000    14.943    func_n_25
    SLICE_X39Y54         FDRE                                         r  oled_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.435    14.776    basys_clk_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  oled_data_reg[15]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X39Y54         FDRE (Setup_fdre_C_D)        0.031    15.030    oled_data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -14.943    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 u1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beepCount_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.935ns  (logic 1.867ns (20.895%)  route 7.068ns (79.104%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.555     5.076    u1/basys_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  u1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  u1/xpos_reg[2]/Q
                         net (fo=13, routed)          0.878     6.472    u1/xpos[2]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.596 r  u1/oledSeg[5]_i_8/O
                         net (fo=2, routed)           0.569     7.165    u1/oledSeg[5]_i_8_n_0
    SLICE_X42Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.289 f  u1/oledSeg[5]_i_6/O
                         net (fo=16, routed)          0.693     7.982    u1/oledSeg[5]_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.106 r  u1/oledSeg[5]_i_3/O
                         net (fo=5, routed)           0.989     9.095    u1/oledSeg[5]_i_3_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.219 r  u1/oledSeg[2]_i_2/O
                         net (fo=2, routed)           0.427     9.646    u1/oledSeg[2]_i_2_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.770 f  u1/oledSeg[2]_i_1/O
                         net (fo=25, routed)          0.711    10.481    u1/oledSeg_reg[2]
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.124    10.605 f  u1/digit[7]_i_2/O
                         net (fo=9, routed)           1.132    11.736    u1/digit_reg[4]
    SLICE_X39Y50         LUT4 (Prop_lut4_I2_O)        0.154    11.890 r  u1/digit[0]_i_1/O
                         net (fo=2, routed)           0.379    12.269    u1/D[0]
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.327    12.596 f  u1/beepCount[0]_i_3/O
                         net (fo=3, routed)           0.593    13.189    u1/beepCount[0]_i_3_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.124    13.313 r  u1/beepCount[0]_i_1/O
                         net (fo=32, routed)          0.697    14.011    beepCount1
    SLICE_X36Y49         FDRE                                         r  beepCount_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.446    14.787    basys_clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  beepCount_reg[12]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    beepCount_reg[12]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -14.011    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 u1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beepCount_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.935ns  (logic 1.867ns (20.895%)  route 7.068ns (79.104%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.555     5.076    u1/basys_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  u1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  u1/xpos_reg[2]/Q
                         net (fo=13, routed)          0.878     6.472    u1/xpos[2]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.596 r  u1/oledSeg[5]_i_8/O
                         net (fo=2, routed)           0.569     7.165    u1/oledSeg[5]_i_8_n_0
    SLICE_X42Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.289 f  u1/oledSeg[5]_i_6/O
                         net (fo=16, routed)          0.693     7.982    u1/oledSeg[5]_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.106 r  u1/oledSeg[5]_i_3/O
                         net (fo=5, routed)           0.989     9.095    u1/oledSeg[5]_i_3_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.219 r  u1/oledSeg[2]_i_2/O
                         net (fo=2, routed)           0.427     9.646    u1/oledSeg[2]_i_2_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.770 f  u1/oledSeg[2]_i_1/O
                         net (fo=25, routed)          0.711    10.481    u1/oledSeg_reg[2]
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.124    10.605 f  u1/digit[7]_i_2/O
                         net (fo=9, routed)           1.132    11.736    u1/digit_reg[4]
    SLICE_X39Y50         LUT4 (Prop_lut4_I2_O)        0.154    11.890 r  u1/digit[0]_i_1/O
                         net (fo=2, routed)           0.379    12.269    u1/D[0]
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.327    12.596 f  u1/beepCount[0]_i_3/O
                         net (fo=3, routed)           0.593    13.189    u1/beepCount[0]_i_3_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.124    13.313 r  u1/beepCount[0]_i_1/O
                         net (fo=32, routed)          0.697    14.011    beepCount1
    SLICE_X36Y49         FDRE                                         r  beepCount_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.446    14.787    basys_clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  beepCount_reg[13]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    beepCount_reg[13]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -14.011    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 u1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beepCount_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.935ns  (logic 1.867ns (20.895%)  route 7.068ns (79.104%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.555     5.076    u1/basys_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  u1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  u1/xpos_reg[2]/Q
                         net (fo=13, routed)          0.878     6.472    u1/xpos[2]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.596 r  u1/oledSeg[5]_i_8/O
                         net (fo=2, routed)           0.569     7.165    u1/oledSeg[5]_i_8_n_0
    SLICE_X42Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.289 f  u1/oledSeg[5]_i_6/O
                         net (fo=16, routed)          0.693     7.982    u1/oledSeg[5]_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.106 r  u1/oledSeg[5]_i_3/O
                         net (fo=5, routed)           0.989     9.095    u1/oledSeg[5]_i_3_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.219 r  u1/oledSeg[2]_i_2/O
                         net (fo=2, routed)           0.427     9.646    u1/oledSeg[2]_i_2_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.770 f  u1/oledSeg[2]_i_1/O
                         net (fo=25, routed)          0.711    10.481    u1/oledSeg_reg[2]
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.124    10.605 f  u1/digit[7]_i_2/O
                         net (fo=9, routed)           1.132    11.736    u1/digit_reg[4]
    SLICE_X39Y50         LUT4 (Prop_lut4_I2_O)        0.154    11.890 r  u1/digit[0]_i_1/O
                         net (fo=2, routed)           0.379    12.269    u1/D[0]
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.327    12.596 f  u1/beepCount[0]_i_3/O
                         net (fo=3, routed)           0.593    13.189    u1/beepCount[0]_i_3_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.124    13.313 r  u1/beepCount[0]_i_1/O
                         net (fo=32, routed)          0.697    14.011    beepCount1
    SLICE_X36Y49         FDRE                                         r  beepCount_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.446    14.787    basys_clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  beepCount_reg[14]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    beepCount_reg[14]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -14.011    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 u1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beepCount_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.935ns  (logic 1.867ns (20.895%)  route 7.068ns (79.104%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.555     5.076    u1/basys_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  u1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  u1/xpos_reg[2]/Q
                         net (fo=13, routed)          0.878     6.472    u1/xpos[2]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.596 r  u1/oledSeg[5]_i_8/O
                         net (fo=2, routed)           0.569     7.165    u1/oledSeg[5]_i_8_n_0
    SLICE_X42Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.289 f  u1/oledSeg[5]_i_6/O
                         net (fo=16, routed)          0.693     7.982    u1/oledSeg[5]_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.106 r  u1/oledSeg[5]_i_3/O
                         net (fo=5, routed)           0.989     9.095    u1/oledSeg[5]_i_3_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.219 r  u1/oledSeg[2]_i_2/O
                         net (fo=2, routed)           0.427     9.646    u1/oledSeg[2]_i_2_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.770 f  u1/oledSeg[2]_i_1/O
                         net (fo=25, routed)          0.711    10.481    u1/oledSeg_reg[2]
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.124    10.605 f  u1/digit[7]_i_2/O
                         net (fo=9, routed)           1.132    11.736    u1/digit_reg[4]
    SLICE_X39Y50         LUT4 (Prop_lut4_I2_O)        0.154    11.890 r  u1/digit[0]_i_1/O
                         net (fo=2, routed)           0.379    12.269    u1/D[0]
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.327    12.596 f  u1/beepCount[0]_i_3/O
                         net (fo=3, routed)           0.593    13.189    u1/beepCount[0]_i_3_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.124    13.313 r  u1/beepCount[0]_i_1/O
                         net (fo=32, routed)          0.697    14.011    beepCount1
    SLICE_X36Y49         FDRE                                         r  beepCount_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.446    14.787    basys_clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  beepCount_reg[15]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    beepCount_reg[15]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -14.011    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 u1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beepCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.935ns  (logic 1.867ns (20.896%)  route 7.068ns (79.104%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.555     5.076    u1/basys_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  u1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  u1/xpos_reg[2]/Q
                         net (fo=13, routed)          0.878     6.472    u1/xpos[2]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.596 r  u1/oledSeg[5]_i_8/O
                         net (fo=2, routed)           0.569     7.165    u1/oledSeg[5]_i_8_n_0
    SLICE_X42Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.289 f  u1/oledSeg[5]_i_6/O
                         net (fo=16, routed)          0.693     7.982    u1/oledSeg[5]_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.106 r  u1/oledSeg[5]_i_3/O
                         net (fo=5, routed)           0.989     9.095    u1/oledSeg[5]_i_3_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.219 r  u1/oledSeg[2]_i_2/O
                         net (fo=2, routed)           0.427     9.646    u1/oledSeg[2]_i_2_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.770 f  u1/oledSeg[2]_i_1/O
                         net (fo=25, routed)          0.711    10.481    u1/oledSeg_reg[2]
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.124    10.605 f  u1/digit[7]_i_2/O
                         net (fo=9, routed)           1.132    11.736    u1/digit_reg[4]
    SLICE_X39Y50         LUT4 (Prop_lut4_I2_O)        0.154    11.890 r  u1/digit[0]_i_1/O
                         net (fo=2, routed)           0.379    12.269    u1/D[0]
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.327    12.596 f  u1/beepCount[0]_i_3/O
                         net (fo=3, routed)           0.593    13.189    u1/beepCount[0]_i_3_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.124    13.313 r  u1/beepCount[0]_i_1/O
                         net (fo=32, routed)          0.697    14.011    beepCount1
    SLICE_X36Y47         FDRE                                         r  beepCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.446    14.787    basys_clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  beepCount_reg[4]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.503    beepCount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -14.011    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 u1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beepCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.935ns  (logic 1.867ns (20.896%)  route 7.068ns (79.104%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.555     5.076    u1/basys_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  u1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  u1/xpos_reg[2]/Q
                         net (fo=13, routed)          0.878     6.472    u1/xpos[2]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.596 r  u1/oledSeg[5]_i_8/O
                         net (fo=2, routed)           0.569     7.165    u1/oledSeg[5]_i_8_n_0
    SLICE_X42Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.289 f  u1/oledSeg[5]_i_6/O
                         net (fo=16, routed)          0.693     7.982    u1/oledSeg[5]_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.106 r  u1/oledSeg[5]_i_3/O
                         net (fo=5, routed)           0.989     9.095    u1/oledSeg[5]_i_3_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.219 r  u1/oledSeg[2]_i_2/O
                         net (fo=2, routed)           0.427     9.646    u1/oledSeg[2]_i_2_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.770 f  u1/oledSeg[2]_i_1/O
                         net (fo=25, routed)          0.711    10.481    u1/oledSeg_reg[2]
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.124    10.605 f  u1/digit[7]_i_2/O
                         net (fo=9, routed)           1.132    11.736    u1/digit_reg[4]
    SLICE_X39Y50         LUT4 (Prop_lut4_I2_O)        0.154    11.890 r  u1/digit[0]_i_1/O
                         net (fo=2, routed)           0.379    12.269    u1/D[0]
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.327    12.596 f  u1/beepCount[0]_i_3/O
                         net (fo=3, routed)           0.593    13.189    u1/beepCount[0]_i_3_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.124    13.313 r  u1/beepCount[0]_i_1/O
                         net (fo=32, routed)          0.697    14.011    beepCount1
    SLICE_X36Y47         FDRE                                         r  beepCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.446    14.787    basys_clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  beepCount_reg[5]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.503    beepCount_reg[5]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -14.011    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 u1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beepCount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.935ns  (logic 1.867ns (20.896%)  route 7.068ns (79.104%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.555     5.076    u1/basys_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  u1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  u1/xpos_reg[2]/Q
                         net (fo=13, routed)          0.878     6.472    u1/xpos[2]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.596 r  u1/oledSeg[5]_i_8/O
                         net (fo=2, routed)           0.569     7.165    u1/oledSeg[5]_i_8_n_0
    SLICE_X42Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.289 f  u1/oledSeg[5]_i_6/O
                         net (fo=16, routed)          0.693     7.982    u1/oledSeg[5]_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.106 r  u1/oledSeg[5]_i_3/O
                         net (fo=5, routed)           0.989     9.095    u1/oledSeg[5]_i_3_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.219 r  u1/oledSeg[2]_i_2/O
                         net (fo=2, routed)           0.427     9.646    u1/oledSeg[2]_i_2_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.770 f  u1/oledSeg[2]_i_1/O
                         net (fo=25, routed)          0.711    10.481    u1/oledSeg_reg[2]
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.124    10.605 f  u1/digit[7]_i_2/O
                         net (fo=9, routed)           1.132    11.736    u1/digit_reg[4]
    SLICE_X39Y50         LUT4 (Prop_lut4_I2_O)        0.154    11.890 r  u1/digit[0]_i_1/O
                         net (fo=2, routed)           0.379    12.269    u1/D[0]
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.327    12.596 f  u1/beepCount[0]_i_3/O
                         net (fo=3, routed)           0.593    13.189    u1/beepCount[0]_i_3_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.124    13.313 r  u1/beepCount[0]_i_1/O
                         net (fo=32, routed)          0.697    14.011    beepCount1
    SLICE_X36Y47         FDRE                                         r  beepCount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.446    14.787    basys_clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  beepCount_reg[6]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.503    beepCount_reg[6]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -14.011    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 u1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beepCount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.935ns  (logic 1.867ns (20.896%)  route 7.068ns (79.104%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.555     5.076    u1/basys_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  u1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  u1/xpos_reg[2]/Q
                         net (fo=13, routed)          0.878     6.472    u1/xpos[2]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.596 r  u1/oledSeg[5]_i_8/O
                         net (fo=2, routed)           0.569     7.165    u1/oledSeg[5]_i_8_n_0
    SLICE_X42Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.289 f  u1/oledSeg[5]_i_6/O
                         net (fo=16, routed)          0.693     7.982    u1/oledSeg[5]_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.106 r  u1/oledSeg[5]_i_3/O
                         net (fo=5, routed)           0.989     9.095    u1/oledSeg[5]_i_3_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.219 r  u1/oledSeg[2]_i_2/O
                         net (fo=2, routed)           0.427     9.646    u1/oledSeg[2]_i_2_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.770 f  u1/oledSeg[2]_i_1/O
                         net (fo=25, routed)          0.711    10.481    u1/oledSeg_reg[2]
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.124    10.605 f  u1/digit[7]_i_2/O
                         net (fo=9, routed)           1.132    11.736    u1/digit_reg[4]
    SLICE_X39Y50         LUT4 (Prop_lut4_I2_O)        0.154    11.890 r  u1/digit[0]_i_1/O
                         net (fo=2, routed)           0.379    12.269    u1/D[0]
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.327    12.596 f  u1/beepCount[0]_i_3/O
                         net (fo=3, routed)           0.593    13.189    u1/beepCount[0]_i_3_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.124    13.313 r  u1/beepCount[0]_i_1/O
                         net (fo=32, routed)          0.697    14.011    beepCount1
    SLICE_X36Y47         FDRE                                         r  beepCount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.446    14.787    basys_clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  beepCount_reg[7]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.503    beepCount_reg[7]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -14.011    
  -------------------------------------------------------------------
                         slack                                  0.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u1/FSM_onehot_state_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.226ns (53.164%)  route 0.199ns (46.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.559     1.442    u1/basys_clk_IBUF_BUFG
    SLICE_X35Y59         FDRE                                         r  u1/FSM_onehot_state_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  u1/FSM_onehot_state_reg[23]/Q
                         net (fo=5, routed)           0.199     1.769    u1/FSM_onehot_state_reg_n_0_[23]
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.098     1.867 r  u1/tx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.867    u1/tx_data[4]_i_1_n_0
    SLICE_X36Y60         FDRE                                         r  u1/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.827     1.955    u1/basys_clk_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  u1/tx_data_reg[4]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X36Y60         FDRE (Hold_fdre_C_D)         0.092     1.798    u1/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u1/x_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/xpos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.638%)  route 0.278ns (66.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.561     1.444    u1/basys_clk_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  u1/x_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  u1/x_pos_reg[10]/Q
                         net (fo=4, routed)           0.278     1.863    u1/x_pos[10]
    SLICE_X41Y50         FDRE                                         r  u1/xpos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.832     1.959    u1/basys_clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  u1/xpos_reg[10]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.070     1.780    u1/xpos_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/frame_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Inst_Ps2Interface/frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.209ns (45.701%)  route 0.248ns (54.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.558     1.441    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X34Y61         FDRE                                         r  u1/Inst_Ps2Interface/frame_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  u1/Inst_Ps2Interface/frame_reg[10]/Q
                         net (fo=2, routed)           0.248     1.854    u1/Inst_Ps2Interface/frame_reg_n_0_[10]
    SLICE_X37Y61         LUT3 (Prop_lut3_I2_O)        0.045     1.899 r  u1/Inst_Ps2Interface/frame[9]_i_2/O
                         net (fo=1, routed)           0.000     1.899    u1/Inst_Ps2Interface/p_1_in[9]
    SLICE_X37Y61         FDRE                                         r  u1/Inst_Ps2Interface/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.827     1.955    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X37Y61         FDRE                                         r  u1/Inst_Ps2Interface/frame_reg[9]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.107     1.813    u1/Inst_Ps2Interface/frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u1/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/xpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.989%)  route 0.268ns (62.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.560     1.443    u1/basys_clk_IBUF_BUFG
    SLICE_X34Y53         FDRE                                         r  u1/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  u1/x_pos_reg[1]/Q
                         net (fo=5, routed)           0.268     1.875    u1/x_pos[1]
    SLICE_X43Y50         FDRE                                         r  u1/xpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.832     1.959    u1/basys_clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  u1/xpos_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.070     1.780    u1/xpos_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dut1/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut1/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.564     1.447    dut1/basys_clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  dut1/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  dut1/count_reg[28]/Q
                         net (fo=2, routed)           0.117     1.705    dut1/count[28]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  dut1/count_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.866    dut1/count_reg[28]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.920 r  dut1/count_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.000     1.920    dut1/count_reg[31]_i_2__0_n_7
    SLICE_X31Y50         FDRE                                         r  dut1/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.830     1.958    dut1/basys_clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  dut1/count_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    dut1/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u1/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.226ns (49.222%)  route 0.233ns (50.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.559     1.442    u1/basys_clk_IBUF_BUFG
    SLICE_X35Y59         FDRE                                         r  u1/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  u1/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           0.233     1.803    u1/FSM_onehot_state_reg_n_0_[6]
    SLICE_X37Y60         LUT4 (Prop_lut4_I3_O)        0.098     1.901 r  u1/tx_data[7]_i_2/O
                         net (fo=1, routed)           0.000     1.901    u1/tx_data[7]_i_2_n_0
    SLICE_X37Y60         FDRE                                         r  u1/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.827     1.955    u1/basys_clk_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  u1/tx_data_reg[7]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.091     1.797    u1/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u1/FSM_onehot_state_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_onehot_state_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.565%)  route 0.239ns (51.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.559     1.442    u1/basys_clk_IBUF_BUFG
    SLICE_X35Y58         FDRE                                         r  u1/FSM_onehot_state_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  u1/FSM_onehot_state_reg[27]/Q
                         net (fo=5, routed)           0.239     1.810    u1/Inst_Ps2Interface/out[27]
    SLICE_X37Y58         LUT4 (Prop_lut4_I0_O)        0.098     1.908 r  u1/Inst_Ps2Interface/FSM_onehot_state[28]_i_1/O
                         net (fo=1, routed)           0.000     1.908    u1/Inst_Ps2Interface_n_56
    SLICE_X37Y58         FDRE                                         r  u1/FSM_onehot_state_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.828     1.956    u1/basys_clk_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  u1/FSM_onehot_state_reg[28]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X37Y58         FDRE (Hold_fdre_C_D)         0.092     1.799    u1/FSM_onehot_state_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dut1/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut1/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.564     1.447    dut1/basys_clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  dut1/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  dut1/count_reg[28]/Q
                         net (fo=2, routed)           0.117     1.705    dut1/count[28]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  dut1/count_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.866    dut1/count_reg[28]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.931 r  dut1/count_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.931    dut1/count_reg[31]_i_2__0_n_5
    SLICE_X31Y50         FDRE                                         r  dut1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.830     1.958    dut1/basys_clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  dut1/count_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    dut1/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dut2/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut2/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.564     1.447    dut2/basys_clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  dut2/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  dut2/count_reg[27]/Q
                         net (fo=2, routed)           0.133     1.721    dut2/count_reg_n_0_[27]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  dut2/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    dut2/count_reg[28]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  dut2/count_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.936    dut2/count_reg[31]_i_2_n_7
    SLICE_X32Y50         FDRE                                         r  dut2/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.830     1.958    dut2/basys_clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  dut2/count_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    dut2/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 beepCount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beepCount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.564     1.447    basys_clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  beepCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  beepCount_reg[14]/Q
                         net (fo=3, routed)           0.134     1.722    beepCount_reg[14]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  beepCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    beepCount_reg[12]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  beepCount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    beepCount_reg[16]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  beepCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.830     1.958    basys_clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  beepCount_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    beepCount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { basys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  basys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y29   COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y29   COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y29   COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y29   COUNT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y64   clk20k_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y61   clk20kcount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y63   clk20kcount_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y63   clk20kcount_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y64   clk20kcount_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk50M_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   dut1/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   dut1/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   dut1/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   dut1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   dut1/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   dut1/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   dut1/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   dut1/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   dut1/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y61   clk20kcount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y60   clk380count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y60   clk380count_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y53   clk380count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y54   clk380count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y54   clk380count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y54   clk380count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y54   clk380count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y55   clk380count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y55   clk380count_reg[9]/C



