	(primitive_def ISERDESE2 30 57
		(pin BITSLIP BITSLIP input)
		(pin CE1 CE1 input)
		(pin CE2 CE2 input)
		(pin CLK CLK input)
		(pin CLKB CLKB input)
		(pin CLKDIV CLKDIV input)
		(pin CLKDIVP CLKDIVP input)
		(pin D D input)
		(pin DDLY DDLY input)
		(pin DYNCLKDIVPSEL DYNCLKDIVPSEL input)
		(pin DYNCLKDIVSEL DYNCLKDIVSEL input)
		(pin DYNCLKSEL DYNCLKSEL input)
		(pin O O output)
		(pin OCLK OCLK input)
		(pin OCLKB OCLKB input)
		(pin OFB OFB input)
		(pin Q1 Q1 output)
		(pin Q2 Q2 output)
		(pin Q3 Q3 output)
		(pin Q4 Q4 output)
		(pin Q5 Q5 output)
		(pin Q6 Q6 output)
		(pin Q7 Q7 output)
		(pin Q8 Q8 output)
		(pin RST RST input)
		(pin SHIFTIN1 SHIFTIN1 input)
		(pin SHIFTIN2 SHIFTIN2 input)
		(pin SHIFTOUT1 SHIFTOUT1 output)
		(pin SHIFTOUT2 SHIFTOUT2 output)
		(pin TFB TFB input)
		(element ISERDESE2 30 # BEL
			(pin TFB input)
			(pin SHIFTOUT2 output)
			(pin SHIFTOUT1 output)
			(pin SHIFTIN2 input)
			(pin SHIFTIN1 input)
			(pin RST input)
			(pin Q8 output)
			(pin Q7 output)
			(pin Q6 output)
			(pin Q5 output)
			(pin Q4 output)
			(pin Q3 output)
			(pin Q2 output)
			(pin Q1 output)
			(pin OFB input)
			(pin OCLKB input)
			(pin OCLK input)
			(pin O output)
			(pin DYNCLKSEL input)
			(pin DYNCLKDIVSEL input)
			(pin DYNCLKDIVPSEL input)
			(pin DDLY input)
			(pin D input)
			(pin CLKDIVP input)
			(pin CLKDIV input)
			(pin CLKB input)
			(pin CLK input)
			(pin CE2 input)
			(pin CE1 input)
			(pin BITSLIP input)
			(conn ISERDESE2 SHIFTOUT2 ==> SHIFTOUT2 SHIFTOUT2)
			(conn ISERDESE2 SHIFTOUT1 ==> SHIFTOUT1 SHIFTOUT1)
			(conn ISERDESE2 Q8 ==> Q8 Q8)
			(conn ISERDESE2 Q7 ==> Q7 Q7)
			(conn ISERDESE2 Q6 ==> Q6 Q6)
			(conn ISERDESE2 Q5 ==> Q5 Q5)
			(conn ISERDESE2 Q4 ==> Q4 Q4)
			(conn ISERDESE2 Q3 ==> Q3 Q3)
			(conn ISERDESE2 Q2 ==> Q2 Q2)
			(conn ISERDESE2 Q1 ==> Q1 Q1)
			(conn ISERDESE2 O ==> O O)
			(conn ISERDESE2 TFB <== TFB TFB)
			(conn ISERDESE2 SHIFTIN2 <== SHIFTIN2 SHIFTIN2)
			(conn ISERDESE2 SHIFTIN1 <== SHIFTIN1 SHIFTIN1)
			(conn ISERDESE2 RST <== RST RST)
			(conn ISERDESE2 OFB <== OFB OFB)
			(conn ISERDESE2 OCLKB <== OCLKBINV OUT)
			(conn ISERDESE2 OCLK <== OCLKINV OUT)
			(conn ISERDESE2 DYNCLKSEL <== DYNCLKSEL DYNCLKSEL)
			(conn ISERDESE2 DYNCLKDIVSEL <== DYNCLKDIVSEL DYNCLKDIVSEL)
			(conn ISERDESE2 DYNCLKDIVPSEL <== DYNCLKDIVPSEL DYNCLKDIVPSEL)
			(conn ISERDESE2 DDLY <== DDLY DDLY)
			(conn ISERDESE2 D <== DINV OUT)
			(conn ISERDESE2 CLKDIVP <== CLKDIVPINV OUT)
			(conn ISERDESE2 CLKDIV <== CLKDIVINV OUT)
			(conn ISERDESE2 CLKB <== CLKBINV OUT)
			(conn ISERDESE2 CLK <== CLKINV OUT)
			(conn ISERDESE2 CE2 <== CE2 CE2)
			(conn ISERDESE2 CE1 <== CE1 CE1)
			(conn ISERDESE2 BITSLIP <== BITSLIP BITSLIP)
		)
		(element TFB 1
			(pin TFB output)
			(conn TFB TFB ==> ISERDESE2 TFB)
		)
		(element SHIFTOUT2 1
			(pin SHIFTOUT2 input)
			(conn SHIFTOUT2 SHIFTOUT2 <== ISERDESE2 SHIFTOUT2)
		)
		(element SHIFTOUT1 1
			(pin SHIFTOUT1 input)
			(conn SHIFTOUT1 SHIFTOUT1 <== ISERDESE2 SHIFTOUT1)
		)
		(element SHIFTIN2 1
			(pin SHIFTIN2 output)
			(conn SHIFTIN2 SHIFTIN2 ==> ISERDESE2 SHIFTIN2)
		)
		(element SHIFTIN1 1
			(pin SHIFTIN1 output)
			(conn SHIFTIN1 SHIFTIN1 ==> ISERDESE2 SHIFTIN1)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> ISERDESE2 RST)
		)
		(element Q8 1
			(pin Q8 input)
			(conn Q8 Q8 <== ISERDESE2 Q8)
		)
		(element Q7 1
			(pin Q7 input)
			(conn Q7 Q7 <== ISERDESE2 Q7)
		)
		(element Q6 1
			(pin Q6 input)
			(conn Q6 Q6 <== ISERDESE2 Q6)
		)
		(element Q5 1
			(pin Q5 input)
			(conn Q5 Q5 <== ISERDESE2 Q5)
		)
		(element Q4 1
			(pin Q4 input)
			(conn Q4 Q4 <== ISERDESE2 Q4)
		)
		(element Q3 1
			(pin Q3 input)
			(conn Q3 Q3 <== ISERDESE2 Q3)
		)
		(element Q2 1
			(pin Q2 input)
			(conn Q2 Q2 <== ISERDESE2 Q2)
		)
		(element Q1 1
			(pin Q1 input)
			(conn Q1 Q1 <== ISERDESE2 Q1)
		)
		(element OFB 1
			(pin OFB output)
			(conn OFB OFB ==> ISERDESE2 OFB)
		)
		(element OCLKBINV 3
			(pin OCLKB_B input)
			(pin OCLKB input)
			(pin OUT output)
			(cfg OCLKB_B OCLKB)
			(conn OCLKBINV OUT ==> ISERDESE2 OCLKB)
			(conn OCLKBINV OCLKB_B <== OCLKB OCLKB)
			(conn OCLKBINV OCLKB <== OCLKB OCLKB)
		)
		(element OCLKB 1
			(pin OCLKB output)
			(conn OCLKB OCLKB ==> OCLKBINV OCLKB_B)
			(conn OCLKB OCLKB ==> OCLKBINV OCLKB)
		)
		(element OCLKINV 3
			(pin OCLK_B input)
			(pin OCLK input)
			(pin OUT output)
			(cfg OCLK_B OCLK)
			(conn OCLKINV OUT ==> ISERDESE2 OCLK)
			(conn OCLKINV OCLK_B <== OCLK OCLK)
			(conn OCLKINV OCLK <== OCLK OCLK)
		)
		(element OCLK 1
			(pin OCLK output)
			(conn OCLK OCLK ==> OCLKINV OCLK_B)
			(conn OCLK OCLK ==> OCLKINV OCLK)
		)
		(element O 1
			(pin O input)
			(conn O O <== ISERDESE2 O)
		)
		(element DYNCLKSEL 1
			(pin DYNCLKSEL output)
			(conn DYNCLKSEL DYNCLKSEL ==> ISERDESE2 DYNCLKSEL)
		)
		(element DYNCLKDIVSEL 1
			(pin DYNCLKDIVSEL output)
			(conn DYNCLKDIVSEL DYNCLKDIVSEL ==> ISERDESE2 DYNCLKDIVSEL)
		)
		(element DYNCLKDIVPSEL 1
			(pin DYNCLKDIVPSEL output)
			(conn DYNCLKDIVPSEL DYNCLKDIVPSEL ==> ISERDESE2 DYNCLKDIVPSEL)
		)
		(element DDLY 1
			(pin DDLY output)
			(conn DDLY DDLY ==> ISERDESE2 DDLY)
		)
		(element DINV 3
			(pin D_B input)
			(pin D input)
			(pin OUT output)
			(cfg D_B D)
			(conn DINV OUT ==> ISERDESE2 D)
			(conn DINV D_B <== D D)
			(conn DINV D <== D D)
		)
		(element D 1
			(pin D output)
			(conn D D ==> DINV D_B)
			(conn D D ==> DINV D)
		)
		(element CLKDIVPINV 3
			(pin CLKDIVP_B input)
			(pin CLKDIVP input)
			(pin OUT output)
			(cfg CLKDIVP_B CLKDIVP)
			(conn CLKDIVPINV OUT ==> ISERDESE2 CLKDIVP)
			(conn CLKDIVPINV CLKDIVP_B <== CLKDIVP CLKDIVP)
			(conn CLKDIVPINV CLKDIVP <== CLKDIVP CLKDIVP)
		)
		(element CLKDIVP 1
			(pin CLKDIVP output)
			(conn CLKDIVP CLKDIVP ==> CLKDIVPINV CLKDIVP_B)
			(conn CLKDIVP CLKDIVP ==> CLKDIVPINV CLKDIVP)
		)
		(element CLKDIVINV 3
			(pin CLKDIV_B input)
			(pin CLKDIV input)
			(pin OUT output)
			(cfg CLKDIV_B CLKDIV)
			(conn CLKDIVINV OUT ==> ISERDESE2 CLKDIV)
			(conn CLKDIVINV CLKDIV_B <== CLKDIV CLKDIV)
			(conn CLKDIVINV CLKDIV <== CLKDIV CLKDIV)
		)
		(element CLKDIV 1
			(pin CLKDIV output)
			(conn CLKDIV CLKDIV ==> CLKDIVINV CLKDIV_B)
			(conn CLKDIV CLKDIV ==> CLKDIVINV CLKDIV)
		)
		(element CLKBINV 3
			(pin CLKB_B input)
			(pin CLKB input)
			(pin OUT output)
			(cfg CLKB_B CLKB)
			(conn CLKBINV OUT ==> ISERDESE2 CLKB)
			(conn CLKBINV CLKB_B <== CLKB CLKB)
			(conn CLKBINV CLKB <== CLKB CLKB)
		)
		(element CLKB 1
			(pin CLKB output)
			(conn CLKB CLKB ==> CLKBINV CLKB_B)
			(conn CLKB CLKB ==> CLKBINV CLKB)
		)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> ISERDESE2 CLK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
		(element CE2 1
			(pin CE2 output)
			(conn CE2 CE2 ==> ISERDESE2 CE2)
		)
		(element CE1 1
			(pin CE1 output)
			(conn CE1 CE1 ==> ISERDESE2 CE1)
		)
		(element BITSLIP 1
			(pin BITSLIP output)
			(conn BITSLIP BITSLIP ==> ISERDESE2 BITSLIP)
		)
		(element TFB_USED 0
			(cfg FALSE TRUE)
		)
		(element SRTYPE 0
			(cfg SYNC ASYNC)
		)
		(element SERDES_MODE 0
			(cfg SLAVE MASTER)
		)
		(element SERDES 0
			(cfg FALSE TRUE)
		)
		(element RANK23_DLY 0
			(cfg FALSE TRUE)
		)
		(element RANK12_DLY 0
			(cfg FALSE TRUE)
		)
		(element OFB_USED 0
			(cfg FALSE TRUE)
		)
		(element NUM_CE 0
			(cfg 2 1)
		)
		(element IOBDELAY 0
			(cfg IBUF NONE BOTH IFD)
		)
		(element INTERFACE_TYPE 0
			(cfg OVERSAMPLE MEMORY MEMORY_QDR MEMORY_DDR3 NETWORKING)
		)
		(element DYN_CLK_INV_EN 0
			(cfg FALSE TRUE)
		)
		(element DYN_CLKDIVP_INV_EN 0
			(cfg FALSE TRUE)
		)
		(element DYN_CLKDIV_INV_EN 0
			(cfg FALSE TRUE)
		)
		(element D_EMU2 0
			(cfg FALSE TRUE)
		)
		(element D_EMU1 0
			(cfg FALSE TRUE)
		)
		(element DDR3_V6 0
			(cfg FALSE TRUE)
		)
		(element DDR_CLK_EDGE 0
			(cfg SAME_EDGE_PIPELINED SAME_EDGE OPPOSITE_EDGE)
		)
		(element DATA_WIDTH 0
			(cfg 5 10 4 8 14 2 7 3 6)
		)
		(element DATA_RATE 0
			(cfg DDR SDR)
		)
	)
