<reference anchor="IEEE.1800-2017" target="https://ieeexplore.ieee.org/document/8299595">
  <front>
    <title>IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language</title>
    <seriesInfo name="DOI" value="10.1109/IEEESTD.2018.8299595"/>
    <author>
      <organization abbrev="IEEE">Institute of Electrical and Electronics Engineers</organization>
      <address>
        <postal>
          <city>New York</city>
          <country>USA</country>
        </postal>
      </address>
    </author>
    <date year="2018" month="February" day="21"/>
    <keyword>IEEE Standards</keyword>
    <keyword>Programming languages</keyword>
    <keyword>Hardware design languages</keyword>
    <keyword>Design automation</keyword>
    <keyword>Computer interfaces</keyword>
    <keyword>assertions</keyword>
    <keyword>design automation</keyword>
    <keyword>design verification</keyword>
    <keyword>hardware description language</keyword>
    <keyword>HDL</keyword>
    <keyword>HDVL</keyword>
    <keyword>IEEE 1800&amp;#8482;</keyword>
    <keyword>PLI</keyword>
    <keyword>programming language interface</keyword>
    <keyword>SystemVerilog</keyword>
    <keyword>Verilog&amp;#174;</keyword>
    <keyword>VPI</keyword>
    <abstract>The definition of the language syntax and semantics for SystemVerilog, which is a unified hardware design, specification, and verification language, is provided. This standard includes support for modeling hardware at the behavioral, register transfer level (RTL), and gate-level abstraction levels, and for writing testbenches using coverage, assertions, object-oriented programming, and constrained random verification. The standard also provides application programming interfaces (APIs) to foreign programming languages. (The PDF of this standard is available at no cost at https://ieeexplore.ieee.org/browse/standards/get-program/page compliments of Accellera Systems Initiative)</abstract>
  </front>
</reference>