{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682535237491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682535237491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 26 15:53:57 2023 " "Processing started: Wed Apr 26 15:53:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682535237491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682535237491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula13_exercicio1 -c Aula13_exercicio1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula13_exercicio1 -c Aula13_exercicio1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682535237491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682535238022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682535238022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes_circuito.vhd 1 0 " "Found 1 design units, including 0 entities, in source file componentes_circuito.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_circuito " "Found design unit 1: componentes_circuito" {  } { { "componentes_circuito.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula13_exercicio1/componentes_circuito.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682535247322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682535247322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_inversora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_inversora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_inversora-logic " "Found design unit 1: porta_inversora-logic" {  } { { "porta_inversora.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula13_exercicio1/porta_inversora.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682535247337 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_inversora " "Found entity 1: porta_inversora" {  } { { "porta_inversora.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula13_exercicio1/porta_inversora.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682535247337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682535247337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_and-logic " "Found design unit 1: porta_and-logic" {  } { { "porta_and.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula13_exercicio1/porta_and.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682535247337 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_and " "Found entity 1: porta_and" {  } { { "porta_and.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula13_exercicio1/porta_and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682535247337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682535247337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_nand_3in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_nand_3in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_nand_3in-logic " "Found design unit 1: porta_nand_3in-logic" {  } { { "porta_nand_3in.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula13_exercicio1/porta_nand_3in.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682535247337 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_nand_3in " "Found entity 1: porta_nand_3in" {  } { { "porta_nand_3in.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula13_exercicio1/porta_nand_3in.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682535247337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682535247337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_nand-logic " "Found design unit 1: porta_nand-logic" {  } { { "porta_nand.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula13_exercicio1/porta_nand.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682535247353 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_nand " "Found entity 1: porta_nand" {  } { { "porta_nand.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula13_exercicio1/porta_nand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682535247353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682535247353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula13_exercicio1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula13_exercicio1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula13_exercicio1-logic " "Found design unit 1: Aula13_exercicio1-logic" {  } { { "Aula13_exercicio1.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula13_exercicio1/Aula13_exercicio1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682535247353 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula13_exercicio1 " "Found entity 1: Aula13_exercicio1" {  } { { "Aula13_exercicio1.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula13_exercicio1/Aula13_exercicio1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682535247353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682535247353 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula13_exercicio1 " "Elaborating entity \"Aula13_exercicio1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682535247384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "porta_nand porta_nand:U1 " "Elaborating entity \"porta_nand\" for hierarchy \"porta_nand:U1\"" {  } { { "Aula13_exercicio1.vhd" "U1" { Text "C:/intelFPGA_lite/18.1/1688936/Aula13_exercicio1/Aula13_exercicio1.vhd" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682535247400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "porta_inversora porta_inversora:U2 " "Elaborating entity \"porta_inversora\" for hierarchy \"porta_inversora:U2\"" {  } { { "Aula13_exercicio1.vhd" "U2" { Text "C:/intelFPGA_lite/18.1/1688936/Aula13_exercicio1/Aula13_exercicio1.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682535247415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "porta_nand_3in porta_nand_3in:U3 " "Elaborating entity \"porta_nand_3in\" for hierarchy \"porta_nand_3in:U3\"" {  } { { "Aula13_exercicio1.vhd" "U3" { Text "C:/intelFPGA_lite/18.1/1688936/Aula13_exercicio1/Aula13_exercicio1.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682535247431 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682535247822 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682535248212 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682535248212 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682535248243 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682535248243 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682535248243 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682535248243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682535248259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 26 15:54:08 2023 " "Processing ended: Wed Apr 26 15:54:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682535248259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682535248259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682535248259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682535248259 ""}
