Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Aug  7 17:44:34 2025
| Host         : DESKTOP-JEAGE0T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    12          
TIMING-18  Warning           Missing input or output delay  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (3)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: clkdiv_inst/clk_1hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.982        0.000                      0                  193        0.220        0.000                      0                  193        4.500        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.982        0.000                      0                  193        0.220        0.000                      0                  193        4.500        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 clkdiv_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 2.258ns (45.072%)  route 2.752ns (54.928%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.620     5.141    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  clkdiv_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  clkdiv_inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.998     6.595    clkdiv_inst/counter_reg[8]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.719 r  clkdiv_inst/clk_1hz_i_4/O
                         net (fo=1, routed)           0.417     7.136    clkdiv_inst/clk_1hz_i_4_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.260 f  clkdiv_inst/clk_1hz_i_3/O
                         net (fo=27, routed)          0.930     8.190    clkdiv_inst/clk_1hz_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.314 r  clkdiv_inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.398     8.712    clkdiv_inst/counter[0]_i_2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.238 r  clkdiv_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.238    clkdiv_inst/counter_reg[0]_i_1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.352 r  clkdiv_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.352    clkdiv_inst/counter_reg[4]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.466 r  clkdiv_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    clkdiv_inst/counter_reg[8]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  clkdiv_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.589    clkdiv_inst/counter_reg[12]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.703 r  clkdiv_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    clkdiv_inst/counter_reg[16]_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.817 r  clkdiv_inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.817    clkdiv_inst/counter_reg[20]_i_1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.151 r  clkdiv_inst/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.151    clkdiv_inst/counter_reg[24]_i_1_n_6
    SLICE_X63Y27         FDCE                                         r  clkdiv_inst/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.505    14.846    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  clkdiv_inst/counter_reg[25]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X63Y27         FDCE (Setup_fdce_C_D)        0.062    15.133    clkdiv_inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             5.093ns  (required time - arrival time)
  Source:                 clkdiv_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 2.147ns (43.828%)  route 2.752ns (56.172%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.620     5.141    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  clkdiv_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  clkdiv_inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.998     6.595    clkdiv_inst/counter_reg[8]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.719 r  clkdiv_inst/clk_1hz_i_4/O
                         net (fo=1, routed)           0.417     7.136    clkdiv_inst/clk_1hz_i_4_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.260 f  clkdiv_inst/clk_1hz_i_3/O
                         net (fo=27, routed)          0.930     8.190    clkdiv_inst/clk_1hz_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.314 r  clkdiv_inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.398     8.712    clkdiv_inst/counter[0]_i_2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.238 r  clkdiv_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.238    clkdiv_inst/counter_reg[0]_i_1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.352 r  clkdiv_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.352    clkdiv_inst/counter_reg[4]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.466 r  clkdiv_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    clkdiv_inst/counter_reg[8]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  clkdiv_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.589    clkdiv_inst/counter_reg[12]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.703 r  clkdiv_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    clkdiv_inst/counter_reg[16]_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.817 r  clkdiv_inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.817    clkdiv_inst/counter_reg[20]_i_1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.040 r  clkdiv_inst/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.040    clkdiv_inst/counter_reg[24]_i_1_n_7
    SLICE_X63Y27         FDCE                                         r  clkdiv_inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.505    14.846    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  clkdiv_inst/counter_reg[24]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X63Y27         FDCE (Setup_fdce_C_D)        0.062    15.133    clkdiv_inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                  5.093    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 clkdiv_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 2.144ns (43.793%)  route 2.752ns (56.207%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.620     5.141    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  clkdiv_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  clkdiv_inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.998     6.595    clkdiv_inst/counter_reg[8]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.719 r  clkdiv_inst/clk_1hz_i_4/O
                         net (fo=1, routed)           0.417     7.136    clkdiv_inst/clk_1hz_i_4_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.260 f  clkdiv_inst/clk_1hz_i_3/O
                         net (fo=27, routed)          0.930     8.190    clkdiv_inst/clk_1hz_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.314 r  clkdiv_inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.398     8.712    clkdiv_inst/counter[0]_i_2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.238 r  clkdiv_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.238    clkdiv_inst/counter_reg[0]_i_1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.352 r  clkdiv_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.352    clkdiv_inst/counter_reg[4]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.466 r  clkdiv_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    clkdiv_inst/counter_reg[8]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  clkdiv_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.589    clkdiv_inst/counter_reg[12]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.703 r  clkdiv_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    clkdiv_inst/counter_reg[16]_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.037 r  clkdiv_inst/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.037    clkdiv_inst/counter_reg[20]_i_1_n_6
    SLICE_X63Y26         FDCE                                         r  clkdiv_inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.504    14.845    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  clkdiv_inst/counter_reg[21]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y26         FDCE (Setup_fdce_C_D)        0.062    15.132    clkdiv_inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 clkdiv_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 2.123ns (43.551%)  route 2.752ns (56.449%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.620     5.141    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  clkdiv_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  clkdiv_inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.998     6.595    clkdiv_inst/counter_reg[8]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.719 r  clkdiv_inst/clk_1hz_i_4/O
                         net (fo=1, routed)           0.417     7.136    clkdiv_inst/clk_1hz_i_4_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.260 f  clkdiv_inst/clk_1hz_i_3/O
                         net (fo=27, routed)          0.930     8.190    clkdiv_inst/clk_1hz_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.314 r  clkdiv_inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.398     8.712    clkdiv_inst/counter[0]_i_2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.238 r  clkdiv_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.238    clkdiv_inst/counter_reg[0]_i_1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.352 r  clkdiv_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.352    clkdiv_inst/counter_reg[4]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.466 r  clkdiv_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    clkdiv_inst/counter_reg[8]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  clkdiv_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.589    clkdiv_inst/counter_reg[12]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.703 r  clkdiv_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    clkdiv_inst/counter_reg[16]_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.016 r  clkdiv_inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.016    clkdiv_inst/counter_reg[20]_i_1_n_4
    SLICE_X63Y26         FDCE                                         r  clkdiv_inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.504    14.845    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  clkdiv_inst/counter_reg[23]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y26         FDCE (Setup_fdce_C_D)        0.062    15.132    clkdiv_inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.190ns  (required time - arrival time)
  Source:                 clkdiv_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 2.049ns (42.681%)  route 2.752ns (57.319%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.620     5.141    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  clkdiv_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  clkdiv_inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.998     6.595    clkdiv_inst/counter_reg[8]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.719 r  clkdiv_inst/clk_1hz_i_4/O
                         net (fo=1, routed)           0.417     7.136    clkdiv_inst/clk_1hz_i_4_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.260 f  clkdiv_inst/clk_1hz_i_3/O
                         net (fo=27, routed)          0.930     8.190    clkdiv_inst/clk_1hz_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.314 r  clkdiv_inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.398     8.712    clkdiv_inst/counter[0]_i_2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.238 r  clkdiv_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.238    clkdiv_inst/counter_reg[0]_i_1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.352 r  clkdiv_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.352    clkdiv_inst/counter_reg[4]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.466 r  clkdiv_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    clkdiv_inst/counter_reg[8]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  clkdiv_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.589    clkdiv_inst/counter_reg[12]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.703 r  clkdiv_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    clkdiv_inst/counter_reg[16]_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.942 r  clkdiv_inst/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.942    clkdiv_inst/counter_reg[20]_i_1_n_5
    SLICE_X63Y26         FDCE                                         r  clkdiv_inst/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.504    14.845    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  clkdiv_inst/counter_reg[22]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y26         FDCE (Setup_fdce_C_D)        0.062    15.132    clkdiv_inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  5.190    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 clkdiv_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 2.033ns (42.489%)  route 2.752ns (57.511%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.620     5.141    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  clkdiv_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  clkdiv_inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.998     6.595    clkdiv_inst/counter_reg[8]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.719 r  clkdiv_inst/clk_1hz_i_4/O
                         net (fo=1, routed)           0.417     7.136    clkdiv_inst/clk_1hz_i_4_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.260 f  clkdiv_inst/clk_1hz_i_3/O
                         net (fo=27, routed)          0.930     8.190    clkdiv_inst/clk_1hz_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.314 r  clkdiv_inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.398     8.712    clkdiv_inst/counter[0]_i_2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.238 r  clkdiv_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.238    clkdiv_inst/counter_reg[0]_i_1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.352 r  clkdiv_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.352    clkdiv_inst/counter_reg[4]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.466 r  clkdiv_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    clkdiv_inst/counter_reg[8]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  clkdiv_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.589    clkdiv_inst/counter_reg[12]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.703 r  clkdiv_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    clkdiv_inst/counter_reg[16]_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.926 r  clkdiv_inst/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.926    clkdiv_inst/counter_reg[20]_i_1_n_7
    SLICE_X63Y26         FDCE                                         r  clkdiv_inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.504    14.845    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  clkdiv_inst/counter_reg[20]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y26         FDCE (Setup_fdce_C_D)        0.062    15.132    clkdiv_inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 clkdiv_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 2.030ns (42.453%)  route 2.752ns (57.547%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.620     5.141    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  clkdiv_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  clkdiv_inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.998     6.595    clkdiv_inst/counter_reg[8]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.719 r  clkdiv_inst/clk_1hz_i_4/O
                         net (fo=1, routed)           0.417     7.136    clkdiv_inst/clk_1hz_i_4_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.260 f  clkdiv_inst/clk_1hz_i_3/O
                         net (fo=27, routed)          0.930     8.190    clkdiv_inst/clk_1hz_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.314 r  clkdiv_inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.398     8.712    clkdiv_inst/counter[0]_i_2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.238 r  clkdiv_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.238    clkdiv_inst/counter_reg[0]_i_1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.352 r  clkdiv_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.352    clkdiv_inst/counter_reg[4]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.466 r  clkdiv_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    clkdiv_inst/counter_reg[8]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  clkdiv_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.589    clkdiv_inst/counter_reg[12]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.923 r  clkdiv_inst/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.923    clkdiv_inst/counter_reg[16]_i_1_n_6
    SLICE_X63Y25         FDCE                                         r  clkdiv_inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.502    14.843    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  clkdiv_inst/counter_reg[17]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)        0.062    15.130    clkdiv_inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.923    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 clkdiv_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 2.009ns (42.199%)  route 2.752ns (57.800%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.620     5.141    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  clkdiv_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  clkdiv_inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.998     6.595    clkdiv_inst/counter_reg[8]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.719 r  clkdiv_inst/clk_1hz_i_4/O
                         net (fo=1, routed)           0.417     7.136    clkdiv_inst/clk_1hz_i_4_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.260 f  clkdiv_inst/clk_1hz_i_3/O
                         net (fo=27, routed)          0.930     8.190    clkdiv_inst/clk_1hz_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.314 r  clkdiv_inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.398     8.712    clkdiv_inst/counter[0]_i_2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.238 r  clkdiv_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.238    clkdiv_inst/counter_reg[0]_i_1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.352 r  clkdiv_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.352    clkdiv_inst/counter_reg[4]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.466 r  clkdiv_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    clkdiv_inst/counter_reg[8]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  clkdiv_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.589    clkdiv_inst/counter_reg[12]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.902 r  clkdiv_inst/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.902    clkdiv_inst/counter_reg[16]_i_1_n_4
    SLICE_X63Y25         FDCE                                         r  clkdiv_inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.502    14.843    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  clkdiv_inst/counter_reg[19]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)        0.062    15.130    clkdiv_inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 clkdiv_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 1.935ns (41.287%)  route 2.752ns (58.713%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.620     5.141    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  clkdiv_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  clkdiv_inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.998     6.595    clkdiv_inst/counter_reg[8]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.719 r  clkdiv_inst/clk_1hz_i_4/O
                         net (fo=1, routed)           0.417     7.136    clkdiv_inst/clk_1hz_i_4_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.260 f  clkdiv_inst/clk_1hz_i_3/O
                         net (fo=27, routed)          0.930     8.190    clkdiv_inst/clk_1hz_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.314 r  clkdiv_inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.398     8.712    clkdiv_inst/counter[0]_i_2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.238 r  clkdiv_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.238    clkdiv_inst/counter_reg[0]_i_1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.352 r  clkdiv_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.352    clkdiv_inst/counter_reg[4]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.466 r  clkdiv_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    clkdiv_inst/counter_reg[8]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  clkdiv_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.589    clkdiv_inst/counter_reg[12]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.828 r  clkdiv_inst/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.828    clkdiv_inst/counter_reg[16]_i_1_n_5
    SLICE_X63Y25         FDCE                                         r  clkdiv_inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.502    14.843    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  clkdiv_inst/counter_reg[18]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)        0.062    15.130    clkdiv_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 clkdiv_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 1.919ns (41.086%)  route 2.752ns (58.914%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.620     5.141    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  clkdiv_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  clkdiv_inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.998     6.595    clkdiv_inst/counter_reg[8]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.719 r  clkdiv_inst/clk_1hz_i_4/O
                         net (fo=1, routed)           0.417     7.136    clkdiv_inst/clk_1hz_i_4_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.260 f  clkdiv_inst/clk_1hz_i_3/O
                         net (fo=27, routed)          0.930     8.190    clkdiv_inst/clk_1hz_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.314 r  clkdiv_inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.398     8.712    clkdiv_inst/counter[0]_i_2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.238 r  clkdiv_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.238    clkdiv_inst/counter_reg[0]_i_1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.352 r  clkdiv_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.352    clkdiv_inst/counter_reg[4]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.466 r  clkdiv_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    clkdiv_inst/counter_reg[8]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  clkdiv_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.589    clkdiv_inst/counter_reg[12]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.812 r  clkdiv_inst/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.812    clkdiv_inst/counter_reg[16]_i_1_n_7
    SLICE_X63Y25         FDCE                                         r  clkdiv_inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.502    14.843    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  clkdiv_inst/counter_reg[16]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)        0.062    15.130    clkdiv_inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  5.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 db_hour/btn_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_hour/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.349%)  route 0.163ns (53.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.585     1.468    db_hour/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  db_hour/btn_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  db_hour/btn_sync_reg/Q
                         net (fo=3, routed)           0.163     1.772    db_hour/btn_sync
    SLICE_X61Y20         FDRE                                         r  db_hour/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.853     1.980    db_hour/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  db_hour/btn_out_reg/C
                         clock pessimism             -0.498     1.482    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.070     1.552    db_hour/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 pwm_loop[0].pwm_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_loop[0].pwm_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.095%)  route 0.155ns (44.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.587     1.470    pwm_loop[0].pwm_inst/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  pwm_loop[0].pwm_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  pwm_loop[0].pwm_inst/counter_reg[2]/Q
                         net (fo=3, routed)           0.155     1.766    pwm_loop[0].pwm_inst/Q[2]
    SLICE_X59Y18         LUT4 (Prop_lut4_I0_O)        0.049     1.815 r  pwm_loop[0].pwm_inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.815    pwm_loop[0].pwm_inst/p_0_in__0[3]
    SLICE_X59Y18         FDRE                                         r  pwm_loop[0].pwm_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.855     1.982    pwm_loop[0].pwm_inst/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  pwm_loop[0].pwm_inst/counter_reg[3]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.107     1.577    pwm_loop[0].pwm_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 pwm_loop[0].pwm_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_loop[0].pwm_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.568%)  route 0.155ns (45.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.587     1.470    pwm_loop[0].pwm_inst/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  pwm_loop[0].pwm_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  pwm_loop[0].pwm_inst/counter_reg[2]/Q
                         net (fo=3, routed)           0.155     1.766    pwm_loop[0].pwm_inst/Q[2]
    SLICE_X59Y18         LUT3 (Prop_lut3_I2_O)        0.045     1.811 r  pwm_loop[0].pwm_inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.811    pwm_loop[0].pwm_inst/p_0_in__0[2]
    SLICE_X59Y18         FDRE                                         r  pwm_loop[0].pwm_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.855     1.982    pwm_loop[0].pwm_inst/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  pwm_loop[0].pwm_inst/counter_reg[2]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.092     1.562    pwm_loop[0].pwm_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 db_min/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_min/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.589     1.472    db_min/clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  db_min/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  db_min/cnt_reg[15]/Q
                         net (fo=2, routed)           0.117     1.730    db_min/cnt_reg[15]
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  db_min/cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.838    db_min/cnt_reg[12]_i_1__0_n_4
    SLICE_X65Y17         FDRE                                         r  db_min/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.858     1.985    db_min/clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  db_min/cnt_reg[15]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    db_min/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 db_min/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_min/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.590     1.473    db_min/clk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  db_min/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  db_min/cnt_reg[11]/Q
                         net (fo=2, routed)           0.119     1.733    db_min/cnt_reg[11]
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  db_min/cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.841    db_min/cnt_reg[8]_i_1__0_n_4
    SLICE_X65Y16         FDRE                                         r  db_min/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.859     1.986    db_min/clk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  db_min/cnt_reg[11]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X65Y16         FDRE (Hold_fdre_C_D)         0.105     1.578    db_min/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 db_min/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_min/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.591     1.474    db_min/clk_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  db_min/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  db_min/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     1.734    db_min/cnt_reg[3]
    SLICE_X65Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  db_min/cnt_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.842    db_min/cnt_reg[0]_i_2__0_n_4
    SLICE_X65Y14         FDRE                                         r  db_min/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.861     1.988    db_min/clk_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  db_min/cnt_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y14         FDRE (Hold_fdre_C_D)         0.105     1.579    db_min/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 db_min/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_min/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.591     1.474    db_min/clk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  db_min/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  db_min/cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     1.734    db_min/cnt_reg[7]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  db_min/cnt_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.842    db_min/cnt_reg[4]_i_1__0_n_4
    SLICE_X65Y15         FDRE                                         r  db_min/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.860     1.987    db_min/clk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  db_min/cnt_reg[7]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.105     1.579    db_min/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 db_hour/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_hour/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.584     1.467    db_hour/clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  db_hour/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  db_hour/cnt_reg[10]/Q
                         net (fo=2, routed)           0.125     1.757    db_hour/cnt_reg[10]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  db_hour/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    db_hour/cnt_reg[8]_i_1_n_5
    SLICE_X60Y22         FDRE                                         r  db_hour/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.851     1.978    db_hour/clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  db_hour/cnt_reg[10]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y22         FDRE (Hold_fdre_C_D)         0.134     1.601    db_hour/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.585     1.468    display_inst/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  display_inst/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  display_inst/refresh_counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.758    display_inst/refresh_counter_reg[10]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  display_inst/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    display_inst/refresh_counter_reg[8]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  display_inst/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.854     1.981    display_inst/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  display_inst/refresh_counter_reg[10]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    display_inst/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.585     1.468    display_inst/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  display_inst/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  display_inst/refresh_counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.758    display_inst/refresh_counter_reg[14]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  display_inst/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    display_inst/refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  display_inst/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.853     1.980    display_inst/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  display_inst/refresh_counter_reg[14]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    display_inst/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   animator/delay_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y23   animator/delay_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y23   animator/delay_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y23   animator/delay_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y23   animator/delay_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y24   animator/delay_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y24   animator/delay_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y24   animator/delay_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y24   animator/delay_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   animator/delay_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   animator/delay_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   animator/delay_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   animator/delay_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   animator/delay_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   animator/delay_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   animator/delay_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   animator/delay_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   animator/delay_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   animator/delay_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   animator/delay_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   animator/delay_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   animator/delay_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   animator/delay_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   animator/delay_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   animator/delay_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   animator/delay_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   animator/delay_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   animator/delay_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   animator/delay_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/hours_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.659ns  (logic 4.497ns (46.563%)  route 5.161ns (53.437%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE                         0.000     0.000 r  clock_inst/hours_reg[5]/C
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  clock_inst/hours_reg[5]/Q
                         net (fo=10, routed)          1.306     1.725    clock_inst/hours_reg[5]
    SLICE_X62Y20         LUT4 (Prop_lut4_I2_O)        0.299     2.024 r  clock_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.811     2.835    clock_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.959 r  clock_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.174     4.132    clock_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.256 r  clock_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.871     6.127    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.659 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.659    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hours_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.564ns  (logic 4.470ns (46.741%)  route 5.094ns (53.259%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE                         0.000     0.000 r  clock_inst/hours_reg[5]/C
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  clock_inst/hours_reg[5]/Q
                         net (fo=10, routed)          1.306     1.725    clock_inst/hours_reg[5]
    SLICE_X62Y20         LUT4 (Prop_lut4_I2_O)        0.299     2.024 r  clock_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.811     2.835    clock_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.959 r  clock_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.169     4.127    clock_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.251 r  clock_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.809     6.060    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.564 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.564    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hours_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.451ns  (logic 4.477ns (47.367%)  route 4.974ns (52.633%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE                         0.000     0.000 r  clock_inst/hours_reg[5]/C
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  clock_inst/hours_reg[5]/Q
                         net (fo=10, routed)          1.306     1.725    clock_inst/hours_reg[5]
    SLICE_X62Y20         LUT4 (Prop_lut4_I2_O)        0.299     2.024 r  clock_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.811     2.835    clock_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.959 r  clock_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.051     4.010    clock_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I2_O)        0.124     4.134 r  clock_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.807     5.940    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.451 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.451    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hours_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.330ns  (logic 4.495ns (48.182%)  route 4.834ns (51.818%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE                         0.000     0.000 r  clock_inst/hours_reg[5]/C
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  clock_inst/hours_reg[5]/Q
                         net (fo=10, routed)          1.306     1.725    clock_inst/hours_reg[5]
    SLICE_X62Y20         LUT4 (Prop_lut4_I2_O)        0.299     2.024 r  clock_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.811     2.835    clock_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.959 r  clock_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.050     4.009    clock_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.133 r  clock_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     5.800    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.330 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.330    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hours_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.278ns  (logic 4.593ns (49.507%)  route 4.685ns (50.493%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE                         0.000     0.000 r  clock_inst/hours_reg[4]/C
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  clock_inst/hours_reg[4]/Q
                         net (fo=15, routed)          1.209     1.665    clock_inst/hours_reg[4]
    SLICE_X65Y20         LUT5 (Prop_lut5_I1_O)        0.152     1.817 r  clock_inst/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.956     2.773    clock_inst/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I1_O)        0.326     3.099 r  clock_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.859     3.958    clock_inst/sel0[3]
    SLICE_X65Y22         LUT6 (Prop_lut6_I1_O)        0.124     4.082 r  clock_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.661     5.743    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.278 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.278    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hours_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.200ns  (logic 4.486ns (48.757%)  route 4.715ns (51.243%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE                         0.000     0.000 r  clock_inst/hours_reg[5]/C
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  clock_inst/hours_reg[5]/Q
                         net (fo=10, routed)          1.306     1.725    clock_inst/hours_reg[5]
    SLICE_X62Y20         LUT4 (Prop_lut4_I2_O)        0.299     2.024 r  clock_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.811     2.835    clock_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.959 r  clock_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.884     3.842    clock_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.966 r  clock_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.714     5.681    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.200 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.200    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hours_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.161ns  (logic 4.502ns (49.137%)  route 4.660ns (50.863%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE                         0.000     0.000 r  clock_inst/hours_reg[5]/C
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  clock_inst/hours_reg[5]/Q
                         net (fo=10, routed)          1.306     1.725    clock_inst/hours_reg[5]
    SLICE_X62Y20         LUT4 (Prop_lut4_I2_O)        0.299     2.024 r  clock_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.811     2.835    clock_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.959 r  clock_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.879     3.837    clock_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.961 r  clock_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664     5.626    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.161 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.161    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clock_inst/minutes_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.664ns  (logic 1.451ns (25.619%)  route 4.213ns (74.381%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=71, routed)          4.213     5.664    clock_inst/AR[0]
    SLICE_X61Y22         FDCE                                         f  clock_inst/minutes_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clock_inst/minutes_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.214ns  (logic 1.451ns (27.832%)  route 3.763ns (72.168%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=71, routed)          3.763     5.214    clock_inst/AR[0]
    SLICE_X62Y22         FDCE                                         f  clock_inst/minutes_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clock_inst/minutes_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.893ns  (logic 1.451ns (29.658%)  route 3.442ns (70.342%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=71, routed)          3.442     4.893    clock_inst/AR[0]
    SLICE_X58Y22         FDCE                                         f  clock_inst/minutes_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/minutes_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_inst/minutes_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.303%)  route 0.157ns (45.697%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDCE                         0.000     0.000 r  clock_inst/minutes_reg[3]/C
    SLICE_X58Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock_inst/minutes_reg[3]/Q
                         net (fo=12, routed)          0.157     0.298    clock_inst/minutes[3]
    SLICE_X58Y22         LUT6 (Prop_lut6_I0_O)        0.045     0.343 r  clock_inst/minutes[5]_i_1/O
                         net (fo=1, routed)           0.000     0.343    clock_inst/minutes_0[5]
    SLICE_X58Y22         FDCE                                         r  clock_inst/minutes_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/minutes_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_inst/minutes_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  clock_inst/minutes_reg[0]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clock_inst/minutes_reg[0]/Q
                         net (fo=8, routed)           0.185     0.326    clock_inst/minutes[0]
    SLICE_X62Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  clock_inst/minutes[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    clock_inst/minutes_0[0]
    SLICE_X62Y22         FDCE                                         r  clock_inst/minutes_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/minutes_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_inst/minutes_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE                         0.000     0.000 r  clock_inst/minutes_reg[1]/C
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock_inst/minutes_reg[1]/Q
                         net (fo=12, routed)          0.192     0.333    clock_inst/minutes[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.045     0.378 r  clock_inst/minutes[1]_i_1/O
                         net (fo=1, routed)           0.000     0.378    clock_inst/minutes_0[1]
    SLICE_X61Y21         FDCE                                         r  clock_inst/minutes_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/minutes_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_inst/minutes_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE                         0.000     0.000 r  clock_inst/minutes_reg[2]/C
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock_inst/minutes_reg[2]/Q
                         net (fo=11, routed)          0.193     0.334    clock_inst/minutes[2]
    SLICE_X61Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.379 r  clock_inst/minutes[2]_i_1/O
                         net (fo=1, routed)           0.000     0.379    clock_inst/minutes_0[2]
    SLICE_X61Y22         FDCE                                         r  clock_inst/minutes_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/minutes_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_inst/minutes_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.083%)  route 0.193ns (50.917%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE                         0.000     0.000 r  clock_inst/minutes_reg[1]/C
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock_inst/minutes_reg[1]/Q
                         net (fo=12, routed)          0.193     0.334    clock_inst/minutes[1]
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.045     0.379 r  clock_inst/minutes[3]_i_1/O
                         net (fo=1, routed)           0.000     0.379    clock_inst/minutes_0[3]
    SLICE_X58Y22         FDCE                                         r  clock_inst/minutes_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/minutes_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_inst/minutes_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (48.954%)  route 0.194ns (51.046%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE                         0.000     0.000 r  clock_inst/minutes_reg[1]/C
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock_inst/minutes_reg[1]/Q
                         net (fo=12, routed)          0.194     0.335    clock_inst/minutes[1]
    SLICE_X58Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.380 r  clock_inst/minutes[4]_i_1/O
                         net (fo=1, routed)           0.000     0.380    clock_inst/minutes_0[4]
    SLICE_X58Y22         FDCE                                         r  clock_inst/minutes_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hours_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_inst/hours_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.534%)  route 0.197ns (51.466%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE                         0.000     0.000 r  clock_inst/hours_reg[2]/C
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock_inst/hours_reg[2]/Q
                         net (fo=15, routed)          0.197     0.338    clock_inst/hours_reg[2]
    SLICE_X62Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.383 r  clock_inst/hours[4]_i_1/O
                         net (fo=1, routed)           0.000     0.383    clock_inst/p_0_in[4]
    SLICE_X62Y20         FDCE                                         r  clock_inst/hours_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hours_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_inst/hours_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.184ns (46.789%)  route 0.209ns (53.211%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE                         0.000     0.000 r  clock_inst/hours_reg[0]/C
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock_inst/hours_reg[0]/Q
                         net (fo=11, routed)          0.209     0.350    clock_inst/hours_reg[0]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.043     0.393 r  clock_inst/hours[3]_i_1/O
                         net (fo=1, routed)           0.000     0.393    clock_inst/p_0_in[3]
    SLICE_X62Y19         FDCE                                         r  clock_inst/hours_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hours_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_inst/hours_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.186ns (47.059%)  route 0.209ns (52.941%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE                         0.000     0.000 r  clock_inst/hours_reg[0]/C
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock_inst/hours_reg[0]/Q
                         net (fo=11, routed)          0.209     0.350    clock_inst/hours_reg[0]
    SLICE_X62Y19         LUT4 (Prop_lut4_I2_O)        0.045     0.395 r  clock_inst/hours[2]_i_1/O
                         net (fo=1, routed)           0.000     0.395    clock_inst/p_0_in[2]
    SLICE_X62Y19         FDCE                                         r  clock_inst/hours_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hours_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_inst/hours_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.183ns (45.390%)  route 0.220ns (54.610%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE                         0.000     0.000 r  clock_inst/hours_reg[0]/C
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock_inst/hours_reg[0]/Q
                         net (fo=11, routed)          0.220     0.361    clock_inst/hours_reg[0]
    SLICE_X62Y19         LUT3 (Prop_lut3_I1_O)        0.042     0.403 r  clock_inst/hours[1]_i_1/O
                         net (fo=1, routed)           0.000     0.403    clock_inst/p_0_in[1]
    SLICE_X62Y19         FDCE                                         r  clock_inst/hours_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.257ns  (logic 4.705ns (50.824%)  route 4.552ns (49.176%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  display_inst/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  display_inst/sel_reg[1]/Q
                         net (fo=9, routed)           0.632     6.192    display_inst/sel[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.325     6.517 f  display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.978     7.495    clock_inst/an_OBUF[0]
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.326     7.821 r  clock_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.136     8.957    clock_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     9.081 r  clock_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.807    10.887    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.398 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.398    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.138ns  (logic 4.723ns (51.685%)  route 4.415ns (48.315%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  display_inst/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  display_inst/sel_reg[1]/Q
                         net (fo=9, routed)           0.632     6.192    display_inst/sel[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.325     6.517 f  display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.978     7.495    clock_inst/an_OBUF[0]
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.326     7.821 r  clock_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.138     8.959    clock_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.083 r  clock_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668    10.750    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.280 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.280    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.866ns  (logic 4.714ns (53.169%)  route 4.152ns (46.831%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  display_inst/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  display_inst/sel_reg[1]/Q
                         net (fo=9, routed)           0.632     6.192    display_inst/sel[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.325     6.517 f  display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.978     7.495    clock_inst/an_OBUF[0]
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.326     7.821 r  clock_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.828     8.649    clock_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.773 r  clock_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.714    10.487    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.007 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.007    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.833ns  (logic 4.730ns (53.547%)  route 4.103ns (46.453%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  display_inst/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  display_inst/sel_reg[1]/Q
                         net (fo=9, routed)           0.632     6.192    display_inst/sel[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.325     6.517 f  display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.978     7.495    clock_inst/an_OBUF[0]
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.326     7.821 r  clock_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.829     8.650    clock_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.774 r  clock_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664    10.438    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.974 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.974    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.799ns  (logic 4.725ns (53.702%)  route 4.074ns (46.298%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  display_inst/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  display_inst/sel_reg[1]/Q
                         net (fo=9, routed)           0.632     6.192    display_inst/sel[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.325     6.517 f  display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.978     7.495    clock_inst/an_OBUF[0]
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.326     7.821 r  clock_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.593     8.414    clock_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.538 r  clock_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.871    10.409    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.941 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.941    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.733ns  (logic 4.729ns (54.151%)  route 4.004ns (45.849%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  display_inst/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  display_inst/sel_reg[1]/Q
                         net (fo=9, routed)           0.632     6.192    display_inst/sel[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.325     6.517 f  display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.978     7.495    clock_inst/an_OBUF[0]
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.326     7.821 r  clock_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.734     8.555    clock_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.679 r  clock_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.661    10.339    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.875 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.875    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.712ns  (logic 4.698ns (53.932%)  route 4.013ns (46.068%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  display_inst/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  display_inst/sel_reg[1]/Q
                         net (fo=9, routed)           0.632     6.192    display_inst/sel[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.325     6.517 f  display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.978     7.495    clock_inst/an_OBUF[0]
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.326     7.821 r  clock_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.595     8.416    clock_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.540 r  clock_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.809    10.349    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.853 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.853    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_loop[15].pwm_inst/led_out_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.300ns  (logic 4.170ns (50.245%)  route 4.130ns (49.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.628     5.149    pwm_loop[15].pwm_inst/clk_IBUF_BUFG
    SLICE_X60Y17         FDSE                                         r  pwm_loop[15].pwm_inst/led_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDSE (Prop_fdse_C_Q)         0.478     5.627 r  pwm_loop[15].pwm_inst/led_out_reg/Q
                         net (fo=1, routed)           4.130     9.757    leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.692    13.449 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.449    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_loop[1].pwm_inst/led_out_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.148ns  (logic 3.986ns (48.916%)  route 4.162ns (51.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.626     5.147    pwm_loop[1].pwm_inst/clk_IBUF_BUFG
    SLICE_X58Y18         FDSE                                         r  pwm_loop[1].pwm_inst/led_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDSE (Prop_fdse_C_Q)         0.456     5.603 r  pwm_loop[1].pwm_inst/led_out_reg/Q
                         net (fo=1, routed)           4.162     9.766    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.295 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.295    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_loop[7].pwm_inst/led_out_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.130ns  (logic 4.093ns (50.342%)  route 4.037ns (49.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.626     5.147    pwm_loop[7].pwm_inst/clk_IBUF_BUFG
    SLICE_X58Y18         FDSE                                         r  pwm_loop[7].pwm_inst/led_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDSE (Prop_fdse_C_Q)         0.419     5.566 r  pwm_loop[7].pwm_inst/led_out_reg/Q
                         net (fo=1, routed)           4.037     9.603    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.674    13.277 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.277    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 db_min/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/minutes_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.164ns (39.661%)  route 0.250ns (60.339%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.589     1.472    db_min/clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  db_min/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  db_min/btn_out_reg/Q
                         net (fo=7, routed)           0.250     1.886    clock_inst/E[0]
    SLICE_X62Y22         FDCE                                         r  clock_inst/minutes_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_min/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/minutes_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.164ns (33.307%)  route 0.328ns (66.693%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.589     1.472    db_min/clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  db_min/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  db_min/btn_out_reg/Q
                         net (fo=7, routed)           0.328     1.965    clock_inst/E[0]
    SLICE_X61Y21         FDCE                                         r  clock_inst/minutes_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_hour/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/hours_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.231ns (42.787%)  route 0.309ns (57.213%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.585     1.468    db_hour/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  db_hour/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  db_hour/btn_out_reg/Q
                         net (fo=2, routed)           0.168     1.777    clock_inst/btn_h_clean
    SLICE_X61Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.822 r  clock_inst/hours[4]_i_2/O
                         net (fo=5, routed)           0.141     1.963    clock_inst/hours[4]_i_2_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.045     2.008 r  clock_inst/hours[4]_i_1/O
                         net (fo=1, routed)           0.000     2.008    clock_inst/p_0_in[4]
    SLICE_X62Y20         FDCE                                         r  clock_inst/hours_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_min/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/minutes_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.164ns (30.009%)  route 0.383ns (69.991%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.589     1.472    db_min/clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  db_min/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  db_min/btn_out_reg/Q
                         net (fo=7, routed)           0.383     2.019    clock_inst/E[0]
    SLICE_X58Y22         FDCE                                         r  clock_inst/minutes_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_min/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/minutes_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.164ns (30.009%)  route 0.383ns (69.991%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.589     1.472    db_min/clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  db_min/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  db_min/btn_out_reg/Q
                         net (fo=7, routed)           0.383     2.019    clock_inst/E[0]
    SLICE_X58Y22         FDCE                                         r  clock_inst/minutes_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_min/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/minutes_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.164ns (30.009%)  route 0.383ns (69.991%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.589     1.472    db_min/clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  db_min/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  db_min/btn_out_reg/Q
                         net (fo=7, routed)           0.383     2.019    clock_inst/E[0]
    SLICE_X58Y22         FDCE                                         r  clock_inst/minutes_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_hour/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/hours_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.231ns (40.917%)  route 0.334ns (59.083%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.585     1.468    db_hour/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  db_hour/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  db_hour/btn_out_reg/Q
                         net (fo=2, routed)           0.168     1.777    clock_inst/btn_h_clean
    SLICE_X61Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.822 r  clock_inst/hours[4]_i_2/O
                         net (fo=5, routed)           0.165     1.988    clock_inst/hours[4]_i_2_n_0
    SLICE_X62Y19         LUT4 (Prop_lut4_I0_O)        0.045     2.033 r  clock_inst/hours[2]_i_1/O
                         net (fo=1, routed)           0.000     2.033    clock_inst/p_0_in[2]
    SLICE_X62Y19         FDCE                                         r  clock_inst/hours_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_hour/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/hours_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.569ns  (logic 0.235ns (41.332%)  route 0.334ns (58.668%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.585     1.468    db_hour/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  db_hour/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  db_hour/btn_out_reg/Q
                         net (fo=2, routed)           0.168     1.777    clock_inst/btn_h_clean
    SLICE_X61Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.822 r  clock_inst/hours[4]_i_2/O
                         net (fo=5, routed)           0.165     1.988    clock_inst/hours[4]_i_2_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.049     2.037 r  clock_inst/hours[3]_i_1/O
                         net (fo=1, routed)           0.000     2.037    clock_inst/p_0_in[3]
    SLICE_X62Y19         FDCE                                         r  clock_inst/hours_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_min/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/minutes_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.590ns  (logic 0.164ns (27.779%)  route 0.426ns (72.221%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.589     1.472    db_min/clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  db_min/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  db_min/btn_out_reg/Q
                         net (fo=7, routed)           0.426     2.063    clock_inst/E[0]
    SLICE_X61Y22         FDCE                                         r  clock_inst/minutes_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_hour/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/hours_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.186ns (30.973%)  route 0.415ns (69.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.585     1.468    db_hour/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  db_hour/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  db_hour/btn_out_reg/Q
                         net (fo=2, routed)           0.289     1.898    clock_inst/btn_h_clean
    SLICE_X61Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.943 r  clock_inst/hours[5]_i_1/O
                         net (fo=6, routed)           0.125     2.069    clock_inst/hours[5]_i_1_n_0
    SLICE_X62Y20         FDCE                                         r  clock_inst/hours_reg[4]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_hours
                            (input port)
  Destination:            db_hour/btn_sync_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.508ns  (logic 1.699ns (26.109%)  route 4.809ns (73.891%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn_hours (IN)
                         net (fo=0)                   0.000     0.000    btn_hours
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_hours_IBUF_inst/O
                         net (fo=3, routed)           3.531     4.982    db_hour/btn_hours_IBUF
    SLICE_X61Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.106 r  db_hour/btn_sync_i_3/O
                         net (fo=1, routed)           0.799     5.905    db_hour/btn_sync_i_3_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I5_O)        0.124     6.029 r  db_hour/btn_sync_i_1/O
                         net (fo=1, routed)           0.479     6.508    db_hour/btn_sync_i_1_n_0
    SLICE_X59Y20         FDRE                                         r  db_hour/btn_sync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.507     4.848    db_hour/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  db_hour/btn_sync_reg/C

Slack:                    inf
  Source:                 btn_minutes
                            (input port)
  Destination:            db_min/btn_sync_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.394ns  (logic 1.700ns (26.596%)  route 4.693ns (73.404%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn_minutes (IN)
                         net (fo=0)                   0.000     0.000    btn_minutes
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_minutes_IBUF_inst/O
                         net (fo=3, routed)           3.346     4.799    db_min/btn_minutes_IBUF
    SLICE_X64Y17         LUT6 (Prop_lut6_I4_O)        0.124     4.923 r  db_min/btn_sync_i_3__0/O
                         net (fo=1, routed)           0.807     5.729    db_min/btn_sync_i_3__0_n_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.853 r  db_min/btn_sync_i_1__0/O
                         net (fo=1, routed)           0.540     6.394    db_min/btn_sync_i_1__0_n_0
    SLICE_X64Y15         FDRE                                         r  db_min/btn_sync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.513     4.854    db_min/clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  db_min/btn_sync_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkdiv_inst/counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.979ns  (logic 1.451ns (24.270%)  route 4.528ns (75.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=71, routed)          4.528     5.979    clkdiv_inst/AR[0]
    SLICE_X63Y27         FDCE                                         f  clkdiv_inst/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.505     4.846    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  clkdiv_inst/counter_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkdiv_inst/counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.979ns  (logic 1.451ns (24.270%)  route 4.528ns (75.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=71, routed)          4.528     5.979    clkdiv_inst/AR[0]
    SLICE_X63Y27         FDCE                                         f  clkdiv_inst/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.505     4.846    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  clkdiv_inst/counter_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            animator/delay_counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.971ns  (logic 1.451ns (24.304%)  route 4.520ns (75.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=71, routed)          4.520     5.971    animator/AR[0]
    SLICE_X58Y25         FDCE                                         f  animator/delay_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.501     4.842    animator/clk_IBUF_BUFG
    SLICE_X58Y25         FDCE                                         r  animator/delay_counter_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            animator/delay_counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.971ns  (logic 1.451ns (24.304%)  route 4.520ns (75.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=71, routed)          4.520     5.971    animator/AR[0]
    SLICE_X58Y25         FDCE                                         f  animator/delay_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.501     4.842    animator/clk_IBUF_BUFG
    SLICE_X58Y25         FDCE                                         r  animator/delay_counter_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            animator/delay_counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.971ns  (logic 1.451ns (24.304%)  route 4.520ns (75.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=71, routed)          4.520     5.971    animator/AR[0]
    SLICE_X58Y25         FDCE                                         f  animator/delay_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.501     4.842    animator/clk_IBUF_BUFG
    SLICE_X58Y25         FDCE                                         r  animator/delay_counter_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            animator/delay_counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.971ns  (logic 1.451ns (24.304%)  route 4.520ns (75.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=71, routed)          4.520     5.971    animator/AR[0]
    SLICE_X58Y25         FDCE                                         f  animator/delay_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.501     4.842    animator/clk_IBUF_BUFG
    SLICE_X58Y25         FDCE                                         r  animator/delay_counter_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkdiv_inst/counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.841ns  (logic 1.451ns (24.845%)  route 4.390ns (75.155%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=71, routed)          4.390     5.841    clkdiv_inst/AR[0]
    SLICE_X63Y26         FDCE                                         f  clkdiv_inst/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.504     4.845    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  clkdiv_inst/counter_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkdiv_inst/counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.841ns  (logic 1.451ns (24.845%)  route 4.390ns (75.155%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=71, routed)          4.390     5.841    clkdiv_inst/AR[0]
    SLICE_X63Y26         FDCE                                         f  clkdiv_inst/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.504     4.845    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  clkdiv_inst/counter_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/hours_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_ctrl/anim_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.309%)  route 0.199ns (51.691%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE                         0.000     0.000 r  clock_inst/hours_reg[2]/C
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clock_inst/hours_reg[2]/Q
                         net (fo=15, routed)          0.199     0.340    clock_inst/hours_reg[2]
    SLICE_X61Y19         LUT5 (Prop_lut5_I2_O)        0.045     0.385 r  clock_inst/anim_reg_i_1/O
                         net (fo=1, routed)           0.000     0.385    led_ctrl/anim_reg1_out
    SLICE_X61Y19         FDCE                                         r  led_ctrl/anim_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.854     1.981    led_ctrl/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  led_ctrl/anim_reg_reg/C

Slack:                    inf
  Source:                 clock_inst/hours_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_ctrl/pwm_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.184%)  route 0.200ns (51.816%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE                         0.000     0.000 r  clock_inst/hours_reg[2]/C
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock_inst/hours_reg[2]/Q
                         net (fo=15, routed)          0.200     0.341    clock_inst/hours_reg[2]
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.045     0.386 r  clock_inst/pwm_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.386    led_ctrl/D[1]
    SLICE_X61Y19         FDCE                                         r  led_ctrl/pwm_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.854     1.981    led_ctrl/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  led_ctrl/pwm_reg_reg[2]/C

Slack:                    inf
  Source:                 clock_inst/hours_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_ctrl/pwm_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.189ns (48.708%)  route 0.199ns (51.292%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE                         0.000     0.000 r  clock_inst/hours_reg[2]/C
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock_inst/hours_reg[2]/Q
                         net (fo=15, routed)          0.199     0.340    clock_inst/hours_reg[2]
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.048     0.388 r  clock_inst/pwm_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.388    led_ctrl/D[0]
    SLICE_X61Y19         FDCE                                         r  led_ctrl/pwm_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.854     1.981    led_ctrl/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  led_ctrl/pwm_reg_reg[1]/C

Slack:                    inf
  Source:                 clock_inst/hours_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_ctrl/pwm_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.190ns (48.715%)  route 0.200ns (51.285%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE                         0.000     0.000 r  clock_inst/hours_reg[2]/C
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock_inst/hours_reg[2]/Q
                         net (fo=15, routed)          0.200     0.341    clock_inst/hours_reg[2]
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.049     0.390 r  clock_inst/pwm_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     0.390    led_ctrl/D[2]
    SLICE_X61Y19         FDCE                                         r  led_ctrl/pwm_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.854     1.981    led_ctrl/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  led_ctrl/pwm_reg_reg[3]/C

Slack:                    inf
  Source:                 clock_inst/hours_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_ctrl/anim_reg_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.422%)  route 0.468ns (71.578%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE                         0.000     0.000 r  clock_inst/hours_reg[4]/C
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clock_inst/hours_reg[4]/Q
                         net (fo=15, routed)          0.280     0.421    clock_inst/hours_reg[4]
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.045     0.466 r  clock_inst/pwm_reg[3]_i_1/O
                         net (fo=4, routed)           0.188     0.654    led_ctrl/E[0]
    SLICE_X61Y19         FDCE                                         r  led_ctrl/anim_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.854     1.981    led_ctrl/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  led_ctrl/anim_reg_reg/C

Slack:                    inf
  Source:                 clock_inst/hours_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_ctrl/pwm_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.422%)  route 0.468ns (71.578%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE                         0.000     0.000 r  clock_inst/hours_reg[4]/C
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clock_inst/hours_reg[4]/Q
                         net (fo=15, routed)          0.280     0.421    clock_inst/hours_reg[4]
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.045     0.466 r  clock_inst/pwm_reg[3]_i_1/O
                         net (fo=4, routed)           0.188     0.654    led_ctrl/E[0]
    SLICE_X61Y19         FDCE                                         r  led_ctrl/pwm_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.854     1.981    led_ctrl/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  led_ctrl/pwm_reg_reg[1]/C

Slack:                    inf
  Source:                 clock_inst/hours_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_ctrl/pwm_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.422%)  route 0.468ns (71.578%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE                         0.000     0.000 r  clock_inst/hours_reg[4]/C
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clock_inst/hours_reg[4]/Q
                         net (fo=15, routed)          0.280     0.421    clock_inst/hours_reg[4]
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.045     0.466 r  clock_inst/pwm_reg[3]_i_1/O
                         net (fo=4, routed)           0.188     0.654    led_ctrl/E[0]
    SLICE_X61Y19         FDCE                                         r  led_ctrl/pwm_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.854     1.981    led_ctrl/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  led_ctrl/pwm_reg_reg[2]/C

Slack:                    inf
  Source:                 clock_inst/hours_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_ctrl/pwm_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.422%)  route 0.468ns (71.578%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE                         0.000     0.000 r  clock_inst/hours_reg[4]/C
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clock_inst/hours_reg[4]/Q
                         net (fo=15, routed)          0.280     0.421    clock_inst/hours_reg[4]
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.045     0.466 r  clock_inst/pwm_reg[3]_i_1/O
                         net (fo=4, routed)           0.188     0.654    led_ctrl/E[0]
    SLICE_X61Y19         FDCE                                         r  led_ctrl/pwm_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.854     1.981    led_ctrl/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  led_ctrl/pwm_reg_reg[3]/C

Slack:                    inf
  Source:                 btn_hours
                            (input port)
  Destination:            db_hour/btn_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.536ns  (logic 0.219ns (14.286%)  route 1.316ns (85.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn_hours (IN)
                         net (fo=0)                   0.000     0.000    btn_hours
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_hours_IBUF_inst/O
                         net (fo=3, routed)           1.316     1.536    db_hour/btn_hours_IBUF
    SLICE_X59Y20         FDRE                                         r  db_hour/btn_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.853     1.980    db_hour/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  db_hour/btn_sync_reg/C

Slack:                    inf
  Source:                 btn_minutes
                            (input port)
  Destination:            db_min/btn_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.221ns (14.291%)  route 1.323ns (85.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn_minutes (IN)
                         net (fo=0)                   0.000     0.000    btn_minutes
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btn_minutes_IBUF_inst/O
                         net (fo=3, routed)           1.323     1.543    db_min/btn_minutes_IBUF
    SLICE_X64Y15         FDRE                                         r  db_min/btn_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.860     1.987    db_min/clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  db_min/btn_sync_reg/C





