/* SPDX-License-Identifier: BSD-2-Clause */
//[File]            : wf_hif_dmashdl_lite_top.h
//[Revision time]   : Thu Oct 17 15:49:31 2024
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2024 Mediatek Incorportion. All rights reserved.
// remove HW description see https://wiki.mediatek.inc/display/WTKB/CODA+HW+description+separation


#ifndef __WF_HIF_DMASHDL_LITE_TOP_REGS_H__
#define __WF_HIF_DMASHDL_LITE_TOP_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif








#define WF_HIF_DMASHDL_LITE_TOP_BASE                           (0x18026000 + CONN_INFRA_ON_REMAPPING_OFFSET)

#define WF_HIF_DMASHDL_LITE_TOP_DMASHDL_LITE_VERSION_ADDR      (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x00u) 
#define WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_ADDR              (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x04u) 
#define WF_HIF_DMASHDL_LITE_TOP_TOTAL_PAGE_SIZE_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x08u) 
#define WF_HIF_DMASHDL_LITE_TOP_PACKET_MAX_SIZE_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x0Cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x10u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x18u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x20u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x28u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x2cu) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x30u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x34u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x38u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x3cu) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x40u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x44u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x48u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x4cu) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x50u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x54u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x58u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x5cu) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x60u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x64u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x68u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x6cu) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x70u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x74u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x78u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x7cu) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x80u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x84u) 
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x88u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_CONTROL_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x100u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_CONTROL_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x104u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_CONTROL_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x108u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_CONTROL_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x10cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_CONTROL_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x110u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_CONTROL_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x114u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_CONTROL_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x118u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_CONTROL_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x11cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_CONTROL_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x120u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_CONTROL_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x124u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x128u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x12cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x130u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x134u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x138u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_CONTROL_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x13cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_SRC_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x200u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_SRC_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x204u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_SRC_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x208u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_SRC_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x20cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_SRC_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x210u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_SRC_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x214u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_SRC_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x218u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_SRC_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x21cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_SRC_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x220u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_SRC_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x224u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x228u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x22cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x230u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x234u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x238u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_SRC_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x23cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_ACK_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x300u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_ACK_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x304u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_ACK_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x308u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_ACK_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x30Cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_ACK_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x310u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_ACK_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x314u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_ACK_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x318u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_ACK_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x31Cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_ACK_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x320u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_ACK_CNT_ADDR            (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x324u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x328u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x32Cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x330u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x334u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x338u) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_ACK_CNT_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x33Cu) 
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_VALID_0_31_ADDR          (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x400u) 
#define WF_HIF_DMASHDL_LITE_TOP_DMASHDL_IRQ_B_ADDR             (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x408u) 
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_0_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x40cu) 
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_1_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x410u) 
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_2_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x414u) 
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_3_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x418u) 
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_4_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x41cu) 
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_5_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x420u) 
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_6_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x424u) 
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_7_ADDR           (WF_HIF_DMASHDL_LITE_TOP_BASE + 0x428u) 





#define WF_HIF_DMASHDL_LITE_TOP_DMASHDL_LITE_VERSION_DMASHDL_LITE_VERSION_ADDR WF_HIF_DMASHDL_LITE_TOP_DMASHDL_LITE_VERSION_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_DMASHDL_LITE_VERSION_DMASHDL_LITE_VERSION_MASK 0xFFFFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_DMASHDL_LITE_VERSION_DMASHDL_LITE_VERSION_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_SW_RST_B_ADDR     WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_SW_RST_B_MASK     0x00040000u                
#define WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_SW_RST_B_SHFT     18u
#define WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_DISABLE_ADD_RETURN_ADDR WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_DISABLE_ADD_RETURN_MASK 0x00020000u                
#define WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_DISABLE_ADD_RETURN_SHFT 17u
#define WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_WLAN_ID_DEC_EN_ADDR WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_WLAN_ID_DEC_EN_MASK 0x00010000u                
#define WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_WLAN_ID_DEC_EN_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_RESERVE_ADDR      WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_RESERVE_MASK      0x0000FFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_MAIN_CONTROL_RESERVE_SHFT      0u


#define WF_HIF_DMASHDL_LITE_TOP_TOTAL_PAGE_SIZE_PSE_TOTAL_PAGE_SIZE_ADDR WF_HIF_DMASHDL_LITE_TOP_TOTAL_PAGE_SIZE_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_TOTAL_PAGE_SIZE_PSE_TOTAL_PAGE_SIZE_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_TOTAL_PAGE_SIZE_PSE_TOTAL_PAGE_SIZE_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_TOTAL_PAGE_SIZE_PLE_TOTAL_PAGE_SIZE_ADDR WF_HIF_DMASHDL_LITE_TOP_TOTAL_PAGE_SIZE_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_TOTAL_PAGE_SIZE_PLE_TOTAL_PAGE_SIZE_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_TOTAL_PAGE_SIZE_PLE_TOTAL_PAGE_SIZE_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_PACKET_MAX_SIZE_PSE_PACKET_MAX_SIZE_ADDR WF_HIF_DMASHDL_LITE_TOP_PACKET_MAX_SIZE_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_PACKET_MAX_SIZE_PSE_PACKET_MAX_SIZE_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_PACKET_MAX_SIZE_PSE_PACKET_MAX_SIZE_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_PACKET_MAX_SIZE_PLE_PACKET_MAX_SIZE_ADDR WF_HIF_DMASHDL_LITE_TOP_PACKET_MAX_SIZE_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_PACKET_MAX_SIZE_PLE_PACKET_MAX_SIZE_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_PACKET_MAX_SIZE_PLE_PACKET_MAX_SIZE_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP15_DISABLE_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP15_DISABLE_MASK 0x00008000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP15_DISABLE_SHFT 15u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP14_DISABLE_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP14_DISABLE_MASK 0x00004000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP14_DISABLE_SHFT 14u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP13_DISABLE_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP13_DISABLE_MASK 0x00002000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP13_DISABLE_SHFT 13u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP12_DISABLE_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP12_DISABLE_MASK 0x00001000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP12_DISABLE_SHFT 12u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP11_DISABLE_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP11_DISABLE_MASK 0x00000800u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP11_DISABLE_SHFT 11u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP10_DISABLE_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP10_DISABLE_MASK 0x00000400u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP10_DISABLE_SHFT 10u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP9_DISABLE_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP9_DISABLE_MASK 0x00000200u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP9_DISABLE_SHFT 9u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP8_DISABLE_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP8_DISABLE_MASK 0x00000100u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP8_DISABLE_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP7_DISABLE_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP7_DISABLE_MASK 0x00000080u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP7_DISABLE_SHFT 7u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP6_DISABLE_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP6_DISABLE_MASK 0x00000040u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP6_DISABLE_SHFT 6u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP5_DISABLE_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP5_DISABLE_MASK 0x00000020u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP5_DISABLE_SHFT 5u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP4_DISABLE_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP4_DISABLE_MASK 0x00000010u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP4_DISABLE_SHFT 4u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP3_DISABLE_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP3_DISABLE_MASK 0x00000008u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP3_DISABLE_SHFT 3u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP2_DISABLE_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP2_DISABLE_MASK 0x00000004u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP2_DISABLE_SHFT 2u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP1_DISABLE_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP1_DISABLE_MASK 0x00000002u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP1_DISABLE_SHFT 1u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP0_DISABLE_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP0_DISABLE_MASK 0x00000001u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_DISABLE_0_GROUP0_DISABLE_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP15_SN_CHK_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP15_SN_CHK_MASK 0x00008000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP15_SN_CHK_SHFT 15u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP14_SN_CHK_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP14_SN_CHK_MASK 0x00004000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP14_SN_CHK_SHFT 14u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP13_SN_CHK_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP13_SN_CHK_MASK 0x00002000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP13_SN_CHK_SHFT 13u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP12_SN_CHK_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP12_SN_CHK_MASK 0x00001000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP12_SN_CHK_SHFT 12u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP11_SN_CHK_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP11_SN_CHK_MASK 0x00000800u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP11_SN_CHK_SHFT 11u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP10_SN_CHK_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP10_SN_CHK_MASK 0x00000400u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP10_SN_CHK_SHFT 10u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP9_SN_CHK_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP9_SN_CHK_MASK 0x00000200u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP9_SN_CHK_SHFT 9u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP8_SN_CHK_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP8_SN_CHK_MASK 0x00000100u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP8_SN_CHK_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP7_SN_CHK_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP7_SN_CHK_MASK 0x00000080u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP7_SN_CHK_SHFT 7u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP6_SN_CHK_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP6_SN_CHK_MASK 0x00000040u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP6_SN_CHK_SHFT 6u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP5_SN_CHK_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP5_SN_CHK_MASK 0x00000020u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP5_SN_CHK_SHFT 5u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP4_SN_CHK_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP4_SN_CHK_MASK 0x00000010u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP4_SN_CHK_SHFT 4u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP3_SN_CHK_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP3_SN_CHK_MASK 0x00000008u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP3_SN_CHK_SHFT 3u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP2_SN_CHK_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP2_SN_CHK_MASK 0x00000004u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP2_SN_CHK_SHFT 2u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP1_SN_CHK_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP1_SN_CHK_MASK 0x00000002u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP1_SN_CHK_SHFT 1u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP0_SN_CHK_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP0_SN_CHK_MASK 0x00000001u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_SN_CHK_0_GROUP0_SN_CHK_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group15_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group15_src_cnt_udf_chk_MASK 0x00008000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group15_src_cnt_udf_chk_SHFT 15u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group14_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group14_src_cnt_udf_chk_MASK 0x00004000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group14_src_cnt_udf_chk_SHFT 14u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group13_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group13_src_cnt_udf_chk_MASK 0x00002000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group13_src_cnt_udf_chk_SHFT 13u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group12_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group12_src_cnt_udf_chk_MASK 0x00001000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group12_src_cnt_udf_chk_SHFT 12u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group11_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group11_src_cnt_udf_chk_MASK 0x00000800u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group11_src_cnt_udf_chk_SHFT 11u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group10_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group10_src_cnt_udf_chk_MASK 0x00000400u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group10_src_cnt_udf_chk_SHFT 10u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group9_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group9_src_cnt_udf_chk_MASK 0x00000200u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group9_src_cnt_udf_chk_SHFT 9u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group8_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group8_src_cnt_udf_chk_MASK 0x00000100u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group8_src_cnt_udf_chk_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group7_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group7_src_cnt_udf_chk_MASK 0x00000080u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group7_src_cnt_udf_chk_SHFT 7u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group6_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group6_src_cnt_udf_chk_MASK 0x00000040u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group6_src_cnt_udf_chk_SHFT 6u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group5_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group5_src_cnt_udf_chk_MASK 0x00000020u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group5_src_cnt_udf_chk_SHFT 5u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group4_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group4_src_cnt_udf_chk_MASK 0x00000010u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group4_src_cnt_udf_chk_SHFT 4u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group3_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group3_src_cnt_udf_chk_MASK 0x00000008u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group3_src_cnt_udf_chk_SHFT 3u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group2_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group2_src_cnt_udf_chk_MASK 0x00000004u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group2_src_cnt_udf_chk_SHFT 2u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group1_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group1_src_cnt_udf_chk_MASK 0x00000002u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group1_src_cnt_udf_chk_SHFT 1u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group0_src_cnt_udf_chk_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group0_src_cnt_udf_chk_MASK 0x00000001u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_UDF_CHK_0_group0_src_cnt_udf_chk_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_QUEUE3_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_QUEUE3_MAPPING_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_QUEUE3_MAPPING_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_QUEUE2_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_QUEUE2_MAPPING_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_QUEUE2_MAPPING_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_QUEUE1_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_QUEUE1_MAPPING_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_QUEUE1_MAPPING_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_QUEUE0_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_QUEUE0_MAPPING_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING0_QUEUE0_MAPPING_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_QUEUE7_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_QUEUE7_MAPPING_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_QUEUE7_MAPPING_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_QUEUE6_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_QUEUE6_MAPPING_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_QUEUE6_MAPPING_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_QUEUE5_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_QUEUE5_MAPPING_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_QUEUE5_MAPPING_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_QUEUE4_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_QUEUE4_MAPPING_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING1_QUEUE4_MAPPING_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_QUEUE11_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_QUEUE11_MAPPING_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_QUEUE11_MAPPING_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_QUEUE10_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_QUEUE10_MAPPING_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_QUEUE10_MAPPING_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_QUEUE9_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_QUEUE9_MAPPING_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_QUEUE9_MAPPING_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_QUEUE8_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_QUEUE8_MAPPING_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING2_QUEUE8_MAPPING_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_QUEUE15_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_QUEUE15_MAPPING_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_QUEUE15_MAPPING_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_QUEUE14_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_QUEUE14_MAPPING_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_QUEUE14_MAPPING_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_QUEUE13_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_QUEUE13_MAPPING_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_QUEUE13_MAPPING_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_QUEUE12_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_QUEUE12_MAPPING_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING3_QUEUE12_MAPPING_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_QUEUE19_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_QUEUE19_MAPPING_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_QUEUE19_MAPPING_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_QUEUE18_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_QUEUE18_MAPPING_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_QUEUE18_MAPPING_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_QUEUE17_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_QUEUE17_MAPPING_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_QUEUE17_MAPPING_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_QUEUE16_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_QUEUE16_MAPPING_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING4_QUEUE16_MAPPING_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_QUEUE23_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_QUEUE23_MAPPING_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_QUEUE23_MAPPING_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_QUEUE22_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_QUEUE22_MAPPING_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_QUEUE22_MAPPING_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_QUEUE21_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_QUEUE21_MAPPING_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_QUEUE21_MAPPING_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_QUEUE20_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_QUEUE20_MAPPING_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING5_QUEUE20_MAPPING_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_QUEUE27_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_QUEUE27_MAPPING_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_QUEUE27_MAPPING_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_QUEUE26_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_QUEUE26_MAPPING_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_QUEUE26_MAPPING_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_QUEUE25_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_QUEUE25_MAPPING_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_QUEUE25_MAPPING_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_QUEUE24_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_QUEUE24_MAPPING_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING6_QUEUE24_MAPPING_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_QUEUE31_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_QUEUE31_MAPPING_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_QUEUE31_MAPPING_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_QUEUE30_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_QUEUE30_MAPPING_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_QUEUE30_MAPPING_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_QUEUE29_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_QUEUE29_MAPPING_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_QUEUE29_MAPPING_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_QUEUE28_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_QUEUE28_MAPPING_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING7_QUEUE28_MAPPING_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_QUEUE35_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_QUEUE35_MAPPING_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_QUEUE35_MAPPING_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_QUEUE34_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_QUEUE34_MAPPING_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_QUEUE34_MAPPING_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_QUEUE33_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_QUEUE33_MAPPING_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_QUEUE33_MAPPING_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_QUEUE32_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_QUEUE32_MAPPING_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING8_QUEUE32_MAPPING_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_QUEUE39_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_QUEUE39_MAPPING_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_QUEUE39_MAPPING_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_QUEUE38_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_QUEUE38_MAPPING_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_QUEUE38_MAPPING_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_QUEUE37_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_QUEUE37_MAPPING_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_QUEUE37_MAPPING_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_QUEUE36_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_QUEUE36_MAPPING_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING9_QUEUE36_MAPPING_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_QUEUE43_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_QUEUE43_MAPPING_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_QUEUE43_MAPPING_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_QUEUE42_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_QUEUE42_MAPPING_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_QUEUE42_MAPPING_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_QUEUE41_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_QUEUE41_MAPPING_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_QUEUE41_MAPPING_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_QUEUE40_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_QUEUE40_MAPPING_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING10_QUEUE40_MAPPING_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_QUEUE47_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_QUEUE47_MAPPING_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_QUEUE47_MAPPING_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_QUEUE46_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_QUEUE46_MAPPING_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_QUEUE46_MAPPING_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_QUEUE45_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_QUEUE45_MAPPING_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_QUEUE45_MAPPING_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_QUEUE44_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_QUEUE44_MAPPING_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING11_QUEUE44_MAPPING_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_QUEUE51_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_QUEUE51_MAPPING_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_QUEUE51_MAPPING_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_QUEUE50_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_QUEUE50_MAPPING_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_QUEUE50_MAPPING_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_QUEUE49_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_QUEUE49_MAPPING_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_QUEUE49_MAPPING_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_QUEUE48_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_QUEUE48_MAPPING_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING12_QUEUE48_MAPPING_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_QUEUE55_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_QUEUE55_MAPPING_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_QUEUE55_MAPPING_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_QUEUE54_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_QUEUE54_MAPPING_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_QUEUE54_MAPPING_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_QUEUE53_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_QUEUE53_MAPPING_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_QUEUE53_MAPPING_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_QUEUE52_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_QUEUE52_MAPPING_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING13_QUEUE52_MAPPING_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_QUEUE59_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_QUEUE59_MAPPING_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_QUEUE59_MAPPING_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_QUEUE58_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_QUEUE58_MAPPING_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_QUEUE58_MAPPING_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_QUEUE57_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_QUEUE57_MAPPING_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_QUEUE57_MAPPING_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_QUEUE56_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_QUEUE56_MAPPING_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING14_QUEUE56_MAPPING_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_QUEUE63_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_QUEUE63_MAPPING_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_QUEUE63_MAPPING_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_QUEUE62_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_QUEUE62_MAPPING_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_QUEUE62_MAPPING_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_QUEUE61_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_QUEUE61_MAPPING_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_QUEUE61_MAPPING_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_QUEUE60_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_QUEUE60_MAPPING_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING15_QUEUE60_MAPPING_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_QUEUE67_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_QUEUE67_MAPPING_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_QUEUE67_MAPPING_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_QUEUE66_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_QUEUE66_MAPPING_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_QUEUE66_MAPPING_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_QUEUE65_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_QUEUE65_MAPPING_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_QUEUE65_MAPPING_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_QUEUE64_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_QUEUE64_MAPPING_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING16_QUEUE64_MAPPING_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_QUEUE71_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_QUEUE71_MAPPING_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_QUEUE71_MAPPING_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_QUEUE70_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_QUEUE70_MAPPING_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_QUEUE70_MAPPING_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_QUEUE69_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_QUEUE69_MAPPING_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_QUEUE69_MAPPING_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_QUEUE68_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_QUEUE68_MAPPING_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING17_QUEUE68_MAPPING_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_QUEUE75_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_QUEUE75_MAPPING_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_QUEUE75_MAPPING_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_QUEUE74_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_QUEUE74_MAPPING_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_QUEUE74_MAPPING_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_QUEUE73_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_QUEUE73_MAPPING_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_QUEUE73_MAPPING_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_QUEUE72_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_QUEUE72_MAPPING_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING18_QUEUE72_MAPPING_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_QUEUE79_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_QUEUE79_MAPPING_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_QUEUE79_MAPPING_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_QUEUE78_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_QUEUE78_MAPPING_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_QUEUE78_MAPPING_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_QUEUE77_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_QUEUE77_MAPPING_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_QUEUE77_MAPPING_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_QUEUE76_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_QUEUE76_MAPPING_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING19_QUEUE76_MAPPING_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_QUEUE83_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_QUEUE83_MAPPING_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_QUEUE83_MAPPING_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_QUEUE82_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_QUEUE82_MAPPING_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_QUEUE82_MAPPING_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_QUEUE81_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_QUEUE81_MAPPING_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_QUEUE81_MAPPING_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_QUEUE80_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_QUEUE80_MAPPING_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING20_QUEUE80_MAPPING_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_QUEUE87_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_QUEUE87_MAPPING_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_QUEUE87_MAPPING_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_QUEUE86_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_QUEUE86_MAPPING_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_QUEUE86_MAPPING_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_QUEUE85_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_QUEUE85_MAPPING_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_QUEUE85_MAPPING_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_QUEUE84_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_QUEUE84_MAPPING_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING21_QUEUE84_MAPPING_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_QUEUE91_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_QUEUE91_MAPPING_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_QUEUE91_MAPPING_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_QUEUE90_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_QUEUE90_MAPPING_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_QUEUE90_MAPPING_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_QUEUE89_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_QUEUE89_MAPPING_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_QUEUE89_MAPPING_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_QUEUE88_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_QUEUE88_MAPPING_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING22_QUEUE88_MAPPING_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_QUEUE95_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_QUEUE95_MAPPING_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_QUEUE95_MAPPING_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_QUEUE94_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_QUEUE94_MAPPING_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_QUEUE94_MAPPING_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_QUEUE93_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_QUEUE93_MAPPING_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_QUEUE93_MAPPING_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_QUEUE92_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_QUEUE92_MAPPING_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING23_QUEUE92_MAPPING_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_QUEUE99_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_QUEUE99_MAPPING_MASK 0x3F000000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_QUEUE99_MAPPING_SHFT 24u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_QUEUE98_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_QUEUE98_MAPPING_MASK 0x003F0000u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_QUEUE98_MAPPING_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_QUEUE97_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_QUEUE97_MAPPING_MASK 0x00003F00u                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_QUEUE97_MAPPING_SHFT 8u
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_QUEUE96_MAPPING_ADDR WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_QUEUE96_MAPPING_MASK 0x0000003Fu                
#define WF_HIF_DMASHDL_LITE_TOP_QUEUE_MAPPING24_QUEUE96_MAPPING_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_CONTROL_GROUP0_MAX_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP0_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_CONTROL_GROUP0_MAX_QUOTA_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_CONTROL_GROUP0_MAX_QUOTA_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_CONTROL_GROUP0_MIN_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP0_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_CONTROL_GROUP0_MIN_QUOTA_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_CONTROL_GROUP0_MIN_QUOTA_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_CONTROL_GROUP1_MAX_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP1_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_CONTROL_GROUP1_MAX_QUOTA_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_CONTROL_GROUP1_MAX_QUOTA_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_CONTROL_GROUP1_MIN_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP1_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_CONTROL_GROUP1_MIN_QUOTA_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_CONTROL_GROUP1_MIN_QUOTA_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_CONTROL_GROUP2_MAX_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP2_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_CONTROL_GROUP2_MAX_QUOTA_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_CONTROL_GROUP2_MAX_QUOTA_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_CONTROL_GROUP2_MIN_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP2_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_CONTROL_GROUP2_MIN_QUOTA_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_CONTROL_GROUP2_MIN_QUOTA_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_CONTROL_GROUP3_MAX_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP3_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_CONTROL_GROUP3_MAX_QUOTA_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_CONTROL_GROUP3_MAX_QUOTA_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_CONTROL_GROUP3_MIN_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP3_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_CONTROL_GROUP3_MIN_QUOTA_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_CONTROL_GROUP3_MIN_QUOTA_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_CONTROL_GROUP4_MAX_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP4_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_CONTROL_GROUP4_MAX_QUOTA_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_CONTROL_GROUP4_MAX_QUOTA_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_CONTROL_GROUP4_MIN_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP4_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_CONTROL_GROUP4_MIN_QUOTA_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_CONTROL_GROUP4_MIN_QUOTA_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_CONTROL_GROUP5_MAX_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP5_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_CONTROL_GROUP5_MAX_QUOTA_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_CONTROL_GROUP5_MAX_QUOTA_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_CONTROL_GROUP5_MIN_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP5_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_CONTROL_GROUP5_MIN_QUOTA_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_CONTROL_GROUP5_MIN_QUOTA_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_CONTROL_GROUP6_MAX_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP6_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_CONTROL_GROUP6_MAX_QUOTA_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_CONTROL_GROUP6_MAX_QUOTA_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_CONTROL_GROUP6_MIN_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP6_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_CONTROL_GROUP6_MIN_QUOTA_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_CONTROL_GROUP6_MIN_QUOTA_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_CONTROL_GROUP7_MAX_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP7_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_CONTROL_GROUP7_MAX_QUOTA_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_CONTROL_GROUP7_MAX_QUOTA_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_CONTROL_GROUP7_MIN_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP7_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_CONTROL_GROUP7_MIN_QUOTA_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_CONTROL_GROUP7_MIN_QUOTA_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_CONTROL_GROUP8_MAX_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP8_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_CONTROL_GROUP8_MAX_QUOTA_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_CONTROL_GROUP8_MAX_QUOTA_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_CONTROL_GROUP8_MIN_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP8_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_CONTROL_GROUP8_MIN_QUOTA_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_CONTROL_GROUP8_MIN_QUOTA_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_CONTROL_GROUP9_MAX_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP9_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_CONTROL_GROUP9_MAX_QUOTA_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_CONTROL_GROUP9_MAX_QUOTA_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_CONTROL_GROUP9_MIN_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP9_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_CONTROL_GROUP9_MIN_QUOTA_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_CONTROL_GROUP9_MIN_QUOTA_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_CONTROL_GROUP10_MAX_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP10_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_CONTROL_GROUP10_MAX_QUOTA_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_CONTROL_GROUP10_MAX_QUOTA_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_CONTROL_GROUP10_MIN_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP10_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_CONTROL_GROUP10_MIN_QUOTA_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_CONTROL_GROUP10_MIN_QUOTA_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_CONTROL_GROUP11_MAX_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP11_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_CONTROL_GROUP11_MAX_QUOTA_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_CONTROL_GROUP11_MAX_QUOTA_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_CONTROL_GROUP11_MIN_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP11_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_CONTROL_GROUP11_MIN_QUOTA_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_CONTROL_GROUP11_MIN_QUOTA_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_CONTROL_GROUP12_MAX_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP12_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_CONTROL_GROUP12_MAX_QUOTA_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_CONTROL_GROUP12_MAX_QUOTA_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_CONTROL_GROUP12_MIN_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP12_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_CONTROL_GROUP12_MIN_QUOTA_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_CONTROL_GROUP12_MIN_QUOTA_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_CONTROL_GROUP13_MAX_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP13_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_CONTROL_GROUP13_MAX_QUOTA_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_CONTROL_GROUP13_MAX_QUOTA_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_CONTROL_GROUP13_MIN_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP13_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_CONTROL_GROUP13_MIN_QUOTA_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_CONTROL_GROUP13_MIN_QUOTA_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_CONTROL_GROUP14_MAX_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP14_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_CONTROL_GROUP14_MAX_QUOTA_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_CONTROL_GROUP14_MAX_QUOTA_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_CONTROL_GROUP14_MIN_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP14_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_CONTROL_GROUP14_MIN_QUOTA_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_CONTROL_GROUP14_MIN_QUOTA_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_CONTROL_GROUP15_MAX_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP15_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_CONTROL_GROUP15_MAX_QUOTA_MASK 0x1FFF0000u                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_CONTROL_GROUP15_MAX_QUOTA_SHFT 16u
#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_CONTROL_GROUP15_MIN_QUOTA_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP15_CONTROL_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_CONTROL_GROUP15_MIN_QUOTA_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_CONTROL_GROUP15_MIN_QUOTA_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_SRC_CNT_GROUP0_SRC_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP0_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_SRC_CNT_GROUP0_SRC_CNT_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_SRC_CNT_GROUP0_SRC_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_SRC_CNT_GROUP1_SRC_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP1_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_SRC_CNT_GROUP1_SRC_CNT_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_SRC_CNT_GROUP1_SRC_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_SRC_CNT_GROUP2_SRC_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP2_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_SRC_CNT_GROUP2_SRC_CNT_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_SRC_CNT_GROUP2_SRC_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_SRC_CNT_GROUP3_SRC_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP3_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_SRC_CNT_GROUP3_SRC_CNT_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_SRC_CNT_GROUP3_SRC_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_SRC_CNT_GROUP4_SRC_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP4_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_SRC_CNT_GROUP4_SRC_CNT_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_SRC_CNT_GROUP4_SRC_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_SRC_CNT_GROUP5_SRC_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP5_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_SRC_CNT_GROUP5_SRC_CNT_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_SRC_CNT_GROUP5_SRC_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_SRC_CNT_GROUP6_SRC_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP6_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_SRC_CNT_GROUP6_SRC_CNT_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_SRC_CNT_GROUP6_SRC_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_SRC_CNT_GROUP7_SRC_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP7_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_SRC_CNT_GROUP7_SRC_CNT_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_SRC_CNT_GROUP7_SRC_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_SRC_CNT_GROUP8_SRC_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP8_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_SRC_CNT_GROUP8_SRC_CNT_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_SRC_CNT_GROUP8_SRC_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_SRC_CNT_GROUP9_SRC_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP9_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_SRC_CNT_GROUP9_SRC_CNT_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_SRC_CNT_GROUP9_SRC_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_SRC_CNT_GROUP10_SRC_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP10_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_SRC_CNT_GROUP10_SRC_CNT_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_SRC_CNT_GROUP10_SRC_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_SRC_CNT_GROUP11_SRC_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP11_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_SRC_CNT_GROUP11_SRC_CNT_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_SRC_CNT_GROUP11_SRC_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_SRC_CNT_GROUP12_SRC_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP12_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_SRC_CNT_GROUP12_SRC_CNT_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_SRC_CNT_GROUP12_SRC_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_SRC_CNT_GROUP13_SRC_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP13_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_SRC_CNT_GROUP13_SRC_CNT_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_SRC_CNT_GROUP13_SRC_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_SRC_CNT_GROUP14_SRC_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP14_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_SRC_CNT_GROUP14_SRC_CNT_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_SRC_CNT_GROUP14_SRC_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_SRC_CNT_GROUP15_SRC_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP15_SRC_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_SRC_CNT_GROUP15_SRC_CNT_MASK 0x00001FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_SRC_CNT_GROUP15_SRC_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_ACK_CNT_GROUP0_ACK_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP0_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_ACK_CNT_GROUP0_ACK_CNT_MASK 0x00000FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP0_ACK_CNT_GROUP0_ACK_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_ACK_CNT_GROUP1_ACK_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP1_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_ACK_CNT_GROUP1_ACK_CNT_MASK 0x00000FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP1_ACK_CNT_GROUP1_ACK_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_ACK_CNT_GROUP2_ACK_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP2_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_ACK_CNT_GROUP2_ACK_CNT_MASK 0x00000FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP2_ACK_CNT_GROUP2_ACK_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_ACK_CNT_GROUP3_ACK_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP3_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_ACK_CNT_GROUP3_ACK_CNT_MASK 0x00000FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP3_ACK_CNT_GROUP3_ACK_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_ACK_CNT_GROUP4_ACK_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP4_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_ACK_CNT_GROUP4_ACK_CNT_MASK 0x00000FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP4_ACK_CNT_GROUP4_ACK_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_ACK_CNT_GROUP5_ACK_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP5_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_ACK_CNT_GROUP5_ACK_CNT_MASK 0x00000FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP5_ACK_CNT_GROUP5_ACK_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_ACK_CNT_GROUP6_ACK_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP6_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_ACK_CNT_GROUP6_ACK_CNT_MASK 0x00000FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP6_ACK_CNT_GROUP6_ACK_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_ACK_CNT_GROUP7_ACK_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP7_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_ACK_CNT_GROUP7_ACK_CNT_MASK 0x00000FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP7_ACK_CNT_GROUP7_ACK_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_ACK_CNT_GROUP8_ACK_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP8_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_ACK_CNT_GROUP8_ACK_CNT_MASK 0x00000FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP8_ACK_CNT_GROUP8_ACK_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_ACK_CNT_GROUP9_ACK_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP9_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_ACK_CNT_GROUP9_ACK_CNT_MASK 0x00000FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP9_ACK_CNT_GROUP9_ACK_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_ACK_CNT_GROUP10_ACK_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP10_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_ACK_CNT_GROUP10_ACK_CNT_MASK 0x00000FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP10_ACK_CNT_GROUP10_ACK_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_ACK_CNT_GROUP11_ACK_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP11_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_ACK_CNT_GROUP11_ACK_CNT_MASK 0x00000FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP11_ACK_CNT_GROUP11_ACK_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_ACK_CNT_GROUP12_ACK_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP12_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_ACK_CNT_GROUP12_ACK_CNT_MASK 0x00000FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP12_ACK_CNT_GROUP12_ACK_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_ACK_CNT_GROUP13_ACK_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP13_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_ACK_CNT_GROUP13_ACK_CNT_MASK 0x00000FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP13_ACK_CNT_GROUP13_ACK_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_ACK_CNT_GROUP14_ACK_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP14_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_ACK_CNT_GROUP14_ACK_CNT_MASK 0x00000FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP14_ACK_CNT_GROUP14_ACK_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_ACK_CNT_GROUP15_ACK_CNT_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP15_ACK_CNT_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_ACK_CNT_GROUP15_ACK_CNT_MASK 0x00000FFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP15_ACK_CNT_GROUP15_ACK_CNT_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_GROUP_VALID_0_31_GROUP_VALID_0_31_ADDR WF_HIF_DMASHDL_LITE_TOP_GROUP_VALID_0_31_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_VALID_0_31_GROUP_VALID_0_31_MASK 0xFFFFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_GROUP_VALID_0_31_GROUP_VALID_0_31_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_DMASHDL_IRQ_B_DMASHDL_IRQ_B_ADDR WF_HIF_DMASHDL_LITE_TOP_DMASHDL_IRQ_B_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_DMASHDL_IRQ_B_DMASHDL_IRQ_B_MASK 0x00000001u                
#define WF_HIF_DMASHDL_LITE_TOP_DMASHDL_IRQ_B_DMASHDL_IRQ_B_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_0_DBG_CTRL_INFO_0_ADDR WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_0_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_0_DBG_CTRL_INFO_0_MASK 0xFFFFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_0_DBG_CTRL_INFO_0_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_1_DBG_CTRL_INFO_1_ADDR WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_1_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_1_DBG_CTRL_INFO_1_MASK 0xFFFFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_1_DBG_CTRL_INFO_1_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_2_DBG_CTRL_INFO_2_ADDR WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_2_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_2_DBG_CTRL_INFO_2_MASK 0xFFFFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_2_DBG_CTRL_INFO_2_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_3_DBG_CTRL_INFO_3_ADDR WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_3_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_3_DBG_CTRL_INFO_3_MASK 0xFFFFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_3_DBG_CTRL_INFO_3_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_4_DBG_CTRL_INFO_4_ADDR WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_4_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_4_DBG_CTRL_INFO_4_MASK 0xFFFFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_4_DBG_CTRL_INFO_4_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_5_DBG_CTRL_INFO_5_ADDR WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_5_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_5_DBG_CTRL_INFO_5_MASK 0xFFFFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_5_DBG_CTRL_INFO_5_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_6_DBG_CTRL_INFO_6_ADDR WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_6_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_6_DBG_CTRL_INFO_6_MASK 0xFFFFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_6_DBG_CTRL_INFO_6_SHFT 0u


#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_7_DBG_CTRL_INFO_7_ADDR WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_7_ADDR
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_7_DBG_CTRL_INFO_7_MASK 0xFFFFFFFFu                
#define WF_HIF_DMASHDL_LITE_TOP_DBG_CTRL_INFO_7_DBG_CTRL_INFO_7_SHFT 0u

#ifdef __cplusplus
}
#endif

#endif // __WF_HIF_DMASHDL_LITE_TOP_REGS_H__
