#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May  8 10:37:57 2025
# Process ID: 12636
# Current directory: Z:/25Spring/Vivado_lab/projects/project_4_hamd/project_4_hamd.runs/synth_1
# Command line: vivado.exe -log sc_cpu_iotest.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sc_cpu_iotest.tcl
# Log file: Z:/25Spring/Vivado_lab/projects/project_4_hamd/project_4_hamd.runs/synth_1/sc_cpu_iotest.vds
# Journal file: Z:/25Spring/Vivado_lab/projects/project_4_hamd/project_4_hamd.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sc_cpu_iotest.tcl -notrace
Command: synth_design -top sc_cpu_iotest -part xc7a50tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7860 
WARNING: [Synth 8-1935] empty port in module declaration [Z:/25Spring/Vivado_lab/lab4/src/sc_datamem.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 840.375 ; gain = 186.559
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sc_cpu_iotest' [Z:/25Spring/Vivado_lab/lab4/src/sc_cpu_iotest.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_and_mem_clock' [Z:/25Spring/Vivado_lab/lab4/src/clock_and_mem_clock.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_and_mem_clock' (1#1) [Z:/25Spring/Vivado_lab/lab4/src/clock_and_mem_clock.v:1]
INFO: [Synth 8-6157] synthesizing module 'in_port' [Z:/25Spring/Vivado_lab/lab4/src/in_port.v:1]
INFO: [Synth 8-6155] done synthesizing module 'in_port' (2#1) [Z:/25Spring/Vivado_lab/lab4/src/in_port.v:1]
INFO: [Synth 8-6157] synthesizing module 'sc_computer_main' [Z:/25Spring/Vivado_lab/lab4/src/sc_computer_main.v:7]
INFO: [Synth 8-6157] synthesizing module 'sc_cpu' [Z:/25Spring/Vivado_lab/lab3/src/src/sc_cpu.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff32' [Z:/25Spring/Vivado_lab/lab3/src/src/dff32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff32' (3#1) [Z:/25Spring/Vivado_lab/lab3/src/src/dff32.v:1]
INFO: [Synth 8-6157] synthesizing module 'immext' [Z:/25Spring/Vivado_lab/lab2/src/immext.v:1]
INFO: [Synth 8-6155] done synthesizing module 'immext' (4#1) [Z:/25Spring/Vivado_lab/lab2/src/immext.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [Z:/25Spring/Vivado_lab/lab3/src/src/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (5#1) [Z:/25Spring/Vivado_lab/lab3/src/src/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'sc_cu' [Z:/25Spring/Vivado_lab/lab4/src_hamd/sc_cu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sc_cu' (6#1) [Z:/25Spring/Vivado_lab/lab4/src_hamd/sc_cu.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [Z:/25Spring/Vivado_lab/lab4/src_hamd/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (7#1) [Z:/25Spring/Vivado_lab/lab4/src_hamd/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux4x32' [Z:/25Spring/Vivado_lab/lab3/src/src/mux4x32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux4x32' (8#1) [Z:/25Spring/Vivado_lab/lab3/src/src/mux4x32.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2x32' [Z:/25Spring/Vivado_lab/lab3/src/src/mux2x32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux2x32' (9#1) [Z:/25Spring/Vivado_lab/lab3/src/src/mux2x32.v:1]
INFO: [Synth 8-6157] synthesizing module 'cla32' [Z:/25Spring/Vivado_lab/lab3/src/src/cla32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cla32' (10#1) [Z:/25Spring/Vivado_lab/lab3/src/src/cla32.v:1]
WARNING: [Synth 8-7023] instance 'pcplus4' of module 'cla32' has 4 connections declared, but only 3 given [Z:/25Spring/Vivado_lab/lab3/src/src/sc_cpu.v:87]
WARNING: [Synth 8-7023] instance 'br_adr' of module 'cla32' has 4 connections declared, but only 3 given [Z:/25Spring/Vivado_lab/lab3/src/src/sc_cpu.v:93]
WARNING: [Synth 8-7023] instance 'genjalrpc' of module 'cla32' has 4 connections declared, but only 3 given [Z:/25Spring/Vivado_lab/lab3/src/src/sc_cpu.v:99]
INFO: [Synth 8-6155] done synthesizing module 'sc_cpu' (11#1) [Z:/25Spring/Vivado_lab/lab3/src/src/sc_cpu.v:1]
INFO: [Synth 8-6157] synthesizing module 'sc_instmem' [Z:/25Spring/Vivado_lab/lab4/src/sc_instmem.v:1]
INFO: [Synth 8-6157] synthesizing module 'lpm_rom_irom' [Z:/25Spring/Vivado_lab/projects/project_4_hamd/project_4_hamd.runs/synth_1/.Xil/Vivado-12636-HUANGYILUMA58AA/realtime/lpm_rom_irom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lpm_rom_irom' (12#1) [Z:/25Spring/Vivado_lab/projects/project_4_hamd/project_4_hamd.runs/synth_1/.Xil/Vivado-12636-HUANGYILUMA58AA/realtime/lpm_rom_irom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sc_instmem' (13#1) [Z:/25Spring/Vivado_lab/lab4/src/sc_instmem.v:1]
INFO: [Synth 8-6157] synthesizing module 'sc_datamem' [Z:/25Spring/Vivado_lab/lab4/src/sc_datamem.v:1]
INFO: [Synth 8-6157] synthesizing module 'lpm_ram_dq_dram' [Z:/25Spring/Vivado_lab/projects/project_4_hamd/project_4_hamd.runs/synth_1/.Xil/Vivado-12636-HUANGYILUMA58AA/realtime/lpm_ram_dq_dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lpm_ram_dq_dram' (14#1) [Z:/25Spring/Vivado_lab/projects/project_4_hamd/project_4_hamd.runs/synth_1/.Xil/Vivado-12636-HUANGYILUMA58AA/realtime/lpm_ram_dq_dram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'io_output' [Z:/25Spring/Vivado_lab/lab4/src/io_output.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [Z:/25Spring/Vivado_lab/lab4/src/io_output.v:19]
INFO: [Synth 8-6155] done synthesizing module 'io_output' (15#1) [Z:/25Spring/Vivado_lab/lab4/src/io_output.v:1]
INFO: [Synth 8-6157] synthesizing module 'io_input' [Z:/25Spring/Vivado_lab/lab4/src/io_input.v:1]
INFO: [Synth 8-6157] synthesizing module 'io_input_mux' [Z:/25Spring/Vivado_lab/lab4/src/io_input.v:21]
INFO: [Synth 8-6155] done synthesizing module 'io_input_mux' (16#1) [Z:/25Spring/Vivado_lab/lab4/src/io_input.v:21]
INFO: [Synth 8-6155] done synthesizing module 'io_input' (17#1) [Z:/25Spring/Vivado_lab/lab4/src/io_input.v:1]
WARNING: [Synth 8-308] ignoring empty port [Z:/25Spring/Vivado_lab/lab4/src/sc_datamem.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sc_datamem' (18#1) [Z:/25Spring/Vivado_lab/lab4/src/sc_datamem.v:1]
WARNING: [Synth 8-7023] instance 'dmem' of module 'sc_datamem' has 13 connections declared, but only 12 given [Z:/25Spring/Vivado_lab/lab4/src/sc_computer_main.v:38]
INFO: [Synth 8-6155] done synthesizing module 'sc_computer_main' (19#1) [Z:/25Spring/Vivado_lab/lab4/src/sc_computer_main.v:7]
INFO: [Synth 8-6157] synthesizing module 'out_port_hex2dec' [Z:/25Spring/Vivado_lab/lab4/src/out_port_hex2dec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'out_port_hex2dec' (20#1) [Z:/25Spring/Vivado_lab/lab4/src/out_port_hex2dec.v:1]
INFO: [Synth 8-6157] synthesizing module 'display' [Z:/25Spring/Vivado_lab/lab4/src/display.v:22]
INFO: [Synth 8-6157] synthesizing module 'seg7' [Z:/25Spring/Vivado_lab/lab4/src/seg7.v:22]
INFO: [Synth 8-226] default block is never used [Z:/25Spring/Vivado_lab/lab4/src/seg7.v:28]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (21#1) [Z:/25Spring/Vivado_lab/lab4/src/seg7.v:22]
INFO: [Synth 8-6155] done synthesizing module 'display' (22#1) [Z:/25Spring/Vivado_lab/lab4/src/display.v:22]
INFO: [Synth 8-6155] done synthesizing module 'sc_cpu_iotest' (23#1) [Z:/25Spring/Vivado_lab/lab4/src/sc_cpu_iotest.v:23]
WARNING: [Synth 8-3331] design io_input has unconnected port addr[31]
WARNING: [Synth 8-3331] design io_input has unconnected port addr[30]
WARNING: [Synth 8-3331] design io_input has unconnected port addr[29]
WARNING: [Synth 8-3331] design io_input has unconnected port addr[28]
WARNING: [Synth 8-3331] design io_input has unconnected port addr[27]
WARNING: [Synth 8-3331] design io_input has unconnected port addr[26]
WARNING: [Synth 8-3331] design io_input has unconnected port addr[25]
WARNING: [Synth 8-3331] design io_input has unconnected port addr[24]
WARNING: [Synth 8-3331] design io_input has unconnected port addr[23]
WARNING: [Synth 8-3331] design io_input has unconnected port addr[22]
WARNING: [Synth 8-3331] design io_input has unconnected port addr[21]
WARNING: [Synth 8-3331] design io_input has unconnected port addr[20]
WARNING: [Synth 8-3331] design io_input has unconnected port addr[19]
WARNING: [Synth 8-3331] design io_input has unconnected port addr[18]
WARNING: [Synth 8-3331] design io_input has unconnected port addr[17]
WARNING: [Synth 8-3331] design io_input has unconnected port addr[16]
WARNING: [Synth 8-3331] design io_input has unconnected port addr[15]
WARNING: [Synth 8-3331] design io_input has unconnected port addr[14]
WARNING: [Synth 8-3331] design io_input has unconnected port addr[13]
WARNING: [Synth 8-3331] design io_input has unconnected port addr[12]
WARNING: [Synth 8-3331] design io_input has unconnected port addr[11]
WARNING: [Synth 8-3331] design io_input has unconnected port addr[10]
WARNING: [Synth 8-3331] design io_input has unconnected port addr[9]
WARNING: [Synth 8-3331] design io_input has unconnected port addr[8]
WARNING: [Synth 8-3331] design io_input has unconnected port addr[1]
WARNING: [Synth 8-3331] design io_input has unconnected port addr[0]
WARNING: [Synth 8-3331] design io_output has unconnected port addr[31]
WARNING: [Synth 8-3331] design io_output has unconnected port addr[30]
WARNING: [Synth 8-3331] design io_output has unconnected port addr[29]
WARNING: [Synth 8-3331] design io_output has unconnected port addr[28]
WARNING: [Synth 8-3331] design io_output has unconnected port addr[27]
WARNING: [Synth 8-3331] design io_output has unconnected port addr[26]
WARNING: [Synth 8-3331] design io_output has unconnected port addr[25]
WARNING: [Synth 8-3331] design io_output has unconnected port addr[24]
WARNING: [Synth 8-3331] design io_output has unconnected port addr[23]
WARNING: [Synth 8-3331] design io_output has unconnected port addr[22]
WARNING: [Synth 8-3331] design io_output has unconnected port addr[21]
WARNING: [Synth 8-3331] design io_output has unconnected port addr[20]
WARNING: [Synth 8-3331] design io_output has unconnected port addr[19]
WARNING: [Synth 8-3331] design io_output has unconnected port addr[18]
WARNING: [Synth 8-3331] design io_output has unconnected port addr[17]
WARNING: [Synth 8-3331] design io_output has unconnected port addr[16]
WARNING: [Synth 8-3331] design io_output has unconnected port addr[15]
WARNING: [Synth 8-3331] design io_output has unconnected port addr[14]
WARNING: [Synth 8-3331] design io_output has unconnected port addr[13]
WARNING: [Synth 8-3331] design io_output has unconnected port addr[12]
WARNING: [Synth 8-3331] design io_output has unconnected port addr[11]
WARNING: [Synth 8-3331] design io_output has unconnected port addr[10]
WARNING: [Synth 8-3331] design io_output has unconnected port addr[9]
WARNING: [Synth 8-3331] design io_output has unconnected port addr[8]
WARNING: [Synth 8-3331] design io_output has unconnected port addr[1]
WARNING: [Synth 8-3331] design io_output has unconnected port addr[0]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[31]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[30]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[29]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[28]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[27]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[26]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[25]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[24]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[23]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[22]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[21]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[20]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[19]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[18]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[17]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[16]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[15]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[14]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[13]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[12]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[11]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[10]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[9]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[8]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[1]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port addr[0]
WARNING: [Synth 8-3331] design sc_instmem has unconnected port clock
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[31]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[30]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[29]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[28]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[27]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[26]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[25]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[24]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[23]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[22]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[21]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[20]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[19]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[18]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[17]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[16]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[15]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[14]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[13]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[12]
WARNING: [Synth 8-3331] design cla32 has unconnected port x2[11]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 881.312 ; gain = 227.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 881.312 ; gain = 227.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 881.312 ; gain = 227.496
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [z:/25Spring/Vivado_lab/projects/project_4_hamd/project_4_hamd.srcs/sources_1/ip/lpm_rom_irom/lpm_rom_irom/lpm_rom_irom_in_context.xdc] for cell 'computer_main/imem/irom'
Finished Parsing XDC File [z:/25Spring/Vivado_lab/projects/project_4_hamd/project_4_hamd.srcs/sources_1/ip/lpm_rom_irom/lpm_rom_irom/lpm_rom_irom_in_context.xdc] for cell 'computer_main/imem/irom'
Parsing XDC File [z:/25Spring/Vivado_lab/projects/project_4_hamd/project_4_hamd.srcs/sources_1/ip/lpm_ram_dq_dram/lpm_ram_dq_dram/lpm_ram_dq_dram_in_context.xdc] for cell 'computer_main/dmem/dram'
Finished Parsing XDC File [z:/25Spring/Vivado_lab/projects/project_4_hamd/project_4_hamd.srcs/sources_1/ip/lpm_ram_dq_dram/lpm_ram_dq_dram/lpm_ram_dq_dram_in_context.xdc] for cell 'computer_main/dmem/dram'
Parsing XDC File [Z:/25Spring/Vivado_lab/lab4/constr/sc_computer_iotest.xdc]
WARNING: [Vivado 12-507] No nets matched 'computer_main/cpu/rf/dram_i_492_1'. [Z:/25Spring/Vivado_lab/lab4/constr/sc_computer_iotest.xdc:53]
WARNING: [Vivado 12-507] No nets matched 'computer_main/cpu/alu_b/alub[5]'. [Z:/25Spring/Vivado_lab/lab4/constr/sc_computer_iotest.xdc:54]
Finished Parsing XDC File [Z:/25Spring/Vivado_lab/lab4/constr/sc_computer_iotest.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [Z:/25Spring/Vivado_lab/lab4/constr/sc_computer_iotest.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/sc_cpu_iotest_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/25Spring/Vivado_lab/lab4/constr/sc_computer_iotest.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sc_cpu_iotest_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sc_cpu_iotest_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1022.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1022.434 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1022.434 ; gain = 368.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1022.434 ; gain = 368.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for computer_main/imem/irom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for computer_main/dmem/dram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1022.434 ; gain = 368.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1022.434 ; gain = 368.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 37    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_and_mem_clock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module immext 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module mux4x32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux2x32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module cla32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module io_output 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module io_input_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module io_input 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module display 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design sc_cpu_iotest has port seg_data_0_pin[7] driven by constant 0
WARNING: [Synth 8-3917] design sc_cpu_iotest has port seg_data_1_pin[7] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1022.434 ; gain = 368.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1022.434 ; gain = 368.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 1022.434 ; gain = 368.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:28 . Memory (MB): peak = 1109.062 ; gain = 455.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 1121.949 ; gain = 468.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 1121.949 ; gain = 468.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:32 . Memory (MB): peak = 1121.949 ; gain = 468.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:32 . Memory (MB): peak = 1121.949 ; gain = 468.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:32 . Memory (MB): peak = 1121.949 ; gain = 468.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:01:32 . Memory (MB): peak = 1121.949 ; gain = 468.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |lpm_ram_dq_dram |         1|
|2     |lpm_rom_irom    |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |lpm_ram_dq_dram |     1|
|2     |lpm_rom_irom    |     1|
|3     |BUFG            |     3|
|4     |CARRY4          |   609|
|5     |LUT1            |    48|
|6     |LUT2            |   539|
|7     |LUT3            |   635|
|8     |LUT4            |   708|
|9     |LUT5            |   550|
|10    |LUT6            |  2085|
|11    |MUXF7           |   267|
|12    |FDCE            |  1109|
|13    |FDPE            |    30|
|14    |FDRE            |    23|
|15    |IBUF            |    12|
|16    |OBUF            |    40|
+------+----------------+------+

Report Instance Areas: 
+------+-------------------+--------------------+------+
|      |Instance           |Module              |Cells |
+------+-------------------+--------------------+------+
|1     |top                |                    |  6722|
|2     |  clock_gen        |clock_and_mem_clock |     4|
|3     |  computer_main    |sc_computer_main    |  4180|
|4     |    cpu            |sc_cpu              |  2335|
|5     |      ip           |dff32               |    32|
|6     |      alu_b        |mux2x32             |    14|
|7     |      br_adr       |cla32               |    23|
|8     |      gen_Regf_din |mux2x32_2           |    31|
|9     |      genjalrpc    |cla32_3             |    23|
|10    |      nextpc       |mux4x32             |    32|
|11    |      pcplus4      |cla32_4             |     8|
|12    |      result       |mux2x32_5           |     1|
|13    |      rf           |regfile             |  2171|
|14    |    dmem           |sc_datamem          |  1302|
|15    |      IO_input     |io_input            |    10|
|16    |      IO_output    |io_output           |  1260|
|17    |    imem           |sc_instmem          |   542|
|18    |  dec10            |out_port_hex2dec    |   803|
|19    |  dec32            |out_port_hex2dec_0  |   804|
|20    |  dec54            |out_port_hex2dec_1  |   802|
|21    |  display          |display             |    61|
|22    |    decode7seg     |seg7                |     7|
+------+-------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:01:32 . Memory (MB): peak = 1121.949 ; gain = 468.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 55 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:15 ; elapsed = 00:01:30 . Memory (MB): peak = 1121.949 ; gain = 327.012
Synthesis Optimization Complete : Time (s): cpu = 00:01:23 ; elapsed = 00:01:32 . Memory (MB): peak = 1121.949 ; gain = 468.133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 876 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1121.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:43 . Memory (MB): peak = 1121.949 ; gain = 708.035
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1121.949 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'Z:/25Spring/Vivado_lab/projects/project_4_hamd/project_4_hamd.runs/synth_1/sc_cpu_iotest.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sc_cpu_iotest_utilization_synth.rpt -pb sc_cpu_iotest_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  8 10:39:52 2025...
