<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>atwreg.h source code [netbsd/sys/dev/ic/atwreg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="atw_rxdesc,atw_txdesc "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/atwreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='atwreg.h.html'>atwreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: atwreg.h,v 1.23 2009/02/06 02:02:26 dyoung Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2003 The NetBSD Foundation, Inc.  All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="7">7</th><td><i> * by David Young.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="10">10</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="11">11</th><td><i> * are met:</i></td></tr>
<tr><th id="12">12</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="14">14</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="16">16</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="19">19</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="20">20</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="21">21</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="22">22</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="23">23</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="24">24</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="25">25</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="26">26</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="27">27</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="28">28</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="29">29</th><td><i> */</i></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i>/* glossary */</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><i>/* DTIM   Delivery Traffic Indication Map, sent by AP</i></td></tr>
<tr><th id="34">34</th><td><i> * ATIM   Ad Hoc Traffic Indication Map</i></td></tr>
<tr><th id="35">35</th><td><i> * TU     1024 microseconds</i></td></tr>
<tr><th id="36">36</th><td><i> * TSF    time synchronization function</i></td></tr>
<tr><th id="37">37</th><td><i> * TBTT   target beacon transmission time</i></td></tr>
<tr><th id="38">38</th><td><i> * DIFS   distributed inter-frame space</i></td></tr>
<tr><th id="39">39</th><td><i> * SIFS   short inter-frame space</i></td></tr>
<tr><th id="40">40</th><td><i> * EIFS   extended inter-frame space</i></td></tr>
<tr><th id="41">41</th><td><i> */</i></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../lib/libkern/libkern.h.html">&lt;lib/libkern/libkern.h&gt;</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="rf3000reg.h.html">&lt;dev/ic/rf3000reg.h&gt;</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="hfa3861areg.h.html">&lt;dev/ic/hfa3861areg.h&gt;</a></u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>/* ADM8211 Host Control and Status Registers */</i></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/ATW_PAR" data-ref="_M/ATW_PAR">ATW_PAR</dfn>		0x00	/* PCI access */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/ATW_FRCTL" data-ref="_M/ATW_FRCTL">ATW_FRCTL</dfn>	0x04	/* Frame control */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/ATW_TDR" data-ref="_M/ATW_TDR">ATW_TDR</dfn>		0x08	/* Transmit demand */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/ATW_WTDP" data-ref="_M/ATW_WTDP">ATW_WTDP</dfn>	0x0C	/* Current transmit descriptor pointer */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/ATW_RDR" data-ref="_M/ATW_RDR">ATW_RDR</dfn>		0x10	/* Receive demand */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/ATW_WRDP" data-ref="_M/ATW_WRDP">ATW_WRDP</dfn>	0x14	/* Current receive descriptor pointer */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/ATW_RDB" data-ref="_M/ATW_RDB">ATW_RDB</dfn>		0x18	/* Receive descriptor base address */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/ATW_CSR3A" data-ref="_M/ATW_CSR3A">ATW_CSR3A</dfn>	0x1C	/* Unused (on ADM8211A) */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/ATW_C_TDBH" data-ref="_M/ATW_C_TDBH">ATW_C_TDBH</dfn>	0x1C	/* Transmit descriptor base address,</u></td></tr>
<tr><th id="58">58</th><td><u>				 * high-priority packet</u></td></tr>
<tr><th id="59">59</th><td><u>				 */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/ATW_TDBD" data-ref="_M/ATW_TDBD">ATW_TDBD</dfn>	0x20	/* Transmit descriptor base address, DCF */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/ATW_TDBP" data-ref="_M/ATW_TDBP">ATW_TDBP</dfn>	0x24	/* Transmit descriptor base address, PCF */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/ATW_STSR" data-ref="_M/ATW_STSR">ATW_STSR</dfn>	0x28	/* Status */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/ATW_CSR5A" data-ref="_M/ATW_CSR5A">ATW_CSR5A</dfn>	0x2C	/* Unused */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/ATW_C_TDBB" data-ref="_M/ATW_C_TDBB">ATW_C_TDBB</dfn>	0x2C	/* Transmit descriptor base address, buffered</u></td></tr>
<tr><th id="65">65</th><td><u>				 * broadcast/multicast packet</u></td></tr>
<tr><th id="66">66</th><td><u>				 */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/ATW_NAR" data-ref="_M/ATW_NAR">ATW_NAR</dfn>		0x30	/* Network access */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/ATW_CSR6A" data-ref="_M/ATW_CSR6A">ATW_CSR6A</dfn>	0x34	/* Unused */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/ATW_IER" data-ref="_M/ATW_IER">ATW_IER</dfn>		0x38	/* Interrupt enable */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/ATW_CSR7A" data-ref="_M/ATW_CSR7A">ATW_CSR7A</dfn>	0x3C</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/ATW_LPC" data-ref="_M/ATW_LPC">ATW_LPC</dfn>		0x40	/* Lost packet counter */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/ATW_TEST1" data-ref="_M/ATW_TEST1">ATW_TEST1</dfn>	0x44	/* Test register 1 */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/ATW_SPR" data-ref="_M/ATW_SPR">ATW_SPR</dfn>		0x48	/* Serial port */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/ATW_TEST0" data-ref="_M/ATW_TEST0">ATW_TEST0</dfn>	0x4C	/* Test register 0 */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/ATW_WCSR" data-ref="_M/ATW_WCSR">ATW_WCSR</dfn>	0x50	/* Wake-up control/status */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/ATW_WPDR" data-ref="_M/ATW_WPDR">ATW_WPDR</dfn>	0x54	/* Wake-up pattern data */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/ATW_GPTMR" data-ref="_M/ATW_GPTMR">ATW_GPTMR</dfn>	0x58	/* General purpose timer */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/ATW_GPIO" data-ref="_M/ATW_GPIO">ATW_GPIO</dfn>	0x5C	/* GPIO[5:0] configuration and control */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/ATW_BBPCTL" data-ref="_M/ATW_BBPCTL">ATW_BBPCTL</dfn>	0x60	/* BBP control port */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/ATW_SYNCTL" data-ref="_M/ATW_SYNCTL">ATW_SYNCTL</dfn>	0x64	/* synthesizer control port */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/ATW_PLCPHD" data-ref="_M/ATW_PLCPHD">ATW_PLCPHD</dfn>	0x68	/* PLCP header setting */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/ATW_MMIWADDR" data-ref="_M/ATW_MMIWADDR">ATW_MMIWADDR</dfn>	0x6C	/* MMI write address */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/ATW_MMIRADDR1" data-ref="_M/ATW_MMIRADDR1">ATW_MMIRADDR1</dfn>	0x70	/* MMI read address 1 */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/ATW_MMIRADDR2" data-ref="_M/ATW_MMIRADDR2">ATW_MMIRADDR2</dfn>	0x74	/* MMI read address 2 */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/ATW_TXBR" data-ref="_M/ATW_TXBR">ATW_TXBR</dfn>	0x78	/* Transmit burst counter */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/ATW_CSR15A" data-ref="_M/ATW_CSR15A">ATW_CSR15A</dfn>	0x7C	/* Unused */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/ATW_ALCSTAT" data-ref="_M/ATW_ALCSTAT">ATW_ALCSTAT</dfn>	0x80	/* ALC statistics */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/ATW_TOFS2" data-ref="_M/ATW_TOFS2">ATW_TOFS2</dfn>	0x84	/* Timing offset parameter 2, 16b */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/ATW_CMDR" data-ref="_M/ATW_CMDR">ATW_CMDR</dfn>	0x88	/* Command */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/ATW_PCIC" data-ref="_M/ATW_PCIC">ATW_PCIC</dfn>	0x8C	/* PCI bus performance counter */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/ATW_PMCSR" data-ref="_M/ATW_PMCSR">ATW_PMCSR</dfn>	0x90	/* Power management command and status */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/ATW_PAR0" data-ref="_M/ATW_PAR0">ATW_PAR0</dfn>	0x94	/* Local MAC address register 0, 32b */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/ATW_PAR1" data-ref="_M/ATW_PAR1">ATW_PAR1</dfn>	0x98	/* Local MAC address register 1, 16b */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/ATW_MAR0" data-ref="_M/ATW_MAR0">ATW_MAR0</dfn>	0x9C	/* Multicast address hash table register 0 */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/ATW_MAR1" data-ref="_M/ATW_MAR1">ATW_MAR1</dfn>	0xA0	/* Multicast address hash table register 1 */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/ATW_ATIMDA0" data-ref="_M/ATW_ATIMDA0">ATW_ATIMDA0</dfn>	0xA4	/* Ad Hoc Traffic Indication Map (ATIM)</u></td></tr>
<tr><th id="97">97</th><td><u>				 * frame DA, byte[3:0]</u></td></tr>
<tr><th id="98">98</th><td><u>				 */</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/ATW_ABDA1" data-ref="_M/ATW_ABDA1">ATW_ABDA1</dfn>	0xA8	/* BSSID address byte[5:4];</u></td></tr>
<tr><th id="100">100</th><td><u>				 * ATIM frame DA byte[5:4]</u></td></tr>
<tr><th id="101">101</th><td><u>				 */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/ATW_BSSID0" data-ref="_M/ATW_BSSID0">ATW_BSSID0</dfn>	0xAC	/* BSSID  address byte[3:0] */</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/ATW_TXLMT" data-ref="_M/ATW_TXLMT">ATW_TXLMT</dfn>	0xB0	/* WLAN retry limit, 8b;</u></td></tr>
<tr><th id="104">104</th><td><u>				 * Max TX MSDU lifetime, 16b</u></td></tr>
<tr><th id="105">105</th><td><u>				 */</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/ATW_MIBCNT" data-ref="_M/ATW_MIBCNT">ATW_MIBCNT</dfn>	0xB4	/* RTS/ACK/FCS MIB count, 32b */</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/ATW_BCNT" data-ref="_M/ATW_BCNT">ATW_BCNT</dfn>	0xB8	/* Beacon transmission time, 32b */</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/ATW_TSFTH" data-ref="_M/ATW_TSFTH">ATW_TSFTH</dfn>	0xBC	/* TSFT[63:32], 32b */</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/ATW_TSC" data-ref="_M/ATW_TSC">ATW_TSC</dfn>		0xC0	/* TSFT[39:32] down count value */</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/ATW_SYNRF" data-ref="_M/ATW_SYNRF">ATW_SYNRF</dfn>	0xC4	/* SYN RF IF direct control */</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/ATW_BPLI" data-ref="_M/ATW_BPLI">ATW_BPLI</dfn>	0xC8	/* Beacon interval, 16b.</u></td></tr>
<tr><th id="112">112</th><td><u>				 * STA listen interval, 16b.</u></td></tr>
<tr><th id="113">113</th><td><u>				 */</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/ATW_CAP0" data-ref="_M/ATW_CAP0">ATW_CAP0</dfn>	0xCC	/* Current channel, 4b. RCVDTIM, 1b. */</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/ATW_CAP1" data-ref="_M/ATW_CAP1">ATW_CAP1</dfn>	0xD0	/* Capability information, 16b.</u></td></tr>
<tr><th id="116">116</th><td><u>				 * ATIM window, 1b.</u></td></tr>
<tr><th id="117">117</th><td><u>				 */</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/ATW_RMD" data-ref="_M/ATW_RMD">ATW_RMD</dfn>		0xD4	/* RX max reception duration, 16b */</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/ATW_CFPP" data-ref="_M/ATW_CFPP">ATW_CFPP</dfn>	0xD8	/* CFP parameter, 32b */</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/ATW_TOFS0" data-ref="_M/ATW_TOFS0">ATW_TOFS0</dfn>	0xDC	/* Timing offset parameter 0, 28b */</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/ATW_TOFS1" data-ref="_M/ATW_TOFS1">ATW_TOFS1</dfn>	0xE0	/* Timing offset parameter 1, 24b */</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/ATW_IFST" data-ref="_M/ATW_IFST">ATW_IFST</dfn>	0xE4	/* IFS timing parameter 1, 32b */</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/ATW_RSPT" data-ref="_M/ATW_RSPT">ATW_RSPT</dfn>	0xE8	/* Response time, 24b */</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/ATW_TSFTL" data-ref="_M/ATW_TSFTL">ATW_TSFTL</dfn>	0xEC	/* TSFT[31:0], 32b */</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/ATW_WEPCTL" data-ref="_M/ATW_WEPCTL">ATW_WEPCTL</dfn>	0xF0	/* WEP control */</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/ATW_WESK" data-ref="_M/ATW_WESK">ATW_WESK</dfn>	0xF4	/* Write entry for shared/individual key */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/ATW_WEPCNT" data-ref="_M/ATW_WEPCNT">ATW_WEPCNT</dfn>	0xF8	/* WEP count */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/ATW_MACTEST" data-ref="_M/ATW_MACTEST">ATW_MACTEST</dfn>	0xFC</u></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/ATW_FER" data-ref="_M/ATW_FER">ATW_FER</dfn>		0x100	/* Function event */</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/ATW_FEMR" data-ref="_M/ATW_FEMR">ATW_FEMR</dfn>	0x104	/* Function event mask */</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/ATW_FPSR" data-ref="_M/ATW_FPSR">ATW_FPSR</dfn>	0x108	/* Function present state */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/ATW_FFER" data-ref="_M/ATW_FFER">ATW_FFER</dfn>	0x10C	/* Function force event */</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/ATW_PAR_MWIE" data-ref="_M/ATW_PAR_MWIE">ATW_PAR_MWIE</dfn>		__BIT(24)	/* memory write and invalidate</u></td></tr>
<tr><th id="137">137</th><td><u>						 * enable</u></td></tr>
<tr><th id="138">138</th><td><u>						 */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/ATW_PAR_MRLE" data-ref="_M/ATW_PAR_MRLE">ATW_PAR_MRLE</dfn>		__BIT(23)	/* memory read line enable */</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/ATW_PAR_MRME" data-ref="_M/ATW_PAR_MRME">ATW_PAR_MRME</dfn>		__BIT(21)	/* memory read multiple</u></td></tr>
<tr><th id="141">141</th><td><u>						 * enable</u></td></tr>
<tr><th id="142">142</th><td><u>						 */</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/ATW_PAR_RAP_MASK" data-ref="_M/ATW_PAR_RAP_MASK">ATW_PAR_RAP_MASK</dfn>	__BITS(17, 18)	/* receive auto-polling in</u></td></tr>
<tr><th id="144">144</th><td><u>						 * receive suspended state</u></td></tr>
<tr><th id="145">145</th><td><u>						 */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/ATW_PAR_CAL_MASK" data-ref="_M/ATW_PAR_CAL_MASK">ATW_PAR_CAL_MASK</dfn>	__BITS(14, 15)	/* cache alignment */</u></td></tr>
<tr><th id="147">147</th><td><u>#define		<dfn class="macro" id="_M/ATW_PAR_CAL_PBL" data-ref="_M/ATW_PAR_CAL_PBL">ATW_PAR_CAL_PBL</dfn>		0x0</u></td></tr>
<tr><th id="148">148</th><td>						<i>/* min(8 DW, PBL) */</i></td></tr>
<tr><th id="149">149</th><td><u>#define		<dfn class="macro" id="_M/ATW_PAR_CAL_8DW" data-ref="_M/ATW_PAR_CAL_8DW">ATW_PAR_CAL_8DW</dfn>		__SHIFTIN(0x1, ATW_PAR_CAL_MASK)</u></td></tr>
<tr><th id="150">150</th><td>						<i>/* min(16 DW, PBL) */</i></td></tr>
<tr><th id="151">151</th><td><u>#define		<dfn class="macro" id="_M/ATW_PAR_CAL_16DW" data-ref="_M/ATW_PAR_CAL_16DW">ATW_PAR_CAL_16DW</dfn>	__SHIFTIN(0x2, ATW_PAR_CAL_MASK)</u></td></tr>
<tr><th id="152">152</th><td>						<i>/* min(32 DW, PBL) */</i></td></tr>
<tr><th id="153">153</th><td><u>#define		<dfn class="macro" id="_M/ATW_PAR_CAL_32DW" data-ref="_M/ATW_PAR_CAL_32DW">ATW_PAR_CAL_32DW</dfn>	__SHIFTIN(0x3, ATW_PAR_CAL_MASK)</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/ATW_PAR_PBL_MASK" data-ref="_M/ATW_PAR_PBL_MASK">ATW_PAR_PBL_MASK</dfn>	__BITS(8, 13)	/* programmable burst length */</u></td></tr>
<tr><th id="155">155</th><td><u>#define		<dfn class="macro" id="_M/ATW_PAR_PBL_UNLIMITED" data-ref="_M/ATW_PAR_PBL_UNLIMITED">ATW_PAR_PBL_UNLIMITED</dfn>	0x0</u></td></tr>
<tr><th id="156">156</th><td><u>#define		<dfn class="macro" id="_M/ATW_PAR_PBL_1DW" data-ref="_M/ATW_PAR_PBL_1DW">ATW_PAR_PBL_1DW</dfn>		__SHIFTIN(0x1, ATW_PAR_PBL_MASK)</u></td></tr>
<tr><th id="157">157</th><td><u>#define		<dfn class="macro" id="_M/ATW_PAR_PBL_2DW" data-ref="_M/ATW_PAR_PBL_2DW">ATW_PAR_PBL_2DW</dfn>		__SHIFTIN(0x2, ATW_PAR_PBL_MASK)</u></td></tr>
<tr><th id="158">158</th><td><u>#define		<dfn class="macro" id="_M/ATW_PAR_PBL_4DW" data-ref="_M/ATW_PAR_PBL_4DW">ATW_PAR_PBL_4DW</dfn>		__SHIFTIN(0x4, ATW_PAR_PBL_MASK)</u></td></tr>
<tr><th id="159">159</th><td><u>#define		<dfn class="macro" id="_M/ATW_PAR_PBL_8DW" data-ref="_M/ATW_PAR_PBL_8DW">ATW_PAR_PBL_8DW</dfn>		__SHIFTIN(0x8, ATW_PAR_PBL_MASK)</u></td></tr>
<tr><th id="160">160</th><td><u>#define		<dfn class="macro" id="_M/ATW_PAR_PBL_16DW" data-ref="_M/ATW_PAR_PBL_16DW">ATW_PAR_PBL_16DW</dfn>	__SHIFTIN(0x16, ATW_PAR_PBL_MASK)</u></td></tr>
<tr><th id="161">161</th><td><u>#define		<dfn class="macro" id="_M/ATW_PAR_PBL_32DW" data-ref="_M/ATW_PAR_PBL_32DW">ATW_PAR_PBL_32DW</dfn>	__SHIFTIN(0x32, ATW_PAR_PBL_MASK)</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/ATW_PAR_BLE" data-ref="_M/ATW_PAR_BLE">ATW_PAR_BLE</dfn>		__BIT(7)	/* big/little endian selection */</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/ATW_PAR_DSL_MASK" data-ref="_M/ATW_PAR_DSL_MASK">ATW_PAR_DSL_MASK</dfn>	__BITS(2, 6)	/* descriptor skip length */</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/ATW_PAR_BAR" data-ref="_M/ATW_PAR_BAR">ATW_PAR_BAR</dfn>		__BIT(1)	/* bus arbitration */</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/ATW_PAR_SWR" data-ref="_M/ATW_PAR_SWR">ATW_PAR_SWR</dfn>		__BIT(0)	/* software reset */</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/ATW_FRCTL_PWRMGMT" data-ref="_M/ATW_FRCTL_PWRMGMT">ATW_FRCTL_PWRMGMT</dfn>	__BIT(31)	/* power management */</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/ATW_FRCTL_VER_MASK" data-ref="_M/ATW_FRCTL_VER_MASK">ATW_FRCTL_VER_MASK</dfn>	__BITS(29, 30)	/* protocol version */</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/ATW_FRCTL_ORDER" data-ref="_M/ATW_FRCTL_ORDER">ATW_FRCTL_ORDER</dfn>		__BIT(28)	/* order bit */</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/ATW_FRCTL_MAXPSP" data-ref="_M/ATW_FRCTL_MAXPSP">ATW_FRCTL_MAXPSP</dfn>	__BIT(27)	/* maximum power saving */</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/ATW_C_FRCTL_PRSP" data-ref="_M/ATW_C_FRCTL_PRSP">ATW_C_FRCTL_PRSP</dfn>	__BIT(26)	/* 1: driver sends probe</u></td></tr>
<tr><th id="172">172</th><td><u>						 *    response</u></td></tr>
<tr><th id="173">173</th><td><u>						 * 0: ASIC sends prresp</u></td></tr>
<tr><th id="174">174</th><td><u>						 */</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/ATW_C_FRCTL_DRVBCON" data-ref="_M/ATW_C_FRCTL_DRVBCON">ATW_C_FRCTL_DRVBCON</dfn>	__BIT(25)	/* 1: driver sends beacons</u></td></tr>
<tr><th id="176">176</th><td><u>						 * 0: ASIC sends beacons</u></td></tr>
<tr><th id="177">177</th><td><u>						 */</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/ATW_C_FRCTL_DRVLINKCTRL" data-ref="_M/ATW_C_FRCTL_DRVLINKCTRL">ATW_C_FRCTL_DRVLINKCTRL</dfn>	__BIT(24)	/* 1: driver controls link LED</u></td></tr>
<tr><th id="179">179</th><td><u>						 * 0: ASIC controls link LED</u></td></tr>
<tr><th id="180">180</th><td><u>						 */</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/ATW_C_FRCTL_DRVLINKON" data-ref="_M/ATW_C_FRCTL_DRVLINKON">ATW_C_FRCTL_DRVLINKON</dfn>	__BIT(23)	/* 1: turn on link LED</u></td></tr>
<tr><th id="182">182</th><td><u>						 * 0: turn off link LED</u></td></tr>
<tr><th id="183">183</th><td><u>						 */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/ATW_C_FRCTL_CTX_DATA" data-ref="_M/ATW_C_FRCTL_CTX_DATA">ATW_C_FRCTL_CTX_DATA</dfn>	__BIT(22)	/* 0: set by CSR28</u></td></tr>
<tr><th id="185">185</th><td><u>						 * 1: random</u></td></tr>
<tr><th id="186">186</th><td><u>						 */</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/ATW_C_FRCTL_RSVFRM" data-ref="_M/ATW_C_FRCTL_RSVFRM">ATW_C_FRCTL_RSVFRM</dfn>	__BIT(21)	/* 1: receive "reserved"</u></td></tr>
<tr><th id="188">188</th><td><u>						 * frames, 0: ignore</u></td></tr>
<tr><th id="189">189</th><td><u>						 * reserved frames</u></td></tr>
<tr><th id="190">190</th><td><u>						 */</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/ATW_C_FRCTL_CFEND" data-ref="_M/ATW_C_FRCTL_CFEND">ATW_C_FRCTL_CFEND</dfn>	__BIT(19)	/* write to send CF_END,</u></td></tr>
<tr><th id="192">192</th><td><u>						 * ADM8211C/CR clears</u></td></tr>
<tr><th id="193">193</th><td><u>						 */</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/ATW_FRCTL_DOZEFRM" data-ref="_M/ATW_FRCTL_DOZEFRM">ATW_FRCTL_DOZEFRM</dfn>	__BIT(18)	/* select pre-sleep frame */</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/ATW_FRCTL_PSAWAKE" data-ref="_M/ATW_FRCTL_PSAWAKE">ATW_FRCTL_PSAWAKE</dfn>	__BIT(17)	/* MAC is awake (?) */</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/ATW_FRCTL_PSMODE" data-ref="_M/ATW_FRCTL_PSMODE">ATW_FRCTL_PSMODE</dfn>	__BIT(16)	/* MAC is power-saving (?) */</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/ATW_FRCTL_AID_MASK" data-ref="_M/ATW_FRCTL_AID_MASK">ATW_FRCTL_AID_MASK</dfn>	__BITS(0, 15)	/* STA Association ID */</u></td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_PCF" data-ref="_M/ATW_INTR_PCF">ATW_INTR_PCF</dfn>		__BIT(31)	/* started/ended CFP */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_BCNTC" data-ref="_M/ATW_INTR_BCNTC">ATW_INTR_BCNTC</dfn>		__BIT(30)	/* transmitted IBSS beacon */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_GPINT" data-ref="_M/ATW_INTR_GPINT">ATW_INTR_GPINT</dfn>		__BIT(29)	/* GPIO interrupt */</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_LINKOFF" data-ref="_M/ATW_INTR_LINKOFF">ATW_INTR_LINKOFF</dfn>	__BIT(28)	/* lost ATW_WCSR_BLN beacons */</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_ATIMTC" data-ref="_M/ATW_INTR_ATIMTC">ATW_INTR_ATIMTC</dfn>		__BIT(27)	/* transmitted ATIM */</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_TSFTF" data-ref="_M/ATW_INTR_TSFTF">ATW_INTR_TSFTF</dfn>		__BIT(26)	/* TSFT out of range */</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_TSCZ" data-ref="_M/ATW_INTR_TSCZ">ATW_INTR_TSCZ</dfn>		__BIT(25)	/* TSC countdown expired */</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_LINKON" data-ref="_M/ATW_INTR_LINKON">ATW_INTR_LINKON</dfn>		__BIT(24)	/* matched SSID, BSSID */</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_SQL" data-ref="_M/ATW_INTR_SQL">ATW_INTR_SQL</dfn>		__BIT(23)	/* Marvel signal quality */</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_WEPTD" data-ref="_M/ATW_INTR_WEPTD">ATW_INTR_WEPTD</dfn>		__BIT(22)	/* switched WEP table */</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_ATIME" data-ref="_M/ATW_INTR_ATIME">ATW_INTR_ATIME</dfn>		__BIT(21)	/* ended ATIM window */</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_TBTT" data-ref="_M/ATW_INTR_TBTT">ATW_INTR_TBTT</dfn>		__BIT(20)	/* (TBTT) Target Beacon TX Time</u></td></tr>
<tr><th id="211">211</th><td><u>						 * passed</u></td></tr>
<tr><th id="212">212</th><td><u>						 */</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_NISS" data-ref="_M/ATW_INTR_NISS">ATW_INTR_NISS</dfn>		__BIT(16)	/* normal interrupt status</u></td></tr>
<tr><th id="214">214</th><td><u>						 * summary: any of 31, 30, 27,</u></td></tr>
<tr><th id="215">215</th><td><u>						 * 24, 14, 12, 6, 2, 0.</u></td></tr>
<tr><th id="216">216</th><td><u>						 */</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_AISS" data-ref="_M/ATW_INTR_AISS">ATW_INTR_AISS</dfn>		__BIT(15)	/* abnormal interrupt status</u></td></tr>
<tr><th id="218">218</th><td><u>						 * summary: any of 29, 28, 26,</u></td></tr>
<tr><th id="219">219</th><td><u>						 * 25, 23, 22, 13, 11, 8, 7, 5,</u></td></tr>
<tr><th id="220">220</th><td><u>						 * 4, 3, 1.</u></td></tr>
<tr><th id="221">221</th><td><u>						 */</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_TEIS" data-ref="_M/ATW_INTR_TEIS">ATW_INTR_TEIS</dfn>		__BIT(14)	/* transmit early interrupt</u></td></tr>
<tr><th id="223">223</th><td><u>						 * status: moved TX packet to</u></td></tr>
<tr><th id="224">224</th><td><u>						 * FIFO</u></td></tr>
<tr><th id="225">225</th><td><u>						 */</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_FBE" data-ref="_M/ATW_INTR_FBE">ATW_INTR_FBE</dfn>		__BIT(13)	/* fatal bus error */</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_REIS" data-ref="_M/ATW_INTR_REIS">ATW_INTR_REIS</dfn>		__BIT(12)	/* receive early interrupt</u></td></tr>
<tr><th id="228">228</th><td><u>						 * status: RX packet filled</u></td></tr>
<tr><th id="229">229</th><td><u>						 * its first descriptor</u></td></tr>
<tr><th id="230">230</th><td><u>						 */</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_GPTT" data-ref="_M/ATW_INTR_GPTT">ATW_INTR_GPTT</dfn>		__BIT(11)	/* general purpose timer expired */</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_RPS" data-ref="_M/ATW_INTR_RPS">ATW_INTR_RPS</dfn>		__BIT(8)	/* stopped receive process */</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_RDU" data-ref="_M/ATW_INTR_RDU">ATW_INTR_RDU</dfn>		__BIT(7)	/* receive descriptor</u></td></tr>
<tr><th id="234">234</th><td><u>						 * unavailable</u></td></tr>
<tr><th id="235">235</th><td><u>						 */</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_RCI" data-ref="_M/ATW_INTR_RCI">ATW_INTR_RCI</dfn>		__BIT(6)	/* completed packet reception */</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_TUF" data-ref="_M/ATW_INTR_TUF">ATW_INTR_TUF</dfn>		__BIT(5)	/* transmit underflow */</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_TRT" data-ref="_M/ATW_INTR_TRT">ATW_INTR_TRT</dfn>		__BIT(4)	/* transmit retry count</u></td></tr>
<tr><th id="239">239</th><td><u>						 * expired</u></td></tr>
<tr><th id="240">240</th><td><u>						 */</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_TLT" data-ref="_M/ATW_INTR_TLT">ATW_INTR_TLT</dfn>		__BIT(3)	/* transmit lifetime exceeded */</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_TDU" data-ref="_M/ATW_INTR_TDU">ATW_INTR_TDU</dfn>		__BIT(2)	/* transmit descriptor</u></td></tr>
<tr><th id="243">243</th><td><u>						 * unavailable</u></td></tr>
<tr><th id="244">244</th><td><u>						 */</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_TPS" data-ref="_M/ATW_INTR_TPS">ATW_INTR_TPS</dfn>		__BIT(1)	/* stopped transmit process */</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/ATW_INTR_TCI" data-ref="_M/ATW_INTR_TCI">ATW_INTR_TCI</dfn>		__BIT(0)	/* completed transmit */</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/ATW_NAR_TXCF" data-ref="_M/ATW_NAR_TXCF">ATW_NAR_TXCF</dfn>		__BIT(31)	/* stop process on TX failure */</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/ATW_NAR_HF" data-ref="_M/ATW_NAR_HF">ATW_NAR_HF</dfn>		__BIT(30)	/* flush TX FIFO to host (?) */</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/ATW_NAR_UTR" data-ref="_M/ATW_NAR_UTR">ATW_NAR_UTR</dfn>		__BIT(29)	/* select retry count source */</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/ATW_NAR_PCF" data-ref="_M/ATW_NAR_PCF">ATW_NAR_PCF</dfn>		__BIT(28)	/* use one/both transmit</u></td></tr>
<tr><th id="251">251</th><td><u>						 * descriptor base addresses</u></td></tr>
<tr><th id="252">252</th><td><u>						 */</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/ATW_NAR_CFP" data-ref="_M/ATW_NAR_CFP">ATW_NAR_CFP</dfn>		__BIT(27)	/* indicate more TX data to</u></td></tr>
<tr><th id="254">254</th><td><u>						 * point coordinator</u></td></tr>
<tr><th id="255">255</th><td><u>						 */</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/ATW_C_NAR_APSTA" data-ref="_M/ATW_C_NAR_APSTA">ATW_C_NAR_APSTA</dfn>		__BIT(26)	/* 0: STA mode</u></td></tr>
<tr><th id="257">257</th><td><u>						 * 1: AP mode</u></td></tr>
<tr><th id="258">258</th><td><u>						 */</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/ATW_C_NAR_TDBBE" data-ref="_M/ATW_C_NAR_TDBBE">ATW_C_NAR_TDBBE</dfn>		__BIT(25)	/* 0: disable TDBB</u></td></tr>
<tr><th id="260">260</th><td><u>						 * 1: enable TDBB</u></td></tr>
<tr><th id="261">261</th><td><u>						 */</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/ATW_C_NAR_TDBHE" data-ref="_M/ATW_C_NAR_TDBHE">ATW_C_NAR_TDBHE</dfn>		__BIT(24)	/* 0: disable TDBH</u></td></tr>
<tr><th id="263">263</th><td><u>						 * 1: enable TDBH</u></td></tr>
<tr><th id="264">264</th><td><u>						 */</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/ATW_C_NAR_TDBHT" data-ref="_M/ATW_C_NAR_TDBHT">ATW_C_NAR_TDBHT</dfn>		__BIT(23)	/* write 1 to make ASIC</u></td></tr>
<tr><th id="266">266</th><td><u>						 * poll TDBH once; ASIC clears</u></td></tr>
<tr><th id="267">267</th><td><u>						 */</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/ATW_NAR_SF" data-ref="_M/ATW_NAR_SF">ATW_NAR_SF</dfn>		__BIT(21)	/* store and forward: ignore</u></td></tr>
<tr><th id="269">269</th><td><u>						 * TX threshold</u></td></tr>
<tr><th id="270">270</th><td><u>						 */</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/ATW_NAR_TR_MASK" data-ref="_M/ATW_NAR_TR_MASK">ATW_NAR_TR_MASK</dfn>		__BITS(14, 15)	/* TX threshold */</u></td></tr>
<tr><th id="272">272</th><td><u>#define		<dfn class="macro" id="_M/ATW_NAR_TR_L64" data-ref="_M/ATW_NAR_TR_L64">ATW_NAR_TR_L64</dfn>		__SHIFTIN(0x0, ATW_NAR_TR_MASK)</u></td></tr>
<tr><th id="273">273</th><td><u>#define		<dfn class="macro" id="_M/ATW_NAR_TR_L160" data-ref="_M/ATW_NAR_TR_L160">ATW_NAR_TR_L160</dfn>		__SHIFTIN(0x2, ATW_NAR_TR_MASK)</u></td></tr>
<tr><th id="274">274</th><td><u>#define		<dfn class="macro" id="_M/ATW_NAR_TR_L192" data-ref="_M/ATW_NAR_TR_L192">ATW_NAR_TR_L192</dfn>		__SHIFTIN(0x3, ATW_NAR_TR_MASK)</u></td></tr>
<tr><th id="275">275</th><td><u>#define		<dfn class="macro" id="_M/ATW_NAR_TR_H96" data-ref="_M/ATW_NAR_TR_H96">ATW_NAR_TR_H96</dfn>		__SHIFTIN(0x0, ATW_NAR_TR_MASK)</u></td></tr>
<tr><th id="276">276</th><td><u>#define		<dfn class="macro" id="_M/ATW_NAR_TR_H288" data-ref="_M/ATW_NAR_TR_H288">ATW_NAR_TR_H288</dfn>		__SHIFTIN(0x2, ATW_NAR_TR_MASK)</u></td></tr>
<tr><th id="277">277</th><td><u>#define		<dfn class="macro" id="_M/ATW_NAR_TR_H544" data-ref="_M/ATW_NAR_TR_H544">ATW_NAR_TR_H544</dfn>		__SHIFTIN(0x3, ATW_NAR_TR_MASK)</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/ATW_NAR_ST" data-ref="_M/ATW_NAR_ST">ATW_NAR_ST</dfn>		__BIT(13)	/* start/stop transmit */</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/ATW_NAR_OM_MASK" data-ref="_M/ATW_NAR_OM_MASK">ATW_NAR_OM_MASK</dfn>		__BITS(10, 11)	/* operating mode */</u></td></tr>
<tr><th id="280">280</th><td><u>#define		<dfn class="macro" id="_M/ATW_NAR_OM_NORMAL" data-ref="_M/ATW_NAR_OM_NORMAL">ATW_NAR_OM_NORMAL</dfn>	0x0</u></td></tr>
<tr><th id="281">281</th><td><u>#define		<dfn class="macro" id="_M/ATW_NAR_OM_LOOPBACK" data-ref="_M/ATW_NAR_OM_LOOPBACK">ATW_NAR_OM_LOOPBACK</dfn>	__SHIFTIN(0x1, ATW_NAR_OM_MASK)</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/ATW_NAR_MM" data-ref="_M/ATW_NAR_MM">ATW_NAR_MM</dfn>		__BIT(7)	/* RX any multicast */</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/ATW_NAR_PR" data-ref="_M/ATW_NAR_PR">ATW_NAR_PR</dfn>		__BIT(6)	/* promiscuous mode */</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/ATW_NAR_EA" data-ref="_M/ATW_NAR_EA">ATW_NAR_EA</dfn>		__BIT(5)	/* match ad hoc packets (?) */</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/ATW_NAR_DISPCF" data-ref="_M/ATW_NAR_DISPCF">ATW_NAR_DISPCF</dfn>		__BIT(4)	/* 1: PCF *not* supported</u></td></tr>
<tr><th id="286">286</th><td><u>						 * 0: PCF supported</u></td></tr>
<tr><th id="287">287</th><td><u>						 */</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/ATW_NAR_PB" data-ref="_M/ATW_NAR_PB">ATW_NAR_PB</dfn>		__BIT(3)	/* pass bad packets */</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/ATW_NAR_STPDMA" data-ref="_M/ATW_NAR_STPDMA">ATW_NAR_STPDMA</dfn>		__BIT(2)	/* stop DMA, abort packet */</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/ATW_NAR_SR" data-ref="_M/ATW_NAR_SR">ATW_NAR_SR</dfn>		__BIT(1)	/* start/stop receive */</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/ATW_NAR_CTX" data-ref="_M/ATW_NAR_CTX">ATW_NAR_CTX</dfn>		__BIT(0)	/* continuous TX mode */</u></td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><i>/* IER bits are identical to STSR bits. Use ATW_INTR_*. */</i></td></tr>
<tr><th id="294">294</th><td><u>#<span data-ppcond="294">if</span> 0</u></td></tr>
<tr><th id="295">295</th><td><u>#define ATW_IER_NIE		__BIT(16)	/* normal interrupt enable */</u></td></tr>
<tr><th id="296">296</th><td><u>#define ATW_IER_AIE		__BIT(15)	/* abnormal interrupt enable */</u></td></tr>
<tr><th id="297">297</th><td><i>/* normal interrupts: combine with ATW_IER_NIE */</i></td></tr>
<tr><th id="298">298</th><td><u>#define ATW_IER_PCFIE		__BIT(31)	/* STA entered CFP */</u></td></tr>
<tr><th id="299">299</th><td><u>#define ATW_IER_BCNTCIE		__BIT(30)	/* STA TX'd beacon */</u></td></tr>
<tr><th id="300">300</th><td><u>#define ATW_IER_ATIMTCIE	__BIT(27)	/* transmitted ATIM */</u></td></tr>
<tr><th id="301">301</th><td><u>#define ATW_IER_LINKONIE	__BIT(24)	/* matched beacon */</u></td></tr>
<tr><th id="302">302</th><td><u>#define ATW_IER_ATIMIE		__BIT(21)	/* ended ATIM window */</u></td></tr>
<tr><th id="303">303</th><td><u>#define ATW_IER_TBTTIE		__BIT(20)	/* TBTT */</u></td></tr>
<tr><th id="304">304</th><td><u>#define ATW_IER_TEIE		__BIT(14)	/* moved TX packet to FIFO */</u></td></tr>
<tr><th id="305">305</th><td><u>#define ATW_IER_REIE		__BIT(12)	/* RX packet filled its first</u></td></tr>
<tr><th id="306">306</th><td><u>						 * descriptor</u></td></tr>
<tr><th id="307">307</th><td><u>						 */</u></td></tr>
<tr><th id="308">308</th><td><u>#define ATW_IER_RCIE		__BIT(6)	/* completed RX */</u></td></tr>
<tr><th id="309">309</th><td><u>#define ATW_IER_TDUIE		__BIT(2)	/* transmit descriptor</u></td></tr>
<tr><th id="310">310</th><td><u>						 * unavailable</u></td></tr>
<tr><th id="311">311</th><td><u>						 */</u></td></tr>
<tr><th id="312">312</th><td><u>#define ATW_IER_TCIE		__BIT(0)	/* completed TX */</u></td></tr>
<tr><th id="313">313</th><td><i>/* abnormal interrupts: combine with ATW_IER_AIE */</i></td></tr>
<tr><th id="314">314</th><td><u>#define ATW_IER_GPIE		__BIT(29)	/* GPIO interrupt */</u></td></tr>
<tr><th id="315">315</th><td><u>#define ATW_IER_LINKOFFIE	__BIT(28)	/* lost beacon */</u></td></tr>
<tr><th id="316">316</th><td><u>#define ATW_IER_TSFTFIE		__BIT(26)	/* TSFT out of range */</u></td></tr>
<tr><th id="317">317</th><td><u>#define ATW_IER_TSCIE		__BIT(25)	/* TSC countdown expired */</u></td></tr>
<tr><th id="318">318</th><td><u>#define ATW_IER_SQLIE		__BIT(23)	/* signal quality */</u></td></tr>
<tr><th id="319">319</th><td><u>#define ATW_IER_WEPIE		__BIT(22)	/* finished WEP table switch */</u></td></tr>
<tr><th id="320">320</th><td><u>#define ATW_IER_FBEIE		__BIT(13)	/* fatal bus error */</u></td></tr>
<tr><th id="321">321</th><td><u>#define ATW_IER_GPTIE		__BIT(11)	/* general purpose timer expired */</u></td></tr>
<tr><th id="322">322</th><td><u>#define ATW_IER_RPSIE		__BIT(8)	/* stopped receive process */</u></td></tr>
<tr><th id="323">323</th><td><u>#define ATW_IER_RUIE		__BIT(7)	/* receive descriptor unavailable */</u></td></tr>
<tr><th id="324">324</th><td><u>#define ATW_IER_TUIE		__BIT(5)	/* transmit underflow */</u></td></tr>
<tr><th id="325">325</th><td><u>#define ATW_IER_TRTIE		__BIT(4)	/* exceeded transmit retry count */</u></td></tr>
<tr><th id="326">326</th><td><u>#define ATW_IER_TLTTIE		__BIT(3)	/* transmit lifetime exceeded */</u></td></tr>
<tr><th id="327">327</th><td><u>#define ATW_IER_TPSIE		__BIT(1)	/* stopped transmit process */</u></td></tr>
<tr><th id="328">328</th><td><u>#<span data-ppcond="294">endif</span></u></td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/ATW_LPC_LPCO" data-ref="_M/ATW_LPC_LPCO">ATW_LPC_LPCO</dfn>		__BIT(16)	/* lost packet counter overflow */</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/ATW_LPC_LPC_MASK" data-ref="_M/ATW_LPC_LPC_MASK">ATW_LPC_LPC_MASK</dfn>	__BITS(0, 15)	/* lost packet counter */</u></td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST1_RRA_MASK" data-ref="_M/ATW_TEST1_RRA_MASK">ATW_TEST1_RRA_MASK</dfn>	__BITS(20,12)</u></td></tr>
<tr><th id="334">334</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST1_RWA_MASK" data-ref="_M/ATW_TEST1_RWA_MASK">ATW_TEST1_RWA_MASK</dfn>	__BITS(10,2)</u></td></tr>
<tr><th id="335">335</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST1_RXPKT1IN" data-ref="_M/ATW_TEST1_RXPKT1IN">ATW_TEST1_RXPKT1IN</dfn>	__BIT(1)</u></td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST1_CONTROL" data-ref="_M/ATW_TEST1_CONTROL">ATW_TEST1_CONTROL</dfn>	__BIT(31)	/* "0: read from dxfer_control,</u></td></tr>
<tr><th id="338">338</th><td><u>						 * 1: read from dxfer_state"</u></td></tr>
<tr><th id="339">339</th><td><u>						 */</u></td></tr>
<tr><th id="340">340</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST1_DBGREAD_MASK" data-ref="_M/ATW_TEST1_DBGREAD_MASK">ATW_TEST1_DBGREAD_MASK</dfn>	__BITS(30,28)	/* "control of read data,</u></td></tr>
<tr><th id="341">341</th><td><u>						 * debug only"</u></td></tr>
<tr><th id="342">342</th><td><u>						 */</u></td></tr>
<tr><th id="343">343</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST1_TXWP_MASK" data-ref="_M/ATW_TEST1_TXWP_MASK">ATW_TEST1_TXWP_MASK</dfn>	__BITS(27,25)	/* select ATW_WTDP content? */</u></td></tr>
<tr><th id="344">344</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST1_TXWP_TDBD" data-ref="_M/ATW_TEST1_TXWP_TDBD">ATW_TEST1_TXWP_TDBD</dfn>	__SHIFTIN(0x0, ATW_TEST1_TXWP_MASK)</u></td></tr>
<tr><th id="345">345</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST1_TXWP_TDBH" data-ref="_M/ATW_TEST1_TXWP_TDBH">ATW_TEST1_TXWP_TDBH</dfn>	__SHIFTIN(0x1, ATW_TEST1_TXWP_MASK)</u></td></tr>
<tr><th id="346">346</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST1_TXWP_TDBB" data-ref="_M/ATW_TEST1_TXWP_TDBB">ATW_TEST1_TXWP_TDBB</dfn>	__SHIFTIN(0x2, ATW_TEST1_TXWP_MASK)</u></td></tr>
<tr><th id="347">347</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST1_TXWP_TDBP" data-ref="_M/ATW_TEST1_TXWP_TDBP">ATW_TEST1_TXWP_TDBP</dfn>	__SHIFTIN(0x3, ATW_TEST1_TXWP_MASK)</u></td></tr>
<tr><th id="348">348</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST1_RSVD0_MASK" data-ref="_M/ATW_TEST1_RSVD0_MASK">ATW_TEST1_RSVD0_MASK</dfn>	__BITS(24,6)	/* reserved */</u></td></tr>
<tr><th id="349">349</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST1_TESTMODE_MASK" data-ref="_M/ATW_TEST1_TESTMODE_MASK">ATW_TEST1_TESTMODE_MASK</dfn>	__BITS(5,4)</u></td></tr>
<tr><th id="350">350</th><td><i>/* normal operation */</i></td></tr>
<tr><th id="351">351</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST1_TESTMODE_NORMAL" data-ref="_M/ATW_TEST1_TESTMODE_NORMAL">ATW_TEST1_TESTMODE_NORMAL</dfn>	__SHIFTIN(0x0, ATW_TEST1_TESTMODE_MASK)</u></td></tr>
<tr><th id="352">352</th><td><i>/* MAC-only mode */</i></td></tr>
<tr><th id="353">353</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST1_TESTMODE_MACONLY" data-ref="_M/ATW_TEST1_TESTMODE_MACONLY">ATW_TEST1_TESTMODE_MACONLY</dfn>	__SHIFTIN(0x1, ATW_TEST1_TESTMODE_MASK)</u></td></tr>
<tr><th id="354">354</th><td><i>/* normal operation */</i></td></tr>
<tr><th id="355">355</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST1_TESTMODE_NORMAL2" data-ref="_M/ATW_TEST1_TESTMODE_NORMAL2">ATW_TEST1_TESTMODE_NORMAL2</dfn>	__SHIFTIN(0x2, ATW_TEST1_TESTMODE_MASK)</u></td></tr>
<tr><th id="356">356</th><td><i>/* monitor mode */</i></td></tr>
<tr><th id="357">357</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST1_TESTMODE_MONITOR" data-ref="_M/ATW_TEST1_TESTMODE_MONITOR">ATW_TEST1_TESTMODE_MONITOR</dfn>	__SHIFTIN(0x3, ATW_TEST1_TESTMODE_MASK)</u></td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST1_DUMP_MASK" data-ref="_M/ATW_TEST1_DUMP_MASK">ATW_TEST1_DUMP_MASK</dfn>	__BITS(3,0)	/* select dump signal</u></td></tr>
<tr><th id="360">360</th><td><u>						 * from dxfer (huh?)</u></td></tr>
<tr><th id="361">361</th><td><u>						 */</u></td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/ATW_SPR_SRS" data-ref="_M/ATW_SPR_SRS">ATW_SPR_SRS</dfn>		__BIT(11)	/* activate SEEPROM access */</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/ATW_SPR_SDO" data-ref="_M/ATW_SPR_SDO">ATW_SPR_SDO</dfn>		__BIT(3)	/* data out of SEEPROM */</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/ATW_SPR_SDI" data-ref="_M/ATW_SPR_SDI">ATW_SPR_SDI</dfn>		__BIT(2)	/* data into SEEPROM */</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/ATW_SPR_SCLK" data-ref="_M/ATW_SPR_SCLK">ATW_SPR_SCLK</dfn>		__BIT(1)	/* SEEPROM clock */</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/ATW_SPR_SCS" data-ref="_M/ATW_SPR_SCS">ATW_SPR_SCS</dfn>		__BIT(0)	/* SEEPROM chip select */</u></td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/ATW_TEST0_BE_MASK" data-ref="_M/ATW_TEST0_BE_MASK">ATW_TEST0_BE_MASK</dfn>	__BITS(31, 29)	/* Bus error state */</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/ATW_TEST0_TS_MASK" data-ref="_M/ATW_TEST0_TS_MASK">ATW_TEST0_TS_MASK</dfn>	__BITS(28, 26)	/* Transmit process state */</u></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><i>/* Stopped */</i></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/ATW_TEST0_TS_STOPPED" data-ref="_M/ATW_TEST0_TS_STOPPED">ATW_TEST0_TS_STOPPED</dfn>		__SHIFTIN(0, ATW_TEST0_TS_MASK)</u></td></tr>
<tr><th id="374">374</th><td><i>/* Running - fetch transmit descriptor */</i></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/ATW_TEST0_TS_FETCH" data-ref="_M/ATW_TEST0_TS_FETCH">ATW_TEST0_TS_FETCH</dfn>		__SHIFTIN(1, ATW_TEST0_TS_MASK)</u></td></tr>
<tr><th id="376">376</th><td><i>/* Running - wait for end of transmission */</i></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/ATW_TEST0_TS_WAIT" data-ref="_M/ATW_TEST0_TS_WAIT">ATW_TEST0_TS_WAIT</dfn>		__SHIFTIN(2, ATW_TEST0_TS_MASK)</u></td></tr>
<tr><th id="378">378</th><td><i>/* Running - read buffer from memory and queue into FIFO */</i></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/ATW_TEST0_TS_READING" data-ref="_M/ATW_TEST0_TS_READING">ATW_TEST0_TS_READING</dfn>		__SHIFTIN(3, ATW_TEST0_TS_MASK)</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/ATW_TEST0_TS_RESERVED1" data-ref="_M/ATW_TEST0_TS_RESERVED1">ATW_TEST0_TS_RESERVED1</dfn>		__SHIFTIN(4, ATW_TEST0_TS_MASK)</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/ATW_TEST0_TS_RESERVED2" data-ref="_M/ATW_TEST0_TS_RESERVED2">ATW_TEST0_TS_RESERVED2</dfn>		__SHIFTIN(5, ATW_TEST0_TS_MASK)</u></td></tr>
<tr><th id="382">382</th><td><i>/* Suspended */</i></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/ATW_TEST0_TS_SUSPENDED" data-ref="_M/ATW_TEST0_TS_SUSPENDED">ATW_TEST0_TS_SUSPENDED</dfn>		__SHIFTIN(6, ATW_TEST0_TS_MASK)</u></td></tr>
<tr><th id="384">384</th><td><i>/* Running - close transmit descriptor */</i></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/ATW_TEST0_TS_CLOSE" data-ref="_M/ATW_TEST0_TS_CLOSE">ATW_TEST0_TS_CLOSE</dfn>		__SHIFTIN(7, ATW_TEST0_TS_MASK)</u></td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td><i>/* ADM8211C/CR registers */</i></td></tr>
<tr><th id="388">388</th><td><i>/* Suspended */</i></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/ATW_C_TEST0_TS_SUSPENDED" data-ref="_M/ATW_C_TEST0_TS_SUSPENDED">ATW_C_TEST0_TS_SUSPENDED</dfn>	__SHIFTIN(4, ATW_TEST0_TS_MASK)</u></td></tr>
<tr><th id="390">390</th><td><i>/* Descriptor write */</i></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/ATW_C_TEST0_TS_CLOSE" data-ref="_M/ATW_C_TEST0_TS_CLOSE">ATW_C_TEST0_TS_CLOSE</dfn>		__SHIFTIN(5, ATW_TEST0_TS_MASK)</u></td></tr>
<tr><th id="392">392</th><td><i>/* Last descriptor write */</i></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/ATW_C_TEST0_TS_CLOSELAST" data-ref="_M/ATW_C_TEST0_TS_CLOSELAST">ATW_C_TEST0_TS_CLOSELAST</dfn>	__SHIFTIN(6, ATW_TEST0_TS_MASK)</u></td></tr>
<tr><th id="394">394</th><td><i>/* FIFO full */</i></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/ATW_C_TEST0_TS_FIFOFULL" data-ref="_M/ATW_C_TEST0_TS_FIFOFULL">ATW_C_TEST0_TS_FIFOFULL</dfn>		__SHIFTIN(7, ATW_TEST0_TS_MASK)</u></td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/ATW_TEST0_RS_MASK" data-ref="_M/ATW_TEST0_RS_MASK">ATW_TEST0_RS_MASK</dfn>	__BITS(25, 23)	/* Receive process state */</u></td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td><i>/* Stopped */</i></td></tr>
<tr><th id="400">400</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST0_RS_STOPPED" data-ref="_M/ATW_TEST0_RS_STOPPED">ATW_TEST0_RS_STOPPED</dfn>		__SHIFTIN(0, ATW_TEST0_RS_MASK)</u></td></tr>
<tr><th id="401">401</th><td><i>/* Running - fetch receive descriptor */</i></td></tr>
<tr><th id="402">402</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST0_RS_FETCH" data-ref="_M/ATW_TEST0_RS_FETCH">ATW_TEST0_RS_FETCH</dfn>		__SHIFTIN(1, ATW_TEST0_RS_MASK)</u></td></tr>
<tr><th id="403">403</th><td><i>/* Running - check for end of receive */</i></td></tr>
<tr><th id="404">404</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST0_RS_CHECK" data-ref="_M/ATW_TEST0_RS_CHECK">ATW_TEST0_RS_CHECK</dfn>		__SHIFTIN(2, ATW_TEST0_RS_MASK)</u></td></tr>
<tr><th id="405">405</th><td><i>/* Running - wait for packet */</i></td></tr>
<tr><th id="406">406</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST0_RS_WAIT" data-ref="_M/ATW_TEST0_RS_WAIT">ATW_TEST0_RS_WAIT</dfn>		__SHIFTIN(3, ATW_TEST0_RS_MASK)</u></td></tr>
<tr><th id="407">407</th><td><i>/* Suspended */</i></td></tr>
<tr><th id="408">408</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST0_RS_SUSPENDED" data-ref="_M/ATW_TEST0_RS_SUSPENDED">ATW_TEST0_RS_SUSPENDED</dfn>		__SHIFTIN(4, ATW_TEST0_RS_MASK)</u></td></tr>
<tr><th id="409">409</th><td><i>/* Running - close receive descriptor */</i></td></tr>
<tr><th id="410">410</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST0_RS_CLOSE" data-ref="_M/ATW_TEST0_RS_CLOSE">ATW_TEST0_RS_CLOSE</dfn>		__SHIFTIN(5, ATW_TEST0_RS_MASK)</u></td></tr>
<tr><th id="411">411</th><td><i>/* Running - flush current frame from FIFO */</i></td></tr>
<tr><th id="412">412</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST0_RS_FLUSH" data-ref="_M/ATW_TEST0_RS_FLUSH">ATW_TEST0_RS_FLUSH</dfn>		__SHIFTIN(6, ATW_TEST0_RS_MASK)</u></td></tr>
<tr><th id="413">413</th><td><i>/* Running - queue current frame from FIFO into buffer */</i></td></tr>
<tr><th id="414">414</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST0_RS_QUEUE" data-ref="_M/ATW_TEST0_RS_QUEUE">ATW_TEST0_RS_QUEUE</dfn>		__SHIFTIN(7, ATW_TEST0_RS_MASK)</u></td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/ATW_TEST0_EPNE" data-ref="_M/ATW_TEST0_EPNE">ATW_TEST0_EPNE</dfn>		__BIT(18)	/* SEEPROM not detected */</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/ATW_TEST0_EPSNM" data-ref="_M/ATW_TEST0_EPSNM">ATW_TEST0_EPSNM</dfn>		__BIT(17)	/* SEEPROM bad signature */</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/ATW_TEST0_EPTYP_MASK" data-ref="_M/ATW_TEST0_EPTYP_MASK">ATW_TEST0_EPTYP_MASK</dfn>	__BIT(16)	/* SEEPROM type</u></td></tr>
<tr><th id="419">419</th><td><u>						 * 1: 93c66,</u></td></tr>
<tr><th id="420">420</th><td><u>						 * 0: 93c46</u></td></tr>
<tr><th id="421">421</th><td><u>						 */</u></td></tr>
<tr><th id="422">422</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST0_EPTYP_93c66" data-ref="_M/ATW_TEST0_EPTYP_93c66">ATW_TEST0_EPTYP_93c66</dfn>		ATW_TEST0_EPTYP_MASK</u></td></tr>
<tr><th id="423">423</th><td><u>#define	<dfn class="macro" id="_M/ATW_TEST0_EPTYP_93c46" data-ref="_M/ATW_TEST0_EPTYP_93c46">ATW_TEST0_EPTYP_93c46</dfn>		0</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/ATW_TEST0_EPRLD" data-ref="_M/ATW_TEST0_EPRLD">ATW_TEST0_EPRLD</dfn>		__BIT(15)	/* recall SEEPROM (write 1) */</u></td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/ATW_WCSR_CRCT" data-ref="_M/ATW_WCSR_CRCT">ATW_WCSR_CRCT</dfn>		__BIT(30)	/* CRC-16 type */</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/ATW_WCSR_WP1E" data-ref="_M/ATW_WCSR_WP1E">ATW_WCSR_WP1E</dfn>		__BIT(29)	/* match wake-up pattern 1 */</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/ATW_WCSR_WP2E" data-ref="_M/ATW_WCSR_WP2E">ATW_WCSR_WP2E</dfn>		__BIT(28)	/* match wake-up pattern 2 */</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/ATW_WCSR_WP3E" data-ref="_M/ATW_WCSR_WP3E">ATW_WCSR_WP3E</dfn>		__BIT(27)	/* match wake-up pattern 3 */</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/ATW_WCSR_WP4E" data-ref="_M/ATW_WCSR_WP4E">ATW_WCSR_WP4E</dfn>		__BIT(26)	/* match wake-up pattern 4 */</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/ATW_WCSR_WP5E" data-ref="_M/ATW_WCSR_WP5E">ATW_WCSR_WP5E</dfn>		__BIT(25)	/* match wake-up pattern 5 */</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/ATW_WCSR_BLN_MASK" data-ref="_M/ATW_WCSR_BLN_MASK">ATW_WCSR_BLN_MASK</dfn>	__BITS(21, 23)	/* lose link after BLN lost</u></td></tr>
<tr><th id="433">433</th><td><u>						 * beacons</u></td></tr>
<tr><th id="434">434</th><td><u>						 */</u></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/ATW_WCSR_TSFTWE" data-ref="_M/ATW_WCSR_TSFTWE">ATW_WCSR_TSFTWE</dfn>		__BIT(20)	/* wake up on TSFT out of</u></td></tr>
<tr><th id="436">436</th><td><u>						 * range</u></td></tr>
<tr><th id="437">437</th><td><u>						 */</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/ATW_WCSR_TIMWE" data-ref="_M/ATW_WCSR_TIMWE">ATW_WCSR_TIMWE</dfn>		__BIT(19)	/* wake up on TIM */</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/ATW_WCSR_ATIMWE" data-ref="_M/ATW_WCSR_ATIMWE">ATW_WCSR_ATIMWE</dfn>		__BIT(18)	/* wake up on ATIM */</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/ATW_WCSR_KEYWE" data-ref="_M/ATW_WCSR_KEYWE">ATW_WCSR_KEYWE</dfn>		__BIT(17)	/* wake up on key update */</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/ATW_WCSR_WFRE" data-ref="_M/ATW_WCSR_WFRE">ATW_WCSR_WFRE</dfn>		__BIT(10)	/* wake up on wake-up frame */</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/ATW_WCSR_MPRE" data-ref="_M/ATW_WCSR_MPRE">ATW_WCSR_MPRE</dfn>		__BIT(9)	/* wake up on magic packet */</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/ATW_WCSR_LSOE" data-ref="_M/ATW_WCSR_LSOE">ATW_WCSR_LSOE</dfn>		__BIT(8)	/* wake up on link loss */</u></td></tr>
<tr><th id="444">444</th><td><i>/* wake-up reasons correspond to enable bits */</i></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/ATW_WCSR_KEYUP" data-ref="_M/ATW_WCSR_KEYUP">ATW_WCSR_KEYUP</dfn>		__BIT(6)	/* */</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/ATW_WCSR_TSFTW" data-ref="_M/ATW_WCSR_TSFTW">ATW_WCSR_TSFTW</dfn>		__BIT(5)	/* */</u></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/ATW_WCSR_TIMW" data-ref="_M/ATW_WCSR_TIMW">ATW_WCSR_TIMW</dfn>		__BIT(4)	/* */</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/ATW_WCSR_ATIMW" data-ref="_M/ATW_WCSR_ATIMW">ATW_WCSR_ATIMW</dfn>		__BIT(3)	/* */</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/ATW_WCSR_WFR" data-ref="_M/ATW_WCSR_WFR">ATW_WCSR_WFR</dfn>		__BIT(2)	/* */</u></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/ATW_WCSR_MPR" data-ref="_M/ATW_WCSR_MPR">ATW_WCSR_MPR</dfn>		__BIT(1)	/* */</u></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/ATW_WCSR_LSO" data-ref="_M/ATW_WCSR_LSO">ATW_WCSR_LSO</dfn>		__BIT(0)	/* */</u></td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/ATW_GPTMR_COM_MASK" data-ref="_M/ATW_GPTMR_COM_MASK">ATW_GPTMR_COM_MASK</dfn>	__BIT(16)	/* continuous operation mode */</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/ATW_GPTMR_GTV_MASK" data-ref="_M/ATW_GPTMR_GTV_MASK">ATW_GPTMR_GTV_MASK</dfn>	__BITS(0, 15)	/* set countdown in 204us ticks */</u></td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/ATW_GPIO_EC1_MASK" data-ref="_M/ATW_GPIO_EC1_MASK">ATW_GPIO_EC1_MASK</dfn>	__BITS(25, 24)	/* GPIO1 event configuration */</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/ATW_GPIO_LAT_MASK" data-ref="_M/ATW_GPIO_LAT_MASK">ATW_GPIO_LAT_MASK</dfn>	__BITS(21, 20)	/* input latch */</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/ATW_GPIO_INTEN_MASK" data-ref="_M/ATW_GPIO_INTEN_MASK">ATW_GPIO_INTEN_MASK</dfn>	__BITS(19, 18)	/* interrupt enable */</u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/ATW_GPIO_EN_MASK" data-ref="_M/ATW_GPIO_EN_MASK">ATW_GPIO_EN_MASK</dfn>	__BITS(17, 12)	/* output enable */</u></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/ATW_GPIO_O_MASK" data-ref="_M/ATW_GPIO_O_MASK">ATW_GPIO_O_MASK</dfn>		__BITS(11, 6)	/* output value */</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/ATW_GPIO_I_MASK" data-ref="_M/ATW_GPIO_I_MASK">ATW_GPIO_I_MASK</dfn>		__BITS(5, 0)	/* pin static input */</u></td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><i>/* Intersil 3-wire interface */</i></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/ATW_BBPCTL_TWI" data-ref="_M/ATW_BBPCTL_TWI">ATW_BBPCTL_TWI</dfn>			__BIT(31)</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/ATW_BBPCTL_RF3KADDR_MASK" data-ref="_M/ATW_BBPCTL_RF3KADDR_MASK">ATW_BBPCTL_RF3KADDR_MASK</dfn>	__BITS(30, 24)	/* Address for RF3000 */</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/ATW_BBPCTL_RF3KADDR_ADDR" data-ref="_M/ATW_BBPCTL_RF3KADDR_ADDR">ATW_BBPCTL_RF3KADDR_ADDR</dfn> __SHIFTIN(0x20, ATW_BBPCTL_RF3KADDR_MASK)</u></td></tr>
<tr><th id="467">467</th><td><i>/* data-out on negative edge */</i></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/ATW_BBPCTL_NEGEDGE_DO" data-ref="_M/ATW_BBPCTL_NEGEDGE_DO">ATW_BBPCTL_NEGEDGE_DO</dfn>		__BIT(23)</u></td></tr>
<tr><th id="469">469</th><td><i>/* data-in on negative edge */</i></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/ATW_BBPCTL_NEGEDGE_DI" data-ref="_M/ATW_BBPCTL_NEGEDGE_DI">ATW_BBPCTL_NEGEDGE_DI</dfn>		__BIT(22)</u></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/ATW_BBPCTL_CCA_ACTLO" data-ref="_M/ATW_BBPCTL_CCA_ACTLO">ATW_BBPCTL_CCA_ACTLO</dfn>		__BIT(21)	/* 1: CCA signal is low</u></td></tr>
<tr><th id="472">472</th><td><u>							 * when channel is busy,</u></td></tr>
<tr><th id="473">473</th><td><u>							 * CCA signal is high</u></td></tr>
<tr><th id="474">474</th><td><u>							 * when channel is</u></td></tr>
<tr><th id="475">475</th><td><u>							 * clear.</u></td></tr>
<tr><th id="476">476</th><td><u>							 * 0: vice-versa</u></td></tr>
<tr><th id="477">477</th><td><u>							 * 1 is suitable for</u></td></tr>
<tr><th id="478">478</th><td><u>							 * the embedded</u></td></tr>
<tr><th id="479">479</th><td><u>							 * RFMD RF3000.</u></td></tr>
<tr><th id="480">480</th><td><u>							 */</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/ATW_BBPCTL_TYPE_MASK" data-ref="_M/ATW_BBPCTL_TYPE_MASK">ATW_BBPCTL_TYPE_MASK</dfn>		__BITS(20, 18)	/* BBP type */</u></td></tr>
<tr><th id="482">482</th><td><i>/* start write; reset on completion */</i></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/ATW_BBPCTL_WR" data-ref="_M/ATW_BBPCTL_WR">ATW_BBPCTL_WR</dfn>			__BIT(17)</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/ATW_BBPCTL_RD" data-ref="_M/ATW_BBPCTL_RD">ATW_BBPCTL_RD</dfn>			__BIT(16)	/* start read; reset on</u></td></tr>
<tr><th id="485">485</th><td><u>							 * completion</u></td></tr>
<tr><th id="486">486</th><td><u>							 */</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/ATW_BBPCTL_ADDR_MASK" data-ref="_M/ATW_BBPCTL_ADDR_MASK">ATW_BBPCTL_ADDR_MASK</dfn>		__BITS(15, 8)	/* BBP address */</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/ATW_BBPCTL_DATA_MASK" data-ref="_M/ATW_BBPCTL_DATA_MASK">ATW_BBPCTL_DATA_MASK</dfn>		__BITS(7, 0)	/* BBP data */</u></td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/ATW_SYNCTL_WR" data-ref="_M/ATW_SYNCTL_WR">ATW_SYNCTL_WR</dfn>		__BIT(31)	/* start write; reset on</u></td></tr>
<tr><th id="491">491</th><td><u>						 * completion</u></td></tr>
<tr><th id="492">492</th><td><u>						 */</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/ATW_SYNCTL_RD" data-ref="_M/ATW_SYNCTL_RD">ATW_SYNCTL_RD</dfn>		__BIT(30)	/* start read; reset on</u></td></tr>
<tr><th id="494">494</th><td><u>						 * completion</u></td></tr>
<tr><th id="495">495</th><td><u>						 */</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/ATW_SYNCTL_CS0" data-ref="_M/ATW_SYNCTL_CS0">ATW_SYNCTL_CS0</dfn>		__BIT(29)	/* chip select */</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/ATW_SYNCTL_CS1" data-ref="_M/ATW_SYNCTL_CS1">ATW_SYNCTL_CS1</dfn>		__BIT(28)</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/ATW_SYNCTL_CAL" data-ref="_M/ATW_SYNCTL_CAL">ATW_SYNCTL_CAL</dfn>		__BIT(27)	/* generate RF CAL pulse after</u></td></tr>
<tr><th id="499">499</th><td><u>						 * Rx</u></td></tr>
<tr><th id="500">500</th><td><u>						 */</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/ATW_SYNCTL_SELCAL" data-ref="_M/ATW_SYNCTL_SELCAL">ATW_SYNCTL_SELCAL</dfn>	__BIT(26)	/* RF CAL source, 0: CAL bit,</u></td></tr>
<tr><th id="502">502</th><td><u>						 * 1: MAC; needed by Intersil</u></td></tr>
<tr><th id="503">503</th><td><u>						 * BBP</u></td></tr>
<tr><th id="504">504</th><td><u>						 */</u></td></tr>
<tr><th id="505">505</th><td><u>#define	<dfn class="macro" id="_M/ATW_C_SYNCTL_MMICE" data-ref="_M/ATW_C_SYNCTL_MMICE">ATW_C_SYNCTL_MMICE</dfn>	__BIT(25)	/* ADM8211C/CR define this</u></td></tr>
<tr><th id="506">506</th><td><u>						 * bit. 0: latch data on</u></td></tr>
<tr><th id="507">507</th><td><u>						 * negative edge, 1: positive</u></td></tr>
<tr><th id="508">508</th><td><u>						 * edge.</u></td></tr>
<tr><th id="509">509</th><td><u>						 */</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/ATW_SYNCTL_RFTYPE_MASK" data-ref="_M/ATW_SYNCTL_RFTYPE_MASK">ATW_SYNCTL_RFTYPE_MASK</dfn>	__BITS(24, 22)	/* RF type */</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/ATW_SYNCTL_DATA_MASK" data-ref="_M/ATW_SYNCTL_DATA_MASK">ATW_SYNCTL_DATA_MASK</dfn>	__BITS(21, 0)	/* synthesizer setting */</u></td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/ATW_PLCPHD_SIGNAL_MASK" data-ref="_M/ATW_PLCPHD_SIGNAL_MASK">ATW_PLCPHD_SIGNAL_MASK</dfn>	__BITS(31, 24)	/* signal field in PLCP header,</u></td></tr>
<tr><th id="514">514</th><td><u>						 * only for beacon, ATIM, and</u></td></tr>
<tr><th id="515">515</th><td><u>						 * RTS.</u></td></tr>
<tr><th id="516">516</th><td><u>						 */</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/ATW_PLCPHD_SERVICE_MASK" data-ref="_M/ATW_PLCPHD_SERVICE_MASK">ATW_PLCPHD_SERVICE_MASK</dfn>	__BITS(23, 16)	/* service field in PLCP</u></td></tr>
<tr><th id="518">518</th><td><u>						 * header; with RFMD BBP,</u></td></tr>
<tr><th id="519">519</th><td><u>						 * sets Tx power for beacon,</u></td></tr>
<tr><th id="520">520</th><td><u>						 * RTS, ATIM.</u></td></tr>
<tr><th id="521">521</th><td><u>						 */</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/ATW_PLCPHD_PMBL" data-ref="_M/ATW_PLCPHD_PMBL">ATW_PLCPHD_PMBL</dfn>		__BIT(15)	/* 0: long preamble, 1: short */</u></td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td><u>#define	<dfn class="macro" id="_M/ATW_MMIWADDR_LENLO_MASK" data-ref="_M/ATW_MMIWADDR_LENLO_MASK">ATW_MMIWADDR_LENLO_MASK</dfn>		__BITS(31,24)	/* tx: written 4th */</u></td></tr>
<tr><th id="525">525</th><td><u>#define	<dfn class="macro" id="_M/ATW_MMIWADDR_LENHI_MASK" data-ref="_M/ATW_MMIWADDR_LENHI_MASK">ATW_MMIWADDR_LENHI_MASK</dfn>		__BITS(23,16)	/* tx: written 3rd */</u></td></tr>
<tr><th id="526">526</th><td><u>#define	<dfn class="macro" id="_M/ATW_MMIWADDR_GAIN_MASK" data-ref="_M/ATW_MMIWADDR_GAIN_MASK">ATW_MMIWADDR_GAIN_MASK</dfn>		__BITS(15,8)	/* tx: written 2nd */</u></td></tr>
<tr><th id="527">527</th><td><u>#define	<dfn class="macro" id="_M/ATW_MMIWADDR_RATE_MASK" data-ref="_M/ATW_MMIWADDR_RATE_MASK">ATW_MMIWADDR_RATE_MASK</dfn>		__BITS(7,0)	/* tx: written 1st */</u></td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td><i>/* was magic 0x100E0C0A */</i></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/ATW_MMIWADDR_INTERSIL" data-ref="_M/ATW_MMIWADDR_INTERSIL">ATW_MMIWADDR_INTERSIL</dfn>			  \</u></td></tr>
<tr><th id="531">531</th><td><u>	(__SHIFTIN(HFA3861A_CR6, ATW_MMIWADDR_GAIN_MASK)	| \</u></td></tr>
<tr><th id="532">532</th><td><u>	 __SHIFTIN(HFA3861A_CR5, ATW_MMIWADDR_RATE_MASK)	| \</u></td></tr>
<tr><th id="533">533</th><td><u>	 __SHIFTIN(HFA3861A_CR7, ATW_MMIWADDR_LENHI_MASK)	| \</u></td></tr>
<tr><th id="534">534</th><td><u>	 __SHIFTIN(HFA3861A_CR8, ATW_MMIWADDR_LENLO_MASK))</u></td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td><i>/* was magic 0x00009101</i></td></tr>
<tr><th id="537">537</th><td><i> *</i></td></tr>
<tr><th id="538">538</th><td><i> * ADMtek sets the AI bit on the ATW_MMIWADDR_GAIN_MASK address to</i></td></tr>
<tr><th id="539">539</th><td><i> * put the RF3000 into auto-increment mode so that it can write Tx gain,</i></td></tr>
<tr><th id="540">540</th><td><i> * Tx length (high) and Tx length (low) registers back-to-back.</i></td></tr>
<tr><th id="541">541</th><td><i> */</i></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/ATW_MMIWADDR_RFMD" data-ref="_M/ATW_MMIWADDR_RFMD">ATW_MMIWADDR_RFMD</dfn>						\</u></td></tr>
<tr><th id="543">543</th><td><u>	(__SHIFTIN(RF3000_TWI_AI|RF3000_GAINCTL, ATW_MMIWADDR_GAIN_MASK) | \</u></td></tr>
<tr><th id="544">544</th><td><u>	 __SHIFTIN(RF3000_CTL, ATW_MMIWADDR_RATE_MASK))</u></td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td><u>#define	<dfn class="macro" id="_M/ATW_MMIRADDR1_RSVD_MASK" data-ref="_M/ATW_MMIRADDR1_RSVD_MASK">ATW_MMIRADDR1_RSVD_MASK</dfn>		__BITS(31, 24)</u></td></tr>
<tr><th id="547">547</th><td><u>#define	<dfn class="macro" id="_M/ATW_MMIRADDR1_PWRLVL_MASK" data-ref="_M/ATW_MMIRADDR1_PWRLVL_MASK">ATW_MMIRADDR1_PWRLVL_MASK</dfn>	__BITS(23, 16)</u></td></tr>
<tr><th id="548">548</th><td><u>#define	<dfn class="macro" id="_M/ATW_MMIRADDR1_RSSI_MASK" data-ref="_M/ATW_MMIRADDR1_RSSI_MASK">ATW_MMIRADDR1_RSSI_MASK</dfn>		__BITS(15, 8)</u></td></tr>
<tr><th id="549">549</th><td><u>#define	<dfn class="macro" id="_M/ATW_MMIRADDR1_RXSTAT_MASK" data-ref="_M/ATW_MMIRADDR1_RXSTAT_MASK">ATW_MMIRADDR1_RXSTAT_MASK</dfn>	__BITS(7, 0)</u></td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td><i>/* was magic 0x00007c7e */</i></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/ATW_MMIRADDR1_INTERSIL" data-ref="_M/ATW_MMIRADDR1_INTERSIL">ATW_MMIRADDR1_INTERSIL</dfn>	\</u></td></tr>
<tr><th id="553">553</th><td><u>	(__SHIFTIN(HFA3861A_CR61, ATW_MMIRADDR1_RSSI_MASK) | \</u></td></tr>
<tr><th id="554">554</th><td><u>	 __SHIFTIN(HFA3861A_CR62, ATW_MMIRADDR1_RXSTAT_MASK))</u></td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td><i>/* was magic 0x00000301 */</i></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/ATW_MMIRADDR1_RFMD" data-ref="_M/ATW_MMIRADDR1_RFMD">ATW_MMIRADDR1_RFMD</dfn>	\</u></td></tr>
<tr><th id="558">558</th><td><u>	(__SHIFTIN(RF3000_RSSI, ATW_MMIRADDR1_RSSI_MASK) | \</u></td></tr>
<tr><th id="559">559</th><td><u>	 __SHIFTIN(RF3000_RXSTAT, ATW_MMIRADDR1_RXSTAT_MASK))</u></td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td><i>/* was magic 0x00100000 */</i></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/ATW_MMIRADDR2_INTERSIL" data-ref="_M/ATW_MMIRADDR2_INTERSIL">ATW_MMIRADDR2_INTERSIL</dfn>	\</u></td></tr>
<tr><th id="563">563</th><td><u>	(__SHIFTIN(0x0, ATW_MMIRADDR2_ID_MASK) | \</u></td></tr>
<tr><th id="564">564</th><td><u>	 __SHIFTIN(0x10, ATW_MMIRADDR2_RXPECNT_MASK))</u></td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td><i>/* was magic 0x7e100000 */</i></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/ATW_MMIRADDR2_RFMD" data-ref="_M/ATW_MMIRADDR2_RFMD">ATW_MMIRADDR2_RFMD</dfn>	\</u></td></tr>
<tr><th id="568">568</th><td><u>	(__SHIFTIN(0x7e, ATW_MMIRADDR2_ID_MASK) | \</u></td></tr>
<tr><th id="569">569</th><td><u>	 __SHIFTIN(0x10, ATW_MMIRADDR2_RXPECNT_MASK))</u></td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td><u>#define	<dfn class="macro" id="_M/ATW_MMIRADDR2_ID_MASK" data-ref="_M/ATW_MMIRADDR2_ID_MASK">ATW_MMIRADDR2_ID_MASK</dfn>	__BITS(31, 24)	/* 1st element ID in WEP table</u></td></tr>
<tr><th id="572">572</th><td><u>						 * for Probe Response (huh?)</u></td></tr>
<tr><th id="573">573</th><td><u>						 */</u></td></tr>
<tr><th id="574">574</th><td><i>/* RXPE is re-asserted after RXPECNT * 22MHz. */</i></td></tr>
<tr><th id="575">575</th><td><u>#define	<dfn class="macro" id="_M/ATW_MMIRADDR2_RXPECNT_MASK" data-ref="_M/ATW_MMIRADDR2_RXPECNT_MASK">ATW_MMIRADDR2_RXPECNT_MASK</dfn>	__BITS(23, 16)</u></td></tr>
<tr><th id="576">576</th><td><u>#define	<dfn class="macro" id="_M/ATW_MMIRADDR2_PROREXT" data-ref="_M/ATW_MMIRADDR2_PROREXT">ATW_MMIRADDR2_PROREXT</dfn>		__BIT(15)	/* Probe Response</u></td></tr>
<tr><th id="577">577</th><td><u>							 * 11Mb/s length</u></td></tr>
<tr><th id="578">578</th><td><u>							 * extension.</u></td></tr>
<tr><th id="579">579</th><td><u>							 */</u></td></tr>
<tr><th id="580">580</th><td><u>#define	<dfn class="macro" id="_M/ATW_MMIRADDR2_PRORLEN_MASK" data-ref="_M/ATW_MMIRADDR2_PRORLEN_MASK">ATW_MMIRADDR2_PRORLEN_MASK</dfn>	__BITS(14, 0)	/* Probe Response</u></td></tr>
<tr><th id="581">581</th><td><u>							 * microsecond length</u></td></tr>
<tr><th id="582">582</th><td><u>							 */</u></td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td><i>/* auto-update BBP with ALCSET */</i></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/ATW_TXBR_ALCUPDATE_MASK" data-ref="_M/ATW_TXBR_ALCUPDATE_MASK">ATW_TXBR_ALCUPDATE_MASK</dfn>	__BIT(31)</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/ATW_TXBR_TBCNT_MASK" data-ref="_M/ATW_TXBR_TBCNT_MASK">ATW_TXBR_TBCNT_MASK</dfn>	__BITS(16, 20)	/* transmit burst count */</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/ATW_TXBR_ALCSET_MASK" data-ref="_M/ATW_TXBR_ALCSET_MASK">ATW_TXBR_ALCSET_MASK</dfn>	__BITS(8, 15)	/* TX power level set point */</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/ATW_TXBR_ALCREF_MASK" data-ref="_M/ATW_TXBR_ALCREF_MASK">ATW_TXBR_ALCREF_MASK</dfn>	__BITS(0, 7)	/* TX power level reference point */</u></td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/ATW_ALCSTAT_MCOV_MASK" data-ref="_M/ATW_ALCSTAT_MCOV_MASK">ATW_ALCSTAT_MCOV_MASK</dfn>	__BIT(27)	/* MPDU count overflow */</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/ATW_ALCSTAT_ESOV_MASK" data-ref="_M/ATW_ALCSTAT_ESOV_MASK">ATW_ALCSTAT_ESOV_MASK</dfn>	__BIT(26)	/* error sum overflow */</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/ATW_ALCSTAT_MCNT_MASK" data-ref="_M/ATW_ALCSTAT_MCNT_MASK">ATW_ALCSTAT_MCNT_MASK</dfn>	__BITS(16, 25)	/* MPDU count, unsigned integer */</u></td></tr>
<tr><th id="593">593</th><td><u>#define <dfn class="macro" id="_M/ATW_ALCSTAT_ERSUM_MASK" data-ref="_M/ATW_ALCSTAT_ERSUM_MASK">ATW_ALCSTAT_ERSUM_MASK</dfn>	__BITS(0, 15)	/* power error sum,</u></td></tr>
<tr><th id="594">594</th><td><u>						 * 2's complement signed integer</u></td></tr>
<tr><th id="595">595</th><td><u>						 */</u></td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/ATW_TOFS2_PWR1UP_MASK" data-ref="_M/ATW_TOFS2_PWR1UP_MASK">ATW_TOFS2_PWR1UP_MASK</dfn>	__BITS(31, 28)	/* delay of Tx/Rx from PE1,</u></td></tr>
<tr><th id="598">598</th><td><u>						 * Radio, PHYRST change after</u></td></tr>
<tr><th id="599">599</th><td><u>						 * power-up, in 2ms units</u></td></tr>
<tr><th id="600">600</th><td><u>						 */</u></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/ATW_TOFS2_PWR0PAPE_MASK" data-ref="_M/ATW_TOFS2_PWR0PAPE_MASK">ATW_TOFS2_PWR0PAPE_MASK</dfn>	__BITS(27, 24)	/* delay of PAPE going low</u></td></tr>
<tr><th id="602">602</th><td><u>						 * after internal data</u></td></tr>
<tr><th id="603">603</th><td><u>						 * transmit end, in us</u></td></tr>
<tr><th id="604">604</th><td><u>						 */</u></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/ATW_TOFS2_PWR1PAPE_MASK" data-ref="_M/ATW_TOFS2_PWR1PAPE_MASK">ATW_TOFS2_PWR1PAPE_MASK</dfn>	__BITS(23, 20)	/* delay of PAPE going high</u></td></tr>
<tr><th id="606">606</th><td><u>						 * after TXPE asserted, in us</u></td></tr>
<tr><th id="607">607</th><td><u>						 */</u></td></tr>
<tr><th id="608">608</th><td><u>#define <dfn class="macro" id="_M/ATW_TOFS2_PWR0TRSW_MASK" data-ref="_M/ATW_TOFS2_PWR0TRSW_MASK">ATW_TOFS2_PWR0TRSW_MASK</dfn>	__BITS(19, 16)	/* delay of TRSW going low</u></td></tr>
<tr><th id="609">609</th><td><u>						 * after internal data transmit</u></td></tr>
<tr><th id="610">610</th><td><u>						 * end, in us</u></td></tr>
<tr><th id="611">611</th><td><u>						 */</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/ATW_TOFS2_PWR1TRSW_MASK" data-ref="_M/ATW_TOFS2_PWR1TRSW_MASK">ATW_TOFS2_PWR1TRSW_MASK</dfn>	__BITS(15, 12)	/* delay of TRSW going high</u></td></tr>
<tr><th id="613">613</th><td><u>						 * after TXPE asserted, in us</u></td></tr>
<tr><th id="614">614</th><td><u>						 */</u></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/ATW_TOFS2_PWR0PE2_MASK" data-ref="_M/ATW_TOFS2_PWR0PE2_MASK">ATW_TOFS2_PWR0PE2_MASK</dfn>	__BITS(11, 8)	/* delay of PE2 going low</u></td></tr>
<tr><th id="616">616</th><td><u>						 * after internal data transmit</u></td></tr>
<tr><th id="617">617</th><td><u>						 * end, in us</u></td></tr>
<tr><th id="618">618</th><td><u>						 */</u></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/ATW_TOFS2_PWR1PE2_MASK" data-ref="_M/ATW_TOFS2_PWR1PE2_MASK">ATW_TOFS2_PWR1PE2_MASK</dfn>	__BITS(7, 4)	/* delay of PE2 going high</u></td></tr>
<tr><th id="620">620</th><td><u>						 * after TXPE asserted, in us</u></td></tr>
<tr><th id="621">621</th><td><u>						 */</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/ATW_TOFS2_PWR0TXPE_MASK" data-ref="_M/ATW_TOFS2_PWR0TXPE_MASK">ATW_TOFS2_PWR0TXPE_MASK</dfn>	__BITS(3, 0)	/* delay of TXPE going low</u></td></tr>
<tr><th id="623">623</th><td><u>						 * after internal data transmit</u></td></tr>
<tr><th id="624">624</th><td><u>						 * end, in us</u></td></tr>
<tr><th id="625">625</th><td><u>						 */</u></td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/ATW_CMDR_PM" data-ref="_M/ATW_CMDR_PM">ATW_CMDR_PM</dfn>		__BIT(19)	/* enables power mgmt</u></td></tr>
<tr><th id="628">628</th><td><u>						 * capabilities.</u></td></tr>
<tr><th id="629">629</th><td><u>						 */</u></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/ATW_CMDR_APM" data-ref="_M/ATW_CMDR_APM">ATW_CMDR_APM</dfn>		__BIT(18)	/* APM mode, effective when</u></td></tr>
<tr><th id="631">631</th><td><u>						 * PM = 1.</u></td></tr>
<tr><th id="632">632</th><td><u>						 */</u></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/ATW_CMDR_RTE" data-ref="_M/ATW_CMDR_RTE">ATW_CMDR_RTE</dfn>		__BIT(4)	/* enable Rx FIFO threshold */</u></td></tr>
<tr><th id="634">634</th><td><u>#define <dfn class="macro" id="_M/ATW_CMDR_DRT_MASK" data-ref="_M/ATW_CMDR_DRT_MASK">ATW_CMDR_DRT_MASK</dfn>	__BITS(3, 2)	/* drain Rx FIFO threshold */</u></td></tr>
<tr><th id="635">635</th><td><i>/* 32 bytes */</i></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/ATW_CMDR_DRT_8DW" data-ref="_M/ATW_CMDR_DRT_8DW">ATW_CMDR_DRT_8DW</dfn>	__SHIFTIN(0x0, ATW_CMDR_DRT_MASK)</u></td></tr>
<tr><th id="637">637</th><td><i>/* 64 bytes */</i></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/ATW_CMDR_DRT_16DW" data-ref="_M/ATW_CMDR_DRT_16DW">ATW_CMDR_DRT_16DW</dfn>	__SHIFTIN(0x1, ATW_CMDR_DRT_MASK)</u></td></tr>
<tr><th id="639">639</th><td><i>/* Store &amp; Forward */</i></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/ATW_CMDR_DRT_SF" data-ref="_M/ATW_CMDR_DRT_SF">ATW_CMDR_DRT_SF</dfn>		__SHIFTIN(0x2, ATW_CMDR_DRT_MASK)</u></td></tr>
<tr><th id="641">641</th><td><i>/* Reserved */</i></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/ATW_CMDR_DRT_RSVD" data-ref="_M/ATW_CMDR_DRT_RSVD">ATW_CMDR_DRT_RSVD</dfn>	__SHIFTIN(0x3, ATW_CMDR_DRT_MASK)</u></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/ATW_CMDR_SINT_MASK" data-ref="_M/ATW_CMDR_SINT_MASK">ATW_CMDR_SINT_MASK</dfn>	__BIT(1)	/* software interrupt---huh? */</u></td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td><i>/* TBD PCIC */</i></td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td><i>/* TBD PMCSR */</i></td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td><u>#define <dfn class="macro" id="_M/ATW_PAR0_PAB0_MASK" data-ref="_M/ATW_PAR0_PAB0_MASK">ATW_PAR0_PAB0_MASK</dfn>	__BITS(0, 7)	/* MAC address byte 0 */</u></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/ATW_PAR0_PAB1_MASK" data-ref="_M/ATW_PAR0_PAB1_MASK">ATW_PAR0_PAB1_MASK</dfn>	__BITS(8, 15)	/* MAC address byte 1 */</u></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/ATW_PAR0_PAB2_MASK" data-ref="_M/ATW_PAR0_PAB2_MASK">ATW_PAR0_PAB2_MASK</dfn>	__BITS(16, 23)	/* MAC address byte 2 */</u></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/ATW_PAR0_PAB3_MASK" data-ref="_M/ATW_PAR0_PAB3_MASK">ATW_PAR0_PAB3_MASK</dfn>	__BITS(24, 31)	/* MAC address byte 3 */</u></td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td><u>#define	<dfn class="macro" id="_M/ATW_C_PAR1_CTD" data-ref="_M/ATW_C_PAR1_CTD">ATW_C_PAR1_CTD</dfn>		__BITS(16,31)	/* Continuous Tx pattern */</u></td></tr>
<tr><th id="656">656</th><td><u>#define <dfn class="macro" id="_M/ATW_PAR1_PAB5_MASK" data-ref="_M/ATW_PAR1_PAB5_MASK">ATW_PAR1_PAB5_MASK</dfn>	__BITS(8, 15)	/* MAC address byte 5 */</u></td></tr>
<tr><th id="657">657</th><td><u>#define <dfn class="macro" id="_M/ATW_PAR1_PAB4_MASK" data-ref="_M/ATW_PAR1_PAB4_MASK">ATW_PAR1_PAB4_MASK</dfn>	__BITS(0, 7)	/* MAC address byte 4 */</u></td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/ATW_MAR0_MAB3_MASK" data-ref="_M/ATW_MAR0_MAB3_MASK">ATW_MAR0_MAB3_MASK</dfn>	__BITS(31, 24)	/* multicast table bits 31:24 */</u></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/ATW_MAR0_MAB2_MASK" data-ref="_M/ATW_MAR0_MAB2_MASK">ATW_MAR0_MAB2_MASK</dfn>	__BITS(23, 16)	/* multicast table bits 23:16 */</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/ATW_MAR0_MAB1_MASK" data-ref="_M/ATW_MAR0_MAB1_MASK">ATW_MAR0_MAB1_MASK</dfn>	__BITS(15, 8)	/* multicast table bits 15:8 */</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/ATW_MAR0_MAB0_MASK" data-ref="_M/ATW_MAR0_MAB0_MASK">ATW_MAR0_MAB0_MASK</dfn>	__BITS(7, 0)	/* multicast table bits 7:0 */</u></td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/ATW_MAR1_MAB7_MASK" data-ref="_M/ATW_MAR1_MAB7_MASK">ATW_MAR1_MAB7_MASK</dfn>	__BITS(31, 24)	/* multicast table bits 63:56 */</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/ATW_MAR1_MAB6_MASK" data-ref="_M/ATW_MAR1_MAB6_MASK">ATW_MAR1_MAB6_MASK</dfn>	__BITS(23, 16)	/* multicast table bits 55:48 */</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/ATW_MAR1_MAB5_MASK" data-ref="_M/ATW_MAR1_MAB5_MASK">ATW_MAR1_MAB5_MASK</dfn>	__BITS(15, 8)	/* multicast table bits 47:40 */</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/ATW_MAR1_MAB4_MASK" data-ref="_M/ATW_MAR1_MAB4_MASK">ATW_MAR1_MAB4_MASK</dfn>	__BITS(7, 0)	/* multicast table bits 39:32 */</u></td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td><i>/* ATIM destination address */</i></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/ATW_ATIMDA0_ATIMB3_MASK" data-ref="_M/ATW_ATIMDA0_ATIMB3_MASK">ATW_ATIMDA0_ATIMB3_MASK</dfn>	__BITS(31,24)</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/ATW_ATIMDA0_ATIMB2_MASK" data-ref="_M/ATW_ATIMDA0_ATIMB2_MASK">ATW_ATIMDA0_ATIMB2_MASK</dfn>	__BITS(23,16)</u></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/ATW_ATIMDA0_ATIMB1_MASK" data-ref="_M/ATW_ATIMDA0_ATIMB1_MASK">ATW_ATIMDA0_ATIMB1_MASK</dfn>	__BITS(15,8)</u></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/ATW_ATIMDA0_ATIMB0_MASK" data-ref="_M/ATW_ATIMDA0_ATIMB0_MASK">ATW_ATIMDA0_ATIMB0_MASK</dfn>	__BITS(7,0)</u></td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td><i>/* ATIM destination address, BSSID */</i></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/ATW_ABDA1_BSSIDB5_MASK" data-ref="_M/ATW_ABDA1_BSSIDB5_MASK">ATW_ABDA1_BSSIDB5_MASK</dfn>	__BITS(31,24)</u></td></tr>
<tr><th id="677">677</th><td><u>#define <dfn class="macro" id="_M/ATW_ABDA1_BSSIDB4_MASK" data-ref="_M/ATW_ABDA1_BSSIDB4_MASK">ATW_ABDA1_BSSIDB4_MASK</dfn>	__BITS(23,16)</u></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/ATW_ABDA1_ATIMB5_MASK" data-ref="_M/ATW_ABDA1_ATIMB5_MASK">ATW_ABDA1_ATIMB5_MASK</dfn>	__BITS(15,8)</u></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/ATW_ABDA1_ATIMB4_MASK" data-ref="_M/ATW_ABDA1_ATIMB4_MASK">ATW_ABDA1_ATIMB4_MASK</dfn>	__BITS(7,0)</u></td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td><i>/* BSSID */</i></td></tr>
<tr><th id="682">682</th><td><u>#define <dfn class="macro" id="_M/ATW_BSSID0_BSSIDB3_MASK" data-ref="_M/ATW_BSSID0_BSSIDB3_MASK">ATW_BSSID0_BSSIDB3_MASK</dfn>	__BITS(31,24)</u></td></tr>
<tr><th id="683">683</th><td><u>#define <dfn class="macro" id="_M/ATW_BSSID0_BSSIDB2_MASK" data-ref="_M/ATW_BSSID0_BSSIDB2_MASK">ATW_BSSID0_BSSIDB2_MASK</dfn>	__BITS(23,16)</u></td></tr>
<tr><th id="684">684</th><td><u>#define <dfn class="macro" id="_M/ATW_BSSID0_BSSIDB1_MASK" data-ref="_M/ATW_BSSID0_BSSIDB1_MASK">ATW_BSSID0_BSSIDB1_MASK</dfn>	__BITS(15,8)</u></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/ATW_BSSID0_BSSIDB0_MASK" data-ref="_M/ATW_BSSID0_BSSIDB0_MASK">ATW_BSSID0_BSSIDB0_MASK</dfn>	__BITS(7,0)</u></td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td><u>#define <dfn class="macro" id="_M/ATW_TXLMT_MTMLT_MASK" data-ref="_M/ATW_TXLMT_MTMLT_MASK">ATW_TXLMT_MTMLT_MASK</dfn>	__BITS(31,16)	/* max TX MSDU lifetime in TU */</u></td></tr>
<tr><th id="688">688</th><td><u>#define <dfn class="macro" id="_M/ATW_TXLMT_SRTYLIM_MASK" data-ref="_M/ATW_TXLMT_SRTYLIM_MASK">ATW_TXLMT_SRTYLIM_MASK</dfn>	__BITS(7,0)	/* short retry limit */</u></td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td><u>#define <dfn class="macro" id="_M/ATW_MIBCNT_FFCNT_MASK" data-ref="_M/ATW_MIBCNT_FFCNT_MASK">ATW_MIBCNT_FFCNT_MASK</dfn>	__BITS(31,24)	/* FCS failure count */</u></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/ATW_MIBCNT_AFCNT_MASK" data-ref="_M/ATW_MIBCNT_AFCNT_MASK">ATW_MIBCNT_AFCNT_MASK</dfn>	__BITS(23,16)	/* ACK failure count */</u></td></tr>
<tr><th id="692">692</th><td><u>#define <dfn class="macro" id="_M/ATW_MIBCNT_RSCNT_MASK" data-ref="_M/ATW_MIBCNT_RSCNT_MASK">ATW_MIBCNT_RSCNT_MASK</dfn>	__BITS(15,8)	/* RTS success count */</u></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/ATW_MIBCNT_RFCNT_MASK" data-ref="_M/ATW_MIBCNT_RFCNT_MASK">ATW_MIBCNT_RFCNT_MASK</dfn>	__BITS(7,0)	/* RTS failure count */</u></td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/ATW_BCNT_PLCPH_MASK" data-ref="_M/ATW_BCNT_PLCPH_MASK">ATW_BCNT_PLCPH_MASK</dfn>	__BITS(23,16)	/* 11M PLCP length (us) */</u></td></tr>
<tr><th id="696">696</th><td><u>#define <dfn class="macro" id="_M/ATW_BCNT_PLCPL_MASK" data-ref="_M/ATW_BCNT_PLCPL_MASK">ATW_BCNT_PLCPL_MASK</dfn>	__BITS(15,8)	/* 5.5M PLCP length (us) */</u></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/ATW_BCNT_BCNT_MASK" data-ref="_M/ATW_BCNT_BCNT_MASK">ATW_BCNT_BCNT_MASK</dfn>	__BITS(7,0)	/* byte count of beacon frame */</u></td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td><i>/* For ADM8211C/CR */</i></td></tr>
<tr><th id="700">700</th><td><i>/* ATW_C_TSC_TIMTABSEL = 1 */</i></td></tr>
<tr><th id="701">701</th><td><u>#define <dfn class="macro" id="_M/ATW_C_BCNT_EXTEN1" data-ref="_M/ATW_C_BCNT_EXTEN1">ATW_C_BCNT_EXTEN1</dfn>	__BIT(31)	/* 11M beacon len. extension */</u></td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/ATW_C_BCNT_BEANLEN1" data-ref="_M/ATW_C_BCNT_BEANLEN1">ATW_C_BCNT_BEANLEN1</dfn>	__BITS(30,16)	/* beacon length in us */</u></td></tr>
<tr><th id="703">703</th><td><i>/* ATW_C_TSC_TIMTABSEL = 0 */</i></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/ATW_C_BCNT_EXTEN0" data-ref="_M/ATW_C_BCNT_EXTEN0">ATW_C_BCNT_EXTEN0</dfn>	__BIT(15)	/* 11M beacon len. extension */</u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/ATW_C_BCNT_BEANLEN0" data-ref="_M/ATW_C_BCNT_BEANLEN0">ATW_C_BCNT_BEANLEN0</dfn>	__BIT(14,0)	/* beacon length in us */</u></td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/ATW_C_TSC_TIMOFS" data-ref="_M/ATW_C_TSC_TIMOFS">ATW_C_TSC_TIMOFS</dfn>	__BITS(31,24)	/* I think this is the</u></td></tr>
<tr><th id="708">708</th><td><u>						 * SRAM offset for the TIM</u></td></tr>
<tr><th id="709">709</th><td><u>						 */</u></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/ATW_C_TSC_TIMLEN" data-ref="_M/ATW_C_TSC_TIMLEN">ATW_C_TSC_TIMLEN</dfn>	__BITS(21,12)	/* length of TIM */</u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/ATW_C_TSC_TIMTABSEL" data-ref="_M/ATW_C_TSC_TIMTABSEL">ATW_C_TSC_TIMTABSEL</dfn>	__BIT(4)	/* select TIM table 0 or 1 */</u></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/ATW_TSC_TSC_MASK" data-ref="_M/ATW_TSC_TSC_MASK">ATW_TSC_TSC_MASK</dfn>	__BITS(3,0)	/* TSFT countdown value, 0</u></td></tr>
<tr><th id="713">713</th><td><u>						 * disables</u></td></tr>
<tr><th id="714">714</th><td><u>						 */</u></td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/ATW_SYNRF_SELSYN" data-ref="_M/ATW_SYNRF_SELSYN">ATW_SYNRF_SELSYN</dfn>	__BIT(31)	/* 0: MAC controls SYN IF pins,</u></td></tr>
<tr><th id="717">717</th><td><u>						 * 1: ATW_SYNRF</u></td></tr>
<tr><th id="718">718</th><td><u>						 * controls SYN IF</u></td></tr>
<tr><th id="719">719</th><td><u>						 * pins.</u></td></tr>
<tr><th id="720">720</th><td><u>						 */</u></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/ATW_SYNRF_SELRF" data-ref="_M/ATW_SYNRF_SELRF">ATW_SYNRF_SELRF</dfn>		__BIT(30)	/* 0: MAC controls RF IF pins,</u></td></tr>
<tr><th id="722">722</th><td><u>						 * 1: ATW_SYNRF</u></td></tr>
<tr><th id="723">723</th><td><u>						 * controls RF IF pins.</u></td></tr>
<tr><th id="724">724</th><td><u>						 */</u></td></tr>
<tr><th id="725">725</th><td><u>#define <dfn class="macro" id="_M/ATW_SYNRF_LERF" data-ref="_M/ATW_SYNRF_LERF">ATW_SYNRF_LERF</dfn>		__BIT(29)	/* if SELSYN = 1, direct control</u></td></tr>
<tr><th id="726">726</th><td><u>						 * of LERF# pin</u></td></tr>
<tr><th id="727">727</th><td><u>						 */</u></td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/ATW_SYNRF_LEIF" data-ref="_M/ATW_SYNRF_LEIF">ATW_SYNRF_LEIF</dfn>		__BIT(28)	/* if SELSYN = 1, direct control</u></td></tr>
<tr><th id="729">729</th><td><u>						 * of LEIF# pin</u></td></tr>
<tr><th id="730">730</th><td><u>						 */</u></td></tr>
<tr><th id="731">731</th><td><u>#define <dfn class="macro" id="_M/ATW_SYNRF_SYNCLK" data-ref="_M/ATW_SYNRF_SYNCLK">ATW_SYNRF_SYNCLK</dfn>	__BIT(27)	/* if SELSYN = 1, direct control</u></td></tr>
<tr><th id="732">732</th><td><u>						 * of SYNCLK pin</u></td></tr>
<tr><th id="733">733</th><td><u>						 */</u></td></tr>
<tr><th id="734">734</th><td><u>#define <dfn class="macro" id="_M/ATW_SYNRF_SYNDATA" data-ref="_M/ATW_SYNRF_SYNDATA">ATW_SYNRF_SYNDATA</dfn>	__BIT(26)	/* if SELSYN = 1, direct control</u></td></tr>
<tr><th id="735">735</th><td><u>						 * of SYNDATA pin</u></td></tr>
<tr><th id="736">736</th><td><u>						 */</u></td></tr>
<tr><th id="737">737</th><td><u>#define <dfn class="macro" id="_M/ATW_SYNRF_PE1" data-ref="_M/ATW_SYNRF_PE1">ATW_SYNRF_PE1</dfn>		__BIT(25)	/* if SELRF = 1, direct control</u></td></tr>
<tr><th id="738">738</th><td><u>						 * of PE1 pin</u></td></tr>
<tr><th id="739">739</th><td><u>						 */</u></td></tr>
<tr><th id="740">740</th><td><u>#define <dfn class="macro" id="_M/ATW_SYNRF_PE2" data-ref="_M/ATW_SYNRF_PE2">ATW_SYNRF_PE2</dfn>		__BIT(24)	/* if SELRF = 1, direct control</u></td></tr>
<tr><th id="741">741</th><td><u>						 * of PE2 pin</u></td></tr>
<tr><th id="742">742</th><td><u>						 */</u></td></tr>
<tr><th id="743">743</th><td><u>#define <dfn class="macro" id="_M/ATW_SYNRF_PAPE" data-ref="_M/ATW_SYNRF_PAPE">ATW_SYNRF_PAPE</dfn>		__BIT(23)	/* if SELRF = 1, direct control</u></td></tr>
<tr><th id="744">744</th><td><u>						 * of PAPE pin</u></td></tr>
<tr><th id="745">745</th><td><u>						 */</u></td></tr>
<tr><th id="746">746</th><td><u>#define <dfn class="macro" id="_M/ATW_C_SYNRF_TRSW" data-ref="_M/ATW_C_SYNRF_TRSW">ATW_C_SYNRF_TRSW</dfn>	__BIT(22)	/* if SELRF = 1, direct control</u></td></tr>
<tr><th id="747">747</th><td><u>						 * of TRSW pin</u></td></tr>
<tr><th id="748">748</th><td><u>						 */</u></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/ATW_C_SYNRF_TRSWN" data-ref="_M/ATW_C_SYNRF_TRSWN">ATW_C_SYNRF_TRSWN</dfn>	__BIT(21)	/* if SELRF = 1, direct control</u></td></tr>
<tr><th id="750">750</th><td><u>						 * of TRSWn pin</u></td></tr>
<tr><th id="751">751</th><td><u>						 */</u></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/ATW_SYNRF_INTERSIL_EN" data-ref="_M/ATW_SYNRF_INTERSIL_EN">ATW_SYNRF_INTERSIL_EN</dfn>	__BIT(20)	/* if SELRF = 1, enables</u></td></tr>
<tr><th id="753">753</th><td><u>						 * some signal used by the</u></td></tr>
<tr><th id="754">754</th><td><u>						 * Intersil RF front-end?</u></td></tr>
<tr><th id="755">755</th><td><u>						 * Undocumented.</u></td></tr>
<tr><th id="756">756</th><td><u>						 */</u></td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/ATW_SYNRF_PHYRST" data-ref="_M/ATW_SYNRF_PHYRST">ATW_SYNRF_PHYRST</dfn>	__BIT(18)	/* if SELRF = 1, direct control</u></td></tr>
<tr><th id="758">758</th><td><u>						 * of PHYRST# pin</u></td></tr>
<tr><th id="759">759</th><td><u>						 */</u></td></tr>
<tr><th id="760">760</th><td><i>/* 1: force TXPE = RXPE = 1 if ATW_CMDR[27] = 0. */</i></td></tr>
<tr><th id="761">761</th><td><u>#define <dfn class="macro" id="_M/ATW_C_SYNRF_RF2958PD" data-ref="_M/ATW_C_SYNRF_RF2958PD">ATW_C_SYNRF_RF2958PD</dfn>	ATW_SYNRF_PHYRST</u></td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td><u>#define <dfn class="macro" id="_M/ATW_BPLI_BP_MASK" data-ref="_M/ATW_BPLI_BP_MASK">ATW_BPLI_BP_MASK</dfn>	__BITS(31,16)	/* beacon interval in TU */</u></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/ATW_BPLI_LI_MASK" data-ref="_M/ATW_BPLI_LI_MASK">ATW_BPLI_LI_MASK</dfn>	__BITS(15,0)	/* STA listen interval in</u></td></tr>
<tr><th id="765">765</th><td><u>						 * beacon intervals</u></td></tr>
<tr><th id="766">766</th><td><u>						 */</u></td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td><u>#define <dfn class="macro" id="_M/ATW_C_CAP0_TIMLEN1" data-ref="_M/ATW_C_CAP0_TIMLEN1">ATW_C_CAP0_TIMLEN1</dfn>	__BITS(31,24)	/* TIM table 1 len in bytes</u></td></tr>
<tr><th id="769">769</th><td><u>						 * including TIM ID (XXX huh?)</u></td></tr>
<tr><th id="770">770</th><td><u>						 */</u></td></tr>
<tr><th id="771">771</th><td><u>#define <dfn class="macro" id="_M/ATW_C_CAP0_TIMLEN0" data-ref="_M/ATW_C_CAP0_TIMLEN0">ATW_C_CAP0_TIMLEN0</dfn>	__BITS(23,16)	/* TIM table 0 len in bytes,</u></td></tr>
<tr><th id="772">772</th><td><u>						 * including TIM ID (XXX huh?)</u></td></tr>
<tr><th id="773">773</th><td><u>						 */</u></td></tr>
<tr><th id="774">774</th><td><u>#define	<dfn class="macro" id="_M/ATW_C_CAP0_CWMAX" data-ref="_M/ATW_C_CAP0_CWMAX">ATW_C_CAP0_CWMAX</dfn>	__BITS(11,8)	/* 1 &lt;= CWMAX &lt;= 5 fixes CW?</u></td></tr>
<tr><th id="775">775</th><td><u>						 * 5 &lt; CWMAX &lt;= 9 sets max?</u></td></tr>
<tr><th id="776">776</th><td><u>						 * 10?</u></td></tr>
<tr><th id="777">777</th><td><u>						 * default 0</u></td></tr>
<tr><th id="778">778</th><td><u>						 */</u></td></tr>
<tr><th id="779">779</th><td><u>#define <dfn class="macro" id="_M/ATW_CAP0_RCVDTIM" data-ref="_M/ATW_CAP0_RCVDTIM">ATW_CAP0_RCVDTIM</dfn>	__BIT(4)	/* receive every DTIM */</u></td></tr>
<tr><th id="780">780</th><td><u>#define <dfn class="macro" id="_M/ATW_CAP0_CHN_MASK" data-ref="_M/ATW_CAP0_CHN_MASK">ATW_CAP0_CHN_MASK</dfn>	__BITS(3,0)	/* current DSSS channel */</u></td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td><u>#define <dfn class="macro" id="_M/ATW_CAP1_CAPI_MASK" data-ref="_M/ATW_CAP1_CAPI_MASK">ATW_CAP1_CAPI_MASK</dfn>	__BITS(31,16)	/* capability information */</u></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/ATW_CAP1_ATIMW_MASK" data-ref="_M/ATW_CAP1_ATIMW_MASK">ATW_CAP1_ATIMW_MASK</dfn>	__BITS(15,0)	/* ATIM window in TU */</u></td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td><u>#define <dfn class="macro" id="_M/ATW_RMD_ATIMST" data-ref="_M/ATW_RMD_ATIMST">ATW_RMD_ATIMST</dfn>		__BIT(31)	/* ATIM frame TX status */</u></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/ATW_RMD_CFP" data-ref="_M/ATW_RMD_CFP">ATW_RMD_CFP</dfn>		__BIT(30)	/* CFP indicator */</u></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/ATW_RMD_PCNT" data-ref="_M/ATW_RMD_PCNT">ATW_RMD_PCNT</dfn>		__BITS(27,16)	/* idle time between</u></td></tr>
<tr><th id="788">788</th><td><u>						 * awake/ps mode, in seconds</u></td></tr>
<tr><th id="789">789</th><td><u>						 */</u></td></tr>
<tr><th id="790">790</th><td><u>#define <dfn class="macro" id="_M/ATW_RMD_RMRD_MASK" data-ref="_M/ATW_RMD_RMRD_MASK">ATW_RMD_RMRD_MASK</dfn>	__BITS(15,0)	/* max RX reception duration</u></td></tr>
<tr><th id="791">791</th><td><u>						 * in us</u></td></tr>
<tr><th id="792">792</th><td><u>						 */</u></td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td><u>#define <dfn class="macro" id="_M/ATW_CFPP_CFPP" data-ref="_M/ATW_CFPP_CFPP">ATW_CFPP_CFPP</dfn>		__BITS(31,24)	/* CFP unit DTIM */</u></td></tr>
<tr><th id="795">795</th><td><u>#define <dfn class="macro" id="_M/ATW_CFPP_CFPMD" data-ref="_M/ATW_CFPP_CFPMD">ATW_CFPP_CFPMD</dfn>		__BITS(23,8)	/* CFP max duration in TU */</u></td></tr>
<tr><th id="796">796</th><td><u>#define <dfn class="macro" id="_M/ATW_CFPP_DTIMP" data-ref="_M/ATW_CFPP_DTIMP">ATW_CFPP_DTIMP</dfn>		__BITS(7,0)	/* DTIM period in beacon</u></td></tr>
<tr><th id="797">797</th><td><u>						 * intervals</u></td></tr>
<tr><th id="798">798</th><td><u>						 */</u></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/ATW_TOFS0_USCNT_MASK" data-ref="_M/ATW_TOFS0_USCNT_MASK">ATW_TOFS0_USCNT_MASK</dfn>	__BITS(29,24)	/* number of system clocks</u></td></tr>
<tr><th id="800">800</th><td><u>						 * in 1 microsecond.</u></td></tr>
<tr><th id="801">801</th><td><u>						 * Depends PCI bus speed?</u></td></tr>
<tr><th id="802">802</th><td><u>						 */</u></td></tr>
<tr><th id="803">803</th><td><u>#define <dfn class="macro" id="_M/ATW_C_TOFS0_TUCNT_MASK" data-ref="_M/ATW_C_TOFS0_TUCNT_MASK">ATW_C_TOFS0_TUCNT_MASK</dfn>	__BITS(14,10)	/* PIFS (microseconds) */</u></td></tr>
<tr><th id="804">804</th><td><u>#define <dfn class="macro" id="_M/ATW_TOFS0_TUCNT_MASK" data-ref="_M/ATW_TOFS0_TUCNT_MASK">ATW_TOFS0_TUCNT_MASK</dfn>	__BITS(9,0)	/* TU counter in microseconds */</u></td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td><i>/* TBD TOFS1 */</i></td></tr>
<tr><th id="807">807</th><td><u>#define <dfn class="macro" id="_M/ATW_TOFS1_TSFTOFSR_MASK" data-ref="_M/ATW_TOFS1_TSFTOFSR_MASK">ATW_TOFS1_TSFTOFSR_MASK</dfn>	__BITS(31,24)	/* RX TSFT offset in</u></td></tr>
<tr><th id="808">808</th><td><u>						 * microseconds: RF+BBP</u></td></tr>
<tr><th id="809">809</th><td><u>						 * latency</u></td></tr>
<tr><th id="810">810</th><td><u>						 */</u></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/ATW_TOFS1_TBTTPRE_MASK" data-ref="_M/ATW_TOFS1_TBTTPRE_MASK">ATW_TOFS1_TBTTPRE_MASK</dfn>	__BITS(23,8)	/* prediction time, (next</u></td></tr>
<tr><th id="812">812</th><td><u>						 * Nth TBTT - TBTTOFS) in</u></td></tr>
<tr><th id="813">813</th><td><u>						 * microseconds (huh?). To</u></td></tr>
<tr><th id="814">814</th><td><u>						 * match TSFT[25:10] (huh?).</u></td></tr>
<tr><th id="815">815</th><td><u>						 */</u></td></tr>
<tr><th id="816">816</th><td><u>#define	<dfn class="macro" id="_M/ATW_TBTTPRE_MASK" data-ref="_M/ATW_TBTTPRE_MASK">ATW_TBTTPRE_MASK</dfn>	__BITS(25, 10)</u></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/ATW_TOFS1_TBTTOFS_MASK" data-ref="_M/ATW_TOFS1_TBTTOFS_MASK">ATW_TOFS1_TBTTOFS_MASK</dfn>	__BITS(7,0)	/* wake-up time offset before</u></td></tr>
<tr><th id="818">818</th><td><u>						 * TBTT in TU</u></td></tr>
<tr><th id="819">819</th><td><u>						 */</u></td></tr>
<tr><th id="820">820</th><td><u>#define <dfn class="macro" id="_M/ATW_IFST_SLOT_MASK" data-ref="_M/ATW_IFST_SLOT_MASK">ATW_IFST_SLOT_MASK</dfn>	__BITS(27,23)	/* SLOT time in us */</u></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/ATW_IFST_SIFS_MASK" data-ref="_M/ATW_IFST_SIFS_MASK">ATW_IFST_SIFS_MASK</dfn>	__BITS(22,15)	/* SIFS time in us */</u></td></tr>
<tr><th id="822">822</th><td><u>#define <dfn class="macro" id="_M/ATW_IFST_DIFS_MASK" data-ref="_M/ATW_IFST_DIFS_MASK">ATW_IFST_DIFS_MASK</dfn>	__BITS(14,9)	/* DIFS time in us */</u></td></tr>
<tr><th id="823">823</th><td><u>#define <dfn class="macro" id="_M/ATW_IFST_EIFS_MASK" data-ref="_M/ATW_IFST_EIFS_MASK">ATW_IFST_EIFS_MASK</dfn>	__BITS(8,0)	/* EIFS time in us */</u></td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/ATW_RSPT_MART_MASK" data-ref="_M/ATW_RSPT_MART_MASK">ATW_RSPT_MART_MASK</dfn>	__BITS(31,16)	/* max response time in us */</u></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/ATW_RSPT_MIRT_MASK" data-ref="_M/ATW_RSPT_MIRT_MASK">ATW_RSPT_MIRT_MASK</dfn>	__BITS(15,8)	/* min response time in us */</u></td></tr>
<tr><th id="827">827</th><td><u>#define <dfn class="macro" id="_M/ATW_RSPT_TSFTOFST_MASK" data-ref="_M/ATW_RSPT_TSFTOFST_MASK">ATW_RSPT_TSFTOFST_MASK</dfn>	__BITS(7,0)	/* TX TSFT offset in us */</u></td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td><u>#define <dfn class="macro" id="_M/ATW_WEPCTL_WEPENABLE" data-ref="_M/ATW_WEPCTL_WEPENABLE">ATW_WEPCTL_WEPENABLE</dfn>	__BIT(31)	/* enable WEP engine */</u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/ATW_WEPCTL_AUTOSWITCH" data-ref="_M/ATW_WEPCTL_AUTOSWITCH">ATW_WEPCTL_AUTOSWITCH</dfn>	__BIT(30)	/* auto-switch enable (huh?) */</u></td></tr>
<tr><th id="831">831</th><td><u>#define <dfn class="macro" id="_M/ATW_WEPCTL_CURTBL" data-ref="_M/ATW_WEPCTL_CURTBL">ATW_WEPCTL_CURTBL</dfn>	__BIT(29)	/* current table in use */</u></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/ATW_WEPCTL_WR" data-ref="_M/ATW_WEPCTL_WR">ATW_WEPCTL_WR</dfn>		__BIT(28)	/* */</u></td></tr>
<tr><th id="833">833</th><td><u>#define <dfn class="macro" id="_M/ATW_WEPCTL_RD" data-ref="_M/ATW_WEPCTL_RD">ATW_WEPCTL_RD</dfn>		__BIT(27)	/* */</u></td></tr>
<tr><th id="834">834</th><td><u>#define <dfn class="macro" id="_M/ATW_WEPCTL_WEPRXBYP" data-ref="_M/ATW_WEPCTL_WEPRXBYP">ATW_WEPCTL_WEPRXBYP</dfn>	__BIT(25)	/* bypass WEP on RX */</u></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/ATW_WEPCTL_SHKEY" data-ref="_M/ATW_WEPCTL_SHKEY">ATW_WEPCTL_SHKEY</dfn>	__BIT(24)	/* 1: pass to host if tbl</u></td></tr>
<tr><th id="836">836</th><td><u>						 * lookup fails, 0: use</u></td></tr>
<tr><th id="837">837</th><td><u>						 * shared-key</u></td></tr>
<tr><th id="838">838</th><td><u>						 */</u></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/ATW_WEPCTL_UNKNOWN0" data-ref="_M/ATW_WEPCTL_UNKNOWN0">ATW_WEPCTL_UNKNOWN0</dfn>	__BIT(23)	/* has something to do with</u></td></tr>
<tr><th id="840">840</th><td><u>						 * revision 0x20. Possibly</u></td></tr>
<tr><th id="841">841</th><td><u>						 * selects a different WEP</u></td></tr>
<tr><th id="842">842</th><td><u>						 * table.</u></td></tr>
<tr><th id="843">843</th><td><u>						 */</u></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/ATW_WEPCTL_TBLADD_MASK" data-ref="_M/ATW_WEPCTL_TBLADD_MASK">ATW_WEPCTL_TBLADD_MASK</dfn>	__BITS(8,0)	/* add to table */</u></td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td><i>/* set these bits in the second byte of a SRAM shared key record to affect</i></td></tr>
<tr><th id="847">847</th><td><i> * the use and interpretation of the key in the record.</i></td></tr>
<tr><th id="848">848</th><td><i> */</i></td></tr>
<tr><th id="849">849</th><td><u>#define <dfn class="macro" id="_M/ATW_WEP_ENABLED" data-ref="_M/ATW_WEP_ENABLED">ATW_WEP_ENABLED</dfn>	__BIT(7)</u></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/ATW_WEP_104BIT" data-ref="_M/ATW_WEP_104BIT">ATW_WEP_104BIT</dfn>	__BIT(6)</u></td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/ATW_WESK_DATA_MASK" data-ref="_M/ATW_WESK_DATA_MASK">ATW_WESK_DATA_MASK</dfn>	__BITS(15,0)	/* data */</u></td></tr>
<tr><th id="853">853</th><td><u>#define <dfn class="macro" id="_M/ATW_WEPCNT_WIEC_MASK" data-ref="_M/ATW_WEPCNT_WIEC_MASK">ATW_WEPCNT_WIEC_MASK</dfn>	__BITS(15,0)	/* WEP ICV error count */</u></td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td><u>#define <dfn class="macro" id="_M/ATW_MACTEST_FORCE_IV" data-ref="_M/ATW_MACTEST_FORCE_IV">ATW_MACTEST_FORCE_IV</dfn>		__BIT(23)</u></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/ATW_MACTEST_FORCE_KEYID" data-ref="_M/ATW_MACTEST_FORCE_KEYID">ATW_MACTEST_FORCE_KEYID</dfn>		__BIT(22)</u></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/ATW_MACTEST_KEYID_MASK" data-ref="_M/ATW_MACTEST_KEYID_MASK">ATW_MACTEST_KEYID_MASK</dfn>		__BITS(21,20)</u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/ATW_MACTEST_MMI_USETXCLK" data-ref="_M/ATW_MACTEST_MMI_USETXCLK">ATW_MACTEST_MMI_USETXCLK</dfn>	__BIT(11)</u></td></tr>
<tr><th id="859">859</th><td></td></tr>
<tr><th id="860">860</th><td><i>/* Function Event/Status registers */</i></td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td><i>/* interrupt: set regardless of mask */</i></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/ATW_FER_INTR" data-ref="_M/ATW_FER_INTR">ATW_FER_INTR</dfn>		__BIT(15)</u></td></tr>
<tr><th id="864">864</th><td><i>/* general wake-up: set regardless of mask */</i></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/ATW_FER_GWAKE" data-ref="_M/ATW_FER_GWAKE">ATW_FER_GWAKE</dfn>		__BIT(4)</u></td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td><u>#define <dfn class="macro" id="_M/ATW_FEMR_INTR_EN" data-ref="_M/ATW_FEMR_INTR_EN">ATW_FEMR_INTR_EN</dfn>	__BIT(15)	/* enable INTA# */</u></td></tr>
<tr><th id="868">868</th><td><u>#define <dfn class="macro" id="_M/ATW_FEMR_WAKEUP_EN" data-ref="_M/ATW_FEMR_WAKEUP_EN">ATW_FEMR_WAKEUP_EN</dfn>	__BIT(14)	/* enable wake-up */</u></td></tr>
<tr><th id="869">869</th><td><u>#define <dfn class="macro" id="_M/ATW_FEMR_GWAKE_EN" data-ref="_M/ATW_FEMR_GWAKE_EN">ATW_FEMR_GWAKE_EN</dfn>	__BIT(4)	/* enable general wake-up */</u></td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td><u>#define <dfn class="macro" id="_M/ATW_FPSR_INTR_STATUS" data-ref="_M/ATW_FPSR_INTR_STATUS">ATW_FPSR_INTR_STATUS</dfn>	__BIT(15)	/* interrupt status */</u></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/ATW_FPSR_WAKEUP_STATUS" data-ref="_M/ATW_FPSR_WAKEUP_STATUS">ATW_FPSR_WAKEUP_STATUS</dfn>	__BIT(4)	/* CSTSCHG state */</u></td></tr>
<tr><th id="873">873</th><td><i>/* activate INTA (if not masked) */</i></td></tr>
<tr><th id="874">874</th><td><u>#define <dfn class="macro" id="_M/ATW_FFER_INTA_FORCE" data-ref="_M/ATW_FFER_INTA_FORCE">ATW_FFER_INTA_FORCE</dfn>	__BIT(15)</u></td></tr>
<tr><th id="875">875</th><td><i>/* activate CSTSCHG (if not masked) */</i></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/ATW_FFER_GWAKE_FORCE" data-ref="_M/ATW_FFER_GWAKE_FORCE">ATW_FFER_GWAKE_FORCE</dfn>	__BIT(4)</u></td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td><i>/* Serial EEPROM offsets */</i></td></tr>
<tr><th id="879">879</th><td><u>#define <dfn class="macro" id="_M/ATW_SR_CLASS_CODE" data-ref="_M/ATW_SR_CLASS_CODE">ATW_SR_CLASS_CODE</dfn>	(0x00/2)</u></td></tr>
<tr><th id="880">880</th><td><u>#define <dfn class="macro" id="_M/ATW_SR_FORMAT_VERSION" data-ref="_M/ATW_SR_FORMAT_VERSION">ATW_SR_FORMAT_VERSION</dfn>	(0x02/2)</u></td></tr>
<tr><th id="881">881</th><td><u>#define		<dfn class="macro" id="_M/ATW_SR_MAJOR_MASK" data-ref="_M/ATW_SR_MAJOR_MASK">ATW_SR_MAJOR_MASK</dfn>	__BITS(7, 0)</u></td></tr>
<tr><th id="882">882</th><td><u>#define		<dfn class="macro" id="_M/ATW_SR_MINOR_MASK" data-ref="_M/ATW_SR_MINOR_MASK">ATW_SR_MINOR_MASK</dfn>	__BITS(15,8)</u></td></tr>
<tr><th id="883">883</th><td><u>#define <dfn class="macro" id="_M/ATW_SR_MAC00" data-ref="_M/ATW_SR_MAC00">ATW_SR_MAC00</dfn>		(0x08/2)	/* CSR21 */</u></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/ATW_SR_MAC01" data-ref="_M/ATW_SR_MAC01">ATW_SR_MAC01</dfn>		(0x0A/2)	/* CSR21/22 */</u></td></tr>
<tr><th id="885">885</th><td><u>#define <dfn class="macro" id="_M/ATW_SR_MAC10" data-ref="_M/ATW_SR_MAC10">ATW_SR_MAC10</dfn>		(0x0C/2)	/* CSR22 */</u></td></tr>
<tr><th id="886">886</th><td><u>#define <dfn class="macro" id="_M/ATW_SR_CSR20" data-ref="_M/ATW_SR_CSR20">ATW_SR_CSR20</dfn>		(0x16/2)</u></td></tr>
<tr><th id="887">887</th><td><u>#define		<dfn class="macro" id="_M/ATW_SR_ANT_MASK" data-ref="_M/ATW_SR_ANT_MASK">ATW_SR_ANT_MASK</dfn>		__BITS(12, 10)</u></td></tr>
<tr><th id="888">888</th><td><u>#define		<dfn class="macro" id="_M/ATW_SR_PWRSCALE_MASK" data-ref="_M/ATW_SR_PWRSCALE_MASK">ATW_SR_PWRSCALE_MASK</dfn>	__BITS(9, 8)</u></td></tr>
<tr><th id="889">889</th><td><u>#define		<dfn class="macro" id="_M/ATW_SR_CLKSAVE_MASK" data-ref="_M/ATW_SR_CLKSAVE_MASK">ATW_SR_CLKSAVE_MASK</dfn>	__BITS(7, 6)</u></td></tr>
<tr><th id="890">890</th><td><u>#define		<dfn class="macro" id="_M/ATW_SR_RFTYPE_MASK" data-ref="_M/ATW_SR_RFTYPE_MASK">ATW_SR_RFTYPE_MASK</dfn>	__BITS(5, 3)</u></td></tr>
<tr><th id="891">891</th><td><u>#define		<dfn class="macro" id="_M/ATW_SR_BBPTYPE_MASK" data-ref="_M/ATW_SR_BBPTYPE_MASK">ATW_SR_BBPTYPE_MASK</dfn>	__BITS(2, 0)</u></td></tr>
<tr><th id="892">892</th><td><u>#define <dfn class="macro" id="_M/ATW_SR_CR28_CR03" data-ref="_M/ATW_SR_CR28_CR03">ATW_SR_CR28_CR03</dfn>	(0x18/2)</u></td></tr>
<tr><th id="893">893</th><td><u>#define		<dfn class="macro" id="_M/ATW_SR_CR28_MASK" data-ref="_M/ATW_SR_CR28_MASK">ATW_SR_CR28_MASK</dfn>	__BITS(15,8)</u></td></tr>
<tr><th id="894">894</th><td><u>#define		<dfn class="macro" id="_M/ATW_SR_CR03_MASK" data-ref="_M/ATW_SR_CR03_MASK">ATW_SR_CR03_MASK</dfn>	__BITS(7, 0)</u></td></tr>
<tr><th id="895">895</th><td><u>#define <dfn class="macro" id="_M/ATW_SR_CTRY_CR29" data-ref="_M/ATW_SR_CTRY_CR29">ATW_SR_CTRY_CR29</dfn>	(0x1A/2)</u></td></tr>
<tr><th id="896">896</th><td><u>#define		<dfn class="macro" id="_M/ATW_SR_CTRY_MASK" data-ref="_M/ATW_SR_CTRY_MASK">ATW_SR_CTRY_MASK</dfn>	__BITS(15,8)	/* country code */</u></td></tr>
<tr><th id="897">897</th><td><u>#define			<dfn class="macro" id="_M/COUNTRY_FCC" data-ref="_M/COUNTRY_FCC">COUNTRY_FCC</dfn>	0</u></td></tr>
<tr><th id="898">898</th><td><u>#define			<dfn class="macro" id="_M/COUNTRY_IC" data-ref="_M/COUNTRY_IC">COUNTRY_IC</dfn>	1</u></td></tr>
<tr><th id="899">899</th><td><u>#define			<dfn class="macro" id="_M/COUNTRY_ETSI" data-ref="_M/COUNTRY_ETSI">COUNTRY_ETSI</dfn>	2</u></td></tr>
<tr><th id="900">900</th><td><u>#define			<dfn class="macro" id="_M/COUNTRY_SPAIN" data-ref="_M/COUNTRY_SPAIN">COUNTRY_SPAIN</dfn>	3</u></td></tr>
<tr><th id="901">901</th><td><u>#define			<dfn class="macro" id="_M/COUNTRY_FRANCE" data-ref="_M/COUNTRY_FRANCE">COUNTRY_FRANCE</dfn>	4</u></td></tr>
<tr><th id="902">902</th><td><u>#define			<dfn class="macro" id="_M/COUNTRY_MMK" data-ref="_M/COUNTRY_MMK">COUNTRY_MMK</dfn>	5</u></td></tr>
<tr><th id="903">903</th><td><u>#define			<dfn class="macro" id="_M/COUNTRY_MMK2" data-ref="_M/COUNTRY_MMK2">COUNTRY_MMK2</dfn>	6</u></td></tr>
<tr><th id="904">904</th><td><u>#define		<dfn class="macro" id="_M/ATW_SR_CR29_MASK" data-ref="_M/ATW_SR_CR29_MASK">ATW_SR_CR29_MASK</dfn>	__BITS(7, 0)</u></td></tr>
<tr><th id="905">905</th><td><u>#define <dfn class="macro" id="_M/ATW_SR_PCI_DEVICE" data-ref="_M/ATW_SR_PCI_DEVICE">ATW_SR_PCI_DEVICE</dfn>	(0x20/2)	/* CR0 */</u></td></tr>
<tr><th id="906">906</th><td><u>#define <dfn class="macro" id="_M/ATW_SR_PCI_VENDOR" data-ref="_M/ATW_SR_PCI_VENDOR">ATW_SR_PCI_VENDOR</dfn>	(0x22/2)	/* CR0 */</u></td></tr>
<tr><th id="907">907</th><td><u>#define <dfn class="macro" id="_M/ATW_SR_SUB_DEVICE" data-ref="_M/ATW_SR_SUB_DEVICE">ATW_SR_SUB_DEVICE</dfn>	(0x24/2)	/* CR11 */</u></td></tr>
<tr><th id="908">908</th><td><u>#define <dfn class="macro" id="_M/ATW_SR_SUB_VENDOR" data-ref="_M/ATW_SR_SUB_VENDOR">ATW_SR_SUB_VENDOR</dfn>	(0x26/2)	/* CR11 */</u></td></tr>
<tr><th id="909">909</th><td><u>#define <dfn class="macro" id="_M/ATW_SR_CR15" data-ref="_M/ATW_SR_CR15">ATW_SR_CR15</dfn>		(0x28/2)</u></td></tr>
<tr><th id="910">910</th><td><u>#define <dfn class="macro" id="_M/ATW_SR_LOCISPTR" data-ref="_M/ATW_SR_LOCISPTR">ATW_SR_LOCISPTR</dfn>		(0x2A/2)	/* CR10 */</u></td></tr>
<tr><th id="911">911</th><td><u>#define <dfn class="macro" id="_M/ATW_SR_HICISPTR" data-ref="_M/ATW_SR_HICISPTR">ATW_SR_HICISPTR</dfn>		(0x2C/2)	/* CR10 */</u></td></tr>
<tr><th id="912">912</th><td><u>#define <dfn class="macro" id="_M/ATW_SR_CSR18" data-ref="_M/ATW_SR_CSR18">ATW_SR_CSR18</dfn>		(0x2E/2)</u></td></tr>
<tr><th id="913">913</th><td><u>#define <dfn class="macro" id="_M/ATW_SR_D0_D1_PWR" data-ref="_M/ATW_SR_D0_D1_PWR">ATW_SR_D0_D1_PWR</dfn>	(0x40/2)	/* CR49 */</u></td></tr>
<tr><th id="914">914</th><td><u>#define <dfn class="macro" id="_M/ATW_SR_D2_D3_PWR" data-ref="_M/ATW_SR_D2_D3_PWR">ATW_SR_D2_D3_PWR</dfn>	(0x42/2)	/* CR49 */</u></td></tr>
<tr><th id="915">915</th><td><u>#define <dfn class="macro" id="_M/ATW_SR_CIS_WORDS" data-ref="_M/ATW_SR_CIS_WORDS">ATW_SR_CIS_WORDS</dfn>	(0x52/2)</u></td></tr>
<tr><th id="916">916</th><td><i>/* CR17 of RFMD RF3000 BBP: returns TWO channels */</i></td></tr>
<tr><th id="917">917</th><td><u>#define <dfn class="macro" id="_M/ATW_SR_TXPOWER" data-ref="_M/ATW_SR_TXPOWER">ATW_SR_TXPOWER</dfn>(chnl)		(0x54/2 + ((chnl) - 1)/2)</u></td></tr>
<tr><th id="918">918</th><td><i>/* CR20 of RFMD RF3000 BBP: returns TWO channels */</i></td></tr>
<tr><th id="919">919</th><td><u>#define <dfn class="macro" id="_M/ATW_SR_LPF_CUTOFF" data-ref="_M/ATW_SR_LPF_CUTOFF">ATW_SR_LPF_CUTOFF</dfn>(chnl)		(0x62/2 + ((chnl) - 1)/2)</u></td></tr>
<tr><th id="920">920</th><td><i>/* CR21 of RFMD RF3000 BBP: returns TWO channels */</i></td></tr>
<tr><th id="921">921</th><td><u>#define <dfn class="macro" id="_M/ATW_SR_LNA_GS_THRESH" data-ref="_M/ATW_SR_LNA_GS_THRESH">ATW_SR_LNA_GS_THRESH</dfn>(chnl)	(0x70/2 + ((chnl) - 1)/2)</u></td></tr>
<tr><th id="922">922</th><td><u>#define <dfn class="macro" id="_M/ATW_SR_CHECKSUM" data-ref="_M/ATW_SR_CHECKSUM">ATW_SR_CHECKSUM</dfn>		(0x7e/2)	/* for data 0x00-0x7d */</u></td></tr>
<tr><th id="923">923</th><td><u>#define <dfn class="macro" id="_M/ATW_SR_CIS" data-ref="_M/ATW_SR_CIS">ATW_SR_CIS</dfn>		(0x80/2)	/* Cardbus CIS */</u></td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td><i>/* Tx descriptor */</i></td></tr>
<tr><th id="926">926</th><td><b>struct</b> <dfn class="type def" id="atw_txdesc" title='atw_txdesc' data-ref="atw_txdesc" data-ref-filename="atw_txdesc">atw_txdesc</dfn> {</td></tr>
<tr><th id="927">927</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="atw_txdesc::at_ctl" title='atw_txdesc::at_ctl' data-ref="atw_txdesc::at_ctl" data-ref-filename="atw_txdesc..at_ctl">at_ctl</dfn>;</td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/at_stat" data-ref="_M/at_stat">at_stat</dfn> at_ctl</u></td></tr>
<tr><th id="929">929</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="atw_txdesc::at_flags" title='atw_txdesc::at_flags' data-ref="atw_txdesc::at_flags" data-ref-filename="atw_txdesc..at_flags">at_flags</dfn>;</td></tr>
<tr><th id="930">930</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="atw_txdesc::at_buf1" title='atw_txdesc::at_buf1' data-ref="atw_txdesc::at_buf1" data-ref-filename="atw_txdesc..at_buf1">at_buf1</dfn>;</td></tr>
<tr><th id="931">931</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="atw_txdesc::at_buf2" title='atw_txdesc::at_buf2' data-ref="atw_txdesc::at_buf2" data-ref-filename="atw_txdesc..at_buf2">at_buf2</dfn>;</td></tr>
<tr><th id="932">932</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(4)))" data-ref="_M/__aligned">__aligned</a>(<var>4</var>);</td></tr>
<tr><th id="933">933</th><td></td></tr>
<tr><th id="934">934</th><td><u>#define <dfn class="macro" id="_M/ATW_TXCTL_OWN" data-ref="_M/ATW_TXCTL_OWN">ATW_TXCTL_OWN</dfn>		__BIT(31)	/* 1: ready to transmit */</u></td></tr>
<tr><th id="935">935</th><td><u>#define <dfn class="macro" id="_M/ATW_TXCTL_DONE" data-ref="_M/ATW_TXCTL_DONE">ATW_TXCTL_DONE</dfn>		__BIT(30)	/* 0: not processed */</u></td></tr>
<tr><th id="936">936</th><td><u>#define <dfn class="macro" id="_M/ATW_TXCTL_TXDR_MASK" data-ref="_M/ATW_TXCTL_TXDR_MASK">ATW_TXCTL_TXDR_MASK</dfn>	__BITS(27,20)	/* TX data rate (?) */</u></td></tr>
<tr><th id="937">937</th><td><u>#define <dfn class="macro" id="_M/ATW_TXCTL_TL_MASK" data-ref="_M/ATW_TXCTL_TL_MASK">ATW_TXCTL_TL_MASK</dfn>	__BITS(19,0)	/* retry limit, 0 - 255 */</u></td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td><u>#define <dfn class="macro" id="_M/ATW_TXSTAT_OWN" data-ref="_M/ATW_TXSTAT_OWN">ATW_TXSTAT_OWN</dfn>		ATW_TXCTL_OWN	/* 0: not for transmission */</u></td></tr>
<tr><th id="940">940</th><td><u>#define <dfn class="macro" id="_M/ATW_TXSTAT_DONE" data-ref="_M/ATW_TXSTAT_DONE">ATW_TXSTAT_DONE</dfn>		ATW_TXCTL_DONE	/* 1: been processed */</u></td></tr>
<tr><th id="941">941</th><td><u>#define <dfn class="macro" id="_M/ATW_TXSTAT_ES" data-ref="_M/ATW_TXSTAT_ES">ATW_TXSTAT_ES</dfn>		__BIT(29)	/* 0: TX successful */</u></td></tr>
<tr><th id="942">942</th><td><u>#define <dfn class="macro" id="_M/ATW_TXSTAT_TLT" data-ref="_M/ATW_TXSTAT_TLT">ATW_TXSTAT_TLT</dfn>		__BIT(28)	/* TX lifetime expired */</u></td></tr>
<tr><th id="943">943</th><td><u>#define <dfn class="macro" id="_M/ATW_TXSTAT_TRT" data-ref="_M/ATW_TXSTAT_TRT">ATW_TXSTAT_TRT</dfn>		__BIT(27)	/* TX retry limit expired */</u></td></tr>
<tr><th id="944">944</th><td><u>#define <dfn class="macro" id="_M/ATW_TXSTAT_TUF" data-ref="_M/ATW_TXSTAT_TUF">ATW_TXSTAT_TUF</dfn>		__BIT(26)	/* TX under-run error */</u></td></tr>
<tr><th id="945">945</th><td><u>#define <dfn class="macro" id="_M/ATW_TXSTAT_TRO" data-ref="_M/ATW_TXSTAT_TRO">ATW_TXSTAT_TRO</dfn>		__BIT(25)	/* TX over-run error */</u></td></tr>
<tr><th id="946">946</th><td><u>#define <dfn class="macro" id="_M/ATW_TXSTAT_SOFBR" data-ref="_M/ATW_TXSTAT_SOFBR">ATW_TXSTAT_SOFBR</dfn>	__BIT(24)	/* packet size != buffer size</u></td></tr>
<tr><th id="947">947</th><td><u>						 * (?)</u></td></tr>
<tr><th id="948">948</th><td><u>						 */</u></td></tr>
<tr><th id="949">949</th><td><u>#define <dfn class="macro" id="_M/ATW_TXSTAT_ARC_MASK" data-ref="_M/ATW_TXSTAT_ARC_MASK">ATW_TXSTAT_ARC_MASK</dfn>	__BITS(11,0)	/* accumulated retry count */</u></td></tr>
<tr><th id="950">950</th><td></td></tr>
<tr><th id="951">951</th><td><u>#define <dfn class="macro" id="_M/ATW_TXSTAT_ERRMASK" data-ref="_M/ATW_TXSTAT_ERRMASK">ATW_TXSTAT_ERRMASK</dfn>	(ATW_TXSTAT_TUF | ATW_TXSTAT_TLT | \</u></td></tr>
<tr><th id="952">952</th><td><u>				 ATW_TXSTAT_TRT | ATW_TXSTAT_TRO | \</u></td></tr>
<tr><th id="953">953</th><td><u>				 ATW_TXSTAT_SOFBR)</u></td></tr>
<tr><th id="954">954</th><td><u>#define <dfn class="macro" id="_M/ATW_TXSTAT_FMT" data-ref="_M/ATW_TXSTAT_FMT">ATW_TXSTAT_FMT</dfn>	"\20\31ATW_TXSTAT_SOFBR\32ATW_TXSTAT_TRO"	\</u></td></tr>
<tr><th id="955">955</th><td><u>			"\33ATW_TXSTAT_TUF\34ATW_TXSTAT_TRT\35ATW_TXSTAT_TLT"</u></td></tr>
<tr><th id="956">956</th><td></td></tr>
<tr><th id="957">957</th><td><u>#define <dfn class="macro" id="_M/ATW_TXFLAG_IC" data-ref="_M/ATW_TXFLAG_IC">ATW_TXFLAG_IC</dfn>		__BIT(31)	/* interrupt on completion */</u></td></tr>
<tr><th id="958">958</th><td><u>#define <dfn class="macro" id="_M/ATW_TXFLAG_LS" data-ref="_M/ATW_TXFLAG_LS">ATW_TXFLAG_LS</dfn>		__BIT(30)	/* packet's last descriptor */</u></td></tr>
<tr><th id="959">959</th><td><u>#define <dfn class="macro" id="_M/ATW_TXFLAG_FS" data-ref="_M/ATW_TXFLAG_FS">ATW_TXFLAG_FS</dfn>		__BIT(29)	/* packet's first descriptor */</u></td></tr>
<tr><th id="960">960</th><td><u>#define <dfn class="macro" id="_M/ATW_TXFLAG_TER" data-ref="_M/ATW_TXFLAG_TER">ATW_TXFLAG_TER</dfn>		__BIT(25)	/* end of ring */</u></td></tr>
<tr><th id="961">961</th><td><u>#define <dfn class="macro" id="_M/ATW_TXFLAG_TCH" data-ref="_M/ATW_TXFLAG_TCH">ATW_TXFLAG_TCH</dfn>		__BIT(24)	/* at_buf2 is 2nd chain */</u></td></tr>
<tr><th id="962">962</th><td><u>#define <dfn class="macro" id="_M/ATW_TXFLAG_TBS2_MASK" data-ref="_M/ATW_TXFLAG_TBS2_MASK">ATW_TXFLAG_TBS2_MASK</dfn>	__BITS(23,12)	/* at_buf2 byte count */</u></td></tr>
<tr><th id="963">963</th><td><u>#define <dfn class="macro" id="_M/ATW_TXFLAG_TBS1_MASK" data-ref="_M/ATW_TXFLAG_TBS1_MASK">ATW_TXFLAG_TBS1_MASK</dfn>	__BITS(11,0)	/* at_buf1 byte count */</u></td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td><i>/* Rx descriptor */</i></td></tr>
<tr><th id="966">966</th><td><b>struct</b> <dfn class="type def" id="atw_rxdesc" title='atw_rxdesc' data-ref="atw_rxdesc" data-ref-filename="atw_rxdesc">atw_rxdesc</dfn> {</td></tr>
<tr><th id="967">967</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="atw_rxdesc::ar_stat" title='atw_rxdesc::ar_stat' data-ref="atw_rxdesc::ar_stat" data-ref-filename="atw_rxdesc..ar_stat">ar_stat</dfn>;</td></tr>
<tr><th id="968">968</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="atw_rxdesc::ar_ctlrssi" title='atw_rxdesc::ar_ctlrssi' data-ref="atw_rxdesc::ar_ctlrssi" data-ref-filename="atw_rxdesc..ar_ctlrssi">ar_ctlrssi</dfn>;</td></tr>
<tr><th id="969">969</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="atw_rxdesc::ar_buf1" title='atw_rxdesc::ar_buf1' data-ref="atw_rxdesc::ar_buf1" data-ref-filename="atw_rxdesc..ar_buf1">ar_buf1</dfn>;</td></tr>
<tr><th id="970">970</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="atw_rxdesc::ar_buf2" title='atw_rxdesc::ar_buf2' data-ref="atw_rxdesc::ar_buf2" data-ref-filename="atw_rxdesc..ar_buf2">ar_buf2</dfn>;</td></tr>
<tr><th id="971">971</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(4)))" data-ref="_M/__aligned">__aligned</a>(<var>4</var>);</td></tr>
<tr><th id="972">972</th><td></td></tr>
<tr><th id="973">973</th><td><u>#define <dfn class="macro" id="_M/ATW_RXCTL_RER" data-ref="_M/ATW_RXCTL_RER">ATW_RXCTL_RER</dfn>		__BIT(25)	/* end of ring */</u></td></tr>
<tr><th id="974">974</th><td><u>#define <dfn class="macro" id="_M/ATW_RXCTL_RCH" data-ref="_M/ATW_RXCTL_RCH">ATW_RXCTL_RCH</dfn>		__BIT(24)	/* ar_buf2 is 2nd chain */</u></td></tr>
<tr><th id="975">975</th><td><u>#define <dfn class="macro" id="_M/ATW_RXCTL_RBS2_MASK" data-ref="_M/ATW_RXCTL_RBS2_MASK">ATW_RXCTL_RBS2_MASK</dfn>	__BITS(23,12)	/* ar_buf2 byte count */</u></td></tr>
<tr><th id="976">976</th><td><u>#define <dfn class="macro" id="_M/ATW_RXCTL_RBS1_MASK" data-ref="_M/ATW_RXCTL_RBS1_MASK">ATW_RXCTL_RBS1_MASK</dfn>	__BITS(11,0)	/* ar_buf1 byte count */</u></td></tr>
<tr><th id="977">977</th><td></td></tr>
<tr><th id="978">978</th><td><u>#define <dfn class="macro" id="_M/ATW_RXSTAT_OWN" data-ref="_M/ATW_RXSTAT_OWN">ATW_RXSTAT_OWN</dfn>		__BIT(31)	/* 1: NIC may fill descriptor */</u></td></tr>
<tr><th id="979">979</th><td><u>#define <dfn class="macro" id="_M/ATW_RXSTAT_ES" data-ref="_M/ATW_RXSTAT_ES">ATW_RXSTAT_ES</dfn>		__BIT(30)	/* error summary, 0 on</u></td></tr>
<tr><th id="980">980</th><td><u>						 * success</u></td></tr>
<tr><th id="981">981</th><td><u>						 */</u></td></tr>
<tr><th id="982">982</th><td><u>#define <dfn class="macro" id="_M/ATW_RXSTAT_SQL" data-ref="_M/ATW_RXSTAT_SQL">ATW_RXSTAT_SQL</dfn>		__BIT(29)	/* has signal quality (?) */</u></td></tr>
<tr><th id="983">983</th><td><u>#define <dfn class="macro" id="_M/ATW_RXSTAT_DE" data-ref="_M/ATW_RXSTAT_DE">ATW_RXSTAT_DE</dfn>		__BIT(28)	/* descriptor error---packet is</u></td></tr>
<tr><th id="984">984</th><td><u>						 * truncated. last descriptor</u></td></tr>
<tr><th id="985">985</th><td><u>						 * only</u></td></tr>
<tr><th id="986">986</th><td><u>						 */</u></td></tr>
<tr><th id="987">987</th><td><u>#define <dfn class="macro" id="_M/ATW_RXSTAT_FS" data-ref="_M/ATW_RXSTAT_FS">ATW_RXSTAT_FS</dfn>		__BIT(27)	/* packet's first descriptor */</u></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/ATW_RXSTAT_LS" data-ref="_M/ATW_RXSTAT_LS">ATW_RXSTAT_LS</dfn>		__BIT(26)	/* packet's last descriptor */</u></td></tr>
<tr><th id="989">989</th><td><u>#define <dfn class="macro" id="_M/ATW_RXSTAT_PCF" data-ref="_M/ATW_RXSTAT_PCF">ATW_RXSTAT_PCF</dfn>		__BIT(25)	/* received during CFP */</u></td></tr>
<tr><th id="990">990</th><td><u>#define <dfn class="macro" id="_M/ATW_RXSTAT_SFDE" data-ref="_M/ATW_RXSTAT_SFDE">ATW_RXSTAT_SFDE</dfn>		__BIT(24)	/* PLCP SFD error */</u></td></tr>
<tr><th id="991">991</th><td><u>#define <dfn class="macro" id="_M/ATW_RXSTAT_SIGE" data-ref="_M/ATW_RXSTAT_SIGE">ATW_RXSTAT_SIGE</dfn>		__BIT(23)	/* PLCP signal error */</u></td></tr>
<tr><th id="992">992</th><td><u>#define <dfn class="macro" id="_M/ATW_RXSTAT_CRC16E" data-ref="_M/ATW_RXSTAT_CRC16E">ATW_RXSTAT_CRC16E</dfn>	__BIT(22)	/* PLCP CRC16 error */</u></td></tr>
<tr><th id="993">993</th><td><u>#define <dfn class="macro" id="_M/ATW_RXSTAT_RXTOE" data-ref="_M/ATW_RXSTAT_RXTOE">ATW_RXSTAT_RXTOE</dfn>	__BIT(21)	/* RX time-out, last descriptor</u></td></tr>
<tr><th id="994">994</th><td><u>						 * only.</u></td></tr>
<tr><th id="995">995</th><td><u>						 */</u></td></tr>
<tr><th id="996">996</th><td><u>#define <dfn class="macro" id="_M/ATW_RXSTAT_CRC32E" data-ref="_M/ATW_RXSTAT_CRC32E">ATW_RXSTAT_CRC32E</dfn>	__BIT(20)	/* CRC32 error */</u></td></tr>
<tr><th id="997">997</th><td><u>#define <dfn class="macro" id="_M/ATW_RXSTAT_ICVE" data-ref="_M/ATW_RXSTAT_ICVE">ATW_RXSTAT_ICVE</dfn>		__BIT(19)	/* WEP ICV error */</u></td></tr>
<tr><th id="998">998</th><td><u>#define <dfn class="macro" id="_M/ATW_RXSTAT_DA1" data-ref="_M/ATW_RXSTAT_DA1">ATW_RXSTAT_DA1</dfn>		__BIT(17)	/* DA bit 1, admin'd address */</u></td></tr>
<tr><th id="999">999</th><td><u>#define <dfn class="macro" id="_M/ATW_RXSTAT_DA0" data-ref="_M/ATW_RXSTAT_DA0">ATW_RXSTAT_DA0</dfn>		__BIT(16)	/* DA bit 0, group address */</u></td></tr>
<tr><th id="1000">1000</th><td><u>#define <dfn class="macro" id="_M/ATW_RXSTAT_RXDR_MASK" data-ref="_M/ATW_RXSTAT_RXDR_MASK">ATW_RXSTAT_RXDR_MASK</dfn>	__BITS(15,12)	/* RX data rate */</u></td></tr>
<tr><th id="1001">1001</th><td><u>#define <dfn class="macro" id="_M/ATW_RXSTAT_FL_MASK" data-ref="_M/ATW_RXSTAT_FL_MASK">ATW_RXSTAT_FL_MASK</dfn>	__BITS(11,0)	/* RX frame length, last</u></td></tr>
<tr><th id="1002">1002</th><td><u>						 * descriptor only</u></td></tr>
<tr><th id="1003">1003</th><td><u>						 */</u></td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td><i>/* Static RAM (contains WEP keys, beacon content). Addresses and size</i></td></tr>
<tr><th id="1006">1006</th><td><i> * are in 16-bit words.</i></td></tr>
<tr><th id="1007">1007</th><td><i> */</i></td></tr>
<tr><th id="1008">1008</th><td><u>#define <dfn class="macro" id="_M/ATW_SRAM_ADDR_INDIVL_KEY" data-ref="_M/ATW_SRAM_ADDR_INDIVL_KEY">ATW_SRAM_ADDR_INDIVL_KEY</dfn>	0x0</u></td></tr>
<tr><th id="1009">1009</th><td><u>#define <dfn class="macro" id="_M/ATW_SRAM_ADDR_SHARED_KEY" data-ref="_M/ATW_SRAM_ADDR_SHARED_KEY">ATW_SRAM_ADDR_SHARED_KEY</dfn>	(0x160 * 2)</u></td></tr>
<tr><th id="1010">1010</th><td><u>#define <dfn class="macro" id="_M/ATW_SRAM_ADDR_SSID" data-ref="_M/ATW_SRAM_ADDR_SSID">ATW_SRAM_ADDR_SSID</dfn>	(0x180 * 2)</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define <dfn class="macro" id="_M/ATW_SRAM_ADDR_SUPRATES" data-ref="_M/ATW_SRAM_ADDR_SUPRATES">ATW_SRAM_ADDR_SUPRATES</dfn>	(0x191 * 2)</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define <dfn class="macro" id="_M/ATW_SRAM_MAXSIZE" data-ref="_M/ATW_SRAM_MAXSIZE">ATW_SRAM_MAXSIZE</dfn>	(0x200 * 2)</u></td></tr>
<tr><th id="1013">1013</th><td><u>#define <dfn class="macro" id="_M/ATW_SRAM_A_SIZE" data-ref="_M/ATW_SRAM_A_SIZE">ATW_SRAM_A_SIZE</dfn>		ATW_SRAM_MAXSIZE</u></td></tr>
<tr><th id="1014">1014</th><td><u>#define <dfn class="macro" id="_M/ATW_SRAM_B_SIZE" data-ref="_M/ATW_SRAM_B_SIZE">ATW_SRAM_B_SIZE</dfn>		(0x1c0 * 2)</u></td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../cardbus/if_atw_cardbus.c.html'>netbsd/sys/dev/cardbus/if_atw_cardbus.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
