<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>m_axis_int</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TUSER</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS_ARESETN</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_ARESETN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS_ACLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_ACLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_ACLK.ASSOCIATED_BUSIF">M_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_ACLK.ASSOCIATED_RESET">M_AXIS_ARESETN</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>m_axis_int</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>084af4b2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>m_axis_int</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>084af4b2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1bb39bd8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>M_AXIS_ACLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_ARESETN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TUSER</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_TUSER_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_FIFO_DATA_IN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_FIFO_TUSER</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_TUSER_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_FIFO_WRITE_EN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_FIFO_TLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_FIFO_EMPTY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.M_FIFO_EMPTY" xilinx:dependency="$HAS_FIFO_EMPTY == TRUE">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_FIFO_FULL</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.M_FIFO_FULL" xilinx:dependency="$HAS_FIFO_FULL == TRUE">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_FIFO_ALMOST_EMPTY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.M_FIFO_ALMOST_EMPTY" xilinx:dependency="$HAS_FIFO_ALMOST_EMPTY == TRUE">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_FIFO_ALMOST_FULL</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.M_FIFO_ALMOST_FULL" xilinx:dependency="$HAS_FIFO_ALMOST_FULL == TRUE">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_FIFO_NOT_EMPTY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.M_FIFO_NOT_EMPTY" xilinx:dependency="$HAS_FIFO_NOT_EMPTY == TRUE">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_FIFO_NOT_FULL</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.M_FIFO_NOT_FULL" xilinx:dependency="$HAS_FIFO_NOT_FULL == TRUE">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_FIFO_NOT_ALMOST_EMPTY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.M_FIFO_NOT_ALMOST_EMPTY" xilinx:dependency="$HAS_FIFO_NOT_ALMOST_EMPTY == TRUE">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_FIFO_NOT_ALMOST_FULL</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.M_FIFO_NOT_ALMOST_FULL" xilinx:dependency="$HAS_FIFO_NOT_ALMOST_FULL == TRUE">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M_AXIS_FIFO_DEPTH</spirit:name>
        <spirit:displayName>C M Axis Fifo Depth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXIS_FIFO_DEPTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXIS_TUSER_WIDTH</spirit:name>
        <spirit:displayName>C M Axis Tuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXIS_TUSER_WIDTH">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>C_M_AXIS_DEBUG</spirit:name>
        <spirit:displayName>C M Axis Debug</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXIS_DEBUG">false</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/m_axis_int.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_084af4b2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/m_axis_int.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/m_axis_int_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_1bb39bd8</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>m_axis_int_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M_AXIS_FIFO_DEPTH</spirit:name>
      <spirit:displayName>C M Axis Fifo Depth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXIS_FIFO_DEPTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXIS_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXIS_TUSER_WIDTH</spirit:name>
      <spirit:displayName>C M Axis Tuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXIS_TUSER_WIDTH">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXIS_DEBUG</spirit:name>
      <spirit:displayName>C M Axis Debug</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXIS_DEBUG">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">m_axis_int_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_FIFO_NOT_FULL</spirit:name>
      <spirit:displayName>Has Fifo Not Full</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_FIFO_NOT_FULL">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_FIFO_NOT_EMPTY</spirit:name>
      <spirit:displayName>Has Fifo Not Empty</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_FIFO_NOT_EMPTY">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_FIFO_NOT_ALMOST_EMPTY</spirit:name>
      <spirit:displayName>Has Fifo Not Almost Empty</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_FIFO_NOT_ALMOST_EMPTY">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_FIFO_NOT_ALMOST_FULL</spirit:name>
      <spirit:displayName>Has Fifo Not Almost Full</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_FIFO_NOT_ALMOST_FULL">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_FIFO_FULL</spirit:name>
      <spirit:displayName>Has Fifo Full</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_FIFO_FULL">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_FIFO_EMPTY</spirit:name>
      <spirit:displayName>Has Fifo Empty</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_FIFO_EMPTY">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_FIFO_ALMOST_EMPTY</spirit:name>
      <spirit:displayName>Has Fifo Almost Empty</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_FIFO_ALMOST_EMPTY">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_FIFO_ALMOST_FULL</spirit:name>
      <spirit:displayName>Has Fifo Almost Full</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_FIFO_ALMOST_FULL">true</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>m_axis_int_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-07-31T21:23:48Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.df@124f00a4_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e9d4af8_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a9da0a4_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d3f9729_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@501b8700_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5359e1d8_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52a45e50_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c61bfbf_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e615d14_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e01d125_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69d5a329_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f14ff81_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73564d3a_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b00907e_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@402e8791_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39e80a27_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fd87615_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@160f7d75_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d0a6559_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e5d8093_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ab12fca_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@666d85b3_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c5a8fbe_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37eaaf7e_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e0c71fb_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73433801_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a415c7c_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7778c425_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ab83b3_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@408d23db_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@742649d_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24285e68_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@506e8a6a_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@241a71ef_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b8184dc_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53968ad_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2dafc422_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a70aa93_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e0dbb53_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77c19bbd_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ac09d47_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@97c9799_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13885dff_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2317d7b1_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@be5f0a3_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50bf9cb2_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8ba7070_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f00b47_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55d10461_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@154acc92_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ee8c420_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@594c207b_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bee964c_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38f49128_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bd6982d_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@531462da_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2409eb66_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15e5600a_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b599bb6_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@397b43e5_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cde5216_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fedbcd3_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e7a9897_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e07c261_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@191e2e74_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@507f693_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ea6e3b4_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32e5d81e_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ce59e85_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f896040_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@484b0dd3_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65125520_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7221d6ad_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35a56f5e_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e1a4cff_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@525b678e_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76a0b978_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3eaa7c34_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@708a8c4c_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6da0aed5_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2080c4c4_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b8bfae2_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fbfbc57_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bf7591a_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59814156_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@112c4d78_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e578e69_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3db91125_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fced7e_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@acc7c56_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54b73df3_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@283c22b2_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a270541_ARCHIVE_LOCATION">c:/FPGA/m_axis_int</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="07003c3c"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="225fadea"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="de5f7576"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="a75b730e"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="879cea61"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
