Simulator report for arch
Tue Mar 25 22:44:05 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |ramsub_ks|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ALTSYNCRAM
  6. |ramsub_ks|ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 153 nodes    ;
; Simulation Coverage         ;      49.34 % ;
; Total Number of Transitions ; 642          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                    ;
+--------------------------------------------------------------------------------------------+------------------------------------------+---------------+
; Option                                                                                     ; Setting                                  ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                               ; Timing        ;
; Start time                                                                                 ; 0 ns                                     ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                      ;               ;
; Vector input source                                                                        ; E:/Project/FPGA/design/VWF/ramsub_ks.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                       ; On            ;
; Check outputs                                                                              ; Off                                      ; Off           ;
; Report simulation coverage                                                                 ; On                                       ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                       ; On            ;
; Display missing 1-value coverage report                                                    ; On                                       ; On            ;
; Display missing 0-value coverage report                                                    ; On                                       ; On            ;
; Detect setup and hold time violations                                                      ; Off                                      ; Off           ;
; Detect glitches                                                                            ; Off                                      ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                      ; Off           ;
; Generate Signal Activity File                                                              ; Off                                      ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                      ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                      ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                       ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                               ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                      ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                      ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                     ; Auto          ;
+--------------------------------------------------------------------------------------------+------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+-----------------------------------------------------------------------------------------------------+
; |ramsub_ks|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+---------------------------------------------------------------------------------------------------------------------------+
; |ramsub_ks|ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      49.34 % ;
; Total nodes checked                                 ; 153          ;
; Total output ports checked                          ; 152          ;
; Total output ports with complete 1/0-value coverage ; 75           ;
; Total output ports with no 1/0-value coverage       ; 57           ;
; Total output ports with no 1-value coverage         ; 57           ;
; Total output ports with no 0-value coverage         ; 77           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                   ; Output Port Name                                                                                                            ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+
; |ramsub_ks|MAR[4]                                                                                                           ; |ramsub_ks|MAR[4]                                                                                                           ; pin_out          ;
; |ramsub_ks|CLK                                                                                                              ; |ramsub_ks|CLK                                                                                                              ; out              ;
; |ramsub_ks|uIR[6]                                                                                                           ; |ramsub_ks|uIR[6]                                                                                                           ; pin_out          ;
; |ramsub_ks|uIR[5]                                                                                                           ; |ramsub_ks|uIR[5]                                                                                                           ; pin_out          ;
; |ramsub_ks|uIR[4]                                                                                                           ; |ramsub_ks|uIR[4]                                                                                                           ; pin_out          ;
; |ramsub_ks|uIR[3]                                                                                                           ; |ramsub_ks|uIR[3]                                                                                                           ; pin_out          ;
; |ramsub_ks|uIR[2]                                                                                                           ; |ramsub_ks|uIR[2]                                                                                                           ; pin_out          ;
; |ramsub_ks|uIR[1]                                                                                                           ; |ramsub_ks|uIR[1]                                                                                                           ; pin_out          ;
; |ramsub_ks|uIR[0]                                                                                                           ; |ramsub_ks|uIR[0]                                                                                                           ; pin_out          ;
; |ramsub_ks|SPULSE                                                                                                           ; |ramsub_ks|SPULSE                                                                                                           ; out              ;
; |ramsub_ks|PC[2]                                                                                                            ; |ramsub_ks|PC[2]                                                                                                            ; pin_out          ;
; |ramsub_ks|PC[1]                                                                                                            ; |ramsub_ks|PC[1]                                                                                                            ; pin_out          ;
; |ramsub_ks|PC[0]                                                                                                            ; |ramsub_ks|PC[0]                                                                                                            ; pin_out          ;
; |ramsub_ks|Q[6]                                                                                                             ; |ramsub_ks|Q[6]                                                                                                             ; pin_out          ;
; |ramsub_ks|Q[4]                                                                                                             ; |ramsub_ks|Q[4]                                                                                                             ; pin_out          ;
; |ramsub_ks|Q[2]                                                                                                             ; |ramsub_ks|Q[2]                                                                                                             ; pin_out          ;
; |ramsub_ks|Q[1]                                                                                                             ; |ramsub_ks|Q[1]                                                                                                             ; pin_out          ;
; |ramsub_ks|Q[0]                                                                                                             ; |ramsub_ks|Q[0]                                                                                                             ; pin_out          ;
; |ramsub_ks|cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2]                                                                         ; |ramsub_ks|cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2]                                                                         ; regout           ;
; |ramsub_ks|cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1]                                                                         ; |ramsub_ks|cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1]                                                                         ; regout           ;
; |ramsub_ks|cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0]                                                                         ; |ramsub_ks|cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0]                                                                         ; regout           ;
; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst|inst                                                                            ; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst|inst                                                                            ; out0             ;
; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst|inst2                                                                           ; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst|inst2                                                                           ; out0             ;
; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst1|inst                                                                           ; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst1|inst                                                                           ; out0             ;
; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst1|inst2                                                                          ; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst1|inst2                                                                          ; out0             ;
; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst2|inst                                                                           ; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst2|inst                                                                           ; out0             ;
; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst2|inst2                                                                          ; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst2|inst2                                                                          ; out0             ;
; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst3|inst                                                                           ; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst3|inst                                                                           ; out0             ;
; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst3|inst2                                                                          ; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst3|inst2                                                                          ; out0             ;
; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst4|inst2                                                                          ; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst4|inst2                                                                          ; out0             ;
; |ramsub_ks|sel2g:inst5|inst2[4]                                                                                             ; |ramsub_ks|sel2g:inst5|inst2[4]                                                                                             ; out0             ;
; |ramsub_ks|sel2g:inst5|inst2[2]                                                                                             ; |ramsub_ks|sel2g:inst5|inst2[2]                                                                                             ; out0             ;
; |ramsub_ks|sel2g:inst5|inst2[1]                                                                                             ; |ramsub_ks|sel2g:inst5|inst2[1]                                                                                             ; out0             ;
; |ramsub_ks|sel2g:inst5|inst2[0]                                                                                             ; |ramsub_ks|sel2g:inst5|inst2[0]                                                                                             ; out0             ;
; |ramsub_ks|sel2g:inst5|inst1[4]                                                                                             ; |ramsub_ks|sel2g:inst5|inst1[4]                                                                                             ; out0             ;
; |ramsub_ks|sel2g:inst5|inst1[2]                                                                                             ; |ramsub_ks|sel2g:inst5|inst1[2]                                                                                             ; out0             ;
; |ramsub_ks|sel2g:inst5|inst1[1]                                                                                             ; |ramsub_ks|sel2g:inst5|inst1[1]                                                                                             ; out0             ;
; |ramsub_ks|sel2g:inst5|inst1[0]                                                                                             ; |ramsub_ks|sel2g:inst5|inst1[0]                                                                                             ; out0             ;
; |ramsub_ks|sel2g:inst5|inst[2]                                                                                              ; |ramsub_ks|sel2g:inst5|inst[2]                                                                                              ; out0             ;
; |ramsub_ks|sel2g:inst5|inst[1]                                                                                              ; |ramsub_ks|sel2g:inst5|inst[1]                                                                                              ; out0             ;
; |ramsub_ks|sel2g:inst5|inst[0]                                                                                              ; |ramsub_ks|sel2g:inst5|inst[0]                                                                                              ; out0             ;
; |ramsub_ks|cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]                                                                          ; |ramsub_ks|cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]                                                                          ; regout           ;
; |ramsub_ks|cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]                                                                          ; |ramsub_ks|cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]                                                                          ; regout           ;
; |ramsub_ks|cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]                                                                          ; |ramsub_ks|cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]                                                                          ; regout           ;
; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst1|inst                                                                            ; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst1|inst                                                                            ; out0             ;
; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst1|inst2                                                                           ; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst1|inst2                                                                           ; out0             ;
; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst2|inst                                                                            ; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst2|inst                                                                            ; out0             ;
; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst2|inst2                                                                           ; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst2|inst2                                                                           ; out0             ;
; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst3|inst                                                                            ; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst3|inst                                                                            ; out0             ;
; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst3|inst2                                                                           ; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst3|inst2                                                                           ; out0             ;
; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst4|inst                                                                            ; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst4|inst                                                                            ; out0             ;
; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst4|inst2                                                                           ; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst4|inst2                                                                           ; out0             ;
; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst5|inst2                                                                           ; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst5|inst2                                                                           ; out0             ;
; |ramsub_ks|lpm_rom:inst1|otri[6]                                                                                            ; |ramsub_ks|lpm_rom:inst1|otri[6]                                                                                            ; out              ;
; |ramsub_ks|lpm_rom:inst1|otri[5]                                                                                            ; |ramsub_ks|lpm_rom:inst1|otri[5]                                                                                            ; out              ;
; |ramsub_ks|lpm_rom:inst1|otri[4]                                                                                            ; |ramsub_ks|lpm_rom:inst1|otri[4]                                                                                            ; out              ;
; |ramsub_ks|lpm_rom:inst1|otri[3]                                                                                            ; |ramsub_ks|lpm_rom:inst1|otri[3]                                                                                            ; out              ;
; |ramsub_ks|lpm_rom:inst1|otri[2]                                                                                            ; |ramsub_ks|lpm_rom:inst1|otri[2]                                                                                            ; out              ;
; |ramsub_ks|lpm_rom:inst1|otri[1]                                                                                            ; |ramsub_ks|lpm_rom:inst1|otri[1]                                                                                            ; out              ;
; |ramsub_ks|lpm_rom:inst1|otri[0]                                                                                            ; |ramsub_ks|lpm_rom:inst1|otri[0]                                                                                            ; out              ;
; |ramsub_ks|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0                       ; |ramsub_ks|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|q_a[0]                             ; portadataout0    ;
; |ramsub_ks|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a1                       ; |ramsub_ks|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|q_a[1]                             ; portadataout0    ;
; |ramsub_ks|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a2                       ; |ramsub_ks|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|q_a[2]                             ; portadataout0    ;
; |ramsub_ks|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a3                       ; |ramsub_ks|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|q_a[3]                             ; portadataout0    ;
; |ramsub_ks|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a4                       ; |ramsub_ks|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|q_a[4]                             ; portadataout0    ;
; |ramsub_ks|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a5                       ; |ramsub_ks|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|q_a[5]                             ; portadataout0    ;
; |ramsub_ks|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a6                       ; |ramsub_ks|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|q_a[6]                             ; portadataout0    ;
; |ramsub_ks|ks:inst11|inst                                                                                                   ; |ramsub_ks|ks:inst11|inst                                                                                                   ; out0             ;
; |ramsub_ks|ks:inst11|inst1                                                                                                  ; |ramsub_ks|ks:inst11|inst1                                                                                                  ; regout           ;
; |ramsub_ks|regg:inst2|lpm_ff:inst|dffs[4]                                                                                   ; |ramsub_ks|regg:inst2|lpm_ff:inst|dffs[4]                                                                                   ; regout           ;
; |ramsub_ks|ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0 ; |ramsub_ks|ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0 ; portadataout0    ;
; |ramsub_ks|ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a1 ; |ramsub_ks|ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a1 ; portadataout0    ;
; |ramsub_ks|ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a2 ; |ramsub_ks|ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a2 ; portadataout0    ;
; |ramsub_ks|ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a4 ; |ramsub_ks|ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a4 ; portadataout0    ;
; |ramsub_ks|ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a6 ; |ramsub_ks|ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a6 ; portadataout0    ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                   ; Output Port Name                                                                                                            ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+
; |ramsub_ks|MAR[7]                                                                                                           ; |ramsub_ks|MAR[7]                                                                                                           ; pin_out          ;
; |ramsub_ks|MAR[6]                                                                                                           ; |ramsub_ks|MAR[6]                                                                                                           ; pin_out          ;
; |ramsub_ks|MAR[5]                                                                                                           ; |ramsub_ks|MAR[5]                                                                                                           ; pin_out          ;
; |ramsub_ks|MAR[3]                                                                                                           ; |ramsub_ks|MAR[3]                                                                                                           ; pin_out          ;
; |ramsub_ks|uIR[7]                                                                                                           ; |ramsub_ks|uIR[7]                                                                                                           ; pin_out          ;
; |ramsub_ks|MBR[7]                                                                                                           ; |ramsub_ks|MBR[7]                                                                                                           ; pin_out          ;
; |ramsub_ks|MBR[5]                                                                                                           ; |ramsub_ks|MBR[5]                                                                                                           ; pin_out          ;
; |ramsub_ks|MBR[3]                                                                                                           ; |ramsub_ks|MBR[3]                                                                                                           ; pin_out          ;
; |ramsub_ks|MBR[1]                                                                                                           ; |ramsub_ks|MBR[1]                                                                                                           ; pin_out          ;
; |ramsub_ks|PC[7]                                                                                                            ; |ramsub_ks|PC[7]                                                                                                            ; pin_out          ;
; |ramsub_ks|PC[6]                                                                                                            ; |ramsub_ks|PC[6]                                                                                                            ; pin_out          ;
; |ramsub_ks|PC[5]                                                                                                            ; |ramsub_ks|PC[5]                                                                                                            ; pin_out          ;
; |ramsub_ks|PC[4]                                                                                                            ; |ramsub_ks|PC[4]                                                                                                            ; pin_out          ;
; |ramsub_ks|Q[7]                                                                                                             ; |ramsub_ks|Q[7]                                                                                                             ; pin_out          ;
; |ramsub_ks|Q[5]                                                                                                             ; |ramsub_ks|Q[5]                                                                                                             ; pin_out          ;
; |ramsub_ks|Q[3]                                                                                                             ; |ramsub_ks|Q[3]                                                                                                             ; pin_out          ;
; |ramsub_ks|regg:inst3|lpm_ff:inst|dffs[7]                                                                                   ; |ramsub_ks|regg:inst3|lpm_ff:inst|dffs[7]                                                                                   ; regout           ;
; |ramsub_ks|regg:inst3|lpm_ff:inst|dffs[5]                                                                                   ; |ramsub_ks|regg:inst3|lpm_ff:inst|dffs[5]                                                                                   ; regout           ;
; |ramsub_ks|regg:inst3|lpm_ff:inst|dffs[3]                                                                                   ; |ramsub_ks|regg:inst3|lpm_ff:inst|dffs[3]                                                                                   ; regout           ;
; |ramsub_ks|regg:inst3|lpm_ff:inst|dffs[1]                                                                                   ; |ramsub_ks|regg:inst3|lpm_ff:inst|dffs[1]                                                                                   ; regout           ;
; |ramsub_ks|cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                         ; |ramsub_ks|cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                         ; regout           ;
; |ramsub_ks|cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                         ; |ramsub_ks|cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                         ; regout           ;
; |ramsub_ks|cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                         ; |ramsub_ks|cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                         ; regout           ;
; |ramsub_ks|cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                         ; |ramsub_ks|cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                         ; regout           ;
; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst4|inst                                                                           ; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst4|inst                                                                           ; out0             ;
; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst5|inst                                                                           ; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst5|inst                                                                           ; out0             ;
; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst5|inst2                                                                          ; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst5|inst2                                                                          ; out0             ;
; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst6|inst                                                                           ; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst6|inst                                                                           ; out0             ;
; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst6|inst2                                                                          ; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst6|inst2                                                                          ; out0             ;
; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst7|inst2                                                                          ; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst7|inst2                                                                          ; out0             ;
; |ramsub_ks|sel2g:inst5|inst2[7]                                                                                             ; |ramsub_ks|sel2g:inst5|inst2[7]                                                                                             ; out0             ;
; |ramsub_ks|sel2g:inst5|inst2[6]                                                                                             ; |ramsub_ks|sel2g:inst5|inst2[6]                                                                                             ; out0             ;
; |ramsub_ks|sel2g:inst5|inst2[5]                                                                                             ; |ramsub_ks|sel2g:inst5|inst2[5]                                                                                             ; out0             ;
; |ramsub_ks|sel2g:inst5|inst1[7]                                                                                             ; |ramsub_ks|sel2g:inst5|inst1[7]                                                                                             ; out0             ;
; |ramsub_ks|sel2g:inst5|inst1[6]                                                                                             ; |ramsub_ks|sel2g:inst5|inst1[6]                                                                                             ; out0             ;
; |ramsub_ks|sel2g:inst5|inst1[5]                                                                                             ; |ramsub_ks|sel2g:inst5|inst1[5]                                                                                             ; out0             ;
; |ramsub_ks|sel2g:inst5|inst1[3]                                                                                             ; |ramsub_ks|sel2g:inst5|inst1[3]                                                                                             ; out0             ;
; |ramsub_ks|sel2g:inst5|inst[7]                                                                                              ; |ramsub_ks|sel2g:inst5|inst[7]                                                                                              ; out0             ;
; |ramsub_ks|sel2g:inst5|inst[6]                                                                                              ; |ramsub_ks|sel2g:inst5|inst[6]                                                                                              ; out0             ;
; |ramsub_ks|sel2g:inst5|inst[5]                                                                                              ; |ramsub_ks|sel2g:inst5|inst[5]                                                                                              ; out0             ;
; |ramsub_ks|sel2g:inst5|inst[4]                                                                                              ; |ramsub_ks|sel2g:inst5|inst[4]                                                                                              ; out0             ;
; |ramsub_ks|cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                          ; |ramsub_ks|cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                          ; regout           ;
; |ramsub_ks|cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                          ; |ramsub_ks|cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                          ; regout           ;
; |ramsub_ks|cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                          ; |ramsub_ks|cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                          ; regout           ;
; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst5|inst                                                                            ; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst5|inst                                                                            ; out0             ;
; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst6|inst                                                                            ; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst6|inst                                                                            ; out0             ;
; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst6|inst2                                                                           ; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst6|inst2                                                                           ; out0             ;
; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst7|inst2                                                                           ; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst7|inst2                                                                           ; out0             ;
; |ramsub_ks|lpm_rom:inst1|otri[7]                                                                                            ; |ramsub_ks|lpm_rom:inst1|otri[7]                                                                                            ; out              ;
; |ramsub_ks|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a7                       ; |ramsub_ks|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|q_a[7]                             ; portadataout0    ;
; |ramsub_ks|regg:inst2|lpm_ff:inst|dffs[7]                                                                                   ; |ramsub_ks|regg:inst2|lpm_ff:inst|dffs[7]                                                                                   ; regout           ;
; |ramsub_ks|regg:inst2|lpm_ff:inst|dffs[6]                                                                                   ; |ramsub_ks|regg:inst2|lpm_ff:inst|dffs[6]                                                                                   ; regout           ;
; |ramsub_ks|regg:inst2|lpm_ff:inst|dffs[5]                                                                                   ; |ramsub_ks|regg:inst2|lpm_ff:inst|dffs[5]                                                                                   ; regout           ;
; |ramsub_ks|regg:inst2|lpm_ff:inst|dffs[3]                                                                                   ; |ramsub_ks|regg:inst2|lpm_ff:inst|dffs[3]                                                                                   ; regout           ;
; |ramsub_ks|ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a3 ; |ramsub_ks|ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a3 ; portadataout0    ;
; |ramsub_ks|ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a5 ; |ramsub_ks|ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a5 ; portadataout0    ;
; |ramsub_ks|ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a7 ; |ramsub_ks|ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a7 ; portadataout0    ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                   ; Output Port Name                                                                                                            ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+
; |ramsub_ks|MAR[7]                                                                                                           ; |ramsub_ks|MAR[7]                                                                                                           ; pin_out          ;
; |ramsub_ks|MAR[6]                                                                                                           ; |ramsub_ks|MAR[6]                                                                                                           ; pin_out          ;
; |ramsub_ks|MAR[5]                                                                                                           ; |ramsub_ks|MAR[5]                                                                                                           ; pin_out          ;
; |ramsub_ks|MAR[3]                                                                                                           ; |ramsub_ks|MAR[3]                                                                                                           ; pin_out          ;
; |ramsub_ks|MAR[2]                                                                                                           ; |ramsub_ks|MAR[2]                                                                                                           ; pin_out          ;
; |ramsub_ks|MAR[1]                                                                                                           ; |ramsub_ks|MAR[1]                                                                                                           ; pin_out          ;
; |ramsub_ks|MAR[0]                                                                                                           ; |ramsub_ks|MAR[0]                                                                                                           ; pin_out          ;
; |ramsub_ks|CLRN                                                                                                             ; |ramsub_ks|CLRN                                                                                                             ; out              ;
; |ramsub_ks|uIR[7]                                                                                                           ; |ramsub_ks|uIR[7]                                                                                                           ; pin_out          ;
; |ramsub_ks|MBR[7]                                                                                                           ; |ramsub_ks|MBR[7]                                                                                                           ; pin_out          ;
; |ramsub_ks|MBR[6]                                                                                                           ; |ramsub_ks|MBR[6]                                                                                                           ; pin_out          ;
; |ramsub_ks|MBR[5]                                                                                                           ; |ramsub_ks|MBR[5]                                                                                                           ; pin_out          ;
; |ramsub_ks|MBR[4]                                                                                                           ; |ramsub_ks|MBR[4]                                                                                                           ; pin_out          ;
; |ramsub_ks|MBR[3]                                                                                                           ; |ramsub_ks|MBR[3]                                                                                                           ; pin_out          ;
; |ramsub_ks|MBR[2]                                                                                                           ; |ramsub_ks|MBR[2]                                                                                                           ; pin_out          ;
; |ramsub_ks|MBR[1]                                                                                                           ; |ramsub_ks|MBR[1]                                                                                                           ; pin_out          ;
; |ramsub_ks|MBR[0]                                                                                                           ; |ramsub_ks|MBR[0]                                                                                                           ; pin_out          ;
; |ramsub_ks|PC[7]                                                                                                            ; |ramsub_ks|PC[7]                                                                                                            ; pin_out          ;
; |ramsub_ks|PC[6]                                                                                                            ; |ramsub_ks|PC[6]                                                                                                            ; pin_out          ;
; |ramsub_ks|PC[5]                                                                                                            ; |ramsub_ks|PC[5]                                                                                                            ; pin_out          ;
; |ramsub_ks|PC[4]                                                                                                            ; |ramsub_ks|PC[4]                                                                                                            ; pin_out          ;
; |ramsub_ks|PC[3]                                                                                                            ; |ramsub_ks|PC[3]                                                                                                            ; pin_out          ;
; |ramsub_ks|Q[7]                                                                                                             ; |ramsub_ks|Q[7]                                                                                                             ; pin_out          ;
; |ramsub_ks|Q[5]                                                                                                             ; |ramsub_ks|Q[5]                                                                                                             ; pin_out          ;
; |ramsub_ks|Q[3]                                                                                                             ; |ramsub_ks|Q[3]                                                                                                             ; pin_out          ;
; |ramsub_ks|regg:inst3|lpm_ff:inst|dffs[7]                                                                                   ; |ramsub_ks|regg:inst3|lpm_ff:inst|dffs[7]                                                                                   ; regout           ;
; |ramsub_ks|regg:inst3|lpm_ff:inst|dffs[6]                                                                                   ; |ramsub_ks|regg:inst3|lpm_ff:inst|dffs[6]                                                                                   ; regout           ;
; |ramsub_ks|regg:inst3|lpm_ff:inst|dffs[5]                                                                                   ; |ramsub_ks|regg:inst3|lpm_ff:inst|dffs[5]                                                                                   ; regout           ;
; |ramsub_ks|regg:inst3|lpm_ff:inst|dffs[4]                                                                                   ; |ramsub_ks|regg:inst3|lpm_ff:inst|dffs[4]                                                                                   ; regout           ;
; |ramsub_ks|regg:inst3|lpm_ff:inst|dffs[3]                                                                                   ; |ramsub_ks|regg:inst3|lpm_ff:inst|dffs[3]                                                                                   ; regout           ;
; |ramsub_ks|regg:inst3|lpm_ff:inst|dffs[2]                                                                                   ; |ramsub_ks|regg:inst3|lpm_ff:inst|dffs[2]                                                                                   ; regout           ;
; |ramsub_ks|regg:inst3|lpm_ff:inst|dffs[1]                                                                                   ; |ramsub_ks|regg:inst3|lpm_ff:inst|dffs[1]                                                                                   ; regout           ;
; |ramsub_ks|regg:inst3|lpm_ff:inst|dffs[0]                                                                                   ; |ramsub_ks|regg:inst3|lpm_ff:inst|dffs[0]                                                                                   ; regout           ;
; |ramsub_ks|cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                         ; |ramsub_ks|cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                         ; regout           ;
; |ramsub_ks|cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                         ; |ramsub_ks|cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                         ; regout           ;
; |ramsub_ks|cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                         ; |ramsub_ks|cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                         ; regout           ;
; |ramsub_ks|cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                         ; |ramsub_ks|cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                         ; regout           ;
; |ramsub_ks|cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3]                                                                         ; |ramsub_ks|cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3]                                                                         ; regout           ;
; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst4|inst                                                                           ; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst4|inst                                                                           ; out0             ;
; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst5|inst                                                                           ; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst5|inst                                                                           ; out0             ;
; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst5|inst2                                                                          ; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst5|inst2                                                                          ; out0             ;
; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst6|inst                                                                           ; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst6|inst                                                                           ; out0             ;
; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst6|inst2                                                                          ; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst6|inst2                                                                          ; out0             ;
; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst7|inst2                                                                          ; |ramsub_ks|cnt8:inst4|hadd8:inst2|hadd:inst7|inst2                                                                          ; out0             ;
; |ramsub_ks|sel2g:inst5|inst2[7]                                                                                             ; |ramsub_ks|sel2g:inst5|inst2[7]                                                                                             ; out0             ;
; |ramsub_ks|sel2g:inst5|inst2[6]                                                                                             ; |ramsub_ks|sel2g:inst5|inst2[6]                                                                                             ; out0             ;
; |ramsub_ks|sel2g:inst5|inst2[5]                                                                                             ; |ramsub_ks|sel2g:inst5|inst2[5]                                                                                             ; out0             ;
; |ramsub_ks|sel2g:inst5|inst2[3]                                                                                             ; |ramsub_ks|sel2g:inst5|inst2[3]                                                                                             ; out0             ;
; |ramsub_ks|sel2g:inst5|inst1[7]                                                                                             ; |ramsub_ks|sel2g:inst5|inst1[7]                                                                                             ; out0             ;
; |ramsub_ks|sel2g:inst5|inst1[6]                                                                                             ; |ramsub_ks|sel2g:inst5|inst1[6]                                                                                             ; out0             ;
; |ramsub_ks|sel2g:inst5|inst1[5]                                                                                             ; |ramsub_ks|sel2g:inst5|inst1[5]                                                                                             ; out0             ;
; |ramsub_ks|sel2g:inst5|inst1[3]                                                                                             ; |ramsub_ks|sel2g:inst5|inst1[3]                                                                                             ; out0             ;
; |ramsub_ks|sel2g:inst5|inst[7]                                                                                              ; |ramsub_ks|sel2g:inst5|inst[7]                                                                                              ; out0             ;
; |ramsub_ks|sel2g:inst5|inst[6]                                                                                              ; |ramsub_ks|sel2g:inst5|inst[6]                                                                                              ; out0             ;
; |ramsub_ks|sel2g:inst5|inst[5]                                                                                              ; |ramsub_ks|sel2g:inst5|inst[5]                                                                                              ; out0             ;
; |ramsub_ks|sel2g:inst5|inst[4]                                                                                              ; |ramsub_ks|sel2g:inst5|inst[4]                                                                                              ; out0             ;
; |ramsub_ks|sel2g:inst5|inst[3]                                                                                              ; |ramsub_ks|sel2g:inst5|inst[3]                                                                                              ; out0             ;
; |ramsub_ks|cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                          ; |ramsub_ks|cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                          ; regout           ;
; |ramsub_ks|cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                          ; |ramsub_ks|cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                          ; regout           ;
; |ramsub_ks|cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                          ; |ramsub_ks|cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                          ; regout           ;
; |ramsub_ks|cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]                                                                          ; |ramsub_ks|cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]                                                                          ; regout           ;
; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst5|inst                                                                            ; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst5|inst                                                                            ; out0             ;
; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst6|inst                                                                            ; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst6|inst                                                                            ; out0             ;
; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst6|inst2                                                                           ; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst6|inst2                                                                           ; out0             ;
; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst7|inst2                                                                           ; |ramsub_ks|cnt8:inst|hadd8:inst2|hadd:inst7|inst2                                                                           ; out0             ;
; |ramsub_ks|lpm_rom:inst1|otri[7]                                                                                            ; |ramsub_ks|lpm_rom:inst1|otri[7]                                                                                            ; out              ;
; |ramsub_ks|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a7                       ; |ramsub_ks|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|q_a[7]                             ; portadataout0    ;
; |ramsub_ks|regg:inst2|lpm_ff:inst|dffs[7]                                                                                   ; |ramsub_ks|regg:inst2|lpm_ff:inst|dffs[7]                                                                                   ; regout           ;
; |ramsub_ks|regg:inst2|lpm_ff:inst|dffs[6]                                                                                   ; |ramsub_ks|regg:inst2|lpm_ff:inst|dffs[6]                                                                                   ; regout           ;
; |ramsub_ks|regg:inst2|lpm_ff:inst|dffs[5]                                                                                   ; |ramsub_ks|regg:inst2|lpm_ff:inst|dffs[5]                                                                                   ; regout           ;
; |ramsub_ks|regg:inst2|lpm_ff:inst|dffs[3]                                                                                   ; |ramsub_ks|regg:inst2|lpm_ff:inst|dffs[3]                                                                                   ; regout           ;
; |ramsub_ks|regg:inst2|lpm_ff:inst|dffs[2]                                                                                   ; |ramsub_ks|regg:inst2|lpm_ff:inst|dffs[2]                                                                                   ; regout           ;
; |ramsub_ks|regg:inst2|lpm_ff:inst|dffs[1]                                                                                   ; |ramsub_ks|regg:inst2|lpm_ff:inst|dffs[1]                                                                                   ; regout           ;
; |ramsub_ks|regg:inst2|lpm_ff:inst|dffs[0]                                                                                   ; |ramsub_ks|regg:inst2|lpm_ff:inst|dffs[0]                                                                                   ; regout           ;
; |ramsub_ks|ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a3 ; |ramsub_ks|ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a3 ; portadataout0    ;
; |ramsub_ks|ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a5 ; |ramsub_ks|ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a5 ; portadataout0    ;
; |ramsub_ks|ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a7 ; |ramsub_ks|ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a7 ; portadataout0    ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 25 22:44:05 2025
Info: Command: quartus_sim --simulation_results_format=VWF arch -c arch
Info (324025): Using vector source file "E:/Project/FPGA/design/VWF/ramsub_ks.vwf"
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "CLKo" in design.
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      49.34 %
Info (328052): Number of transitions in simulation is 642
Info (324045): Vector file arch.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4451 megabytes
    Info: Processing ended: Tue Mar 25 22:44:05 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


