{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618960338292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618960338297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 20 18:12:18 2021 " "Processing started: Tue Apr 20 18:12:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618960338297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618960338297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618960338297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618960338912 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618960338912 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FinalProject.v(139) " "Verilog HDL information at FinalProject.v(139): always construct contains both blocking and non-blocking assignments" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 139 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1618960348098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c FinalProject.v(121) " "Verilog HDL Declaration information at FinalProject.v(121): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 121 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618960348098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "w W FinalProject.v(120) " "Verilog HDL Declaration information at FinalProject.v(120): object \"w\" differs only in case from object \"W\" in the same scope" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 120 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618960348098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "match Match FinalProject.v(127) " "Verilog HDL Declaration information at FinalProject.v(127): object \"match\" differs only in case from object \"Match\" in the same scope" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 127 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618960348098 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FinalProject.v(201) " "Verilog HDL information at FinalProject.v(201): always construct contains both blocking and non-blocking assignments" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 201 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1618960348098 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX FinalProject.v " "Entity \"MUX\" obtained from \"FinalProject.v\" instead of from Quartus Prime megafunction library" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 297 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1618960348100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 16 16 " "Found 16 design units, including 16 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618960348100 ""} { "Info" "ISGN_ENTITY_NAME" "2 Game1 " "Found entity 2: Game1" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618960348100 ""} { "Info" "ISGN_ENTITY_NAME" "3 Game2 " "Found entity 3: Game2" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618960348100 ""} { "Info" "ISGN_ENTITY_NAME" "4 clk_divisor " "Found entity 4: clk_divisor" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618960348100 ""} { "Info" "ISGN_ENTITY_NAME" "5 Compare " "Found entity 5: Compare" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618960348100 ""} { "Info" "ISGN_ENTITY_NAME" "6 CountTimer " "Found entity 6: CountTimer" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618960348100 ""} { "Info" "ISGN_ENTITY_NAME" "7 DownCountTimer " "Found entity 7: DownCountTimer" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618960348100 ""} { "Info" "ISGN_ENTITY_NAME" "8 HEXDecoder " "Found entity 8: HEXDecoder" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618960348100 ""} { "Info" "ISGN_ENTITY_NAME" "9 LED_Decoder " "Found entity 9: LED_Decoder" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618960348100 ""} { "Info" "ISGN_ENTITY_NAME" "10 MUX " "Found entity 10: MUX" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618960348100 ""} { "Info" "ISGN_ENTITY_NAME" "11 MUX24 " "Found entity 11: MUX24" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618960348100 ""} { "Info" "ISGN_ENTITY_NAME" "12 HighScore " "Found entity 12: HighScore" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618960348100 ""} { "Info" "ISGN_ENTITY_NAME" "13 ShiftReg " "Found entity 13: ShiftReg" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618960348100 ""} { "Info" "ISGN_ENTITY_NAME" "14 StateMachine " "Found entity 14: StateMachine" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618960348100 ""} { "Info" "ISGN_ENTITY_NAME" "15 LFSR12 " "Found entity 15: LFSR12" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 370 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618960348100 ""} { "Info" "ISGN_ENTITY_NAME" "16 StateMachineR " "Found entity 16: StateMachineR" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618960348100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618960348100 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618960348141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divisor clk_divisor:U0 " "Elaborating entity \"clk_divisor\" for hierarchy \"clk_divisor:U0\"" {  } { { "FinalProject.v" "U0" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618960348157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game1 Game1:T1 " "Elaborating entity \"Game1\" for hierarchy \"Game1:T1\"" {  } { { "FinalProject.v" "T1" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618960348163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR12 Game1:T1\|LFSR12:L1 " "Elaborating entity \"LFSR12\" for hierarchy \"Game1:T1\|LFSR12:L1\"" {  } { { "FinalProject.v" "L1" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618960348170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DownCountTimer Game1:T1\|DownCountTimer:DC1 " "Elaborating entity \"DownCountTimer\" for hierarchy \"Game1:T1\|DownCountTimer:DC1\"" {  } { { "FinalProject.v" "DC1" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618960348175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HighScore Game1:T1\|HighScore:H1 " "Elaborating entity \"HighScore\" for hierarchy \"Game1:T1\|HighScore:H1\"" {  } { { "FinalProject.v" "H1" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618960348181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game2 Game2:T2 " "Elaborating entity \"Game2\" for hierarchy \"Game2:T2\"" {  } { { "FinalProject.v" "T2" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618960348189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compare Game2:T2\|Compare:CMP1 " "Elaborating entity \"Compare\" for hierarchy \"Game2:T2\|Compare:CMP1\"" {  } { { "FinalProject.v" "CMP1" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618960348197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine Game2:T2\|StateMachine:S1 " "Elaborating entity \"StateMachine\" for hierarchy \"Game2:T2\|StateMachine:S1\"" {  } { { "FinalProject.v" "S1" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618960348202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftReg Game2:T2\|ShiftReg:R1 " "Elaborating entity \"ShiftReg\" for hierarchy \"Game2:T2\|ShiftReg:R1\"" {  } { { "FinalProject.v" "R1" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618960348206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_Decoder Game2:T2\|LED_Decoder:LD1 " "Elaborating entity \"LED_Decoder\" for hierarchy \"Game2:T2\|LED_Decoder:LD1\"" {  } { { "FinalProject.v" "LD1" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618960348213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachineR StateMachineR:S2 " "Elaborating entity \"StateMachineR\" for hierarchy \"StateMachineR:S2\"" {  } { { "FinalProject.v" "S2" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618960348220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountTimer CountTimer:C0 " "Elaborating entity \"CountTimer\" for hierarchy \"CountTimer:C0\"" {  } { { "FinalProject.v" "C0" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618960348226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:M0 " "Elaborating entity \"MUX\" for hierarchy \"MUX:M0\"" {  } { { "FinalProject.v" "M0" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618960348234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX24 MUX24:M6 " "Elaborating entity \"MUX24\" for hierarchy \"MUX24:M6\"" {  } { { "FinalProject.v" "M6" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618960348240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEXDecoder HEXDecoder:D0 " "Elaborating entity \"HEXDecoder\" for hierarchy \"HEXDecoder:D0\"" {  } { { "FinalProject.v" "D0" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618960348245 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 238 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1618960348639 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1618960348640 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Game1:T1\|DownCountTimer:DC1\|count\[11\] Game1:T1\|DownCountTimer:DC1\|count\[11\]~_emulated Game1:T1\|DownCountTimer:DC1\|count\[11\]~1 " "Register \"Game1:T1\|DownCountTimer:DC1\|count\[11\]\" is converted into an equivalent circuit using register \"Game1:T1\|DownCountTimer:DC1\|count\[11\]~_emulated\" and latch \"Game1:T1\|DownCountTimer:DC1\|count\[11\]~1\"" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 238 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618960348640 "|FinalProject|Game1:T1|DownCountTimer:DC1|count[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Game1:T1\|DownCountTimer:DC1\|count\[10\] Game1:T1\|DownCountTimer:DC1\|count\[10\]~_emulated Game1:T1\|DownCountTimer:DC1\|count\[10\]~5 " "Register \"Game1:T1\|DownCountTimer:DC1\|count\[10\]\" is converted into an equivalent circuit using register \"Game1:T1\|DownCountTimer:DC1\|count\[10\]~_emulated\" and latch \"Game1:T1\|DownCountTimer:DC1\|count\[10\]~5\"" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 238 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618960348640 "|FinalProject|Game1:T1|DownCountTimer:DC1|count[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Game1:T1\|DownCountTimer:DC1\|count\[9\] Game1:T1\|DownCountTimer:DC1\|count\[9\]~_emulated Game1:T1\|DownCountTimer:DC1\|count\[9\]~9 " "Register \"Game1:T1\|DownCountTimer:DC1\|count\[9\]\" is converted into an equivalent circuit using register \"Game1:T1\|DownCountTimer:DC1\|count\[9\]~_emulated\" and latch \"Game1:T1\|DownCountTimer:DC1\|count\[9\]~9\"" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 238 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618960348640 "|FinalProject|Game1:T1|DownCountTimer:DC1|count[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Game1:T1\|DownCountTimer:DC1\|count\[8\] Game1:T1\|DownCountTimer:DC1\|count\[8\]~_emulated Game1:T1\|DownCountTimer:DC1\|count\[8\]~13 " "Register \"Game1:T1\|DownCountTimer:DC1\|count\[8\]\" is converted into an equivalent circuit using register \"Game1:T1\|DownCountTimer:DC1\|count\[8\]~_emulated\" and latch \"Game1:T1\|DownCountTimer:DC1\|count\[8\]~13\"" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 238 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618960348640 "|FinalProject|Game1:T1|DownCountTimer:DC1|count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Game1:T1\|DownCountTimer:DC1\|count\[7\] Game1:T1\|DownCountTimer:DC1\|count\[7\]~_emulated Game1:T1\|DownCountTimer:DC1\|count\[7\]~17 " "Register \"Game1:T1\|DownCountTimer:DC1\|count\[7\]\" is converted into an equivalent circuit using register \"Game1:T1\|DownCountTimer:DC1\|count\[7\]~_emulated\" and latch \"Game1:T1\|DownCountTimer:DC1\|count\[7\]~17\"" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 238 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618960348640 "|FinalProject|Game1:T1|DownCountTimer:DC1|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Game1:T1\|DownCountTimer:DC1\|count\[6\] Game1:T1\|DownCountTimer:DC1\|count\[6\]~_emulated Game1:T1\|DownCountTimer:DC1\|count\[6\]~21 " "Register \"Game1:T1\|DownCountTimer:DC1\|count\[6\]\" is converted into an equivalent circuit using register \"Game1:T1\|DownCountTimer:DC1\|count\[6\]~_emulated\" and latch \"Game1:T1\|DownCountTimer:DC1\|count\[6\]~21\"" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 238 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618960348640 "|FinalProject|Game1:T1|DownCountTimer:DC1|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Game1:T1\|DownCountTimer:DC1\|count\[5\] Game1:T1\|DownCountTimer:DC1\|count\[5\]~_emulated Game1:T1\|DownCountTimer:DC1\|count\[5\]~25 " "Register \"Game1:T1\|DownCountTimer:DC1\|count\[5\]\" is converted into an equivalent circuit using register \"Game1:T1\|DownCountTimer:DC1\|count\[5\]~_emulated\" and latch \"Game1:T1\|DownCountTimer:DC1\|count\[5\]~25\"" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 238 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618960348640 "|FinalProject|Game1:T1|DownCountTimer:DC1|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Game1:T1\|DownCountTimer:DC1\|count\[4\] Game1:T1\|DownCountTimer:DC1\|count\[4\]~_emulated Game1:T1\|DownCountTimer:DC1\|count\[4\]~29 " "Register \"Game1:T1\|DownCountTimer:DC1\|count\[4\]\" is converted into an equivalent circuit using register \"Game1:T1\|DownCountTimer:DC1\|count\[4\]~_emulated\" and latch \"Game1:T1\|DownCountTimer:DC1\|count\[4\]~29\"" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 238 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618960348640 "|FinalProject|Game1:T1|DownCountTimer:DC1|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Game1:T1\|DownCountTimer:DC1\|count\[3\] Game1:T1\|DownCountTimer:DC1\|count\[3\]~_emulated Game1:T1\|DownCountTimer:DC1\|count\[3\]~33 " "Register \"Game1:T1\|DownCountTimer:DC1\|count\[3\]\" is converted into an equivalent circuit using register \"Game1:T1\|DownCountTimer:DC1\|count\[3\]~_emulated\" and latch \"Game1:T1\|DownCountTimer:DC1\|count\[3\]~33\"" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 238 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618960348640 "|FinalProject|Game1:T1|DownCountTimer:DC1|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Game1:T1\|DownCountTimer:DC1\|count\[2\] Game1:T1\|DownCountTimer:DC1\|count\[2\]~_emulated Game1:T1\|DownCountTimer:DC1\|count\[2\]~37 " "Register \"Game1:T1\|DownCountTimer:DC1\|count\[2\]\" is converted into an equivalent circuit using register \"Game1:T1\|DownCountTimer:DC1\|count\[2\]~_emulated\" and latch \"Game1:T1\|DownCountTimer:DC1\|count\[2\]~37\"" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 238 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618960348640 "|FinalProject|Game1:T1|DownCountTimer:DC1|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Game1:T1\|DownCountTimer:DC1\|count\[1\] Game1:T1\|DownCountTimer:DC1\|count\[1\]~_emulated Game1:T1\|DownCountTimer:DC1\|count\[1\]~41 " "Register \"Game1:T1\|DownCountTimer:DC1\|count\[1\]\" is converted into an equivalent circuit using register \"Game1:T1\|DownCountTimer:DC1\|count\[1\]~_emulated\" and latch \"Game1:T1\|DownCountTimer:DC1\|count\[1\]~41\"" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 238 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618960348640 "|FinalProject|Game1:T1|DownCountTimer:DC1|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Game1:T1\|DownCountTimer:DC1\|count\[0\] Game1:T1\|DownCountTimer:DC1\|count\[0\]~_emulated Game1:T1\|DownCountTimer:DC1\|count\[0\]~45 " "Register \"Game1:T1\|DownCountTimer:DC1\|count\[0\]\" is converted into an equivalent circuit using register \"Game1:T1\|DownCountTimer:DC1\|count\[0\]~_emulated\" and latch \"Game1:T1\|DownCountTimer:DC1\|count\[0\]~45\"" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 238 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618960348640 "|FinalProject|Game1:T1|DownCountTimer:DC1|count[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1618960348640 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d GND " "Pin \"d\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "D:/CPE324Final/Reaction-Timer-2.0-master/FinalProject.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618960348706 "|FinalProject|d"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618960348706 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618960348777 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CPE324Final/Reaction-Timer-2.0-master/output_files/FinalProject.map.smsg " "Generated suppressed messages file D:/CPE324Final/Reaction-Timer-2.0-master/output_files/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618960349147 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618960349239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618960349239 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "485 " "Implemented 485 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618960349286 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618960349286 ""} { "Info" "ICUT_CUT_TM_LCELLS" "419 " "Implemented 419 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618960349286 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618960349286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618960349298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 20 18:12:29 2021 " "Processing ended: Tue Apr 20 18:12:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618960349298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618960349298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618960349298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618960349298 ""}
