<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Constraint Files</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part73.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part75.htm">Next &gt;</a></p><p class="s7" style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark77">&zwnj;</a>Constraint Files</p><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The design is supplied with a full set of constraint files located under</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="136" height="21" alt="image" src="Image_526.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/constraints</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/constraints</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/constraints</p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">. These files</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">demonstrate how various constraints and directives may be applied to the design. The constraint files and their usage are detailed in the following table.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 37 • Constraint File Details</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:31pt"><td style="width:186pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s20" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">File Name</p></td><td style="width:306pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s20" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Usage</p></td></tr><tr style="height:38pt"><td style="width:186pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="161" height="21" alt="image" src="Image_527.png"/></span></p><p class="s22" style="padding-top: 11pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">ace_constraints.sdc</p></td><td style="width:306pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s23" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Timing constraints used by ACE. More than one SDC file can be included in an ACE project.</p></td></tr><tr style="height:50pt"><td style="width:186pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="127" height="21" alt="image" src="Image_528.png"/></span></p><p class="s22" style="padding-left: 7pt;text-indent: 0pt;text-align: left;">ace_options.tcl</p></td><td style="width:306pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s23" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Controls ACE settings such as implementation options, flow mode, speed grade and reporting of unconstrained paths. Also used to define Synplify Pro options for ACE-driven integrated synthesis flow.</p></td></tr><tr style="height:38pt"><td style="width:186pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="153" height="21" alt="image" src="Image_529.png"/></span></p><p class="s22" style="padding-top: 10pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">ace_placements.pdc <span class="s35">(†)</span></p></td><td style="width:306pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s23" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Fixes locations of elements within the ACE fabric and creation of placement regions.</p></td></tr><tr style="height:38pt"><td style="width:186pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="201" height="21" alt="image" src="Image_530.png"/></span></p><p class="s22" style="padding-top: 11pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">synplify_constraints.fdc</p></td><td style="width:306pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s23" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Synplify FPGA design constraints. Sets attributes such as compile points, or default memory styles.</p></td></tr><tr style="height:44pt"><td style="width:186pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="198" height="21" alt="image" src="Image_531.png"/></span></p><p class="s22" style="padding-left: 7pt;text-indent: 0pt;text-align: left;">synplify_constraints.sdc</p></td><td style="width:306pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="158" height="21" alt="image" src="Image_532.png"/></span></p><p class="s23" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;line-height: 136%;text-align: left;">Synplify timing constraints. Clock and timing constraints. Should match those set in <span class="s22">ace_constraints.sdc </span>.</p></td></tr><tr style="height:50pt"><td style="width:186pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="166" height="21" alt="image" src="Image_533.png"/></span></p><p class="s22" style="padding-left: 7pt;text-indent: 0pt;text-align: left;">synplify_options.tcl</p></td><td style="width:306pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s23" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Controls Synplify options for standalone synthesis flow, such as top module. Creates synthesis specific parameters, generics, and defines.</p></td></tr></table><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:31pt"><td style="width:186pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s20" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">File Name</p></td><td style="width:306pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s20" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">Usage</p></td></tr><tr style="height:76pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="2"><p style="text-indent: 0pt;text-align: left;"><span><img width="645" height="87" alt="image" src="Image_534.png"/></span></p><p class="s24" style="padding-top: 12pt;padding-left: 13pt;text-indent: 0pt;text-align: left;">Table Notes</p><p class="s23" style="padding-top: 6pt;padding-left: 13pt;text-indent: 0pt;text-align: left;">† Pin placements between the fabric and the I/O ring are automatically created by the I/O ring designer, and</p><p class="s23" style="padding-top: 4pt;padding-left: 13pt;text-indent: 0pt;text-align: left;">provided in the <span class="s22">&lt;design_name&gt;_ioring.pdc </span>files.</p></td></tr></table><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part73.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part75.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
