#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Apr  2 22:36:21 2023
# Process ID: 18248
# Current directory: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/multiComponent/memorySys/VHDL/AMDprj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13164 C:\2023\vicilogic\HDLGenTop\HDLGen\User_Projects\multiComponent\memorySys\VHDL\AMDprj\memorySys.xpr
# Log file: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/multiComponent/memorySys/VHDL/AMDprj/vivado.log
# Journal file: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/multiComponent/memorySys/VHDL/AMDprj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/multiComponent/memorySys/VHDL/AMDprj/memorySys.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source memorySys_TB.tcl
open_wave_config {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_4/VHDL/AMDprj/mux21_4_tb_behav.wcfg}
open_wave_config {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_4/VHDL/AMDprj/mux21_4_tb_behav.wcfg}
open_wave_config {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/multiComponent/memorySys/VHDL/AMDprj/memorySys_TB_behav.wcfg}
restart
run 1084 ns
relaunch_sim
run 1084 ns
relaunch_sim
run 1084 ns
restart
run 1084 ns
relaunch_sim
run 1084 ns
restart
run 1404 ns
relaunch_sim
restart
run 1404 ns
relaunch_sim
relaunch_sim
add_bp {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/multiComponent/memorySys/VHDL/testbench/memorySys_TB.vhd} 137
remove_bps -file {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/multiComponent/memorySys/VHDL/testbench/memorySys_TB.vhd} -line 137
relaunch_sim
run 1404 ns
restart
run 1404 ns
restart
run 444 ns
relaunch_sim
run 444 ns
run 444 ns
run 444 ns
run 444 ns
run 444 ns
run 444 ns
restart
run 2844 ns
restart
run 2844 ns
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/multiComponent/memorySys/VHDL/AMDprj/memorySys_TB_behav.wcfg
export_ip_user_files -of_objects  [get_files C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_1/VHDL/model/mux21_1.vhd] -no_script -reset -force -quiet
remove_files  C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_1/VHDL/model/mux21_1.vhd
save_wave_config {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/multiComponent/memorySys/VHDL/AMDprj/memorySys_TB_behav.wcfg}
close_sim
