
---------- Begin Simulation Statistics ----------
final_tick                                 1101485200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 156567                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406828                       # Number of bytes of host memory used
host_op_rate                                   272682                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.36                       # Real time elapsed on the host
host_tick_rate                               82434232                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2092035                       # Number of instructions simulated
sim_ops                                       3643574                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001101                       # Number of seconds simulated
sim_ticks                                  1101485200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               440196                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24337                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            468261                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             240616                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          440196                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           199580                       # Number of indirect misses.
system.cpu.branchPred.lookups                  495345                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11670                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12477                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2398760                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1953094                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24444                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     350159                       # Number of branches committed
system.cpu.commit.bw_lim_events                603811                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             751                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          888293                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2092035                       # Number of instructions committed
system.cpu.commit.committedOps                3643574                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2350230                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.550305                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.723599                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1156330     49.20%     49.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       184304      7.84%     57.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       173329      7.37%     64.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       232456      9.89%     74.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       603811     25.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2350230                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      76554                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9831                       # Number of function calls committed.
system.cpu.commit.int_insts                   3586555                       # Number of committed integer instructions.
system.cpu.commit.loads                        498148                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20484      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2865509     78.65%     79.21% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1965      0.05%     79.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37399      1.03%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2981      0.08%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1232      0.03%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6216      0.17%     80.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11686      0.32%     80.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12638      0.35%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7690      0.21%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1088      0.03%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          478586     13.14%     94.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         164261      4.51%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19562      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12277      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3643574                       # Class of committed instruction
system.cpu.commit.refs                         674686                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2092035                       # Number of Instructions Simulated
system.cpu.committedOps                       3643574                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.316285                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.316285                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8392                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        35262                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50383                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4849                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1021748                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4748931                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   301753                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1155482                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24519                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 88973                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      582102                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2090                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      196065                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           169                       # TLB misses on write requests
system.cpu.fetch.Branches                      495345                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    246510                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2229493                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4730                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2864071                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  118                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           800                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49038                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179883                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             337521                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             252286                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.040076                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2592475                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.938633                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930298                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1229669     47.43%     47.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    75770      2.92%     50.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    60516      2.33%     52.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    77024      2.97%     55.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1149496     44.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2592475                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    124669                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    68326                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    219841600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    219841600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    219841600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    219841200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    219841200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    219841200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8603600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8603200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       567200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       566800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       566400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       566400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4586800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4595600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4788000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4764000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     79279200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     79297600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     79262800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     79250000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1674346000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          161239                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28994                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   380760                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.517093                       # Inst execution rate
system.cpu.iew.exec_refs                       779730                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     196036                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  692594                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                613972                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                952                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               545                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               206573                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4531814                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                583694                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34754                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4177639                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3385                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8472                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24519                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14723                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           630                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39982                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          256                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           90                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115822                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30034                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             90                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20833                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8161                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5839773                       # num instructions consuming a value
system.cpu.iew.wb_count                       4155524                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567851                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3316120                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.509062                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4162686                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6468860                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3586090                       # number of integer regfile writes
system.cpu.ipc                               0.759714                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.759714                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26528      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3297622     78.28%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1996      0.05%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41021      0.97%     79.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4397      0.10%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1270      0.03%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6830      0.16%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15308      0.36%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14363      0.34%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8257      0.20%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2078      0.05%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               568617     13.50%     94.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              185229      4.40%     99.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25356      0.60%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13524      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4212396                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   92729                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              186758                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        89488                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             133222                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4093139                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10848994                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4066036                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5286908                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4530664                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4212396                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1150                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          888229                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18488                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            399                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1319921                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2592475                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.624855                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669273                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1168402     45.07%     45.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              177192      6.83%     51.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              303669     11.71%     63.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              344982     13.31%     76.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              598230     23.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2592475                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.529714                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      246637                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           379                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13168                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4515                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               613972                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              206573                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1577646                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    693                       # number of misc regfile writes
system.cpu.numCycles                          2753714                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  838449                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4980505                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               55                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46962                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   352174                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  18528                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5544                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12207247                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4673742                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6376310                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1185687                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  69086                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24519                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                171460                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1395782                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            159269                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7412416                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20186                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                887                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    207399                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            938                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6278286                       # The number of ROB reads
system.cpu.rob.rob_writes                     9306894                       # The number of ROB writes
system.cpu.timesIdled                            1608                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18549                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          431                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38374                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              432                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          711                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            711                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              105                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9425                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22969                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1101485200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12222                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1342                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8083                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1322                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1322                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12222                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36513                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36513                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36513                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       952704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       952704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  952704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13544                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13544    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13544                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11361381                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29384719                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1101485200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17748                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4117                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23936                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1011                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2079                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2079                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17748                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8376                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49823                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58199                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       184064                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1262336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1446400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10519                       # Total snoops (count)
system.l2bus.snoopTraffic                       86016                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30344                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014698                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120617                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29899     98.53%     98.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                      444      1.46%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30344                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20339598                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19021335                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3454398                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1101485200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1101485200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       242916                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           242916                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       242916                       # number of overall hits
system.cpu.icache.overall_hits::total          242916                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3594                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3594                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3594                       # number of overall misses
system.cpu.icache.overall_misses::total          3594                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    178799199                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    178799199                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    178799199                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    178799199                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       246510                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       246510                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       246510                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       246510                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014580                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014580                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014580                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014580                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49749.359766                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49749.359766                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49749.359766                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49749.359766                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          164                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           41                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          716                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          716                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          716                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          716                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2878                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2878                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2878                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2878                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    142869199                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    142869199                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    142869199                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    142869199                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011675                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011675                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011675                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011675                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49641.834260                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49641.834260                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49641.834260                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49641.834260                       # average overall mshr miss latency
system.cpu.icache.replacements                   2622                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       242916                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          242916                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3594                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3594                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    178799199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    178799199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       246510                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       246510                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014580                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014580                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49749.359766                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49749.359766                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          716                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          716                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2878                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2878                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    142869199                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    142869199                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011675                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011675                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49641.834260                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49641.834260                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1101485200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1101485200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.468828                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              232117                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2622                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.526697                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.468828                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990113                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990113                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            495898                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           495898                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1101485200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1101485200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1101485200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       683134                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           683134                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       683134                       # number of overall hits
system.cpu.dcache.overall_hits::total          683134                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34354                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34354                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34354                       # number of overall misses
system.cpu.dcache.overall_misses::total         34354                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1680948799                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1680948799                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1680948799                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1680948799                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       717488                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       717488                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       717488                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       717488                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047881                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047881                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.047881                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047881                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48930.220615                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48930.220615                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48930.220615                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48930.220615                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30124                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          147                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               786                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.325700                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    73.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1834                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2775                       # number of writebacks
system.cpu.dcache.writebacks::total              2775                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21845                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21845                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21845                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21845                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12509                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12509                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12509                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4440                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16949                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    577380799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    577380799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    577380799                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    249690783                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    827071582                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017434                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017434                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017434                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023623                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46157.230714                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46157.230714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46157.230714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56236.662838                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48797.662517                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15925                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       508684                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          508684                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32241                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32241                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1577334400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1577334400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       540925                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       540925                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059603                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059603                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48923.246798                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48923.246798                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21811                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21811                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10430                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10430                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    476664800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    476664800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019282                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019282                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45701.323106                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45701.323106                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       174450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         174450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103614399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103614399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       176563                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       176563                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011967                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011967                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49036.629910                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49036.629910                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2079                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2079                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100715999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100715999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011775                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011775                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48444.443963                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48444.443963                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4440                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4440                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    249690783                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    249690783                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56236.662838                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56236.662838                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1101485200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1101485200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.673430                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              632222                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15925                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.699969                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   735.411352                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   242.262077                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.718175                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.236584                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954759                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          223                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          801                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          459                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          299                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.217773                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.782227                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1451925                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1451925                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1101485200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             937                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4892                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1017                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6846                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            937                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4892                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1017                       # number of overall hits
system.l2cache.overall_hits::total               6846                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1939                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7617                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3423                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12979                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1939                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7617                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3423                       # number of overall misses
system.l2cache.overall_misses::total            12979                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    131516000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    520986400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    238625618                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    891128018                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    131516000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    520986400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    238625618                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    891128018                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2876                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12509                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4440                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19825                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2876                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12509                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4440                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19825                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.674200                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.608922                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.770946                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.654678                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.674200                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.608922                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.770946                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.654678                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67826.714801                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68397.846921                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69712.421268                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68659.220125                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67826.714801                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68397.846921                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69712.421268                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68659.220125                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    9                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1342                       # number of writebacks
system.l2cache.writebacks::total                 1342                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           14                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           20                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             34                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           14                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           20                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            34                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1939                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7603                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3403                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12945                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1939                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7603                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3403                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          599                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13544                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116004000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    459672000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    210481238                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    786157238                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116004000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    459672000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    210481238                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     36378244                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    822535482                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.674200                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.607802                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.766441                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.652963                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.674200                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.607802                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.766441                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.683178                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59826.714801                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60459.292385                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61851.671466                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60730.570722                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59826.714801                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60459.292385                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61851.671466                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60731.626043                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60730.617395                       # average overall mshr miss latency
system.l2cache.replacements                      9506                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2775                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2775                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2775                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2775                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          351                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          351                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          599                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          599                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     36378244                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     36378244                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60731.626043                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60731.626043                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          754                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              754                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1325                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1325                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     91830400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     91830400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2079                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2079                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.637326                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.637326                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69305.962264                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69305.962264                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1322                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1322                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81114000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81114000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.635883                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.635883                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61357.034796                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61357.034796                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          937                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4138                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1017                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6092                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1939                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6292                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3423                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11654                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    131516000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    429156000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    238625618                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    799297618                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2876                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10430                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4440                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17746                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.674200                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.603260                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.770946                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.656711                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67826.714801                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68206.611570                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69712.421268                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68585.688862                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data           11                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           20                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           31                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1939                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6281                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3403                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11623                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116004000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    378558000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    210481238                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    705043238                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.674200                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.602205                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.766441                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.654964                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59826.714801                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60270.339118                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61851.671466                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60659.316700                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1101485200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1101485200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3719.478049                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26231                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9506                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.759415                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.465517                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   290.516087                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2365.670345                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   899.251046                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   151.575054                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003043                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.070927                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.577556                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.219544                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.037006                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.908076                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1157                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2939                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          117                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1036                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          873                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1987                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.282471                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.717529                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               320498                       # Number of tag accesses
system.l2cache.tags.data_accesses              320498                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1101485200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          124096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          486592                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       217792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        38336                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              866816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       124096                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         124096                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85888                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85888                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1939                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7603                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3403                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          599                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13544                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1342                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1342                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          112662431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          441759907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    197725762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     34803917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              786952017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     112662431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         112662431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        77974720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              77974720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        77974720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         112662431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         441759907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    197725762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     34803917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             864926737                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1105679600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               50858503                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406828                       # Number of bytes of host memory used
host_op_rate                                 88453681                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.04                       # Real time elapsed on the host
host_tick_rate                              101605005                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2094644                       # Number of instructions simulated
sim_ops                                       3650178                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000004                       # Number of seconds simulated
sim_ticks                                     4194400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2003                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               255                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1894                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                838                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2003                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1165                       # Number of indirect misses.
system.cpu.branchPred.lookups                    2236                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      47                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          178                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      5205                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     2744                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               255                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        774                       # Number of branches committed
system.cpu.commit.bw_lim_events                   746                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            6094                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 2609                       # Number of instructions committed
system.cpu.commit.committedOps                   6604                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         7177                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.920162                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.341560                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         4160     57.96%     57.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1291     17.99%     75.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          611      8.51%     84.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          369      5.14%     89.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          746     10.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         7177                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        422                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   24                       # Number of function calls committed.
system.cpu.commit.int_insts                      6168                       # Number of committed integer instructions.
system.cpu.commit.loads                           710                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          273      4.13%      4.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             4015     60.80%     64.93% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     64.93% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1069     16.19%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             20      0.30%     81.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.48%     81.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.39%     82.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              41      0.62%     82.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.79%     83.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.39%     84.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            29      0.44%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             588      8.90%     93.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            239      3.62%     97.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      1.85%     98.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      1.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              6604                       # Class of committed instruction
system.cpu.commit.refs                           1021                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        2609                       # Number of Instructions Simulated
system.cpu.committedOps                          6604                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.019164                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.019164                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            9                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           29                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           48                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  3467                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  15148                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     1206                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      3560                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    255                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   386                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1056                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         396                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        2236                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       922                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          7178                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    55                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                           7285                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     510                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.213237                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               1441                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                885                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.694736                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples               8874                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.051837                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.918377                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     3892     43.86%     43.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      318      3.58%     47.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      217      2.45%     49.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      332      3.74%     53.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     4115     46.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                 8874                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       871                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      552                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)       429200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)       428800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)       428800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)       429200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)       429200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)       429200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       243200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       243200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        33600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        32800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        33200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        33600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       151600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       153600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       152000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       149600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        3835600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1612                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  339                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1024                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.926378                       # Inst execution rate
system.cpu.iew.exec_refs                         1447                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        396                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2629                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  1206                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  477                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               12698                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1051                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               253                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                  9714                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    255                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    10                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               36                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          496                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          167                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              1                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          275                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             64                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     14279                       # num instructions consuming a value
system.cpu.iew.wb_count                          9561                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.488480                       # average fanout of values written-back
system.cpu.iew.wb_producers                      6975                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.911787                       # insts written-back per cycle
system.cpu.iew.wb_sent                           9627                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    16345                       # number of integer regfile reads
system.cpu.int_regfile_writes                    9881                       # number of integer regfile writes
system.cpu.ipc                               0.248808                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.248808                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               378      3.79%      3.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  6437     64.58%     68.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     68.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1216     12.20%     80.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  55      0.55%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.32%     81.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   34      0.34%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  104      1.04%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   91      0.91%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  34      0.34%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 70      0.70%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                  850      8.53%     93.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 336      3.37%     96.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             256      2.57%     99.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             74      0.74%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   9967                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     754                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1518                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          680                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1538                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                   8835                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              27403                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses         8881                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             17255                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      12677                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                      9967                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            6094                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               113                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        11515                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples          8874                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.123169                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.482927                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                4876     54.95%     54.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1238     13.95%     68.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 743      8.37%     77.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 825      9.30%     86.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1192     13.43%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total            8874                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.950505                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         922                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                18                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               10                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 1206                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 477                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    3209                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            10486                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    2793                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                  9585                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     97                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     1469                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     36                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     4                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 41011                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  14278                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               21008                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      3561                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    101                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    255                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   402                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    11422                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1509                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            26735                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            394                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 33                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       866                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        19129                       # The number of ROB reads
system.cpu.rob.rob_writes                       27104                       # The number of ROB writes
system.cpu.timesIdled                              17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           67                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            134                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                4                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           33                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            69                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      4194400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 36                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               29                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            36                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                36                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      36    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  36                       # Request fanout histogram
system.membus.reqLayer2.occupancy               34003                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy              77897                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      4194400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  67                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            15                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                88                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             67                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           84                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     201                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                36                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                103                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.038835                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.194146                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       99     96.12%     96.12% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      3.88%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  103                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               46800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                63994                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               33600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.8                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         4194400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      4194400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          891                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              891                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          891                       # number of overall hits
system.cpu.icache.overall_hits::total             891                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           31                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             31                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           31                       # number of overall misses
system.cpu.icache.overall_misses::total            31                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1692000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1692000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1692000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1692000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          922                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          922                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          922                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          922                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.033623                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.033623                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.033623                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.033623                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 54580.645161                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54580.645161                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 54580.645161                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54580.645161                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           28                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1449200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1449200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1449200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1449200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.030369                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.030369                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.030369                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.030369                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51757.142857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51757.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51757.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51757.142857                       # average overall mshr miss latency
system.cpu.icache.replacements                     28                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          891                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             891                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           31                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            31                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1692000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1692000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          922                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          922                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.033623                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.033623                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 54580.645161                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54580.645161                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1449200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1449200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.030369                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.030369                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51757.142857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51757.142857                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      4194400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      4194400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 575                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                28                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.535714                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              1872                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             1872                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      4194400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      4194400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      4194400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         1243                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1243                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         1243                       # number of overall hits
system.cpu.dcache.overall_hits::total            1243                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           85                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             85                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           85                       # number of overall misses
system.cpu.dcache.overall_misses::total            85                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3529600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3529600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3529600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3529600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         1328                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1328                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         1328                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1328                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.064006                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064006                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.064006                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064006                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41524.705882                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41524.705882                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41524.705882                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41524.705882                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 5                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           52                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           52                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           33                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           33                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            6                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1342800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1342800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1342800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       168792                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1511592                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024849                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024849                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024849                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029367                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40690.909091                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40690.909091                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40690.909091                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        28132                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38758.769231                       # average overall mshr miss latency
system.cpu.dcache.replacements                     39                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          932                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             932                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           85                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            85                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3529600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3529600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1017                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1017                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.083579                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.083579                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41524.705882                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41524.705882                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           52                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           33                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1342800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1342800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032448                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032448                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40690.909091                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40690.909091                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          311                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          311                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            6                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            6                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       168792                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       168792                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        28132                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total        28132                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      4194400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      4194400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2124                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                39                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             54.461538                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   803.072192                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   220.927808                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.784250                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.215750                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          220                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          804                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          420                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.214844                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              2695                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             2695                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      4194400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               9                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              18                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  31                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              9                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             18                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            4                       # number of overall hits
system.l2cache.overall_hits::total                 31                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            19                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            15                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                36                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           19                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           15                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            2                       # number of overall misses
system.l2cache.overall_misses::total               36                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1340000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1151600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       130797                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2622397                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1340000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1151600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       130797                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2622397                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           33                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            6                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              67                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           33                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            6                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             67                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.678571                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.454545                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.537313                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.678571                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.454545                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.537313                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 70526.315789                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 76773.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 65398.500000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 72844.361111                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 70526.315789                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 76773.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 65398.500000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 72844.361111                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           19                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           15                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           19                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           15                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1188000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1031600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       114797                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2334397                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1188000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1031600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       114797                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2334397                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.678571                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.454545                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.537313                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.678571                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.454545                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.537313                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 62526.315789                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 68773.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57398.500000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 64844.361111                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 62526.315789                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 68773.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57398.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 64844.361111                       # average overall mshr miss latency
system.l2cache.replacements                        36                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           18                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           31                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           19                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           36                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1340000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1151600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       130797                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2622397                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           33                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           67                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.678571                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.454545                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.537313                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 70526.315789                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 76773.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 65398.500000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 72844.361111                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           19                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           15                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           36                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1188000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1031600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       114797                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2334397                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.678571                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.454545                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.537313                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 62526.315789                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68773.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57398.500000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 64844.361111                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      4194400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      4194400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                     91                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   36                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.527778                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    35.543010                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1039.700174                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1869.174041                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1010.582776                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          141                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008677                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.253833                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.456341                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.246724                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034424                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1148                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2948                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          113                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1029                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          844                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1987                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.280273                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.719727                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1108                       # Number of tag accesses
system.l2cache.tags.data_accesses                1108                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      4194400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               19                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               15                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   36                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          289910357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          228876597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     30516880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              549303834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     289910357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         289910357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        61033759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              61033759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        61033759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         289910357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         228876597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     30516880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             610337593                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1136069200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                7009819                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412972                       # Number of bytes of host memory used
host_op_rate                                 12233085                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.30                       # Real time elapsed on the host
host_tick_rate                              100585635                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2117248                       # Number of instructions simulated
sim_ops                                       3695759                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000030                       # Number of seconds simulated
sim_ticks                                    30389600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 8084                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1058                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7657                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2486                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8084                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5598                       # Number of indirect misses.
system.cpu.branchPred.lookups                    8741                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     405                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          870                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     28671                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    19221                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1084                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4314                       # Number of branches committed
system.cpu.commit.bw_lim_events                  7011                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             173                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           23062                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                22604                       # Number of instructions committed
system.cpu.commit.committedOps                  45581                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        46100                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.988742                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.514166                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        29563     64.13%     64.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         4027      8.74%     72.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2987      6.48%     79.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2512      5.45%     84.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         7011     15.21%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        46100                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       3427                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  254                       # Number of function calls committed.
system.cpu.commit.int_insts                     44121                       # Number of committed integer instructions.
system.cpu.commit.loads                          7059                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          426      0.93%      0.93% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            32483     71.26%     72.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              12      0.03%     72.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              310      0.68%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            188      0.41%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            304      0.67%     73.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     73.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     73.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             150      0.33%     74.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             245      0.54%     74.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             332      0.73%     75.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            230      0.50%     76.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           158      0.35%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            6001     13.17%     89.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2960      6.49%     96.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1058      2.32%     98.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          724      1.59%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             45581                       # Class of committed instruction
system.cpu.commit.refs                          10743                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       22604                       # Number of Instructions Simulated
system.cpu.committedOps                         45581                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.361087                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.361087                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           87                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          222                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          390                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            26                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 20694                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  77188                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    10791                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     18486                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1092                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1640                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        9190                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            99                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4658                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                        8741                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4794                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         38787                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   342                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          42048                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           162                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2184                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.115053                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12628                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2891                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.553452                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              52703                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.621426                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.904989                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    29568     56.10%     56.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1136      2.16%     58.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1219      2.31%     60.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1240      2.35%     62.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    19540     37.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                52703                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      4879                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3041                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2900800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2901200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2901200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2900800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2900800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2900800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        77200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        76800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        64000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        64000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        64000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        64000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       164000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       164800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       162800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       164000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1434400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1430400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1434800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1436800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       24207600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23271                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1338                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     5278                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.786953                       # Inst execution rate
system.cpu.iew.exec_refs                        13837                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4654                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   12134                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 10268                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                248                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                26                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 5225                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               68633                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  9183                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1583                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 59788                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     48                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   252                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1092                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   339                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              465                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3211                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1541                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              9                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1160                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            178                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     69078                       # num instructions consuming a value
system.cpu.iew.wb_count                         59036                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.601523                       # average fanout of values written-back
system.cpu.iew.wb_producers                     41552                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.777055                       # insts written-back per cycle
system.cpu.iew.wb_sent                          59347                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    86902                       # number of integer regfile reads
system.cpu.int_regfile_writes                   46377                       # number of integer regfile writes
system.cpu.ipc                               0.297523                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.297523                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               852      1.39%      1.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 43512     70.90%     72.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   13      0.02%     72.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   372      0.61%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 324      0.53%     73.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 316      0.51%     73.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  187      0.30%     74.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  439      0.72%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  460      0.75%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 261      0.43%     76.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                292      0.48%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 8116     13.23%     89.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4027      6.56%     96.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1398      2.28%     98.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            799      1.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  61368                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    4526                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                9093                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         4326                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               6931                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  55990                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             166765                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        54710                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             84772                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      68280                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     61368                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 353                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           23062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               416                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            180                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        29927                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         52703                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.164412                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.567734                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               30855     58.55%     58.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                4116      7.81%     66.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                4446      8.44%     74.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4784      9.08%     83.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8502     16.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           52703                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.807750                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4822                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            61                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               238                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              208                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                10268                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                5225                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   25492                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    171                       # number of misc regfile writes
system.cpu.numCycles                            75974                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   14046                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 54287                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    599                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    11886                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    587                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    41                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                187934                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  74240                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               86630                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     18921                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1949                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1092                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3490                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    32367                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              6800                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           110072                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3268                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                194                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3236                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            211                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       107732                       # The number of ROB reads
system.cpu.rob.rob_writes                      143942                       # The number of ROB writes
system.cpu.timesIdled                             245                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          739                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           44                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1477                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               44                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          407                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           837                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     30389600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                424                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           26                       # Transaction distribution
system.membus.trans_dist::CleanEvict              381                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           424                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        29184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        29184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   29184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               430                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     430    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 430                       # Request fanout histogram
system.membus.reqLayer2.occupancy              376451                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             927849                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     30389600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 726                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           116                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1063                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 12                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                12                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            727                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1201                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1014                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2215                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        25600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        27392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    52992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               441                       # Total snoops (count)
system.l2bus.snoopTraffic                        1664                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1180                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.038983                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.193637                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1134     96.10%     96.10% # Request fanout histogram
system.l2bus.snoop_fanout::1                       46      3.90%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1180                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              405600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               685133                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              480000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        30389600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     30389600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         4294                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4294                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4294                       # number of overall hits
system.cpu.icache.overall_hits::total            4294                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          500                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            500                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          500                       # number of overall misses
system.cpu.icache.overall_misses::total           500                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23302400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23302400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23302400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23302400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4794                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4794                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4794                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4794                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.104297                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.104297                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.104297                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.104297                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46604.800000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46604.800000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46604.800000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46604.800000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           99                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           99                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           99                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           99                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          401                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          401                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18188400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18188400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18188400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18188400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.083646                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.083646                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.083646                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.083646                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 45357.605985                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45357.605985                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 45357.605985                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45357.605985                       # average overall mshr miss latency
system.cpu.icache.replacements                    400                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4294                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4294                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          500                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           500                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23302400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23302400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4794                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4794                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.104297                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.104297                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46604.800000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46604.800000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           99                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           99                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          401                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18188400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18188400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.083646                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.083646                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 45357.605985                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45357.605985                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30389600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     30389600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               18715                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               656                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             28.528963                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9988                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9988                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     30389600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     30389600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     30389600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        11819                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            11819                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        11819                       # number of overall hits
system.cpu.dcache.overall_hits::total           11819                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          560                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            560                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          560                       # number of overall misses
system.cpu.dcache.overall_misses::total           560                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     23809200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     23809200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     23809200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     23809200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        12379                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        12379                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        12379                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        12379                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.045238                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045238                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.045238                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045238                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42516.428571                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42516.428571                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42516.428571                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42516.428571                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          432                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.714286                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                26                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           90                       # number of writebacks
system.cpu.dcache.writebacks::total                90                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          288                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          288                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          288                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          288                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          272                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          272                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          272                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           66                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          338                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     10550000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10550000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     10550000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3967130                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14517130                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021973                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021973                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021973                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027304                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38786.764706                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38786.764706                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38786.764706                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60108.030303                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42950.088757                       # average overall mshr miss latency
system.cpu.dcache.replacements                    338                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         8143                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            8143                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          548                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           548                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23288000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23288000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         8691                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         8691                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.063054                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063054                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42496.350365                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42496.350365                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          288                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          288                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          260                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          260                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10038400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10038400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029916                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029916                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38609.230769                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38609.230769                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3676                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3676                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       521200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       521200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3688                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3688                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 43433.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43433.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           12                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       511600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       511600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003254                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003254                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42633.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42633.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           66                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           66                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3967130                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3967130                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60108.030303                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 60108.030303                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30389600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     30389600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               79176                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1362                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             58.132159                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   818.122806                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   205.877194                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.798948                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.201052                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          187                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          837                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          426                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.182617                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.817383                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             25096                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            25096                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     30389600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             158                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             137                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           13                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 308                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            158                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            137                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           13                       # number of overall hits
system.l2cache.overall_hits::total                308                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           243                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           135                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           53                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               431                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          243                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          135                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           53                       # number of overall misses
system.l2cache.overall_misses::total              431                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16379600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      9062000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3819948                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     29261548                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16379600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      9062000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3819948                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     29261548                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          401                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          272                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           66                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             739                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          401                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          272                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           66                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            739                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.605985                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.496324                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.803030                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.583221                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.605985                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.496324                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.803030                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.583221                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67405.761317                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67125.925926                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 72074.490566                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67892.222738                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67405.761317                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67125.925926                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 72074.490566                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67892.222738                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             26                       # number of writebacks
system.l2cache.writebacks::total                   26                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          243                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          135                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           53                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          431                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          243                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          135                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           53                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          431                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14443600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7982000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3395948                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     25821548                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14443600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7982000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3395948                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     25821548                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.605985                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.496324                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.803030                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.583221                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.605985                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.496324                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.803030                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.583221                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59438.683128                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59125.925926                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64074.490566                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59910.784223                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59438.683128                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59125.925926                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64074.490566                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59910.784223                       # average overall mshr miss latency
system.l2cache.replacements                       441                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           90                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           90                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           90                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           90                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            6                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                6                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            6                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              6                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       446800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       446800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.500000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 74466.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 74466.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       398800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       398800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 66466.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 66466.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          158                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          131                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          302                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          243                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          129                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           53                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          425                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16379600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8615200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3819948                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     28814748                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          401                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          260                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           66                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          727                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.605985                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.496154                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.803030                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.584594                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67405.761317                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66784.496124                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 72074.490566                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67799.407059                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          243                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          129                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           53                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          425                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14443600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7583200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3395948                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     25422748                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.605985                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.496154                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.803030                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.584594                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59438.683128                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58784.496124                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64074.490566                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59818.230588                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30389600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     30389600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13852                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4537                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.053119                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.528457                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1125.628390                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1822.944335                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   970.725707                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   136.173112                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009895                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.274812                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.445055                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.236994                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033245                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1043                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3053                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          125                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          908                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          851                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1991                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.254639                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.745361                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12249                       # Number of tag accesses
system.l2cache.tags.data_accesses               12249                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     30389600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15488                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            8640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3392                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               27520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15488                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15488                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1664                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1664                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              242                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              135                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           53                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  430                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            26                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  26                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          509648037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          284307790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    111617132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              905572959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     509648037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         509648037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        54755574                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              54755574                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        54755574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         509648037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         284307790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    111617132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             960328533                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
