--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Aug 13 20:23:43 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     behave1p_mem
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            50 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.594ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             array[255]__i2036  (from clk_c +)
   Destination:    FD1P3AX    D              array[255]__i2036  (to clk_c +)

   Delay:                   2.273ns  (34.1% logic, 65.9% route), 2 logic levels.

 Constraint Details:

      2.273ns data_path array[255]__i2036 to array[255]__i2036 meets
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 2.594ns

 Path Details: array[255]__i2036 to array[255]__i2036

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              array[255]__i2036 (from clk_c)
Route         2   e 0.838                                  array[1][3]
LUT4        ---     0.408              C to Z              mux_258_i4_3_lut_4_lut
Route         1   e 0.660                                  array_0__7__N_2065[3]
                  --------
                    2.273  (34.1% logic, 65.9% route), 2 logic levels.


Passed:  The following path meets requirements by 2.594ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             array[255]__i2028  (from clk_c +)
   Destination:    FD1P3AX    D              array[255]__i2028  (to clk_c +)

   Delay:                   2.273ns  (34.1% logic, 65.9% route), 2 logic levels.

 Constraint Details:

      2.273ns data_path array[255]__i2028 to array[255]__i2028 meets
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 2.594ns

 Path Details: array[255]__i2028 to array[255]__i2028

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              array[255]__i2028 (from clk_c)
Route         2   e 0.838                                  array[2][3]
LUT4        ---     0.408              C to Z              mux_257_i4_3_lut_4_lut
Route         1   e 0.660                                  array_0__7__N_2073[3]
                  --------
                    2.273  (34.1% logic, 65.9% route), 2 logic levels.


Passed:  The following path meets requirements by 2.594ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             array[255]__i1961  (from clk_c +)
   Destination:    FD1P3AX    D              array[255]__i1961  (to clk_c +)

   Delay:                   2.273ns  (34.1% logic, 65.9% route), 2 logic levels.

 Constraint Details:

      2.273ns data_path array[255]__i1961 to array[255]__i1961 meets
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 2.594ns

 Path Details: array[255]__i1961 to array[255]__i1961

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              array[255]__i1961 (from clk_c)
Route         2   e 0.838                                  array[10][0]
LUT4        ---     0.408              C to Z              mux_249_i1_3_lut_4_lut
Route         1   e 0.660                                  array_0__7__N_2137[0]
                  --------
                    2.273  (34.1% logic, 65.9% route), 2 logic levels.

Report: 2.406 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     2.406 ns|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  2048 paths, 4097 nets, and 6153 connections (29.8% coverage)


Peak memory: 98639872 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
