|DUT
clk => Fetch:fetch_inst.clk
clk => Decoder:decode_inst.clk
clk => RegisterRead:register_read_inst.clk
clk => EXstage:exe_inst.clk
clk => MemoryAccess:memory_access_inst.clk
clk => Write_Back:write_back_inst.clk
clk => Controller:controller_datapath.clk
reset => Controller:controller_datapath.reset


|DUT|Fetch:fetch_inst
fetch_en => Register16:IF_ID1.en
fetch_en => Register16:IF_ID3.en
fetch_en => PC_new[0]~reg0.ENA
fetch_en => PC_new[1]~reg0.ENA
fetch_en => PC_new[2]~reg0.ENA
fetch_en => PC_new[3]~reg0.ENA
fetch_en => PC_new[4]~reg0.ENA
fetch_en => PC_new[5]~reg0.ENA
fetch_en => PC_new[6]~reg0.ENA
fetch_en => PC_new[7]~reg0.ENA
fetch_en => PC_new[8]~reg0.ENA
fetch_en => PC_new[9]~reg0.ENA
fetch_en => PC_new[10]~reg0.ENA
fetch_en => PC_new[11]~reg0.ENA
fetch_en => PC_new[12]~reg0.ENA
fetch_en => PC_new[13]~reg0.ENA
fetch_en => PC_new[14]~reg0.ENA
fetch_en => PC_new[15]~reg0.ENA
clk => Register16:IF_ID1.clk
clk => Register16:IF_ID3.clk
clk => PC_new[0]~reg0.CLK
clk => PC_new[1]~reg0.CLK
clk => PC_new[2]~reg0.CLK
clk => PC_new[3]~reg0.CLK
clk => PC_new[4]~reg0.CLK
clk => PC_new[5]~reg0.CLK
clk => PC_new[6]~reg0.CLK
clk => PC_new[7]~reg0.CLK
clk => PC_new[8]~reg0.CLK
clk => PC_new[9]~reg0.CLK
clk => PC_new[10]~reg0.CLK
clk => PC_new[11]~reg0.CLK
clk => PC_new[12]~reg0.CLK
clk => PC_new[13]~reg0.CLK
clk => PC_new[14]~reg0.CLK
clk => PC_new[15]~reg0.CLK
PC[0] => ROM:rom1.rom_addr[0]
PC[0] => Plus1Adder:plus2.A[0]
PC[0] => Register16:IF_ID3.d[0]
PC[1] => ROM:rom1.rom_addr[1]
PC[1] => Plus1Adder:plus2.A[1]
PC[1] => Register16:IF_ID3.d[1]
PC[2] => ROM:rom1.rom_addr[2]
PC[2] => Plus1Adder:plus2.A[2]
PC[2] => Register16:IF_ID3.d[2]
PC[3] => ROM:rom1.rom_addr[3]
PC[3] => Plus1Adder:plus2.A[3]
PC[3] => Register16:IF_ID3.d[3]
PC[4] => ROM:rom1.rom_addr[4]
PC[4] => Plus1Adder:plus2.A[4]
PC[4] => Register16:IF_ID3.d[4]
PC[5] => ROM:rom1.rom_addr[5]
PC[5] => Plus1Adder:plus2.A[5]
PC[5] => Register16:IF_ID3.d[5]
PC[6] => ROM:rom1.rom_addr[6]
PC[6] => Plus1Adder:plus2.A[6]
PC[6] => Register16:IF_ID3.d[6]
PC[7] => ROM:rom1.rom_addr[7]
PC[7] => Plus1Adder:plus2.A[7]
PC[7] => Register16:IF_ID3.d[7]
PC[8] => ROM:rom1.rom_addr[8]
PC[8] => Plus1Adder:plus2.A[8]
PC[8] => Register16:IF_ID3.d[8]
PC[9] => ROM:rom1.rom_addr[9]
PC[9] => Plus1Adder:plus2.A[9]
PC[9] => Register16:IF_ID3.d[9]
PC[10] => ROM:rom1.rom_addr[10]
PC[10] => Plus1Adder:plus2.A[10]
PC[10] => Register16:IF_ID3.d[10]
PC[11] => ROM:rom1.rom_addr[11]
PC[11] => Plus1Adder:plus2.A[11]
PC[11] => Register16:IF_ID3.d[11]
PC[12] => ROM:rom1.rom_addr[12]
PC[12] => Plus1Adder:plus2.A[12]
PC[12] => Register16:IF_ID3.d[12]
PC[13] => ROM:rom1.rom_addr[13]
PC[13] => Plus1Adder:plus2.A[13]
PC[13] => Register16:IF_ID3.d[13]
PC[14] => ROM:rom1.rom_addr[14]
PC[14] => Plus1Adder:plus2.A[14]
PC[14] => Register16:IF_ID3.d[14]
PC[15] => ROM:rom1.rom_addr[15]
PC[15] => Plus1Adder:plus2.A[15]
PC[15] => Register16:IF_ID3.d[15]
instruction[0] <= Register16:IF_ID1.o[0]
instruction[1] <= Register16:IF_ID1.o[1]
instruction[2] <= Register16:IF_ID1.o[2]
instruction[3] <= Register16:IF_ID1.o[3]
instruction[4] <= Register16:IF_ID1.o[4]
instruction[5] <= Register16:IF_ID1.o[5]
instruction[6] <= Register16:IF_ID1.o[6]
instruction[7] <= Register16:IF_ID1.o[7]
instruction[8] <= Register16:IF_ID1.o[8]
instruction[9] <= Register16:IF_ID1.o[9]
instruction[10] <= Register16:IF_ID1.o[10]
instruction[11] <= Register16:IF_ID1.o[11]
instruction[12] <= Register16:IF_ID1.o[12]
instruction[13] <= Register16:IF_ID1.o[13]
instruction[14] <= Register16:IF_ID1.o[14]
instruction[15] <= Register16:IF_ID1.o[15]
PC_new[0] <= PC_new[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[1] <= PC_new[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[2] <= PC_new[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[3] <= PC_new[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[4] <= PC_new[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[5] <= PC_new[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[6] <= PC_new[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[7] <= PC_new[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[8] <= PC_new[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[9] <= PC_new[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[10] <= PC_new[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[11] <= PC_new[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[12] <= PC_new[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[13] <= PC_new[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[14] <= PC_new[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[15] <= PC_new[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_old[0] <= Register16:IF_ID3.o[0]
PC_old[1] <= Register16:IF_ID3.o[1]
PC_old[2] <= Register16:IF_ID3.o[2]
PC_old[3] <= Register16:IF_ID3.o[3]
PC_old[4] <= Register16:IF_ID3.o[4]
PC_old[5] <= Register16:IF_ID3.o[5]
PC_old[6] <= Register16:IF_ID3.o[6]
PC_old[7] <= Register16:IF_ID3.o[7]
PC_old[8] <= Register16:IF_ID3.o[8]
PC_old[9] <= Register16:IF_ID3.o[9]
PC_old[10] <= Register16:IF_ID3.o[10]
PC_old[11] <= Register16:IF_ID3.o[11]
PC_old[12] <= Register16:IF_ID3.o[12]
PC_old[13] <= Register16:IF_ID3.o[13]
PC_old[14] <= Register16:IF_ID3.o[14]
PC_old[15] <= Register16:IF_ID3.o[15]


|DUT|Fetch:fetch_inst|ROM:rom1
rom_addr[0] => Memory.RADDR
rom_addr[1] => Memory.RADDR1
rom_addr[2] => Memory.RADDR2
rom_addr[3] => Memory.RADDR3
rom_addr[4] => Memory.RADDR4
rom_addr[5] => Memory.RADDR5
rom_addr[6] => Memory.RADDR6
rom_addr[7] => Memory.RADDR7
rom_addr[8] => Memory.RADDR8
rom_addr[9] => Memory.RADDR9
rom_addr[10] => Memory.RADDR10
rom_addr[11] => Memory.RADDR11
rom_addr[12] => Memory.RADDR12
rom_addr[13] => Memory.RADDR13
rom_addr[14] => Memory.RADDR14
rom_addr[15] => Memory.RADDR15
rom_dataout[0] <= Memory.DATAOUT
rom_dataout[1] <= Memory.DATAOUT1
rom_dataout[2] <= Memory.DATAOUT2
rom_dataout[3] <= Memory.DATAOUT3
rom_dataout[4] <= Memory.DATAOUT4
rom_dataout[5] <= Memory.DATAOUT5
rom_dataout[6] <= Memory.DATAOUT6
rom_dataout[7] <= Memory.DATAOUT7
rom_dataout[8] <= Memory.DATAOUT8
rom_dataout[9] <= Memory.DATAOUT9
rom_dataout[10] <= Memory.DATAOUT10
rom_dataout[11] <= Memory.DATAOUT11
rom_dataout[12] <= Memory.DATAOUT12
rom_dataout[13] <= Memory.DATAOUT13
rom_dataout[14] <= Memory.DATAOUT14
rom_dataout[15] <= Memory.DATAOUT15


|DUT|Fetch:fetch_inst|Plus1Adder:plus2
A[0] => S.DATAA
A[0] => FULL_ADDER:f0.A
A[1] => S.DATAA
A[1] => FULL_ADDER:f1.A
A[2] => S.DATAA
A[2] => FULL_ADDER:f2.A
A[3] => S.DATAA
A[3] => FULL_ADDER:f3.A
A[4] => S.DATAA
A[4] => FULL_ADDER:f4.A
A[5] => S.DATAA
A[5] => FULL_ADDER:f5.A
A[6] => S.DATAA
A[6] => FULL_ADDER:f6.A
A[7] => S.DATAA
A[7] => FULL_ADDER:f7.A
A[8] => S.DATAA
A[8] => FULL_ADDER:f8.A
A[9] => S.DATAA
A[9] => FULL_ADDER:f9.A
A[10] => S.DATAA
A[10] => FULL_ADDER:f10.A
A[11] => S.DATAA
A[11] => FULL_ADDER:f11.A
A[12] => S.DATAA
A[12] => FULL_ADDER:f12.A
A[13] => S.DATAA
A[13] => FULL_ADDER:f13.A
A[14] => S.DATAA
A[14] => FULL_ADDER:f14.A
A[15] => S.DATAA
A[15] => FULL_ADDER:f15.A
PC_inc_en => S.OUTPUTSELECT
PC_inc_en => S.OUTPUTSELECT
PC_inc_en => S.OUTPUTSELECT
PC_inc_en => S.OUTPUTSELECT
PC_inc_en => S.OUTPUTSELECT
PC_inc_en => S.OUTPUTSELECT
PC_inc_en => S.OUTPUTSELECT
PC_inc_en => S.OUTPUTSELECT
PC_inc_en => S.OUTPUTSELECT
PC_inc_en => S.OUTPUTSELECT
PC_inc_en => S.OUTPUTSELECT
PC_inc_en => S.OUTPUTSELECT
PC_inc_en => S.OUTPUTSELECT
PC_inc_en => S.OUTPUTSELECT
PC_inc_en => S.OUTPUTSELECT
PC_inc_en => S.OUTPUTSELECT
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= S.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f0
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f0|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f0|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f1
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f1|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f1|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f2
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f2|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f2|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f3
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f3|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f3|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f4
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f4|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f4|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f5
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f5|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f5|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f6
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f6|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f6|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f7
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f7|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f7|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f8
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f8|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f8|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f9
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f9|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f9|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f10
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f10|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f10|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f11
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f11|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f11|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f12
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f12|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f12|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f13
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f13|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f13|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f14
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f14|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f14|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f15
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f15|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Plus1Adder:plus2|FULL_ADDER:f15|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Register16:IF_ID1
d[0] => in_d[0].DATAIN
d[1] => in_d[1].DATAIN
d[2] => in_d[2].DATAIN
d[3] => in_d[3].DATAIN
d[4] => in_d[4].DATAIN
d[5] => in_d[5].DATAIN
d[6] => in_d[6].DATAIN
d[7] => in_d[7].DATAIN
d[8] => in_d[8].DATAIN
d[9] => in_d[9].DATAIN
d[10] => in_d[10].DATAIN
d[11] => in_d[11].DATAIN
d[12] => in_d[12].DATAIN
d[13] => in_d[13].DATAIN
d[14] => in_d[14].DATAIN
d[15] => in_d[15].DATAIN
clk => o[0]~reg0.CLK
clk => o[1]~reg0.CLK
clk => o[2]~reg0.CLK
clk => o[3]~reg0.CLK
clk => o[4]~reg0.CLK
clk => o[5]~reg0.CLK
clk => o[6]~reg0.CLK
clk => o[7]~reg0.CLK
clk => o[8]~reg0.CLK
clk => o[9]~reg0.CLK
clk => o[10]~reg0.CLK
clk => o[11]~reg0.CLK
clk => o[12]~reg0.CLK
clk => o[13]~reg0.CLK
clk => o[14]~reg0.CLK
clk => o[15]~reg0.CLK
clk => in_d[0].CLK
clk => in_d[1].CLK
clk => in_d[2].CLK
clk => in_d[3].CLK
clk => in_d[4].CLK
clk => in_d[5].CLK
clk => in_d[6].CLK
clk => in_d[7].CLK
clk => in_d[8].CLK
clk => in_d[9].CLK
clk => in_d[10].CLK
clk => in_d[11].CLK
clk => in_d[12].CLK
clk => in_d[13].CLK
clk => in_d[14].CLK
clk => in_d[15].CLK
en => o[0]~reg0.ENA
en => o[1]~reg0.ENA
en => o[2]~reg0.ENA
en => o[3]~reg0.ENA
en => o[4]~reg0.ENA
en => o[5]~reg0.ENA
en => o[6]~reg0.ENA
en => o[7]~reg0.ENA
en => o[8]~reg0.ENA
en => o[9]~reg0.ENA
en => o[10]~reg0.ENA
en => o[11]~reg0.ENA
en => o[12]~reg0.ENA
en => o[13]~reg0.ENA
en => o[14]~reg0.ENA
en => o[15]~reg0.ENA
o[0] <= o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Fetch:fetch_inst|Register16:IF_ID3
d[0] => in_d[0].DATAIN
d[1] => in_d[1].DATAIN
d[2] => in_d[2].DATAIN
d[3] => in_d[3].DATAIN
d[4] => in_d[4].DATAIN
d[5] => in_d[5].DATAIN
d[6] => in_d[6].DATAIN
d[7] => in_d[7].DATAIN
d[8] => in_d[8].DATAIN
d[9] => in_d[9].DATAIN
d[10] => in_d[10].DATAIN
d[11] => in_d[11].DATAIN
d[12] => in_d[12].DATAIN
d[13] => in_d[13].DATAIN
d[14] => in_d[14].DATAIN
d[15] => in_d[15].DATAIN
clk => o[0]~reg0.CLK
clk => o[1]~reg0.CLK
clk => o[2]~reg0.CLK
clk => o[3]~reg0.CLK
clk => o[4]~reg0.CLK
clk => o[5]~reg0.CLK
clk => o[6]~reg0.CLK
clk => o[7]~reg0.CLK
clk => o[8]~reg0.CLK
clk => o[9]~reg0.CLK
clk => o[10]~reg0.CLK
clk => o[11]~reg0.CLK
clk => o[12]~reg0.CLK
clk => o[13]~reg0.CLK
clk => o[14]~reg0.CLK
clk => o[15]~reg0.CLK
clk => in_d[0].CLK
clk => in_d[1].CLK
clk => in_d[2].CLK
clk => in_d[3].CLK
clk => in_d[4].CLK
clk => in_d[5].CLK
clk => in_d[6].CLK
clk => in_d[7].CLK
clk => in_d[8].CLK
clk => in_d[9].CLK
clk => in_d[10].CLK
clk => in_d[11].CLK
clk => in_d[12].CLK
clk => in_d[13].CLK
clk => in_d[14].CLK
clk => in_d[15].CLK
en => o[0]~reg0.ENA
en => o[1]~reg0.ENA
en => o[2]~reg0.ENA
en => o[3]~reg0.ENA
en => o[4]~reg0.ENA
en => o[5]~reg0.ENA
en => o[6]~reg0.ENA
en => o[7]~reg0.ENA
en => o[8]~reg0.ENA
en => o[9]~reg0.ENA
en => o[10]~reg0.ENA
en => o[11]~reg0.ENA
en => o[12]~reg0.ENA
en => o[13]~reg0.ENA
en => o[14]~reg0.ENA
en => o[15]~reg0.ENA
o[0] <= o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Decoder:decode_inst
decode_en => Register16:ID_RR1.en
decode_en => Register16:ID_RR3.en
decode_en => Register16:ID_RR4.en
clk => Register16:ID_RR1.clk
clk => Register16:ID_RR3.clk
clk => Register16:ID_RR4.clk
instr_in[0] => Mux15.IN15
instr_in[0] => Mux15.IN16
instr_in[0] => Mux15.IN17
instr_in[0] => Mux15.IN18
instr_in[0] => Register16:ID_RR1.d[0]
instr_in[0] => Mux15.IN19
instr_in[0] => Mux8.IN19
instr_in[1] => Mux14.IN15
instr_in[1] => Mux14.IN16
instr_in[1] => Mux14.IN17
instr_in[1] => Mux14.IN18
instr_in[1] => Register16:ID_RR1.d[1]
instr_in[1] => Mux14.IN19
instr_in[1] => Mux7.IN19
instr_in[2] => Mux13.IN15
instr_in[2] => Mux13.IN16
instr_in[2] => Mux13.IN17
instr_in[2] => Mux13.IN18
instr_in[2] => Register16:ID_RR1.d[2]
instr_in[2] => Mux13.IN19
instr_in[2] => Mux6.IN19
instr_in[3] => Mux12.IN15
instr_in[3] => Mux12.IN16
instr_in[3] => Mux12.IN17
instr_in[3] => Mux12.IN18
instr_in[3] => Register16:ID_RR1.d[3]
instr_in[3] => Mux12.IN19
instr_in[3] => Mux5.IN19
instr_in[4] => Mux11.IN15
instr_in[4] => Mux11.IN16
instr_in[4] => Mux11.IN17
instr_in[4] => Mux11.IN18
instr_in[4] => Register16:ID_RR1.d[4]
instr_in[4] => Mux11.IN19
instr_in[4] => Mux4.IN19
instr_in[5] => Mux10.IN15
instr_in[5] => Mux10.IN16
instr_in[5] => Mux10.IN17
instr_in[5] => Mux10.IN18
instr_in[5] => Register16:ID_RR1.d[5]
instr_in[5] => Mux10.IN19
instr_in[5] => Mux3.IN19
instr_in[6] => Register16:ID_RR1.d[6]
instr_in[6] => Mux9.IN19
instr_in[6] => Mux2.IN19
instr_in[7] => Register16:ID_RR1.d[7]
instr_in[7] => Mux8.IN18
instr_in[7] => Mux1.IN19
instr_in[8] => Register16:ID_RR1.d[8]
instr_in[8] => Mux7.IN18
instr_in[8] => Mux0.IN19
instr_in[9] => Register16:ID_RR1.d[9]
instr_in[10] => Register16:ID_RR1.d[10]
instr_in[11] => Register16:ID_RR1.d[11]
instr_in[12] => Mux0.IN18
instr_in[12] => Mux1.IN18
instr_in[12] => Mux2.IN18
instr_in[12] => Mux3.IN18
instr_in[12] => Mux4.IN18
instr_in[12] => Mux5.IN18
instr_in[12] => Mux6.IN18
instr_in[12] => Mux7.IN17
instr_in[12] => Mux8.IN17
instr_in[12] => Mux9.IN18
instr_in[12] => Mux10.IN14
instr_in[12] => Mux11.IN14
instr_in[12] => Mux12.IN14
instr_in[12] => Mux13.IN14
instr_in[12] => Mux14.IN14
instr_in[12] => Mux15.IN14
instr_in[12] => Register16:ID_RR1.d[12]
instr_in[13] => Mux0.IN17
instr_in[13] => Mux1.IN17
instr_in[13] => Mux2.IN17
instr_in[13] => Mux3.IN17
instr_in[13] => Mux4.IN17
instr_in[13] => Mux5.IN17
instr_in[13] => Mux6.IN17
instr_in[13] => Mux7.IN16
instr_in[13] => Mux8.IN16
instr_in[13] => Mux9.IN17
instr_in[13] => Mux10.IN13
instr_in[13] => Mux11.IN13
instr_in[13] => Mux12.IN13
instr_in[13] => Mux13.IN13
instr_in[13] => Mux14.IN13
instr_in[13] => Mux15.IN13
instr_in[13] => Register16:ID_RR1.d[13]
instr_in[14] => Mux0.IN16
instr_in[14] => Mux1.IN16
instr_in[14] => Mux2.IN16
instr_in[14] => Mux3.IN16
instr_in[14] => Mux4.IN16
instr_in[14] => Mux5.IN16
instr_in[14] => Mux6.IN16
instr_in[14] => Mux7.IN15
instr_in[14] => Mux8.IN15
instr_in[14] => Mux9.IN16
instr_in[14] => Mux10.IN12
instr_in[14] => Mux11.IN12
instr_in[14] => Mux12.IN12
instr_in[14] => Mux13.IN12
instr_in[14] => Mux14.IN12
instr_in[14] => Mux15.IN12
instr_in[14] => Register16:ID_RR1.d[14]
instr_in[15] => Mux0.IN15
instr_in[15] => Mux1.IN15
instr_in[15] => Mux2.IN15
instr_in[15] => Mux3.IN15
instr_in[15] => Mux4.IN15
instr_in[15] => Mux5.IN15
instr_in[15] => Mux6.IN15
instr_in[15] => Mux7.IN14
instr_in[15] => Mux8.IN14
instr_in[15] => Mux9.IN15
instr_in[15] => Mux10.IN11
instr_in[15] => Mux11.IN11
instr_in[15] => Mux12.IN11
instr_in[15] => Mux13.IN11
instr_in[15] => Mux14.IN11
instr_in[15] => Mux15.IN11
instr_in[15] => Register16:ID_RR1.d[15]
PC_old_in[0] => Register16:ID_RR4.d[0]
PC_old_in[1] => Register16:ID_RR4.d[1]
PC_old_in[2] => Register16:ID_RR4.d[2]
PC_old_in[3] => Register16:ID_RR4.d[3]
PC_old_in[4] => Register16:ID_RR4.d[4]
PC_old_in[5] => Register16:ID_RR4.d[5]
PC_old_in[6] => Register16:ID_RR4.d[6]
PC_old_in[7] => Register16:ID_RR4.d[7]
PC_old_in[8] => Register16:ID_RR4.d[8]
PC_old_in[9] => Register16:ID_RR4.d[9]
PC_old_in[10] => Register16:ID_RR4.d[10]
PC_old_in[11] => Register16:ID_RR4.d[11]
PC_old_in[12] => Register16:ID_RR4.d[12]
PC_old_in[13] => Register16:ID_RR4.d[13]
PC_old_in[14] => Register16:ID_RR4.d[14]
PC_old_in[15] => Register16:ID_RR4.d[15]
instr_out[0] <= Register16:ID_RR1.o[0]
instr_out[1] <= Register16:ID_RR1.o[1]
instr_out[2] <= Register16:ID_RR1.o[2]
instr_out[3] <= Register16:ID_RR1.o[3]
instr_out[4] <= Register16:ID_RR1.o[4]
instr_out[5] <= Register16:ID_RR1.o[5]
instr_out[6] <= Register16:ID_RR1.o[6]
instr_out[7] <= Register16:ID_RR1.o[7]
instr_out[8] <= Register16:ID_RR1.o[8]
instr_out[9] <= Register16:ID_RR1.o[9]
instr_out[10] <= Register16:ID_RR1.o[10]
instr_out[11] <= Register16:ID_RR1.o[11]
instr_out[12] <= Register16:ID_RR1.o[12]
instr_out[13] <= Register16:ID_RR1.o[13]
instr_out[14] <= Register16:ID_RR1.o[14]
instr_out[15] <= Register16:ID_RR1.o[15]
Imm[0] <= Register16:ID_RR3.o[0]
Imm[1] <= Register16:ID_RR3.o[1]
Imm[2] <= Register16:ID_RR3.o[2]
Imm[3] <= Register16:ID_RR3.o[3]
Imm[4] <= Register16:ID_RR3.o[4]
Imm[5] <= Register16:ID_RR3.o[5]
Imm[6] <= Register16:ID_RR3.o[6]
Imm[7] <= Register16:ID_RR3.o[7]
Imm[8] <= Register16:ID_RR3.o[8]
Imm[9] <= Register16:ID_RR3.o[9]
Imm[10] <= Register16:ID_RR3.o[10]
Imm[11] <= Register16:ID_RR3.o[11]
Imm[12] <= Register16:ID_RR3.o[12]
Imm[13] <= Register16:ID_RR3.o[13]
Imm[14] <= Register16:ID_RR3.o[14]
Imm[15] <= Register16:ID_RR3.o[15]
PC_old_out[0] <= Register16:ID_RR4.o[0]
PC_old_out[1] <= Register16:ID_RR4.o[1]
PC_old_out[2] <= Register16:ID_RR4.o[2]
PC_old_out[3] <= Register16:ID_RR4.o[3]
PC_old_out[4] <= Register16:ID_RR4.o[4]
PC_old_out[5] <= Register16:ID_RR4.o[5]
PC_old_out[6] <= Register16:ID_RR4.o[6]
PC_old_out[7] <= Register16:ID_RR4.o[7]
PC_old_out[8] <= Register16:ID_RR4.o[8]
PC_old_out[9] <= Register16:ID_RR4.o[9]
PC_old_out[10] <= Register16:ID_RR4.o[10]
PC_old_out[11] <= Register16:ID_RR4.o[11]
PC_old_out[12] <= Register16:ID_RR4.o[12]
PC_old_out[13] <= Register16:ID_RR4.o[13]
PC_old_out[14] <= Register16:ID_RR4.o[14]
PC_old_out[15] <= Register16:ID_RR4.o[15]


|DUT|Decoder:decode_inst|Register16:ID_RR1
d[0] => in_d[0].DATAIN
d[1] => in_d[1].DATAIN
d[2] => in_d[2].DATAIN
d[3] => in_d[3].DATAIN
d[4] => in_d[4].DATAIN
d[5] => in_d[5].DATAIN
d[6] => in_d[6].DATAIN
d[7] => in_d[7].DATAIN
d[8] => in_d[8].DATAIN
d[9] => in_d[9].DATAIN
d[10] => in_d[10].DATAIN
d[11] => in_d[11].DATAIN
d[12] => in_d[12].DATAIN
d[13] => in_d[13].DATAIN
d[14] => in_d[14].DATAIN
d[15] => in_d[15].DATAIN
clk => o[0]~reg0.CLK
clk => o[1]~reg0.CLK
clk => o[2]~reg0.CLK
clk => o[3]~reg0.CLK
clk => o[4]~reg0.CLK
clk => o[5]~reg0.CLK
clk => o[6]~reg0.CLK
clk => o[7]~reg0.CLK
clk => o[8]~reg0.CLK
clk => o[9]~reg0.CLK
clk => o[10]~reg0.CLK
clk => o[11]~reg0.CLK
clk => o[12]~reg0.CLK
clk => o[13]~reg0.CLK
clk => o[14]~reg0.CLK
clk => o[15]~reg0.CLK
clk => in_d[0].CLK
clk => in_d[1].CLK
clk => in_d[2].CLK
clk => in_d[3].CLK
clk => in_d[4].CLK
clk => in_d[5].CLK
clk => in_d[6].CLK
clk => in_d[7].CLK
clk => in_d[8].CLK
clk => in_d[9].CLK
clk => in_d[10].CLK
clk => in_d[11].CLK
clk => in_d[12].CLK
clk => in_d[13].CLK
clk => in_d[14].CLK
clk => in_d[15].CLK
en => o[0]~reg0.ENA
en => o[1]~reg0.ENA
en => o[2]~reg0.ENA
en => o[3]~reg0.ENA
en => o[4]~reg0.ENA
en => o[5]~reg0.ENA
en => o[6]~reg0.ENA
en => o[7]~reg0.ENA
en => o[8]~reg0.ENA
en => o[9]~reg0.ENA
en => o[10]~reg0.ENA
en => o[11]~reg0.ENA
en => o[12]~reg0.ENA
en => o[13]~reg0.ENA
en => o[14]~reg0.ENA
en => o[15]~reg0.ENA
o[0] <= o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Decoder:decode_inst|Register16:ID_RR3
d[0] => in_d[0].DATAIN
d[1] => in_d[1].DATAIN
d[2] => in_d[2].DATAIN
d[3] => in_d[3].DATAIN
d[4] => in_d[4].DATAIN
d[5] => in_d[5].DATAIN
d[6] => in_d[6].DATAIN
d[7] => in_d[7].DATAIN
d[8] => in_d[8].DATAIN
d[9] => in_d[9].DATAIN
d[10] => in_d[10].DATAIN
d[11] => in_d[11].DATAIN
d[12] => in_d[12].DATAIN
d[13] => in_d[13].DATAIN
d[14] => in_d[14].DATAIN
d[15] => in_d[15].DATAIN
clk => o[0]~reg0.CLK
clk => o[1]~reg0.CLK
clk => o[2]~reg0.CLK
clk => o[3]~reg0.CLK
clk => o[4]~reg0.CLK
clk => o[5]~reg0.CLK
clk => o[6]~reg0.CLK
clk => o[7]~reg0.CLK
clk => o[8]~reg0.CLK
clk => o[9]~reg0.CLK
clk => o[10]~reg0.CLK
clk => o[11]~reg0.CLK
clk => o[12]~reg0.CLK
clk => o[13]~reg0.CLK
clk => o[14]~reg0.CLK
clk => o[15]~reg0.CLK
clk => in_d[0].CLK
clk => in_d[1].CLK
clk => in_d[2].CLK
clk => in_d[3].CLK
clk => in_d[4].CLK
clk => in_d[5].CLK
clk => in_d[6].CLK
clk => in_d[7].CLK
clk => in_d[8].CLK
clk => in_d[9].CLK
clk => in_d[10].CLK
clk => in_d[11].CLK
clk => in_d[12].CLK
clk => in_d[13].CLK
clk => in_d[14].CLK
clk => in_d[15].CLK
en => o[0]~reg0.ENA
en => o[1]~reg0.ENA
en => o[2]~reg0.ENA
en => o[3]~reg0.ENA
en => o[4]~reg0.ENA
en => o[5]~reg0.ENA
en => o[6]~reg0.ENA
en => o[7]~reg0.ENA
en => o[8]~reg0.ENA
en => o[9]~reg0.ENA
en => o[10]~reg0.ENA
en => o[11]~reg0.ENA
en => o[12]~reg0.ENA
en => o[13]~reg0.ENA
en => o[14]~reg0.ENA
en => o[15]~reg0.ENA
o[0] <= o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Decoder:decode_inst|Register16:ID_RR4
d[0] => in_d[0].DATAIN
d[1] => in_d[1].DATAIN
d[2] => in_d[2].DATAIN
d[3] => in_d[3].DATAIN
d[4] => in_d[4].DATAIN
d[5] => in_d[5].DATAIN
d[6] => in_d[6].DATAIN
d[7] => in_d[7].DATAIN
d[8] => in_d[8].DATAIN
d[9] => in_d[9].DATAIN
d[10] => in_d[10].DATAIN
d[11] => in_d[11].DATAIN
d[12] => in_d[12].DATAIN
d[13] => in_d[13].DATAIN
d[14] => in_d[14].DATAIN
d[15] => in_d[15].DATAIN
clk => o[0]~reg0.CLK
clk => o[1]~reg0.CLK
clk => o[2]~reg0.CLK
clk => o[3]~reg0.CLK
clk => o[4]~reg0.CLK
clk => o[5]~reg0.CLK
clk => o[6]~reg0.CLK
clk => o[7]~reg0.CLK
clk => o[8]~reg0.CLK
clk => o[9]~reg0.CLK
clk => o[10]~reg0.CLK
clk => o[11]~reg0.CLK
clk => o[12]~reg0.CLK
clk => o[13]~reg0.CLK
clk => o[14]~reg0.CLK
clk => o[15]~reg0.CLK
clk => in_d[0].CLK
clk => in_d[1].CLK
clk => in_d[2].CLK
clk => in_d[3].CLK
clk => in_d[4].CLK
clk => in_d[5].CLK
clk => in_d[6].CLK
clk => in_d[7].CLK
clk => in_d[8].CLK
clk => in_d[9].CLK
clk => in_d[10].CLK
clk => in_d[11].CLK
clk => in_d[12].CLK
clk => in_d[13].CLK
clk => in_d[14].CLK
clk => in_d[15].CLK
en => o[0]~reg0.ENA
en => o[1]~reg0.ENA
en => o[2]~reg0.ENA
en => o[3]~reg0.ENA
en => o[4]~reg0.ENA
en => o[5]~reg0.ENA
en => o[6]~reg0.ENA
en => o[7]~reg0.ENA
en => o[8]~reg0.ENA
en => o[9]~reg0.ENA
en => o[10]~reg0.ENA
en => o[11]~reg0.ENA
en => o[12]~reg0.ENA
en => o[13]~reg0.ENA
en => o[14]~reg0.ENA
en => o[15]~reg0.ENA
o[0] <= o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|RegisterRead:register_read_inst
wr_en => RegisterBank:RB.wr_en
clk => RegisterBank:RB.clk
clk => Register16:RR_EX1.clk
clk => Register16:RR_EX2.clk
clk => Register16:RR_EX3.clk
clk => Register16:RR_EX4.clk
clk => Register16:RR_EX5.clk
RR_en => Register16:RR_EX1.en
RR_en => Register16:RR_EX2.en
RR_en => Register16:RR_EX3.en
RR_en => Register16:RR_EX4.en
RR_en => Register16:RR_EX5.en
instr_in[0] => Register16:RR_EX3.d[0]
instr_in[1] => Register16:RR_EX3.d[1]
instr_in[2] => ~NO_FANOUT~
instr_in[3] => Mux104.IN18
instr_in[3] => Mux104.IN19
instr_in[4] => Mux103.IN18
instr_in[4] => Mux103.IN19
instr_in[5] => Mux102.IN18
instr_in[5] => Mux102.IN19
instr_in[6] => Mux2.IN18
instr_in[6] => Mux2.IN19
instr_in[6] => Mux5.IN16
instr_in[6] => Mux5.IN17
instr_in[6] => Mux5.IN18
instr_in[6] => Mux5.IN19
instr_in[6] => Mux104.IN17
instr_in[7] => Mux1.IN18
instr_in[7] => Mux1.IN19
instr_in[7] => Mux4.IN16
instr_in[7] => Mux4.IN17
instr_in[7] => Mux4.IN18
instr_in[7] => Mux4.IN19
instr_in[7] => Mux103.IN17
instr_in[8] => Mux0.IN18
instr_in[8] => Mux0.IN19
instr_in[8] => Mux3.IN16
instr_in[8] => Mux3.IN17
instr_in[8] => Mux3.IN18
instr_in[8] => Mux3.IN19
instr_in[8] => Mux102.IN17
instr_in[9] => Mux2.IN13
instr_in[9] => Mux2.IN14
instr_in[9] => Mux2.IN15
instr_in[9] => Mux2.IN16
instr_in[9] => Mux2.IN17
instr_in[9] => Mux104.IN13
instr_in[9] => Mux104.IN14
instr_in[9] => Mux104.IN15
instr_in[9] => Mux104.IN16
instr_in[10] => Mux1.IN13
instr_in[10] => Mux1.IN14
instr_in[10] => Mux1.IN15
instr_in[10] => Mux1.IN16
instr_in[10] => Mux1.IN17
instr_in[10] => Mux103.IN13
instr_in[10] => Mux103.IN14
instr_in[10] => Mux103.IN15
instr_in[10] => Mux103.IN16
instr_in[11] => Mux0.IN13
instr_in[11] => Mux0.IN14
instr_in[11] => Mux0.IN15
instr_in[11] => Mux0.IN16
instr_in[11] => Mux0.IN17
instr_in[11] => Mux102.IN13
instr_in[11] => Mux102.IN14
instr_in[11] => Mux102.IN15
instr_in[11] => Mux102.IN16
instr_in[12] => Mux0.IN12
instr_in[12] => Mux1.IN12
instr_in[12] => Mux2.IN12
instr_in[12] => Mux3.IN15
instr_in[12] => Mux4.IN15
instr_in[12] => Mux5.IN15
instr_in[12] => Mux38.IN12
instr_in[12] => Mux39.IN12
instr_in[12] => Mux40.IN12
instr_in[12] => Mux41.IN12
instr_in[12] => Mux42.IN12
instr_in[12] => Mux43.IN12
instr_in[12] => Mux44.IN12
instr_in[12] => Mux45.IN12
instr_in[12] => Mux46.IN12
instr_in[12] => Mux47.IN12
instr_in[12] => Mux48.IN12
instr_in[12] => Mux49.IN12
instr_in[12] => Mux50.IN12
instr_in[12] => Mux51.IN12
instr_in[12] => Mux52.IN12
instr_in[12] => Mux53.IN12
instr_in[12] => Mux54.IN12
instr_in[12] => Mux55.IN12
instr_in[12] => Mux56.IN12
instr_in[12] => Mux57.IN12
instr_in[12] => Mux58.IN12
instr_in[12] => Mux59.IN12
instr_in[12] => Mux60.IN12
instr_in[12] => Mux61.IN12
instr_in[12] => Mux62.IN12
instr_in[12] => Mux63.IN12
instr_in[12] => Mux64.IN12
instr_in[12] => Mux65.IN12
instr_in[12] => Mux66.IN12
instr_in[12] => Mux67.IN12
instr_in[12] => Mux68.IN12
instr_in[12] => Mux69.IN12
instr_in[12] => Mux70.IN14
instr_in[12] => Mux71.IN14
instr_in[12] => Mux72.IN14
instr_in[12] => Mux73.IN14
instr_in[12] => Mux74.IN14
instr_in[12] => Mux75.IN14
instr_in[12] => Mux76.IN14
instr_in[12] => Mux77.IN14
instr_in[12] => Mux78.IN14
instr_in[12] => Mux79.IN14
instr_in[12] => Mux80.IN14
instr_in[12] => Mux81.IN14
instr_in[12] => Mux82.IN14
instr_in[12] => Mux83.IN14
instr_in[12] => Mux84.IN14
instr_in[12] => Mux85.IN14
instr_in[12] => Mux86.IN17
instr_in[12] => Mux87.IN17
instr_in[12] => Mux88.IN17
instr_in[12] => Mux89.IN17
instr_in[12] => Mux90.IN17
instr_in[12] => Mux91.IN17
instr_in[12] => Mux92.IN17
instr_in[12] => Mux93.IN17
instr_in[12] => Mux94.IN17
instr_in[12] => Mux95.IN17
instr_in[12] => Mux96.IN17
instr_in[12] => Mux97.IN17
instr_in[12] => Mux98.IN17
instr_in[12] => Mux99.IN17
instr_in[12] => Mux100.IN17
instr_in[12] => Mux101.IN17
instr_in[12] => Mux102.IN12
instr_in[12] => Mux103.IN12
instr_in[12] => Mux104.IN12
instr_in[12] => Register16:RR_EX3.d[12]
instr_in[13] => Mux0.IN11
instr_in[13] => Mux1.IN11
instr_in[13] => Mux2.IN11
instr_in[13] => Mux3.IN14
instr_in[13] => Mux4.IN14
instr_in[13] => Mux5.IN14
instr_in[13] => Mux38.IN11
instr_in[13] => Mux39.IN11
instr_in[13] => Mux40.IN11
instr_in[13] => Mux41.IN11
instr_in[13] => Mux42.IN11
instr_in[13] => Mux43.IN11
instr_in[13] => Mux44.IN11
instr_in[13] => Mux45.IN11
instr_in[13] => Mux46.IN11
instr_in[13] => Mux47.IN11
instr_in[13] => Mux48.IN11
instr_in[13] => Mux49.IN11
instr_in[13] => Mux50.IN11
instr_in[13] => Mux51.IN11
instr_in[13] => Mux52.IN11
instr_in[13] => Mux53.IN11
instr_in[13] => Mux54.IN11
instr_in[13] => Mux55.IN11
instr_in[13] => Mux56.IN11
instr_in[13] => Mux57.IN11
instr_in[13] => Mux58.IN11
instr_in[13] => Mux59.IN11
instr_in[13] => Mux60.IN11
instr_in[13] => Mux61.IN11
instr_in[13] => Mux62.IN11
instr_in[13] => Mux63.IN11
instr_in[13] => Mux64.IN11
instr_in[13] => Mux65.IN11
instr_in[13] => Mux66.IN11
instr_in[13] => Mux67.IN11
instr_in[13] => Mux68.IN11
instr_in[13] => Mux69.IN11
instr_in[13] => Mux70.IN13
instr_in[13] => Mux71.IN13
instr_in[13] => Mux72.IN13
instr_in[13] => Mux73.IN13
instr_in[13] => Mux74.IN13
instr_in[13] => Mux75.IN13
instr_in[13] => Mux76.IN13
instr_in[13] => Mux77.IN13
instr_in[13] => Mux78.IN13
instr_in[13] => Mux79.IN13
instr_in[13] => Mux80.IN13
instr_in[13] => Mux81.IN13
instr_in[13] => Mux82.IN13
instr_in[13] => Mux83.IN13
instr_in[13] => Mux84.IN13
instr_in[13] => Mux85.IN13
instr_in[13] => Mux86.IN16
instr_in[13] => Mux87.IN16
instr_in[13] => Mux88.IN16
instr_in[13] => Mux89.IN16
instr_in[13] => Mux90.IN16
instr_in[13] => Mux91.IN16
instr_in[13] => Mux92.IN16
instr_in[13] => Mux93.IN16
instr_in[13] => Mux94.IN16
instr_in[13] => Mux95.IN16
instr_in[13] => Mux96.IN16
instr_in[13] => Mux97.IN16
instr_in[13] => Mux98.IN16
instr_in[13] => Mux99.IN16
instr_in[13] => Mux100.IN16
instr_in[13] => Mux101.IN16
instr_in[13] => Mux102.IN11
instr_in[13] => Mux103.IN11
instr_in[13] => Mux104.IN11
instr_in[13] => Register16:RR_EX3.d[13]
instr_in[14] => Mux0.IN10
instr_in[14] => Mux1.IN10
instr_in[14] => Mux2.IN10
instr_in[14] => Mux3.IN13
instr_in[14] => Mux4.IN13
instr_in[14] => Mux5.IN13
instr_in[14] => Mux38.IN10
instr_in[14] => Mux39.IN10
instr_in[14] => Mux40.IN10
instr_in[14] => Mux41.IN10
instr_in[14] => Mux42.IN10
instr_in[14] => Mux43.IN10
instr_in[14] => Mux44.IN10
instr_in[14] => Mux45.IN10
instr_in[14] => Mux46.IN10
instr_in[14] => Mux47.IN10
instr_in[14] => Mux48.IN10
instr_in[14] => Mux49.IN10
instr_in[14] => Mux50.IN10
instr_in[14] => Mux51.IN10
instr_in[14] => Mux52.IN10
instr_in[14] => Mux53.IN10
instr_in[14] => Mux54.IN10
instr_in[14] => Mux55.IN10
instr_in[14] => Mux56.IN10
instr_in[14] => Mux57.IN10
instr_in[14] => Mux58.IN10
instr_in[14] => Mux59.IN10
instr_in[14] => Mux60.IN10
instr_in[14] => Mux61.IN10
instr_in[14] => Mux62.IN10
instr_in[14] => Mux63.IN10
instr_in[14] => Mux64.IN10
instr_in[14] => Mux65.IN10
instr_in[14] => Mux66.IN10
instr_in[14] => Mux67.IN10
instr_in[14] => Mux68.IN10
instr_in[14] => Mux69.IN10
instr_in[14] => Mux70.IN12
instr_in[14] => Mux71.IN12
instr_in[14] => Mux72.IN12
instr_in[14] => Mux73.IN12
instr_in[14] => Mux74.IN12
instr_in[14] => Mux75.IN12
instr_in[14] => Mux76.IN12
instr_in[14] => Mux77.IN12
instr_in[14] => Mux78.IN12
instr_in[14] => Mux79.IN12
instr_in[14] => Mux80.IN12
instr_in[14] => Mux81.IN12
instr_in[14] => Mux82.IN12
instr_in[14] => Mux83.IN12
instr_in[14] => Mux84.IN12
instr_in[14] => Mux85.IN12
instr_in[14] => Mux86.IN15
instr_in[14] => Mux87.IN15
instr_in[14] => Mux88.IN15
instr_in[14] => Mux89.IN15
instr_in[14] => Mux90.IN15
instr_in[14] => Mux91.IN15
instr_in[14] => Mux92.IN15
instr_in[14] => Mux93.IN15
instr_in[14] => Mux94.IN15
instr_in[14] => Mux95.IN15
instr_in[14] => Mux96.IN15
instr_in[14] => Mux97.IN15
instr_in[14] => Mux98.IN15
instr_in[14] => Mux99.IN15
instr_in[14] => Mux100.IN15
instr_in[14] => Mux101.IN15
instr_in[14] => Mux102.IN10
instr_in[14] => Mux103.IN10
instr_in[14] => Mux104.IN10
instr_in[14] => Register16:RR_EX3.d[14]
instr_in[15] => Mux0.IN9
instr_in[15] => Mux1.IN9
instr_in[15] => Mux2.IN9
instr_in[15] => Mux3.IN12
instr_in[15] => Mux4.IN12
instr_in[15] => Mux5.IN12
instr_in[15] => Mux38.IN9
instr_in[15] => Mux39.IN9
instr_in[15] => Mux40.IN9
instr_in[15] => Mux41.IN9
instr_in[15] => Mux42.IN9
instr_in[15] => Mux43.IN9
instr_in[15] => Mux44.IN9
instr_in[15] => Mux45.IN9
instr_in[15] => Mux46.IN9
instr_in[15] => Mux47.IN9
instr_in[15] => Mux48.IN9
instr_in[15] => Mux49.IN9
instr_in[15] => Mux50.IN9
instr_in[15] => Mux51.IN9
instr_in[15] => Mux52.IN9
instr_in[15] => Mux53.IN9
instr_in[15] => Mux54.IN9
instr_in[15] => Mux55.IN9
instr_in[15] => Mux56.IN9
instr_in[15] => Mux57.IN9
instr_in[15] => Mux58.IN9
instr_in[15] => Mux59.IN9
instr_in[15] => Mux60.IN9
instr_in[15] => Mux61.IN9
instr_in[15] => Mux62.IN9
instr_in[15] => Mux63.IN9
instr_in[15] => Mux64.IN9
instr_in[15] => Mux65.IN9
instr_in[15] => Mux66.IN9
instr_in[15] => Mux67.IN9
instr_in[15] => Mux68.IN9
instr_in[15] => Mux69.IN9
instr_in[15] => Mux70.IN11
instr_in[15] => Mux71.IN11
instr_in[15] => Mux72.IN11
instr_in[15] => Mux73.IN11
instr_in[15] => Mux74.IN11
instr_in[15] => Mux75.IN11
instr_in[15] => Mux76.IN11
instr_in[15] => Mux77.IN11
instr_in[15] => Mux78.IN11
instr_in[15] => Mux79.IN11
instr_in[15] => Mux80.IN11
instr_in[15] => Mux81.IN11
instr_in[15] => Mux82.IN11
instr_in[15] => Mux83.IN11
instr_in[15] => Mux84.IN11
instr_in[15] => Mux85.IN11
instr_in[15] => Mux86.IN14
instr_in[15] => Mux87.IN14
instr_in[15] => Mux88.IN14
instr_in[15] => Mux89.IN14
instr_in[15] => Mux90.IN14
instr_in[15] => Mux91.IN14
instr_in[15] => Mux92.IN14
instr_in[15] => Mux93.IN14
instr_in[15] => Mux94.IN14
instr_in[15] => Mux95.IN14
instr_in[15] => Mux96.IN14
instr_in[15] => Mux97.IN14
instr_in[15] => Mux98.IN14
instr_in[15] => Mux99.IN14
instr_in[15] => Mux100.IN14
instr_in[15] => Mux101.IN14
instr_in[15] => Mux102.IN9
instr_in[15] => Mux103.IN9
instr_in[15] => Mux104.IN9
instr_in[15] => Register16:RR_EX3.d[15]
Imm[0] => Mux69.IN13
Imm[0] => Mux69.IN14
Imm[0] => Mux69.IN15
Imm[0] => Mux69.IN16
Imm[0] => Mux69.IN17
Imm[0] => Mux85.IN15
Imm[1] => Mux68.IN13
Imm[1] => Mux68.IN14
Imm[1] => Mux68.IN15
Imm[1] => Mux68.IN16
Imm[1] => Mux68.IN17
Imm[1] => Mux84.IN15
Imm[2] => Mux67.IN13
Imm[2] => Mux67.IN14
Imm[2] => Mux67.IN15
Imm[2] => Mux67.IN16
Imm[2] => Mux67.IN17
Imm[2] => Mux83.IN15
Imm[3] => Mux66.IN13
Imm[3] => Mux66.IN14
Imm[3] => Mux66.IN15
Imm[3] => Mux66.IN16
Imm[3] => Mux66.IN17
Imm[3] => Mux82.IN15
Imm[4] => Mux65.IN13
Imm[4] => Mux65.IN14
Imm[4] => Mux65.IN15
Imm[4] => Mux65.IN16
Imm[4] => Mux65.IN17
Imm[4] => Mux81.IN15
Imm[5] => Mux64.IN13
Imm[5] => Mux64.IN14
Imm[5] => Mux64.IN15
Imm[5] => Mux64.IN16
Imm[5] => Mux64.IN17
Imm[5] => Mux80.IN15
Imm[6] => Mux63.IN13
Imm[6] => Mux63.IN14
Imm[6] => Mux63.IN15
Imm[6] => Mux63.IN16
Imm[6] => Mux63.IN17
Imm[6] => Mux79.IN15
Imm[7] => Mux62.IN13
Imm[7] => Mux62.IN14
Imm[7] => Mux62.IN15
Imm[7] => Mux62.IN16
Imm[7] => Mux62.IN17
Imm[7] => Mux78.IN15
Imm[8] => Mux61.IN13
Imm[8] => Mux61.IN14
Imm[8] => Mux61.IN15
Imm[8] => Mux61.IN16
Imm[8] => Mux61.IN17
Imm[8] => Mux77.IN15
Imm[9] => Mux60.IN13
Imm[9] => Mux60.IN14
Imm[9] => Mux60.IN15
Imm[9] => Mux60.IN16
Imm[9] => Mux60.IN17
Imm[9] => Mux76.IN15
Imm[10] => Mux59.IN13
Imm[10] => Mux59.IN14
Imm[10] => Mux59.IN15
Imm[10] => Mux59.IN16
Imm[10] => Mux59.IN17
Imm[10] => Mux75.IN15
Imm[11] => Mux58.IN13
Imm[11] => Mux58.IN14
Imm[11] => Mux58.IN15
Imm[11] => Mux58.IN16
Imm[11] => Mux58.IN17
Imm[11] => Mux74.IN15
Imm[12] => Mux57.IN13
Imm[12] => Mux57.IN14
Imm[12] => Mux57.IN15
Imm[12] => Mux57.IN16
Imm[12] => Mux57.IN17
Imm[12] => Mux73.IN15
Imm[13] => Mux56.IN13
Imm[13] => Mux56.IN14
Imm[13] => Mux56.IN15
Imm[13] => Mux56.IN16
Imm[13] => Mux56.IN17
Imm[13] => Mux72.IN15
Imm[14] => Mux55.IN13
Imm[14] => Mux55.IN14
Imm[14] => Mux55.IN15
Imm[14] => Mux55.IN16
Imm[14] => Mux55.IN17
Imm[14] => Mux71.IN15
Imm[15] => Mux54.IN13
Imm[15] => Mux54.IN14
Imm[15] => Mux54.IN15
Imm[15] => Mux54.IN16
Imm[15] => Mux54.IN17
Imm[15] => Mux70.IN15
PC_old_in[0] => Mux53.IN13
PC_old_in[0] => Mux53.IN14
PC_old_in[0] => Mux85.IN16
PC_old_in[0] => Mux101.IN18
PC_old_in[1] => Mux52.IN13
PC_old_in[1] => Mux52.IN14
PC_old_in[1] => Mux84.IN16
PC_old_in[1] => Mux100.IN18
PC_old_in[2] => Mux51.IN13
PC_old_in[2] => Mux51.IN14
PC_old_in[2] => Mux83.IN16
PC_old_in[2] => Mux99.IN18
PC_old_in[3] => Mux50.IN13
PC_old_in[3] => Mux50.IN14
PC_old_in[3] => Mux82.IN16
PC_old_in[3] => Mux98.IN18
PC_old_in[4] => Mux49.IN13
PC_old_in[4] => Mux49.IN14
PC_old_in[4] => Mux81.IN16
PC_old_in[4] => Mux97.IN18
PC_old_in[5] => Mux48.IN13
PC_old_in[5] => Mux48.IN14
PC_old_in[5] => Mux80.IN16
PC_old_in[5] => Mux96.IN18
PC_old_in[6] => Mux47.IN13
PC_old_in[6] => Mux47.IN14
PC_old_in[6] => Mux79.IN16
PC_old_in[6] => Mux95.IN18
PC_old_in[7] => Mux46.IN13
PC_old_in[7] => Mux46.IN14
PC_old_in[7] => Mux78.IN16
PC_old_in[7] => Mux94.IN18
PC_old_in[8] => Mux45.IN13
PC_old_in[8] => Mux45.IN14
PC_old_in[8] => Mux77.IN16
PC_old_in[8] => Mux93.IN18
PC_old_in[9] => Mux44.IN13
PC_old_in[9] => Mux44.IN14
PC_old_in[9] => Mux76.IN16
PC_old_in[9] => Mux92.IN18
PC_old_in[10] => Mux43.IN13
PC_old_in[10] => Mux43.IN14
PC_old_in[10] => Mux75.IN16
PC_old_in[10] => Mux91.IN18
PC_old_in[11] => Mux42.IN13
PC_old_in[11] => Mux42.IN14
PC_old_in[11] => Mux74.IN16
PC_old_in[11] => Mux90.IN18
PC_old_in[12] => Mux41.IN13
PC_old_in[12] => Mux41.IN14
PC_old_in[12] => Mux73.IN16
PC_old_in[12] => Mux89.IN18
PC_old_in[13] => Mux40.IN13
PC_old_in[13] => Mux40.IN14
PC_old_in[13] => Mux72.IN16
PC_old_in[13] => Mux88.IN18
PC_old_in[14] => Mux39.IN13
PC_old_in[14] => Mux39.IN14
PC_old_in[14] => Mux71.IN16
PC_old_in[14] => Mux87.IN18
PC_old_in[15] => Mux38.IN13
PC_old_in[15] => Mux38.IN14
PC_old_in[15] => Mux70.IN16
PC_old_in[15] => Mux86.IN18
from_exe_in[0] => Mux21.IN1
from_exe_in[0] => Mux37.IN1
from_exe_in[1] => Mux20.IN1
from_exe_in[1] => Mux36.IN1
from_exe_in[2] => Mux19.IN1
from_exe_in[2] => Mux35.IN1
from_exe_in[3] => Mux18.IN1
from_exe_in[3] => Mux34.IN1
from_exe_in[4] => Mux17.IN1
from_exe_in[4] => Mux33.IN1
from_exe_in[5] => Mux16.IN1
from_exe_in[5] => Mux32.IN1
from_exe_in[6] => Mux15.IN1
from_exe_in[6] => Mux31.IN1
from_exe_in[7] => Mux14.IN1
from_exe_in[7] => Mux30.IN1
from_exe_in[8] => Mux13.IN1
from_exe_in[8] => Mux29.IN1
from_exe_in[9] => Mux12.IN1
from_exe_in[9] => Mux28.IN1
from_exe_in[10] => Mux11.IN1
from_exe_in[10] => Mux27.IN1
from_exe_in[11] => Mux10.IN1
from_exe_in[11] => Mux26.IN1
from_exe_in[12] => Mux9.IN1
from_exe_in[12] => Mux25.IN1
from_exe_in[13] => Mux8.IN1
from_exe_in[13] => Mux24.IN1
from_exe_in[14] => Mux7.IN1
from_exe_in[14] => Mux23.IN1
from_exe_in[15] => Mux6.IN1
from_exe_in[15] => Mux22.IN1
from_ma_in[0] => Mux21.IN2
from_ma_in[0] => Mux37.IN2
from_ma_in[1] => Mux20.IN2
from_ma_in[1] => Mux36.IN2
from_ma_in[2] => Mux19.IN2
from_ma_in[2] => Mux35.IN2
from_ma_in[3] => Mux18.IN2
from_ma_in[3] => Mux34.IN2
from_ma_in[4] => Mux17.IN2
from_ma_in[4] => Mux33.IN2
from_ma_in[5] => Mux16.IN2
from_ma_in[5] => Mux32.IN2
from_ma_in[6] => Mux15.IN2
from_ma_in[6] => Mux31.IN2
from_ma_in[7] => Mux14.IN2
from_ma_in[7] => Mux30.IN2
from_ma_in[8] => Mux13.IN2
from_ma_in[8] => Mux29.IN2
from_ma_in[9] => Mux12.IN2
from_ma_in[9] => Mux28.IN2
from_ma_in[10] => Mux11.IN2
from_ma_in[10] => Mux27.IN2
from_ma_in[11] => Mux10.IN2
from_ma_in[11] => Mux26.IN2
from_ma_in[12] => Mux9.IN2
from_ma_in[12] => Mux25.IN2
from_ma_in[13] => Mux8.IN2
from_ma_in[13] => Mux24.IN2
from_ma_in[14] => Mux7.IN2
from_ma_in[14] => Mux23.IN2
from_ma_in[15] => Mux6.IN2
from_ma_in[15] => Mux22.IN2
sel_r1[0] => Mux6.IN4
sel_r1[0] => Mux7.IN4
sel_r1[0] => Mux8.IN4
sel_r1[0] => Mux9.IN4
sel_r1[0] => Mux10.IN4
sel_r1[0] => Mux11.IN4
sel_r1[0] => Mux12.IN4
sel_r1[0] => Mux13.IN4
sel_r1[0] => Mux14.IN4
sel_r1[0] => Mux15.IN4
sel_r1[0] => Mux16.IN4
sel_r1[0] => Mux17.IN4
sel_r1[0] => Mux18.IN4
sel_r1[0] => Mux19.IN4
sel_r1[0] => Mux20.IN4
sel_r1[0] => Mux21.IN4
sel_r1[1] => Mux6.IN3
sel_r1[1] => Mux7.IN3
sel_r1[1] => Mux8.IN3
sel_r1[1] => Mux9.IN3
sel_r1[1] => Mux10.IN3
sel_r1[1] => Mux11.IN3
sel_r1[1] => Mux12.IN3
sel_r1[1] => Mux13.IN3
sel_r1[1] => Mux14.IN3
sel_r1[1] => Mux15.IN3
sel_r1[1] => Mux16.IN3
sel_r1[1] => Mux17.IN3
sel_r1[1] => Mux18.IN3
sel_r1[1] => Mux19.IN3
sel_r1[1] => Mux20.IN3
sel_r1[1] => Mux21.IN3
sel_r2[0] => Mux22.IN4
sel_r2[0] => Mux23.IN4
sel_r2[0] => Mux24.IN4
sel_r2[0] => Mux25.IN4
sel_r2[0] => Mux26.IN4
sel_r2[0] => Mux27.IN4
sel_r2[0] => Mux28.IN4
sel_r2[0] => Mux29.IN4
sel_r2[0] => Mux30.IN4
sel_r2[0] => Mux31.IN4
sel_r2[0] => Mux32.IN4
sel_r2[0] => Mux33.IN4
sel_r2[0] => Mux34.IN4
sel_r2[0] => Mux35.IN4
sel_r2[0] => Mux36.IN4
sel_r2[0] => Mux37.IN4
sel_r2[1] => Mux22.IN3
sel_r2[1] => Mux23.IN3
sel_r2[1] => Mux24.IN3
sel_r2[1] => Mux25.IN3
sel_r2[1] => Mux26.IN3
sel_r2[1] => Mux27.IN3
sel_r2[1] => Mux28.IN3
sel_r2[1] => Mux29.IN3
sel_r2[1] => Mux30.IN3
sel_r2[1] => Mux31.IN3
sel_r2[1] => Mux32.IN3
sel_r2[1] => Mux33.IN3
sel_r2[1] => Mux34.IN3
sel_r2[1] => Mux35.IN3
sel_r2[1] => Mux36.IN3
sel_r2[1] => Mux37.IN3
wr_addr[0] => RegisterBank:RB.wr_addr[0]
wr_addr[1] => RegisterBank:RB.wr_addr[1]
wr_addr[2] => RegisterBank:RB.wr_addr[2]
wr_data[0] => RegisterBank:RB.wr_data[0]
wr_data[1] => RegisterBank:RB.wr_data[1]
wr_data[2] => RegisterBank:RB.wr_data[2]
wr_data[3] => RegisterBank:RB.wr_data[3]
wr_data[4] => RegisterBank:RB.wr_data[4]
wr_data[5] => RegisterBank:RB.wr_data[5]
wr_data[6] => RegisterBank:RB.wr_data[6]
wr_data[7] => RegisterBank:RB.wr_data[7]
wr_data[8] => RegisterBank:RB.wr_data[8]
wr_data[9] => RegisterBank:RB.wr_data[9]
wr_data[10] => RegisterBank:RB.wr_data[10]
wr_data[11] => RegisterBank:RB.wr_data[11]
wr_data[12] => RegisterBank:RB.wr_data[12]
wr_data[13] => RegisterBank:RB.wr_data[13]
wr_data[14] => RegisterBank:RB.wr_data[14]
wr_data[15] => RegisterBank:RB.wr_data[15]
PC_wr_data[0] => RegisterBank:RB.PC_wr_data[0]
PC_wr_data[1] => RegisterBank:RB.PC_wr_data[1]
PC_wr_data[2] => RegisterBank:RB.PC_wr_data[2]
PC_wr_data[3] => RegisterBank:RB.PC_wr_data[3]
PC_wr_data[4] => RegisterBank:RB.PC_wr_data[4]
PC_wr_data[5] => RegisterBank:RB.PC_wr_data[5]
PC_wr_data[6] => RegisterBank:RB.PC_wr_data[6]
PC_wr_data[7] => RegisterBank:RB.PC_wr_data[7]
PC_wr_data[8] => RegisterBank:RB.PC_wr_data[8]
PC_wr_data[9] => RegisterBank:RB.PC_wr_data[9]
PC_wr_data[10] => RegisterBank:RB.PC_wr_data[10]
PC_wr_data[11] => RegisterBank:RB.PC_wr_data[11]
PC_wr_data[12] => RegisterBank:RB.PC_wr_data[12]
PC_wr_data[13] => RegisterBank:RB.PC_wr_data[13]
PC_wr_data[14] => RegisterBank:RB.PC_wr_data[14]
PC_wr_data[15] => RegisterBank:RB.PC_wr_data[15]
data_out1[0] <= Register16:RR_EX1.o[0]
data_out1[1] <= Register16:RR_EX1.o[1]
data_out1[2] <= Register16:RR_EX1.o[2]
data_out1[3] <= Register16:RR_EX1.o[3]
data_out1[4] <= Register16:RR_EX1.o[4]
data_out1[5] <= Register16:RR_EX1.o[5]
data_out1[6] <= Register16:RR_EX1.o[6]
data_out1[7] <= Register16:RR_EX1.o[7]
data_out1[8] <= Register16:RR_EX1.o[8]
data_out1[9] <= Register16:RR_EX1.o[9]
data_out1[10] <= Register16:RR_EX1.o[10]
data_out1[11] <= Register16:RR_EX1.o[11]
data_out1[12] <= Register16:RR_EX1.o[12]
data_out1[13] <= Register16:RR_EX1.o[13]
data_out1[14] <= Register16:RR_EX1.o[14]
data_out1[15] <= Register16:RR_EX1.o[15]
data_out2[0] <= Register16:RR_EX2.o[0]
data_out2[1] <= Register16:RR_EX2.o[1]
data_out2[2] <= Register16:RR_EX2.o[2]
data_out2[3] <= Register16:RR_EX2.o[3]
data_out2[4] <= Register16:RR_EX2.o[4]
data_out2[5] <= Register16:RR_EX2.o[5]
data_out2[6] <= Register16:RR_EX2.o[6]
data_out2[7] <= Register16:RR_EX2.o[7]
data_out2[8] <= Register16:RR_EX2.o[8]
data_out2[9] <= Register16:RR_EX2.o[9]
data_out2[10] <= Register16:RR_EX2.o[10]
data_out2[11] <= Register16:RR_EX2.o[11]
data_out2[12] <= Register16:RR_EX2.o[12]
data_out2[13] <= Register16:RR_EX2.o[13]
data_out2[14] <= Register16:RR_EX2.o[14]
data_out2[15] <= Register16:RR_EX2.o[15]
instr_out[0] <= Register16:RR_EX3.o[0]
instr_out[1] <= Register16:RR_EX3.o[1]
instr_out[2] <= Register16:RR_EX3.o[2]
instr_out[3] <= Register16:RR_EX3.o[3]
instr_out[4] <= Register16:RR_EX3.o[4]
instr_out[5] <= Register16:RR_EX3.o[5]
instr_out[6] <= Register16:RR_EX3.o[6]
instr_out[7] <= Register16:RR_EX3.o[7]
instr_out[8] <= Register16:RR_EX3.o[8]
instr_out[9] <= Register16:RR_EX3.o[9]
instr_out[10] <= Register16:RR_EX3.o[10]
instr_out[11] <= Register16:RR_EX3.o[11]
instr_out[12] <= Register16:RR_EX3.o[12]
instr_out[13] <= Register16:RR_EX3.o[13]
instr_out[14] <= Register16:RR_EX3.o[14]
instr_out[15] <= Register16:RR_EX3.o[15]
bypass1[0] <= Register16:RR_EX4.o[0]
bypass1[1] <= Register16:RR_EX4.o[1]
bypass1[2] <= Register16:RR_EX4.o[2]
bypass1[3] <= Register16:RR_EX4.o[3]
bypass1[4] <= Register16:RR_EX4.o[4]
bypass1[5] <= Register16:RR_EX4.o[5]
bypass1[6] <= Register16:RR_EX4.o[6]
bypass1[7] <= Register16:RR_EX4.o[7]
bypass1[8] <= Register16:RR_EX4.o[8]
bypass1[9] <= Register16:RR_EX4.o[9]
bypass1[10] <= Register16:RR_EX4.o[10]
bypass1[11] <= Register16:RR_EX4.o[11]
bypass1[12] <= Register16:RR_EX4.o[12]
bypass1[13] <= Register16:RR_EX4.o[13]
bypass1[14] <= Register16:RR_EX4.o[14]
bypass1[15] <= Register16:RR_EX4.o[15]
bypass2[0] <= Register16:RR_EX5.o[0]
bypass2[1] <= Register16:RR_EX5.o[1]
bypass2[2] <= Register16:RR_EX5.o[2]
bypass2[3] <= Register16:RR_EX5.o[3]
bypass2[4] <= Register16:RR_EX5.o[4]
bypass2[5] <= Register16:RR_EX5.o[5]
bypass2[6] <= Register16:RR_EX5.o[6]
bypass2[7] <= Register16:RR_EX5.o[7]
bypass2[8] <= Register16:RR_EX5.o[8]
bypass2[9] <= Register16:RR_EX5.o[9]
bypass2[10] <= Register16:RR_EX5.o[10]
bypass2[11] <= Register16:RR_EX5.o[11]
bypass2[12] <= Register16:RR_EX5.o[12]
bypass2[13] <= Register16:RR_EX5.o[13]
bypass2[14] <= Register16:RR_EX5.o[14]
bypass2[15] <= Register16:RR_EX5.o[15]
R0[0] <= RegisterBank:RB.R0[0]
R0[1] <= RegisterBank:RB.R0[1]
R0[2] <= RegisterBank:RB.R0[2]
R0[3] <= RegisterBank:RB.R0[3]
R0[4] <= RegisterBank:RB.R0[4]
R0[5] <= RegisterBank:RB.R0[5]
R0[6] <= RegisterBank:RB.R0[6]
R0[7] <= RegisterBank:RB.R0[7]
R0[8] <= RegisterBank:RB.R0[8]
R0[9] <= RegisterBank:RB.R0[9]
R0[10] <= RegisterBank:RB.R0[10]
R0[11] <= RegisterBank:RB.R0[11]
R0[12] <= RegisterBank:RB.R0[12]
R0[13] <= RegisterBank:RB.R0[13]
R0[14] <= RegisterBank:RB.R0[14]
R0[15] <= RegisterBank:RB.R0[15]
R1[0] <= RegisterBank:RB.R1[0]
R1[1] <= RegisterBank:RB.R1[1]
R1[2] <= RegisterBank:RB.R1[2]
R1[3] <= RegisterBank:RB.R1[3]
R1[4] <= RegisterBank:RB.R1[4]
R1[5] <= RegisterBank:RB.R1[5]
R1[6] <= RegisterBank:RB.R1[6]
R1[7] <= RegisterBank:RB.R1[7]
R1[8] <= RegisterBank:RB.R1[8]
R1[9] <= RegisterBank:RB.R1[9]
R1[10] <= RegisterBank:RB.R1[10]
R1[11] <= RegisterBank:RB.R1[11]
R1[12] <= RegisterBank:RB.R1[12]
R1[13] <= RegisterBank:RB.R1[13]
R1[14] <= RegisterBank:RB.R1[14]
R1[15] <= RegisterBank:RB.R1[15]
R2[0] <= RegisterBank:RB.R2[0]
R2[1] <= RegisterBank:RB.R2[1]
R2[2] <= RegisterBank:RB.R2[2]
R2[3] <= RegisterBank:RB.R2[3]
R2[4] <= RegisterBank:RB.R2[4]
R2[5] <= RegisterBank:RB.R2[5]
R2[6] <= RegisterBank:RB.R2[6]
R2[7] <= RegisterBank:RB.R2[7]
R2[8] <= RegisterBank:RB.R2[8]
R2[9] <= RegisterBank:RB.R2[9]
R2[10] <= RegisterBank:RB.R2[10]
R2[11] <= RegisterBank:RB.R2[11]
R2[12] <= RegisterBank:RB.R2[12]
R2[13] <= RegisterBank:RB.R2[13]
R2[14] <= RegisterBank:RB.R2[14]
R2[15] <= RegisterBank:RB.R2[15]
R3[0] <= RegisterBank:RB.R3[0]
R3[1] <= RegisterBank:RB.R3[1]
R3[2] <= RegisterBank:RB.R3[2]
R3[3] <= RegisterBank:RB.R3[3]
R3[4] <= RegisterBank:RB.R3[4]
R3[5] <= RegisterBank:RB.R3[5]
R3[6] <= RegisterBank:RB.R3[6]
R3[7] <= RegisterBank:RB.R3[7]
R3[8] <= RegisterBank:RB.R3[8]
R3[9] <= RegisterBank:RB.R3[9]
R3[10] <= RegisterBank:RB.R3[10]
R3[11] <= RegisterBank:RB.R3[11]
R3[12] <= RegisterBank:RB.R3[12]
R3[13] <= RegisterBank:RB.R3[13]
R3[14] <= RegisterBank:RB.R3[14]
R3[15] <= RegisterBank:RB.R3[15]
R4[0] <= RegisterBank:RB.R4[0]
R4[1] <= RegisterBank:RB.R4[1]
R4[2] <= RegisterBank:RB.R4[2]
R4[3] <= RegisterBank:RB.R4[3]
R4[4] <= RegisterBank:RB.R4[4]
R4[5] <= RegisterBank:RB.R4[5]
R4[6] <= RegisterBank:RB.R4[6]
R4[7] <= RegisterBank:RB.R4[7]
R4[8] <= RegisterBank:RB.R4[8]
R4[9] <= RegisterBank:RB.R4[9]
R4[10] <= RegisterBank:RB.R4[10]
R4[11] <= RegisterBank:RB.R4[11]
R4[12] <= RegisterBank:RB.R4[12]
R4[13] <= RegisterBank:RB.R4[13]
R4[14] <= RegisterBank:RB.R4[14]
R4[15] <= RegisterBank:RB.R4[15]
R5[0] <= RegisterBank:RB.R5[0]
R5[1] <= RegisterBank:RB.R5[1]
R5[2] <= RegisterBank:RB.R5[2]
R5[3] <= RegisterBank:RB.R5[3]
R5[4] <= RegisterBank:RB.R5[4]
R5[5] <= RegisterBank:RB.R5[5]
R5[6] <= RegisterBank:RB.R5[6]
R5[7] <= RegisterBank:RB.R5[7]
R5[8] <= RegisterBank:RB.R5[8]
R5[9] <= RegisterBank:RB.R5[9]
R5[10] <= RegisterBank:RB.R5[10]
R5[11] <= RegisterBank:RB.R5[11]
R5[12] <= RegisterBank:RB.R5[12]
R5[13] <= RegisterBank:RB.R5[13]
R5[14] <= RegisterBank:RB.R5[14]
R5[15] <= RegisterBank:RB.R5[15]
R6[0] <= RegisterBank:RB.R6[0]
R6[1] <= RegisterBank:RB.R6[1]
R6[2] <= RegisterBank:RB.R6[2]
R6[3] <= RegisterBank:RB.R6[3]
R6[4] <= RegisterBank:RB.R6[4]
R6[5] <= RegisterBank:RB.R6[5]
R6[6] <= RegisterBank:RB.R6[6]
R6[7] <= RegisterBank:RB.R6[7]
R6[8] <= RegisterBank:RB.R6[8]
R6[9] <= RegisterBank:RB.R6[9]
R6[10] <= RegisterBank:RB.R6[10]
R6[11] <= RegisterBank:RB.R6[11]
R6[12] <= RegisterBank:RB.R6[12]
R6[13] <= RegisterBank:RB.R6[13]
R6[14] <= RegisterBank:RB.R6[14]
R6[15] <= RegisterBank:RB.R6[15]
R7[0] <= RegisterBank:RB.R7[0]
R7[1] <= RegisterBank:RB.R7[1]
R7[2] <= RegisterBank:RB.R7[2]
R7[3] <= RegisterBank:RB.R7[3]
R7[4] <= RegisterBank:RB.R7[4]
R7[5] <= RegisterBank:RB.R7[5]
R7[6] <= RegisterBank:RB.R7[6]
R7[7] <= RegisterBank:RB.R7[7]
R7[8] <= RegisterBank:RB.R7[8]
R7[9] <= RegisterBank:RB.R7[9]
R7[10] <= RegisterBank:RB.R7[10]
R7[11] <= RegisterBank:RB.R7[11]
R7[12] <= RegisterBank:RB.R7[12]
R7[13] <= RegisterBank:RB.R7[13]
R7[14] <= RegisterBank:RB.R7[14]
R7[15] <= RegisterBank:RB.R7[15]


|DUT|RegisterRead:register_read_inst|RegisterBank:RB
wr_en => Bank[0][1].ENA
wr_en => Bank[0][0].ENA
wr_en => Bank[0][2].ENA
wr_en => Bank[0][3].ENA
wr_en => Bank[0][4].ENA
wr_en => Bank[0][5].ENA
wr_en => Bank[0][6].ENA
wr_en => Bank[0][7].ENA
wr_en => Bank[0][8].ENA
wr_en => Bank[0][9].ENA
wr_en => Bank[0][10].ENA
wr_en => Bank[0][11].ENA
wr_en => Bank[0][12].ENA
wr_en => Bank[0][13].ENA
wr_en => Bank[0][14].ENA
wr_en => Bank[0][15].ENA
wr_en => Bank[1][0].ENA
wr_en => Bank[1][1].ENA
wr_en => Bank[1][2].ENA
wr_en => Bank[1][3].ENA
wr_en => Bank[1][4].ENA
wr_en => Bank[1][5].ENA
wr_en => Bank[1][6].ENA
wr_en => Bank[1][7].ENA
wr_en => Bank[1][8].ENA
wr_en => Bank[1][9].ENA
wr_en => Bank[1][10].ENA
wr_en => Bank[1][11].ENA
wr_en => Bank[1][12].ENA
wr_en => Bank[1][13].ENA
wr_en => Bank[1][14].ENA
wr_en => Bank[1][15].ENA
wr_en => Bank[2][0].ENA
wr_en => Bank[2][1].ENA
wr_en => Bank[2][2].ENA
wr_en => Bank[2][3].ENA
wr_en => Bank[2][4].ENA
wr_en => Bank[2][5].ENA
wr_en => Bank[2][6].ENA
wr_en => Bank[2][7].ENA
wr_en => Bank[2][8].ENA
wr_en => Bank[2][9].ENA
wr_en => Bank[2][10].ENA
wr_en => Bank[2][11].ENA
wr_en => Bank[2][12].ENA
wr_en => Bank[2][13].ENA
wr_en => Bank[2][14].ENA
wr_en => Bank[2][15].ENA
wr_en => Bank[3][0].ENA
wr_en => Bank[3][1].ENA
wr_en => Bank[3][2].ENA
wr_en => Bank[3][3].ENA
wr_en => Bank[3][4].ENA
wr_en => Bank[3][5].ENA
wr_en => Bank[3][6].ENA
wr_en => Bank[3][7].ENA
wr_en => Bank[3][8].ENA
wr_en => Bank[3][9].ENA
wr_en => Bank[3][10].ENA
wr_en => Bank[3][11].ENA
wr_en => Bank[3][12].ENA
wr_en => Bank[3][13].ENA
wr_en => Bank[3][14].ENA
wr_en => Bank[3][15].ENA
wr_en => Bank[4][0].ENA
wr_en => Bank[4][1].ENA
wr_en => Bank[4][2].ENA
wr_en => Bank[4][3].ENA
wr_en => Bank[4][4].ENA
wr_en => Bank[4][5].ENA
wr_en => Bank[4][6].ENA
wr_en => Bank[4][7].ENA
wr_en => Bank[4][8].ENA
wr_en => Bank[4][9].ENA
wr_en => Bank[4][10].ENA
wr_en => Bank[4][11].ENA
wr_en => Bank[4][12].ENA
wr_en => Bank[4][13].ENA
wr_en => Bank[4][14].ENA
wr_en => Bank[4][15].ENA
wr_en => Bank[5][0].ENA
wr_en => Bank[5][1].ENA
wr_en => Bank[5][2].ENA
wr_en => Bank[5][3].ENA
wr_en => Bank[5][4].ENA
wr_en => Bank[5][5].ENA
wr_en => Bank[5][6].ENA
wr_en => Bank[5][7].ENA
wr_en => Bank[5][8].ENA
wr_en => Bank[5][9].ENA
wr_en => Bank[5][10].ENA
wr_en => Bank[5][11].ENA
wr_en => Bank[5][12].ENA
wr_en => Bank[5][13].ENA
wr_en => Bank[5][14].ENA
wr_en => Bank[5][15].ENA
wr_en => Bank[6][0].ENA
wr_en => Bank[6][1].ENA
wr_en => Bank[6][2].ENA
wr_en => Bank[6][3].ENA
wr_en => Bank[6][4].ENA
wr_en => Bank[6][5].ENA
wr_en => Bank[6][6].ENA
wr_en => Bank[6][7].ENA
wr_en => Bank[6][8].ENA
wr_en => Bank[6][9].ENA
wr_en => Bank[6][10].ENA
wr_en => Bank[6][11].ENA
wr_en => Bank[6][12].ENA
wr_en => Bank[6][13].ENA
wr_en => Bank[6][14].ENA
wr_en => Bank[6][15].ENA
wr_en => Bank[7][0].ENA
wr_en => Bank[7][1].ENA
wr_en => Bank[7][2].ENA
wr_en => Bank[7][3].ENA
wr_en => Bank[7][4].ENA
wr_en => Bank[7][5].ENA
wr_en => Bank[7][6].ENA
wr_en => Bank[7][7].ENA
wr_en => Bank[7][8].ENA
wr_en => Bank[7][9].ENA
wr_en => Bank[7][10].ENA
wr_en => Bank[7][11].ENA
wr_en => Bank[7][12].ENA
wr_en => Bank[7][13].ENA
wr_en => Bank[7][14].ENA
wr_en => Bank[7][15].ENA
clk => Bank[0][0].CLK
clk => Bank[0][1].CLK
clk => Bank[0][2].CLK
clk => Bank[0][3].CLK
clk => Bank[0][4].CLK
clk => Bank[0][5].CLK
clk => Bank[0][6].CLK
clk => Bank[0][7].CLK
clk => Bank[0][8].CLK
clk => Bank[0][9].CLK
clk => Bank[0][10].CLK
clk => Bank[0][11].CLK
clk => Bank[0][12].CLK
clk => Bank[0][13].CLK
clk => Bank[0][14].CLK
clk => Bank[0][15].CLK
clk => Bank[1][0].CLK
clk => Bank[1][1].CLK
clk => Bank[1][2].CLK
clk => Bank[1][3].CLK
clk => Bank[1][4].CLK
clk => Bank[1][5].CLK
clk => Bank[1][6].CLK
clk => Bank[1][7].CLK
clk => Bank[1][8].CLK
clk => Bank[1][9].CLK
clk => Bank[1][10].CLK
clk => Bank[1][11].CLK
clk => Bank[1][12].CLK
clk => Bank[1][13].CLK
clk => Bank[1][14].CLK
clk => Bank[1][15].CLK
clk => Bank[2][0].CLK
clk => Bank[2][1].CLK
clk => Bank[2][2].CLK
clk => Bank[2][3].CLK
clk => Bank[2][4].CLK
clk => Bank[2][5].CLK
clk => Bank[2][6].CLK
clk => Bank[2][7].CLK
clk => Bank[2][8].CLK
clk => Bank[2][9].CLK
clk => Bank[2][10].CLK
clk => Bank[2][11].CLK
clk => Bank[2][12].CLK
clk => Bank[2][13].CLK
clk => Bank[2][14].CLK
clk => Bank[2][15].CLK
clk => Bank[3][0].CLK
clk => Bank[3][1].CLK
clk => Bank[3][2].CLK
clk => Bank[3][3].CLK
clk => Bank[3][4].CLK
clk => Bank[3][5].CLK
clk => Bank[3][6].CLK
clk => Bank[3][7].CLK
clk => Bank[3][8].CLK
clk => Bank[3][9].CLK
clk => Bank[3][10].CLK
clk => Bank[3][11].CLK
clk => Bank[3][12].CLK
clk => Bank[3][13].CLK
clk => Bank[3][14].CLK
clk => Bank[3][15].CLK
clk => Bank[4][0].CLK
clk => Bank[4][1].CLK
clk => Bank[4][2].CLK
clk => Bank[4][3].CLK
clk => Bank[4][4].CLK
clk => Bank[4][5].CLK
clk => Bank[4][6].CLK
clk => Bank[4][7].CLK
clk => Bank[4][8].CLK
clk => Bank[4][9].CLK
clk => Bank[4][10].CLK
clk => Bank[4][11].CLK
clk => Bank[4][12].CLK
clk => Bank[4][13].CLK
clk => Bank[4][14].CLK
clk => Bank[4][15].CLK
clk => Bank[5][0].CLK
clk => Bank[5][1].CLK
clk => Bank[5][2].CLK
clk => Bank[5][3].CLK
clk => Bank[5][4].CLK
clk => Bank[5][5].CLK
clk => Bank[5][6].CLK
clk => Bank[5][7].CLK
clk => Bank[5][8].CLK
clk => Bank[5][9].CLK
clk => Bank[5][10].CLK
clk => Bank[5][11].CLK
clk => Bank[5][12].CLK
clk => Bank[5][13].CLK
clk => Bank[5][14].CLK
clk => Bank[5][15].CLK
clk => Bank[6][0].CLK
clk => Bank[6][1].CLK
clk => Bank[6][2].CLK
clk => Bank[6][3].CLK
clk => Bank[6][4].CLK
clk => Bank[6][5].CLK
clk => Bank[6][6].CLK
clk => Bank[6][7].CLK
clk => Bank[6][8].CLK
clk => Bank[6][9].CLK
clk => Bank[6][10].CLK
clk => Bank[6][11].CLK
clk => Bank[6][12].CLK
clk => Bank[6][13].CLK
clk => Bank[6][14].CLK
clk => Bank[6][15].CLK
clk => Bank[7][0].CLK
clk => Bank[7][1].CLK
clk => Bank[7][2].CLK
clk => Bank[7][3].CLK
clk => Bank[7][4].CLK
clk => Bank[7][5].CLK
clk => Bank[7][6].CLK
clk => Bank[7][7].CLK
clk => Bank[7][8].CLK
clk => Bank[7][9].CLK
clk => Bank[7][10].CLK
clk => Bank[7][11].CLK
clk => Bank[7][12].CLK
clk => Bank[7][13].CLK
clk => Bank[7][14].CLK
clk => Bank[7][15].CLK
wr_addr[0] => Equal0.IN5
wr_addr[0] => Decoder0.IN2
wr_addr[1] => Equal0.IN4
wr_addr[1] => Decoder0.IN1
wr_addr[2] => Equal0.IN3
wr_addr[2] => Decoder0.IN0
rd_addr1[0] => Mux0.IN2
rd_addr1[0] => Mux1.IN2
rd_addr1[0] => Mux2.IN2
rd_addr1[0] => Mux3.IN2
rd_addr1[0] => Mux4.IN2
rd_addr1[0] => Mux5.IN2
rd_addr1[0] => Mux6.IN2
rd_addr1[0] => Mux7.IN2
rd_addr1[0] => Mux8.IN2
rd_addr1[0] => Mux9.IN2
rd_addr1[0] => Mux10.IN2
rd_addr1[0] => Mux11.IN2
rd_addr1[0] => Mux12.IN2
rd_addr1[0] => Mux13.IN2
rd_addr1[0] => Mux14.IN2
rd_addr1[0] => Mux15.IN2
rd_addr1[1] => Mux0.IN1
rd_addr1[1] => Mux1.IN1
rd_addr1[1] => Mux2.IN1
rd_addr1[1] => Mux3.IN1
rd_addr1[1] => Mux4.IN1
rd_addr1[1] => Mux5.IN1
rd_addr1[1] => Mux6.IN1
rd_addr1[1] => Mux7.IN1
rd_addr1[1] => Mux8.IN1
rd_addr1[1] => Mux9.IN1
rd_addr1[1] => Mux10.IN1
rd_addr1[1] => Mux11.IN1
rd_addr1[1] => Mux12.IN1
rd_addr1[1] => Mux13.IN1
rd_addr1[1] => Mux14.IN1
rd_addr1[1] => Mux15.IN1
rd_addr1[2] => Mux0.IN0
rd_addr1[2] => Mux1.IN0
rd_addr1[2] => Mux2.IN0
rd_addr1[2] => Mux3.IN0
rd_addr1[2] => Mux4.IN0
rd_addr1[2] => Mux5.IN0
rd_addr1[2] => Mux6.IN0
rd_addr1[2] => Mux7.IN0
rd_addr1[2] => Mux8.IN0
rd_addr1[2] => Mux9.IN0
rd_addr1[2] => Mux10.IN0
rd_addr1[2] => Mux11.IN0
rd_addr1[2] => Mux12.IN0
rd_addr1[2] => Mux13.IN0
rd_addr1[2] => Mux14.IN0
rd_addr1[2] => Mux15.IN0
rd_addr2[0] => Mux16.IN2
rd_addr2[0] => Mux17.IN2
rd_addr2[0] => Mux18.IN2
rd_addr2[0] => Mux19.IN2
rd_addr2[0] => Mux20.IN2
rd_addr2[0] => Mux21.IN2
rd_addr2[0] => Mux22.IN2
rd_addr2[0] => Mux23.IN2
rd_addr2[0] => Mux24.IN2
rd_addr2[0] => Mux25.IN2
rd_addr2[0] => Mux26.IN2
rd_addr2[0] => Mux27.IN2
rd_addr2[0] => Mux28.IN2
rd_addr2[0] => Mux29.IN2
rd_addr2[0] => Mux30.IN2
rd_addr2[0] => Mux31.IN2
rd_addr2[1] => Mux16.IN1
rd_addr2[1] => Mux17.IN1
rd_addr2[1] => Mux18.IN1
rd_addr2[1] => Mux19.IN1
rd_addr2[1] => Mux20.IN1
rd_addr2[1] => Mux21.IN1
rd_addr2[1] => Mux22.IN1
rd_addr2[1] => Mux23.IN1
rd_addr2[1] => Mux24.IN1
rd_addr2[1] => Mux25.IN1
rd_addr2[1] => Mux26.IN1
rd_addr2[1] => Mux27.IN1
rd_addr2[1] => Mux28.IN1
rd_addr2[1] => Mux29.IN1
rd_addr2[1] => Mux30.IN1
rd_addr2[1] => Mux31.IN1
rd_addr2[2] => Mux16.IN0
rd_addr2[2] => Mux17.IN0
rd_addr2[2] => Mux18.IN0
rd_addr2[2] => Mux19.IN0
rd_addr2[2] => Mux20.IN0
rd_addr2[2] => Mux21.IN0
rd_addr2[2] => Mux22.IN0
rd_addr2[2] => Mux23.IN0
rd_addr2[2] => Mux24.IN0
rd_addr2[2] => Mux25.IN0
rd_addr2[2] => Mux26.IN0
rd_addr2[2] => Mux27.IN0
rd_addr2[2] => Mux28.IN0
rd_addr2[2] => Mux29.IN0
rd_addr2[2] => Mux30.IN0
rd_addr2[2] => Mux31.IN0
wr_data[0] => Bank.DATAB
wr_data[0] => Bank.DATAB
wr_data[0] => Bank.DATAB
wr_data[0] => Bank.DATAB
wr_data[0] => Bank.DATAB
wr_data[0] => Bank.DATAB
wr_data[0] => Bank.DATAB
wr_data[0] => Bank.DATAB
wr_data[1] => Bank.DATAB
wr_data[1] => Bank.DATAB
wr_data[1] => Bank.DATAB
wr_data[1] => Bank.DATAB
wr_data[1] => Bank.DATAB
wr_data[1] => Bank.DATAB
wr_data[1] => Bank.DATAB
wr_data[1] => Bank.DATAB
wr_data[2] => Bank.DATAB
wr_data[2] => Bank.DATAB
wr_data[2] => Bank.DATAB
wr_data[2] => Bank.DATAB
wr_data[2] => Bank.DATAB
wr_data[2] => Bank.DATAB
wr_data[2] => Bank.DATAB
wr_data[2] => Bank.DATAB
wr_data[3] => Bank.DATAB
wr_data[3] => Bank.DATAB
wr_data[3] => Bank.DATAB
wr_data[3] => Bank.DATAB
wr_data[3] => Bank.DATAB
wr_data[3] => Bank.DATAB
wr_data[3] => Bank.DATAB
wr_data[3] => Bank.DATAB
wr_data[4] => Bank.DATAB
wr_data[4] => Bank.DATAB
wr_data[4] => Bank.DATAB
wr_data[4] => Bank.DATAB
wr_data[4] => Bank.DATAB
wr_data[4] => Bank.DATAB
wr_data[4] => Bank.DATAB
wr_data[4] => Bank.DATAB
wr_data[5] => Bank.DATAB
wr_data[5] => Bank.DATAB
wr_data[5] => Bank.DATAB
wr_data[5] => Bank.DATAB
wr_data[5] => Bank.DATAB
wr_data[5] => Bank.DATAB
wr_data[5] => Bank.DATAB
wr_data[5] => Bank.DATAB
wr_data[6] => Bank.DATAB
wr_data[6] => Bank.DATAB
wr_data[6] => Bank.DATAB
wr_data[6] => Bank.DATAB
wr_data[6] => Bank.DATAB
wr_data[6] => Bank.DATAB
wr_data[6] => Bank.DATAB
wr_data[6] => Bank.DATAB
wr_data[7] => Bank.DATAB
wr_data[7] => Bank.DATAB
wr_data[7] => Bank.DATAB
wr_data[7] => Bank.DATAB
wr_data[7] => Bank.DATAB
wr_data[7] => Bank.DATAB
wr_data[7] => Bank.DATAB
wr_data[7] => Bank.DATAB
wr_data[8] => Bank.DATAB
wr_data[8] => Bank.DATAB
wr_data[8] => Bank.DATAB
wr_data[8] => Bank.DATAB
wr_data[8] => Bank.DATAB
wr_data[8] => Bank.DATAB
wr_data[8] => Bank.DATAB
wr_data[8] => Bank.DATAB
wr_data[9] => Bank.DATAB
wr_data[9] => Bank.DATAB
wr_data[9] => Bank.DATAB
wr_data[9] => Bank.DATAB
wr_data[9] => Bank.DATAB
wr_data[9] => Bank.DATAB
wr_data[9] => Bank.DATAB
wr_data[9] => Bank.DATAB
wr_data[10] => Bank.DATAB
wr_data[10] => Bank.DATAB
wr_data[10] => Bank.DATAB
wr_data[10] => Bank.DATAB
wr_data[10] => Bank.DATAB
wr_data[10] => Bank.DATAB
wr_data[10] => Bank.DATAB
wr_data[10] => Bank.DATAB
wr_data[11] => Bank.DATAB
wr_data[11] => Bank.DATAB
wr_data[11] => Bank.DATAB
wr_data[11] => Bank.DATAB
wr_data[11] => Bank.DATAB
wr_data[11] => Bank.DATAB
wr_data[11] => Bank.DATAB
wr_data[11] => Bank.DATAB
wr_data[12] => Bank.DATAB
wr_data[12] => Bank.DATAB
wr_data[12] => Bank.DATAB
wr_data[12] => Bank.DATAB
wr_data[12] => Bank.DATAB
wr_data[12] => Bank.DATAB
wr_data[12] => Bank.DATAB
wr_data[12] => Bank.DATAB
wr_data[13] => Bank.DATAB
wr_data[13] => Bank.DATAB
wr_data[13] => Bank.DATAB
wr_data[13] => Bank.DATAB
wr_data[13] => Bank.DATAB
wr_data[13] => Bank.DATAB
wr_data[13] => Bank.DATAB
wr_data[13] => Bank.DATAB
wr_data[14] => Bank.DATAB
wr_data[14] => Bank.DATAB
wr_data[14] => Bank.DATAB
wr_data[14] => Bank.DATAB
wr_data[14] => Bank.DATAB
wr_data[14] => Bank.DATAB
wr_data[14] => Bank.DATAB
wr_data[14] => Bank.DATAB
wr_data[15] => Bank.DATAB
wr_data[15] => Bank.DATAB
wr_data[15] => Bank.DATAB
wr_data[15] => Bank.DATAB
wr_data[15] => Bank.DATAB
wr_data[15] => Bank.DATAB
wr_data[15] => Bank.DATAB
wr_data[15] => Bank.DATAB
PC_wr_data[0] => Bank.DATAA
PC_wr_data[1] => Bank.DATAA
PC_wr_data[2] => Bank.DATAA
PC_wr_data[3] => Bank.DATAA
PC_wr_data[4] => Bank.DATAA
PC_wr_data[5] => Bank.DATAA
PC_wr_data[6] => Bank.DATAA
PC_wr_data[7] => Bank.DATAA
PC_wr_data[8] => Bank.DATAA
PC_wr_data[9] => Bank.DATAA
PC_wr_data[10] => Bank.DATAA
PC_wr_data[11] => Bank.DATAA
PC_wr_data[12] => Bank.DATAA
PC_wr_data[13] => Bank.DATAA
PC_wr_data[14] => Bank.DATAA
PC_wr_data[15] => Bank.DATAA
data_out1[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
R0[0] <= Bank[0][0].DB_MAX_OUTPUT_PORT_TYPE
R0[1] <= Bank[0][1].DB_MAX_OUTPUT_PORT_TYPE
R0[2] <= Bank[0][2].DB_MAX_OUTPUT_PORT_TYPE
R0[3] <= Bank[0][3].DB_MAX_OUTPUT_PORT_TYPE
R0[4] <= Bank[0][4].DB_MAX_OUTPUT_PORT_TYPE
R0[5] <= Bank[0][5].DB_MAX_OUTPUT_PORT_TYPE
R0[6] <= Bank[0][6].DB_MAX_OUTPUT_PORT_TYPE
R0[7] <= Bank[0][7].DB_MAX_OUTPUT_PORT_TYPE
R0[8] <= Bank[0][8].DB_MAX_OUTPUT_PORT_TYPE
R0[9] <= Bank[0][9].DB_MAX_OUTPUT_PORT_TYPE
R0[10] <= Bank[0][10].DB_MAX_OUTPUT_PORT_TYPE
R0[11] <= Bank[0][11].DB_MAX_OUTPUT_PORT_TYPE
R0[12] <= Bank[0][12].DB_MAX_OUTPUT_PORT_TYPE
R0[13] <= Bank[0][13].DB_MAX_OUTPUT_PORT_TYPE
R0[14] <= Bank[0][14].DB_MAX_OUTPUT_PORT_TYPE
R0[15] <= Bank[0][15].DB_MAX_OUTPUT_PORT_TYPE
R1[0] <= Bank[1][0].DB_MAX_OUTPUT_PORT_TYPE
R1[1] <= Bank[1][1].DB_MAX_OUTPUT_PORT_TYPE
R1[2] <= Bank[1][2].DB_MAX_OUTPUT_PORT_TYPE
R1[3] <= Bank[1][3].DB_MAX_OUTPUT_PORT_TYPE
R1[4] <= Bank[1][4].DB_MAX_OUTPUT_PORT_TYPE
R1[5] <= Bank[1][5].DB_MAX_OUTPUT_PORT_TYPE
R1[6] <= Bank[1][6].DB_MAX_OUTPUT_PORT_TYPE
R1[7] <= Bank[1][7].DB_MAX_OUTPUT_PORT_TYPE
R1[8] <= Bank[1][8].DB_MAX_OUTPUT_PORT_TYPE
R1[9] <= Bank[1][9].DB_MAX_OUTPUT_PORT_TYPE
R1[10] <= Bank[1][10].DB_MAX_OUTPUT_PORT_TYPE
R1[11] <= Bank[1][11].DB_MAX_OUTPUT_PORT_TYPE
R1[12] <= Bank[1][12].DB_MAX_OUTPUT_PORT_TYPE
R1[13] <= Bank[1][13].DB_MAX_OUTPUT_PORT_TYPE
R1[14] <= Bank[1][14].DB_MAX_OUTPUT_PORT_TYPE
R1[15] <= Bank[1][15].DB_MAX_OUTPUT_PORT_TYPE
R2[0] <= Bank[2][0].DB_MAX_OUTPUT_PORT_TYPE
R2[1] <= Bank[2][1].DB_MAX_OUTPUT_PORT_TYPE
R2[2] <= Bank[2][2].DB_MAX_OUTPUT_PORT_TYPE
R2[3] <= Bank[2][3].DB_MAX_OUTPUT_PORT_TYPE
R2[4] <= Bank[2][4].DB_MAX_OUTPUT_PORT_TYPE
R2[5] <= Bank[2][5].DB_MAX_OUTPUT_PORT_TYPE
R2[6] <= Bank[2][6].DB_MAX_OUTPUT_PORT_TYPE
R2[7] <= Bank[2][7].DB_MAX_OUTPUT_PORT_TYPE
R2[8] <= Bank[2][8].DB_MAX_OUTPUT_PORT_TYPE
R2[9] <= Bank[2][9].DB_MAX_OUTPUT_PORT_TYPE
R2[10] <= Bank[2][10].DB_MAX_OUTPUT_PORT_TYPE
R2[11] <= Bank[2][11].DB_MAX_OUTPUT_PORT_TYPE
R2[12] <= Bank[2][12].DB_MAX_OUTPUT_PORT_TYPE
R2[13] <= Bank[2][13].DB_MAX_OUTPUT_PORT_TYPE
R2[14] <= Bank[2][14].DB_MAX_OUTPUT_PORT_TYPE
R2[15] <= Bank[2][15].DB_MAX_OUTPUT_PORT_TYPE
R3[0] <= Bank[3][0].DB_MAX_OUTPUT_PORT_TYPE
R3[1] <= Bank[3][1].DB_MAX_OUTPUT_PORT_TYPE
R3[2] <= Bank[3][2].DB_MAX_OUTPUT_PORT_TYPE
R3[3] <= Bank[3][3].DB_MAX_OUTPUT_PORT_TYPE
R3[4] <= Bank[3][4].DB_MAX_OUTPUT_PORT_TYPE
R3[5] <= Bank[3][5].DB_MAX_OUTPUT_PORT_TYPE
R3[6] <= Bank[3][6].DB_MAX_OUTPUT_PORT_TYPE
R3[7] <= Bank[3][7].DB_MAX_OUTPUT_PORT_TYPE
R3[8] <= Bank[3][8].DB_MAX_OUTPUT_PORT_TYPE
R3[9] <= Bank[3][9].DB_MAX_OUTPUT_PORT_TYPE
R3[10] <= Bank[3][10].DB_MAX_OUTPUT_PORT_TYPE
R3[11] <= Bank[3][11].DB_MAX_OUTPUT_PORT_TYPE
R3[12] <= Bank[3][12].DB_MAX_OUTPUT_PORT_TYPE
R3[13] <= Bank[3][13].DB_MAX_OUTPUT_PORT_TYPE
R3[14] <= Bank[3][14].DB_MAX_OUTPUT_PORT_TYPE
R3[15] <= Bank[3][15].DB_MAX_OUTPUT_PORT_TYPE
R4[0] <= Bank[4][0].DB_MAX_OUTPUT_PORT_TYPE
R4[1] <= Bank[4][1].DB_MAX_OUTPUT_PORT_TYPE
R4[2] <= Bank[4][2].DB_MAX_OUTPUT_PORT_TYPE
R4[3] <= Bank[4][3].DB_MAX_OUTPUT_PORT_TYPE
R4[4] <= Bank[4][4].DB_MAX_OUTPUT_PORT_TYPE
R4[5] <= Bank[4][5].DB_MAX_OUTPUT_PORT_TYPE
R4[6] <= Bank[4][6].DB_MAX_OUTPUT_PORT_TYPE
R4[7] <= Bank[4][7].DB_MAX_OUTPUT_PORT_TYPE
R4[8] <= Bank[4][8].DB_MAX_OUTPUT_PORT_TYPE
R4[9] <= Bank[4][9].DB_MAX_OUTPUT_PORT_TYPE
R4[10] <= Bank[4][10].DB_MAX_OUTPUT_PORT_TYPE
R4[11] <= Bank[4][11].DB_MAX_OUTPUT_PORT_TYPE
R4[12] <= Bank[4][12].DB_MAX_OUTPUT_PORT_TYPE
R4[13] <= Bank[4][13].DB_MAX_OUTPUT_PORT_TYPE
R4[14] <= Bank[4][14].DB_MAX_OUTPUT_PORT_TYPE
R4[15] <= Bank[4][15].DB_MAX_OUTPUT_PORT_TYPE
R5[0] <= Bank[5][0].DB_MAX_OUTPUT_PORT_TYPE
R5[1] <= Bank[5][1].DB_MAX_OUTPUT_PORT_TYPE
R5[2] <= Bank[5][2].DB_MAX_OUTPUT_PORT_TYPE
R5[3] <= Bank[5][3].DB_MAX_OUTPUT_PORT_TYPE
R5[4] <= Bank[5][4].DB_MAX_OUTPUT_PORT_TYPE
R5[5] <= Bank[5][5].DB_MAX_OUTPUT_PORT_TYPE
R5[6] <= Bank[5][6].DB_MAX_OUTPUT_PORT_TYPE
R5[7] <= Bank[5][7].DB_MAX_OUTPUT_PORT_TYPE
R5[8] <= Bank[5][8].DB_MAX_OUTPUT_PORT_TYPE
R5[9] <= Bank[5][9].DB_MAX_OUTPUT_PORT_TYPE
R5[10] <= Bank[5][10].DB_MAX_OUTPUT_PORT_TYPE
R5[11] <= Bank[5][11].DB_MAX_OUTPUT_PORT_TYPE
R5[12] <= Bank[5][12].DB_MAX_OUTPUT_PORT_TYPE
R5[13] <= Bank[5][13].DB_MAX_OUTPUT_PORT_TYPE
R5[14] <= Bank[5][14].DB_MAX_OUTPUT_PORT_TYPE
R5[15] <= Bank[5][15].DB_MAX_OUTPUT_PORT_TYPE
R6[0] <= Bank[6][0].DB_MAX_OUTPUT_PORT_TYPE
R6[1] <= Bank[6][1].DB_MAX_OUTPUT_PORT_TYPE
R6[2] <= Bank[6][2].DB_MAX_OUTPUT_PORT_TYPE
R6[3] <= Bank[6][3].DB_MAX_OUTPUT_PORT_TYPE
R6[4] <= Bank[6][4].DB_MAX_OUTPUT_PORT_TYPE
R6[5] <= Bank[6][5].DB_MAX_OUTPUT_PORT_TYPE
R6[6] <= Bank[6][6].DB_MAX_OUTPUT_PORT_TYPE
R6[7] <= Bank[6][7].DB_MAX_OUTPUT_PORT_TYPE
R6[8] <= Bank[6][8].DB_MAX_OUTPUT_PORT_TYPE
R6[9] <= Bank[6][9].DB_MAX_OUTPUT_PORT_TYPE
R6[10] <= Bank[6][10].DB_MAX_OUTPUT_PORT_TYPE
R6[11] <= Bank[6][11].DB_MAX_OUTPUT_PORT_TYPE
R6[12] <= Bank[6][12].DB_MAX_OUTPUT_PORT_TYPE
R6[13] <= Bank[6][13].DB_MAX_OUTPUT_PORT_TYPE
R6[14] <= Bank[6][14].DB_MAX_OUTPUT_PORT_TYPE
R6[15] <= Bank[6][15].DB_MAX_OUTPUT_PORT_TYPE
R7[0] <= Bank[7][0].DB_MAX_OUTPUT_PORT_TYPE
R7[1] <= Bank[7][1].DB_MAX_OUTPUT_PORT_TYPE
R7[2] <= Bank[7][2].DB_MAX_OUTPUT_PORT_TYPE
R7[3] <= Bank[7][3].DB_MAX_OUTPUT_PORT_TYPE
R7[4] <= Bank[7][4].DB_MAX_OUTPUT_PORT_TYPE
R7[5] <= Bank[7][5].DB_MAX_OUTPUT_PORT_TYPE
R7[6] <= Bank[7][6].DB_MAX_OUTPUT_PORT_TYPE
R7[7] <= Bank[7][7].DB_MAX_OUTPUT_PORT_TYPE
R7[8] <= Bank[7][8].DB_MAX_OUTPUT_PORT_TYPE
R7[9] <= Bank[7][9].DB_MAX_OUTPUT_PORT_TYPE
R7[10] <= Bank[7][10].DB_MAX_OUTPUT_PORT_TYPE
R7[11] <= Bank[7][11].DB_MAX_OUTPUT_PORT_TYPE
R7[12] <= Bank[7][12].DB_MAX_OUTPUT_PORT_TYPE
R7[13] <= Bank[7][13].DB_MAX_OUTPUT_PORT_TYPE
R7[14] <= Bank[7][14].DB_MAX_OUTPUT_PORT_TYPE
R7[15] <= Bank[7][15].DB_MAX_OUTPUT_PORT_TYPE


|DUT|RegisterRead:register_read_inst|Register16:RR_EX1
d[0] => in_d[0].DATAIN
d[1] => in_d[1].DATAIN
d[2] => in_d[2].DATAIN
d[3] => in_d[3].DATAIN
d[4] => in_d[4].DATAIN
d[5] => in_d[5].DATAIN
d[6] => in_d[6].DATAIN
d[7] => in_d[7].DATAIN
d[8] => in_d[8].DATAIN
d[9] => in_d[9].DATAIN
d[10] => in_d[10].DATAIN
d[11] => in_d[11].DATAIN
d[12] => in_d[12].DATAIN
d[13] => in_d[13].DATAIN
d[14] => in_d[14].DATAIN
d[15] => in_d[15].DATAIN
clk => o[0]~reg0.CLK
clk => o[1]~reg0.CLK
clk => o[2]~reg0.CLK
clk => o[3]~reg0.CLK
clk => o[4]~reg0.CLK
clk => o[5]~reg0.CLK
clk => o[6]~reg0.CLK
clk => o[7]~reg0.CLK
clk => o[8]~reg0.CLK
clk => o[9]~reg0.CLK
clk => o[10]~reg0.CLK
clk => o[11]~reg0.CLK
clk => o[12]~reg0.CLK
clk => o[13]~reg0.CLK
clk => o[14]~reg0.CLK
clk => o[15]~reg0.CLK
clk => in_d[0].CLK
clk => in_d[1].CLK
clk => in_d[2].CLK
clk => in_d[3].CLK
clk => in_d[4].CLK
clk => in_d[5].CLK
clk => in_d[6].CLK
clk => in_d[7].CLK
clk => in_d[8].CLK
clk => in_d[9].CLK
clk => in_d[10].CLK
clk => in_d[11].CLK
clk => in_d[12].CLK
clk => in_d[13].CLK
clk => in_d[14].CLK
clk => in_d[15].CLK
en => o[0]~reg0.ENA
en => o[1]~reg0.ENA
en => o[2]~reg0.ENA
en => o[3]~reg0.ENA
en => o[4]~reg0.ENA
en => o[5]~reg0.ENA
en => o[6]~reg0.ENA
en => o[7]~reg0.ENA
en => o[8]~reg0.ENA
en => o[9]~reg0.ENA
en => o[10]~reg0.ENA
en => o[11]~reg0.ENA
en => o[12]~reg0.ENA
en => o[13]~reg0.ENA
en => o[14]~reg0.ENA
en => o[15]~reg0.ENA
o[0] <= o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|RegisterRead:register_read_inst|Register16:RR_EX2
d[0] => in_d[0].DATAIN
d[1] => in_d[1].DATAIN
d[2] => in_d[2].DATAIN
d[3] => in_d[3].DATAIN
d[4] => in_d[4].DATAIN
d[5] => in_d[5].DATAIN
d[6] => in_d[6].DATAIN
d[7] => in_d[7].DATAIN
d[8] => in_d[8].DATAIN
d[9] => in_d[9].DATAIN
d[10] => in_d[10].DATAIN
d[11] => in_d[11].DATAIN
d[12] => in_d[12].DATAIN
d[13] => in_d[13].DATAIN
d[14] => in_d[14].DATAIN
d[15] => in_d[15].DATAIN
clk => o[0]~reg0.CLK
clk => o[1]~reg0.CLK
clk => o[2]~reg0.CLK
clk => o[3]~reg0.CLK
clk => o[4]~reg0.CLK
clk => o[5]~reg0.CLK
clk => o[6]~reg0.CLK
clk => o[7]~reg0.CLK
clk => o[8]~reg0.CLK
clk => o[9]~reg0.CLK
clk => o[10]~reg0.CLK
clk => o[11]~reg0.CLK
clk => o[12]~reg0.CLK
clk => o[13]~reg0.CLK
clk => o[14]~reg0.CLK
clk => o[15]~reg0.CLK
clk => in_d[0].CLK
clk => in_d[1].CLK
clk => in_d[2].CLK
clk => in_d[3].CLK
clk => in_d[4].CLK
clk => in_d[5].CLK
clk => in_d[6].CLK
clk => in_d[7].CLK
clk => in_d[8].CLK
clk => in_d[9].CLK
clk => in_d[10].CLK
clk => in_d[11].CLK
clk => in_d[12].CLK
clk => in_d[13].CLK
clk => in_d[14].CLK
clk => in_d[15].CLK
en => o[0]~reg0.ENA
en => o[1]~reg0.ENA
en => o[2]~reg0.ENA
en => o[3]~reg0.ENA
en => o[4]~reg0.ENA
en => o[5]~reg0.ENA
en => o[6]~reg0.ENA
en => o[7]~reg0.ENA
en => o[8]~reg0.ENA
en => o[9]~reg0.ENA
en => o[10]~reg0.ENA
en => o[11]~reg0.ENA
en => o[12]~reg0.ENA
en => o[13]~reg0.ENA
en => o[14]~reg0.ENA
en => o[15]~reg0.ENA
o[0] <= o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|RegisterRead:register_read_inst|Register16:RR_EX3
d[0] => in_d[0].DATAIN
d[1] => in_d[1].DATAIN
d[2] => in_d[2].DATAIN
d[3] => in_d[3].DATAIN
d[4] => in_d[4].DATAIN
d[5] => in_d[5].DATAIN
d[6] => in_d[6].DATAIN
d[7] => in_d[7].DATAIN
d[8] => in_d[8].DATAIN
d[9] => in_d[9].DATAIN
d[10] => in_d[10].DATAIN
d[11] => in_d[11].DATAIN
d[12] => in_d[12].DATAIN
d[13] => in_d[13].DATAIN
d[14] => in_d[14].DATAIN
d[15] => in_d[15].DATAIN
clk => o[0]~reg0.CLK
clk => o[1]~reg0.CLK
clk => o[2]~reg0.CLK
clk => o[3]~reg0.CLK
clk => o[4]~reg0.CLK
clk => o[5]~reg0.CLK
clk => o[6]~reg0.CLK
clk => o[7]~reg0.CLK
clk => o[8]~reg0.CLK
clk => o[9]~reg0.CLK
clk => o[10]~reg0.CLK
clk => o[11]~reg0.CLK
clk => o[12]~reg0.CLK
clk => o[13]~reg0.CLK
clk => o[14]~reg0.CLK
clk => o[15]~reg0.CLK
clk => in_d[0].CLK
clk => in_d[1].CLK
clk => in_d[2].CLK
clk => in_d[3].CLK
clk => in_d[4].CLK
clk => in_d[5].CLK
clk => in_d[6].CLK
clk => in_d[7].CLK
clk => in_d[8].CLK
clk => in_d[9].CLK
clk => in_d[10].CLK
clk => in_d[11].CLK
clk => in_d[12].CLK
clk => in_d[13].CLK
clk => in_d[14].CLK
clk => in_d[15].CLK
en => o[0]~reg0.ENA
en => o[1]~reg0.ENA
en => o[2]~reg0.ENA
en => o[3]~reg0.ENA
en => o[4]~reg0.ENA
en => o[5]~reg0.ENA
en => o[6]~reg0.ENA
en => o[7]~reg0.ENA
en => o[8]~reg0.ENA
en => o[9]~reg0.ENA
en => o[10]~reg0.ENA
en => o[11]~reg0.ENA
en => o[12]~reg0.ENA
en => o[13]~reg0.ENA
en => o[14]~reg0.ENA
en => o[15]~reg0.ENA
o[0] <= o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|RegisterRead:register_read_inst|Register16:RR_EX4
d[0] => in_d[0].DATAIN
d[1] => in_d[1].DATAIN
d[2] => in_d[2].DATAIN
d[3] => in_d[3].DATAIN
d[4] => in_d[4].DATAIN
d[5] => in_d[5].DATAIN
d[6] => in_d[6].DATAIN
d[7] => in_d[7].DATAIN
d[8] => in_d[8].DATAIN
d[9] => in_d[9].DATAIN
d[10] => in_d[10].DATAIN
d[11] => in_d[11].DATAIN
d[12] => in_d[12].DATAIN
d[13] => in_d[13].DATAIN
d[14] => in_d[14].DATAIN
d[15] => in_d[15].DATAIN
clk => o[0]~reg0.CLK
clk => o[1]~reg0.CLK
clk => o[2]~reg0.CLK
clk => o[3]~reg0.CLK
clk => o[4]~reg0.CLK
clk => o[5]~reg0.CLK
clk => o[6]~reg0.CLK
clk => o[7]~reg0.CLK
clk => o[8]~reg0.CLK
clk => o[9]~reg0.CLK
clk => o[10]~reg0.CLK
clk => o[11]~reg0.CLK
clk => o[12]~reg0.CLK
clk => o[13]~reg0.CLK
clk => o[14]~reg0.CLK
clk => o[15]~reg0.CLK
clk => in_d[0].CLK
clk => in_d[1].CLK
clk => in_d[2].CLK
clk => in_d[3].CLK
clk => in_d[4].CLK
clk => in_d[5].CLK
clk => in_d[6].CLK
clk => in_d[7].CLK
clk => in_d[8].CLK
clk => in_d[9].CLK
clk => in_d[10].CLK
clk => in_d[11].CLK
clk => in_d[12].CLK
clk => in_d[13].CLK
clk => in_d[14].CLK
clk => in_d[15].CLK
en => o[0]~reg0.ENA
en => o[1]~reg0.ENA
en => o[2]~reg0.ENA
en => o[3]~reg0.ENA
en => o[4]~reg0.ENA
en => o[5]~reg0.ENA
en => o[6]~reg0.ENA
en => o[7]~reg0.ENA
en => o[8]~reg0.ENA
en => o[9]~reg0.ENA
en => o[10]~reg0.ENA
en => o[11]~reg0.ENA
en => o[12]~reg0.ENA
en => o[13]~reg0.ENA
en => o[14]~reg0.ENA
en => o[15]~reg0.ENA
o[0] <= o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|RegisterRead:register_read_inst|Register16:RR_EX5
d[0] => in_d[0].DATAIN
d[1] => in_d[1].DATAIN
d[2] => in_d[2].DATAIN
d[3] => in_d[3].DATAIN
d[4] => in_d[4].DATAIN
d[5] => in_d[5].DATAIN
d[6] => in_d[6].DATAIN
d[7] => in_d[7].DATAIN
d[8] => in_d[8].DATAIN
d[9] => in_d[9].DATAIN
d[10] => in_d[10].DATAIN
d[11] => in_d[11].DATAIN
d[12] => in_d[12].DATAIN
d[13] => in_d[13].DATAIN
d[14] => in_d[14].DATAIN
d[15] => in_d[15].DATAIN
clk => o[0]~reg0.CLK
clk => o[1]~reg0.CLK
clk => o[2]~reg0.CLK
clk => o[3]~reg0.CLK
clk => o[4]~reg0.CLK
clk => o[5]~reg0.CLK
clk => o[6]~reg0.CLK
clk => o[7]~reg0.CLK
clk => o[8]~reg0.CLK
clk => o[9]~reg0.CLK
clk => o[10]~reg0.CLK
clk => o[11]~reg0.CLK
clk => o[12]~reg0.CLK
clk => o[13]~reg0.CLK
clk => o[14]~reg0.CLK
clk => o[15]~reg0.CLK
clk => in_d[0].CLK
clk => in_d[1].CLK
clk => in_d[2].CLK
clk => in_d[3].CLK
clk => in_d[4].CLK
clk => in_d[5].CLK
clk => in_d[6].CLK
clk => in_d[7].CLK
clk => in_d[8].CLK
clk => in_d[9].CLK
clk => in_d[10].CLK
clk => in_d[11].CLK
clk => in_d[12].CLK
clk => in_d[13].CLK
clk => in_d[14].CLK
clk => in_d[15].CLK
en => o[0]~reg0.ENA
en => o[1]~reg0.ENA
en => o[2]~reg0.ENA
en => o[3]~reg0.ENA
en => o[4]~reg0.ENA
en => o[5]~reg0.ENA
en => o[6]~reg0.ENA
en => o[7]~reg0.ENA
en => o[8]~reg0.ENA
en => o[9]~reg0.ENA
en => o[10]~reg0.ENA
en => o[11]~reg0.ENA
en => o[12]~reg0.ENA
en => o[13]~reg0.ENA
en => o[14]~reg0.ENA
en => o[15]~reg0.ENA
o[0] <= o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst
clk => Register16:EX_MA1.clk
clk => Register16:EX_MA2.clk
clk => Register16:EX_MA3.clk
exe_en => ALU_16:ALU1.alu_en
exe_en => Register16:EX_MA1.en
exe_en => Register16:EX_MA2.en
exe_en => Register16:EX_MA3.en
cin => Mux34.IN0
cin => Mux34.IN1
cin => Mux34.IN2
cin => Mux34.IN3
cin => ALU_16:ALU1.cin
cin => Mux34.IN4
cin => Mux35.IN0
cin => Register16:EX_MA2.d[3]
zin => Mux35.IN1
zin => Mux35.IN2
zin => Mux35.IN3
zin => Mux35.IN4
zin => ALU_16:ALU1.zin
zin => Mux34.IN5
zin => Mux35.IN5
zin => Register16:EX_MA2.d[2]
data_in1[0] => ALU_16:ALU1.A[0]
data_in1[1] => ALU_16:ALU1.A[1]
data_in1[2] => ALU_16:ALU1.A[2]
data_in1[3] => ALU_16:ALU1.A[3]
data_in1[4] => ALU_16:ALU1.A[4]
data_in1[5] => ALU_16:ALU1.A[5]
data_in1[6] => ALU_16:ALU1.A[6]
data_in1[7] => ALU_16:ALU1.A[7]
data_in1[8] => ALU_16:ALU1.A[8]
data_in1[9] => ALU_16:ALU1.A[9]
data_in1[10] => ALU_16:ALU1.A[10]
data_in1[11] => ALU_16:ALU1.A[11]
data_in1[12] => ALU_16:ALU1.A[12]
data_in1[13] => ALU_16:ALU1.A[13]
data_in1[14] => ALU_16:ALU1.A[14]
data_in1[15] => ALU_16:ALU1.A[15]
data_in2[0] => ALU_16:ALU1.B[0]
data_in2[1] => ALU_16:ALU1.B[1]
data_in2[2] => ALU_16:ALU1.B[2]
data_in2[3] => ALU_16:ALU1.B[3]
data_in2[4] => ALU_16:ALU1.B[4]
data_in2[5] => ALU_16:ALU1.B[5]
data_in2[6] => ALU_16:ALU1.B[6]
data_in2[7] => ALU_16:ALU1.B[7]
data_in2[8] => ALU_16:ALU1.B[8]
data_in2[9] => ALU_16:ALU1.B[9]
data_in2[10] => ALU_16:ALU1.B[10]
data_in2[11] => ALU_16:ALU1.B[11]
data_in2[12] => ALU_16:ALU1.B[12]
data_in2[13] => ALU_16:ALU1.B[13]
data_in2[14] => ALU_16:ALU1.B[14]
data_in2[15] => ALU_16:ALU1.B[15]
instr_in[0] => Mux34.IN134
instr_in[0] => Mux35.IN134
instr_in[0] => Register16:EX_MA2.d[0]
instr_in[1] => Mux34.IN133
instr_in[1] => Mux35.IN133
instr_in[1] => Register16:EX_MA2.d[1]
instr_in[2] => ~NO_FANOUT~
instr_in[3] => ~NO_FANOUT~
instr_in[4] => Register16:EX_MA2.d[4]
instr_in[5] => Register16:EX_MA2.d[5]
instr_in[6] => Register16:EX_MA2.d[6]
instr_in[7] => Register16:EX_MA2.d[7]
instr_in[8] => ~NO_FANOUT~
instr_in[9] => Register16:EX_MA2.d[9]
instr_in[10] => Register16:EX_MA2.d[10]
instr_in[11] => Register16:EX_MA2.d[11]
instr_in[12] => Mux0.IN19
instr_in[12] => Mux1.IN10
instr_in[12] => Mux2.IN10
instr_in[12] => Mux3.IN10
instr_in[12] => Mux4.IN10
instr_in[12] => Mux5.IN10
instr_in[12] => Mux6.IN10
instr_in[12] => Mux7.IN10
instr_in[12] => Mux8.IN10
instr_in[12] => Mux9.IN10
instr_in[12] => Mux10.IN10
instr_in[12] => Mux11.IN10
instr_in[12] => Mux12.IN10
instr_in[12] => Mux13.IN10
instr_in[12] => Mux14.IN10
instr_in[12] => Mux15.IN10
instr_in[12] => Mux16.IN10
instr_in[12] => Mux17.IN10
instr_in[12] => Mux18.IN16
instr_in[12] => Mux19.IN16
instr_in[12] => Mux20.IN16
instr_in[12] => Mux21.IN16
instr_in[12] => Mux22.IN16
instr_in[12] => Mux23.IN16
instr_in[12] => Mux24.IN16
instr_in[12] => Mux25.IN16
instr_in[12] => Mux26.IN16
instr_in[12] => Mux27.IN16
instr_in[12] => Mux28.IN16
instr_in[12] => Mux29.IN16
instr_in[12] => Mux30.IN16
instr_in[12] => Mux31.IN16
instr_in[12] => Mux32.IN16
instr_in[12] => Mux33.IN16
instr_in[12] => Mux34.IN8
instr_in[12] => Mux35.IN8
instr_in[12] => Register16:EX_MA2.d[12]
instr_in[13] => Mux0.IN18
instr_in[13] => Mux1.IN9
instr_in[13] => Mux2.IN9
instr_in[13] => Mux3.IN9
instr_in[13] => Mux4.IN9
instr_in[13] => Mux5.IN9
instr_in[13] => Mux6.IN9
instr_in[13] => Mux7.IN9
instr_in[13] => Mux8.IN9
instr_in[13] => Mux9.IN9
instr_in[13] => Mux10.IN9
instr_in[13] => Mux11.IN9
instr_in[13] => Mux12.IN9
instr_in[13] => Mux13.IN9
instr_in[13] => Mux14.IN9
instr_in[13] => Mux15.IN9
instr_in[13] => Mux16.IN9
instr_in[13] => Mux17.IN9
instr_in[13] => Mux18.IN15
instr_in[13] => Mux19.IN15
instr_in[13] => Mux20.IN15
instr_in[13] => Mux21.IN15
instr_in[13] => Mux22.IN15
instr_in[13] => Mux23.IN15
instr_in[13] => Mux24.IN15
instr_in[13] => Mux25.IN15
instr_in[13] => Mux26.IN15
instr_in[13] => Mux27.IN15
instr_in[13] => Mux28.IN15
instr_in[13] => Mux29.IN15
instr_in[13] => Mux30.IN15
instr_in[13] => Mux31.IN15
instr_in[13] => Mux32.IN15
instr_in[13] => Mux33.IN15
instr_in[13] => Register16:EX_MA2.d[13]
instr_in[14] => Mux0.IN17
instr_in[14] => Mux2.IN8
instr_in[14] => Mux3.IN8
instr_in[14] => Mux4.IN8
instr_in[14] => Mux5.IN8
instr_in[14] => Mux6.IN8
instr_in[14] => Mux7.IN8
instr_in[14] => Mux8.IN8
instr_in[14] => Mux9.IN8
instr_in[14] => Mux10.IN8
instr_in[14] => Mux11.IN8
instr_in[14] => Mux12.IN8
instr_in[14] => Mux13.IN8
instr_in[14] => Mux14.IN8
instr_in[14] => Mux15.IN8
instr_in[14] => Mux16.IN8
instr_in[14] => Mux17.IN8
instr_in[14] => Mux18.IN14
instr_in[14] => Mux19.IN14
instr_in[14] => Mux20.IN14
instr_in[14] => Mux21.IN14
instr_in[14] => Mux22.IN14
instr_in[14] => Mux23.IN14
instr_in[14] => Mux24.IN14
instr_in[14] => Mux25.IN14
instr_in[14] => Mux26.IN14
instr_in[14] => Mux27.IN14
instr_in[14] => Mux28.IN14
instr_in[14] => Mux29.IN14
instr_in[14] => Mux30.IN14
instr_in[14] => Mux31.IN14
instr_in[14] => Mux32.IN14
instr_in[14] => Mux33.IN14
instr_in[14] => Mux34.IN7
instr_in[14] => Mux35.IN7
instr_in[14] => Register16:EX_MA2.d[14]
instr_in[15] => Mux0.IN16
instr_in[15] => Mux1.IN8
instr_in[15] => Mux2.IN7
instr_in[15] => Mux3.IN7
instr_in[15] => Mux4.IN7
instr_in[15] => Mux5.IN7
instr_in[15] => Mux6.IN7
instr_in[15] => Mux7.IN7
instr_in[15] => Mux8.IN7
instr_in[15] => Mux9.IN7
instr_in[15] => Mux10.IN7
instr_in[15] => Mux11.IN7
instr_in[15] => Mux12.IN7
instr_in[15] => Mux13.IN7
instr_in[15] => Mux14.IN7
instr_in[15] => Mux15.IN7
instr_in[15] => Mux16.IN7
instr_in[15] => Mux17.IN7
instr_in[15] => Mux18.IN13
instr_in[15] => Mux19.IN13
instr_in[15] => Mux20.IN13
instr_in[15] => Mux21.IN13
instr_in[15] => Mux22.IN13
instr_in[15] => Mux23.IN13
instr_in[15] => Mux24.IN13
instr_in[15] => Mux25.IN13
instr_in[15] => Mux26.IN13
instr_in[15] => Mux27.IN13
instr_in[15] => Mux28.IN13
instr_in[15] => Mux29.IN13
instr_in[15] => Mux30.IN13
instr_in[15] => Mux31.IN13
instr_in[15] => Mux32.IN13
instr_in[15] => Mux33.IN13
instr_in[15] => Mux34.IN6
instr_in[15] => Mux35.IN6
instr_in[15] => Register16:EX_MA2.d[15]
bypass1_in[0] => xor_check[0].IN0
bypass1_in[0] => Mux17.IN11
bypass1_in[0] => Mux17.IN12
bypass1_in[0] => Mux33.IN17
bypass1_in[0] => Mux33.IN18
bypass1_in[1] => xor_check[1].IN0
bypass1_in[1] => Mux16.IN11
bypass1_in[1] => Mux16.IN12
bypass1_in[1] => Mux32.IN17
bypass1_in[1] => Mux32.IN18
bypass1_in[2] => xor_check[2].IN0
bypass1_in[2] => Mux15.IN11
bypass1_in[2] => Mux15.IN12
bypass1_in[2] => Mux31.IN17
bypass1_in[2] => Mux31.IN18
bypass1_in[3] => xor_check[3].IN0
bypass1_in[3] => Mux14.IN11
bypass1_in[3] => Mux14.IN12
bypass1_in[3] => Mux30.IN17
bypass1_in[3] => Mux30.IN18
bypass1_in[4] => xor_check[4].IN0
bypass1_in[4] => Mux13.IN11
bypass1_in[4] => Mux13.IN12
bypass1_in[4] => Mux29.IN17
bypass1_in[4] => Mux29.IN18
bypass1_in[5] => xor_check[5].IN0
bypass1_in[5] => Mux12.IN11
bypass1_in[5] => Mux12.IN12
bypass1_in[5] => Mux28.IN17
bypass1_in[5] => Mux28.IN18
bypass1_in[6] => xor_check[6].IN0
bypass1_in[6] => Mux11.IN11
bypass1_in[6] => Mux11.IN12
bypass1_in[6] => Mux27.IN17
bypass1_in[6] => Mux27.IN18
bypass1_in[7] => xor_check[7].IN0
bypass1_in[7] => Mux10.IN11
bypass1_in[7] => Mux10.IN12
bypass1_in[7] => Mux26.IN17
bypass1_in[7] => Mux26.IN18
bypass1_in[8] => xor_check[8].IN0
bypass1_in[8] => Mux9.IN11
bypass1_in[8] => Mux9.IN12
bypass1_in[8] => Mux25.IN17
bypass1_in[8] => Mux25.IN18
bypass1_in[9] => xor_check[9].IN0
bypass1_in[9] => Mux8.IN11
bypass1_in[9] => Mux8.IN12
bypass1_in[9] => Mux24.IN17
bypass1_in[9] => Mux24.IN18
bypass1_in[10] => xor_check[10].IN0
bypass1_in[10] => Mux7.IN11
bypass1_in[10] => Mux7.IN12
bypass1_in[10] => Mux23.IN17
bypass1_in[10] => Mux23.IN18
bypass1_in[11] => xor_check[11].IN0
bypass1_in[11] => Mux6.IN11
bypass1_in[11] => Mux6.IN12
bypass1_in[11] => Mux22.IN17
bypass1_in[11] => Mux22.IN18
bypass1_in[12] => xor_check[12].IN0
bypass1_in[12] => Mux5.IN11
bypass1_in[12] => Mux5.IN12
bypass1_in[12] => Mux21.IN17
bypass1_in[12] => Mux21.IN18
bypass1_in[13] => xor_check[13].IN0
bypass1_in[13] => Mux4.IN11
bypass1_in[13] => Mux4.IN12
bypass1_in[13] => Mux20.IN17
bypass1_in[13] => Mux20.IN18
bypass1_in[14] => xor_check[14].IN0
bypass1_in[14] => Mux3.IN11
bypass1_in[14] => Mux3.IN12
bypass1_in[14] => Mux19.IN17
bypass1_in[14] => Mux19.IN18
bypass1_in[15] => xor_check[15].IN0
bypass1_in[15] => Mux2.IN11
bypass1_in[15] => Mux2.IN12
bypass1_in[15] => Mux18.IN17
bypass1_in[15] => Mux18.IN18
bypass2_in[0] => xor_check[0].IN1
bypass2_in[0] => Mux33.IN19
bypass2_in[1] => xor_check[1].IN1
bypass2_in[1] => Mux32.IN19
bypass2_in[2] => xor_check[2].IN1
bypass2_in[2] => Mux31.IN19
bypass2_in[3] => xor_check[3].IN1
bypass2_in[3] => Mux30.IN19
bypass2_in[4] => xor_check[4].IN1
bypass2_in[4] => Mux29.IN19
bypass2_in[5] => xor_check[5].IN1
bypass2_in[5] => Mux28.IN19
bypass2_in[6] => xor_check[6].IN1
bypass2_in[6] => Mux27.IN19
bypass2_in[7] => xor_check[7].IN1
bypass2_in[7] => Mux26.IN19
bypass2_in[8] => xor_check[8].IN1
bypass2_in[8] => Mux25.IN19
bypass2_in[9] => xor_check[9].IN1
bypass2_in[9] => Mux24.IN19
bypass2_in[10] => xor_check[10].IN1
bypass2_in[10] => Mux23.IN19
bypass2_in[11] => xor_check[11].IN1
bypass2_in[11] => Mux22.IN19
bypass2_in[12] => xor_check[12].IN1
bypass2_in[12] => Mux21.IN19
bypass2_in[13] => xor_check[13].IN1
bypass2_in[13] => Mux20.IN19
bypass2_in[14] => xor_check[14].IN1
bypass2_in[14] => Mux19.IN19
bypass2_in[15] => xor_check[15].IN1
bypass2_in[15] => Mux18.IN19
instr_out[0] <= Register16:EX_MA2.o[0]
instr_out[1] <= Register16:EX_MA2.o[1]
instr_out[2] <= Register16:EX_MA2.o[2]
instr_out[3] <= Register16:EX_MA2.o[3]
instr_out[4] <= Register16:EX_MA2.o[4]
instr_out[5] <= Register16:EX_MA2.o[5]
instr_out[6] <= Register16:EX_MA2.o[6]
instr_out[7] <= Register16:EX_MA2.o[7]
instr_out[8] <= Register16:EX_MA2.o[8]
instr_out[9] <= Register16:EX_MA2.o[9]
instr_out[10] <= Register16:EX_MA2.o[10]
instr_out[11] <= Register16:EX_MA2.o[11]
instr_out[12] <= Register16:EX_MA2.o[12]
instr_out[13] <= Register16:EX_MA2.o[13]
instr_out[14] <= Register16:EX_MA2.o[14]
instr_out[15] <= Register16:EX_MA2.o[15]
data_out1[0] <= Register16:EX_MA1.o[0]
data_out1[1] <= Register16:EX_MA1.o[1]
data_out1[2] <= Register16:EX_MA1.o[2]
data_out1[3] <= Register16:EX_MA1.o[3]
data_out1[4] <= Register16:EX_MA1.o[4]
data_out1[5] <= Register16:EX_MA1.o[5]
data_out1[6] <= Register16:EX_MA1.o[6]
data_out1[7] <= Register16:EX_MA1.o[7]
data_out1[8] <= Register16:EX_MA1.o[8]
data_out1[9] <= Register16:EX_MA1.o[9]
data_out1[10] <= Register16:EX_MA1.o[10]
data_out1[11] <= Register16:EX_MA1.o[11]
data_out1[12] <= Register16:EX_MA1.o[12]
data_out1[13] <= Register16:EX_MA1.o[13]
data_out1[14] <= Register16:EX_MA1.o[14]
data_out1[15] <= Register16:EX_MA1.o[15]
data_out2[0] <= Register16:EX_MA3.o[0]
data_out2[1] <= Register16:EX_MA3.o[1]
data_out2[2] <= Register16:EX_MA3.o[2]
data_out2[3] <= Register16:EX_MA3.o[3]
data_out2[4] <= Register16:EX_MA3.o[4]
data_out2[5] <= Register16:EX_MA3.o[5]
data_out2[6] <= Register16:EX_MA3.o[6]
data_out2[7] <= Register16:EX_MA3.o[7]
data_out2[8] <= Register16:EX_MA3.o[8]
data_out2[9] <= Register16:EX_MA3.o[9]
data_out2[10] <= Register16:EX_MA3.o[10]
data_out2[11] <= Register16:EX_MA3.o[11]
data_out2[12] <= Register16:EX_MA3.o[12]
data_out2[13] <= Register16:EX_MA3.o[13]
data_out2[14] <= Register16:EX_MA3.o[14]
data_out2[15] <= Register16:EX_MA3.o[15]
cout <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
zout <= Mux35.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1
ALU_OP[0] => Mux0.IN5
ALU_OP[0] => Mux1.IN5
ALU_OP[0] => Mux2.IN5
ALU_OP[0] => Mux3.IN5
ALU_OP[0] => Mux4.IN5
ALU_OP[0] => Mux5.IN5
ALU_OP[0] => Mux6.IN5
ALU_OP[0] => Mux7.IN5
ALU_OP[0] => Mux8.IN5
ALU_OP[0] => Mux9.IN5
ALU_OP[0] => Mux10.IN5
ALU_OP[0] => Mux11.IN5
ALU_OP[0] => Mux12.IN5
ALU_OP[0] => Mux13.IN5
ALU_OP[0] => Mux14.IN5
ALU_OP[0] => Mux15.IN5
ALU_OP[0] => Mux16.IN5
ALU_OP[1] => Mux0.IN4
ALU_OP[1] => Mux1.IN4
ALU_OP[1] => Mux2.IN4
ALU_OP[1] => Mux3.IN4
ALU_OP[1] => Mux4.IN4
ALU_OP[1] => Mux5.IN4
ALU_OP[1] => Mux6.IN4
ALU_OP[1] => Mux7.IN4
ALU_OP[1] => Mux8.IN4
ALU_OP[1] => Mux9.IN4
ALU_OP[1] => Mux10.IN4
ALU_OP[1] => Mux11.IN4
ALU_OP[1] => Mux12.IN4
ALU_OP[1] => Mux13.IN4
ALU_OP[1] => Mux14.IN4
ALU_OP[1] => Mux15.IN4
ALU_OP[1] => Mux16.IN4
A[0] => Adder_16:add1.A[0]
A[0] => Nand_16:nand1.A[0]
A[0] => XOR_16:xor1.A[0]
A[1] => Adder_16:add1.A[1]
A[1] => Nand_16:nand1.A[1]
A[1] => XOR_16:xor1.A[1]
A[2] => Adder_16:add1.A[2]
A[2] => Nand_16:nand1.A[2]
A[2] => XOR_16:xor1.A[2]
A[3] => Adder_16:add1.A[3]
A[3] => Nand_16:nand1.A[3]
A[3] => XOR_16:xor1.A[3]
A[4] => Adder_16:add1.A[4]
A[4] => Nand_16:nand1.A[4]
A[4] => XOR_16:xor1.A[4]
A[5] => Adder_16:add1.A[5]
A[5] => Nand_16:nand1.A[5]
A[5] => XOR_16:xor1.A[5]
A[6] => Adder_16:add1.A[6]
A[6] => Nand_16:nand1.A[6]
A[6] => XOR_16:xor1.A[6]
A[7] => Adder_16:add1.A[7]
A[7] => Nand_16:nand1.A[7]
A[7] => XOR_16:xor1.A[7]
A[8] => Adder_16:add1.A[8]
A[8] => Nand_16:nand1.A[8]
A[8] => XOR_16:xor1.A[8]
A[9] => Adder_16:add1.A[9]
A[9] => Nand_16:nand1.A[9]
A[9] => XOR_16:xor1.A[9]
A[10] => Adder_16:add1.A[10]
A[10] => Nand_16:nand1.A[10]
A[10] => XOR_16:xor1.A[10]
A[11] => Adder_16:add1.A[11]
A[11] => Nand_16:nand1.A[11]
A[11] => XOR_16:xor1.A[11]
A[12] => Adder_16:add1.A[12]
A[12] => Nand_16:nand1.A[12]
A[12] => XOR_16:xor1.A[12]
A[13] => Adder_16:add1.A[13]
A[13] => Nand_16:nand1.A[13]
A[13] => XOR_16:xor1.A[13]
A[14] => Adder_16:add1.A[14]
A[14] => Nand_16:nand1.A[14]
A[14] => XOR_16:xor1.A[14]
A[15] => Adder_16:add1.A[15]
A[15] => Nand_16:nand1.A[15]
A[15] => XOR_16:xor1.A[15]
B[0] => Adder_16:add1.B[0]
B[0] => Nand_16:nand1.B[0]
B[0] => XOR_16:xor1.B[0]
B[1] => Adder_16:add1.B[1]
B[1] => Nand_16:nand1.B[1]
B[1] => XOR_16:xor1.B[1]
B[2] => Adder_16:add1.B[2]
B[2] => Nand_16:nand1.B[2]
B[2] => XOR_16:xor1.B[2]
B[3] => Adder_16:add1.B[3]
B[3] => Nand_16:nand1.B[3]
B[3] => XOR_16:xor1.B[3]
B[4] => Adder_16:add1.B[4]
B[4] => Nand_16:nand1.B[4]
B[4] => XOR_16:xor1.B[4]
B[5] => Adder_16:add1.B[5]
B[5] => Nand_16:nand1.B[5]
B[5] => XOR_16:xor1.B[5]
B[6] => Adder_16:add1.B[6]
B[6] => Nand_16:nand1.B[6]
B[6] => XOR_16:xor1.B[6]
B[7] => Adder_16:add1.B[7]
B[7] => Nand_16:nand1.B[7]
B[7] => XOR_16:xor1.B[7]
B[8] => Adder_16:add1.B[8]
B[8] => Nand_16:nand1.B[8]
B[8] => XOR_16:xor1.B[8]
B[9] => Adder_16:add1.B[9]
B[9] => Nand_16:nand1.B[9]
B[9] => XOR_16:xor1.B[9]
B[10] => Adder_16:add1.B[10]
B[10] => Nand_16:nand1.B[10]
B[10] => XOR_16:xor1.B[10]
B[11] => Adder_16:add1.B[11]
B[11] => Nand_16:nand1.B[11]
B[11] => XOR_16:xor1.B[11]
B[12] => Adder_16:add1.B[12]
B[12] => Nand_16:nand1.B[12]
B[12] => XOR_16:xor1.B[12]
B[13] => Adder_16:add1.B[13]
B[13] => Nand_16:nand1.B[13]
B[13] => XOR_16:xor1.B[13]
B[14] => Adder_16:add1.B[14]
B[14] => Nand_16:nand1.B[14]
B[14] => XOR_16:xor1.B[14]
B[15] => Adder_16:add1.B[15]
B[15] => Nand_16:nand1.B[15]
B[15] => XOR_16:xor1.B[15]
cin => Mux16.IN0
cin => Mux16.IN1
cin => Mux16.IN2
cin => Adder_16:add1.cin
zin => ~NO_FANOUT~
alu_en => Z$latch.LATCH_ENABLE
alu_en => C$latch.LATCH_ENABLE
alu_en => S[0]$latch.LATCH_ENABLE
alu_en => S[1]$latch.LATCH_ENABLE
alu_en => S[2]$latch.LATCH_ENABLE
alu_en => S[3]$latch.LATCH_ENABLE
alu_en => S[4]$latch.LATCH_ENABLE
alu_en => S[5]$latch.LATCH_ENABLE
alu_en => S[6]$latch.LATCH_ENABLE
alu_en => S[7]$latch.LATCH_ENABLE
alu_en => S[8]$latch.LATCH_ENABLE
alu_en => S[9]$latch.LATCH_ENABLE
alu_en => S[10]$latch.LATCH_ENABLE
alu_en => S[11]$latch.LATCH_ENABLE
alu_en => S[12]$latch.LATCH_ENABLE
alu_en => S[13]$latch.LATCH_ENABLE
alu_en => S[14]$latch.LATCH_ENABLE
alu_en => S[15]$latch.LATCH_ENABLE
S[0] <= S[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= S[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= S[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= S[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= S[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= S[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= S[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= S[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= S[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= S[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= S[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= S[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
C <= C$latch.DB_MAX_OUTPUT_PORT_TYPE
Z <= Z$latch.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1
A[0] => FULL_ADDER:f0.A
A[1] => FULL_ADDER:f1.A
A[2] => FULL_ADDER:f2.A
A[3] => FULL_ADDER:f3.A
A[4] => FULL_ADDER:f4.A
A[5] => FULL_ADDER:f5.A
A[6] => FULL_ADDER:f6.A
A[7] => FULL_ADDER:f7.A
A[8] => FULL_ADDER:f8.A
A[9] => FULL_ADDER:f9.A
A[10] => FULL_ADDER:f10.A
A[11] => FULL_ADDER:f11.A
A[12] => FULL_ADDER:f12.A
A[13] => FULL_ADDER:f13.A
A[14] => FULL_ADDER:f14.A
A[15] => FULL_ADDER:f15.A
B[0] => FULL_ADDER:f0.B
B[1] => FULL_ADDER:f1.B
B[2] => FULL_ADDER:f2.B
B[3] => FULL_ADDER:f3.B
B[4] => FULL_ADDER:f4.B
B[5] => FULL_ADDER:f5.B
B[6] => FULL_ADDER:f6.B
B[7] => FULL_ADDER:f7.B
B[8] => FULL_ADDER:f8.B
B[9] => FULL_ADDER:f9.B
B[10] => FULL_ADDER:f10.B
B[11] => FULL_ADDER:f11.B
B[12] => FULL_ADDER:f12.B
B[13] => FULL_ADDER:f13.B
B[14] => FULL_ADDER:f14.B
B[15] => FULL_ADDER:f15.B
cin => FULL_ADDER:f0.cin
S[0] <= FULL_ADDER:f0.S
S[1] <= FULL_ADDER:f1.S
S[2] <= FULL_ADDER:f2.S
S[3] <= FULL_ADDER:f3.S
S[4] <= FULL_ADDER:f4.S
S[5] <= FULL_ADDER:f5.S
S[6] <= FULL_ADDER:f6.S
S[7] <= FULL_ADDER:f7.S
S[8] <= FULL_ADDER:f8.S
S[9] <= FULL_ADDER:f9.S
S[10] <= FULL_ADDER:f10.S
S[11] <= FULL_ADDER:f11.S
S[12] <= FULL_ADDER:f12.S
S[13] <= FULL_ADDER:f13.S
S[14] <= FULL_ADDER:f14.S
S[15] <= FULL_ADDER:f15.S
C <= FULL_ADDER:f15.C


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f0
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f0|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f0|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f1
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f1|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f1|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f2
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f2|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f2|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f3
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f3|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f3|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f4
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f4|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f4|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f5
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f5|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f5|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f6
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f6|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f6|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f7
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f7|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f7|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f8
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f8|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f8|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f9
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f9|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f9|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f10
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f10|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f10|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f11
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f11|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f11|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f12
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f12|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f12|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f13
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f13|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f13|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f14
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f14|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f14|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f15
A => HALF_ADDER:h1.A
B => HALF_ADDER:h1.B
cin => HALF_ADDER:h2.B
S <= HALF_ADDER:h2.S
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f15|HALF_ADDER:h1
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Adder_16:add1|FULL_ADDER:f15|HALF_ADDER:h2
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Nand_16:nand1
A[0] => NAND_2:n0.A
A[1] => NAND_2:n1.A
A[2] => NAND_2:n2.A
A[3] => NAND_2:n3.A
A[4] => NAND_2:n4.A
A[5] => NAND_2:n5.A
A[6] => NAND_2:n6.A
A[7] => NAND_2:n7.A
A[8] => NAND_2:n8.A
A[9] => NAND_2:n9.A
A[10] => NAND_2:n10.A
A[11] => NAND_2:n11.A
A[12] => NAND_2:n12.A
A[13] => NAND_2:n13.A
A[14] => NAND_2:n14.A
A[15] => NAND_2:n15.A
B[0] => NAND_2:n0.B
B[1] => NAND_2:n1.B
B[2] => NAND_2:n2.B
B[3] => NAND_2:n3.B
B[4] => NAND_2:n4.B
B[5] => NAND_2:n5.B
B[6] => NAND_2:n6.B
B[7] => NAND_2:n7.B
B[8] => NAND_2:n8.B
B[9] => NAND_2:n9.B
B[10] => NAND_2:n10.B
B[11] => NAND_2:n11.B
B[12] => NAND_2:n12.B
B[13] => NAND_2:n13.B
B[14] => NAND_2:n14.B
B[15] => NAND_2:n15.B
S[0] <= NAND_2:n0.Y
S[1] <= NAND_2:n1.Y
S[2] <= NAND_2:n2.Y
S[3] <= NAND_2:n3.Y
S[4] <= NAND_2:n4.Y
S[5] <= NAND_2:n5.Y
S[6] <= NAND_2:n6.Y
S[7] <= NAND_2:n7.Y
S[8] <= NAND_2:n8.Y
S[9] <= NAND_2:n9.Y
S[10] <= NAND_2:n10.Y
S[11] <= NAND_2:n11.Y
S[12] <= NAND_2:n12.Y
S[13] <= NAND_2:n13.Y
S[14] <= NAND_2:n14.Y
S[15] <= NAND_2:n15.Y


|DUT|EXstage:exe_inst|ALU_16:ALU1|Nand_16:nand1|NAND_2:n0
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Nand_16:nand1|NAND_2:n1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Nand_16:nand1|NAND_2:n2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Nand_16:nand1|NAND_2:n3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Nand_16:nand1|NAND_2:n4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Nand_16:nand1|NAND_2:n5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Nand_16:nand1|NAND_2:n6
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Nand_16:nand1|NAND_2:n7
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Nand_16:nand1|NAND_2:n8
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Nand_16:nand1|NAND_2:n9
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Nand_16:nand1|NAND_2:n10
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Nand_16:nand1|NAND_2:n11
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Nand_16:nand1|NAND_2:n12
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Nand_16:nand1|NAND_2:n13
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Nand_16:nand1|NAND_2:n14
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|Nand_16:nand1|NAND_2:n15
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|XOR_16:xor1
A[0] => XOR_2:X0.A
A[1] => XOR_2:X1.A
A[2] => XOR_2:X2.A
A[3] => XOR_2:X3.A
A[4] => XOR_2:X4.A
A[5] => XOR_2:X5.A
A[6] => XOR_2:X6.A
A[7] => XOR_2:X7.A
A[8] => XOR_2:X8.A
A[9] => XOR_2:X9.A
A[10] => XOR_2:X10.A
A[11] => XOR_2:X11.A
A[12] => XOR_2:X12.A
A[13] => XOR_2:X13.A
A[14] => XOR_2:X14.A
A[15] => XOR_2:X15.A
B[0] => XOR_2:X0.B
B[1] => XOR_2:X1.B
B[2] => XOR_2:X2.B
B[3] => XOR_2:X3.B
B[4] => XOR_2:X4.B
B[5] => XOR_2:X5.B
B[6] => XOR_2:X6.B
B[7] => XOR_2:X7.B
B[8] => XOR_2:X8.B
B[9] => XOR_2:X9.B
B[10] => XOR_2:X10.B
B[11] => XOR_2:X11.B
B[12] => XOR_2:X12.B
B[13] => XOR_2:X13.B
B[14] => XOR_2:X14.B
B[15] => XOR_2:X15.B
S[0] <= XOR_2:X0.Y
S[1] <= XOR_2:X1.Y
S[2] <= XOR_2:X2.Y
S[3] <= XOR_2:X3.Y
S[4] <= XOR_2:X4.Y
S[5] <= XOR_2:X5.Y
S[6] <= XOR_2:X6.Y
S[7] <= XOR_2:X7.Y
S[8] <= XOR_2:X8.Y
S[9] <= XOR_2:X9.Y
S[10] <= XOR_2:X10.Y
S[11] <= XOR_2:X11.Y
S[12] <= XOR_2:X12.Y
S[13] <= XOR_2:X13.Y
S[14] <= XOR_2:X14.Y
S[15] <= XOR_2:X15.Y


|DUT|EXstage:exe_inst|ALU_16:ALU1|XOR_16:xor1|XOR_2:X0
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|XOR_16:xor1|XOR_2:X1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|XOR_16:xor1|XOR_2:X2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|XOR_16:xor1|XOR_2:X3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|XOR_16:xor1|XOR_2:X4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|XOR_16:xor1|XOR_2:X5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|XOR_16:xor1|XOR_2:X6
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|XOR_16:xor1|XOR_2:X7
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|XOR_16:xor1|XOR_2:X8
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|XOR_16:xor1|XOR_2:X9
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|XOR_16:xor1|XOR_2:X10
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|XOR_16:xor1|XOR_2:X11
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|XOR_16:xor1|XOR_2:X12
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|XOR_16:xor1|XOR_2:X13
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|XOR_16:xor1|XOR_2:X14
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|ALU_16:ALU1|XOR_16:xor1|XOR_2:X15
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|Register16:EX_MA1
d[0] => in_d[0].DATAIN
d[1] => in_d[1].DATAIN
d[2] => in_d[2].DATAIN
d[3] => in_d[3].DATAIN
d[4] => in_d[4].DATAIN
d[5] => in_d[5].DATAIN
d[6] => in_d[6].DATAIN
d[7] => in_d[7].DATAIN
d[8] => in_d[8].DATAIN
d[9] => in_d[9].DATAIN
d[10] => in_d[10].DATAIN
d[11] => in_d[11].DATAIN
d[12] => in_d[12].DATAIN
d[13] => in_d[13].DATAIN
d[14] => in_d[14].DATAIN
d[15] => in_d[15].DATAIN
clk => o[0]~reg0.CLK
clk => o[1]~reg0.CLK
clk => o[2]~reg0.CLK
clk => o[3]~reg0.CLK
clk => o[4]~reg0.CLK
clk => o[5]~reg0.CLK
clk => o[6]~reg0.CLK
clk => o[7]~reg0.CLK
clk => o[8]~reg0.CLK
clk => o[9]~reg0.CLK
clk => o[10]~reg0.CLK
clk => o[11]~reg0.CLK
clk => o[12]~reg0.CLK
clk => o[13]~reg0.CLK
clk => o[14]~reg0.CLK
clk => o[15]~reg0.CLK
clk => in_d[0].CLK
clk => in_d[1].CLK
clk => in_d[2].CLK
clk => in_d[3].CLK
clk => in_d[4].CLK
clk => in_d[5].CLK
clk => in_d[6].CLK
clk => in_d[7].CLK
clk => in_d[8].CLK
clk => in_d[9].CLK
clk => in_d[10].CLK
clk => in_d[11].CLK
clk => in_d[12].CLK
clk => in_d[13].CLK
clk => in_d[14].CLK
clk => in_d[15].CLK
en => o[0]~reg0.ENA
en => o[1]~reg0.ENA
en => o[2]~reg0.ENA
en => o[3]~reg0.ENA
en => o[4]~reg0.ENA
en => o[5]~reg0.ENA
en => o[6]~reg0.ENA
en => o[7]~reg0.ENA
en => o[8]~reg0.ENA
en => o[9]~reg0.ENA
en => o[10]~reg0.ENA
en => o[11]~reg0.ENA
en => o[12]~reg0.ENA
en => o[13]~reg0.ENA
en => o[14]~reg0.ENA
en => o[15]~reg0.ENA
o[0] <= o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|Register16:EX_MA2
d[0] => in_d[0].DATAIN
d[1] => in_d[1].DATAIN
d[2] => in_d[2].DATAIN
d[3] => in_d[3].DATAIN
d[4] => in_d[4].DATAIN
d[5] => in_d[5].DATAIN
d[6] => in_d[6].DATAIN
d[7] => in_d[7].DATAIN
d[8] => in_d[8].DATAIN
d[9] => in_d[9].DATAIN
d[10] => in_d[10].DATAIN
d[11] => in_d[11].DATAIN
d[12] => in_d[12].DATAIN
d[13] => in_d[13].DATAIN
d[14] => in_d[14].DATAIN
d[15] => in_d[15].DATAIN
clk => o[0]~reg0.CLK
clk => o[1]~reg0.CLK
clk => o[2]~reg0.CLK
clk => o[3]~reg0.CLK
clk => o[4]~reg0.CLK
clk => o[5]~reg0.CLK
clk => o[6]~reg0.CLK
clk => o[7]~reg0.CLK
clk => o[8]~reg0.CLK
clk => o[9]~reg0.CLK
clk => o[10]~reg0.CLK
clk => o[11]~reg0.CLK
clk => o[12]~reg0.CLK
clk => o[13]~reg0.CLK
clk => o[14]~reg0.CLK
clk => o[15]~reg0.CLK
clk => in_d[0].CLK
clk => in_d[1].CLK
clk => in_d[2].CLK
clk => in_d[3].CLK
clk => in_d[4].CLK
clk => in_d[5].CLK
clk => in_d[6].CLK
clk => in_d[7].CLK
clk => in_d[8].CLK
clk => in_d[9].CLK
clk => in_d[10].CLK
clk => in_d[11].CLK
clk => in_d[12].CLK
clk => in_d[13].CLK
clk => in_d[14].CLK
clk => in_d[15].CLK
en => o[0]~reg0.ENA
en => o[1]~reg0.ENA
en => o[2]~reg0.ENA
en => o[3]~reg0.ENA
en => o[4]~reg0.ENA
en => o[5]~reg0.ENA
en => o[6]~reg0.ENA
en => o[7]~reg0.ENA
en => o[8]~reg0.ENA
en => o[9]~reg0.ENA
en => o[10]~reg0.ENA
en => o[11]~reg0.ENA
en => o[12]~reg0.ENA
en => o[13]~reg0.ENA
en => o[14]~reg0.ENA
en => o[15]~reg0.ENA
o[0] <= o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|EXstage:exe_inst|Register16:EX_MA3
d[0] => in_d[0].DATAIN
d[1] => in_d[1].DATAIN
d[2] => in_d[2].DATAIN
d[3] => in_d[3].DATAIN
d[4] => in_d[4].DATAIN
d[5] => in_d[5].DATAIN
d[6] => in_d[6].DATAIN
d[7] => in_d[7].DATAIN
d[8] => in_d[8].DATAIN
d[9] => in_d[9].DATAIN
d[10] => in_d[10].DATAIN
d[11] => in_d[11].DATAIN
d[12] => in_d[12].DATAIN
d[13] => in_d[13].DATAIN
d[14] => in_d[14].DATAIN
d[15] => in_d[15].DATAIN
clk => o[0]~reg0.CLK
clk => o[1]~reg0.CLK
clk => o[2]~reg0.CLK
clk => o[3]~reg0.CLK
clk => o[4]~reg0.CLK
clk => o[5]~reg0.CLK
clk => o[6]~reg0.CLK
clk => o[7]~reg0.CLK
clk => o[8]~reg0.CLK
clk => o[9]~reg0.CLK
clk => o[10]~reg0.CLK
clk => o[11]~reg0.CLK
clk => o[12]~reg0.CLK
clk => o[13]~reg0.CLK
clk => o[14]~reg0.CLK
clk => o[15]~reg0.CLK
clk => in_d[0].CLK
clk => in_d[1].CLK
clk => in_d[2].CLK
clk => in_d[3].CLK
clk => in_d[4].CLK
clk => in_d[5].CLK
clk => in_d[6].CLK
clk => in_d[7].CLK
clk => in_d[8].CLK
clk => in_d[9].CLK
clk => in_d[10].CLK
clk => in_d[11].CLK
clk => in_d[12].CLK
clk => in_d[13].CLK
clk => in_d[14].CLK
clk => in_d[15].CLK
en => o[0]~reg0.ENA
en => o[1]~reg0.ENA
en => o[2]~reg0.ENA
en => o[3]~reg0.ENA
en => o[4]~reg0.ENA
en => o[5]~reg0.ENA
en => o[6]~reg0.ENA
en => o[7]~reg0.ENA
en => o[8]~reg0.ENA
en => o[9]~reg0.ENA
en => o[10]~reg0.ENA
en => o[11]~reg0.ENA
en => o[12]~reg0.ENA
en => o[13]~reg0.ENA
en => o[14]~reg0.ENA
en => o[15]~reg0.ENA
o[0] <= o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|MemoryAccess:memory_access_inst
MA_en => Register16:MA_WB1.en
MA_en => Register16:MA_WB2.en
MA_en => Register16:MA_WB3.en
wr_en => RAM:ram1.wr_en
clk => RAM:ram1.clk
clk => Register16:MA_WB1.clk
clk => Register16:MA_WB2.clk
clk => Register16:MA_WB3.clk
instr_in[0] => Register16:MA_WB1.d[0]
instr_in[1] => Register16:MA_WB1.d[1]
instr_in[2] => Register16:MA_WB1.d[2]
instr_in[3] => Register16:MA_WB1.d[3]
instr_in[4] => Register16:MA_WB1.d[4]
instr_in[5] => Register16:MA_WB1.d[5]
instr_in[6] => Register16:MA_WB1.d[6]
instr_in[7] => Register16:MA_WB1.d[7]
instr_in[8] => Register16:MA_WB1.d[8]
instr_in[9] => Register16:MA_WB1.d[9]
instr_in[10] => Register16:MA_WB1.d[10]
instr_in[11] => Register16:MA_WB1.d[11]
instr_in[12] => Mux0.IN18
instr_in[12] => Mux1.IN18
instr_in[12] => Mux2.IN18
instr_in[12] => Mux3.IN18
instr_in[12] => Mux4.IN18
instr_in[12] => Mux5.IN18
instr_in[12] => Mux6.IN18
instr_in[12] => Mux7.IN18
instr_in[12] => Mux8.IN18
instr_in[12] => Mux9.IN18
instr_in[12] => Mux10.IN18
instr_in[12] => Mux11.IN18
instr_in[12] => Mux12.IN18
instr_in[12] => Mux13.IN18
instr_in[12] => Mux14.IN18
instr_in[12] => Mux15.IN18
instr_in[12] => Mux16.IN18
instr_in[12] => Mux17.IN18
instr_in[12] => Mux18.IN18
instr_in[12] => Mux19.IN18
instr_in[12] => Mux20.IN18
instr_in[12] => Mux21.IN18
instr_in[12] => Mux22.IN18
instr_in[12] => Mux23.IN18
instr_in[12] => Mux24.IN18
instr_in[12] => Mux25.IN18
instr_in[12] => Mux26.IN18
instr_in[12] => Mux27.IN18
instr_in[12] => Mux28.IN18
instr_in[12] => Mux29.IN18
instr_in[12] => Mux30.IN18
instr_in[12] => Mux31.IN18
instr_in[12] => Mux32.IN18
instr_in[12] => Mux33.IN18
instr_in[12] => Mux34.IN18
instr_in[12] => Mux35.IN18
instr_in[12] => Mux36.IN18
instr_in[12] => Mux37.IN18
instr_in[12] => Mux38.IN18
instr_in[12] => Mux39.IN18
instr_in[12] => Mux40.IN18
instr_in[12] => Mux41.IN18
instr_in[12] => Mux42.IN18
instr_in[12] => Mux43.IN18
instr_in[12] => Mux44.IN18
instr_in[12] => Mux45.IN18
instr_in[12] => Mux46.IN18
instr_in[12] => Mux47.IN18
instr_in[12] => Mux48.IN12
instr_in[12] => Mux49.IN12
instr_in[12] => Mux50.IN12
instr_in[12] => Mux51.IN12
instr_in[12] => Mux52.IN12
instr_in[12] => Mux53.IN12
instr_in[12] => Mux54.IN12
instr_in[12] => Mux55.IN12
instr_in[12] => Mux56.IN12
instr_in[12] => Mux57.IN12
instr_in[12] => Mux58.IN12
instr_in[12] => Mux59.IN12
instr_in[12] => Mux60.IN12
instr_in[12] => Mux61.IN12
instr_in[12] => Mux62.IN12
instr_in[12] => Mux63.IN12
instr_in[12] => Mux64.IN16
instr_in[12] => Mux65.IN16
instr_in[12] => Mux66.IN16
instr_in[12] => Mux67.IN16
instr_in[12] => Mux68.IN16
instr_in[12] => Mux69.IN16
instr_in[12] => Mux70.IN16
instr_in[12] => Mux71.IN16
instr_in[12] => Mux72.IN16
instr_in[12] => Mux73.IN16
instr_in[12] => Mux74.IN16
instr_in[12] => Mux75.IN16
instr_in[12] => Mux76.IN16
instr_in[12] => Mux77.IN16
instr_in[12] => Mux78.IN16
instr_in[12] => Mux79.IN16
instr_in[12] => Register16:MA_WB1.d[12]
instr_in[13] => Mux0.IN17
instr_in[13] => Mux1.IN17
instr_in[13] => Mux2.IN17
instr_in[13] => Mux3.IN17
instr_in[13] => Mux4.IN17
instr_in[13] => Mux5.IN17
instr_in[13] => Mux6.IN17
instr_in[13] => Mux7.IN17
instr_in[13] => Mux8.IN17
instr_in[13] => Mux9.IN17
instr_in[13] => Mux10.IN17
instr_in[13] => Mux11.IN17
instr_in[13] => Mux12.IN17
instr_in[13] => Mux13.IN17
instr_in[13] => Mux14.IN17
instr_in[13] => Mux15.IN17
instr_in[13] => Mux16.IN17
instr_in[13] => Mux17.IN17
instr_in[13] => Mux18.IN17
instr_in[13] => Mux19.IN17
instr_in[13] => Mux20.IN17
instr_in[13] => Mux21.IN17
instr_in[13] => Mux22.IN17
instr_in[13] => Mux23.IN17
instr_in[13] => Mux24.IN17
instr_in[13] => Mux25.IN17
instr_in[13] => Mux26.IN17
instr_in[13] => Mux27.IN17
instr_in[13] => Mux28.IN17
instr_in[13] => Mux29.IN17
instr_in[13] => Mux30.IN17
instr_in[13] => Mux31.IN17
instr_in[13] => Mux32.IN17
instr_in[13] => Mux33.IN17
instr_in[13] => Mux34.IN17
instr_in[13] => Mux35.IN17
instr_in[13] => Mux36.IN17
instr_in[13] => Mux37.IN17
instr_in[13] => Mux38.IN17
instr_in[13] => Mux39.IN17
instr_in[13] => Mux40.IN17
instr_in[13] => Mux41.IN17
instr_in[13] => Mux42.IN17
instr_in[13] => Mux43.IN17
instr_in[13] => Mux44.IN17
instr_in[13] => Mux45.IN17
instr_in[13] => Mux46.IN17
instr_in[13] => Mux47.IN17
instr_in[13] => Mux48.IN11
instr_in[13] => Mux49.IN11
instr_in[13] => Mux50.IN11
instr_in[13] => Mux51.IN11
instr_in[13] => Mux52.IN11
instr_in[13] => Mux53.IN11
instr_in[13] => Mux54.IN11
instr_in[13] => Mux55.IN11
instr_in[13] => Mux56.IN11
instr_in[13] => Mux57.IN11
instr_in[13] => Mux58.IN11
instr_in[13] => Mux59.IN11
instr_in[13] => Mux60.IN11
instr_in[13] => Mux61.IN11
instr_in[13] => Mux62.IN11
instr_in[13] => Mux63.IN11
instr_in[13] => Mux64.IN15
instr_in[13] => Mux65.IN15
instr_in[13] => Mux66.IN15
instr_in[13] => Mux67.IN15
instr_in[13] => Mux68.IN15
instr_in[13] => Mux69.IN15
instr_in[13] => Mux70.IN15
instr_in[13] => Mux71.IN15
instr_in[13] => Mux72.IN15
instr_in[13] => Mux73.IN15
instr_in[13] => Mux74.IN15
instr_in[13] => Mux75.IN15
instr_in[13] => Mux76.IN15
instr_in[13] => Mux77.IN15
instr_in[13] => Mux78.IN15
instr_in[13] => Mux79.IN15
instr_in[13] => Register16:MA_WB1.d[13]
instr_in[14] => Mux0.IN16
instr_in[14] => Mux1.IN16
instr_in[14] => Mux2.IN16
instr_in[14] => Mux3.IN16
instr_in[14] => Mux4.IN16
instr_in[14] => Mux5.IN16
instr_in[14] => Mux6.IN16
instr_in[14] => Mux7.IN16
instr_in[14] => Mux8.IN16
instr_in[14] => Mux9.IN16
instr_in[14] => Mux10.IN16
instr_in[14] => Mux11.IN16
instr_in[14] => Mux12.IN16
instr_in[14] => Mux13.IN16
instr_in[14] => Mux14.IN16
instr_in[14] => Mux15.IN16
instr_in[14] => Mux16.IN16
instr_in[14] => Mux17.IN16
instr_in[14] => Mux18.IN16
instr_in[14] => Mux19.IN16
instr_in[14] => Mux20.IN16
instr_in[14] => Mux21.IN16
instr_in[14] => Mux22.IN16
instr_in[14] => Mux23.IN16
instr_in[14] => Mux24.IN16
instr_in[14] => Mux25.IN16
instr_in[14] => Mux26.IN16
instr_in[14] => Mux27.IN16
instr_in[14] => Mux28.IN16
instr_in[14] => Mux29.IN16
instr_in[14] => Mux30.IN16
instr_in[14] => Mux31.IN16
instr_in[14] => Mux32.IN16
instr_in[14] => Mux33.IN16
instr_in[14] => Mux34.IN16
instr_in[14] => Mux35.IN16
instr_in[14] => Mux36.IN16
instr_in[14] => Mux37.IN16
instr_in[14] => Mux38.IN16
instr_in[14] => Mux39.IN16
instr_in[14] => Mux40.IN16
instr_in[14] => Mux41.IN16
instr_in[14] => Mux42.IN16
instr_in[14] => Mux43.IN16
instr_in[14] => Mux44.IN16
instr_in[14] => Mux45.IN16
instr_in[14] => Mux46.IN16
instr_in[14] => Mux47.IN16
instr_in[14] => Mux48.IN10
instr_in[14] => Mux49.IN10
instr_in[14] => Mux50.IN10
instr_in[14] => Mux51.IN10
instr_in[14] => Mux52.IN10
instr_in[14] => Mux53.IN10
instr_in[14] => Mux54.IN10
instr_in[14] => Mux55.IN10
instr_in[14] => Mux56.IN10
instr_in[14] => Mux57.IN10
instr_in[14] => Mux58.IN10
instr_in[14] => Mux59.IN10
instr_in[14] => Mux60.IN10
instr_in[14] => Mux61.IN10
instr_in[14] => Mux62.IN10
instr_in[14] => Mux63.IN10
instr_in[14] => Mux64.IN14
instr_in[14] => Mux65.IN14
instr_in[14] => Mux66.IN14
instr_in[14] => Mux67.IN14
instr_in[14] => Mux68.IN14
instr_in[14] => Mux69.IN14
instr_in[14] => Mux70.IN14
instr_in[14] => Mux71.IN14
instr_in[14] => Mux72.IN14
instr_in[14] => Mux73.IN14
instr_in[14] => Mux74.IN14
instr_in[14] => Mux75.IN14
instr_in[14] => Mux76.IN14
instr_in[14] => Mux77.IN14
instr_in[14] => Mux78.IN14
instr_in[14] => Mux79.IN14
instr_in[14] => Register16:MA_WB1.d[14]
instr_in[15] => Mux0.IN15
instr_in[15] => Mux1.IN15
instr_in[15] => Mux2.IN15
instr_in[15] => Mux3.IN15
instr_in[15] => Mux4.IN15
instr_in[15] => Mux5.IN15
instr_in[15] => Mux6.IN15
instr_in[15] => Mux7.IN15
instr_in[15] => Mux8.IN15
instr_in[15] => Mux9.IN15
instr_in[15] => Mux10.IN15
instr_in[15] => Mux11.IN15
instr_in[15] => Mux12.IN15
instr_in[15] => Mux13.IN15
instr_in[15] => Mux14.IN15
instr_in[15] => Mux15.IN15
instr_in[15] => Mux16.IN15
instr_in[15] => Mux17.IN15
instr_in[15] => Mux18.IN15
instr_in[15] => Mux19.IN15
instr_in[15] => Mux20.IN15
instr_in[15] => Mux21.IN15
instr_in[15] => Mux22.IN15
instr_in[15] => Mux23.IN15
instr_in[15] => Mux24.IN15
instr_in[15] => Mux25.IN15
instr_in[15] => Mux26.IN15
instr_in[15] => Mux27.IN15
instr_in[15] => Mux28.IN15
instr_in[15] => Mux29.IN15
instr_in[15] => Mux30.IN15
instr_in[15] => Mux31.IN15
instr_in[15] => Mux32.IN15
instr_in[15] => Mux33.IN15
instr_in[15] => Mux34.IN15
instr_in[15] => Mux35.IN15
instr_in[15] => Mux36.IN15
instr_in[15] => Mux37.IN15
instr_in[15] => Mux38.IN15
instr_in[15] => Mux39.IN15
instr_in[15] => Mux40.IN15
instr_in[15] => Mux41.IN15
instr_in[15] => Mux42.IN15
instr_in[15] => Mux43.IN15
instr_in[15] => Mux44.IN15
instr_in[15] => Mux45.IN15
instr_in[15] => Mux46.IN15
instr_in[15] => Mux47.IN15
instr_in[15] => Mux48.IN9
instr_in[15] => Mux49.IN9
instr_in[15] => Mux50.IN9
instr_in[15] => Mux51.IN9
instr_in[15] => Mux52.IN9
instr_in[15] => Mux53.IN9
instr_in[15] => Mux54.IN9
instr_in[15] => Mux55.IN9
instr_in[15] => Mux56.IN9
instr_in[15] => Mux57.IN9
instr_in[15] => Mux58.IN9
instr_in[15] => Mux59.IN9
instr_in[15] => Mux60.IN9
instr_in[15] => Mux61.IN9
instr_in[15] => Mux62.IN9
instr_in[15] => Mux63.IN9
instr_in[15] => Mux64.IN13
instr_in[15] => Mux65.IN13
instr_in[15] => Mux66.IN13
instr_in[15] => Mux67.IN13
instr_in[15] => Mux68.IN13
instr_in[15] => Mux69.IN13
instr_in[15] => Mux70.IN13
instr_in[15] => Mux71.IN13
instr_in[15] => Mux72.IN13
instr_in[15] => Mux73.IN13
instr_in[15] => Mux74.IN13
instr_in[15] => Mux75.IN13
instr_in[15] => Mux76.IN13
instr_in[15] => Mux77.IN13
instr_in[15] => Mux78.IN13
instr_in[15] => Mux79.IN13
instr_in[15] => Register16:MA_WB1.d[15]
data_in1[0] => Mux15.IN19
data_in1[0] => Mux31.IN19
data_in1[0] => Mux63.IN13
data_in1[0] => Mux63.IN14
data_in1[0] => Mux63.IN15
data_in1[0] => Mux63.IN16
data_in1[0] => Mux79.IN17
data_in1[0] => Mux79.IN18
data_in1[0] => Mux79.IN19
data_in1[1] => Mux14.IN19
data_in1[1] => Mux30.IN19
data_in1[1] => Mux62.IN13
data_in1[1] => Mux62.IN14
data_in1[1] => Mux62.IN15
data_in1[1] => Mux62.IN16
data_in1[1] => Mux78.IN17
data_in1[1] => Mux78.IN18
data_in1[1] => Mux78.IN19
data_in1[2] => Mux13.IN19
data_in1[2] => Mux29.IN19
data_in1[2] => Mux61.IN13
data_in1[2] => Mux61.IN14
data_in1[2] => Mux61.IN15
data_in1[2] => Mux61.IN16
data_in1[2] => Mux77.IN17
data_in1[2] => Mux77.IN18
data_in1[2] => Mux77.IN19
data_in1[3] => Mux12.IN19
data_in1[3] => Mux28.IN19
data_in1[3] => Mux60.IN13
data_in1[3] => Mux60.IN14
data_in1[3] => Mux60.IN15
data_in1[3] => Mux60.IN16
data_in1[3] => Mux76.IN17
data_in1[3] => Mux76.IN18
data_in1[3] => Mux76.IN19
data_in1[4] => Mux11.IN19
data_in1[4] => Mux27.IN19
data_in1[4] => Mux59.IN13
data_in1[4] => Mux59.IN14
data_in1[4] => Mux59.IN15
data_in1[4] => Mux59.IN16
data_in1[4] => Mux75.IN17
data_in1[4] => Mux75.IN18
data_in1[4] => Mux75.IN19
data_in1[5] => Mux10.IN19
data_in1[5] => Mux26.IN19
data_in1[5] => Mux58.IN13
data_in1[5] => Mux58.IN14
data_in1[5] => Mux58.IN15
data_in1[5] => Mux58.IN16
data_in1[5] => Mux74.IN17
data_in1[5] => Mux74.IN18
data_in1[5] => Mux74.IN19
data_in1[6] => Mux9.IN19
data_in1[6] => Mux25.IN19
data_in1[6] => Mux57.IN13
data_in1[6] => Mux57.IN14
data_in1[6] => Mux57.IN15
data_in1[6] => Mux57.IN16
data_in1[6] => Mux73.IN17
data_in1[6] => Mux73.IN18
data_in1[6] => Mux73.IN19
data_in1[7] => Mux8.IN19
data_in1[7] => Mux24.IN19
data_in1[7] => Mux56.IN13
data_in1[7] => Mux56.IN14
data_in1[7] => Mux56.IN15
data_in1[7] => Mux56.IN16
data_in1[7] => Mux72.IN17
data_in1[7] => Mux72.IN18
data_in1[7] => Mux72.IN19
data_in1[8] => Mux7.IN19
data_in1[8] => Mux23.IN19
data_in1[8] => Mux55.IN13
data_in1[8] => Mux55.IN14
data_in1[8] => Mux55.IN15
data_in1[8] => Mux55.IN16
data_in1[8] => Mux71.IN17
data_in1[8] => Mux71.IN18
data_in1[8] => Mux71.IN19
data_in1[9] => Mux6.IN19
data_in1[9] => Mux22.IN19
data_in1[9] => Mux54.IN13
data_in1[9] => Mux54.IN14
data_in1[9] => Mux54.IN15
data_in1[9] => Mux54.IN16
data_in1[9] => Mux70.IN17
data_in1[9] => Mux70.IN18
data_in1[9] => Mux70.IN19
data_in1[10] => Mux5.IN19
data_in1[10] => Mux21.IN19
data_in1[10] => Mux53.IN13
data_in1[10] => Mux53.IN14
data_in1[10] => Mux53.IN15
data_in1[10] => Mux53.IN16
data_in1[10] => Mux69.IN17
data_in1[10] => Mux69.IN18
data_in1[10] => Mux69.IN19
data_in1[11] => Mux4.IN19
data_in1[11] => Mux20.IN19
data_in1[11] => Mux52.IN13
data_in1[11] => Mux52.IN14
data_in1[11] => Mux52.IN15
data_in1[11] => Mux52.IN16
data_in1[11] => Mux68.IN17
data_in1[11] => Mux68.IN18
data_in1[11] => Mux68.IN19
data_in1[12] => Mux3.IN19
data_in1[12] => Mux19.IN19
data_in1[12] => Mux51.IN13
data_in1[12] => Mux51.IN14
data_in1[12] => Mux51.IN15
data_in1[12] => Mux51.IN16
data_in1[12] => Mux67.IN17
data_in1[12] => Mux67.IN18
data_in1[12] => Mux67.IN19
data_in1[13] => Mux2.IN19
data_in1[13] => Mux18.IN19
data_in1[13] => Mux50.IN13
data_in1[13] => Mux50.IN14
data_in1[13] => Mux50.IN15
data_in1[13] => Mux50.IN16
data_in1[13] => Mux66.IN17
data_in1[13] => Mux66.IN18
data_in1[13] => Mux66.IN19
data_in1[14] => Mux1.IN19
data_in1[14] => Mux17.IN19
data_in1[14] => Mux49.IN13
data_in1[14] => Mux49.IN14
data_in1[14] => Mux49.IN15
data_in1[14] => Mux49.IN16
data_in1[14] => Mux65.IN17
data_in1[14] => Mux65.IN18
data_in1[14] => Mux65.IN19
data_in1[15] => Mux0.IN19
data_in1[15] => Mux16.IN19
data_in1[15] => Mux48.IN13
data_in1[15] => Mux48.IN14
data_in1[15] => Mux48.IN15
data_in1[15] => Mux48.IN16
data_in1[15] => Mux64.IN17
data_in1[15] => Mux64.IN18
data_in1[15] => Mux64.IN19
data_in2[0] => Mux47.IN19
data_in2[0] => Mux63.IN17
data_in2[0] => Mux63.IN18
data_in2[1] => Mux46.IN19
data_in2[1] => Mux62.IN17
data_in2[1] => Mux62.IN18
data_in2[2] => Mux45.IN19
data_in2[2] => Mux61.IN17
data_in2[2] => Mux61.IN18
data_in2[3] => Mux44.IN19
data_in2[3] => Mux60.IN17
data_in2[3] => Mux60.IN18
data_in2[4] => Mux43.IN19
data_in2[4] => Mux59.IN17
data_in2[4] => Mux59.IN18
data_in2[5] => Mux42.IN19
data_in2[5] => Mux58.IN17
data_in2[5] => Mux58.IN18
data_in2[6] => Mux41.IN19
data_in2[6] => Mux57.IN17
data_in2[6] => Mux57.IN18
data_in2[7] => Mux40.IN19
data_in2[7] => Mux56.IN17
data_in2[7] => Mux56.IN18
data_in2[8] => Mux39.IN19
data_in2[8] => Mux55.IN17
data_in2[8] => Mux55.IN18
data_in2[9] => Mux38.IN19
data_in2[9] => Mux54.IN17
data_in2[9] => Mux54.IN18
data_in2[10] => Mux37.IN19
data_in2[10] => Mux53.IN17
data_in2[10] => Mux53.IN18
data_in2[11] => Mux36.IN19
data_in2[11] => Mux52.IN17
data_in2[11] => Mux52.IN18
data_in2[12] => Mux35.IN19
data_in2[12] => Mux51.IN17
data_in2[12] => Mux51.IN18
data_in2[13] => Mux34.IN19
data_in2[13] => Mux50.IN17
data_in2[13] => Mux50.IN18
data_in2[14] => Mux33.IN19
data_in2[14] => Mux49.IN17
data_in2[14] => Mux49.IN18
data_in2[15] => Mux32.IN19
data_in2[15] => Mux48.IN17
data_in2[15] => Mux48.IN18
instr_out[0] <= Register16:MA_WB1.o[0]
instr_out[1] <= Register16:MA_WB1.o[1]
instr_out[2] <= Register16:MA_WB1.o[2]
instr_out[3] <= Register16:MA_WB1.o[3]
instr_out[4] <= Register16:MA_WB1.o[4]
instr_out[5] <= Register16:MA_WB1.o[5]
instr_out[6] <= Register16:MA_WB1.o[6]
instr_out[7] <= Register16:MA_WB1.o[7]
instr_out[8] <= Register16:MA_WB1.o[8]
instr_out[9] <= Register16:MA_WB1.o[9]
instr_out[10] <= Register16:MA_WB1.o[10]
instr_out[11] <= Register16:MA_WB1.o[11]
instr_out[12] <= Register16:MA_WB1.o[12]
instr_out[13] <= Register16:MA_WB1.o[13]
instr_out[14] <= Register16:MA_WB1.o[14]
instr_out[15] <= Register16:MA_WB1.o[15]
out1[0] <= Register16:MA_WB2.o[0]
out1[1] <= Register16:MA_WB2.o[1]
out1[2] <= Register16:MA_WB2.o[2]
out1[3] <= Register16:MA_WB2.o[3]
out1[4] <= Register16:MA_WB2.o[4]
out1[5] <= Register16:MA_WB2.o[5]
out1[6] <= Register16:MA_WB2.o[6]
out1[7] <= Register16:MA_WB2.o[7]
out1[8] <= Register16:MA_WB2.o[8]
out1[9] <= Register16:MA_WB2.o[9]
out1[10] <= Register16:MA_WB2.o[10]
out1[11] <= Register16:MA_WB2.o[11]
out1[12] <= Register16:MA_WB2.o[12]
out1[13] <= Register16:MA_WB2.o[13]
out1[14] <= Register16:MA_WB2.o[14]
out1[15] <= Register16:MA_WB2.o[15]
out2[0] <= Register16:MA_WB3.o[0]
out2[1] <= Register16:MA_WB3.o[1]
out2[2] <= Register16:MA_WB3.o[2]
out2[3] <= Register16:MA_WB3.o[3]
out2[4] <= Register16:MA_WB3.o[4]
out2[5] <= Register16:MA_WB3.o[5]
out2[6] <= Register16:MA_WB3.o[6]
out2[7] <= Register16:MA_WB3.o[7]
out2[8] <= Register16:MA_WB3.o[8]
out2[9] <= Register16:MA_WB3.o[9]
out2[10] <= Register16:MA_WB3.o[10]
out2[11] <= Register16:MA_WB3.o[11]
out2[12] <= Register16:MA_WB3.o[12]
out2[13] <= Register16:MA_WB3.o[13]
out2[14] <= Register16:MA_WB3.o[14]
out2[15] <= Register16:MA_WB3.o[15]


|DUT|MemoryAccess:memory_access_inst|RAM:ram1
wr_en => Memory~32.DATAIN
wr_en => Memory.WE
clk => Memory~32.CLK
clk => Memory~0.CLK
clk => Memory~1.CLK
clk => Memory~2.CLK
clk => Memory~3.CLK
clk => Memory~4.CLK
clk => Memory~5.CLK
clk => Memory~6.CLK
clk => Memory~7.CLK
clk => Memory~8.CLK
clk => Memory~9.CLK
clk => Memory~10.CLK
clk => Memory~11.CLK
clk => Memory~12.CLK
clk => Memory~13.CLK
clk => Memory~14.CLK
clk => Memory~15.CLK
clk => Memory~16.CLK
clk => Memory~17.CLK
clk => Memory~18.CLK
clk => Memory~19.CLK
clk => Memory~20.CLK
clk => Memory~21.CLK
clk => Memory~22.CLK
clk => Memory~23.CLK
clk => Memory~24.CLK
clk => Memory~25.CLK
clk => Memory~26.CLK
clk => Memory~27.CLK
clk => Memory~28.CLK
clk => Memory~29.CLK
clk => Memory~30.CLK
clk => Memory~31.CLK
clk => Memory.CLK0
rd_addr[0] => Memory.RADDR
rd_addr[1] => Memory.RADDR1
rd_addr[2] => Memory.RADDR2
rd_addr[3] => Memory.RADDR3
rd_addr[4] => Memory.RADDR4
rd_addr[5] => Memory.RADDR5
rd_addr[6] => Memory.RADDR6
rd_addr[7] => Memory.RADDR7
rd_addr[8] => Memory.RADDR8
rd_addr[9] => Memory.RADDR9
rd_addr[10] => Memory.RADDR10
rd_addr[11] => Memory.RADDR11
rd_addr[12] => Memory.RADDR12
rd_addr[13] => Memory.RADDR13
rd_addr[14] => Memory.RADDR14
rd_addr[15] => Memory.RADDR15
wr_addr[0] => Memory~15.DATAIN
wr_addr[0] => Memory.WADDR
wr_addr[1] => Memory~14.DATAIN
wr_addr[1] => Memory.WADDR1
wr_addr[2] => Memory~13.DATAIN
wr_addr[2] => Memory.WADDR2
wr_addr[3] => Memory~12.DATAIN
wr_addr[3] => Memory.WADDR3
wr_addr[4] => Memory~11.DATAIN
wr_addr[4] => Memory.WADDR4
wr_addr[5] => Memory~10.DATAIN
wr_addr[5] => Memory.WADDR5
wr_addr[6] => Memory~9.DATAIN
wr_addr[6] => Memory.WADDR6
wr_addr[7] => Memory~8.DATAIN
wr_addr[7] => Memory.WADDR7
wr_addr[8] => Memory~7.DATAIN
wr_addr[8] => Memory.WADDR8
wr_addr[9] => Memory~6.DATAIN
wr_addr[9] => Memory.WADDR9
wr_addr[10] => Memory~5.DATAIN
wr_addr[10] => Memory.WADDR10
wr_addr[11] => Memory~4.DATAIN
wr_addr[11] => Memory.WADDR11
wr_addr[12] => Memory~3.DATAIN
wr_addr[12] => Memory.WADDR12
wr_addr[13] => Memory~2.DATAIN
wr_addr[13] => Memory.WADDR13
wr_addr[14] => Memory~1.DATAIN
wr_addr[14] => Memory.WADDR14
wr_addr[15] => Memory~0.DATAIN
wr_addr[15] => Memory.WADDR15
wr_data[0] => Memory~31.DATAIN
wr_data[0] => Memory.DATAIN
wr_data[1] => Memory~30.DATAIN
wr_data[1] => Memory.DATAIN1
wr_data[2] => Memory~29.DATAIN
wr_data[2] => Memory.DATAIN2
wr_data[3] => Memory~28.DATAIN
wr_data[3] => Memory.DATAIN3
wr_data[4] => Memory~27.DATAIN
wr_data[4] => Memory.DATAIN4
wr_data[5] => Memory~26.DATAIN
wr_data[5] => Memory.DATAIN5
wr_data[6] => Memory~25.DATAIN
wr_data[6] => Memory.DATAIN6
wr_data[7] => Memory~24.DATAIN
wr_data[7] => Memory.DATAIN7
wr_data[8] => Memory~23.DATAIN
wr_data[8] => Memory.DATAIN8
wr_data[9] => Memory~22.DATAIN
wr_data[9] => Memory.DATAIN9
wr_data[10] => Memory~21.DATAIN
wr_data[10] => Memory.DATAIN10
wr_data[11] => Memory~20.DATAIN
wr_data[11] => Memory.DATAIN11
wr_data[12] => Memory~19.DATAIN
wr_data[12] => Memory.DATAIN12
wr_data[13] => Memory~18.DATAIN
wr_data[13] => Memory.DATAIN13
wr_data[14] => Memory~17.DATAIN
wr_data[14] => Memory.DATAIN14
wr_data[15] => Memory~16.DATAIN
wr_data[15] => Memory.DATAIN15
rd_data[0] <= Memory.DATAOUT
rd_data[1] <= Memory.DATAOUT1
rd_data[2] <= Memory.DATAOUT2
rd_data[3] <= Memory.DATAOUT3
rd_data[4] <= Memory.DATAOUT4
rd_data[5] <= Memory.DATAOUT5
rd_data[6] <= Memory.DATAOUT6
rd_data[7] <= Memory.DATAOUT7
rd_data[8] <= Memory.DATAOUT8
rd_data[9] <= Memory.DATAOUT9
rd_data[10] <= Memory.DATAOUT10
rd_data[11] <= Memory.DATAOUT11
rd_data[12] <= Memory.DATAOUT12
rd_data[13] <= Memory.DATAOUT13
rd_data[14] <= Memory.DATAOUT14
rd_data[15] <= Memory.DATAOUT15


|DUT|MemoryAccess:memory_access_inst|Register16:MA_WB1
d[0] => in_d[0].DATAIN
d[1] => in_d[1].DATAIN
d[2] => in_d[2].DATAIN
d[3] => in_d[3].DATAIN
d[4] => in_d[4].DATAIN
d[5] => in_d[5].DATAIN
d[6] => in_d[6].DATAIN
d[7] => in_d[7].DATAIN
d[8] => in_d[8].DATAIN
d[9] => in_d[9].DATAIN
d[10] => in_d[10].DATAIN
d[11] => in_d[11].DATAIN
d[12] => in_d[12].DATAIN
d[13] => in_d[13].DATAIN
d[14] => in_d[14].DATAIN
d[15] => in_d[15].DATAIN
clk => o[0]~reg0.CLK
clk => o[1]~reg0.CLK
clk => o[2]~reg0.CLK
clk => o[3]~reg0.CLK
clk => o[4]~reg0.CLK
clk => o[5]~reg0.CLK
clk => o[6]~reg0.CLK
clk => o[7]~reg0.CLK
clk => o[8]~reg0.CLK
clk => o[9]~reg0.CLK
clk => o[10]~reg0.CLK
clk => o[11]~reg0.CLK
clk => o[12]~reg0.CLK
clk => o[13]~reg0.CLK
clk => o[14]~reg0.CLK
clk => o[15]~reg0.CLK
clk => in_d[0].CLK
clk => in_d[1].CLK
clk => in_d[2].CLK
clk => in_d[3].CLK
clk => in_d[4].CLK
clk => in_d[5].CLK
clk => in_d[6].CLK
clk => in_d[7].CLK
clk => in_d[8].CLK
clk => in_d[9].CLK
clk => in_d[10].CLK
clk => in_d[11].CLK
clk => in_d[12].CLK
clk => in_d[13].CLK
clk => in_d[14].CLK
clk => in_d[15].CLK
en => o[0]~reg0.ENA
en => o[1]~reg0.ENA
en => o[2]~reg0.ENA
en => o[3]~reg0.ENA
en => o[4]~reg0.ENA
en => o[5]~reg0.ENA
en => o[6]~reg0.ENA
en => o[7]~reg0.ENA
en => o[8]~reg0.ENA
en => o[9]~reg0.ENA
en => o[10]~reg0.ENA
en => o[11]~reg0.ENA
en => o[12]~reg0.ENA
en => o[13]~reg0.ENA
en => o[14]~reg0.ENA
en => o[15]~reg0.ENA
o[0] <= o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|MemoryAccess:memory_access_inst|Register16:MA_WB2
d[0] => in_d[0].DATAIN
d[1] => in_d[1].DATAIN
d[2] => in_d[2].DATAIN
d[3] => in_d[3].DATAIN
d[4] => in_d[4].DATAIN
d[5] => in_d[5].DATAIN
d[6] => in_d[6].DATAIN
d[7] => in_d[7].DATAIN
d[8] => in_d[8].DATAIN
d[9] => in_d[9].DATAIN
d[10] => in_d[10].DATAIN
d[11] => in_d[11].DATAIN
d[12] => in_d[12].DATAIN
d[13] => in_d[13].DATAIN
d[14] => in_d[14].DATAIN
d[15] => in_d[15].DATAIN
clk => o[0]~reg0.CLK
clk => o[1]~reg0.CLK
clk => o[2]~reg0.CLK
clk => o[3]~reg0.CLK
clk => o[4]~reg0.CLK
clk => o[5]~reg0.CLK
clk => o[6]~reg0.CLK
clk => o[7]~reg0.CLK
clk => o[8]~reg0.CLK
clk => o[9]~reg0.CLK
clk => o[10]~reg0.CLK
clk => o[11]~reg0.CLK
clk => o[12]~reg0.CLK
clk => o[13]~reg0.CLK
clk => o[14]~reg0.CLK
clk => o[15]~reg0.CLK
clk => in_d[0].CLK
clk => in_d[1].CLK
clk => in_d[2].CLK
clk => in_d[3].CLK
clk => in_d[4].CLK
clk => in_d[5].CLK
clk => in_d[6].CLK
clk => in_d[7].CLK
clk => in_d[8].CLK
clk => in_d[9].CLK
clk => in_d[10].CLK
clk => in_d[11].CLK
clk => in_d[12].CLK
clk => in_d[13].CLK
clk => in_d[14].CLK
clk => in_d[15].CLK
en => o[0]~reg0.ENA
en => o[1]~reg0.ENA
en => o[2]~reg0.ENA
en => o[3]~reg0.ENA
en => o[4]~reg0.ENA
en => o[5]~reg0.ENA
en => o[6]~reg0.ENA
en => o[7]~reg0.ENA
en => o[8]~reg0.ENA
en => o[9]~reg0.ENA
en => o[10]~reg0.ENA
en => o[11]~reg0.ENA
en => o[12]~reg0.ENA
en => o[13]~reg0.ENA
en => o[14]~reg0.ENA
en => o[15]~reg0.ENA
o[0] <= o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|MemoryAccess:memory_access_inst|Register16:MA_WB3
d[0] => in_d[0].DATAIN
d[1] => in_d[1].DATAIN
d[2] => in_d[2].DATAIN
d[3] => in_d[3].DATAIN
d[4] => in_d[4].DATAIN
d[5] => in_d[5].DATAIN
d[6] => in_d[6].DATAIN
d[7] => in_d[7].DATAIN
d[8] => in_d[8].DATAIN
d[9] => in_d[9].DATAIN
d[10] => in_d[10].DATAIN
d[11] => in_d[11].DATAIN
d[12] => in_d[12].DATAIN
d[13] => in_d[13].DATAIN
d[14] => in_d[14].DATAIN
d[15] => in_d[15].DATAIN
clk => o[0]~reg0.CLK
clk => o[1]~reg0.CLK
clk => o[2]~reg0.CLK
clk => o[3]~reg0.CLK
clk => o[4]~reg0.CLK
clk => o[5]~reg0.CLK
clk => o[6]~reg0.CLK
clk => o[7]~reg0.CLK
clk => o[8]~reg0.CLK
clk => o[9]~reg0.CLK
clk => o[10]~reg0.CLK
clk => o[11]~reg0.CLK
clk => o[12]~reg0.CLK
clk => o[13]~reg0.CLK
clk => o[14]~reg0.CLK
clk => o[15]~reg0.CLK
clk => in_d[0].CLK
clk => in_d[1].CLK
clk => in_d[2].CLK
clk => in_d[3].CLK
clk => in_d[4].CLK
clk => in_d[5].CLK
clk => in_d[6].CLK
clk => in_d[7].CLK
clk => in_d[8].CLK
clk => in_d[9].CLK
clk => in_d[10].CLK
clk => in_d[11].CLK
clk => in_d[12].CLK
clk => in_d[13].CLK
clk => in_d[14].CLK
clk => in_d[15].CLK
en => o[0]~reg0.ENA
en => o[1]~reg0.ENA
en => o[2]~reg0.ENA
en => o[3]~reg0.ENA
en => o[4]~reg0.ENA
en => o[5]~reg0.ENA
en => o[6]~reg0.ENA
en => o[7]~reg0.ENA
en => o[8]~reg0.ENA
en => o[9]~reg0.ENA
en => o[10]~reg0.ENA
en => o[11]~reg0.ENA
en => o[12]~reg0.ENA
en => o[13]~reg0.ENA
en => o[14]~reg0.ENA
en => o[15]~reg0.ENA
o[0] <= o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Write_Back:write_back_inst
wb_en => PC_out[0]~reg0.ENA
wb_en => PC_out[1]~reg0.ENA
wb_en => PC_out[2]~reg0.ENA
wb_en => PC_out[3]~reg0.ENA
wb_en => PC_out[4]~reg0.ENA
wb_en => PC_out[5]~reg0.ENA
wb_en => PC_out[6]~reg0.ENA
wb_en => PC_out[7]~reg0.ENA
wb_en => PC_out[8]~reg0.ENA
wb_en => PC_out[9]~reg0.ENA
wb_en => PC_out[10]~reg0.ENA
wb_en => PC_out[11]~reg0.ENA
wb_en => PC_out[12]~reg0.ENA
wb_en => PC_out[13]~reg0.ENA
wb_en => PC_out[14]~reg0.ENA
wb_en => PC_out[15]~reg0.ENA
wb_en => data_out[0]~reg0.ENA
wb_en => data_out[1]~reg0.ENA
wb_en => data_out[2]~reg0.ENA
wb_en => data_out[3]~reg0.ENA
wb_en => data_out[4]~reg0.ENA
wb_en => data_out[5]~reg0.ENA
wb_en => data_out[6]~reg0.ENA
wb_en => data_out[7]~reg0.ENA
wb_en => data_out[8]~reg0.ENA
wb_en => data_out[9]~reg0.ENA
wb_en => data_out[10]~reg0.ENA
wb_en => data_out[11]~reg0.ENA
wb_en => data_out[12]~reg0.ENA
wb_en => data_out[13]~reg0.ENA
wb_en => data_out[14]~reg0.ENA
wb_en => data_out[15]~reg0.ENA
wb_en => instr_out[0]~reg0.ENA
wb_en => instr_out[1]~reg0.ENA
wb_en => instr_out[2]~reg0.ENA
wb_en => instr_out[3]~reg0.ENA
wb_en => instr_out[4]~reg0.ENA
wb_en => instr_out[5]~reg0.ENA
wb_en => instr_out[6]~reg0.ENA
wb_en => instr_out[7]~reg0.ENA
wb_en => instr_out[8]~reg0.ENA
wb_en => instr_out[9]~reg0.ENA
wb_en => instr_out[10]~reg0.ENA
wb_en => instr_out[11]~reg0.ENA
wb_en => instr_out[12]~reg0.ENA
wb_en => instr_out[13]~reg0.ENA
wb_en => instr_out[14]~reg0.ENA
wb_en => instr_out[15]~reg0.ENA
wb_en => dest[0]~reg0.ENA
wb_en => dest[1]~reg0.ENA
wb_en => dest[2]~reg0.ENA
clk => PC_out[0]~reg0.CLK
clk => PC_out[1]~reg0.CLK
clk => PC_out[2]~reg0.CLK
clk => PC_out[3]~reg0.CLK
clk => PC_out[4]~reg0.CLK
clk => PC_out[5]~reg0.CLK
clk => PC_out[6]~reg0.CLK
clk => PC_out[7]~reg0.CLK
clk => PC_out[8]~reg0.CLK
clk => PC_out[9]~reg0.CLK
clk => PC_out[10]~reg0.CLK
clk => PC_out[11]~reg0.CLK
clk => PC_out[12]~reg0.CLK
clk => PC_out[13]~reg0.CLK
clk => PC_out[14]~reg0.CLK
clk => PC_out[15]~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => instr_out[0]~reg0.CLK
clk => instr_out[1]~reg0.CLK
clk => instr_out[2]~reg0.CLK
clk => instr_out[3]~reg0.CLK
clk => instr_out[4]~reg0.CLK
clk => instr_out[5]~reg0.CLK
clk => instr_out[6]~reg0.CLK
clk => instr_out[7]~reg0.CLK
clk => instr_out[8]~reg0.CLK
clk => instr_out[9]~reg0.CLK
clk => instr_out[10]~reg0.CLK
clk => instr_out[11]~reg0.CLK
clk => instr_out[12]~reg0.CLK
clk => instr_out[13]~reg0.CLK
clk => instr_out[14]~reg0.CLK
clk => instr_out[15]~reg0.CLK
clk => dest[0]~reg0.CLK
clk => dest[1]~reg0.CLK
clk => dest[2]~reg0.CLK
instr_in[0] => instr_out[0]~reg0.DATAIN
instr_in[1] => instr_out[1]~reg0.DATAIN
instr_in[2] => instr_out[2]~reg0.DATAIN
instr_in[3] => instr_out[3]~reg0.DATAIN
instr_in[4] => instr_out[4]~reg0.DATAIN
instr_in[5] => instr_out[5]~reg0.DATAIN
instr_in[6] => instr_out[6]~reg0.DATAIN
instr_in[7] => instr_out[7]~reg0.DATAIN
instr_in[8] => instr_out[8]~reg0.DATAIN
instr_in[9] => instr_out[9]~reg0.DATAIN
instr_in[9] => dest[0]~reg0.DATAIN
instr_in[10] => instr_out[10]~reg0.DATAIN
instr_in[10] => dest[1]~reg0.DATAIN
instr_in[11] => instr_out[11]~reg0.DATAIN
instr_in[11] => dest[2]~reg0.DATAIN
instr_in[12] => instr_out[12]~reg0.DATAIN
instr_in[13] => instr_out[13]~reg0.DATAIN
instr_in[14] => instr_out[14]~reg0.DATAIN
instr_in[15] => instr_out[15]~reg0.DATAIN
data_in1[0] => data_out[0]~reg0.DATAIN
data_in1[1] => data_out[1]~reg0.DATAIN
data_in1[2] => data_out[2]~reg0.DATAIN
data_in1[3] => data_out[3]~reg0.DATAIN
data_in1[4] => data_out[4]~reg0.DATAIN
data_in1[5] => data_out[5]~reg0.DATAIN
data_in1[6] => data_out[6]~reg0.DATAIN
data_in1[7] => data_out[7]~reg0.DATAIN
data_in1[8] => data_out[8]~reg0.DATAIN
data_in1[9] => data_out[9]~reg0.DATAIN
data_in1[10] => data_out[10]~reg0.DATAIN
data_in1[11] => data_out[11]~reg0.DATAIN
data_in1[12] => data_out[12]~reg0.DATAIN
data_in1[13] => data_out[13]~reg0.DATAIN
data_in1[14] => data_out[14]~reg0.DATAIN
data_in1[15] => data_out[15]~reg0.DATAIN
data_in2[0] => PC_out[0]~reg0.DATAIN
data_in2[1] => PC_out[1]~reg0.DATAIN
data_in2[2] => PC_out[2]~reg0.DATAIN
data_in2[3] => PC_out[3]~reg0.DATAIN
data_in2[4] => PC_out[4]~reg0.DATAIN
data_in2[5] => PC_out[5]~reg0.DATAIN
data_in2[6] => PC_out[6]~reg0.DATAIN
data_in2[7] => PC_out[7]~reg0.DATAIN
data_in2[8] => PC_out[8]~reg0.DATAIN
data_in2[9] => PC_out[9]~reg0.DATAIN
data_in2[10] => PC_out[10]~reg0.DATAIN
data_in2[11] => PC_out[11]~reg0.DATAIN
data_in2[12] => PC_out[12]~reg0.DATAIN
data_in2[13] => PC_out[13]~reg0.DATAIN
data_in2[14] => PC_out[14]~reg0.DATAIN
data_in2[15] => PC_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[0] <= PC_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[1] <= PC_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[2] <= PC_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[3] <= PC_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[4] <= PC_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[5] <= PC_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[6] <= PC_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[7] <= PC_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[8] <= PC_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[9] <= PC_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[10] <= PC_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[11] <= PC_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[12] <= PC_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[13] <= PC_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[14] <= PC_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[15] <= PC_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[0] <= instr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[1] <= instr_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[2] <= instr_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[3] <= instr_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[4] <= instr_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[5] <= instr_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[6] <= instr_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[7] <= instr_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[8] <= instr_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[9] <= instr_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[10] <= instr_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[11] <= instr_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[12] <= instr_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[13] <= instr_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[14] <= instr_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[15] <= instr_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dest[0] <= dest[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dest[1] <= dest[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dest[2] <= dest[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|Controller:controller_datapath
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
zin => ~NO_FANOUT~
cin => ~NO_FANOUT~
fetch_instr[0] => ~NO_FANOUT~
fetch_instr[1] => ~NO_FANOUT~
fetch_instr[2] => ~NO_FANOUT~
fetch_instr[3] => ~NO_FANOUT~
fetch_instr[4] => ~NO_FANOUT~
fetch_instr[5] => ~NO_FANOUT~
fetch_instr[6] => ~NO_FANOUT~
fetch_instr[7] => ~NO_FANOUT~
fetch_instr[8] => ~NO_FANOUT~
fetch_instr[9] => ~NO_FANOUT~
fetch_instr[10] => ~NO_FANOUT~
fetch_instr[11] => ~NO_FANOUT~
fetch_instr[12] => ~NO_FANOUT~
fetch_instr[13] => ~NO_FANOUT~
fetch_instr[14] => ~NO_FANOUT~
fetch_instr[15] => ~NO_FANOUT~
fetch_en <= <VCC>
decode_instr[0] => ~NO_FANOUT~
decode_instr[1] => ~NO_FANOUT~
decode_instr[2] => ~NO_FANOUT~
decode_instr[3] => ~NO_FANOUT~
decode_instr[4] => ~NO_FANOUT~
decode_instr[5] => ~NO_FANOUT~
decode_instr[6] => ~NO_FANOUT~
decode_instr[7] => ~NO_FANOUT~
decode_instr[8] => ~NO_FANOUT~
decode_instr[9] => ~NO_FANOUT~
decode_instr[10] => ~NO_FANOUT~
decode_instr[11] => ~NO_FANOUT~
decode_instr[12] => ~NO_FANOUT~
decode_instr[13] => ~NO_FANOUT~
decode_instr[14] => ~NO_FANOUT~
decode_instr[15] => ~NO_FANOUT~
decode_en <= <VCC>
rr_instr[0] => ~NO_FANOUT~
rr_instr[1] => ~NO_FANOUT~
rr_instr[2] => ~NO_FANOUT~
rr_instr[3] => ~NO_FANOUT~
rr_instr[4] => ~NO_FANOUT~
rr_instr[5] => ~NO_FANOUT~
rr_instr[6] => ~NO_FANOUT~
rr_instr[7] => ~NO_FANOUT~
rr_instr[8] => ~NO_FANOUT~
rr_instr[9] => ~NO_FANOUT~
rr_instr[10] => ~NO_FANOUT~
rr_instr[11] => ~NO_FANOUT~
rr_instr[12] => ~NO_FANOUT~
rr_instr[13] => ~NO_FANOUT~
rr_instr[14] => ~NO_FANOUT~
rr_instr[15] => ~NO_FANOUT~
rr_en <= <VCC>
rr_wr_en <= <VCC>
rr_sel_r1[0] <= <GND>
rr_sel_r1[1] <= <GND>
rr_sel_r2[0] <= <GND>
rr_sel_r2[1] <= <GND>
exe_instr[0] => ~NO_FANOUT~
exe_instr[1] => ~NO_FANOUT~
exe_instr[2] => ~NO_FANOUT~
exe_instr[3] => ~NO_FANOUT~
exe_instr[4] => ~NO_FANOUT~
exe_instr[5] => ~NO_FANOUT~
exe_instr[6] => ~NO_FANOUT~
exe_instr[7] => ~NO_FANOUT~
exe_instr[8] => ~NO_FANOUT~
exe_instr[9] => ~NO_FANOUT~
exe_instr[10] => ~NO_FANOUT~
exe_instr[11] => ~NO_FANOUT~
exe_instr[12] => ~NO_FANOUT~
exe_instr[13] => ~NO_FANOUT~
exe_instr[14] => ~NO_FANOUT~
exe_instr[15] => ~NO_FANOUT~
exe_en <= <VCC>
ma_instr[0] => ~NO_FANOUT~
ma_instr[1] => ~NO_FANOUT~
ma_instr[2] => ~NO_FANOUT~
ma_instr[3] => ~NO_FANOUT~
ma_instr[4] => ~NO_FANOUT~
ma_instr[5] => ~NO_FANOUT~
ma_instr[6] => ~NO_FANOUT~
ma_instr[7] => ~NO_FANOUT~
ma_instr[8] => ~NO_FANOUT~
ma_instr[9] => ~NO_FANOUT~
ma_instr[10] => ~NO_FANOUT~
ma_instr[11] => ~NO_FANOUT~
ma_instr[12] => ~NO_FANOUT~
ma_instr[13] => ~NO_FANOUT~
ma_instr[14] => ~NO_FANOUT~
ma_instr[15] => ~NO_FANOUT~
ma_en <= <VCC>
ma_wr_en <= <VCC>
wb_instr[0] => ~NO_FANOUT~
wb_instr[1] => ~NO_FANOUT~
wb_instr[2] => ~NO_FANOUT~
wb_instr[3] => ~NO_FANOUT~
wb_instr[4] => ~NO_FANOUT~
wb_instr[5] => ~NO_FANOUT~
wb_instr[6] => ~NO_FANOUT~
wb_instr[7] => ~NO_FANOUT~
wb_instr[8] => ~NO_FANOUT~
wb_instr[9] => ~NO_FANOUT~
wb_instr[10] => ~NO_FANOUT~
wb_instr[11] => ~NO_FANOUT~
wb_instr[12] => ~NO_FANOUT~
wb_instr[13] => ~NO_FANOUT~
wb_instr[14] => ~NO_FANOUT~
wb_instr[15] => ~NO_FANOUT~
wb_en <= <VCC>
zout <= <GND>
cout <= <GND>


