{"vcs1":{"timestamp_begin":1742991580.406010660, "rt":2.63, "ut":1.20, "st":0.31}}
{"vcselab":{"timestamp_begin":1742991583.136132359, "rt":0.88, "ut":0.31, "st":0.07}}
{"link":{"timestamp_begin":1742991584.106139193, "rt":0.92, "ut":0.32, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742991579.535080989}
{"VCS_COMP_START_TIME": 1742991579.535080989}
{"VCS_COMP_END_TIME": 1742991587.056899639}
{"VCS_USER_OPTIONS": "-full64 -R -sverilog tb.sv CONVEX_syn.v +define+P2 +define+SDF +access+r +neg_tchk +vcs+fsdbon +fsdb+mda +fsdbfile+JAM.fsdb -v /RAID2/COURSE/2025_Spring/DCS/DCSTA01/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +maxdelays"}
{"vcs1": {"peak_mem": 362452}}
{"stitch_vcselab": {"peak_mem": 242052}}
