RCSTM8 COMPILER V2.26.09.317,  STM8S_UART2        02/16/10  16:41:06

QCW(0x009638A0)

RCSTM8 COMPILER V2.26.09.317, COMPILATION OF MODULE STM8S_UART2
OBJECT MODULE PLACED IN Debug\stm8s_uart2.o
COMPILER INVOKED BY: OBJECT(Debug\stm8s_uart2.o) PIN(C:\Program Files\Raisonance\Ride\inc\ST7) PIN(C:\Program Files\Raisonance\Ride\inc) WRV(0) STM8(SMALL) DEBUG DGC(page0) AUTO OT(0) PR(Debug\stm8s_uart2.lst) CD CO SB LAOB PIN(..\..\includes) PIN(..\..\..\..\libraries\stm8s_stdperiph_driver\inc) 

stmt level    source
   1          /**
   2            ********************************************************************************
   3            * @file stm8s_uart2.c
   4            * @brief This file contains all the functions for the UART2 peripheral.
   5            * @author STMicroelectronics - MCD Application Team
   6            * @version V1.1.1
   7            * @date 06/05/2009
   8            ******************************************************************************
   9            *
  10            * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  11            * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  12            * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  13            * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  14            * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  15            * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  16            *
  17            * <h2><center>&copy; COPYRIGHT 2009 STMicroelectronics</center></h2>
  18            * @image html logo.bmp
  19            ******************************************************************************
  20            */
  21          
  22          /* Includes ------------------------------------------------------------------*/
  23          #include "stm8s_uart2.h"
  24          #include "stm8s_clk.h"
  25          
  26          /* Private typedef -----------------------------------------------------------*/
  27          /* Private define ------------------------------------------------------------*/
  28          /* Private macro -------------------------------------------------------------*/
  29          /* Private variables ---------------------------------------------------------*/
  30          /* Private function prototypes -----------------------------------------------*/
  31          /* Private functions ---------------------------------------------------------*/
  32          /* Public functions ----------------------------------------------------------*/
  33          
  34          /** @}
  35            * @addtogroup UART2_Public_Functions
  36            * @{
  37            */
  38          
  39          /**
  40            * @brief Deinitializes the UART2 peripheral.
  41            * @par Full description:
  42            * Set the UART2 peripheral registers to their default reset values.
  43            * @retval None
  44            */
  45          
  46          void UART2_DeInit(void)
  47          {
  48   1          u8 dummy = 0;
  49   1          /*< Clear the Idle Line Detected bit in the status rerister by a read
  50   1             to the UART2_SR register followed by a Read to the UART2_DR register */
  51   1          dummy = UART2->SR;
  52   1          dummy = UART2->DR;
  53   1      
  54   1          UART2->BRR2 = UART2_BRR2_RESET_VALUE;  /*< Set UART2_BRR2 to reset value 0x00 */
  55   1          UART2->BRR1 = UART2_BRR1_RESET_VALUE;  /*< Set UART2_BRR1 to reset value 0x00 */
  56   1      
  57   1          UART2->CR1 = UART2_CR1_RESET_VALUE; /*< Set UART2_CR1 to reset value 0x00  */
  58   1          UART2->CR2 = UART2_CR2_RESET_VALUE; /*< Set UART2_CR2 to reset value 0x00  */
  59   1          UART2->CR3 = UART2_CR3_RESET_VALUE;  /*< Set UART2_CR3 to reset value 0x00  */
  60   1          UART2->CR4 = UART2_CR4_RESET_VALUE;  /*< Set UART2_CR4 to reset value 0x00  */
  61   1          UART2->CR5 = UART2_CR5_RESET_VALUE; /*< Set UART2_CR5 to reset value 0x00  */
  62   1          UART2->CR6 = UART2_CR6_RESET_VALUE; /*< Set UART2_CR6 to reset value 0x00  */
  63   1      
  64   1      }
  65          
  66          /**
  67            * @brief Initializes the UART2 according to the specified parameters.
  68            * @param[in] BaudRate: The baudrate.
  69            * @param[in] WordLength : This parameter can be any of the @ref UART2_WordLength_TypeDef enumeration.
  70            * @param[in] StopBits: This parameter can be any of the @ref UART2_StopBits_TypeDef enumeration.
  71            * @param[in] Parity: This parameter can be any of the @ref UART2_Parity_TypeDef enumeration.
  72            * @param[in] SyncMode: This parameter can be any of the @ref UART2_SyncMode_TypeDef values.
  73            * @param[in] Mode: This parameter can be any of the @ref UART2_Mode_TypeDef values
  74            * @retval None
  75            */
  76          void UART2_Init(u32 BaudRate, UART2_WordLength_TypeDef WordLength, UART2_StopBits_TypeDef StopBits, UART2_Parity_TypeDef Parity, UART2_SyncMode_TypeDef SyncMode, UART2_Mode_TypeDef Mode)
  77          {
  78   1          u8 BRR2_1, BRR2_2 = 0;
  79   1          u32 BaudRate_Mantissa, BaudRate_Mantissa100 = 0;
  80   1      
  81   1          /* assert_param: BaudRate value should be <= 625000 bps */
  82   1          assert_param(IS_UART2_BAUDRATE_OK(BaudRate));
  83   1      
  84   1          assert_param(IS_UART2_WORDLENGTH_OK(WordLength));
  85   1      
  86   1          assert_param(IS_UART2_STOPBITS_OK(StopBits));
  87   1      
  88   1          assert_param(IS_UART2_PARITY_OK(Parity));
  89   1      
  90   1          /* assert_param: UART2_Mode value should exclude values such as  UART2_ModeTx_Enable|UART2_ModeTx_Disable */
  91   1          assert_param(IS_UART2_MODE_OK((u8)Mode));
  92   1      
  93   1          /* assert_param: UART2_SyncMode value should exclude values such as
  94   1             UART2_CLOCK_ENABLE|UART2_CLOCK_DISABLE */
  95   1          assert_param(IS_UART2_SYNCMODE_OK((u8)SyncMode));
  96   1      
  97   1          UART2->CR1 &= (u8)(~UART2_CR1_M);  /**< Clear the word length bit */
  98   1          UART2->CR1 |= (u8)WordLength; /**< Set the word length bit according to UART2_WordLength value */
  99   1      
 100   1          UART2->CR3 &= (u8)(~UART2_CR3_STOP);  /**< Clear the STOP bits */
 101   1          UART2->CR3 |= (u8)StopBits;  /**< Set the STOP bits number according to UART2_StopBits value  */
 102   1      
 103   1          UART2->CR1 &= (u8)(~(UART2_CR1_PCEN | UART2_CR1_PS  ));  /**< Clear the Parity Control bit */
 104   1          UART2->CR1 |= (u8)Parity;  /**< Set the Parity Control bit to UART2_Parity value */
 105   1      
 106   1          UART2->BRR1 &= (u8)(~UART2_BRR1_DIVM);  /**< Clear the LSB mantissa of UARTDIV  */
 107   1          UART2->BRR2 &= (u8)(~UART2_BRR2_DIVM);  /**< Clear the MSB mantissa of UARTDIV  */
 108   1          UART2->BRR2 &= (u8)(~UART2_BRR2_DIVF);  /**< Clear the Fraction bits of UARTDIV */
 109   1      
 110   1          /**< Set the UART2 BaudRates in BRR1 and BRR2 registers according to UART2_BaudRate value */
 111   1          BaudRate_Mantissa    = ((u32)CLK_GetClockFreq() / (BaudRate << 4));
 112   1          BaudRate_Mantissa100 = (((u32)CLK_GetClockFreq() * 100) / (BaudRate << 4));
 113   1          /**< The fraction and MSB mantissa should be loaded in one step in the BRR2 register*/
 114   1          BRR2_1 = (u8)((u8)(((BaudRate_Mantissa100 - (BaudRate_Mantissa * 100))
 115   1                              << 4) / 100) & (u8)0x0F); /**< Set the fraction of UARTDIV  */
 116   1          BRR2_2 = (u8)((BaudRate_Mantissa >> 4) & (u8)0xF0);
 117   1      
 118   1          UART2->BRR2 = (u8)(BRR2_1 | BRR2_2);
 119   1          UART2->BRR1 = (u8)BaudRate_Mantissa;           /**< Set the LSB mantissa of UARTDIV  */
 120   1      
 121   1          UART2->CR2 &= (u8)~(UART2_CR2_TEN | UART2_CR2_REN); /**< Disable the Transmitter and Receiver before seting the LBCL, CPOL and CPHA bits */
 122   1          UART2->CR3 &= (u8)~(UART2_CR3_CPOL | UART2_CR3_CPHA | UART2_CR3_LBCL); /**< Clear the Clock Polarity, lock Phase, Last Bit Clock pulse */
 123   1          UART2->CR3 |= (u8)((u8)SyncMode & (u8)(UART2_CR3_CPOL | UART2_CR3_CPHA | UART2_CR3_LBCL));  /**< Set the Clock Polarity, lock Phase, Last Bit Clock pulse */
 124   1      
 125   1          if ((u8)Mode & (u8)UART2_MODE_TX_ENABLE)
 126   1          {
 127   2              UART2->CR2 |= (u8)UART2_CR2_TEN;  /**< Set the Transmitter Enable bit */
 128   2          }
 129   1          else
 130   1          {
 131   2              UART2->CR2 &= (u8)(~UART2_CR2_TEN);  /**< Clear the Transmitter Disable bit */
 132   2          }
 133   1          if ((u8)Mode & (u8)UART2_MODE_RX_ENABLE)
 134   1          {
 135   2              UART2->CR2 |= (u8)UART2_CR2_REN;  /**< Set the Receiver Enable bit */
 136   2          }
 137   1          else
 138   1          {
 139   2              UART2->CR2 &= (u8)(~UART2_CR2_REN);  /**< Clear the Receiver Disable bit */
 140   2          }
 141   1          /**< Set the Clock Enable bit, lock Polarity, lock Phase and Last Bit Clock pulse bits according to UART2_Mode value */
 142   1          if ((u8)SyncMode&(u8)UART2_SYNCMODE_CLOCK_DISABLE)
 143   1          {
 144   2              UART2->CR3 &= (u8)(~UART2_CR3_CKEN); /**< Clear the Clock Enable bit */
 145   2              /**< configure in Push Pull or Open Drain mode the Tx I/O line by setting the correct I/O Port register according the product package and line configuration*/
 146   2          }
 147   1          else
 148   1          {
 149   2              UART2->CR3 |= (u8)((u8)SyncMode & UART2_CR3_CKEN);
 150   2          }
 151   1      }
 152          /**
 153            * @brief Enable the UART2 peripheral.
 154            * @par Full description:
 155            * Enable the UART2 peripheral.
 156            * @param[in] NewState new state of the UART2 Communication.
 157            * This parameter can be:
 158            * - ENABLE
 159            * - DISABLE
 160            * @retval None
 161            */
 162          void UART2_Cmd(FunctionalState NewState)
 163          {
 164   1      
 165   1          if (NewState != DISABLE)
 166   1          {
 167   2              UART2->CR1 &= (u8)(~UART2_CR1_UARTD); /**< UART2 Enable */
 168   2          }
 169   1          else
 170   1          {
 171   2              UART2->CR1 |= UART2_CR1_UARTD;  /**< UART2 Disable (for low power consumption) */
 172   2          }
 173   1      }
 174          
 175          /**
 176            * @brief Enables or disables the specified UART2 interrupts.
 177            * @par Full description:
 178            * Enables or disables the specified UART2 interrupts.
 179            * @param[in] UART2_IT specifies the UART2 interrupt sources to be enabled or disabled.
 180            * This parameter can be one of the following values:
 181            *   - UART2_IT_LBDF:  LIN Break detection interrupt
 182            *   - UART2_IT_LHDF:  LIN Break detection interrupt
 183            *   - UART2_IT_TXE:  Tansmit Data Register empty interrupt
 184            *   - UART2_IT_TC:   Transmission complete interrupt
 185            *   - UART2_IT_RXNE_OR: Receive Data register not empty/Over run error interrupt
 186            *   - UART2_IT_IDLE: Idle line detection interrupt
 187            *   - UART2_IT_PE:   Parity Error interrupt
 188            * @param[in] NewState new state of the specified UART2 interrupts.
 189            * This parameter can be: ENABLE or DISABLE.
 190            * @retval None
 191            */
 192          void UART2_ITConfig(UART2_IT_TypeDef UART2_IT, FunctionalState NewState)
 193          {
 194   1          u8 uartreg, itpos = 0x00;
 195   1          assert_param(IS_UART2_CONFIG_IT_OK(UART2_IT));
 196   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
 197   1      
 198   1          /* Get the UART2 register index */
 199   1          uartreg = (u8)(UART2_IT >> 0x08);
 200   1      
 201   1          /* Get the UART2 IT index */
 202   1          itpos = (u8)((u8)1 << (u8)((u8)UART2_IT & (u8)0x0F));
 203   1      
 204   1          if (NewState != DISABLE)
 205   1          {
 206   2              /**< Enable the Interrupt bits according to UART2_IT mask */
 207   2              if (uartreg == 0x01)
 208   2              {
 209   3                  UART2->CR1 |= itpos;
 210   3              }
 211   2              else if (uartreg == 0x02)
 212   2              {
 213   3                  UART2->CR2 |= itpos;
 214   3              }
 215   2              else if (uartreg == 0x03)
 216   2              {
 217   3                  UART2->CR4 |= itpos;
 218   3              }
 219   2              else
 220   2              {
 221   3                  UART2->CR6 |= itpos;
 222   3              }
 223   2          }
 224   1          else
 225   1          {
 226   2              /**< Disable the interrupt bits according to UART2_IT mask */
 227   2              if (uartreg == 0x01)
 228   2              {
 229   3                  UART2->CR1 &= (u8)(~itpos);
 230   3              }
 231   2              else if (uartreg == 0x02)
 232   2              {
 233   3                  UART2->CR2 &= (u8)(~itpos);
 234   3              }
 235   2              else if (uartreg == 0x03)
 236   2              {
 237   3                  UART2->CR4 &= (u8)(~itpos);
 238   3              }
 239   2              else
 240   2              {
 241   3                  UART2->CR6 &= (u8)(~itpos);
 242   3              }
 243   2          }
 244   1      }
 245          /**
 246            * @brief Configures the UART2’s IrDA interface.
 247            * @par Full description:
 248            * Configures the UART2’s IrDA interface.
 249            * @par This function is valid only for UART2.
 250            * @param[in] UART2_IrDAMode specifies the IrDA mode.
 251            * This parameter can be any of the @ref UART2_IrDAMode_TypeDef values.
 252            * @retval None
 253            */
 254          void UART2_IrDAConfig(UART2_IrDAMode_TypeDef UART2_IrDAMode)
 255          {
 256   1          assert_param(IS_UART2_IRDAMODE_OK(UART2_IrDAMode));
 257   1      
 258   1          if (UART2_IrDAMode != UART2_IRDAMODE_NORMAL)
 259   1          {
 260   2              UART2->CR5 |= UART2_CR5_IRLP;
 261   2          }
 262   1          else
 263   1          {
 264   2              UART2->CR5 &= ((u8)~UART2_CR5_IRLP);
 265   2          }
 266   1      }
 267          
 268          /**
 269            * @brief Enables or disables the UART2’s IrDA interface.
 270            * @par Full description:
 271            * Enables or disables the UART2’s IrDA interface.
 272            * @par This function is related to IrDA mode.
 273            * @param[in] NewState new state of the IrDA mode.
 274            * This parameter can be: ENABLE or DISABLE.
 275            * @retval None
 276            */
 277          void UART2_IrDACmd(FunctionalState NewState)
 278          {
 279   1      
 280   1          /* Check parameters */
 281   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
 282   1      
 283   1          if (NewState != DISABLE)
 284   1          {
 285   2              /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
 286   2              UART2->CR5 |= UART2_CR5_IREN;
 287   2          }
 288   1          else
 289   1          {
 290   2              /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
 291   2              UART2->CR5 &= ((u8)~UART2_CR5_IREN);
 292   2          }
 293   1      }
 294          
 295          /**
 296            * @brief Sets the UART2 LIN Break detection length.
 297            * @par Full description:
 298            * Sets the UART2 LIN Break detection length.
 299            * @param[in] UART2_LINBreakDetectionLength specifies the LIN break detection length.
 300            * This parameter can be any of the @ref UART2_LINBreakDetectionLength_TypeDef values.
 301            * @retval None
 302            */
 303          void UART2_LINBreakDetectionConfig(UART2_LINBreakDetectionLength_TypeDef UART2_LINBreakDetectionLength)
 304          {
 305   1          assert_param(IS_UART2_LINBREAKDETECTIONLENGTH_OK(UART2_LINBreakDetectionLength));
 306   1      
 307   1          if (UART2_LINBreakDetectionLength != UART2_LINBREAKDETECTIONLENGTH_10BITS)
 308   1          {
 309   2              UART2->CR4 |= UART2_CR4_LBDL;
 310   2          }
 311   1          else
 312   1          {
 313   2              UART2->CR4 &= ((u8)~UART2_CR4_LBDL);
 314   2          }
 315   1      }
 316          
 317          /**
 318            * @brief Configue the UART2 peripheral.
 319            * @par Full description:
 320            * Configue the UART2 peripheral.
 321            * @param[in] UART2_Mode specifies the LIN mode.
 322            * This parameter can be any of the @ref UART2_LinMode_TypeDef values.
 323            * @param[in] UART2_Autosync specifies the LIN automatic resynchronization mode.
 324            * This parameter can be any of the @ref UART2_LinAutosync_TypeDef values.
 325            * @param[in] UART2_DivUp specifies the LIN divider update method.
 326            * This parameter can be any of the @ref UART2_LinDivUp_TypeDef values.
 327            * @retval None
 328            */
 329          void UART2_LINConfig(UART2_LinMode_TypeDef UART2_Mode, UART2_LinAutosync_TypeDef UART2_Autosync, UART2_LinDivUp_TypeDef UART2_DivUp)
 330          {
 331   1          assert_param(IS_UART2_SLAVE_OK(UART2_Mode));
 332   1      
 333   1          assert_param(IS_UART2_AUTOSYNC_OK(UART2_Autosync));
 334   1      
 335   1          assert_param(IS_UART2_DIVUP_OK(UART2_DivUp));
 336   1      
 337   1          if (UART2_Mode != UART2_LIN_MODE_MASTER)
 338   1          {
 339   2              UART2->CR6 |=  UART2_CR6_LSLV;
 340   2          }
 341   1          else
 342   1          {
 343   2              UART2->CR6 &= ((u8)~UART2_CR6_LSLV);
 344   2          }
 345   1      
 346   1          if (UART2_Autosync != UART2_LIN_AUTOSYNC_DISABLE)
 347   1          {
 348   2              UART2->CR6 |=  UART2_CR6_LASE ;
 349   2          }
 350   1          else
 351   1          {
 352   2              UART2->CR6 &= ((u8)~ UART2_CR6_LASE );
 353   2          }
 354   1      
 355   1          if (UART2_DivUp != UART2_LIN_DIVUP_LBRR1)
 356   1          {
 357   2              UART2->CR6 |=  UART2_CR6_LDUM;
 358   2          }
 359   1          else
 360   1          {
 361   2              UART2->CR6 &= ((u8)~ UART2_CR6_LDUM);
 362   2          }
 363   1      
 364   1      }
 365          
 366          /**
 367            * @brief Enables or disables the UART2 LIN mode.
 368            * @par Full description:
 369            * Enables or disables the UART2’s LIN mode.
 370            * @param[in] NewState is new state of the UART2 LIN mode.
 371            * This parameter can be:
 372            * - ENABLE
 373            * - DISABLE
 374            * @retval None
 375            */
 376          void UART2_LINCmd(FunctionalState NewState)
 377          {
 378   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
 379   1      
 380   1          if (NewState != DISABLE)
 381   1          {
 382   2              /* Enable the LIN mode by setting the LINE bit in the CR2 register */
 383   2              UART2->CR3 |= UART2_CR3_LINEN;
 384   2          }
 385   1          else
 386   1          {
 387   2              /* Disable the LIN mode by clearing the LINE bit in the CR2 register */
 388   2              UART2->CR3 &= ((u8)~UART2_CR3_LINEN);
 389   2          }
 390   1      }
 391          /**
 392            * @brief Enables or disables the UART2 Smart Card mode.
 393            * @par Full description:
 394            * Enables or disables the UART2 Smart Card mode.
 395            * @par This function is related to SmartCard mode.
 396            * @param[in] NewState: new state of the Smart Card mode.
 397            * This parameter can be: ENABLE or DISABLE.
 398            * @retval None
 399            */
 400          void UART2_SmartCardCmd(FunctionalState NewState)
 401          {
 402   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
 403   1      
 404   1          if (NewState != DISABLE)
 405   1          {
 406   2              /* Enable the SC mode by setting the SCEN bit in the CR5 register */
 407   2              UART2->CR5 |= UART2_CR5_SCEN;
 408   2          }
 409   1          else
 410   1          {
 411   2              /* Disable the SC mode by clearing the SCEN bit in the CR5 register */
 412   2              UART2->CR5 &= ((u8)(~UART2_CR5_SCEN));
 413   2          }
 414   1      }
 415          
 416          /**
 417            * @brief Enables or disables NACK transmission.
 418            * @par Full description:
 419            * Enables or disables NACK transmission.
 420            * @par This function is valid only for UART2 because is related to SmartCard mode.
 421            * @param[in] NewState: new state of the Smart Card mode.
 422            * This parameter can be: ENABLE or DISABLE.
 423            * @retval None
 424            */
 425          void UART2_SmartCardNACKCmd(FunctionalState NewState)
 426          {
 427   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
 428   1      
 429   1          if (NewState != DISABLE)
 430   1          {
 431   2              /* Enable the NACK transmission by setting the NACK bit in the CR5 register */
 432   2              UART2->CR5 |= UART2_CR5_NACK;
 433   2          }
 434   1          else
 435   1          {
 436   2              /* Disable the NACK transmission by clearing the NACK bit in the CR5 register */
 437   2              UART2->CR5 &= ((u8)~(UART2_CR5_NACK));
 438   2          }
 439   1      }
 440          /**
 441            * @brief Selects the UART2 WakeUp method.
 442            * @par Full description:
 443            * Selects the UART2 WakeUp method.
 444            * @param[in] UART2_WakeUp: specifies the UART2 wakeup method.
 445            * This parameter can be any of the @ref UART2_WakeUp_TypeDef values.
 446            * @retval None
 447            */
 448          void UART2_WakeUpConfig(UART2_WakeUp_TypeDef UART2_WakeUp)
 449          {
 450   1          assert_param(IS_UART2_WAKEUP_OK(UART2_WakeUp));
 451   1      
 452   1          UART2->CR1 &= ((u8)~UART2_CR1_WAKE);
 453   1          UART2->CR1 |= (u8)UART2_WakeUp;
 454   1      }
 455          
 456          /**
 457            * @brief Determines if the UART2 is in mute mode or not.
 458            * @par Full description:
 459            * Determines if the UART2 is in mute mode or not.
 460            * @param[in] NewState: new state of the UART2 mode.
 461            * This parameter can be:
 462            * - ENABLE
 463            * - DISABLE
 464            * @retval None
 465            */
 466          void UART2_ReceiverWakeUpCmd(FunctionalState NewState)
 467          {
 468   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
 469   1      
 470   1          if (NewState != DISABLE)
 471   1          {
 472   2              /* Enable the mute mode UART2 by setting the RWU bit in the CR2 register */
 473   2              UART2->CR2 |= UART2_CR2_RWU;
 474   2          }
 475   1          else
 476   1          {
 477   2              /* Disable the mute mode UART2 by clearing the RWU bit in the CR1 register */
 478   2              UART2->CR2 &= ((u8)~UART2_CR2_RWU);
 479   2          }
 480   1      }
 481          
 482          
 483          /**
 484            * @brief Returns the most recent received data by the UART2 peripheral.
 485            * @par Full description:
 486            * Returns the most recent received data by the UART2 peripheral.
 487            * @retval u16 Received Data
 488            * @par Required preconditions:
 489            * UART2_Cmd(ENABLE);
 490            */
 491          u8 UART2_ReceiveData8(void)
 492          {
 493   1          return ((u8)UART2->DR);
 494   1      }
 495          
 496          /**
 497            * @brief Returns the most recent received data by the UART2 peripheral.
 498            * @par Full description:
 499            * Returns the most recent received data by the UART2 peripheral.
 500            * @retval u16 Received Data
 501            * @par Required preconditions:
 502            * UART2_Cmd(ENABLE);
 503            */
 504          u16 UART2_ReceiveData9(void)
 505          {
 506   1          return (u16)((((u16)UART2->DR) | ((u16)(((u16)((u16)UART2->CR1 & (u16)UART2_CR1_R8)) << 1))) & ((u16)0x01FF));
 507   1      }
 508          
 509          
 510          
 511          /**
 512            * @brief Transmits 8 bit data through the UART2 peripheral.
 513            * @par Full description:
 514            * Transmits 8 bit data through the UART2 peripheral.
 515            * @param[in] Data: the data to transmit.
 516            * @retval None
 517            * @par Required preconditions:
 518            * UART2_Cmd(ENABLE);
 519            */
 520          void UART2_SendData8(u8 Data)
 521          {
 522   1          /* Transmit Data */
 523   1          UART2->DR = Data;
 524   1      }
 525          
 526          /**
 527            * @brief Transmits 9 bit data through the UART2 peripheral.
 528            * @par Full description:
 529            * Transmits 9 bit data through the UART2 peripheral.
 530            * @param[in] Data: the data to transmit.
 531            * @retval None
 532            * @par Required preconditions:
 533            * UART2_Cmd(ENABLE);
 534            */
 535          void UART2_SendData9(u16 Data)
 536          {
 537   1          UART2->CR1 &= ((u8)~UART2_CR1_T8);                  /* Clear the transmit data bit 8     */
 538   1          UART2->CR1 |= (u8)(((u8)(Data >> 2)) & UART2_CR1_T8); /* Write the transmit data bit [8]   */
 539   1          UART2->DR   = (u8)(Data);                    /* Write the transmit data bit [0:7] */
 540   1      
 541   1      }
 542          /**
 543            * @brief Transmits break characters.
 544            * @par Full description:
 545            * Transmits break characters on the UART2 peripheral.
 546            * @retval None
 547            */
 548          void UART2_SendBreak(void)
 549          {
 550   1          UART2->CR2 |= UART2_CR2_SBK;
 551   1      }
 552          /**
 553            * @brief Sets the address of the UART2 node.
 554            * @par Full description:
 555            * Sets the address of the UART2 node.
 556            * @param[in] UART2_Address: Indicates the address of the UART2 node.
 557            * @retval None
 558            */
 559          
 560          void UART2_SetAddress(u8 UART2_Address)
 561          {
 562   1          /*assert_param for x UART2_Address*/
 563   1          assert_param(IS_UART2_ADDRESS_OK(UART2_Address));
 564   1      
 565   1          /* Clear the UART2 address */
 566   1          UART2->CR4 &= ((u8)~UART2_CR4_ADD);
 567   1          /* Set the UART2 address node */
 568   1          UART2->CR4 |= UART2_Address;
 569   1      }
 570          /**
 571            * @brief Sets the specified UART2 guard time.
 572            * @par Full description:
 573            * Sets the address of the UART2 node.
 574            * @par This function is related to SmartCard mode.
 575            * @param[in] UART2_GuardTime: specifies the guard time.
 576            * @retval None
 577            * @par Required preconditions:
 578            * SmartCard Mode Enabled
 579            */
 580          void UART2_SetGuardTime(u8 UART2_GuardTime)
 581          {
 582   1          /* Set the UART2 guard time */
 583   1          UART2->GTR = UART2_GuardTime;
 584   1      }
 585          
 586          /**
 587            * @brief Sets the system clock prescaler.
 588            * @par Full description:
 589            * Sets the system clock prescaler.
 590            * @par This function is related to SmartCard and IrDa mode.
 591            * @param[in] UART2_Prescaler: specifies the prescaler clock.
 592            *                    This parameter can be one of the following values:
 593            *                       @par IrDA Low Power Mode
 594            *   The clock source is diveded by the value given in the register (8 bits)
 595            *                       - 0000 0000 Reserved
 596            *                       - 0000 0001 divides the clock source by 1
 597            *                       - 0000 0010 divides the clock source by 2
 598            *                       - ...........................................................
 599            *                       @par Smart Card Mode
 600            *   The clock source is diveded by the value given in the register (5 significant bits) multipied by 2
 601            *                       - 0 0000 Reserved
 602            *                       - 0 0001 divides the clock source by 2
 603            *                       - 0 0010 divides the clock source by 4
 604            *                       - 0 0011 divides the clock source by 6
 605            *                       - ...........................................................
 606            * @retval None
 607            * @par Required preconditions:
 608            * IrDA Low Power mode or smartcard mode enabled
 609            */
 610          void UART2_SetPrescaler(u8 UART2_Prescaler)
 611          {
 612   1          /* Load the UART2 prescaler value*/
 613   1          UART2->PSCR = UART2_Prescaler;
 614   1      }
 615          
 616          /**
 617            * @brief Checks whether the specified UART2 flag is set or not.
 618            * @par Full description:
 619            * Checks whether the specified UART2 flag is set or not.
 620            * @param[in] UART2_FLAG specifies the flag to check.
 621            * This parameter can be any of the @ref UART2_Flag_TypeDef enumeration.
 622            * @retval FlagStatus (SET or RESET)
 623            */
 624          
 625          FlagStatus UART2_GetFlagStatus(UART2_Flag_TypeDef UART2_FLAG)
 626          {
 627   1          FlagStatus status = RESET;
 628   1      
 629   1          /* Check parameters */
 630   1          assert_param(IS_UART2_FLAG_OK(UART2_FLAG));
 631   1      
 632   1          /* Check the status of the specified UART2 flag*/
 633   1          if (UART2_FLAG == UART2_FLAG_LBDF)
 634   1          {
 635   2              if ((UART2->CR4 & (u8)UART2_FLAG) != (u8)0x00)
 636   2              {
 637   3                  /* UART2_FLAG is set*/
 638   3                  status = SET;
 639   3              }
 640   2              else
 641   2              {
 642   3                  /* UART2_FLAG is reset*/
 643   3                  status = RESET;
 644   3              }
 645   2          }
 646   1          else if (UART2_FLAG == UART2_FLAG_SBK)
 647   1          {
 648   2              if ((UART2->CR2 & (u8)UART2_FLAG) != (u8)0x00)
 649   2              {
 650   3                  /* UART2_FLAG is set*/
 651   3                  status = SET;
 652   3              }
 653   2              else
 654   2              {
 655   3                  /* UART2_FLAG is reset*/
 656   3                  status = RESET;
 657   3              }
 658   2          }
 659   1          else if ((UART2_FLAG == UART2_FLAG_LHDF) || (UART2_FLAG == UART2_FLAG_LSF))
 660   1          {
 661   2              if ((UART2->CR6 & (u8)UART2_FLAG) != (u8)0x00)
 662   2              {
 663   3                  /* UART2_FLAG is set*/
 664   3                  status = SET;
 665   3              }
 666   2              else
 667   2              {
 668   3                  /* UART2_FLAG is reset*/
 669   3                  status = RESET;
 670   3              }
 671   2          }
 672   1          else
 673   1          {
 674   2              if ((UART2->SR & (u8)UART2_FLAG) != (u8)0x00)
 675   2              {
 676   3                  /* UART2_FLAG is set*/
 677   3                  status = SET;
 678   3              }
 679   2              else
 680   2              {
 681   3                  /* UART2_FLAG is reset*/
 682   3                  status = RESET;
 683   3              }
 684   2          }
 685   1      
 686   1          /* Return the UART2_FLAG status*/
 687   1          return  status;
 688   1      }
 689          /**
 690           * @brief Clears the UART2 flags.
 691           * @par Full description:
 692           * Clears the UART2 flags.
 693           * @param[in] UART2_FLAG specifies the flag to clear
 694           * This parameter can be any combination of the following values:
 695           *   - UART2_FLAG_LBDF: LIN Break detection flag.
 696           *   - UART2_FLAG_LHDF: LIN Header detection flag.
 697           *   - UART2_FLAG_LSF: LIN synchrone field flag.
 698           *   - UART2_FLAG_RXNE: Receive data register not empty flag.
 699           * @par Notes:
 700           *   - PE (Parity error), FE (Framing error), NE (Noise error), OR (OverRun error)
 701           *     and IDLE (Idle line detected) flags are cleared by software sequence: a read
 702           *     operation to UART2_SR register (UART2_GetFlagStatus())followed by a read operation
 703           *     to UART2_DR register(UART2_ReceiveData8() or UART2_ReceiveData9()).
 704           *   - RXNE flag can be also cleared by a read to the UART2_DR register
 705           *     (UART2_ReceiveData8()or UART2_ReceiveData9()).
 706           *   - TC flag can be also cleared by software sequence: a read operation to UART2_SR
 707           *     register (UART2_GetFlagStatus()) followed by a write operation to UART2_DR register
 708           *     (UART2_SendData8() or UART2_SendData9()).
 709           *   - TXE flag is cleared only by a write to the UART2_DR register (UART2_SendData8() or
 710           *     UART2_SendData9()).
 711           *   - SBK flag is cleared during the stop bit of break.
 712           * @retval None
 713           */
 714          
 715          void UART2_ClearFlag(UART2_Flag_TypeDef UART2_FLAG)
 716          {
 717   1          assert_param(IS_UART2_CLEAR_FLAG_OK(UART2_FLAG));
 718   1      
 719   1          /*< Clear the Receive Register Not Empty flag */
 720   1          if (UART2_FLAG == UART2_FLAG_RXNE)
 721   1          {
 722   2              UART2->SR = (u8)~(UART2_SR_RXNE);
 723   2          }
 724   1          /*< Clear the LIN Break Detection flag */
 725   1          else if (UART2_FLAG == UART2_FLAG_LBDF)
 726   1          {
 727   2              UART2->CR4 &= (u8)(~UART2_CR4_LBDF);
 728   2          }
 729   1          /*< Clear the LIN Header Detection Flag */
 730   1          else if (UART2_FLAG == UART2_FLAG_LHDF)
 731   1          {
 732   2              UART2->CR6 &= (u8)(~UART2_CR6_LHDF);
 733   2          }
 734   1          /*< Clear the LIN Synch Field flag */
 735   1          else
 736   1          {
 737   2              UART2->CR6 &= (u8)(~UART2_CR6_LSF);
 738   2          }
 739   1      
 740   1      }
 741          
 742          /**
 743            * @brief Checks whether the specified UART2 interrupt has occurred or not.
 744            * @par Full description:
 745            * Checks whether the specified UART2 interrupt has occurred or not.
 746            * @param[in] UART2_IT: Specifies the UART2 interrupt pending bit to check.
 747            * This parameter can be one of the following values:
 748            *   - UART2_IT_LBDF:  LIN Break detection interrupt
 749            *   - UART2_IT_TXE:  Tansmit Data Register empty interrupt
 750            *   - UART2_IT_TC:   Transmission complete interrupt
 751            *   - UART2_IT_RXNE: Receive Data register not empty interrupt
 752            *   - UART2_IT_IDLE: Idle line detection interrupt
 753            *   - UART2_IT_OR:  OverRun Error interrupt
 754            *   - UART2_IT_PE:   Parity Error interrupt
 755            * @retval
 756            * ITStatus The new state of UART2_IT (SET or RESET).
 757            */
 758          ITStatus UART2_GetITStatus(UART2_IT_TypeDef UART2_IT)
 759          {
 760   1          ITStatus pendingbitstatus = RESET;
 761   1          u8 itpos = 0;
 762   1          u8 itmask1 = 0;
 763   1          u8 itmask2 = 0;
 764   1          u8 enablestatus = 0;
 765   1      
 766   1          /* Check parameters */
 767   1          assert_param(IS_UART2_GET_IT_OK(UART2_IT));
 768   1      
 769   1          /* Get the UART2 IT index*/
 770   1          itpos = (u8)((u8)1 << (u8)((u8)UART2_IT & (u8)0x0F));
 771   1          /* Get the UART2 IT index*/
 772   1          itmask1 = (u8)((u8)UART2_IT >> (u8)4);
 773   1          /* Set the IT mask*/
 774   1          itmask2 = (u8)((u8)1 << itmask1);
 775   1      
 776   1      
 777   1      
 778   1          /* Check the status of the specified UART2 pending bit*/
 779   1          if (UART2_IT == UART2_IT_PE)
 780   1          {
 781   2              /* Get the UART2_ITPENDINGBIT enable bit status*/
 782   2              enablestatus = (u8)((u8)UART2->CR1 & itmask2);
 783   2              /* Check the status of the specified UART2 interrupt*/
 784   2      
 785   2              if (((UART2->SR & itpos) != (u8)0x00) && enablestatus)
 786   2              {
 787   3                  /* Interrupt occurred*/
 788   3                  pendingbitstatus = SET;
 789   3              }
 790   2              else
 791   2              {
 792   3                  /* Interrupt not occurred*/
 793   3                  pendingbitstatus = RESET;
 794   3              }
 795   2          }
 796   1      
 797   1          else if (UART2_IT == UART2_IT_LBDF)
 798   1          {
 799   2              /* Get the UART2_IT enable bit status*/
 800   2              enablestatus = (u8)((u8)UART2->CR4 & itmask2);
 801   2              /* Check the status of the specified UART2 interrupt*/
 802   2              if (((UART2->CR4 & itpos) != (u8)0x00) && enablestatus)
 803   2              {
 804   3                  /* Interrupt occurred*/
 805   3                  pendingbitstatus = SET;
 806   3              }
 807   2              else
 808   2              {
 809   3                  /* Interrupt not occurred*/
 810   3                  pendingbitstatus = RESET;
 811   3              }
 812   2          }
 813   1          else if (UART2_IT == UART2_IT_LHDF)
 814   1          {
 815   2              /* Get the UART2_IT enable bit status*/
 816   2              enablestatus = (u8)((u8)UART2->CR6 & itmask2);
 817   2              /* Check the status of the specified UART2 interrupt*/
 818   2              if (((UART2->CR6 & itpos) != (u8)0x00) && enablestatus)
 819   2              {
 820   3                  /* Interrupt occurred*/
 821   3                  pendingbitstatus = SET;
 822   3              }
 823   2              else
 824   2              {
 825   3                  /* Interrupt not occurred*/
 826   3                  pendingbitstatus = RESET;
 827   3              }
 828   2          }
 829   1          else
 830   1          {
 831   2              /* Get the UART2_IT enable bit status*/
 832   2              enablestatus = (u8)((u8)UART2->CR2 & itmask2);
 833   2              /* Check the status of the specified UART2 interrupt*/
 834   2              if (((UART2->SR & itpos) != (u8)0x00) && enablestatus)
 835   2              {
 836   3                  /* Interrupt occurred*/
 837   3                  pendingbitstatus = SET;
 838   3              }
 839   2              else
 840   2              {
 841   3                  /* Interrupt not occurred*/
 842   3                  pendingbitstatus = RESET;
 843   3              }
 844   2          }
 845   1          /* Return the UART2_IT status*/
 846   1          return  pendingbitstatus;
 847   1      }
 848          
 849          /**
 850           * @brief Clears the UART2 pending flags.
 851           * @par Full description:
 852           * Clears the UART2 pending bit.
 853           * @param[in] UART2_IT specifies the pending bit to clear
 854           * This parameter can be one of the following values:
 855           *   - UART2_IT_LBDF:  LIN Break detection interrupt
 856           *   - UART2_IT_LHDF:  LIN Header detection interrupt
 857           *   - UART2_IT_RXNE: Receive Data register not empty interrupt.
 858           *
 859           * @par Notes:
 860           *   - PE (Parity error), FE (Framing error), NE (Noise error), OR (OverRun error) and
 861           *     IDLE (Idle line detected) pending bits are cleared by software sequence: a read
 862           *     operation to UART2_SR register (UART2_GetITStatus()) followed by a read operation
 863           *     to UART2_DR register (UART2_ReceiveData8() or UART2_ReceiveData9() ).
 864           *   - RXNE pending bit can be also cleared by a read to the UART2_DR register
 865           *     (UART2_ReceiveData8() or UART2_ReceiveData9() ).
 866           *   - TC (Transmit complet) pending bit can be cleared by software sequence: a read
 867           *     operation to UART2_SR register (UART2_GetITStatus()) followed by a write operation
 868           *     to UART2_DR register (UART2_SendData8()or UART2_SendData9()).
 869           *   - TXE pending bit is cleared only by a write to the UART2_DR register
 870           *     (UART2_SendData8() or UART2_SendData9()).
 871           * @retval None
 872           */
 873          void UART2_ClearITPendingBit(UART2_IT_TypeDef UART2_IT)
 874          {
 875   1          assert_param(IS_UART2_CLEAR_IT_OK(UART2_IT));
 876   1      
 877   1          /*< Clear the Receive Register Not Empty pending bit */
 878   1          if (UART2_IT == UART2_IT_RXNE)
 879   1          {
 880   2              UART2->SR = (u8)~(UART2_SR_RXNE);
 881   2          }
 882   1          /*< Clear the LIN Break Detection pending bit */
 883   1          else if (UART2_IT == UART2_IT_LBDF)
 884   1          {
 885   2              UART2->CR4 &= (u8)~(UART2_CR4_LBDF);
 886   2          }
 887   1          /*< Clear the LIN Header Detection pending bit */
 888   1          else
 889   1          {
 890   2              UART2->CR6 &= (u8)(~UART2_CR6_LHDF);
 891   2          }
 892   1      }
 893          /**
 894            * @}
 895            */
 896          
 897          
 898          /******************* (C) COPYRIGHT 2009 STMicroelectronics *****END OF FILE****/
 899          
RCSTM8 COMPILER V2.26.09.317
ASSEMBLY LISTING OF GENERATED OBJECT CODE

              ; FUNCTION ?UART2_DeInit (BEGIN)
              ; SOURCE LINE # 46 
0000 88                                PUSH   A
              ; SOURCE LINE # 48 
0001 A600                              LD     A,#000H
0003 6B01       F                      LD     (001H,SP),A   ; [ dummy ]
              ; SOURCE LINE # 51 
0005 C65240                            LD     A,05240H
0008 6B01       F                      LD     (001H,SP),A   ; [ dummy ]
              ; SOURCE LINE # 52 
000A C65241                            LD     A,05241H
000D 6B01       F                      LD     (001H,SP),A   ; [ dummy ]
              ; SOURCE LINE # 54 
000F 35005243                          MOV    05243H,#000H
              ; SOURCE LINE # 55 
0013 35005242                          MOV    05242H,#000H
              ; SOURCE LINE # 57 
0017 35005244                          MOV    05244H,#000H
              ; SOURCE LINE # 58 
001B 35005245                          MOV    05245H,#000H
              ; SOURCE LINE # 59 
001F 35005246                          MOV    05246H,#000H
              ; SOURCE LINE # 60 
0023 35005247                          MOV    05247H,#000H
              ; SOURCE LINE # 61 
0027 35005248                          MOV    05248H,#000H
              ; SOURCE LINE # 62 
002B 35005249                          MOV    05249H,#000H
002F         ?EPILOG_0000:
002F 84                                POP    A
0030 81                                RET    
              ; dummy        unsigned char  (size=1). Automatic variable  in AUTO

              ; FUNCTION ?UART2_DeInit (END)

              ; FUNCTION ?UART2_Init (BEGIN)
              ; SOURCE LINE # 76 
0000 520A                              SUB    SP,#00AH
              ; SOURCE LINE # 78 
0002 A600                              LD     A,#000H
0004 6B02       F                      LD     (002H,SP),A   ; [ BRR2_2 ]
              ; SOURCE LINE # 79 
0006 5F                                CLRW   X
0007 1F07       F                      LDW    (007H,SP),X   ; [ BaudRate_Mantissa100 ]
0009 1F09       F                      LDW    (009H,SP),X   ; [ BaudRate_Mantissa100 + 02H ]
              ; SOURCE LINE # 97 
000B A6EF                              LD     A,#0EFH
000D C45244                            AND    A,05244H
0010 B703       F                      LD     ?BH,A
0012 5500035244 F                      MOV    05244H,?BH
              ; SOURCE LINE # 98 
0017 C65244                            LD     A,05244H
001A 1A12       F                      OR     A,(012H,SP)   ; [ WordLength + 01H ]
001C B703       F                      LD     ?BH,A
001E 5500035244 F                      MOV    05244H,?BH
              ; SOURCE LINE # 100 
0023 A6CF                              LD     A,#0CFH
0025 C45246                            AND    A,05246H
0028 B703       F                      LD     ?BH,A
002A 5500035246 F                      MOV    05246H,?BH
              ; SOURCE LINE # 101 
002F C65246                            LD     A,05246H
0032 1A14       F                      OR     A,(014H,SP)   ; [ StopBits + 01H ]
0034 B703       F                      LD     ?BH,A
0036 5500035246 F                      MOV    05246H,?BH
              ; SOURCE LINE # 103 
003B A6F9                              LD     A,#0F9H
003D C45244                            AND    A,05244H
0040 B703       F                      LD     ?BH,A
0042 5500035244 F                      MOV    05244H,?BH
              ; SOURCE LINE # 104 
0047 C65244                            LD     A,05244H
004A 1A16       F                      OR     A,(016H,SP)   ; [ Parity + 01H ]
004C B703       F                      LD     ?BH,A
004E 5500035244 F                      MOV    05244H,?BH
              ; SOURCE LINE # 106 
0053 A600                              LD     A,#000H
0055 C45242                            AND    A,05242H
0058 B703       F                      LD     ?BH,A
005A 5500035242 F                      MOV    05242H,?BH
              ; SOURCE LINE # 107 
005F A60F                              LD     A,#00FH
0061 C45243                            AND    A,05243H
0064 B703       F                      LD     ?BH,A
0066 5500035243 F                      MOV    05243H,?BH
              ; SOURCE LINE # 108 
006B A6F0                              LD     A,#0F0H
006D C45243                            AND    A,05243H
0070 B703       F                      LD     ?BH,A
0072 5500035243 F                      MOV    05243H,?BH
              ; SOURCE LINE # 111 
0077 A60C       F                      LD     A,#00CH
0079 CD0000     F DNF                  CALL   ?C?mv4_isa2bc
007C A604                              LD     A,#004H
007E CD0000     F                      CALL   ?C?sll328
0081 CD0000     F DNF                  CALL   ?C?mv4_bc2sk
0084 CD0000     F                      CALL   ?CLK_GetClockFreq
0087 CD0000     F DNF                  CALL   ?C?divu3232
008A A602       F                      LD     A,#002H
008C CD0000     F                      CALL   ?C?mv4_bc2isa
              ; SOURCE LINE # 112 
008F A60C       F                      LD     A,#00CH
0091 CD0000     F DNF                  CALL   ?C?mv4_isa2bc
0094 A604                              LD     A,#004H
0096 CD0000     F                      CALL   ?C?sll328
0099 CD0000     F DNF                  CALL   ?C?mv4_bc2sk
009C CD0000     F DNF            M(04)  CALL  ?C?mv4_pg2sk1
009F         ?DATASTART_0004:
009F 64                             M  DB     064H
00A0         ?DATAEND_0004:
00A0 CD0000     F                      CALL   ?CLK_GetClockFreq
00A3 CD0000     F DNF                  CALL   ?C?mulu3232
00A6 CD0000     F DNF                  CALL   ?C?divu3232
00A9 A606       F                      LD     A,#006H
00AB CD0000     F                      CALL   ?C?mv4_bc2isa
              ; SOURCE LINE # 115 
00AE CD0000     F DNF            M(04)  CALL  ?C?mv4_pg2sk1
00B1         ?DATASTART_0005:
00B1 64                             M  DB     064H
00B2         ?DATAEND_0005:
00B2 1E0D       F                      LDW    X,(00DH,SP)   ; [ BaudRate_Mantissa100 + 02H ]
00B4 89                                PUSHW  X
00B5 1E0D       F                      LDW    X,(00DH,SP)   ; [ BaudRate_Mantissa100 ]
00B7 89                                PUSHW  X
00B8 CD0000     F DNF            M(04)  CALL  ?C?mv4_pg2sk1
00BB         ?DATASTART_0006:
00BB 64                             M  DB     064H
00BC         ?DATAEND_0006:
00BC 96           DNF                  LDW    X,SP
00BD 1C000F     F                      ADDW   X,#0000FH
00C0 CD0000     F DNF                  CALL   ?C?muluix32
00C3 CD0000     F DNF                  CALL   ?C?sub3232
00C6 A604                              LD     A,#004H
00C8 CD0000     F                      CALL   ?C?sll328
00CB CD0000     F DNF                  CALL   ?C?divu3232
00CE 5F                                CLRW   X
00CF B606       F                      LD     A,?CL
00D1 97                                LD     XL,A
00D2 9F                                LD     A,XL
00D3 A40F                              AND    A,#00FH
00D5 88                                PUSH   A
00D6 9E                                LD     A,XH
00D7 A400                              AND    A,#000H
00D9 B703       F                      LD     ?BH,A
00DB 84                                POP    A
00DC B704       F                      LD     ?BL,A
00DE B604       F                      LD     A,?BL
00E0 6B01       F                      LD     (001H,SP),A   ; [ BRR2_1 ]
              ; SOURCE LINE # 116 
00E2 CD0000     F DNF            M(04)  CALL  ?C?mv4_pg2sk1
00E5         ?DATASTART_0007:
00E5 F0                             M  DB     0F0H
00E6         ?DATAEND_0007:
00E6 A606       F                      LD     A,#006H
00E8 CD0000     F DNF                  CALL   ?C?mv4_isa2bc
00EB A604                              LD     A,#004H
00ED CD0000     F                      CALL   ?C?srl328
00F0 CD0000     F DNF                  CALL   ?C?and3232
00F3 B606       F                      LD     A,?CL
00F5 6B02       F                      LD     (002H,SP),A   ; [ BRR2_2 ]
              ; SOURCE LINE # 118 
00F7 5F                                CLRW   X
00F8 7B02       F                      LD     A,(002H,SP)   ; [ BRR2_2 ]
00FA 97                                LD     XL,A
00FB 89                                PUSHW  X
00FC 5F                                CLRW   X
00FD 7B03       F                      LD     A,(003H,SP)   ; [ BRR2_1 ]
00FF 97                                LD     XL,A
0100 BF02       F                      LDW    ?BH.w,X
0102 85                                POPW   X
0103 BF03       F                      LDW    ?CH.w,X
0105 B606       F                      LD     A,?CL
0107 BA04       F                      OR     A,?BL
0109 88                                PUSH   A
010A B605       F                      LD     A,?CH
010C BA03       F                      OR     A,?BH
010E B703       F                      LD     ?BH,A
0110 84                                POP    A
0111 B704       F                      LD     ?BL,A
0113 5500045243 F                      MOV    05243H,?BL
              ; SOURCE LINE # 119 
0118 7B06       F                      LD     A,(006H,SP)   ; [ BaudRate_Mantissa + 03H ]
011A C75242                            LD     05242H,A
              ; SOURCE LINE # 121 
011D A6F3                              LD     A,#0F3H
011F C45245                            AND    A,05245H
0122 B703       F                      LD     ?BH,A
0124 5500035245 F                      MOV    05245H,?BH
              ; SOURCE LINE # 122 
0129 A6F8                              LD     A,#0F8H
012B C45246                            AND    A,05246H
012E B703       F                      LD     ?BH,A
0130 5500035246 F                      MOV    05246H,?BH
              ; SOURCE LINE # 123 
0135 5F                                CLRW   X
0136 7B18       F                      LD     A,(018H,SP)   ; [ SyncMode + 01H ]
0138 97                                LD     XL,A
0139 9F                                LD     A,XL
013A A407                              AND    A,#007H
013C 88                                PUSH   A
013D 9E                                LD     A,XH
013E A400                              AND    A,#000H
0140 B703       F                      LD     ?BH,A
0142 84                                POP    A
0143 B704       F                      LD     ?BL,A
0145 C65246                            LD     A,05246H
0148 BA04       F                      OR     A,?BL
014A B703       F                      LD     ?BH,A
014C 5500035246 F                      MOV    05246H,?BH
              ; SOURCE LINE # 125 
0151 7B1A       F                      LD     A,(01AH,SP)   ; [ Mode + 01H ]
0153 B703       F                      LD     ?BH,A
0155 720500030E F                      BTJF   ?BH,#002H,?ELSE_0003
              ; SOURCE LINE # 127 
015A A608                              LD     A,#008H
015C CA5245                            OR     A,05245H
015F B703       F                      LD     ?BH,A
0161 5500035245 F                      MOV    05245H,?BH
0166 200C                              JRA    ?NXT_0003
0168         ?ELSE_0003:
              ; SOURCE LINE # 131 
0168 A6F7                              LD     A,#0F7H
016A C45245                            AND    A,05245H
016D B703       F                      LD     ?BH,A
016F 5500035245 F                      MOV    05245H,?BH
0174         ?NXT_0003:
              ; SOURCE LINE # 133 
0174 7B1A       F                      LD     A,(01AH,SP)   ; [ Mode + 01H ]
0176 B703       F                      LD     ?BH,A
0178 720700030E F                      BTJF   ?BH,#003H,?ELSE_0004
              ; SOURCE LINE # 135 
017D A604                              LD     A,#004H
017F CA5245                            OR     A,05245H
0182 B703       F                      LD     ?BH,A
0184 5500035245 F                      MOV    05245H,?BH
0189 200C                              JRA    ?NXT_0004
018B         ?ELSE_0004:
              ; SOURCE LINE # 139 
018B A6FB                              LD     A,#0FBH
018D C45245                            AND    A,05245H
0190 B703       F                      LD     ?BH,A
0192 5500035245 F                      MOV    05245H,?BH
0197         ?NXT_0004:
              ; SOURCE LINE # 142 
0197 7B18       F                      LD     A,(018H,SP)   ; [ SyncMode + 01H ]
0199 B703       F                      LD     ?BH,A
019B 720F00030E F                      BTJF   ?BH,#007H,?ELSE_0005
              ; SOURCE LINE # 144 
01A0 A6F7                              LD     A,#0F7H
01A2 C45246                            AND    A,05246H
01A5 B703       F                      LD     ?BH,A
01A7 5500035246 F                      MOV    05246H,?BH
01AC 201C                              JRA    ?NXT_0005
01AE         ?ELSE_0005:
              ; SOURCE LINE # 149 
01AE 5F                                CLRW   X
01AF 7B18       F                      LD     A,(018H,SP)   ; [ SyncMode + 01H ]
01B1 97                                LD     XL,A
01B2 9F                                LD     A,XL
01B3 A408                              AND    A,#008H
01B5 88                                PUSH   A
01B6 9E                                LD     A,XH
01B7 A400                              AND    A,#000H
01B9 B703       F                      LD     ?BH,A
01BB 84                                POP    A
01BC B704       F                      LD     ?BL,A
01BE C65246                            LD     A,05246H
01C1 BA04       F                      OR     A,?BL
01C3 B703       F                      LD     ?BH,A
01C5 5500035246 F                      MOV    05246H,?BH
01CA         ?NXT_0005:

01CA         ?EPILOG_0001:
01CA 5B0A                              ADD    SP,#00AH
01CC 81                                RET    
              ; BaudRate     unsigned long  (size=4-Alg).  parameter in AUTO
              ; WordLength   (size=2).  parameter in AUTO
              ; StopBits     (size=2).  parameter in AUTO
              ; Parity       (size=2).  parameter in AUTO
              ; SyncMode     (size=2).  parameter in AUTO
              ; Mode         (size=2).  parameter in AUTO
              ; BRR2_1       unsigned char  (size=1). Automatic variable  in AUTO
              ; BRR2_2       unsigned char  (size=1). Automatic variable  in AUTO
              ; BaudRate_Mantissa unsigned long  (size=4-Alg). Automatic variable  in AUTO
              ; BaudRate_Mantissa100 unsigned long  (size=4-Alg). Automatic variable  in AUTO

              ; FUNCTION ?UART2_Init (END)

              ; FUNCTION ?UART2_Cmd (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 162 
0000 89                                PUSHW  X
              ; SOURCE LINE # 165 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0007
              ; SOURCE LINE # 167 
0005 A6DF                              LD     A,#0DFH
0007 C45244                            AND    A,05244H
000A B703       F                      LD     ?BH,A
000C 5500035244 F                      MOV    05244H,?BH
0011 200C                              JRA    ?NXT_0007
0013         ?ELSE_0007:
              ; SOURCE LINE # 171 
0013 A620                              LD     A,#020H
0015 CA5244                            OR     A,05244H
0018 B703       F                      LD     ?BH,A
001A 5500035244 F                      MOV    05244H,?BH
001F         ?NXT_0007:

001F         ?EPILOG_0002:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?UART2_Cmd (END)

              ; FUNCTION ?UART2_ITConfig (BEGIN)
              ; Register-parameter UART2_IT (XW) is relocated (auto)
              ; SOURCE LINE # 192 
0000 89                                PUSHW  X
0001 89                                PUSHW  X
              ; SOURCE LINE # 194 
0002 A600                              LD     A,#000H
0004 6B02       F                      LD     (002H,SP),A   ; [ itpos ]
              ; SOURCE LINE # 199 
0006 1E03       F                      LDW    X,(003H,SP)   ; [ UART2_IT ]
0008 A608                              LD     A,#008H
000A CD0000     F                      CALL   ?C?sra168
000D 9F                                LD     A,XL
000E 6B01       F                      LD     (001H,SP),A   ; [ uartreg ]
              ; SOURCE LINE # 202 
0010 AE0001                            LDW    X,#00001H
0013 89                                PUSHW  X
0014 5F                                CLRW   X
0015 7B06       F                      LD     A,(006H,SP)   ; [ UART2_IT + 01H ]
0017 97                                LD     XL,A
0018 9F                                LD     A,XL
0019 A40F                              AND    A,#00FH
001B 88                                PUSH   A
001C 9E                                LD     A,XH
001D A400                              AND    A,#000H
001F B703       F                      LD     ?BH,A
0021 84                                POP    A
0022 B704       F                      LD     ?BL,A
0024 5F                                CLRW   X
0025 B604       F                      LD     A,?BL
0027 97                                LD     XL,A
0028 9F                                LD     A,XL
0029 9097                              LD     YL,A
002B 85                                POPW   X
002C 909F                              LD     A,YL
002E CD0000     F                      CALL   ?C?sll168
0031 9F                                LD     A,XL
0032 6B02       F                      LD     (002H,SP),A   ; [ itpos ]
              ; SOURCE LINE # 204 
0034 1E07       F                      LDW    X,(007H,SP)   ; [ NewState ]
0036 274A                              JREQ   ?ELSE_0015
              ; SOURCE LINE # 207 
0038 A601                              LD     A,#001H
003A 1101       F                      CP     A,(001H,SP)   ; [ uartreg ]
003C 260E                              JRNE   ?ELSE_0016
              ; SOURCE LINE # 209 
003E C65244                            LD     A,05244H
0041 1A02       F                      OR     A,(002H,SP)   ; [ itpos ]
0043 B703       F                      LD     ?BH,A
0045 5500035244 F                      MOV    05244H,?BH
004A 2034                              JRA    ?NXT_0016
004C         ?ELSE_0016:
              ; SOURCE LINE # 211 
004C A602                              LD     A,#002H
004E 1101       F                      CP     A,(001H,SP)   ; [ uartreg ]
0050 260E                              JRNE   ?ELSE_0017
              ; SOURCE LINE # 213 
0052 C65245                            LD     A,05245H
0055 1A02       F                      OR     A,(002H,SP)   ; [ itpos ]
0057 B703       F                      LD     ?BH,A
0059 5500035245 F                      MOV    05245H,?BH
005E 2020                              JRA    ?NXT_0017
0060         ?ELSE_0017:
              ; SOURCE LINE # 215 
0060 A603                              LD     A,#003H
0062 1101       F                      CP     A,(001H,SP)   ; [ uartreg ]
0064 260E                              JRNE   ?ELSE_0018
              ; SOURCE LINE # 217 
0066 C65247                            LD     A,05247H
0069 1A02       F                      OR     A,(002H,SP)   ; [ itpos ]
006B B703       F                      LD     ?BH,A
006D 5500035247 F                      MOV    05247H,?BH
0072 200C                              JRA    ?NXT_0018
0074         ?ELSE_0018:
              ; SOURCE LINE # 221 
0074 C65249                            LD     A,05249H
0077 1A02       F                      OR     A,(002H,SP)   ; [ itpos ]
0079 B703       F                      LD     ?BH,A
007B 5500035249 F                      MOV    05249H,?BH
0080         ?NXT_0018:

0080         ?NXT_0017:

0080         ?NXT_0016:
0080 2058                              JRA    ?NXT_0015
0082         ?ELSE_0015:
              ; SOURCE LINE # 227 
0082 A601                              LD     A,#001H
0084 1101       F                      CP     A,(001H,SP)   ; [ uartreg ]
0086 2612                              JRNE   ?ELSE_0019
              ; SOURCE LINE # 229 
0088 5F                                CLRW   X
0089 7B02       F                      LD     A,(002H,SP)   ; [ itpos ]
008B 97                                LD     XL,A
008C 53                                CPLW   X
008D 9F                                LD     A,XL
008E C45244                            AND    A,05244H
0091 B703       F                      LD     ?BH,A
0093 5500035244 F                      MOV    05244H,?BH
0098 2040                              JRA    ?NXT_0019
009A         ?ELSE_0019:
              ; SOURCE LINE # 231 
009A A602                              LD     A,#002H
009C 1101       F                      CP     A,(001H,SP)   ; [ uartreg ]
009E 2612                              JRNE   ?ELSE_0020
              ; SOURCE LINE # 233 
00A0 5F                                CLRW   X
00A1 7B02       F                      LD     A,(002H,SP)   ; [ itpos ]
00A3 97                                LD     XL,A
00A4 53                                CPLW   X
00A5 9F                                LD     A,XL
00A6 C45245                            AND    A,05245H
00A9 B703       F                      LD     ?BH,A
00AB 5500035245 F                      MOV    05245H,?BH
00B0 2028                              JRA    ?NXT_0020
00B2         ?ELSE_0020:
              ; SOURCE LINE # 235 
00B2 A603                              LD     A,#003H
00B4 1101       F                      CP     A,(001H,SP)   ; [ uartreg ]
00B6 2612                              JRNE   ?ELSE_0021
              ; SOURCE LINE # 237 
00B8 5F                                CLRW   X
00B9 7B02       F                      LD     A,(002H,SP)   ; [ itpos ]
00BB 97                                LD     XL,A
00BC 53                                CPLW   X
00BD 9F                                LD     A,XL
00BE C45247                            AND    A,05247H
00C1 B703       F                      LD     ?BH,A
00C3 5500035247 F                      MOV    05247H,?BH
00C8 2010                              JRA    ?NXT_0021
00CA         ?ELSE_0021:
              ; SOURCE LINE # 241 
00CA 5F                                CLRW   X
00CB 7B02       F                      LD     A,(002H,SP)   ; [ itpos ]
00CD 97                                LD     XL,A
00CE 53                                CPLW   X
00CF 9F                                LD     A,XL
00D0 C45249                            AND    A,05249H
00D3 B703       F                      LD     ?BH,A
00D5 5500035249 F                      MOV    05249H,?BH
00DA         ?NXT_0021:

00DA         ?NXT_0020:

00DA         ?NXT_0019:

00DA         ?NXT_0015:

00DA         ?EPILOG_0003:
00DA 5B04                              ADD    SP,#004H
00DC 81                                RET    
              ; UART2_IT     (size=2).  parameter in AUTO
              ; NewState     (size=2).  parameter in AUTO
              ; uartreg      unsigned char  (size=1). Automatic variable  in AUTO
              ; itpos        unsigned char  (size=1). Automatic variable  in AUTO

              ; FUNCTION ?UART2_ITConfig (END)

              ; FUNCTION ?UART2_IrDAConfig (BEGIN)
              ; Register-parameter UART2_IrDAMode (XW) is relocated (auto)
              ; SOURCE LINE # 254 
0000 89                                PUSHW  X
              ; SOURCE LINE # 258 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ UART2_IrDAMode ]
0003 270E                              JREQ   ?ELSE_0023
              ; SOURCE LINE # 260 
0005 A604                              LD     A,#004H
0007 CA5248                            OR     A,05248H
000A B703       F                      LD     ?BH,A
000C 5500035248 F                      MOV    05248H,?BH
0011 200C                              JRA    ?NXT_0023
0013         ?ELSE_0023:
              ; SOURCE LINE # 264 
0013 A6FB                              LD     A,#0FBH
0015 C45248                            AND    A,05248H
0018 B703       F                      LD     ?BH,A
001A 5500035248 F                      MOV    05248H,?BH
001F         ?NXT_0023:

001F         ?EPILOG_0004:
001F 85                                POPW   X
0020 81                                RET    
              ; UART2_IrDAMode (size=2).  parameter in AUTO

              ; FUNCTION ?UART2_IrDAConfig (END)

              ; FUNCTION ?UART2_IrDACmd (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 277 
0000 89                                PUSHW  X
              ; SOURCE LINE # 283 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0025
              ; SOURCE LINE # 286 
0005 A602                              LD     A,#002H
0007 CA5248                            OR     A,05248H
000A B703       F                      LD     ?BH,A
000C 5500035248 F                      MOV    05248H,?BH
0011 200C                              JRA    ?NXT_0025
0013         ?ELSE_0025:
              ; SOURCE LINE # 291 
0013 A6FD                              LD     A,#0FDH
0015 C45248                            AND    A,05248H
0018 B703       F                      LD     ?BH,A
001A 5500035248 F                      MOV    05248H,?BH
001F         ?NXT_0025:

001F         ?EPILOG_0005:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?UART2_IrDACmd (END)

              ; FUNCTION ?UART2_LINBreakDetectionConfig (BEGIN)
              ; Register-parameter UART2_LINBreakDetectionLength (XW) is relocated (auto)
              ; SOURCE LINE # 303 
0000 89                                PUSHW  X
              ; SOURCE LINE # 307 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ UART2_LINBreakDetectionLength ]
0003 270E                              JREQ   ?ELSE_0027
              ; SOURCE LINE # 309 
0005 A620                              LD     A,#020H
0007 CA5247                            OR     A,05247H
000A B703       F                      LD     ?BH,A
000C 5500035247 F                      MOV    05247H,?BH
0011 200C                              JRA    ?NXT_0027
0013         ?ELSE_0027:
              ; SOURCE LINE # 313 
0013 A6DF                              LD     A,#0DFH
0015 C45247                            AND    A,05247H
0018 B703       F                      LD     ?BH,A
001A 5500035247 F                      MOV    05247H,?BH
001F         ?NXT_0027:

001F         ?EPILOG_0006:
001F 85                                POPW   X
0020 81                                RET    
              ; UART2_LINBreakDetectionLength (size=2).  parameter in AUTO

              ; FUNCTION ?UART2_LINBreakDetectionConfig (END)

              ; FUNCTION ?UART2_LINConfig (BEGIN)
              ; Register-parameter UART2_Mode (XW) is relocated (auto)
              ; SOURCE LINE # 329 
0000 89                                PUSHW  X
              ; SOURCE LINE # 337 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ UART2_Mode ]
0003 270E                              JREQ   ?ELSE_0031
              ; SOURCE LINE # 339 
0005 A620                              LD     A,#020H
0007 CA5249                            OR     A,05249H
000A B703       F                      LD     ?BH,A
000C 5500035249 F                      MOV    05249H,?BH
0011 200C                              JRA    ?NXT_0031
0013         ?ELSE_0031:
              ; SOURCE LINE # 343 
0013 A6DF                              LD     A,#0DFH
0015 C45249                            AND    A,05249H
0018 B703       F                      LD     ?BH,A
001A 5500035249 F                      MOV    05249H,?BH
001F         ?NXT_0031:
              ; SOURCE LINE # 346 
001F 1E05       F                      LDW    X,(005H,SP)   ; [ UART2_Autosync ]
0021 270E                              JREQ   ?ELSE_0032
              ; SOURCE LINE # 348 
0023 A610                              LD     A,#010H
0025 CA5249                            OR     A,05249H
0028 B703       F                      LD     ?BH,A
002A 5500035249 F                      MOV    05249H,?BH
002F 200C                              JRA    ?NXT_0032
0031         ?ELSE_0032:
              ; SOURCE LINE # 352 
0031 A6EF                              LD     A,#0EFH
0033 C45249                            AND    A,05249H
0036 B703       F                      LD     ?BH,A
0038 5500035249 F                      MOV    05249H,?BH
003D         ?NXT_0032:
              ; SOURCE LINE # 355 
003D 1E07       F                      LDW    X,(007H,SP)   ; [ UART2_DivUp ]
003F 270E                              JREQ   ?ELSE_0033
              ; SOURCE LINE # 357 
0041 A680                              LD     A,#080H
0043 CA5249                            OR     A,05249H
0046 B703       F                      LD     ?BH,A
0048 5500035249 F                      MOV    05249H,?BH
004D 200C                              JRA    ?NXT_0033
004F         ?ELSE_0033:
              ; SOURCE LINE # 361 
004F A67F                              LD     A,#07FH
0051 C45249                            AND    A,05249H
0054 B703       F                      LD     ?BH,A
0056 5500035249 F                      MOV    05249H,?BH
005B         ?NXT_0033:

005B         ?EPILOG_0007:
005B 85                                POPW   X
005C 81                                RET    
              ; UART2_Mode   (size=2).  parameter in AUTO
              ; UART2_Autosync (size=2).  parameter in AUTO
              ; UART2_DivUp  (size=2).  parameter in AUTO

              ; FUNCTION ?UART2_LINConfig (END)

              ; FUNCTION ?UART2_LINCmd (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 376 
0000 89                                PUSHW  X
              ; SOURCE LINE # 380 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0035
              ; SOURCE LINE # 383 
0005 A640                              LD     A,#040H
0007 CA5246                            OR     A,05246H
000A B703       F                      LD     ?BH,A
000C 5500035246 F                      MOV    05246H,?BH
0011 200C                              JRA    ?NXT_0035
0013         ?ELSE_0035:
              ; SOURCE LINE # 388 
0013 A6BF                              LD     A,#0BFH
0015 C45246                            AND    A,05246H
0018 B703       F                      LD     ?BH,A
001A 5500035246 F                      MOV    05246H,?BH
001F         ?NXT_0035:

001F         ?EPILOG_0008:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?UART2_LINCmd (END)

              ; FUNCTION ?UART2_SmartCardCmd (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 400 
0000 89                                PUSHW  X
              ; SOURCE LINE # 404 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0037
              ; SOURCE LINE # 407 
0005 A620                              LD     A,#020H
0007 CA5248                            OR     A,05248H
000A B703       F                      LD     ?BH,A
000C 5500035248 F                      MOV    05248H,?BH
0011 200C                              JRA    ?NXT_0037
0013         ?ELSE_0037:
              ; SOURCE LINE # 412 
0013 A6DF                              LD     A,#0DFH
0015 C45248                            AND    A,05248H
0018 B703       F                      LD     ?BH,A
001A 5500035248 F                      MOV    05248H,?BH
001F         ?NXT_0037:

001F         ?EPILOG_0009:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?UART2_SmartCardCmd (END)

              ; FUNCTION ?UART2_SmartCardNACKCmd (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 425 
0000 89                                PUSHW  X
              ; SOURCE LINE # 429 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0039
              ; SOURCE LINE # 432 
0005 A610                              LD     A,#010H
0007 CA5248                            OR     A,05248H
000A B703       F                      LD     ?BH,A
000C 5500035248 F                      MOV    05248H,?BH
0011 200C                              JRA    ?NXT_0039
0013         ?ELSE_0039:
              ; SOURCE LINE # 437 
0013 A6EF                              LD     A,#0EFH
0015 C45248                            AND    A,05248H
0018 B703       F                      LD     ?BH,A
001A 5500035248 F                      MOV    05248H,?BH
001F         ?NXT_0039:

001F         ?EPILOG_0010:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?UART2_SmartCardNACKCmd (END)

              ; FUNCTION ?UART2_WakeUpConfig (BEGIN)
              ; Register-parameter UART2_WakeUp (XW) is relocated (auto)
              ; SOURCE LINE # 448 
0000 89                                PUSHW  X
              ; SOURCE LINE # 452 
0001 A6F7                              LD     A,#0F7H
0003 C45244                            AND    A,05244H
0006 B703       F                      LD     ?BH,A
0008 5500035244 F                      MOV    05244H,?BH
              ; SOURCE LINE # 453 
000D C65244                            LD     A,05244H
0010 1A02       F                      OR     A,(002H,SP)   ; [ UART2_WakeUp + 01H ]
0012 B703       F                      LD     ?BH,A
0014 5500035244 F                      MOV    05244H,?BH
0019         ?EPILOG_0011:
0019 85                                POPW   X
001A 81                                RET    
              ; UART2_WakeUp (size=2).  parameter in AUTO

              ; FUNCTION ?UART2_WakeUpConfig (END)

              ; FUNCTION ?UART2_ReceiverWakeUpCmd (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 466 
0000 89                                PUSHW  X
              ; SOURCE LINE # 470 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0041
              ; SOURCE LINE # 473 
0005 A602                              LD     A,#002H
0007 CA5245                            OR     A,05245H
000A B703       F                      LD     ?BH,A
000C 5500035245 F                      MOV    05245H,?BH
0011 200C                              JRA    ?NXT_0041
0013         ?ELSE_0041:
              ; SOURCE LINE # 478 
0013 A6FD                              LD     A,#0FDH
0015 C45245                            AND    A,05245H
0018 B703       F                      LD     ?BH,A
001A 5500035245 F                      MOV    05245H,?BH
001F         ?NXT_0041:

001F         ?EPILOG_0012:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?UART2_ReceiverWakeUpCmd (END)

              ; FUNCTION ?UART2_ReceiveData8 (BEGIN)
              ; SOURCE LINE # 493 
0000 C65241                            LD     A,05241H
0003         ?EPILOG_0013:
0003 81                                RET    

              ; FUNCTION ?UART2_ReceiveData8 (END)

              ; FUNCTION ?UART2_ReceiveData9 (BEGIN)
              ; SOURCE LINE # 506 
0000 5F                                CLRW   X
0001 C65244                            LD     A,05244H
0004 97                                LD     XL,A
0005 9F                                LD     A,XL
0006 A480                              AND    A,#080H
0008 5F                                CLRW   X
0009 97                                LD     XL,A
000A 58                                SLAW   X
000B 89                                PUSHW  X
000C 5F                                CLRW   X
000D C65241                            LD     A,05241H
0010 97                                LD     XL,A
0011 BF02       F                      LDW    ?BH.w,X
0013 85                                POPW   X
0014 BF03       F                      LDW    ?CH.w,X
0016 B606       F                      LD     A,?CL
0018 BA04       F                      OR     A,?BL
001A 88                                PUSH   A
001B B605       F                      LD     A,?CH
001D BA03       F                      OR     A,?BH
001F B703       F                      LD     ?BH,A
0021 84                                POP    A
0022 B704       F                      LD     ?BL,A
0024 AE01FF                            LDW    X,#001FFH
0027 9F                                LD     A,XL
0028 B404       F                      AND    A,?BL
002A 88                                PUSH   A
002B 9E                                LD     A,XH
002C B403       F                      AND    A,?BH
002E 95                                LD     XH,A
002F 84                                POP    A
0030 97                                LD     XL,A
0031         ?EPILOG_0014:
0031 81                                RET    

              ; FUNCTION ?UART2_ReceiveData9 (END)

              ; FUNCTION ?UART2_SendData8 (BEGIN)
              ; Register-parameter Data (A) is relocated (auto)
              ; SOURCE LINE # 520 
0000 88                                PUSH   A
              ; SOURCE LINE # 523 
0001 7B01       F                      LD     A,(001H,SP)   ; [ Data ]
0003 C75241                            LD     05241H,A
0006         ?EPILOG_0015:
0006 84                                POP    A
0007 81                                RET    
              ; Data         unsigned char  (size=1).  parameter in AUTO

              ; FUNCTION ?UART2_SendData8 (END)

              ; FUNCTION ?UART2_SendData9 (BEGIN)
              ; Register-parameter Data (XW) is relocated (auto)
              ; SOURCE LINE # 535 
0000 89                                PUSHW  X
              ; SOURCE LINE # 537 
0001 A6BF                              LD     A,#0BFH
0003 C45244                            AND    A,05244H
0006 B703       F                      LD     ?BH,A
0008 5500035244 F                      MOV    05244H,?BH
              ; SOURCE LINE # 538 
000D 1E01       F                      LDW    X,(001H,SP)   ; [ Data ]
000F 54                                SRLW   X
0010 54                                SRLW   X
0011 9F                                LD     A,XL
0012 5F                                CLRW   X
0013 97                                LD     XL,A
0014 9F                                LD     A,XL
0015 A440                              AND    A,#040H
0017 88                                PUSH   A
0018 9E                                LD     A,XH
0019 A400                              AND    A,#000H
001B B703       F                      LD     ?BH,A
001D 84                                POP    A
001E B704       F                      LD     ?BL,A
0020 C65244                            LD     A,05244H
0023 BA04       F                      OR     A,?BL
0025 B703       F                      LD     ?BH,A
0027 5500035244 F                      MOV    05244H,?BH
              ; SOURCE LINE # 539 
002C 7B02       F                      LD     A,(002H,SP)   ; [ Data + 01H ]
002E C75241                            LD     05241H,A
0031         ?EPILOG_0016:
0031 85                                POPW   X
0032 81                                RET    
              ; Data         unsigned short  (size=2-Alg).  parameter in AUTO

              ; FUNCTION ?UART2_SendData9 (END)

              ; FUNCTION ?UART2_SendBreak (BEGIN)
              ; SOURCE LINE # 550 
0000 A601                              LD     A,#001H
0002 CA5245                            OR     A,05245H
0005 B703       F                      LD     ?BH,A
0007 5500035245 F                      MOV    05245H,?BH
000C         ?EPILOG_0017:
000C 81                                RET    

              ; FUNCTION ?UART2_SendBreak (END)

              ; FUNCTION ?UART2_SetAddress (BEGIN)
              ; Register-parameter UART2_Address (A) is relocated (auto)
              ; SOURCE LINE # 560 
0000 88                                PUSH   A
              ; SOURCE LINE # 566 
0001 A6F0                              LD     A,#0F0H
0003 C45247                            AND    A,05247H
0006 B703       F                      LD     ?BH,A
0008 5500035247 F                      MOV    05247H,?BH
              ; SOURCE LINE # 568 
000D C65247                            LD     A,05247H
0010 1A01       F                      OR     A,(001H,SP)   ; [ UART2_Address ]
0012 B703       F                      LD     ?BH,A
0014 5500035247 F                      MOV    05247H,?BH
0019         ?EPILOG_0018:
0019 84                                POP    A
001A 81                                RET    
              ; UART2_Address unsigned char  (size=1).  parameter in AUTO

              ; FUNCTION ?UART2_SetAddress (END)

              ; FUNCTION ?UART2_SetGuardTime (BEGIN)
              ; Register-parameter UART2_GuardTime (A) is relocated (auto)
              ; SOURCE LINE # 580 
0000 88                                PUSH   A
              ; SOURCE LINE # 583 
0001 7B01       F                      LD     A,(001H,SP)   ; [ UART2_GuardTime ]
0003 C7524A                            LD     0524AH,A
0006         ?EPILOG_0019:
0006 84                                POP    A
0007 81                                RET    
              ; UART2_GuardTime unsigned char  (size=1).  parameter in AUTO

              ; FUNCTION ?UART2_SetGuardTime (END)

              ; FUNCTION ?UART2_SetPrescaler (BEGIN)
              ; Register-parameter UART2_Prescaler (A) is relocated (auto)
              ; SOURCE LINE # 610 
0000 88                                PUSH   A
              ; SOURCE LINE # 613 
0001 7B01       F                      LD     A,(001H,SP)   ; [ UART2_Prescaler ]
0003 C7524B                            LD     0524BH,A
0006         ?EPILOG_0020:
0006 84                                POP    A
0007 81                                RET    
              ; UART2_Prescaler unsigned char  (size=1).  parameter in AUTO

              ; FUNCTION ?UART2_SetPrescaler (END)

              ; FUNCTION ?UART2_GetFlagStatus (BEGIN)
              ; Register-parameter UART2_FLAG (XW) is relocated (auto)
              ; SOURCE LINE # 625 
0000 89                                PUSHW  X
0001 89                                PUSHW  X
              ; SOURCE LINE # 627 
0002 AE0000                            LDW    X,#00000H
0005 1F01       F                      LDW    (001H,SP),X   ; [ status ]
              ; SOURCE LINE # 633 
0007 AE0210                            LDW    X,#00210H
000A 1303       F                      CPW    X,(003H,SP)   ; [ UART2_FLAG ]
000C 2630                              JRNE   ?ELSE_0049
              ; SOURCE LINE # 635 
000E 5F                                CLRW   X
000F 7B04       F                      LD     A,(004H,SP)   ; [ UART2_FLAG + 01H ]
0011 97                                LD     XL,A
0012 89                                PUSHW  X
0013 5F                                CLRW   X
0014 C65247                            LD     A,05247H
0017 97                                LD     XL,A
0018 BF02       F                      LDW    ?BH.w,X
001A 85                                POPW   X
001B BF03       F                      LDW    ?CH.w,X
001D B606       F                      LD     A,?CL
001F B404       F                      AND    A,?BL
0021 88                                PUSH   A
0022 B605       F                      LD     A,?CH
0024 B403       F                      AND    A,?BH
0026 B703       F                      LD     ?BH,A
0028 84                                POP    A
0029 B704       F                      LD     ?BL,A
002B BE02       F                      LDW    X,?BH.w
002D 2707                              JREQ   ?ELSE_0050
002F         ?NXT_0055:
              ; SOURCE LINE # 638 
002F AE0001                            LDW    X,#00001H
0032 1F01       F                      LDW    (001H,SP),X   ; [ status ]
0034 2005                              JRA    ?NXT_0054
0036         ?ELSE_0050:
              ; SOURCE LINE # 643 
0036 AE0000                            LDW    X,#00000H
0039 1F01       F                      LDW    (001H,SP),X   ; [ status ]
003B         ?NXT_0054:
003B CC0000     F                      JP     ?NXT_0053
003E         ?ELSE_0049:
              ; SOURCE LINE # 646 
003E AE0101                            LDW    X,#00101H
0041 1303       F                      CPW    X,(003H,SP)   ; [ UART2_FLAG ]
0043 262F                              JRNE   ?ELSE_0051
              ; SOURCE LINE # 648 
0045 5F                                CLRW   X
0046 7B04       F                      LD     A,(004H,SP)   ; [ UART2_FLAG + 01H ]
0048 97                                LD     XL,A
0049 89                                PUSHW  X
004A 5F                                CLRW   X
004B C65245                            LD     A,05245H
004E 97                                LD     XL,A
004F BF02       F                      LDW    ?BH.w,X
0051 85                                POPW   X
0052 BF03       F                      LDW    ?CH.w,X
0054 B606       F                      LD     A,?CL
0056 B404       F                      AND    A,?BL
0058 88                                PUSH   A
0059 B605       F                      LD     A,?CH
005B B403       F                      AND    A,?BH
005D B703       F                      LD     ?BH,A
005F 84                                POP    A
0060 B704       F                      LD     ?BL,A
0062 BE02       F                      LDW    X,?BH.w
0064 2707                              JREQ   ?ELSE_0052
0066         ?NXT_0058:
              ; SOURCE LINE # 651 
0066 AE0001                            LDW    X,#00001H
0069 1F01       F                      LDW    (001H,SP),X   ; [ status ]
006B 2005                              JRA    ?NXT_0057
006D         ?ELSE_0052:
              ; SOURCE LINE # 656 
006D AE0000                            LDW    X,#00000H
0070 1F01       F                      LDW    (001H,SP),X   ; [ status ]
0072         ?NXT_0057:
0072 206A                              JRA    ?NXT_0056
0074         ?ELSE_0051:
              ; SOURCE LINE # 659 
0074 AE0302                            LDW    X,#00302H
0077 1303       F                      CPW    X,(003H,SP)   ; [ UART2_FLAG ]
0079 2707                              JREQ   ?LAB_0001
007B AE0301                            LDW    X,#00301H
007E 1303       F                      CPW    X,(003H,SP)   ; [ UART2_FLAG ]
0080 262F                              JRNE   ?ELSE_0053
0082         ?LAB_0001:
              ; SOURCE LINE # 661 
0082 5F                                CLRW   X
0083 7B04       F                      LD     A,(004H,SP)   ; [ UART2_FLAG + 01H ]
0085 97                                LD     XL,A
0086 89                                PUSHW  X
0087 5F                                CLRW   X
0088 C65249                            LD     A,05249H
008B 97                                LD     XL,A
008C BF02       F                      LDW    ?BH.w,X
008E 85                                POPW   X
008F BF03       F                      LDW    ?CH.w,X
0091 B606       F                      LD     A,?CL
0093 B404       F                      AND    A,?BL
0095 88                                PUSH   A
0096 B605       F                      LD     A,?CH
0098 B403       F                      AND    A,?BH
009A B703       F                      LD     ?BH,A
009C 84                                POP    A
009D B704       F                      LD     ?BL,A
009F BE02       F                      LDW    X,?BH.w
00A1 2707                              JREQ   ?ELSE_0054
00A3         ?NXT_0061:
              ; SOURCE LINE # 664 
00A3 AE0001                            LDW    X,#00001H
00A6 1F01       F                      LDW    (001H,SP),X   ; [ status ]
00A8 2005                              JRA    ?NXT_0060
00AA         ?ELSE_0054:
              ; SOURCE LINE # 669 
00AA AE0000                            LDW    X,#00000H
00AD 1F01       F                      LDW    (001H,SP),X   ; [ status ]
00AF         ?NXT_0060:
00AF 202D                              JRA    ?NXT_0059
00B1         ?ELSE_0053:
              ; SOURCE LINE # 674 
00B1 5F                                CLRW   X
00B2 7B04       F                      LD     A,(004H,SP)   ; [ UART2_FLAG + 01H ]
00B4 97                                LD     XL,A
00B5 89                                PUSHW  X
00B6 5F                                CLRW   X
00B7 C65240                            LD     A,05240H
00BA 97                                LD     XL,A
00BB BF02       F                      LDW    ?BH.w,X
00BD 85                                POPW   X
00BE BF03       F                      LDW    ?CH.w,X
00C0 B606       F                      LD     A,?CL
00C2 B404       F                      AND    A,?BL
00C4 88                                PUSH   A
00C5 B605       F                      LD     A,?CH
00C7 B403       F                      AND    A,?BH
00C9 B703       F                      LD     ?BH,A
00CB 84                                POP    A
00CC B704       F                      LD     ?BL,A
00CE BE02       F                      LDW    X,?BH.w
00D0 2707                              JREQ   ?ELSE_0055
00D2         ?NXT_0063:
              ; SOURCE LINE # 677 
00D2 AE0001                            LDW    X,#00001H
00D5 1F01       F                      LDW    (001H,SP),X   ; [ status ]
00D7 2005                              JRA    ?NXT_0062
00D9         ?ELSE_0055:
              ; SOURCE LINE # 682 
00D9 AE0000                            LDW    X,#00000H
00DC 1F01       F                      LDW    (001H,SP),X   ; [ status ]
00DE         ?NXT_0062:

00DE         ?NXT_0059:

00DE         ?NXT_0056:

00DE         ?NXT_0053:
              ; SOURCE LINE # 687 
00DE 1E01       F                      LDW    X,(001H,SP)   ; [ status ]
00E0         ?EPILOG_0021:
00E0 5B04                              ADD    SP,#004H
00E2 81                                RET    
              ; UART2_FLAG   (size=2).  parameter in AUTO
              ; status       (size=2). Automatic variable  in AUTO

              ; FUNCTION ?UART2_GetFlagStatus (END)

              ; FUNCTION ?UART2_ClearFlag (BEGIN)
              ; Register-parameter UART2_FLAG (XW) is relocated (auto)
              ; SOURCE LINE # 715 
0000 89                                PUSHW  X
              ; SOURCE LINE # 720 
0001 AE0020                            LDW    X,#00020H
0004 1301       F                      CPW    X,(001H,SP)   ; [ UART2_FLAG ]
0006 2606                              JRNE   ?ELSE_0059
              ; SOURCE LINE # 722 
0008 35DF5240                          MOV    05240H,#0DFH
000C 2036                              JRA    ?NXT_0067
000E         ?ELSE_0059:
              ; SOURCE LINE # 725 
000E AE0210                            LDW    X,#00210H
0011 1301       F                      CPW    X,(001H,SP)   ; [ UART2_FLAG ]
0013 260E                              JRNE   ?ELSE_0060
              ; SOURCE LINE # 727 
0015 A6EF                              LD     A,#0EFH
0017 C45247                            AND    A,05247H
001A B703       F                      LD     ?BH,A
001C 5500035247 F                      MOV    05247H,?BH
0021 2021                              JRA    ?NXT_0068
0023         ?ELSE_0060:
              ; SOURCE LINE # 730 
0023 AE0302                            LDW    X,#00302H
0026 1301       F                      CPW    X,(001H,SP)   ; [ UART2_FLAG ]
0028 260E                              JRNE   ?ELSE_0061
              ; SOURCE LINE # 732 
002A A6FD                              LD     A,#0FDH
002C C45249                            AND    A,05249H
002F B703       F                      LD     ?BH,A
0031 5500035249 F                      MOV    05249H,?BH
0036 200C                              JRA    ?NXT_0069
0038         ?ELSE_0061:
              ; SOURCE LINE # 737 
0038 A6FE                              LD     A,#0FEH
003A C45249                            AND    A,05249H
003D B703       F                      LD     ?BH,A
003F 5500035249 F                      MOV    05249H,?BH
0044         ?NXT_0069:

0044         ?NXT_0068:

0044         ?NXT_0067:

0044         ?EPILOG_0022:
0044 85                                POPW   X
0045 81                                RET    
              ; UART2_FLAG   (size=2).  parameter in AUTO

              ; FUNCTION ?UART2_ClearFlag (END)

              ; FUNCTION ?UART2_GetITStatus (BEGIN)
              ; Register-parameter UART2_IT (XW) is relocated (auto)
              ; SOURCE LINE # 758 
0000 89                                PUSHW  X
0001 5206                              SUB    SP,#006H
              ; SOURCE LINE # 760 
0003 AE0000                            LDW    X,#00000H
0006 1F01       F                      LDW    (001H,SP),X   ; [ pendingbitstatus ]
              ; SOURCE LINE # 761 
0008 A600                              LD     A,#000H
000A 6B03       F                      LD     (003H,SP),A   ; [ itpos ]
              ; SOURCE LINE # 762 
000C A600                              LD     A,#000H
000E 6B04       F                      LD     (004H,SP),A   ; [ itmask1 ]
              ; SOURCE LINE # 763 
0010 A600                              LD     A,#000H
0012 6B05       F                      LD     (005H,SP),A   ; [ itmask2 ]
              ; SOURCE LINE # 764 
0014 A600                              LD     A,#000H
0016 6B06       F                      LD     (006H,SP),A   ; [ enablestatus ]
              ; SOURCE LINE # 770 
0018 AE0001                            LDW    X,#00001H
001B 89                                PUSHW  X
001C 5F                                CLRW   X
001D 7B0A       F                      LD     A,(00AH,SP)   ; [ UART2_IT + 01H ]
001F 97                                LD     XL,A
0020 9F                                LD     A,XL
0021 A40F                              AND    A,#00FH
0023 88                                PUSH   A
0024 9E                                LD     A,XH
0025 A400                              AND    A,#000H
0027 B703       F                      LD     ?BH,A
0029 84                                POP    A
002A B704       F                      LD     ?BL,A
002C 5F                                CLRW   X
002D B604       F                      LD     A,?BL
002F 97                                LD     XL,A
0030 9F                                LD     A,XL
0031 9097                              LD     YL,A
0033 85                                POPW   X
0034 909F                              LD     A,YL
0036 CD0000     F                      CALL   ?C?sll168
0039 9F                                LD     A,XL
003A 6B03       F                      LD     (003H,SP),A   ; [ itpos ]
              ; SOURCE LINE # 772 
003C 5F                                CLRW   X
003D 7B08       F                      LD     A,(008H,SP)   ; [ UART2_IT + 01H ]
003F 97                                LD     XL,A
0040 54                                SRLW   X
0041 54                                SRLW   X
0042 54                                SRLW   X
0043 54                                SRLW   X
0044 9F                                LD     A,XL
0045 6B04       F                      LD     (004H,SP),A   ; [ itmask1 ]
              ; SOURCE LINE # 774 
0047 AE0001                            LDW    X,#00001H
004A 89                                PUSHW  X
004B 5F                                CLRW   X
004C 7B06       F                      LD     A,(006H,SP)   ; [ itmask1 ]
004E 97                                LD     XL,A
004F 9F                                LD     A,XL
0050 9097                              LD     YL,A
0052 85                                POPW   X
0053 909F                              LD     A,YL
0055 CD0000     F                      CALL   ?C?sll168
0058 9F                                LD     A,XL
0059 6B05       F                      LD     (005H,SP),A   ; [ itmask2 ]
              ; SOURCE LINE # 779 
005B AE0100                            LDW    X,#00100H
005E 1307       F                      CPW    X,(007H,SP)   ; [ UART2_IT ]
0060 2655                              JRNE   ?ELSE_0069
              ; SOURCE LINE # 782 
0062 5F                                CLRW   X
0063 7B05       F                      LD     A,(005H,SP)   ; [ itmask2 ]
0065 97                                LD     XL,A
0066 89                                PUSHW  X
0067 5F                                CLRW   X
0068 C65244                            LD     A,05244H
006B 97                                LD     XL,A
006C BF02       F                      LDW    ?BH.w,X
006E 85                                POPW   X
006F BF03       F                      LDW    ?CH.w,X
0071 B606       F                      LD     A,?CL
0073 B404       F                      AND    A,?BL
0075 88                                PUSH   A
0076 B605       F                      LD     A,?CH
0078 B403       F                      AND    A,?BH
007A B703       F                      LD     ?BH,A
007C 84                                POP    A
007D B704       F                      LD     ?BL,A
007F B604       F                      LD     A,?BL
0081 6B06       F                      LD     (006H,SP),A   ; [ enablestatus ]
              ; SOURCE LINE # 785 
0083 5F                                CLRW   X
0084 7B03       F                      LD     A,(003H,SP)   ; [ itpos ]
0086 97                                LD     XL,A
0087 89                                PUSHW  X
0088 5F                                CLRW   X
0089 C65240                            LD     A,05240H
008C 97                                LD     XL,A
008D BF02       F                      LDW    ?BH.w,X
008F 85                                POPW   X
0090 BF03       F                      LDW    ?CH.w,X
0092 B606       F                      LD     A,?CL
0094 B404       F                      AND    A,?BL
0096 88                                PUSH   A
0097 B605       F                      LD     A,?CH
0099 B403       F                      AND    A,?BH
009B B703       F                      LD     ?BH,A
009D 84                                POP    A
009E B704       F                      LD     ?BL,A
00A0 BE02       F                      LDW    X,?BH.w
00A2 270B                              JREQ   ?ELSE_0070
00A4 0D06       F                      TNZ    (006H,SP)   ; [ enablestatus ]
00A6 2707                              JREQ   ?ELSE_0070
00A8         ?LAB_0006:
              ; SOURCE LINE # 788 
00A8 AE0001                            LDW    X,#00001H
00AB 1F01       F                      LDW    (001H,SP),X   ; [ pendingbitstatus ]
00AD 2005                              JRA    ?NXT_0078
00AF         ?ELSE_0070:
              ; SOURCE LINE # 793 
00AF AE0000                            LDW    X,#00000H
00B2 1F01       F                      LDW    (001H,SP),X   ; [ pendingbitstatus ]
00B4         ?NXT_0078:
00B4 CC0000     F                      JP     ?NXT_0077
00B7         ?ELSE_0069:
              ; SOURCE LINE # 797 
00B7 AE0346                            LDW    X,#00346H
00BA 1307       F                      CPW    X,(007H,SP)   ; [ UART2_IT ]
00BC 2655                              JRNE   ?ELSE_0071
              ; SOURCE LINE # 800 
00BE 5F                                CLRW   X
00BF 7B05       F                      LD     A,(005H,SP)   ; [ itmask2 ]
00C1 97                                LD     XL,A
00C2 89                                PUSHW  X
00C3 5F                                CLRW   X
00C4 C65247                            LD     A,05247H
00C7 97                                LD     XL,A
00C8 BF02       F                      LDW    ?BH.w,X
00CA 85                                POPW   X
00CB BF03       F                      LDW    ?CH.w,X
00CD B606       F                      LD     A,?CL
00CF B404       F                      AND    A,?BL
00D1 88                                PUSH   A
00D2 B605       F                      LD     A,?CH
00D4 B403       F                      AND    A,?BH
00D6 B703       F                      LD     ?BH,A
00D8 84                                POP    A
00D9 B704       F                      LD     ?BL,A
00DB B604       F                      LD     A,?BL
00DD 6B06       F                      LD     (006H,SP),A   ; [ enablestatus ]
              ; SOURCE LINE # 802 
00DF 5F                                CLRW   X
00E0 C65247                            LD     A,05247H
00E3 97                                LD     XL,A
00E4 89                                PUSHW  X
00E5 5F                                CLRW   X
00E6 7B05       F                      LD     A,(005H,SP)   ; [ itpos ]
00E8 97                                LD     XL,A
00E9 BF02       F                      LDW    ?BH.w,X
00EB 85                                POPW   X
00EC BF03       F                      LDW    ?CH.w,X
00EE B606       F                      LD     A,?CL
00F0 B404       F                      AND    A,?BL
00F2 88                                PUSH   A
00F3 B605       F                      LD     A,?CH
00F5 B403       F                      AND    A,?BH
00F7 B703       F                      LD     ?BH,A
00F9 84                                POP    A
00FA B704       F                      LD     ?BL,A
00FC BE02       F                      LDW    X,?BH.w
00FE 270B                              JREQ   ?ELSE_0072
0100 0D06       F                      TNZ    (006H,SP)   ; [ enablestatus ]
0102 2707                              JREQ   ?ELSE_0072
0104         ?LAB_0007:
              ; SOURCE LINE # 805 
0104 AE0001                            LDW    X,#00001H
0107 1F01       F                      LDW    (001H,SP),X   ; [ pendingbitstatus ]
0109 2005                              JRA    ?NXT_0080
010B         ?ELSE_0072:
              ; SOURCE LINE # 810 
010B AE0000                            LDW    X,#00000H
010E 1F01       F                      LDW    (001H,SP),X   ; [ pendingbitstatus ]
0110         ?NXT_0080:
0110 CC0000     F                      JP     ?NXT_0079
0113         ?ELSE_0071:
              ; SOURCE LINE # 813 
0113 AE0412                            LDW    X,#00412H
0116 1307       F                      CPW    X,(007H,SP)   ; [ UART2_IT ]
0118 2654                              JRNE   ?ELSE_0073
              ; SOURCE LINE # 816 
011A 5F                                CLRW   X
011B 7B05       F                      LD     A,(005H,SP)   ; [ itmask2 ]
011D 97                                LD     XL,A
011E 89                                PUSHW  X
011F 5F                                CLRW   X
0120 C65249                            LD     A,05249H
0123 97                                LD     XL,A
0124 BF02       F                      LDW    ?BH.w,X
0126 85                                POPW   X
0127 BF03       F                      LDW    ?CH.w,X
0129 B606       F                      LD     A,?CL
012B B404       F                      AND    A,?BL
012D 88                                PUSH   A
012E B605       F                      LD     A,?CH
0130 B403       F                      AND    A,?BH
0132 B703       F                      LD     ?BH,A
0134 84                                POP    A
0135 B704       F                      LD     ?BL,A
0137 B604       F                      LD     A,?BL
0139 6B06       F                      LD     (006H,SP),A   ; [ enablestatus ]
              ; SOURCE LINE # 818 
013B 5F                                CLRW   X
013C C65249                            LD     A,05249H
013F 97                                LD     XL,A
0140 89                                PUSHW  X
0141 5F                                CLRW   X
0142 7B05       F                      LD     A,(005H,SP)   ; [ itpos ]
0144 97                                LD     XL,A
0145 BF02       F                      LDW    ?BH.w,X
0147 85                                POPW   X
0148 BF03       F                      LDW    ?CH.w,X
014A B606       F                      LD     A,?CL
014C B404       F                      AND    A,?BL
014E 88                                PUSH   A
014F B605       F                      LD     A,?CH
0151 B403       F                      AND    A,?BH
0153 B703       F                      LD     ?BH,A
0155 84                                POP    A
0156 B704       F                      LD     ?BL,A
0158 BE02       F                      LDW    X,?BH.w
015A 270B                              JREQ   ?ELSE_0074
015C 0D06       F                      TNZ    (006H,SP)   ; [ enablestatus ]
015E 2707                              JREQ   ?ELSE_0074
0160         ?LAB_0008:
              ; SOURCE LINE # 821 
0160 AE0001                            LDW    X,#00001H
0163 1F01       F                      LDW    (001H,SP),X   ; [ pendingbitstatus ]
0165 2005                              JRA    ?NXT_0082
0167         ?ELSE_0074:
              ; SOURCE LINE # 826 
0167 AE0000                            LDW    X,#00000H
016A 1F01       F                      LDW    (001H,SP),X   ; [ pendingbitstatus ]
016C         ?NXT_0082:
016C 2052                              JRA    ?NXT_0081
016E         ?ELSE_0073:
              ; SOURCE LINE # 832 
016E 5F                                CLRW   X
016F 7B05       F                      LD     A,(005H,SP)   ; [ itmask2 ]
0171 97                                LD     XL,A
0172 89                                PUSHW  X
0173 5F                                CLRW   X
0174 C65245                            LD     A,05245H
0177 97                                LD     XL,A
0178 BF02       F                      LDW    ?BH.w,X
017A 85                                POPW   X
017B BF03       F                      LDW    ?CH.w,X
017D B606       F                      LD     A,?CL
017F B404       F                      AND    A,?BL
0181 88                                PUSH   A
0182 B605       F                      LD     A,?CH
0184 B403       F                      AND    A,?BH
0186 B703       F                      LD     ?BH,A
0188 84                                POP    A
0189 B704       F                      LD     ?BL,A
018B B604       F                      LD     A,?BL
018D 6B06       F                      LD     (006H,SP),A   ; [ enablestatus ]
              ; SOURCE LINE # 834 
018F 5F                                CLRW   X
0190 7B03       F                      LD     A,(003H,SP)   ; [ itpos ]
0192 97                                LD     XL,A
0193 89                                PUSHW  X
0194 5F                                CLRW   X
0195 C65240                            LD     A,05240H
0198 97                                LD     XL,A
0199 BF02       F                      LDW    ?BH.w,X
019B 85                                POPW   X
019C BF03       F                      LDW    ?CH.w,X
019E B606       F                      LD     A,?CL
01A0 B404       F                      AND    A,?BL
01A2 88                                PUSH   A
01A3 B605       F                      LD     A,?CH
01A5 B403       F                      AND    A,?BH
01A7 B703       F                      LD     ?BH,A
01A9 84                                POP    A
01AA B704       F                      LD     ?BL,A
01AC BE02       F                      LDW    X,?BH.w
01AE 270B                              JREQ   ?ELSE_0075
01B0 0D06       F                      TNZ    (006H,SP)   ; [ enablestatus ]
01B2 2707                              JREQ   ?ELSE_0075
01B4         ?LAB_0009:
              ; SOURCE LINE # 837 
01B4 AE0001                            LDW    X,#00001H
01B7 1F01       F                      LDW    (001H,SP),X   ; [ pendingbitstatus ]
01B9 2005                              JRA    ?NXT_0083
01BB         ?ELSE_0075:
              ; SOURCE LINE # 842 
01BB AE0000                            LDW    X,#00000H
01BE 1F01       F                      LDW    (001H,SP),X   ; [ pendingbitstatus ]
01C0         ?NXT_0083:

01C0         ?NXT_0081:

01C0         ?NXT_0079:

01C0         ?NXT_0077:
              ; SOURCE LINE # 846 
01C0 1E01       F                      LDW    X,(001H,SP)   ; [ pendingbitstatus ]
01C2         ?EPILOG_0023:
01C2 5B08                              ADD    SP,#008H
01C4 81                                RET    
              ; UART2_IT     (size=2).  parameter in AUTO
              ; pendingbitstatus (size=2). Automatic variable  in AUTO
              ; itpos        unsigned char  (size=1). Automatic variable  in AUTO
              ; itmask1      unsigned char  (size=1). Automatic variable  in AUTO
              ; itmask2      unsigned char  (size=1). Automatic variable  in AUTO
              ; enablestatus unsigned char  (size=1). Automatic variable  in AUTO

              ; FUNCTION ?UART2_GetITStatus (END)

              ; FUNCTION ?UART2_ClearITPendingBit (BEGIN)
              ; Register-parameter UART2_IT (XW) is relocated (auto)
              ; SOURCE LINE # 873 
0000 89                                PUSHW  X
              ; SOURCE LINE # 878 
0001 AE0255                            LDW    X,#00255H
0004 1301       F                      CPW    X,(001H,SP)   ; [ UART2_IT ]
0006 2606                              JRNE   ?ELSE_0078
              ; SOURCE LINE # 880 
0008 35DF5240                          MOV    05240H,#0DFH
000C 2021                              JRA    ?NXT_0086
000E         ?ELSE_0078:
              ; SOURCE LINE # 883 
000E AE0346                            LDW    X,#00346H
0011 1301       F                      CPW    X,(001H,SP)   ; [ UART2_IT ]
0013 260E                              JRNE   ?ELSE_0079
              ; SOURCE LINE # 885 
0015 A6EF                              LD     A,#0EFH
0017 C45247                            AND    A,05247H
001A B703       F                      LD     ?BH,A
001C 5500035247 F                      MOV    05247H,?BH
0021 200C                              JRA    ?NXT_0087
0023         ?ELSE_0079:
              ; SOURCE LINE # 890 
0023 A6FD                              LD     A,#0FDH
0025 C45249                            AND    A,05249H
0028 B703       F                      LD     ?BH,A
002A 5500035249 F                      MOV    05249H,?BH
002F         ?NXT_0087:

002F         ?NXT_0086:

002F         ?EPILOG_0024:
002F 85                                POPW   X
0030 81                                RET    
              ; UART2_IT     (size=2).  parameter in AUTO

              ; FUNCTION ?UART2_ClearITPendingBit (END)

RCSTM8 COMPILER V2.26.09.317
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====

FALSE. . . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TRUE . . . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
RESET. . . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
SET. . . . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
DISABLE. . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
ENABLE . . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
ERROR. . . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
SUCCESS. . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     5
  ODR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  IDR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  DDR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
ADC1_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    48
  DB0RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  DB0RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  DB1RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  DB1RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  DB2RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  DB2RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  DB3RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  DB3RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  DB4RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  DB4RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  DB5RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  DB5RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  DB6RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  DB6RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  DB7RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
  DB7RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000FH     1
  DB8RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000010H     1
  DB8RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000011H     1
  DB9RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000012H     1
  DB9RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000013H     1
  RESERVED . . . . . . . . . . . . . .  MEMBER  -----   ARRAY   000014H    12
  CSR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000020H     1
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000021H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000022H     1
  CR3. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000023H     1
  DRH. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000024H     1
  DRL. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000025H     1
  TDRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000026H     1
  TDRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000027H     1
  HTRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000028H     1
  HTRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000029H     1
  LTRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00002AH     1
  LTRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00002BH     1
  AWSRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00002CH     1
  AWSRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00002DH     1
  AWCRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00002EH     1
  AWCRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00002FH     1
AWU_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     3
  CSR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  APR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  TBR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
BEEP_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     1
  CSR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
CLK_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    14
  ICKR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  ECKR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  RESERVED . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  CMSR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  SWR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  SWCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CKDIVR . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  PCKENR1. . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CSSR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CCOR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  PCKENR2. . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  CANCCR . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  HSITRIMR . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  SWIMCCR. . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
TIM1_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    32
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SMCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  ETR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  SR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CCMR1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CCMR2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  CCMR3. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  CCMR4. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  CCER1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  CCER2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  CNTRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
  CNTRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000FH     1
  PSCRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000010H     1
  PSCRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000011H     1
  ARRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000012H     1
  ARRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000013H     1
  RCR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000014H     1
  CCR1H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000015H     1
  CCR1L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000016H     1
  CCR2H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000017H     1
  CCR2L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000018H     1
  CCR3H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000019H     1
  CCR3L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001AH     1
  CCR4H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001BH     1
  CCR4L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001CH     1
  BKR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001DH     1
  DTR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001EH     1
  OISR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001FH     1
TIM2_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    21
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  SR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CCMR1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CCMR2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CCMR3. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CCER1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CCER2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  CNTRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  CNTRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  ARRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  ARRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
  CCR1H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000FH     1
  CCR1L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000010H     1
  CCR2H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000011H     1
  CCR2L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000012H     1
  CCR3H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000013H     1
  CCR3L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000014H     1
TIM3_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    17
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  SR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CCMR1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CCMR2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CCER1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CNTRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CNTRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  ARRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  ARRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  CCR1H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  CCR1L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
  CCR2H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000FH     1
  CCR2L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000010H     1
TIM4_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     7
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  CNTR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  ARR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
TIM5_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    23
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SMCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  SR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CCMR1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CCMR2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CCMR3. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  CCER1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  CCER2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  CNTRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  CNTRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
  ARRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000FH     1
  ARRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000010H     1
  CCR1H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000011H     1
  CCR1L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000012H     1
  CCR2H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000013H     1
  CCR2L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000014H     1
  CCR3H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000015H     1
  CCR3L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000016H     1
TIM6_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     9
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SMCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CNTR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  ARR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
I2C_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    15
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  FREQR. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  OARL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  OARH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  RESERVED1. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  SR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  SR3. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  ITR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  CCRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  CCRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  TRISER . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  RESERVED2. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
ITC_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     8
  ISPR1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  ISPR2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  ISPR3. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  ISPR4. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  ISPR5. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  ISPR6. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  ISPR7. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  ISPR8. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
EXTI_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     2
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
FLASH_struct . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    11
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  NCR2 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  FPR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  NFPR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  IAPSR. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  RESERVED1. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  RESERVED2. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  PUKR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  RESERVED3. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  DUKR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
OPT_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    15
  OPT0 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  OPT1 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  NOPT1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  OPT2 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  NOPT2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  OPT3 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  NOPT3. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  OPT4 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  NOPT4. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  OPT5 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  NOPT5. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  RESERVED1. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  RESERVED2. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  OPT7 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  NOPT7. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
IWDG_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     3
  KR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  PR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  RLR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
WWDG_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     2
  CR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  WR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
RST_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     1
  SR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
SPI_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     8
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  ICR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  SR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CRCPR. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  RXCRCR . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  TXCRCR . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
SWIM_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     2
  CSR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
UART1_struct . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    11
  SR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  BRR1 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  BRR2 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CR3. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CR4. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CR5. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  GTR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
UART2_struct . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    12
  SR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  BRR1 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  BRR2 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CR3. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CR4. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CR5. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CR6. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  GTR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
UART3_struct . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    10
  SR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  BRR1 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  BRR2 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CR3. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CR4. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  RESERVED . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CR6. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
CFG_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     1
  GCR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
BEEP_FREQUENCY_1KHZ. . . . . . . . . . E_CONST  ----- INT      -------  2
BEEP_FREQUENCY_2KHZ. . . . . . . . . . E_CONST  ----- INT      -------  2
BEEP_FREQUENCY_4KHZ. . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_SWITCHMODE_MANUAL. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_SWITCHMODE_AUTO. . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CURRENTCLOCKSTATE_DISABLE. . . . . E_CONST  ----- INT      -------  2
CLK_CURRENTCLOCKSTATE_ENABLE . . . . . E_CONST  ----- INT      -------  2
CLK_CSSCONFIG_ENABLEWITHIT . . . . . . E_CONST  ----- INT      -------  2
CLK_CSSCONFIG_ENABLE . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CSSCONFIG_DISABLE. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_SOURCE_HSI . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_SOURCE_LSI . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_SOURCE_HSE . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_0 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_1 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_2 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_3 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_4 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_5 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_6 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_7 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_HSI . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_LSI . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_HSE . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPU . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPUDIV2 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPUDIV4 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPUDIV8 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPUDIV16. . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPUDIV32. . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPUDIV64. . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_HSIRC . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_MASTER. . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_OTHERS. . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_I2C . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_SPI . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_UART1 . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_UART2 . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_UART3 . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_TIMER6. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_TIMER4. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_TIMER5. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_TIMER2. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_TIMER3. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_TIMER1. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_AWU . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_ADC . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_CAN . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_LSIRDY. . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_HSIRDY. . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_HSERDY. . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_SWIF. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_SWBSY . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_CSSD. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_AUX . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_CCOBSY. . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_CCORDY. . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_IT_CSSD. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_IT_SWIF. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_HSIDIV1. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_HSIDIV2. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_HSIDIV4. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_HSIDIV8. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV1. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV2. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV4. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV8. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV16 . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV32 . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV64 . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV128. . . . . . . . E_CONST  ----- INT      -------  2
CLK_SWIMDIVIDER_2. . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_SWIMDIVIDER_OTHER. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CANDIVIDER_1 . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CANDIVIDER_2 . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CANDIVIDER_3 . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CANDIVIDER_4 . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CANDIVIDER_5 . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CANDIVIDER_6 . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CANDIVIDER_7 . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CANDIVIDER_8 . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_IN_FL_NO_IT. . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_IN_PU_NO_IT. . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_IN_FL_IT . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_IN_PU_IT . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_OD_LOW_FAST. . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_PP_LOW_FAST. . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_OD_LOW_SLOW. . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_PP_LOW_SLOW. . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_OD_HIZ_FAST. . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_PP_HIGH_FAST . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_OD_HIZ_SLOW. . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_PP_HIGH_SLOW . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_0 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_1 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_2 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_3 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_4 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_5 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_6 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_7 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_LNIB. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_HNIB. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_ALL . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_FORCEDACTION_ACTIVE . . . . . . . E_CONST  ----- INT      -------  2
TIM3_FORCEDACTION_INACTIVE . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_1 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_2 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_4 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_8 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_16. . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_32. . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_64. . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_128 . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_256 . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_512 . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_1024. . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_2048. . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_4096. . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_8192. . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_16384 . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_32768 . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OCMODE_TIMING . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OCMODE_ACTIVE . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OCMODE_INACTIVE . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OCMODE_TOGGLE . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OCMODE_PWM1 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OCMODE_PWM2 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OPMODE_SINGLE . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OPMODE_REPETITIVE . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_CHANNEL_1 . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_CHANNEL_2 . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OCPOLARITY_HIGH . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OCPOLARITY_LOW. . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OUTPUTSTATE_DISABLE . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OUTPUTSTATE_ENABLE. . . . . . . . E_CONST  ----- INT      -------  2
TIM3_ICPOLARITY_RISING . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_ICPOLARITY_FALLING. . . . . . . . E_CONST  ----- INT      -------  2
TIM3_ICSELECTION_DIRECTTI. . . . . . . E_CONST  ----- INT      -------  2
TIM3_ICSELECTION_INDIRECTTI. . . . . . E_CONST  ----- INT      -------  2
TIM3_ICSELECTION_TRGI. . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_ICPSC_DIV1. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_ICPSC_DIV2. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_ICPSC_DIV4. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_ICPSC_DIV8. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_IT_UPDATE . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_IT_CC1. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_IT_CC2. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PSCRELOADMODE_UPDATE. . . . . . . E_CONST  ----- INT      -------  2
TIM3_PSCRELOADMODE_IMMEDIATE . . . . . E_CONST  ----- INT      -------  2
TIM3_EVENTSOURCE_UPDATE. . . . . . . . E_CONST  ----- INT      -------  2
TIM3_EVENTSOURCE_CC1 . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_EVENTSOURCE_CC2 . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_UPDATESOURCE_GLOBAL . . . . . . . E_CONST  ----- INT      -------  2
TIM3_UPDATESOURCE_REGULAR. . . . . . . E_CONST  ----- INT      -------  2
TIM3_FLAG_UPDATE . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_FLAG_CC1. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_FLAG_CC2. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_FLAG_CC1OF. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_FLAG_CC2OF. . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IRDAMODE_NORMAL. . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IRDAMODE_LOWPOWER. . . . . . . . E_CONST  ----- INT      -------  2
UART2_WAKEUP_IDLELINE. . . . . . . . . E_CONST  ----- INT      -------  2
UART2_WAKEUP_ADDRESSMARK . . . . . . . E_CONST  ----- INT      -------  2
UART2_LINBREAKDETECTIONLENGTH_10BITS . E_CONST  ----- INT      -------  2
UART2_LINBREAKDETECTIONLENGTH_11BITS . E_CONST  ----- INT      -------  2
UART2_STOPBITS_1 . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_STOPBITS_0_5 . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_STOPBITS_2 . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_STOPBITS_1_5 . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_PARITY_NO. . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_PARITY_EVEN. . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_PARITY_ODD . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_LIN_MODE_MASTER. . . . . . . . . E_CONST  ----- INT      -------  2
UART2_LIN_MODE_SLAVE . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_LIN_AUTOSYNC_DISABLE . . . . . . E_CONST  ----- INT      -------  2
UART2_LIN_AUTOSYNC_ENABLE. . . . . . . E_CONST  ----- INT      -------  2
UART2_LIN_DIVUP_LBRR1. . . . . . . . . E_CONST  ----- INT      -------  2
UART2_LIN_DIVUP_NEXTRXNE . . . . . . . E_CONST  ----- INT      -------  2
UART2_SYNCMODE_CLOCK_DISABLE . . . . . E_CONST  ----- INT      -------  2
UART2_SYNCMODE_CLOCK_ENABLE. . . . . . E_CONST  ----- INT      -------  2
UART2_SYNCMODE_CPOL_LOW. . . . . . . . E_CONST  ----- INT      -------  2
UART2_SYNCMODE_CPOL_HIGH . . . . . . . E_CONST  ----- INT      -------  2
UART2_SYNCMODE_CPHA_MIDDLE . . . . . . E_CONST  ----- INT      -------  2
UART2_SYNCMODE_CPHA_BEGINING . . . . . E_CONST  ----- INT      -------  2
UART2_SYNCMODE_LASTBIT_DISABLE . . . . E_CONST  ----- INT      -------  2
UART2_SYNCMODE_LASTBIT_ENABLE. . . . . E_CONST  ----- INT      -------  2
UART2_WORDLENGTH_8D. . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_WORDLENGTH_9D. . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_MODE_RX_ENABLE . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_MODE_TX_ENABLE . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_MODE_TX_DISABLE. . . . . . . . . E_CONST  ----- INT      -------  2
UART2_MODE_RX_DISABLE. . . . . . . . . E_CONST  ----- INT      -------  2
UART2_MODE_TXRX_ENABLE . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_TXE . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_TC. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_RXNE. . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_IDLE. . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_OR_LHE. . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_NF. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_FE. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_PE. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_SBK . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_LBDF. . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_LHDF. . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_LSF . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_TXE . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_TC. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_RXNE. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_IDLE. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_OR. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_PE. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_LBDF. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_LHDF. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_RXNE_OR . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_DeInit . . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
  dummy?227. . . . . . . . . . . . . .  PUBLIC  auto    U_CHAR  000000H 1      
UART2_Init . . . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 BaudRate?228. . . . . . . . . . . . .  PARAM    auto     BASE    00000CH 4      
 WordLength?229. . . . . . . . . . . .  PARAM    auto    ENUM    000010H 2      
 StopBits?230. . . . . . . . . . . . .  PARAM    auto    ENUM    000012H 2      
 Parity?231. . . . . . . . . . . . . .  PARAM    auto    ENUM    000014H 2      
 SyncMode?232. . . . . . . . . . . . .  PARAM    auto    ENUM    000016H 2      
 Mode?233. . . . . . . . . . . . . . .  PARAM    auto    ENUM    000018H 2      
  BRR2_1?234 . . . . . . . . . . . . .  PUBLIC  auto    U_CHAR  000000H 1      
  BRR2_2?236 . . . . . . . . . . . . .  PUBLIC  auto    U_CHAR  000001H 1      
  BaudRate_Mantissa?237. . . . . . . .  PUBLIC  auto     BASE    000002H 4      
  BaudRate_Mantissa100?239 . . . . . .  PUBLIC  auto     BASE    000006H 4      
UART2_Cmd. . . . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?240. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
UART2_ITConfig . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 UART2_IT?241. . . . . . . . . . . . .  PARAM    auto    ENUM    000002H 2      
 NewState?242. . . . . . . . . . . . .  PARAM    auto    ENUM    000006H 2      
  uartreg?243. . . . . . . . . . . . .  PUBLIC  auto    U_CHAR  000000H 1      
  itpos?245. . . . . . . . . . . . . .  PUBLIC  auto    U_CHAR  000001H 1      
UART2_IrDAConfig . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 UART2_IrDAMode?246. . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
UART2_IrDACmd. . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?247. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
UART2_LINBreakDetectionConfig. . . . .  PUBLIC  CODE    PROC    ------- -----
 UART2_LINBreakDetectionLength?248 . .  PARAM    auto    ENUM    000000H 2      
UART2_LINConfig. . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 UART2_Mode?249. . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
 UART2_Autosync?250. . . . . . . . . .  PARAM    auto    ENUM    000004H 2      
 UART2_DivUp?251 . . . . . . . . . . .  PARAM    auto    ENUM    000006H 2      
UART2_LINCmd . . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?252. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
UART2_SmartCardCmd . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?253. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
UART2_SmartCardNACKCmd . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?254. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
UART2_WakeUpConfig . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 UART2_WakeUp?255. . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
UART2_ReceiverWakeUpCmd. . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?256. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
UART2_ReceiveData8 . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
UART2_ReceiveData9 . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
UART2_SendData8. . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 Data?261. . . . . . . . . . . . . . .  PARAM    auto    U_CHAR  000000H 1      
UART2_SendData9. . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 Data?262. . . . . . . . . . . . . . .  PARAM    auto    U_INT   000000H 2      
UART2_SendBreak. . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
UART2_SetAddress . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 UART2_Address?265 . . . . . . . . . .  PARAM    auto    U_CHAR  000000H 1      
UART2_SetGuardTime . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 UART2_GuardTime?266 . . . . . . . . .  PARAM    auto    U_CHAR  000000H 1      
UART2_SetPrescaler . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 UART2_Prescaler?267 . . . . . . . . .  PARAM    auto    U_CHAR  000000H 1      
UART2_GetFlagStatus. . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 UART2_FLAG?268. . . . . . . . . . . .  PARAM    auto    ENUM    000002H 2      
  status?270 . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_ClearFlag. . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 UART2_FLAG?271. . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
UART2_GetITStatus. . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 UART2_IT?272. . . . . . . . . . . . .  PARAM    auto    ENUM    000006H 2      
  pendingbitstatus?274 . . . . . . . . E_CONST  ----- INT      -------  2
  itpos?276. . . . . . . . . . . . . .  PUBLIC  auto    U_CHAR  000002H 1      
  itmask1?278. . . . . . . . . . . . .  PUBLIC  auto    U_CHAR  000003H 1      
  itmask2?280. . . . . . . . . . . . .  PUBLIC  auto    U_CHAR  000004H 1      
  enablestatus?282 . . . . . . . . . .  PUBLIC  auto    U_CHAR  000005H 1      
UART2_ClearITPendingBit. . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 UART2_IT?283. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
?BH. . . . . . . . . . . . . . . . . .  EXTERN  page0   U_CHAR  ------- -----
CLK_GetClockFreq . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
?CL. . . . . . . . . . . . . . . . . .  EXTERN  page0   U_CHAR  ------- -----
?BL. . . . . . . . . . . . . . . . . .  EXTERN  page0   U_CHAR  ------- -----
?CH. . . . . . . . . . . . . . . . . .  EXTERN  page0   U_CHAR  ------- -----
RCSTM8 COMPILER V2.26.09.317


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   2083    ----
   CONSTANT SIZE    =   ----    ----
   DATA SIZE        =   ----    ----
   PAGE0 SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
END OF MODULE INFORMATION.

RCSTM8 COMPILATION COMPLETE.  0 WARNING,  0 ERROR
