{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483316943615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483316943616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 01 19:29:03 2017 " "Processing started: Sun Jan 01 19:29:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483316943616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483316943616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off C5G_LPDDR2_Nios_Test -c C5G_LPDDR2_Nios_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off C5G_LPDDR2_Nios_Test -c C5G_LPDDR2_Nios_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483316943616 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1483316945404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_lpddr2_nios_test.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_lpddr2_nios_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_LPDDR2_Nios_Test " "Found entity 1: C5G_LPDDR2_Nios_Test" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316945791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316945791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/c5g_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/c5g_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS " "Found entity 1: C5G_QSYS" {  } { { "C5G_QSYS/synthesis/C5G_QSYS.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/C5G_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316945806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316945806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "C5G_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316945818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316945818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "C5G_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316945829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316945829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_irq_mapper " "Found entity 1: C5G_QSYS_irq_mapper" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_irq_mapper.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316945840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316945840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mm_interconnect_0 " "Found entity 1: C5G_QSYS_mm_interconnect_0" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316945884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316945884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316945900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316945900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316945911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316945911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316945922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316945922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file c5g_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316945934 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316945934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316945934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: C5G_QSYS_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316945949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316945949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: C5G_QSYS_mm_interconnect_0_rsp_xbar_mux" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316945960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316945960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0_rsp_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0_rsp_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mm_interconnect_0_rsp_xbar_demux_005 " "Found entity 1: C5G_QSYS_mm_interconnect_0_rsp_xbar_demux_005" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_rsp_xbar_demux_005.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316945969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316945969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: C5G_QSYS_mm_interconnect_0_rsp_xbar_demux" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316945980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316945980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0_cmd_xbar_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0_cmd_xbar_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mm_interconnect_0_cmd_xbar_mux_005 " "Found entity 1: C5G_QSYS_mm_interconnect_0_cmd_xbar_mux_005" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_cmd_xbar_mux_005.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_cmd_xbar_mux_005.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316945989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316945989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: C5G_QSYS_mm_interconnect_0_cmd_xbar_mux" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316945998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316945998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: C5G_QSYS_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316946009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: C5G_QSYS_mm_interconnect_0_cmd_xbar_demux" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316946020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file c5g_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946036 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946036 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946036 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946036 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946036 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946036 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316946036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316946051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file c5g_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946064 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316946064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "C5G_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316946079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "C5G_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316946088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel C5G_QSYS_mm_interconnect_0_id_router_005.sv(48) " "Verilog HDL Declaration information at C5G_QSYS_mm_interconnect_0_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router_005.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483316946098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel C5G_QSYS_mm_interconnect_0_id_router_005.sv(49) " "Verilog HDL Declaration information at C5G_QSYS_mm_interconnect_0_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router_005.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483316946098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mm_interconnect_0_id_router_005_default_decode " "Found entity 1: C5G_QSYS_mm_interconnect_0_id_router_005_default_decode" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router_005.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946101 ""} { "Info" "ISGN_ENTITY_NAME" "2 C5G_QSYS_mm_interconnect_0_id_router_005 " "Found entity 2: C5G_QSYS_mm_interconnect_0_id_router_005" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router_005.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316946101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel C5G_QSYS_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at C5G_QSYS_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router_002.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483316946110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel C5G_QSYS_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at C5G_QSYS_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router_002.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483316946110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: C5G_QSYS_mm_interconnect_0_id_router_002_default_decode" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router_002.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946112 ""} { "Info" "ISGN_ENTITY_NAME" "2 C5G_QSYS_mm_interconnect_0_id_router_002 " "Found entity 2: C5G_QSYS_mm_interconnect_0_id_router_002" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router_002.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316946112 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel C5G_QSYS_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at C5G_QSYS_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483316946121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel C5G_QSYS_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at C5G_QSYS_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483316946122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mm_interconnect_0_id_router_default_decode " "Found entity 1: C5G_QSYS_mm_interconnect_0_id_router_default_decode" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946124 ""} { "Info" "ISGN_ENTITY_NAME" "2 C5G_QSYS_mm_interconnect_0_id_router " "Found entity 2: C5G_QSYS_mm_interconnect_0_id_router" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316946124 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel C5G_QSYS_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at C5G_QSYS_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483316946132 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel C5G_QSYS_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at C5G_QSYS_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483316946133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: C5G_QSYS_mm_interconnect_0_addr_router_001_default_decode" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946136 ""} { "Info" "ISGN_ENTITY_NAME" "2 C5G_QSYS_mm_interconnect_0_addr_router_001 " "Found entity 2: C5G_QSYS_mm_interconnect_0_addr_router_001" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316946136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel C5G_QSYS_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at C5G_QSYS_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_addr_router.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483316946145 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel C5G_QSYS_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at C5G_QSYS_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_addr_router.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483316946146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mm_interconnect_0_addr_router_default_decode " "Found entity 1: C5G_QSYS_mm_interconnect_0_addr_router_default_decode" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_addr_router.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946152 ""} { "Info" "ISGN_ENTITY_NAME" "2 C5G_QSYS_mm_interconnect_0_addr_router " "Found entity 2: C5G_QSYS_mm_interconnect_0_addr_router" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_addr_router.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316946152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316946167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316946180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316946194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316946205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_switches " "Found entity 1: C5G_QSYS_switches" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_switches.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316946216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_epcs.v 3 3 " "Found 3 design units, including 3 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_epcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_epcs_sub " "Found entity 1: C5G_QSYS_epcs_sub" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_epcs.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_epcs.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946230 ""} { "Info" "ISGN_ENTITY_NAME" "2 tornado_C5G_QSYS_epcs_atom " "Found entity 2: tornado_C5G_QSYS_epcs_atom" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_epcs.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_epcs.v" 424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946230 ""} { "Info" "ISGN_ENTITY_NAME" "3 C5G_QSYS_epcs " "Found entity 3: C5G_QSYS_epcs" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_epcs.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_epcs.v" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316946230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_tristate_conduit_bridge_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_tristate_conduit_bridge_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_tristate_conduit_bridge_0 " "Found entity 1: C5G_QSYS_tristate_conduit_bridge_0" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_tristate_conduit_bridge_0.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_tristate_conduit_bridge_0.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316946240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_tristate_conduit_pin_sharer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_tristate_conduit_pin_sharer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_tristate_conduit_pin_sharer_0 " "Found entity 1: C5G_QSYS_tristate_conduit_pin_sharer_0" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_tristate_conduit_pin_sharer_0.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_tristate_conduit_pin_sharer_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316946251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_merlin_std_arbitrator_core.sv 2 2 " "Found 2 design units, including 2 entities, in source file c5g_qsys/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_std_arbitrator_core " "Found entity 1: altera_merlin_std_arbitrator_core" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946261 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_std_arb_adder " "Found entity 2: altera_merlin_std_arb_adder" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316946261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_tristate_conduit_pin_sharer_0_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_tristate_conduit_pin_sharer_0_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_tristate_conduit_pin_sharer_0_arbiter " "Found entity 1: C5G_QSYS_tristate_conduit_pin_sharer_0_arbiter" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_tristate_conduit_pin_sharer_0_arbiter.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_tristate_conduit_pin_sharer_0_arbiter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316946274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_tristate_conduit_pin_sharer_0_pin_sharer.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_tristate_conduit_pin_sharer_0_pin_sharer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_tristate_conduit_pin_sharer_0_pin_sharer " "Found entity 1: C5G_QSYS_tristate_conduit_pin_sharer_0_pin_sharer" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_tristate_conduit_pin_sharer_0_pin_sharer.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_tristate_conduit_pin_sharer_0_pin_sharer.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316946285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_sram " "Found entity 1: C5G_QSYS_sram" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_sram.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_sram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316946298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_tristate_controller_aggregator.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/altera_tristate_controller_aggregator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_aggregator " "Found entity 1: altera_tristate_controller_aggregator" {  } { { "C5G_QSYS/synthesis/submodules/altera_tristate_controller_aggregator.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_tristate_controller_aggregator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316946309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_tristate_controller_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/altera_tristate_controller_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_translator " "Found entity 1: altera_tristate_controller_translator" {  } { { "C5G_QSYS/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_tristate_controller_translator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316946319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316946319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/spi_master_if.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/spi_master_if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master_if-syn " "Found design unit 1: spi_master_if-syn" {  } { { "C5G_QSYS/synthesis/submodules/spi_master_if.vhd" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/spi_master_if.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947254 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master_if " "Found entity 1: spi_master_if" {  } { { "C5G_QSYS/synthesis/submodules/spi_master_if.vhd" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/spi_master_if.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/spi_master_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/spi_master_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master_core-syn " "Found design unit 1: spi_master_core-syn" {  } { { "C5G_QSYS/synthesis/submodules/spi_master_core.vhd" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/spi_master_core.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947267 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master_core " "Found entity 1: spi_master_core" {  } { { "C5G_QSYS/synthesis/submodules/spi_master_core.vhd" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/spi_master_core.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_led_red.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_led_red.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_led_red " "Found entity 1: C5G_QSYS_led_red" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_led_red.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_led_red.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_led_green.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_led_green.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_led_green " "Found entity 1: C5G_QSYS_led_green" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_led_green.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_led_green.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_uart_usb.v 5 5 " "Found 5 design units, including 5 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_uart_usb.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_uart_usb_tx " "Found entity 1: C5G_QSYS_uart_usb_tx" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_uart_usb.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_uart_usb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947306 ""} { "Info" "ISGN_ENTITY_NAME" "2 C5G_QSYS_uart_usb_rx_stimulus_source " "Found entity 2: C5G_QSYS_uart_usb_rx_stimulus_source" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_uart_usb.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_uart_usb.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947306 ""} { "Info" "ISGN_ENTITY_NAME" "3 C5G_QSYS_uart_usb_rx " "Found entity 3: C5G_QSYS_uart_usb_rx" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_uart_usb.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_uart_usb.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947306 ""} { "Info" "ISGN_ENTITY_NAME" "4 C5G_QSYS_uart_usb_regs " "Found entity 4: C5G_QSYS_uart_usb_regs" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_uart_usb.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_uart_usb.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947306 ""} { "Info" "ISGN_ENTITY_NAME" "5 C5G_QSYS_uart_usb " "Found entity 5: C5G_QSYS_uart_usb" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_uart_usb.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_uart_usb.v" 800 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "C5G_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "C5G_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "C5G_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_key " "Found entity 1: C5G_QSYS_key" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_key.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "C5G_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "C5G_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "C5G_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_s0 " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_s0" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "C5G_QSYS/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file c5g_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947481 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947481 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "C5G_QSYS/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_s0_irq_mapper " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_s0_irq_mapper" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_irq_mapper.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0 " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483316947570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483316947571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_default_decode " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_default_decode" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947573 ""} { "Info" "ISGN_ENTITY_NAME" "2 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router " "Found entity 2: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483316947582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483316947583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001_default_decode" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947585 ""} { "Info" "ISGN_ENTITY_NAME" "2 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001 " "Found entity 2: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002.sv(48) " "Verilog HDL Declaration information at C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483316947595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002.sv(49) " "Verilog HDL Declaration information at C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483316947595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002_default_decode " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002_default_decode" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947598 ""} { "Info" "ISGN_ENTITY_NAME" "2 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002 " "Found entity 2: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux_002 " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux_002" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux_002.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_mux" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_mux_003 " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_mux_003" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_mux_003.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483316947663 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483316947663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_default_decode " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_default_decode" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947665 ""} { "Info" "ISGN_ENTITY_NAME" "2 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router " "Found entity 2: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947665 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483316947675 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483316947675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002_default_decode" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947677 ""} { "Info" "ISGN_ENTITY_NAME" "2 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002 " "Found entity 2: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003.sv(48) " "Verilog HDL Declaration information at C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483316947687 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003.sv(49) " "Verilog HDL Declaration information at C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483316947687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003_default_decode " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003_default_decode" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947690 ""} { "Info" "ISGN_ENTITY_NAME" "2 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003 " "Found entity 2: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux_002 " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux_002" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux_002.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1 " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router.sv(48) " "Verilog HDL Declaration information at C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483316947765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router.sv(49) " "Verilog HDL Declaration information at C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483316947765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router_default_decode " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router_default_decode" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947769 ""} { "Info" "ISGN_ENTITY_NAME" "2 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router " "Found entity 2: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_1_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_1_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_cmd_xbar_demux " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_cmd_xbar_demux" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_cmd_xbar_demux.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_1_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_1_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_cmd_xbar_mux " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_cmd_xbar_mux" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_cmd_xbar_mux.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router.sv(48) " "Verilog HDL Declaration information at C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483316947806 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router.sv(49) " "Verilog HDL Declaration information at C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1483316947807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router_default_decode " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router_default_decode" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947809 ""} { "Info" "ISGN_ENTITY_NAME" "2 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router " "Found entity 2: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_1_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_1_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_rsp_xbar_demux " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_rsp_xbar_demux" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_rsp_xbar_demux.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_1_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_s0_mm_interconnect_1_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_rsp_xbar_mux " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_rsp_xbar_mux" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_rsp_xbar_mux.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_reg_file.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/sequencer_trk_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/sequencer_trk_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_trk_mgr " "Found entity 1: sequencer_trk_mgr" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316947962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316947962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_p0_clock_pair_generator " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_p0_clock_pair_generator" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_clock_pair_generator.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316948080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316948080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316948092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316948092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316948107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316948107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_p0_acv_ldc " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_p0_acv_ldc" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_ldc.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316948118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316948118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316948134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316948134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_p0_generic_ddio " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_p0_generic_ddio" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_generic_ddio.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316948146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316948146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_p0_reset " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_p0_reset" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_reset.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316948159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316948159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316948172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316948172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_p0_phy_csr " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_p0_phy_csr" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_phy_csr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316948183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316948183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_p0_iss_probe " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_p0_iss_probe" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_iss_probe.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316948195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316948195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_p0 " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_p0" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316948206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316948206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_p0_altdqdqs " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_p0_altdqdqs" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_altdqdqs.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316948218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316948218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2" {  } { { "C5G_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316948245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316948245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_mem_if_lpddr2_emif_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_mem_if_lpddr2_emif_pll0 " "Found entity 1: C5G_QSYS_mem_if_lpddr2_emif_pll0" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316948260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316948260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: C5G_QSYS_jtag_uart_sim_scfifo_w" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316948279 ""} { "Info" "ISGN_ENTITY_NAME" "2 C5G_QSYS_jtag_uart_scfifo_w " "Found entity 2: C5G_QSYS_jtag_uart_scfifo_w" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316948279 ""} { "Info" "ISGN_ENTITY_NAME" "3 C5G_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: C5G_QSYS_jtag_uart_sim_scfifo_r" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316948279 ""} { "Info" "ISGN_ENTITY_NAME" "4 C5G_QSYS_jtag_uart_scfifo_r " "Found entity 4: C5G_QSYS_jtag_uart_scfifo_r" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316948279 ""} { "Info" "ISGN_ENTITY_NAME" "5 C5G_QSYS_jtag_uart " "Found entity 5: C5G_QSYS_jtag_uart" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316948279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316948279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_timer " "Found entity 1: C5G_QSYS_timer" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_timer.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316948292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316948292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_sysid_qsys " "Found entity 1: C5G_QSYS_sysid_qsys" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_sysid_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_sysid_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316948303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316948303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_onchip_memory2 " "Found entity 1: C5G_QSYS_onchip_memory2" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_onchip_memory2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316948315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316948315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_nios2_qsys.v 27 27 " "Found 27 design units, including 27 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_nios2_qsys_ic_data_module " "Found entity 1: C5G_QSYS_nios2_qsys_ic_data_module" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""} { "Info" "ISGN_ENTITY_NAME" "2 C5G_QSYS_nios2_qsys_ic_tag_module " "Found entity 2: C5G_QSYS_nios2_qsys_ic_tag_module" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""} { "Info" "ISGN_ENTITY_NAME" "3 C5G_QSYS_nios2_qsys_bht_module " "Found entity 3: C5G_QSYS_nios2_qsys_bht_module" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""} { "Info" "ISGN_ENTITY_NAME" "4 C5G_QSYS_nios2_qsys_register_bank_a_module " "Found entity 4: C5G_QSYS_nios2_qsys_register_bank_a_module" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""} { "Info" "ISGN_ENTITY_NAME" "5 C5G_QSYS_nios2_qsys_register_bank_b_module " "Found entity 5: C5G_QSYS_nios2_qsys_register_bank_b_module" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""} { "Info" "ISGN_ENTITY_NAME" "6 C5G_QSYS_nios2_qsys_dc_tag_module " "Found entity 6: C5G_QSYS_nios2_qsys_dc_tag_module" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""} { "Info" "ISGN_ENTITY_NAME" "7 C5G_QSYS_nios2_qsys_dc_data_module " "Found entity 7: C5G_QSYS_nios2_qsys_dc_data_module" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""} { "Info" "ISGN_ENTITY_NAME" "8 C5G_QSYS_nios2_qsys_dc_victim_module " "Found entity 8: C5G_QSYS_nios2_qsys_dc_victim_module" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""} { "Info" "ISGN_ENTITY_NAME" "9 C5G_QSYS_nios2_qsys_nios2_oci_debug " "Found entity 9: C5G_QSYS_nios2_qsys_nios2_oci_debug" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""} { "Info" "ISGN_ENTITY_NAME" "10 C5G_QSYS_nios2_qsys_ociram_sp_ram_module " "Found entity 10: C5G_QSYS_nios2_qsys_ociram_sp_ram_module" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""} { "Info" "ISGN_ENTITY_NAME" "11 C5G_QSYS_nios2_qsys_nios2_ocimem " "Found entity 11: C5G_QSYS_nios2_qsys_nios2_ocimem" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""} { "Info" "ISGN_ENTITY_NAME" "12 C5G_QSYS_nios2_qsys_nios2_avalon_reg " "Found entity 12: C5G_QSYS_nios2_qsys_nios2_avalon_reg" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""} { "Info" "ISGN_ENTITY_NAME" "13 C5G_QSYS_nios2_qsys_nios2_oci_break " "Found entity 13: C5G_QSYS_nios2_qsys_nios2_oci_break" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 1027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""} { "Info" "ISGN_ENTITY_NAME" "14 C5G_QSYS_nios2_qsys_nios2_oci_xbrk " "Found entity 14: C5G_QSYS_nios2_qsys_nios2_oci_xbrk" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 1321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""} { "Info" "ISGN_ENTITY_NAME" "15 C5G_QSYS_nios2_qsys_nios2_oci_dbrk " "Found entity 15: C5G_QSYS_nios2_qsys_nios2_oci_dbrk" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""} { "Info" "ISGN_ENTITY_NAME" "16 C5G_QSYS_nios2_qsys_nios2_oci_itrace " "Found entity 16: C5G_QSYS_nios2_qsys_nios2_oci_itrace" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 1769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""} { "Info" "ISGN_ENTITY_NAME" "17 C5G_QSYS_nios2_qsys_nios2_oci_td_mode " "Found entity 17: C5G_QSYS_nios2_qsys_nios2_oci_td_mode" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 2152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""} { "Info" "ISGN_ENTITY_NAME" "18 C5G_QSYS_nios2_qsys_nios2_oci_dtrace " "Found entity 18: C5G_QSYS_nios2_qsys_nios2_oci_dtrace" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 2219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""} { "Info" "ISGN_ENTITY_NAME" "19 C5G_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt " "Found entity 19: C5G_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""} { "Info" "ISGN_ENTITY_NAME" "20 C5G_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc " "Found entity 20: C5G_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 2384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""} { "Info" "ISGN_ENTITY_NAME" "21 C5G_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc " "Found entity 21: C5G_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""} { "Info" "ISGN_ENTITY_NAME" "22 C5G_QSYS_nios2_qsys_nios2_oci_fifo " "Found entity 22: C5G_QSYS_nios2_qsys_nios2_oci_fifo" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 2472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""} { "Info" "ISGN_ENTITY_NAME" "23 C5G_QSYS_nios2_qsys_nios2_oci_pib " "Found entity 23: C5G_QSYS_nios2_qsys_nios2_oci_pib" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 2973 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""} { "Info" "ISGN_ENTITY_NAME" "24 C5G_QSYS_nios2_qsys_nios2_oci_im " "Found entity 24: C5G_QSYS_nios2_qsys_nios2_oci_im" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 3041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""} { "Info" "ISGN_ENTITY_NAME" "25 C5G_QSYS_nios2_qsys_nios2_performance_monitors " "Found entity 25: C5G_QSYS_nios2_qsys_nios2_performance_monitors" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 3157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""} { "Info" "ISGN_ENTITY_NAME" "26 C5G_QSYS_nios2_qsys_nios2_oci " "Found entity 26: C5G_QSYS_nios2_qsys_nios2_oci" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 3173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""} { "Info" "ISGN_ENTITY_NAME" "27 C5G_QSYS_nios2_qsys " "Found entity 27: C5G_QSYS_nios2_qsys" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 3746 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316950671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: C5G_QSYS_nios2_qsys_jtag_debug_module_sysclk" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316950686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_nios2_qsys_jtag_debug_module_tck " "Found entity 1: C5G_QSYS_nios2_qsys_jtag_debug_module_tck" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_jtag_debug_module_tck.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316950702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316950716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_nios2_qsys_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_nios2_qsys_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_nios2_qsys_mult_cell " "Found entity 1: C5G_QSYS_nios2_qsys_mult_cell" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_mult_cell.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316950734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_nios2_qsys_oci_test_bench " "Found entity 1: C5G_QSYS_nios2_qsys_oci_test_bench" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_oci_test_bench.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316950752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_qsys/synthesis/submodules/c5g_qsys_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_qsys/synthesis/submodules/c5g_qsys_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_QSYS_nios2_qsys_test_bench " "Found entity 1: C5G_QSYS_nios2_qsys_test_bench" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_test_bench.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316950770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316950770 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dqs_busout C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v(289) " "Verilog HDL Implicit Net warning at C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v(289): created implicit net for \"dqs_busout\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v" 289 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1483316950774 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "C5G_QSYS_nios2_qsys.v(2120) " "Verilog HDL or VHDL warning at C5G_QSYS_nios2_qsys.v(2120): conditional expression evaluates to a constant" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 2120 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1483316950834 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "C5G_QSYS_nios2_qsys.v(2122) " "Verilog HDL or VHDL warning at C5G_QSYS_nios2_qsys.v(2122): conditional expression evaluates to a constant" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 2122 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1483316950834 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "C5G_QSYS_nios2_qsys.v(2278) " "Verilog HDL or VHDL warning at C5G_QSYS_nios2_qsys.v(2278): conditional expression evaluates to a constant" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 2278 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1483316950836 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "C5G_QSYS_nios2_qsys.v(3102) " "Verilog HDL or VHDL warning at C5G_QSYS_nios2_qsys.v(3102): conditional expression evaluates to a constant" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 3102 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1483316950843 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "C5G_QSYS_epcs.v(401) " "Verilog HDL or VHDL warning at C5G_QSYS_epcs.v(401): conditional expression evaluates to a constant" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_epcs.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_epcs.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1483316951086 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "C5G_LPDDR2_Nios_Test " "Elaborating entity \"C5G_LPDDR2_Nios_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1483316951322 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 C5G_LPDDR2_Nios_Test.v(86) " "Output port \"HEX2\" at C5G_LPDDR2_Nios_Test.v(86) has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1483316951329 "|C5G_LPDDR2_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 C5G_LPDDR2_Nios_Test.v(89) " "Output port \"HEX3\" at C5G_LPDDR2_Nios_Test.v(89) has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1483316951329 "|C5G_LPDDR2_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_D C5G_LPDDR2_Nios_Test.v(96) " "Output port \"HDMI_TX_D\" at C5G_LPDDR2_Nios_Test.v(96) has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1483316951329 "|C5G_LPDDR2_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 C5G_LPDDR2_Nios_Test.v(103) " "Output port \"HEX0\" at C5G_LPDDR2_Nios_Test.v(103) has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1483316951329 "|C5G_LPDDR2_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 C5G_LPDDR2_Nios_Test.v(106) " "Output port \"HEX1\" at C5G_LPDDR2_Nios_Test.v(106) has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1483316951330 "|C5G_LPDDR2_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_n C5G_LPDDR2_Nios_Test.v(114) " "Output port \"HSMC_CLKOUT_n\" at C5G_LPDDR2_Nios_Test.v(114) has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1483316951330 "|C5G_LPDDR2_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_p C5G_LPDDR2_Nios_Test.v(115) " "Output port \"HSMC_CLKOUT_p\" at C5G_LPDDR2_Nios_Test.v(115) has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1483316951330 "|C5G_LPDDR2_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST C5G_LPDDR2_Nios_Test.v(43) " "Output port \"ADC_CONVST\" at C5G_LPDDR2_Nios_Test.v(43) has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1483316951330 "|C5G_LPDDR2_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCK C5G_LPDDR2_Nios_Test.v(44) " "Output port \"ADC_SCK\" at C5G_LPDDR2_Nios_Test.v(44) has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1483316951330 "|C5G_LPDDR2_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SDI C5G_LPDDR2_Nios_Test.v(45) " "Output port \"ADC_SDI\" at C5G_LPDDR2_Nios_Test.v(45) has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1483316951330 "|C5G_LPDDR2_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT C5G_LPDDR2_Nios_Test.v(52) " "Output port \"AUD_DACDAT\" at C5G_LPDDR2_Nios_Test.v(52) has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1483316951331 "|C5G_LPDDR2_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK C5G_LPDDR2_Nios_Test.v(54) " "Output port \"AUD_XCK\" at C5G_LPDDR2_Nios_Test.v(54) has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1483316951331 "|C5G_LPDDR2_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_CLK C5G_LPDDR2_Nios_Test.v(95) " "Output port \"HDMI_TX_CLK\" at C5G_LPDDR2_Nios_Test.v(95) has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1483316951331 "|C5G_LPDDR2_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_DE C5G_LPDDR2_Nios_Test.v(97) " "Output port \"HDMI_TX_DE\" at C5G_LPDDR2_Nios_Test.v(97) has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1483316951331 "|C5G_LPDDR2_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_HS C5G_LPDDR2_Nios_Test.v(98) " "Output port \"HDMI_TX_HS\" at C5G_LPDDR2_Nios_Test.v(98) has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1483316951331 "|C5G_LPDDR2_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_VS C5G_LPDDR2_Nios_Test.v(100) " "Output port \"HDMI_TX_VS\" at C5G_LPDDR2_Nios_Test.v(100) has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1483316951331 "|C5G_LPDDR2_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT0 C5G_LPDDR2_Nios_Test.v(113) " "Output port \"HSMC_CLKOUT0\" at C5G_LPDDR2_Nios_Test.v(113) has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 113 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1483316951331 "|C5G_LPDDR2_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCL C5G_LPDDR2_Nios_Test.v(128) " "Output port \"I2C_SCL\" at C5G_LPDDR2_Nios_Test.v(128) has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 128 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1483316951331 "|C5G_LPDDR2_Nios_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS C5G_QSYS:u0 " "Elaborating entity \"C5G_QSYS\" for hierarchy \"C5G_QSYS:u0\"" {  } { { "C5G_LPDDR2_Nios_Test.v" "u0" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316951372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys " "Elaborating entity \"C5G_QSYS_nios2_qsys\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\"" {  } { { "C5G_QSYS/synthesis/C5G_QSYS.v" "nios2_qsys" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/C5G_QSYS.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316951541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_test_bench C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_test_bench:the_C5G_QSYS_nios2_qsys_test_bench " "Elaborating entity \"C5G_QSYS_nios2_qsys_test_bench\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_test_bench:the_C5G_QSYS_nios2_qsys_test_bench\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_C5G_QSYS_nios2_qsys_test_bench" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 6177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316952526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_ic_data_module C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_ic_data_module:C5G_QSYS_nios2_qsys_ic_data " "Elaborating entity \"C5G_QSYS_nios2_qsys_ic_data_module\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_ic_data_module:C5G_QSYS_nios2_qsys_ic_data\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "C5G_QSYS_nios2_qsys_ic_data" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 7202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316952574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_ic_data_module:C5G_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_ic_data_module:C5G_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_ic_data_module:C5G_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_ic_data_module:C5G_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483316953445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_ic_data_module:C5G_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_ic_data_module:C5G_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953446 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483316953446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316953605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316953605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_ic_data_module:C5G_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_ic_data_module:C5G_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_ic_tag_module C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_ic_tag_module:C5G_QSYS_nios2_qsys_ic_tag " "Elaborating entity \"C5G_QSYS_nios2_qsys_ic_tag_module\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_ic_tag_module:C5G_QSYS_nios2_qsys_ic_tag\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "C5G_QSYS_nios2_qsys_ic_tag" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 7268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_ic_tag_module:C5G_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_ic_tag_module:C5G_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_ic_tag_module:C5G_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_ic_tag_module:C5G_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483316953875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_ic_tag_module:C5G_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_ic_tag_module:C5G_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C5G_QSYS_nios2_qsys_ic_tag_ram.mif " "Parameter \"init_file\" = \"C5G_QSYS_nios2_qsys_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 27 " "Parameter \"width_a\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 27 " "Parameter \"width_b\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316953875 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483316953875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bvn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bvn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bvn1 " "Found entity 1: altsyncram_bvn1" {  } { { "db/altsyncram_bvn1.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altsyncram_bvn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316954031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316954031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bvn1 C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_ic_tag_module:C5G_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bvn1:auto_generated " "Elaborating entity \"altsyncram_bvn1\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_ic_tag_module:C5G_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bvn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_bht_module C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_bht_module:C5G_QSYS_nios2_qsys_bht " "Elaborating entity \"C5G_QSYS_nios2_qsys_bht_module\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_bht_module:C5G_QSYS_nios2_qsys_bht\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "C5G_QSYS_nios2_qsys_bht" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 7472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_bht_module:C5G_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_bht_module:C5G_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_bht_module:C5G_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_bht_module:C5G_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483316954284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_bht_module:C5G_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_bht_module:C5G_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C5G_QSYS_nios2_qsys_bht_ram.mif " "Parameter \"init_file\" = \"C5G_QSYS_nios2_qsys_bht_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954284 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483316954284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qin1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qin1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qin1 " "Found entity 1: altsyncram_qin1" {  } { { "db/altsyncram_qin1.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altsyncram_qin1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316954429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316954429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qin1 C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_bht_module:C5G_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\|altsyncram_qin1:auto_generated " "Elaborating entity \"altsyncram_qin1\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_bht_module:C5G_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\|altsyncram_qin1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_register_bank_a_module C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_register_bank_a_module:C5G_QSYS_nios2_qsys_register_bank_a " "Elaborating entity \"C5G_QSYS_nios2_qsys_register_bank_a_module\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_register_bank_a_module:C5G_QSYS_nios2_qsys_register_bank_a\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "C5G_QSYS_nios2_qsys_register_bank_a" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 7647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_register_bank_a_module:C5G_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_register_bank_a_module:C5G_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_register_bank_a_module:C5G_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_register_bank_a_module:C5G_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 260 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483316954628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_register_bank_a_module:C5G_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_register_bank_a_module:C5G_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C5G_QSYS_nios2_qsys_rf_ram_a.mif " "Parameter \"init_file\" = \"C5G_QSYS_nios2_qsys_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954628 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 260 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483316954628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q0n1 " "Found entity 1: altsyncram_q0n1" {  } { { "db/altsyncram_q0n1.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altsyncram_q0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316954817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316954817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q0n1 C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_register_bank_a_module:C5G_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_q0n1:auto_generated " "Elaborating entity \"altsyncram_q0n1\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_register_bank_a_module:C5G_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_q0n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316954821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_register_bank_b_module C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_register_bank_b_module:C5G_QSYS_nios2_qsys_register_bank_b " "Elaborating entity \"C5G_QSYS_nios2_qsys_register_bank_b_module\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_register_bank_b_module:C5G_QSYS_nios2_qsys_register_bank_b\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "C5G_QSYS_nios2_qsys_register_bank_b" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 7668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_register_bank_b_module:C5G_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_register_bank_b_module:C5G_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_register_bank_b_module:C5G_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_register_bank_b_module:C5G_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 325 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483316955155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_register_bank_b_module:C5G_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_register_bank_b_module:C5G_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C5G_QSYS_nios2_qsys_rf_ram_b.mif " "Parameter \"init_file\" = \"C5G_QSYS_nios2_qsys_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955155 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 325 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483316955155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r0n1 " "Found entity 1: altsyncram_r0n1" {  } { { "db/altsyncram_r0n1.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altsyncram_r0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316955316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316955316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r0n1 C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_register_bank_b_module:C5G_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_r0n1:auto_generated " "Elaborating entity \"altsyncram_r0n1\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_register_bank_b_module:C5G_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_r0n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_dc_tag_module C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_tag_module:C5G_QSYS_nios2_qsys_dc_tag " "Elaborating entity \"C5G_QSYS_nios2_qsys_dc_tag_module\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_tag_module:C5G_QSYS_nios2_qsys_dc_tag\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "C5G_QSYS_nios2_qsys_dc_tag" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 8155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_tag_module:C5G_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_tag_module:C5G_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_tag_module:C5G_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_tag_module:C5G_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 390 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483316955628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_tag_module:C5G_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_tag_module:C5G_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C5G_QSYS_nios2_qsys_dc_tag_ram.mif " "Parameter \"init_file\" = \"C5G_QSYS_nios2_qsys_dc_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 22 " "Parameter \"width_a\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 22 " "Parameter \"width_b\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955628 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 390 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483316955628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e7n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e7n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e7n1 " "Found entity 1: altsyncram_e7n1" {  } { { "db/altsyncram_e7n1.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altsyncram_e7n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316955794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316955794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e7n1 C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_tag_module:C5G_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\|altsyncram_e7n1:auto_generated " "Elaborating entity \"altsyncram_e7n1\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_tag_module:C5G_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\|altsyncram_e7n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_dc_data_module C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_data_module:C5G_QSYS_nios2_qsys_dc_data " "Elaborating entity \"C5G_QSYS_nios2_qsys_dc_data_module\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_data_module:C5G_QSYS_nios2_qsys_dc_data\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "C5G_QSYS_nios2_qsys_dc_data" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 8212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316955942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_data_module:C5G_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_data_module:C5G_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_data_module:C5G_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_data_module:C5G_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 455 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483316956078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_data_module:C5G_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_data_module:C5G_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956079 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 455 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483316956079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40j1 " "Found entity 1: altsyncram_40j1" {  } { { "db/altsyncram_40j1.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altsyncram_40j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316956239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316956239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_40j1 C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_data_module:C5G_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\|altsyncram_40j1:auto_generated " "Elaborating entity \"altsyncram_40j1\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_data_module:C5G_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\|altsyncram_40j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_dc_victim_module C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_victim_module:C5G_QSYS_nios2_qsys_dc_victim " "Elaborating entity \"C5G_QSYS_nios2_qsys_dc_victim_module\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_victim_module:C5G_QSYS_nios2_qsys_dc_victim\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "C5G_QSYS_nios2_qsys_dc_victim" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 8342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_victim_module:C5G_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_victim_module:C5G_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_victim_module:C5G_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_victim_module:C5G_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 522 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483316956482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_victim_module:C5G_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_victim_module:C5G_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956483 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 522 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483316956483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316956643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316956643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_victim_module:C5G_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_dc_victim_module:C5G_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_mult_cell C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell " "Elaborating entity \"C5G_QSYS_nios2_qsys_mult_cell\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_C5G_QSYS_nios2_qsys_mult_cell" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 10108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_mult_cell.v" "the_altmult_add_part_1" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316956971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_mult_cell.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_mult_cell.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483316957010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Instantiated megafunction \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957011 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_mult_cell.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_mult_cell.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483316957011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_ujt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_ujt2 " "Found entity 1: altera_mult_add_ujt2" {  } { { "db/altera_mult_add_ujt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_ujt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316957164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316957164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_ujt2 C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated " "Elaborating entity \"altera_mult_add_ujt2\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 355 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ujt2.v" "altera_mult_add_rtl1" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957314 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(695) " "Verilog HDL warning at altera_mult_add_rtl.v(695): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 695 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1483316957354 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_nios2_qsys:nios2_qsys|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_ELABORATION_HEADER" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ujt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483316957468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957470 ""}  } { { "db/altera_mult_add_ujt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483316957470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957497 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 767 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957530 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 802 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957574 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1342 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957634 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1405 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957803 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 810 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957846 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1342 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957906 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1405 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957961 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\", which is child of megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 830 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316957992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\|ama_register_with_ext_function:scanchain_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\|ama_register_with_ext_function:scanchain_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "scanchain_register_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316958001 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\|ama_register_with_ext_function:scanchain_register_block_0 C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\|ama_register_with_ext_function:scanchain_register_block_0\", which is child of megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2699 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316958020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316958135 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 837 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316958175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316958185 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2185 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316958219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316958228 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1817 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316958243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316958285 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1830 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316958301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316958645 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 845 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316958685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316958800 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2030 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316958821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316958831 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2033 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316958852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316958885 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 853 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316958929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316958937 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1817 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316958953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316958997 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1830 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959054 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\", which is child of megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 874 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959097 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 901 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_mult_cell.v" "the_altmult_add_part_2" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_mult_cell.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_mult_cell.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483316959201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Instantiated megafunction \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959202 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_mult_cell.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_mult_cell.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483316959202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_0kt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_0kt2 " "Found entity 1: altera_mult_add_0kt2" {  } { { "db/altera_mult_add_0kt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_0kt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316959359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316959359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_0kt2 C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated " "Elaborating entity \"altera_mult_add_0kt2\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 355 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0kt2.v" "altera_mult_add_rtl1" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_0kt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959435 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(695) " "Verilog HDL warning at altera_mult_add_rtl.v(695): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 695 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1483316959476 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_nios2_qsys:nios2_qsys|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_ELABORATION_HEADER" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0kt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_0kt2.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483316959587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316959590 ""}  } { { "db/altera_mult_add_0kt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_0kt2.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483316959590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316960655 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\", which is child of megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_mult_cell:the_C5G_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 874 0 0 } } { "db/altera_mult_add_0kt2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altera_mult_add_0kt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316960672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_nios2_oci C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci " "Elaborating entity \"C5G_QSYS_nios2_qsys_nios2_oci\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_C5G_QSYS_nios2_qsys_nios2_oci" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 10396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316960704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_nios2_oci_debug C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_debug:the_C5G_QSYS_nios2_qsys_nios2_oci_debug " "Elaborating entity \"C5G_QSYS_nios2_qsys_nios2_oci_debug\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_debug:the_C5G_QSYS_nios2_qsys_nios2_oci_debug\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_C5G_QSYS_nios2_qsys_nios2_oci_debug" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 3393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316960820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_debug:the_C5G_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_debug:the_C5G_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_altera_std_synchronizer" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316960892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_debug:the_C5G_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_debug:the_C5G_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 616 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483316960905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_debug:the_C5G_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_debug:the_C5G_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316960905 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 616 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483316960905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_nios2_ocimem C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_ocimem:the_C5G_QSYS_nios2_qsys_nios2_ocimem " "Elaborating entity \"C5G_QSYS_nios2_qsys_nios2_ocimem\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_ocimem:the_C5G_QSYS_nios2_qsys_nios2_ocimem\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_C5G_QSYS_nios2_qsys_nios2_ocimem" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 3413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316960914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_ociram_sp_ram_module C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_ocimem:the_C5G_QSYS_nios2_qsys_nios2_ocimem\|C5G_QSYS_nios2_qsys_ociram_sp_ram_module:C5G_QSYS_nios2_qsys_ociram_sp_ram " "Elaborating entity \"C5G_QSYS_nios2_qsys_ociram_sp_ram_module\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_ocimem:the_C5G_QSYS_nios2_qsys_nios2_ocimem\|C5G_QSYS_nios2_qsys_ociram_sp_ram_module:C5G_QSYS_nios2_qsys_ociram_sp_ram\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "C5G_QSYS_nios2_qsys_ociram_sp_ram" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316960969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_ocimem:the_C5G_QSYS_nios2_qsys_nios2_ocimem\|C5G_QSYS_nios2_qsys_ociram_sp_ram_module:C5G_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_ocimem:the_C5G_QSYS_nios2_qsys_nios2_ocimem\|C5G_QSYS_nios2_qsys_ociram_sp_ram_module:C5G_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316961080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_ocimem:the_C5G_QSYS_nios2_qsys_nios2_ocimem\|C5G_QSYS_nios2_qsys_ociram_sp_ram_module:C5G_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_ocimem:the_C5G_QSYS_nios2_qsys_nios2_ocimem\|C5G_QSYS_nios2_qsys_ociram_sp_ram_module:C5G_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 730 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483316961110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_ocimem:the_C5G_QSYS_nios2_qsys_nios2_ocimem\|C5G_QSYS_nios2_qsys_ociram_sp_ram_module:C5G_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_ocimem:the_C5G_QSYS_nios2_qsys_nios2_ocimem\|C5G_QSYS_nios2_qsys_ociram_sp_ram_module:C5G_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C5G_QSYS_nios2_qsys_ociram_default_contents.mif " "Parameter \"init_file\" = \"C5G_QSYS_nios2_qsys_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316961110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316961110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316961110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316961110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316961110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316961110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316961110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316961110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316961110 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 730 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483316961110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4bf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4bf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4bf1 " "Found entity 1: altsyncram_4bf1" {  } { { "db/altsyncram_4bf1.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altsyncram_4bf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316961276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316961276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4bf1 C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_ocimem:the_C5G_QSYS_nios2_qsys_nios2_ocimem\|C5G_QSYS_nios2_qsys_ociram_sp_ram_module:C5G_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4bf1:auto_generated " "Elaborating entity \"altsyncram_4bf1\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_ocimem:the_C5G_QSYS_nios2_qsys_nios2_ocimem\|C5G_QSYS_nios2_qsys_ociram_sp_ram_module:C5G_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4bf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316961281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_nios2_avalon_reg C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_avalon_reg:the_C5G_QSYS_nios2_qsys_nios2_avalon_reg " "Elaborating entity \"C5G_QSYS_nios2_qsys_nios2_avalon_reg\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_avalon_reg:the_C5G_QSYS_nios2_qsys_nios2_avalon_reg\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_C5G_QSYS_nios2_qsys_nios2_avalon_reg" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 3432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316961492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_nios2_oci_break C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_break:the_C5G_QSYS_nios2_qsys_nios2_oci_break " "Elaborating entity \"C5G_QSYS_nios2_qsys_nios2_oci_break\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_break:the_C5G_QSYS_nios2_qsys_nios2_oci_break\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_C5G_QSYS_nios2_qsys_nios2_oci_break" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 3463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316961521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_nios2_oci_xbrk C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_xbrk:the_C5G_QSYS_nios2_qsys_nios2_oci_xbrk " "Elaborating entity \"C5G_QSYS_nios2_qsys_nios2_oci_xbrk\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_xbrk:the_C5G_QSYS_nios2_qsys_nios2_oci_xbrk\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_C5G_QSYS_nios2_qsys_nios2_oci_xbrk" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 3486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316961576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_nios2_oci_dbrk C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_dbrk:the_C5G_QSYS_nios2_qsys_nios2_oci_dbrk " "Elaborating entity \"C5G_QSYS_nios2_qsys_nios2_oci_dbrk\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_dbrk:the_C5G_QSYS_nios2_qsys_nios2_oci_dbrk\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_C5G_QSYS_nios2_qsys_nios2_oci_dbrk" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 3513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316961606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_nios2_oci_itrace C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_itrace:the_C5G_QSYS_nios2_qsys_nios2_oci_itrace " "Elaborating entity \"C5G_QSYS_nios2_qsys_nios2_oci_itrace\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_itrace:the_C5G_QSYS_nios2_qsys_nios2_oci_itrace\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_C5G_QSYS_nios2_qsys_nios2_oci_itrace" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 3554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316961632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_nios2_oci_dtrace C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_dtrace:the_C5G_QSYS_nios2_qsys_nios2_oci_dtrace " "Elaborating entity \"C5G_QSYS_nios2_qsys_nios2_oci_dtrace\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_dtrace:the_C5G_QSYS_nios2_qsys_nios2_oci_dtrace\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_C5G_QSYS_nios2_qsys_nios2_oci_dtrace" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 3569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316961683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_nios2_oci_td_mode C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_dtrace:the_C5G_QSYS_nios2_qsys_nios2_oci_dtrace\|C5G_QSYS_nios2_qsys_nios2_oci_td_mode:C5G_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"C5G_QSYS_nios2_qsys_nios2_oci_td_mode\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_dtrace:the_C5G_QSYS_nios2_qsys_nios2_oci_dtrace\|C5G_QSYS_nios2_qsys_nios2_oci_td_mode:C5G_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "C5G_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 2267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316961740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_nios2_oci_fifo C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_fifo:the_C5G_QSYS_nios2_qsys_nios2_oci_fifo " "Elaborating entity \"C5G_QSYS_nios2_qsys_nios2_oci_fifo\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_fifo:the_C5G_QSYS_nios2_qsys_nios2_oci_fifo\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_C5G_QSYS_nios2_qsys_nios2_oci_fifo" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 3588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316961761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_fifo:the_C5G_QSYS_nios2_qsys_nios2_oci_fifo\|C5G_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt:the_C5G_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"C5G_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_fifo:the_C5G_QSYS_nios2_qsys_nios2_oci_fifo\|C5G_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt:the_C5G_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_C5G_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 2598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316961861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_fifo:the_C5G_QSYS_nios2_qsys_nios2_oci_fifo\|C5G_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc:the_C5G_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"C5G_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_fifo:the_C5G_QSYS_nios2_qsys_nios2_oci_fifo\|C5G_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc:the_C5G_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_C5G_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 2607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316961878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_fifo:the_C5G_QSYS_nios2_qsys_nios2_oci_fifo\|C5G_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc:the_C5G_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc " "Elaborating entity \"C5G_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_fifo:the_C5G_QSYS_nios2_qsys_nios2_oci_fifo\|C5G_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc:the_C5G_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_C5G_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 2616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316961896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_oci_test_bench C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_fifo:the_C5G_QSYS_nios2_qsys_nios2_oci_fifo\|C5G_QSYS_nios2_qsys_oci_test_bench:the_C5G_QSYS_nios2_qsys_oci_test_bench " "Elaborating entity \"C5G_QSYS_nios2_qsys_oci_test_bench\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_fifo:the_C5G_QSYS_nios2_qsys_nios2_oci_fifo\|C5G_QSYS_nios2_qsys_oci_test_bench:the_C5G_QSYS_nios2_qsys_oci_test_bench\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_C5G_QSYS_nios2_qsys_oci_test_bench" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316961912 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "C5G_QSYS_nios2_qsys_oci_test_bench " "Entity \"C5G_QSYS_nios2_qsys_oci_test_bench\" contains only dangling pins" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_C5G_QSYS_nios2_qsys_oci_test_bench" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 2624 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1483316961915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_nios2_oci_pib C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_pib:the_C5G_QSYS_nios2_qsys_nios2_oci_pib " "Elaborating entity \"C5G_QSYS_nios2_qsys_nios2_oci_pib\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_pib:the_C5G_QSYS_nios2_qsys_nios2_oci_pib\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_C5G_QSYS_nios2_qsys_nios2_oci_pib" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 3598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316961935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_nios2_oci_im C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_im:the_C5G_QSYS_nios2_qsys_nios2_oci_im " "Elaborating entity \"C5G_QSYS_nios2_qsys_nios2_oci_im\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_im:the_C5G_QSYS_nios2_qsys_nios2_oci_im\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_C5G_QSYS_nios2_qsys_nios2_oci_im" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 3619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316961956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Elaborating entity \"C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 3724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316961980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_jtag_debug_module_tck C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper\|C5G_QSYS_nios2_qsys_jtag_debug_module_tck:the_C5G_QSYS_nios2_qsys_jtag_debug_module_tck " "Elaborating entity \"C5G_QSYS_nios2_qsys_jtag_debug_module_tck\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper\|C5G_QSYS_nios2_qsys_jtag_debug_module_tck:the_C5G_QSYS_nios2_qsys_jtag_debug_module_tck\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "the_C5G_QSYS_nios2_qsys_jtag_debug_module_tck" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_nios2_qsys_jtag_debug_module_sysclk C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper\|C5G_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_C5G_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Elaborating entity \"C5G_QSYS_nios2_qsys_jtag_debug_module_sysclk\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper\|C5G_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_C5G_QSYS_nios2_qsys_jtag_debug_module_sysclk\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "the_C5G_QSYS_nios2_qsys_jtag_debug_module_sysclk" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:C5G_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:C5G_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "C5G_QSYS_nios2_qsys_jtag_debug_module_phy" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:C5G_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:C5G_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483316962200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:C5G_QSYS_nios2_qsys_jtag_debug_module_phy " "Instantiated megafunction \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:C5G_QSYS_nios2_qsys_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962200 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483316962200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:C5G_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:C5G_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962208 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:C5G_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:C5G_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:C5G_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:C5G_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_onchip_memory2 C5G_QSYS:u0\|C5G_QSYS_onchip_memory2:onchip_memory2 " "Elaborating entity \"C5G_QSYS_onchip_memory2\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_onchip_memory2:onchip_memory2\"" {  } { { "C5G_QSYS/synthesis/C5G_QSYS.v" "onchip_memory2" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/C5G_QSYS.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram C5G_QSYS:u0\|C5G_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_onchip_memory2.v" "the_altsyncram" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_onchip_memory2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "C5G_QSYS:u0\|C5G_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_onchip_memory2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_onchip_memory2.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483316962634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C5G_QSYS:u0\|C5G_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"C5G_QSYS:u0\|C5G_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C5G_QSYS_onchip_memory2.hex " "Parameter \"init_file\" = \"C5G_QSYS_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32000 " "Parameter \"maximum_depth\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32000 " "Parameter \"numwords_a\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962635 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_onchip_memory2.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_onchip_memory2.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483316962635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g9j1 " "Found entity 1: altsyncram_g9j1" {  } { { "db/altsyncram_g9j1.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altsyncram_g9j1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316962864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316962864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g9j1 C5G_QSYS:u0\|C5G_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_g9j1:auto_generated " "Elaborating entity \"altsyncram_g9j1\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_g9j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316962869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316965603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316965603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la C5G_QSYS:u0\|C5G_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_g9j1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_g9j1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_g9j1.tdf" "decode3" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altsyncram_g9j1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316965608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316965798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316965798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb C5G_QSYS:u0\|C5G_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_g9j1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_g9j1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_g9j1.tdf" "mux2" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altsyncram_g9j1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316965804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_sysid_qsys C5G_QSYS:u0\|C5G_QSYS_sysid_qsys:sysid_qsys " "Elaborating entity \"C5G_QSYS_sysid_qsys\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_sysid_qsys:sysid_qsys\"" {  } { { "C5G_QSYS/synthesis/C5G_QSYS.v" "sysid_qsys" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/C5G_QSYS.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316966020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_timer C5G_QSYS:u0\|C5G_QSYS_timer:timer " "Elaborating entity \"C5G_QSYS_timer\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_timer:timer\"" {  } { { "C5G_QSYS/synthesis/C5G_QSYS.v" "timer" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/C5G_QSYS.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316966039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_jtag_uart C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"C5G_QSYS_jtag_uart\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\"" {  } { { "C5G_QSYS/synthesis/C5G_QSYS.v" "jtag_uart" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/C5G_QSYS.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316966095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_jtag_uart_scfifo_w C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|C5G_QSYS_jtag_uart_scfifo_w:the_C5G_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"C5G_QSYS_jtag_uart_scfifo_w\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|C5G_QSYS_jtag_uart_scfifo_w:the_C5G_QSYS_jtag_uart_scfifo_w\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v" "the_C5G_QSYS_jtag_uart_scfifo_w" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316966128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|C5G_QSYS_jtag_uart_scfifo_w:the_C5G_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|C5G_QSYS_jtag_uart_scfifo_w:the_C5G_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v" "wfifo" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316966560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|C5G_QSYS_jtag_uart_scfifo_w:the_C5G_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|C5G_QSYS_jtag_uart_scfifo_w:the_C5G_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483316966577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|C5G_QSYS_jtag_uart_scfifo_w:the_C5G_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|C5G_QSYS_jtag_uart_scfifo_w:the_C5G_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316966577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316966577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316966577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316966577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316966577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316966577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316966577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316966577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316966577 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483316966577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316966740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316966740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|C5G_QSYS_jtag_uart_scfifo_w:the_C5G_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|C5G_QSYS_jtag_uart_scfifo_w:the_C5G_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316966746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/a_dpfifo_a891.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316966795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316966795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|C5G_QSYS_jtag_uart_scfifo_w:the_C5G_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|C5G_QSYS_jtag_uart_scfifo_w:the_C5G_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316966801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316966853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316966853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|C5G_QSYS_jtag_uart_scfifo_w:the_C5G_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|C5G_QSYS_jtag_uart_scfifo_w:the_C5G_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/a_dpfifo_a891.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316966859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316967031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316967031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|C5G_QSYS_jtag_uart_scfifo_w:the_C5G_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|C5G_QSYS_jtag_uart_scfifo_w:the_C5G_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316967039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/dpram_7s81.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316967209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316967209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|C5G_QSYS_jtag_uart_scfifo_w:the_C5G_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|C5G_QSYS_jtag_uart_scfifo_w:the_C5G_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316967216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altsyncram_b8s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316967389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316967389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|C5G_QSYS_jtag_uart_scfifo_w:the_C5G_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|C5G_QSYS_jtag_uart_scfifo_w:the_C5G_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/dpram_7s81.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316967395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316967574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316967574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|C5G_QSYS_jtag_uart_scfifo_w:the_C5G_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|C5G_QSYS_jtag_uart_scfifo_w:the_C5G_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316967581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_jtag_uart_scfifo_r C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|C5G_QSYS_jtag_uart_scfifo_r:the_C5G_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"C5G_QSYS_jtag_uart_scfifo_r\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|C5G_QSYS_jtag_uart_scfifo_r:the_C5G_QSYS_jtag_uart_scfifo_r\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v" "the_C5G_QSYS_jtag_uart_scfifo_r" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316967621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:C5G_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:C5G_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v" "C5G_QSYS_jtag_uart_alt_jtag_atlantic" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316967982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:C5G_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:C5G_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483316968025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:C5G_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"C5G_QSYS:u0\|C5G_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:C5G_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316968025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316968025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316968025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316968025 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483316968025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\"" {  } { { "C5G_QSYS/synthesis/C5G_QSYS.v" "mem_if_lpddr2_emif" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/C5G_QSYS.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316968045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_pll0 C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0 " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_pll0\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif.v" "pll0" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316968200 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models C5G_QSYS_mem_if_lpddr2_emif_pll0.sv(159) " "Verilog HDL Display System Task info at C5G_QSYS_mem_if_lpddr2_emif_pll0.sv(159): Using Regular pll emif simulation models" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" 159 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1483316968205 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_p0 C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0 " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_p0\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif.v" "p0" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316968242 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models C5G_QSYS_mem_if_lpddr2_emif_p0.sv(391) " "Verilog HDL Display System Task info at C5G_QSYS_mem_if_lpddr2_emif_p0.sv(391): Using Regular core emif simulation models" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0.sv" 391 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1483316968249 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0.sv" "umemphy" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0.sv" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316968373 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seq_calib_init_reg C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy.v(434) " "Verilog HDL or VHDL warning at C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy.v(434): object \"seq_calib_init_reg\" assigned a value but never read" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy.v" 434 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1483316968385 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_p0:p0|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy.v(555) " "Verilog HDL assignment warning at C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy.v(555): truncated value with size 4 to match size of target (1)" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316968388 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_p0:p0|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_p0_reset C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset:ureset " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_p0_reset\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset:ureset\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy.v" "ureset" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316968645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset:ureset\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset:ureset\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync:ureset_afi_clk\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_reset.v" "ureset_afi_clk" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316968670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset:ureset\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset:ureset\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_reset.v" "ureset_ctl_reset_clk" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316968704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset:ureset\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset:ureset\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_reset.v" "ureset_addr_cmd_clk" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316968743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset:ureset\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset:ureset\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync:ureset_avl_clk\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_reset.v" "ureset_avl_clk" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316968792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_p0_acv_ldc C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_ldc:memphy_ldc " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_p0_acv_ldc\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_ldc:memphy_ldc\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316968831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316968857 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1483316968881 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_p0:p0|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1483316968881 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_p0:p0|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1483316968882 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_p0:p0|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1483316968882 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_p0:p0|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316968936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_p0_acv_ldc C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_ldc:address_gen\[0\].acv_ac_ldc " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_p0_acv_ldc\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_ldc:address_gen\[0\].acv_ac_ldc\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads.v" "address_gen\[0\].acv_ac_ldc" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316968992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_p0_generic_ddio C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_generic_ddio:uaddress_pad " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_p0_generic_ddio\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_generic_ddio:uaddress_pad\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316969146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_p0_generic_ddio C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_generic_ddio:ubank_pad " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_p0_generic_ddio\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_generic_ddio:ubank_pad\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316969203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_p0_generic_ddio C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_generic_ddio:ucmd_pad " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_p0_generic_ddio\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_generic_ddio:ucmd_pad\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316969231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_p0_generic_ddio C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_p0_generic_ddio\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_generic_ddio:ureset_n_pad\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316969273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316969495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483316969515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316969516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316969516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316969516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316969516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316969516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316969516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316969516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316969516 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483316969516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316969658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316969658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316969665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_p0_clock_pair_generator C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_p0_clock_pair_generator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316969694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_p0_altdqdqs C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_p0_altdqdqs\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316969743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads:uio_pads\|C5G_QSYS_mem_if_lpddr2_emif_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316969778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0 C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0 " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif.v" "s0" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316970240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0.v" "sequencer_rst" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316970339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0.v" "cpu_inst" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316970364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316970669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316970726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316970846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483316970878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316970878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316970878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316970878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316970878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316970878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316970878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316970878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316970878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316970878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316970878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316970878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316970878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316970878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316970878 ""}  } { { "C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483316970878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altsyncram_mri1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316971050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316971050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316971056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316971164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0.v" "sequencer_scc_mgr_inst" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316971220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316971547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "altdpram_component" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316971762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483316971796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316971797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316971797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316971797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316971797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316971797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316971797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316971797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316971797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316971797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316971797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316971797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316971797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316971797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316971797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316971797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316971797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316971797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316971797 ""}  } { { "C5G_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483316971797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/dpram_k3s1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316971951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316971951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 199 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316971955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316972174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316972174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/dpram_k3s1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/mux_7hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316972327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316972327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0.v" "sequencer_reg_file_inst" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_reg_file.sv" "altsyncram_component" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_reg_file.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483316972527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972527 ""}  } { { "C5G_QSYS/synthesis/submodules/sequencer_reg_file.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483316972527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altsyncram_c9v1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316972687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316972687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0.v" "trk_mm_bridge" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_simple_avalon_mm_bridge C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge " "Elaborating entity \"altera_mem_if_simple_avalon_mm_bridge\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0.v" "hphy_bridge" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_trk_mgr C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst " "Elaborating entity \"sequencer_trk_mgr\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0.v" "sequencer_trk_mgr_inst" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316972851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(373) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(373): truncated value with size 8 to match size of target (6)" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316972891 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(374) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(374): truncated value with size 8 to match size of target (6)" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316972891 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(375) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(375): truncated value with size 8 to match size of target (6)" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316972892 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(442) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(442): truncated value with size 32 to match size of target (20)" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316972895 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(456) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(456): truncated value with size 32 to match size of target (20)" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316972895 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(480) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(480): truncated value with size 32 to match size of target (20)" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316972896 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(524) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(524): truncated value with size 32 to match size of target (20)" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316972899 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(556) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(556): truncated value with size 32 to match size of target (20)" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316972900 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(587) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(587): truncated value with size 32 to match size of target (20)" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316972902 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(621) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(621): truncated value with size 32 to match size of target (20)" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316972904 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(651) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(651): truncated value with size 32 to match size of target (20)" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316972905 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(682) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(682): truncated value with size 32 to match size of target (20)" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316972906 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(696) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(696): truncated value with size 32 to match size of target (20)" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316972907 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(719) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(719): truncated value with size 32 to match size of target (20)" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316972908 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(747) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(747): truncated value with size 32 to match size of target (20)" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316972909 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(761) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(761): truncated value with size 32 to match size of target (20)" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316972910 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(775) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(775): truncated value with size 32 to match size of target (20)" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316972911 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(789) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(789): truncated value with size 32 to match size of target (20)" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316972911 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sequencer_trk_mgr.sv(799) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(799): truncated value with size 32 to match size of target (5)" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316972912 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(981) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(981): truncated value with size 32 to match size of target (20)" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316972912 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(859) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(859): truncated value with size 32 to match size of target (20)" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316972914 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(902) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(902): truncated value with size 32 to match size of target (20)" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316972915 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(916) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(916): truncated value with size 32 to match size of target (20)" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316972916 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(938) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(938): truncated value with size 32 to match size of target (20)" {  } { { "C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316972917 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0.v" "sequencer_mem" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316973415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316973528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483316973654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316973655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316973655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 3328 " "Parameter \"maximum_depth\" = \"3328\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316973655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3328 " "Parameter \"numwords_a\" = \"3328\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316973655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316973655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316973655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316973655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316973655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316973655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316973655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C5G_QSYS_mem_if_lpddr2_emif_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"C5G_QSYS_mem_if_lpddr2_emif_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316973655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316973655 ""}  } { { "C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483316973655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m8l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m8l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m8l1 " "Found entity 1: altsyncram_m8l1" {  } { { "db/altsyncram_m8l1.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altsyncram_m8l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316973841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316973841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m8l1 C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_m8l1:auto_generated " "Elaborating entity \"altsyncram_m8l1\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_m8l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316973847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0 C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0.v" "mm_interconnect_0" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316974282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316974830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316974875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_translator" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316974920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_translator" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316974965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "hphy_bridge_s0_translator" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316975019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316975070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trks_translator" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316975119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator_avalon_universal_master_0_agent" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316975173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316975223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_translator_avalon_universal_master_0_agent\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_translator_avalon_universal_master_0_agent" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 1087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316975266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_translator_avalon_universal_slave_0_agent\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_translator_avalon_universal_slave_0_agent" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316975310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316975363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316975415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router:addr_router\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "addr_router" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 1599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316975586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_default_decode C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router:addr_router\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router:addr_router\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316975649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001 C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "addr_router_001" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 1615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316975665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001_default_decode C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001:addr_router_001\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001:addr_router_001\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_001.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316975733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002 C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002:addr_router_002 " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002:addr_router_002\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "addr_router_002" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 1631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316975751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002_default_decode C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002:addr_router_002\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002_default_decode\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002:addr_router_002\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002_default_decode:the_default_decode\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002.sv" "the_default_decode" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_addr_router_002.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316975873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router:id_router " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router:id_router\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "id_router" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 1647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316975890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_default_decode C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router:id_router\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_default_decode\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router:id_router\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316975917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002 C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "id_router_002" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316975945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002_default_decode C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002:id_router_002\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002:id_router_002\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316975973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003 C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003:id_router_003 " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003:id_router_003\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "id_router_003" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 1695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316975993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003_default_decode C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003:id_router_003\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003_default_decode:the_default_decode " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003_default_decode\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003:id_router_003\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003_default_decode:the_default_decode\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003.sv" "the_default_decode" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316976021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "cmd_xbar_demux" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316976038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux_001 C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316976074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux_002 C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux_002\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "cmd_xbar_demux_002" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 1770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316976098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_mux C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "cmd_xbar_mux" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 1793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316976126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_mux.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316976170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316976191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_mux_003 C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003 " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_mux_003\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "cmd_xbar_mux_003" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316976242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "rsp_xbar_mux" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 1977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316976284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316976345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316976365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux_001 C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 1994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316976387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux_002 C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002 " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux_002\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" "rsp_xbar_mux_002" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v" 2017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316976413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux_002.sv" "arb" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_xbar_mux_002.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316976454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1 C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0.v" "mm_interconnect_1" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316976482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:trk_mm_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:trk_mm_bridge_m0_translator\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" "trk_mm_bridge_m0_translator" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316976720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" "sequencer_scc_mgr_inst_avl_translator" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316976777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" "sequencer_reg_file_inst_avl_translator" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316976858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:trk_mm_bridge_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:trk_mm_bridge_m0_translator_avalon_universal_master_0_agent\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" "trk_mm_bridge_m0_translator_avalon_universal_master_0_agent" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316976912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" "sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316976960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316977016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" "sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316977060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router:addr_router " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router:addr_router\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" "addr_router" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316977173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router_default_decode C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router:addr_router\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router_default_decode:the_default_decode " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router_default_decode\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router:addr_router\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router_default_decode:the_default_decode\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router.sv" "the_default_decode" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316977224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router:id_router " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router:id_router\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" "id_router" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316977243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router_default_decode C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router:id_router\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router_default_decode:the_default_decode " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router_default_decode\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router:id_router\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router_default_decode:the_default_decode\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router.sv" "the_default_decode" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316977269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:limiter\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" "limiter" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316977303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_cmd_xbar_demux C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_cmd_xbar_demux\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" "cmd_xbar_demux" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316977353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_cmd_xbar_mux C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_cmd_xbar_mux\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" "cmd_xbar_mux" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316977381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_rsp_xbar_demux C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_rsp_xbar_demux\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" "rsp_xbar_demux" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316977408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_rsp_xbar_mux C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_rsp_xbar_mux\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1:mm_interconnect_1\|C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" "rsp_xbar_mux" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_1.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316977438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mem_if_lpddr2_emif_s0_irq_mapper C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_irq_mapper:irq_mapper " "Elaborating entity \"C5G_QSYS_mem_if_lpddr2_emif_s0_irq_mapper\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|C5G_QSYS_mem_if_lpddr2_emif_s0_irq_mapper:irq_mapper\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0.v" "irq_mapper" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_s0.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316977494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif.v" "c0" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316977532 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (32)" {  } { { "C5G_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316977645 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "C5G_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316977646 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "C5G_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316977647 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "C5G_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316977647 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "C5G_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316977647 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "C5G_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316977648 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|altera_mem_if_oct_cyclonev:oct0 " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|altera_mem_if_oct_cyclonev:oct0\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif.v" "oct0" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif.v" 847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316978742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|altera_mem_if_dll_cyclonev:dll0 " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|altera_mem_if_dll_cyclonev:dll0\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif.v" "dll0" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif.v" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316978766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_key C5G_QSYS:u0\|C5G_QSYS_key:key " "Elaborating entity \"C5G_QSYS_key\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_key:key\"" {  } { { "C5G_QSYS/synthesis/C5G_QSYS.v" "key" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/C5G_QSYS.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316978789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge C5G_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"C5G_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\"" {  } { { "C5G_QSYS/synthesis/C5G_QSYS.v" "mm_clock_crossing_bridge_0" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/C5G_QSYS.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316978822 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_avalon_mm_clock_crossing_bridge.v(210) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(210): truncated value with size 32 to match size of target (6)" {  } { { "C5G_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316978834 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_avalon_mm_clock_crossing_bridge.v(213) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(213): truncated value with size 32 to match size of target (6)" {  } { { "C5G_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316978835 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo C5G_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"C5G_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "C5G_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316978892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle C5G_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"C5G_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "C5G_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316979020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo C5G_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"C5G_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "C5G_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316979125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_uart_usb C5G_QSYS:u0\|C5G_QSYS_uart_usb:uart_usb " "Elaborating entity \"C5G_QSYS_uart_usb\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_uart_usb:uart_usb\"" {  } { { "C5G_QSYS/synthesis/C5G_QSYS.v" "uart_usb" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/C5G_QSYS.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316979311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_uart_usb_tx C5G_QSYS:u0\|C5G_QSYS_uart_usb:uart_usb\|C5G_QSYS_uart_usb_tx:the_C5G_QSYS_uart_usb_tx " "Elaborating entity \"C5G_QSYS_uart_usb_tx\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_uart_usb:uart_usb\|C5G_QSYS_uart_usb_tx:the_C5G_QSYS_uart_usb_tx\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_uart_usb.v" "the_C5G_QSYS_uart_usb_tx" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_uart_usb.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316979332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_uart_usb_rx C5G_QSYS:u0\|C5G_QSYS_uart_usb:uart_usb\|C5G_QSYS_uart_usb_rx:the_C5G_QSYS_uart_usb_rx " "Elaborating entity \"C5G_QSYS_uart_usb_rx\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_uart_usb:uart_usb\|C5G_QSYS_uart_usb_rx:the_C5G_QSYS_uart_usb_rx\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_uart_usb.v" "the_C5G_QSYS_uart_usb_rx" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_uart_usb.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316979357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_uart_usb_rx_stimulus_source C5G_QSYS:u0\|C5G_QSYS_uart_usb:uart_usb\|C5G_QSYS_uart_usb_rx:the_C5G_QSYS_uart_usb_rx\|C5G_QSYS_uart_usb_rx_stimulus_source:the_C5G_QSYS_uart_usb_rx_stimulus_source " "Elaborating entity \"C5G_QSYS_uart_usb_rx_stimulus_source\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_uart_usb:uart_usb\|C5G_QSYS_uart_usb_rx:the_C5G_QSYS_uart_usb_rx\|C5G_QSYS_uart_usb_rx_stimulus_source:the_C5G_QSYS_uart_usb_rx_stimulus_source\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_uart_usb.v" "the_C5G_QSYS_uart_usb_rx_stimulus_source" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_uart_usb.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316979387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_uart_usb_regs C5G_QSYS:u0\|C5G_QSYS_uart_usb:uart_usb\|C5G_QSYS_uart_usb_regs:the_C5G_QSYS_uart_usb_regs " "Elaborating entity \"C5G_QSYS_uart_usb_regs\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_uart_usb:uart_usb\|C5G_QSYS_uart_usb_regs:the_C5G_QSYS_uart_usb_regs\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_uart_usb.v" "the_C5G_QSYS_uart_usb_regs" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_uart_usb.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316979409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_led_green C5G_QSYS:u0\|C5G_QSYS_led_green:led_green " "Elaborating entity \"C5G_QSYS_led_green\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_led_green:led_green\"" {  } { { "C5G_QSYS/synthesis/C5G_QSYS.v" "led_green" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/C5G_QSYS.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316979447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_led_red C5G_QSYS:u0\|C5G_QSYS_led_red:led_red " "Elaborating entity \"C5G_QSYS_led_red\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_led_red:led_red\"" {  } { { "C5G_QSYS/synthesis/C5G_QSYS.v" "led_red" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/C5G_QSYS.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316979471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master_if C5G_QSYS:u0\|spi_master_if:spi_master_0 " "Elaborating entity \"spi_master_if\" for hierarchy \"C5G_QSYS:u0\|spi_master_if:spi_master_0\"" {  } { { "C5G_QSYS/synthesis/C5G_QSYS.v" "spi_master_0" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/C5G_QSYS.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316979495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master_core C5G_QSYS:u0\|spi_master_if:spi_master_0\|spi_master_core:inst_spi " "Elaborating entity \"spi_master_core\" for hierarchy \"C5G_QSYS:u0\|spi_master_if:spi_master_0\|spi_master_core:inst_spi\"" {  } { { "C5G_QSYS/synthesis/submodules/spi_master_if.vhd" "inst_spi" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/spi_master_if.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316979521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_sram C5G_QSYS:u0\|C5G_QSYS_sram:sram " "Elaborating entity \"C5G_QSYS_sram\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_sram:sram\"" {  } { { "C5G_QSYS/synthesis/C5G_QSYS.v" "sram" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/C5G_QSYS.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316979613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_translator C5G_QSYS:u0\|C5G_QSYS_sram:sram\|altera_tristate_controller_translator:tdt " "Elaborating entity \"altera_tristate_controller_translator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_sram:sram\|altera_tristate_controller_translator:tdt\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_sram.v" "tdt" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_sram.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316979665 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_tristate_controller_translator.sv(127) " "Verilog HDL assignment warning at altera_tristate_controller_translator.sv(127): truncated value with size 32 to match size of target (2)" {  } { { "C5G_QSYS/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_tristate_controller_translator.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316979670 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_sram:sram|altera_tristate_controller_translator:tdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator C5G_QSYS:u0\|C5G_QSYS_sram:sram\|altera_merlin_slave_translator:slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_sram:sram\|altera_merlin_slave_translator:slave_translator\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_sram.v" "slave_translator" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_sram.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316979696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_aggregator C5G_QSYS:u0\|C5G_QSYS_sram:sram\|altera_tristate_controller_aggregator:tda " "Elaborating entity \"altera_tristate_controller_aggregator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_sram:sram\|altera_tristate_controller_aggregator:tda\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_sram.v" "tda" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_sram.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316979780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_tristate_conduit_pin_sharer_0 C5G_QSYS:u0\|C5G_QSYS_tristate_conduit_pin_sharer_0:tristate_conduit_pin_sharer_0 " "Elaborating entity \"C5G_QSYS_tristate_conduit_pin_sharer_0\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_tristate_conduit_pin_sharer_0:tristate_conduit_pin_sharer_0\"" {  } { { "C5G_QSYS/synthesis/C5G_QSYS.v" "tristate_conduit_pin_sharer_0" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/C5G_QSYS.v" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316979807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_tristate_conduit_pin_sharer_0_pin_sharer C5G_QSYS:u0\|C5G_QSYS_tristate_conduit_pin_sharer_0:tristate_conduit_pin_sharer_0\|C5G_QSYS_tristate_conduit_pin_sharer_0_pin_sharer:pin_sharer " "Elaborating entity \"C5G_QSYS_tristate_conduit_pin_sharer_0_pin_sharer\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_tristate_conduit_pin_sharer_0:tristate_conduit_pin_sharer_0\|C5G_QSYS_tristate_conduit_pin_sharer_0_pin_sharer:pin_sharer\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_tristate_conduit_pin_sharer_0.v" "pin_sharer" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_tristate_conduit_pin_sharer_0.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316979838 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 C5G_QSYS_tristate_conduit_pin_sharer_0_pin_sharer.sv(82) " "Verilog HDL assignment warning at C5G_QSYS_tristate_conduit_pin_sharer_0_pin_sharer.sv(82): truncated value with size 32 to match size of target (1)" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_tristate_conduit_pin_sharer_0_pin_sharer.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_tristate_conduit_pin_sharer_0_pin_sharer.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483316979840 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_tristate_conduit_pin_sharer_0:tristate_conduit_pin_sharer_0|C5G_QSYS_tristate_conduit_pin_sharer_0_pin_sharer:pin_sharer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_tristate_conduit_pin_sharer_0_arbiter C5G_QSYS:u0\|C5G_QSYS_tristate_conduit_pin_sharer_0:tristate_conduit_pin_sharer_0\|C5G_QSYS_tristate_conduit_pin_sharer_0_arbiter:arbiter " "Elaborating entity \"C5G_QSYS_tristate_conduit_pin_sharer_0_arbiter\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_tristate_conduit_pin_sharer_0:tristate_conduit_pin_sharer_0\|C5G_QSYS_tristate_conduit_pin_sharer_0_arbiter:arbiter\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_tristate_conduit_pin_sharer_0.v" "arbiter" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_tristate_conduit_pin_sharer_0.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316979865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arbitrator_core C5G_QSYS:u0\|C5G_QSYS_tristate_conduit_pin_sharer_0:tristate_conduit_pin_sharer_0\|C5G_QSYS_tristate_conduit_pin_sharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb " "Elaborating entity \"altera_merlin_std_arbitrator_core\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_tristate_conduit_pin_sharer_0:tristate_conduit_pin_sharer_0\|C5G_QSYS_tristate_conduit_pin_sharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_tristate_conduit_pin_sharer_0_arbiter.sv" "arb" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_tristate_conduit_pin_sharer_0_arbiter.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316979881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arb_adder C5G_QSYS:u0\|C5G_QSYS_tristate_conduit_pin_sharer_0:tristate_conduit_pin_sharer_0\|C5G_QSYS_tristate_conduit_pin_sharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder " "Elaborating entity \"altera_merlin_std_arb_adder\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_tristate_conduit_pin_sharer_0:tristate_conduit_pin_sharer_0\|C5G_QSYS_tristate_conduit_pin_sharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder\"" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "adder" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316979900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_tristate_conduit_bridge_0 C5G_QSYS:u0\|C5G_QSYS_tristate_conduit_bridge_0:tristate_conduit_bridge_0 " "Elaborating entity \"C5G_QSYS_tristate_conduit_bridge_0\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_tristate_conduit_bridge_0:tristate_conduit_bridge_0\"" {  } { { "C5G_QSYS/synthesis/C5G_QSYS.v" "tristate_conduit_bridge_0" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/C5G_QSYS.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316979922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_epcs C5G_QSYS:u0\|C5G_QSYS_epcs:epcs " "Elaborating entity \"C5G_QSYS_epcs\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_epcs:epcs\"" {  } { { "C5G_QSYS/synthesis/C5G_QSYS.v" "epcs" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/C5G_QSYS.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316979960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_epcs_sub C5G_QSYS:u0\|C5G_QSYS_epcs:epcs\|C5G_QSYS_epcs_sub:the_C5G_QSYS_epcs_sub " "Elaborating entity \"C5G_QSYS_epcs_sub\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_epcs:epcs\|C5G_QSYS_epcs_sub:the_C5G_QSYS_epcs_sub\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_epcs.v" "the_C5G_QSYS_epcs_sub" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_epcs.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316979983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tornado_C5G_QSYS_epcs_atom C5G_QSYS:u0\|C5G_QSYS_epcs:epcs\|tornado_C5G_QSYS_epcs_atom:the_tornado_C5G_QSYS_epcs_atom " "Elaborating entity \"tornado_C5G_QSYS_epcs_atom\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_epcs:epcs\|tornado_C5G_QSYS_epcs_atom:the_tornado_C5G_QSYS_epcs_atom\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_epcs.v" "the_tornado_C5G_QSYS_epcs_atom" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_epcs.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316980040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram C5G_QSYS:u0\|C5G_QSYS_epcs:epcs\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_epcs:epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_epcs.v" "the_boot_copier_rom" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_epcs.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316980143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "C5G_QSYS:u0\|C5G_QSYS_epcs:epcs\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|C5G_QSYS_epcs:epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_epcs.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_epcs.v" 601 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483316980174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C5G_QSYS:u0\|C5G_QSYS_epcs:epcs\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"C5G_QSYS:u0\|C5G_QSYS_epcs:epcs\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316980175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C5G_QSYS_epcs_boot_rom.hex " "Parameter \"init_file\" = \"C5G_QSYS_epcs_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316980175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316980175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316980175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316980175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316980175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316980175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316980175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316980175 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_epcs.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_epcs.v" 601 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483316980175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jka1 " "Found entity 1: altsyncram_jka1" {  } { { "db/altsyncram_jka1.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altsyncram_jka1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483316980345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483316980345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jka1 C5G_QSYS:u0\|C5G_QSYS_epcs:epcs\|altsyncram:the_boot_copier_rom\|altsyncram_jka1:auto_generated " "Elaborating entity \"altsyncram_jka1\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_epcs:epcs\|altsyncram:the_boot_copier_rom\|altsyncram_jka1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316980351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_switches C5G_QSYS:u0\|C5G_QSYS_switches:switches " "Elaborating entity \"C5G_QSYS_switches\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_switches:switches\"" {  } { { "C5G_QSYS/synthesis/C5G_QSYS.v" "switches" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/C5G_QSYS.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316980545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mm_interconnect_0 C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"C5G_QSYS_mm_interconnect_0\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "C5G_QSYS/synthesis/C5G_QSYS.v" "mm_interconnect_0" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/C5G_QSYS.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316980569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "nios2_qsys_instruction_master_translator" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316982203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "nios2_qsys_data_master_translator" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316982243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "nios2_qsys_jtag_debug_module_translator" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316982291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 1273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316982340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_uas_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_uas_translator\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "sram_uas_translator" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 1339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316982385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_epcs_control_port_translator\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "epcs_epcs_control_port_translator" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316982432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_translator" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 1471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316982483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 1537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316982532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "timer_s1_translator" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 1603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316982585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 1669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316982633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "key_s1_translator" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 1735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316982685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_usb_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_usb_s1_translator\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "uart_usb_s1_translator" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 1801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316982764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_master_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_master_0_s1_translator\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "spi_master_0_s1_translator" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 1999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316982834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 2147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316982897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "nios2_qsys_data_master_translator_avalon_universal_master_0_agent" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 2229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316982942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 2312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316982984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316983042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316983097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_uas_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_uas_translator_avalon_universal_slave_0_agent\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "sram_uas_translator_avalon_universal_slave_0_agent" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 2560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316983226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_uas_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_uas_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316983277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_uas_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_uas_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "sram_uas_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 2601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316983333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_uas_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_uas_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "sram_uas_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 2642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316983482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 2849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316983560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 2890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316983626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mm_interconnect_0_addr_router C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"C5G_QSYS_mm_interconnect_0_addr_router\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_addr_router:addr_router\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "addr_router" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 4022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316986558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mm_interconnect_0_addr_router_default_decode C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_addr_router:addr_router\|C5G_QSYS_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"C5G_QSYS_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_addr_router:addr_router\|C5G_QSYS_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_addr_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316986651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mm_interconnect_0_addr_router_001 C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"C5G_QSYS_mm_interconnect_0_addr_router_001\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "addr_router_001" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 4038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316986671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mm_interconnect_0_addr_router_001_default_decode C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_addr_router_001:addr_router_001\|C5G_QSYS_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"C5G_QSYS_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_addr_router_001:addr_router_001\|C5G_QSYS_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_addr_router_001.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316986818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mm_interconnect_0_id_router C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_id_router:id_router " "Elaborating entity \"C5G_QSYS_mm_interconnect_0_id_router\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_id_router:id_router\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "id_router" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 4054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316986837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mm_interconnect_0_id_router_default_decode C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_id_router:id_router\|C5G_QSYS_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"C5G_QSYS_mm_interconnect_0_id_router_default_decode\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_id_router:id_router\|C5G_QSYS_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316986867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mm_interconnect_0_id_router_002 C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"C5G_QSYS_mm_interconnect_0_id_router_002\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "id_router_002" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 4086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316986895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mm_interconnect_0_id_router_002_default_decode C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_id_router_002:id_router_002\|C5G_QSYS_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"C5G_QSYS_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_id_router_002:id_router_002\|C5G_QSYS_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316986924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mm_interconnect_0_id_router_005 C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_id_router_005:id_router_005 " "Elaborating entity \"C5G_QSYS_mm_interconnect_0_id_router_005\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_id_router_005:id_router_005\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "id_router_005" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 4134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316986961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mm_interconnect_0_id_router_005_default_decode C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_id_router_005:id_router_005\|C5G_QSYS_mm_interconnect_0_id_router_005_default_decode:the_default_decode " "Elaborating entity \"C5G_QSYS_mm_interconnect_0_id_router_005_default_decode\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_id_router_005:id_router_005\|C5G_QSYS_mm_interconnect_0_id_router_005_default_decode:the_default_decode\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router_005.sv" "the_default_decode" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316986989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "limiter" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 4310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316987083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "burst_adapter" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 4406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316987155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316987189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mm_interconnect_0_cmd_xbar_demux C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"C5G_QSYS_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "cmd_xbar_demux" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 4447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316987214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mm_interconnect_0_cmd_xbar_demux_001 C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"C5G_QSYS_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 4542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316987261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mm_interconnect_0_cmd_xbar_mux C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"C5G_QSYS_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "cmd_xbar_mux" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 4565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316987350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316987404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mm_interconnect_0_cmd_xbar_mux_005 C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_cmd_xbar_mux_005:cmd_xbar_mux_005 " "Elaborating entity \"C5G_QSYS_mm_interconnect_0_cmd_xbar_mux_005\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_cmd_xbar_mux_005:cmd_xbar_mux_005\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "cmd_xbar_mux_005" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 4674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316987481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mm_interconnect_0_rsp_xbar_demux C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"C5G_QSYS_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "rsp_xbar_demux" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 4833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316987557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mm_interconnect_0_rsp_xbar_demux_005 C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_rsp_xbar_demux_005:rsp_xbar_demux_005 " "Elaborating entity \"C5G_QSYS_mm_interconnect_0_rsp_xbar_demux_005\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_rsp_xbar_demux_005:rsp_xbar_demux_005\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "rsp_xbar_demux_005" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 4942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316987616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mm_interconnect_0_rsp_xbar_mux C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"C5G_QSYS_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "rsp_xbar_mux" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 5119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316987691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_rsp_xbar_mux.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316987806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316987825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_mm_interconnect_0_rsp_xbar_mux_001 C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"C5G_QSYS_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 5214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316987846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0_rsp_xbar_mux_001.sv" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316988079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|C5G_QSYS_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316988100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "width_adapter" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 5278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316988120 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(728) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object \"aligned_addr\" assigned a value but never read" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1483316988150 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(729) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "C5G_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1483316988150 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" "width_adapter_001" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v" 5342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316988284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5G_QSYS_irq_mapper C5G_QSYS:u0\|C5G_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"C5G_QSYS_irq_mapper\" for hierarchy \"C5G_QSYS:u0\|C5G_QSYS_irq_mapper:irq_mapper\"" {  } { { "C5G_QSYS/synthesis/C5G_QSYS.v" "irq_mapper" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/C5G_QSYS.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316988394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller C5G_QSYS:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"C5G_QSYS:u0\|altera_reset_controller:rst_controller\"" {  } { { "C5G_QSYS/synthesis/C5G_QSYS.v" "rst_controller" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/C5G_QSYS.v" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316988414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer C5G_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"C5G_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "C5G_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316988441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer C5G_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"C5G_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "C5G_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316988458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller C5G_QSYS:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"C5G_QSYS:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "C5G_QSYS/synthesis/C5G_QSYS.v" "rst_controller_001" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/C5G_QSYS.v" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316988478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller C5G_QSYS:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"C5G_QSYS:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "C5G_QSYS/synthesis/C5G_QSYS.v" "rst_controller_002" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/C5G_QSYS.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483316988512 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_C5G_QSYS_nios2_qsys_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_C5G_QSYS_nios2_qsys_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" "the_C5G_QSYS_nios2_qsys_nios2_oci_itrace" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v" 3554 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1483316999372 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_nios2_qsys:nios2_qsys|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci|C5G_QSYS_nios2_qsys_nios2_oci_itrace:the_C5G_QSYS_nios2_qsys_nios2_oci_itrace"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|afi_phy_clk " "Synthesized away node \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|afi_phy_clk\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" 202 -1 0 } } { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif.v" 141 0 0 } } { "C5G_QSYS/synthesis/C5G_QSYS.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/C5G_QSYS.v" 329 0 0 } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 259 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483317004014 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0|pll1_phy"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll_mem_clk " "Synthesized away node \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll_mem_clk\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" 235 -1 0 } } { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif.v" 141 0 0 } } { "C5G_QSYS/synthesis/C5G_QSYS.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/C5G_QSYS.v" 329 0 0 } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 259 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483317004014 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0|pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll_addr_cmd_clk " "Synthesized away node \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll_addr_cmd_clk\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" 331 -1 0 } } { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif.v" 141 0 0 } } { "C5G_QSYS/synthesis/C5G_QSYS.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/C5G_QSYS.v" 329 0 0 } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 259 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483317004014 "|C5G_LPDDR2_Nios_Test|C5G_QSYS:u0|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0|pll4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1483317004014 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1483317004014 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "C5G_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"C5G_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "C5G_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"C5G_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 66 " "Parameter WIDTH_A set to 66" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 66 " "Parameter WIDTH_B set to 66" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1483317025646 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1483317025646 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1483317025646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "C5G_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483317025875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C5G_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"C5G_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317025875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317025875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317025875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317025875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317025875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317025875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317025875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317025875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317025875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317025875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317025875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317025875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317025875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317025875 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483317025875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_46j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_46j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_46j1 " "Found entity 1: altsyncram_46j1" {  } { { "db/altsyncram_46j1.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altsyncram_46j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483317026050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483317026050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "C5G_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"C5G_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483317026344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C5G_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"C5G_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317026345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 66 " "Parameter \"WIDTH_A\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317026345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317026345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317026345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 66 " "Parameter \"WIDTH_B\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317026345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317026345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317026345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317026345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317026345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317026345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317026345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317026345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317026345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483317026345 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483317026345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i6j1 " "Found entity 1: altsyncram_i6j1" {  } { { "db/altsyncram_i6j1.tdf" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/db/altsyncram_i6j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483317026528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483317026528 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1483317028983 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_uart_usb.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_uart_usb.v" 685 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1483317041767 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1483317041767 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SD_CMD " "Inserted always-enabled tri-state buffer between \"SD_CMD\" and its non-tri-state driver." {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 148 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 2 1483317043089 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SD_DAT\[3\] " "Inserted always-enabled tri-state buffer between \"SD_DAT\[3\]\" and its non-tri-state driver." {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 149 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 2 1483317043089 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 2 1483317043089 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "Bidir \"SD_DAT\[0\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043090 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 2 1483317043090 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 50 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 51 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[0\] " "Bidir \"HSMC_D\[0\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 116 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[1\] " "Bidir \"HSMC_D\[1\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 116 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[2\] " "Bidir \"HSMC_D\[2\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 116 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[3\] " "Bidir \"HSMC_D\[3\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 116 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[0\] " "Bidir \"HSMC_RX_n\[0\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[1\] " "Bidir \"HSMC_RX_n\[1\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[2\] " "Bidir \"HSMC_RX_n\[2\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[3\] " "Bidir \"HSMC_RX_n\[3\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[4\] " "Bidir \"HSMC_RX_n\[4\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[5\] " "Bidir \"HSMC_RX_n\[5\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[6\] " "Bidir \"HSMC_RX_n\[6\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[7\] " "Bidir \"HSMC_RX_n\[7\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[8\] " "Bidir \"HSMC_RX_n\[8\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[9\] " "Bidir \"HSMC_RX_n\[9\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[10\] " "Bidir \"HSMC_RX_n\[10\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[11\] " "Bidir \"HSMC_RX_n\[11\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[12\] " "Bidir \"HSMC_RX_n\[12\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[13\] " "Bidir \"HSMC_RX_n\[13\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[14\] " "Bidir \"HSMC_RX_n\[14\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[15\] " "Bidir \"HSMC_RX_n\[15\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[16\] " "Bidir \"HSMC_RX_n\[16\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[0\] " "Bidir \"HSMC_RX_p\[0\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[1\] " "Bidir \"HSMC_RX_p\[1\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[2\] " "Bidir \"HSMC_RX_p\[2\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[3\] " "Bidir \"HSMC_RX_p\[3\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[4\] " "Bidir \"HSMC_RX_p\[4\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[5\] " "Bidir \"HSMC_RX_p\[5\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[6\] " "Bidir \"HSMC_RX_p\[6\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[7\] " "Bidir \"HSMC_RX_p\[7\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[8\] " "Bidir \"HSMC_RX_p\[8\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[9\] " "Bidir \"HSMC_RX_p\[9\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[10\] " "Bidir \"HSMC_RX_p\[10\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[11\] " "Bidir \"HSMC_RX_p\[11\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[12\] " "Bidir \"HSMC_RX_p\[12\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[13\] " "Bidir \"HSMC_RX_p\[13\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[14\] " "Bidir \"HSMC_RX_p\[14\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[15\] " "Bidir \"HSMC_RX_p\[15\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[16\] " "Bidir \"HSMC_RX_p\[16\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[0\] " "Bidir \"HSMC_TX_n\[0\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[1\] " "Bidir \"HSMC_TX_n\[1\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[2\] " "Bidir \"HSMC_TX_n\[2\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[3\] " "Bidir \"HSMC_TX_n\[3\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[4\] " "Bidir \"HSMC_TX_n\[4\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[5\] " "Bidir \"HSMC_TX_n\[5\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[6\] " "Bidir \"HSMC_TX_n\[6\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[7\] " "Bidir \"HSMC_TX_n\[7\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[8\] " "Bidir \"HSMC_TX_n\[8\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[9\] " "Bidir \"HSMC_TX_n\[9\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[10\] " "Bidir \"HSMC_TX_n\[10\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[11\] " "Bidir \"HSMC_TX_n\[11\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[12\] " "Bidir \"HSMC_TX_n\[12\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[13\] " "Bidir \"HSMC_TX_n\[13\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[14\] " "Bidir \"HSMC_TX_n\[14\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[15\] " "Bidir \"HSMC_TX_n\[15\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[16\] " "Bidir \"HSMC_TX_n\[16\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[0\] " "Bidir \"HSMC_TX_p\[0\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[1\] " "Bidir \"HSMC_TX_p\[1\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[2\] " "Bidir \"HSMC_TX_p\[2\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[3\] " "Bidir \"HSMC_TX_p\[3\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[4\] " "Bidir \"HSMC_TX_p\[4\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[5\] " "Bidir \"HSMC_TX_p\[5\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[6\] " "Bidir \"HSMC_TX_p\[6\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[7\] " "Bidir \"HSMC_TX_p\[7\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[8\] " "Bidir \"HSMC_TX_p\[8\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[9\] " "Bidir \"HSMC_TX_p\[9\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[10\] " "Bidir \"HSMC_TX_p\[10\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[11\] " "Bidir \"HSMC_TX_p\[11\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[12\] " "Bidir \"HSMC_TX_p\[12\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[13\] " "Bidir \"HSMC_TX_p\[13\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[14\] " "Bidir \"HSMC_TX_p\[14\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[15\] " "Bidir \"HSMC_TX_p\[15\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[16\] " "Bidir \"HSMC_TX_p\[16\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDA " "Bidir \"I2C_SDA\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 129 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "Bidir \"SD_DAT\[1\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "Bidir \"SD_DAT\[2\]\" has no driver" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1483317043177 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 2 1483317043177 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SD_CMD~synth " "Node \"SD_CMD~synth\"" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 148 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483317045667 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SD_DAT\[3\]~synth " "Node \"SD_DAT\[3\]~synth\"" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483317045667 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1483317045667 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCK GND " "Pin \"ADC_SCK\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|ADC_SCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SDI GND " "Pin \"ADC_SDI\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|ADC_SDI"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR2LP_CKE\[1\] GND " "Pin \"DDR2LP_CKE\[1\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|DDR2LP_CKE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR2LP_CS_n\[1\] GND " "Pin \"DDR2LP_CS_n\[1\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|DDR2LP_CS_n[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_CLK GND " "Pin \"HDMI_TX_CLK\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[0\] GND " "Pin \"HDMI_TX_D\[0\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[1\] GND " "Pin \"HDMI_TX_D\[1\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[2\] GND " "Pin \"HDMI_TX_D\[2\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[3\] GND " "Pin \"HDMI_TX_D\[3\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[4\] GND " "Pin \"HDMI_TX_D\[4\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[5\] GND " "Pin \"HDMI_TX_D\[5\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[6\] GND " "Pin \"HDMI_TX_D\[6\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[7\] GND " "Pin \"HDMI_TX_D\[7\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[8\] GND " "Pin \"HDMI_TX_D\[8\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[9\] GND " "Pin \"HDMI_TX_D\[9\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[10\] GND " "Pin \"HDMI_TX_D\[10\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[11\] GND " "Pin \"HDMI_TX_D\[11\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[12\] GND " "Pin \"HDMI_TX_D\[12\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[13\] GND " "Pin \"HDMI_TX_D\[13\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[14\] GND " "Pin \"HDMI_TX_D\[14\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[15\] GND " "Pin \"HDMI_TX_D\[15\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[16\] GND " "Pin \"HDMI_TX_D\[16\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_D[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[17\] GND " "Pin \"HDMI_TX_D\[17\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_D[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[18\] GND " "Pin \"HDMI_TX_D\[18\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_D[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[19\] GND " "Pin \"HDMI_TX_D\[19\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_D[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[20\] GND " "Pin \"HDMI_TX_D\[20\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_D[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[21\] GND " "Pin \"HDMI_TX_D\[21\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_D[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[22\] GND " "Pin \"HDMI_TX_D\[22\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_D[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[23\] GND " "Pin \"HDMI_TX_D\[23\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_D[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_DE GND " "Pin \"HDMI_TX_DE\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_DE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_HS GND " "Pin \"HDMI_TX_HS\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_VS GND " "Pin \"HDMI_TX_VS\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HDMI_TX_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT0 GND " "Pin \"HSMC_CLKOUT0\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HSMC_CLKOUT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_n\[1\] GND " "Pin \"HSMC_CLKOUT_n\[1\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HSMC_CLKOUT_n[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_n\[2\] GND " "Pin \"HSMC_CLKOUT_n\[2\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HSMC_CLKOUT_n[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_p\[1\] GND " "Pin \"HSMC_CLKOUT_p\[1\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HSMC_CLKOUT_p[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_p\[2\] GND " "Pin \"HSMC_CLKOUT_p\[2\]\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|HSMC_CLKOUT_p[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCL GND " "Pin \"I2C_SCL\" is stuck at GND" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317045671 "|C5G_LPDDR2_Nios_Test|I2C_SCL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1483317045671 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483317054686 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "533 " "533 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1483317069267 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset:ureset\|phy_reset_n " "Logic cell \"C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset:ureset\|phy_reset_n\"" {  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_reset.v" "phy_reset_n" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_reset.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483317069572 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1483317069572 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll1 " "RST port on the PLL is not properly connected on instance C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1483317071754 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" 180 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1483317071754 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll5 " "RST port on the PLL is not properly connected on instance C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll5. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1483317071763 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" 363 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1483317071763 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll6 " "RST port on the PLL is not properly connected on instance C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll6. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1483317071772 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" 384 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1483317071772 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll7 " "RST port on the PLL is not properly connected on instance C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll7. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1483317071780 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" 426 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1483317071780 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll2_phy " "RST port on the PLL is not properly connected on instance C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll2_phy. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1483317072234 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" 267 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1483317072234 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll3 " "RST port on the PLL is not properly connected on instance C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll3. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1483317072241 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" 299 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1483317072241 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll6_phy " "RST port on the PLL is not properly connected on instance C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll6_phy. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1483317072249 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" 405 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1483317072249 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1483317074510 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Quartus II" 0 -1 1483317099194 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 27 clocks " "Found 27 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B3B " "  20.000 CLOCK_50_B3B" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B5B " "  20.000 CLOCK_50_B5B" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B6A " "  20.000 CLOCK_50_B6A" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B7A " "  20.000 CLOCK_50_B7A" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B8A " "  20.000 CLOCK_50_B8A" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000  CLOCK_125_p " "   8.000  CLOCK_125_p" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.031  DDR2LP_CK_n " "   3.031  DDR2LP_CK_n" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.031  DDR2LP_CK_p " "   3.031  DDR2LP_CK_p" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.031 DDR2LP_DQS_n\[0\]_OUT " "   3.031 DDR2LP_DQS_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.031 DDR2LP_DQS_n\[1\]_OUT " "   3.031 DDR2LP_DQS_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.031 DDR2LP_DQS_n\[2\]_OUT " "   3.031 DDR2LP_DQS_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.031 DDR2LP_DQS_n\[3\]_OUT " "   3.031 DDR2LP_DQS_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[0\]_IN " "   3.030 DDR2LP_DQS_p\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.031 DDR2LP_DQS_p\[0\]_OUT " "   3.031 DDR2LP_DQS_p\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[1\]_IN " "   3.030 DDR2LP_DQS_p\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.031 DDR2LP_DQS_p\[1\]_OUT " "   3.031 DDR2LP_DQS_p\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[2\]_IN " "   3.030 DDR2LP_DQS_p\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.031 DDR2LP_DQS_p\[2\]_OUT " "   3.031 DDR2LP_DQS_p\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[3\]_IN " "   3.030 DDR2LP_DQS_p\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.031 DDR2LP_DQS_p\[3\]_OUT " "   3.031 DDR2LP_DQS_p\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.031 u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " "   3.031 u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.031 u0\|mem_if_lpddr2_emif\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk " "   3.031 u0\|mem_if_lpddr2_emif\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.031 u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " "   3.031 u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.068 u0\|mem_if_lpddr2_emif\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk " "   6.068 u0\|mem_if_lpddr2_emif\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.140 u0\|mem_if_lpddr2_emif\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER\|divclk " "  15.140 u0\|mem_if_lpddr2_emif\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.140 u0\|mem_if_lpddr2_emif\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " "  15.140 u0\|mem_if_lpddr2_emif\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  45.453 u0\|mem_if_lpddr2_emif\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " "  45.453 u0\|mem_if_lpddr2_emif\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""}  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317099195 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "u0\|mem_if_lpddr2_emif\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk u0\|mem_if_lpddr2_emif\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: u0\|mem_if_lpddr2_emif\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk and destination clock: u0\|mem_if_lpddr2_emif\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1483317099605 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "u0\|mem_if_lpddr2_emif\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk u0\|mem_if_lpddr2_emif\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: u0\|mem_if_lpddr2_emif\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk and destination clock: u0\|mem_if_lpddr2_emif\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1483317099616 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "u0\|mem_if_lpddr2_emif\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk u0\|mem_if_lpddr2_emif\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: u0\|mem_if_lpddr2_emif\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk and destination clock: u0\|mem_if_lpddr2_emif\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1483317099630 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "u0\|mem_if_lpddr2_emif\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER\|divclk u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: u0\|mem_if_lpddr2_emif\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER\|divclk and destination clock: u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1483317099701 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1483317101905 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 154 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 154 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1483317160586 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1483317160613 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 700 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 700 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1483317176332 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1483317176336 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1483317234120 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1483317234156 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1483317251469 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:02:57 " "Physical synthesis optimizations for speed complete: elapsed time is 00:02:57" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1483317251561 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483317253345 "|C5G_LPDDR2_Nios_Test|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1483317253345 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483317254144 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1483317255380 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1483317258754 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1483317259079 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1483317259083 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1483317259928 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1483317259929 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1483317260261 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1483317260266 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1483317261086 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:06 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:06" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1483317261088 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.map.smsg " "Generated suppressed messages file D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1483317263724 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "888 241 7 0 4 " "Adding 888 node(s), including 241 DDIO, 7 PLL, 0 transceiver and 4 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1483317273109 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483317273109 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "2 " "Optimize away 2 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "C5G_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|out_payload\[37\] " "Node: \"C5G_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|out_payload\[37\]\"" {  } { { "C5G_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483317275862 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Quartus II" 0 -1 1483317275862 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll1 " "RST port on the PLL is not properly connected on instance C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1483317275930 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" 180 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1483317275930 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll5 " "RST port on the PLL is not properly connected on instance C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll5. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1483317275963 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" 363 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1483317275963 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll6 " "RST port on the PLL is not properly connected on instance C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll6. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1483317275996 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" 384 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1483317275996 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll7 " "RST port on the PLL is not properly connected on instance C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll7. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1483317276026 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" 426 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1483317276026 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll2_phy " "RST port on the PLL is not properly connected on instance C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll2_phy. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1483317276352 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" 267 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1483317276352 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll3 " "RST port on the PLL is not properly connected on instance C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll3. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1483317276393 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" 299 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1483317276393 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll6_phy " "RST port on the PLL is not properly connected on instance C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll6_phy. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1483317276414 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" 405 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1483317276414 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDO " "No output dependent on input pin \"ADC_SDO\"" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483317282560 "|C5G_LPDDR2_Nios_Test|ADC_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483317282560 "|C5G_LPDDR2_Nios_Test|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B3B " "No output dependent on input pin \"CLOCK_50_B3B\"" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483317282560 "|C5G_LPDDR2_Nios_Test|CLOCK_50_B3B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B5B " "No output dependent on input pin \"CLOCK_50_B5B\"" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483317282560 "|C5G_LPDDR2_Nios_Test|CLOCK_50_B5B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B6A " "No output dependent on input pin \"CLOCK_50_B6A\"" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483317282560 "|C5G_LPDDR2_Nios_Test|CLOCK_50_B6A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B7A " "No output dependent on input pin \"CLOCK_50_B7A\"" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483317282560 "|C5G_LPDDR2_Nios_Test|CLOCK_50_B7A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B8A " "No output dependent on input pin \"CLOCK_50_B8A\"" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483317282560 "|C5G_LPDDR2_Nios_Test|CLOCK_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_RESET_n " "No output dependent on input pin \"CPU_RESET_n\"" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483317282560 "|C5G_LPDDR2_Nios_Test|CPU_RESET_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HDMI_TX_INT " "No output dependent on input pin \"HDMI_TX_INT\"" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483317282560 "|C5G_LPDDR2_Nios_Test|HDMI_TX_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN0 " "No output dependent on input pin \"HSMC_CLKIN0\"" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483317282560 "|C5G_LPDDR2_Nios_Test|HSMC_CLKIN0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_n\[1\] " "No output dependent on input pin \"HSMC_CLKIN_n\[1\]\"" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483317282560 "|C5G_LPDDR2_Nios_Test|HSMC_CLKIN_n[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_n\[2\] " "No output dependent on input pin \"HSMC_CLKIN_n\[2\]\"" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483317282560 "|C5G_LPDDR2_Nios_Test|HSMC_CLKIN_n[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_p\[1\] " "No output dependent on input pin \"HSMC_CLKIN_p\[1\]\"" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483317282560 "|C5G_LPDDR2_Nios_Test|HSMC_CLKIN_p[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_p\[2\] " "No output dependent on input pin \"HSMC_CLKIN_p\[2\]\"" {  } { { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483317282560 "|C5G_LPDDR2_Nios_Test|HSMC_CLKIN_p[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1483317282560 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11785 " "Implemented 11785 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1483317282805 ""} { "Info" "ICUT_CUT_TM_OPINS" "131 " "Implemented 131 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1483317282805 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "137 " "Implemented 137 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1483317282805 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10216 " "Implemented 10216 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1483317282805 ""} { "Info" "ICUT_CUT_TM_RAMS" "683 " "Implemented 683 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1483317282805 ""} { "Info" "ICUT_CUT_TM_PLLS" "7 " "Implemented 7 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1483317282805 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1483317282805 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1483317282805 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1483317282805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 262 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 262 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1170 " "Peak virtual memory: 1170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483317283871 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 01 19:34:43 2017 " "Processing ended: Sun Jan 01 19:34:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483317283871 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:40 " "Elapsed time: 00:05:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483317283871 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:54 " "Total CPU time (on all processors): 00:05:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483317283871 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483317283871 ""}
