\doxysection{\+\_\+\+\_\+\+UART\+\_\+\+Handle\+Type\+Def Struct Reference}
\hypertarget{struct____UART__HandleTypeDef}{}\label{struct____UART__HandleTypeDef}\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}


UART handle Structure definition.  




{\ttfamily \#include $<$stm32wlxx\+\_\+hal\+\_\+uart.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct____UART__HandleTypeDef_a2b30b6d22df80fbebd8ceefc6f162310}{Instance}}
\item 
\mbox{\hyperlink{structUART__InitTypeDef}{UART\+\_\+\+Init\+Type\+Def}} \mbox{\hyperlink{struct____UART__HandleTypeDef_a6b5ab0619ea07655a7f3bc92f78fafaa}{Init}}
\item 
\mbox{\hyperlink{structUART__AdvFeatureInitTypeDef}{UART\+\_\+\+Adv\+Feature\+Init\+Type\+Def}} \mbox{\hyperlink{struct____UART__HandleTypeDef_a4785c6c4b0e998062a50b706a739c6c5}{Advanced\+Init}}
\item 
const uint8\+\_\+t \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct____UART__HandleTypeDef_a56746f60fbacd516e52e344de94f8195}{p\+Tx\+Buff\+Ptr}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct____UART__HandleTypeDef_a80907b65d6f9541bc0dee444d16bc45b}{Tx\+Xfer\+Size}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct____UART__HandleTypeDef_a1823437fbed80bdd1510782ced4e5532}{Tx\+Xfer\+Count}}
\item 
uint8\+\_\+t \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct____UART__HandleTypeDef_a7cee540cb21048ac48ba17355440e668}{p\+Rx\+Buff\+Ptr}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct____UART__HandleTypeDef_ac12f5f1f6295b3c3327d5feabf5a96fb}{Rx\+Xfer\+Size}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct____UART__HandleTypeDef_ad95a26d6b12b7087bba3d1b769175db2}{Rx\+Xfer\+Count}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct____UART__HandleTypeDef_ab8dae64f3b86c2eb2b7a080fcdee3ef4}{Mask}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct____UART__HandleTypeDef_af1e1c91773389b7106a54bcc8d48b64e}{Fifo\+Mode}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct____UART__HandleTypeDef_a3cd3fa87f15dcbca9a876ec343ccf3b7}{Nb\+Rx\+Data\+To\+Process}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct____UART__HandleTypeDef_a4edc9627c21dad457c2cfadf59f08b45}{Nb\+Tx\+Data\+To\+Process}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group__UART__Exported__Types_ga9f272475ea543a68fd8cb19f03a9bce9}{HAL\+\_\+\+UART\+\_\+\+Rx\+Type\+Type\+Def}} \mbox{\hyperlink{struct____UART__HandleTypeDef_a861b12a5639c751ef2c54a2508b7919f}{Reception\+Type}}
\item 
void(\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct____UART__HandleTypeDef_a0926a4022cd4341cf25b918a7d74f9b8}{Rx\+ISR}} )(struct \mbox{\hyperlink{struct____UART__HandleTypeDef}{\+\_\+\+\_\+\+UART\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}huart)
\item 
void(\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct____UART__HandleTypeDef_a0cdae59c1d16b3bd4bcba349503728ed}{Tx\+ISR}} )(struct \mbox{\hyperlink{struct____UART__HandleTypeDef}{\+\_\+\+\_\+\+UART\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}huart)
\item 
\mbox{\hyperlink{group__DMA__Exported__Types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct____UART__HandleTypeDef_a33e13c28b1a70e6164417abb026d7a22}{hdmatx}}
\item 
\mbox{\hyperlink{group__DMA__Exported__Types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct____UART__HandleTypeDef_abd0aeec20298a55d89a440320e35634f}{hdmarx}}
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} \mbox{\hyperlink{struct____UART__HandleTypeDef_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group__UART__Exported__Types_ga94c58ae1f4dbcf6032224edfc93a6e19}{HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{struct____UART__HandleTypeDef_ab596705b6ce037e8debc149ccee148da}{g\+State}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group__UART__Exported__Types_ga94c58ae1f4dbcf6032224edfc93a6e19}{HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{struct____UART__HandleTypeDef_a198c30da19a1529e1665bec6dc455815}{Rx\+State}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct____UART__HandleTypeDef_a123c5063e6a3b1901b2fbe5f88c53a7e}{Error\+Code}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
UART handle Structure definition. 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00208}{208}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{struct____UART__HandleTypeDef_a4785c6c4b0e998062a50b706a739c6c5}\label{struct____UART__HandleTypeDef_a4785c6c4b0e998062a50b706a739c6c5} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!AdvancedInit@{AdvancedInit}}
\index{AdvancedInit@{AdvancedInit}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{AdvancedInit}{AdvancedInit}}
{\footnotesize\ttfamily \mbox{\hyperlink{structUART__AdvFeatureInitTypeDef}{UART\+\_\+\+Adv\+Feature\+Init\+Type\+Def}} Advanced\+Init}

UART Advanced Features initialization parameters 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00214}{214}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{struct____UART__HandleTypeDef_a123c5063e6a3b1901b2fbe5f88c53a7e}\label{struct____UART__HandleTypeDef_a123c5063e6a3b1901b2fbe5f88c53a7e} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!ErrorCode@{ErrorCode}}
\index{ErrorCode@{ErrorCode}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{ErrorCode}{ErrorCode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Error\+Code}

UART Error code ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00256}{256}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{struct____UART__HandleTypeDef_af1e1c91773389b7106a54bcc8d48b64e}\label{struct____UART__HandleTypeDef_af1e1c91773389b7106a54bcc8d48b64e} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!FifoMode@{FifoMode}}
\index{FifoMode@{FifoMode}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{FifoMode}{FifoMode}}
{\footnotesize\ttfamily uint32\+\_\+t Fifo\+Mode}

Specifies if the FIFO mode is being used. This parameter can be a value of \doxylink{group__UARTEx__FIFO__mode}{UARTEx FIFO mode}. 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00230}{230}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{struct____UART__HandleTypeDef_ab596705b6ce037e8debc149ccee148da}\label{struct____UART__HandleTypeDef_ab596705b6ce037e8debc149ccee148da} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!gState@{gState}}
\index{gState@{gState}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{gState}{gState}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group__UART__Exported__Types_ga94c58ae1f4dbcf6032224edfc93a6e19}{HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def}} g\+State}

UART state information related to global Handle management and also related to Tx operations. This parameter can be a value of \doxylink{group__UART__Exported__Types_ga94c58ae1f4dbcf6032224edfc93a6e19}{HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def} 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00249}{249}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{struct____UART__HandleTypeDef_abd0aeec20298a55d89a440320e35634f}\label{struct____UART__HandleTypeDef_abd0aeec20298a55d89a440320e35634f} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!hdmarx@{hdmarx}}
\index{hdmarx@{hdmarx}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{hdmarx}{hdmarx}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__DMA__Exported__Types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}}\texorpdfstring{$\ast$}{*} hdmarx}

UART Rx DMA Handle parameters ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00245}{245}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{struct____UART__HandleTypeDef_a33e13c28b1a70e6164417abb026d7a22}\label{struct____UART__HandleTypeDef_a33e13c28b1a70e6164417abb026d7a22} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!hdmatx@{hdmatx}}
\index{hdmatx@{hdmatx}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{hdmatx}{hdmatx}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__DMA__Exported__Types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}}\texorpdfstring{$\ast$}{*} hdmatx}

UART Tx DMA Handle parameters ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00243}{243}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{struct____UART__HandleTypeDef_a6b5ab0619ea07655a7f3bc92f78fafaa}\label{struct____UART__HandleTypeDef_a6b5ab0619ea07655a7f3bc92f78fafaa} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Init}{Init}}
{\footnotesize\ttfamily \mbox{\hyperlink{structUART__InitTypeDef}{UART\+\_\+\+Init\+Type\+Def}} Init}

UART communication parameters ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00212}{212}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{struct____UART__HandleTypeDef_a2b30b6d22df80fbebd8ceefc6f162310}\label{struct____UART__HandleTypeDef_a2b30b6d22df80fbebd8ceefc6f162310} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Instance}{Instance}}
{\footnotesize\ttfamily \mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}}\texorpdfstring{$\ast$}{*} Instance}

UART registers base address ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00210}{210}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{struct____UART__HandleTypeDef_ad4cf225029dbefe8d3fe660c33b8bb6b}\label{struct____UART__HandleTypeDef_ad4cf225029dbefe8d3fe660c33b8bb6b} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Lock}{Lock}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32wlxx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} Lock}

Locking object ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00247}{247}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{struct____UART__HandleTypeDef_ab8dae64f3b86c2eb2b7a080fcdee3ef4}\label{struct____UART__HandleTypeDef_ab8dae64f3b86c2eb2b7a080fcdee3ef4} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!Mask@{Mask}}
\index{Mask@{Mask}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Mask}{Mask}}
{\footnotesize\ttfamily uint16\+\_\+t Mask}

UART Rx RDR register mask ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00228}{228}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{struct____UART__HandleTypeDef_a3cd3fa87f15dcbca9a876ec343ccf3b7}\label{struct____UART__HandleTypeDef_a3cd3fa87f15dcbca9a876ec343ccf3b7} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!NbRxDataToProcess@{NbRxDataToProcess}}
\index{NbRxDataToProcess@{NbRxDataToProcess}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{NbRxDataToProcess}{NbRxDataToProcess}}
{\footnotesize\ttfamily uint16\+\_\+t Nb\+Rx\+Data\+To\+Process}

Number of data to process during RX ISR execution 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00233}{233}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{struct____UART__HandleTypeDef_a4edc9627c21dad457c2cfadf59f08b45}\label{struct____UART__HandleTypeDef_a4edc9627c21dad457c2cfadf59f08b45} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!NbTxDataToProcess@{NbTxDataToProcess}}
\index{NbTxDataToProcess@{NbTxDataToProcess}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{NbTxDataToProcess}{NbTxDataToProcess}}
{\footnotesize\ttfamily uint16\+\_\+t Nb\+Tx\+Data\+To\+Process}

Number of data to process during TX ISR execution 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00235}{235}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{struct____UART__HandleTypeDef_a7cee540cb21048ac48ba17355440e668}\label{struct____UART__HandleTypeDef_a7cee540cb21048ac48ba17355440e668} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!pRxBuffPtr@{pRxBuffPtr}}
\index{pRxBuffPtr@{pRxBuffPtr}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{pRxBuffPtr}{pRxBuffPtr}}
{\footnotesize\ttfamily uint8\+\_\+t\texorpdfstring{$\ast$}{*} p\+Rx\+Buff\+Ptr}

Pointer to UART Rx transfer Buffer 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00222}{222}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{struct____UART__HandleTypeDef_a56746f60fbacd516e52e344de94f8195}\label{struct____UART__HandleTypeDef_a56746f60fbacd516e52e344de94f8195} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!pTxBuffPtr@{pTxBuffPtr}}
\index{pTxBuffPtr@{pTxBuffPtr}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{pTxBuffPtr}{pTxBuffPtr}}
{\footnotesize\ttfamily const uint8\+\_\+t\texorpdfstring{$\ast$}{*} p\+Tx\+Buff\+Ptr}

Pointer to UART Tx transfer Buffer 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00216}{216}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{struct____UART__HandleTypeDef_a861b12a5639c751ef2c54a2508b7919f}\label{struct____UART__HandleTypeDef_a861b12a5639c751ef2c54a2508b7919f} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!ReceptionType@{ReceptionType}}
\index{ReceptionType@{ReceptionType}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{ReceptionType}{ReceptionType}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group__UART__Exported__Types_ga9f272475ea543a68fd8cb19f03a9bce9}{HAL\+\_\+\+UART\+\_\+\+Rx\+Type\+Type\+Def}} Reception\+Type}

Type of ongoing reception ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00237}{237}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{struct____UART__HandleTypeDef_a0926a4022cd4341cf25b918a7d74f9b8}\label{struct____UART__HandleTypeDef_a0926a4022cd4341cf25b918a7d74f9b8} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!RxISR@{RxISR}}
\index{RxISR@{RxISR}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{RxISR}{RxISR}}
{\footnotesize\ttfamily void(\texorpdfstring{$\ast$}{*} Rx\+ISR) (struct \mbox{\hyperlink{struct____UART__HandleTypeDef}{\+\_\+\+\_\+\+UART\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}huart)}

Function pointer on Rx IRQ handler 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00239}{239}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{struct____UART__HandleTypeDef_a198c30da19a1529e1665bec6dc455815}\label{struct____UART__HandleTypeDef_a198c30da19a1529e1665bec6dc455815} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!RxState@{RxState}}
\index{RxState@{RxState}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{RxState}{RxState}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group__UART__Exported__Types_ga94c58ae1f4dbcf6032224edfc93a6e19}{HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def}} Rx\+State}

UART state information related to Rx operations. This parameter can be a value of \doxylink{group__UART__Exported__Types_ga94c58ae1f4dbcf6032224edfc93a6e19}{HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def} 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00253}{253}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{struct____UART__HandleTypeDef_ad95a26d6b12b7087bba3d1b769175db2}\label{struct____UART__HandleTypeDef_ad95a26d6b12b7087bba3d1b769175db2} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!RxXferCount@{RxXferCount}}
\index{RxXferCount@{RxXferCount}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{RxXferCount}{RxXferCount}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t Rx\+Xfer\+Count}

UART Rx Transfer Counter ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00226}{226}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{struct____UART__HandleTypeDef_ac12f5f1f6295b3c3327d5feabf5a96fb}\label{struct____UART__HandleTypeDef_ac12f5f1f6295b3c3327d5feabf5a96fb} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!RxXferSize@{RxXferSize}}
\index{RxXferSize@{RxXferSize}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{RxXferSize}{RxXferSize}}
{\footnotesize\ttfamily uint16\+\_\+t Rx\+Xfer\+Size}

UART Rx Transfer size ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00224}{224}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{struct____UART__HandleTypeDef_a0cdae59c1d16b3bd4bcba349503728ed}\label{struct____UART__HandleTypeDef_a0cdae59c1d16b3bd4bcba349503728ed} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!TxISR@{TxISR}}
\index{TxISR@{TxISR}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{TxISR}{TxISR}}
{\footnotesize\ttfamily void(\texorpdfstring{$\ast$}{*} Tx\+ISR) (struct \mbox{\hyperlink{struct____UART__HandleTypeDef}{\+\_\+\+\_\+\+UART\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}huart)}

Function pointer on Tx IRQ handler 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00241}{241}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{struct____UART__HandleTypeDef_a1823437fbed80bdd1510782ced4e5532}\label{struct____UART__HandleTypeDef_a1823437fbed80bdd1510782ced4e5532} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!TxXferCount@{TxXferCount}}
\index{TxXferCount@{TxXferCount}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{TxXferCount}{TxXferCount}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t Tx\+Xfer\+Count}

UART Tx Transfer Counter ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00220}{220}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{struct____UART__HandleTypeDef_a80907b65d6f9541bc0dee444d16bc45b}\label{struct____UART__HandleTypeDef_a80907b65d6f9541bc0dee444d16bc45b} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!TxXferSize@{TxXferSize}}
\index{TxXferSize@{TxXferSize}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{TxXferSize}{TxXferSize}}
{\footnotesize\ttfamily uint16\+\_\+t Tx\+Xfer\+Size}

UART Tx Transfer size ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00218}{218}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+WLxx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32wlxx__hal__uart_8h}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}\end{DoxyCompactItemize}
