<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AL9000 Project: fpsoc/driver/ps_driver/spi/inc/al_spi_hw.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AL9000 Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_76ac82f562da316b2309805d3956dd01.html">fpsoc</a></li><li class="navelem"><a class="el" href="dir_57d5b9b58f4b925378ff2c5e15cdb3b5.html">driver</a></li><li class="navelem"><a class="el" href="dir_a142bca7253ca5dd8b1ad96ffc0e37e7.html">ps_driver</a></li><li class="navelem"><a class="el" href="dir_310b0d551fa7f02b2490c88d96def8ab.html">spi</a></li><li class="navelem"><a class="el" href="dir_666ccb4cd30577991bc034e60377c3bf.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">al_spi_hw.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="al__spi__hw_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2023, Anlogic Inc. and Contributors. All rights reserved.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;</div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#ifndef __AL_SPI_HW_H_</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#define __AL_SPI_HW_H_</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/***************************** Include Files ********************************/</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;al_core.h&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/************************** Constant Definitions ****************************/</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/**************************** Type Definitions ******************************/</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/***************** Macros (Inline Functions) Definitions ********************/</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">// #define SPI_DEBUG 1</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// Register: CFG_CTRL_SPI</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a5d554e64c332b49ffcbbfb6bba941a42">   29</a></span>&#160;<span class="preprocessor">#define TOP_NS_CFG_CTRL_SPI_OFFSET 0x160UL</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a7ad650cd33c1ef47dbc869922b29d4cc">   30</a></span>&#160;<span class="preprocessor">#define TOP_NS_CFG_CTRL_SPI_NUM  0x1</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a1041ea567daba44e970013c1d772b29d">   32</a></span>&#160;<span class="preprocessor">#define TOP_NS_CFG_CTRL_SPI_CTRL_SPI0_SHIFT    0</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ac562b4f15a9b4617f9022513e7b678a9">   33</a></span>&#160;<span class="preprocessor">#define TOP_NS_CFG_CTRL_SPI_CTRL_SPI1_SHIFT    8</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a3554b107ef0bbb4973733472d0b9f09c">   34</a></span>&#160;<span class="preprocessor">#define TOP_NS_CFG_CTRL_SPI_RESERVED_31_16_SHIFT    16</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a0e31f292e2fff9de71b8758e62d68798">   35</a></span>&#160;<span class="preprocessor">#define TOP_NS_CFG_CTRL_SPI_CTRL_SPI0_SIZE 8</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a884845e3d47886dd9af1a12ae36674b3">   36</a></span>&#160;<span class="preprocessor">#define TOP_NS_CFG_CTRL_SPI_CTRL_SPI1_SIZE 8</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a956a2c66de6d7d53afebf79829bd2648">   37</a></span>&#160;<span class="preprocessor">#define TOP_NS_CFG_CTRL_SPI_RESERVED_31_16_SIZE 16</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a2ca30c662abbbf40217196f8195a7b5d">   39</a></span>&#160;<span class="preprocessor">#define TOP_NS_CFG_CTRL_SPI_ADDR (TOP_NS_BASE_ADDR + TOP_NS_CFG_CTRL_SPI_OFFSET)</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// Register: CTRLR0_MST</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">// This register controls the serial data transfer. It is impossible to write to this register when the DW_apb_ssi is enabled. The DW_apb_ssi is enabled and disabled by writing to the SSIENR register.</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a0480b8f2ea5872e1537d57f24f065f1f">   47</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_OFFSET 0x0UL</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#afcb4510321874c39f2da44e8173dd972">   48</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_NUM  0x1</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ace74101d466a7c784240e15e97a603b1">   49</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_DFS_SHIFT    0</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a9e2ea13b0435580bbb7f1fb976f869d2">   50</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_FRF_SHIFT    4</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#aadd2aafa2751bca67a2d9a695dfb541b">   51</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_SCPH_SHIFT    6</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#abc2217431062f63b9e83dae917eda069">   52</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_SCPOL_SHIFT    7</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a8c3e78a08d5f5baad5e72b8c0203bf39">   53</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_TMOD_SHIFT    8</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ab465ca05b55f587ae1efd56b6f853e3e">   54</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_SLV_OE_SHIFT    10</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#adbf1eca27a47705c6ac7b27930013c88">   55</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_SRL_SHIFT    11</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a176f12afed648b423f1b781f50cd8a12">   56</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_CFS_SHIFT    12</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a5f6de9fac2a0c16c1de023612325457b">   57</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_DFS_32_SHIFT    16</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ad4c638f055528e36acccecd85bdc5763">   58</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_SPI_FRF_SHIFT    21</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a9054772effdf42a6de5dfbb4be8d511e">   59</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_RESERVED_23_SHIFT    23</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a5ab2b14b0c0ba38a1973c7a887fc5223">   60</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_SSTE_SHIFT    24</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#afba110ceb8eadd86156894c81de72625">   61</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_SECONV_SHIFT    25</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a3c14e1d1722437103459bb1d17df61e6">   62</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_RESERVED_31_26_SHIFT    26</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ab44498fa1621a06fd4853a0826e0d8cd">   64</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_DFS_SIZE 4</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a028750444db4813a2917f1e214f08e9b">   65</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_FRF_SIZE 2</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a8307e57417771fc1835c2df1e225923a">   66</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_SCPH_SIZE 1</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a3ab403a54ad5a2a61234f44374c22f32">   67</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_SCPOL_SIZE 1</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a9c910294408c8f9656718bc5210ad671">   68</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_TMOD_SIZE 2</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#aaf32fb155a1b3b80f2a7a57be9cb565a">   69</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_SLV_OE_SIZE 1</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ac8f259d3ad0186884749495cf20a1a29">   70</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_SRL_SIZE 1</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a680b50c02878a1889e052a1dd942cad6">   71</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_CFS_SIZE 4</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a0ba4f5955caad2eebc650f4f71a87341">   72</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_DFS_32_SIZE 5</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#abf484d811e83b21ab69d3724a74c3c2d">   73</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_SPI_FRF_SIZE 2</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a1bc60f35b062cacf0dfbb99fcc4fc0e4">   74</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_RESERVED_23_SIZE 1</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a6449b064ce2f9c29c0aec2719c18d0a2">   75</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_SSTE_SIZE 1</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a23de962aae691a437d93539309e11d37">   76</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_SECONV_SIZE 1</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a3b587c29b45f665f927dfddfefbda844">   77</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR0_MST_RESERVED_31_26_SIZE 6</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">// Register: CTRLR1_MST</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">// Control register 1 controls the end of serial transfers when in receive-only mode. It is impossible to write to this register when the DW_apb_ssi is enabled</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ada4b7b748b86dfd5dac9ca5e5900cbaa">   84</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR1_MST_OFFSET 0x4UL</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a6b30e60081a67d06ad8d77b8db4fcbd7">   85</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR1_MST_NUM  0x1</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#afbf8ee307244aa43da35f8994299a4fc">   87</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR1_MST_NDF_SHIFT    0</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ade398cac1e5aef1cbf7405d16cd6b57f">   88</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR1_MST_RESERVED_31_16_SHIFT    16</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a8dcb85cc5cdf08cbe23723ebce8eb65e">   89</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR1_MST_NDF_SIZE 16</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a3a1051e2528b6f97232fe5c28bca1bdf">   90</a></span>&#160;<span class="preprocessor">#define SPI_CTRLR1_MST_RESERVED_31_16_SIZE 16</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">// Register: SSIENR_MST</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">// This register enables and disables the DW_apb_ssi</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a1dd725dde65d9a4c12b609f828862956">   98</a></span>&#160;<span class="preprocessor">#define SPI_SSIENR_MST_OFFSET 0x8UL</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#aad4ed202c98e5018e5f95ed879d9969f">   99</a></span>&#160;<span class="preprocessor">#define SPI_SSIENR_MST_NUM  0x1</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a90250785bb4b3b3ea720e6c2aa3dadcf">  100</a></span>&#160;<span class="preprocessor">#define SPI_SSIENR_MST_SSI_EN_SHIFT    0</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a0021fb4db4ea7a5417b49a6f1f50acfb">  101</a></span>&#160;<span class="preprocessor">#define SPI_SSIENR_MST_RESERVED_31_1_SHIFT    1</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#aa15c5c27a5fd66ce5bc4ef0b068d6a6c">  103</a></span>&#160;<span class="preprocessor">#define SPI_SSIENR_MST_SSI_EN_SIZE 1</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#aeff887eba4a95723a57a2c3cf20988fb">  104</a></span>&#160;<span class="preprocessor">#define SPI_SSIENR_MST_RESERVED_31_1_SIZE 31</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">// Register: MWCR_MST</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">// This register controls the direction of the data word for the half-duplex Microwire serial protocol. It is impossible to write to this register when the DW_apb_ssi is enabled</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a394a0dd9f10c2e99f1a4bad016441ced">  111</a></span>&#160;<span class="preprocessor">#define SPI_MWCR_MST_OFFSET 0xCUL</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a231833ef1ff0e05914338b66ebda509f">  112</a></span>&#160;<span class="preprocessor">#define SPI_MWCR_MST_NUM  0x1</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#afab547e14b8a55d1f598741a44924756">  114</a></span>&#160;<span class="preprocessor">#define SPI_MWCR_MST_MWMOD_SHIFT    0</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a2d78ecbe9f3bdc5496fd91aa28ea36dd">  115</a></span>&#160;<span class="preprocessor">#define SPI_MWCR_MST_MDD_SHIFT    1</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#aabc35bf01fc1ddf4024f09065324c996">  116</a></span>&#160;<span class="preprocessor">#define SPI_MWCR_MST_MHS_SHIFT    2</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a61303f02c7a15443889b5616083e3d93">  117</a></span>&#160;<span class="preprocessor">#define SPI_MWCR_MST_RESERVED_31_3_SHIFT    3</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ab541f6c1bd9d1c6837e1bc08b6942771">  118</a></span>&#160;<span class="preprocessor">#define SPI_MWCR_MST_MWMOD_SIZE 1</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ada29d31bb96017859dab1102ed82247b">  119</a></span>&#160;<span class="preprocessor">#define SPI_MWCR_MST_MDD_SIZE 1</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#aa2435e9781fc8b88108ef978d2fd3f7d">  120</a></span>&#160;<span class="preprocessor">#define SPI_MWCR_MST_MHS_SIZE 1</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ae7de4d9c5b43589f33f357def688d25e">  121</a></span>&#160;<span class="preprocessor">#define SPI_MWCR_MST_RESERVED_31_3_SIZE 29</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">// Register: SER_MST</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">// The register enables the individual slave select output lines from the DW_apb_ssi master. Register bits can be set or cleared when SSI_EN=0</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ad02934c205cb93e39a66bf6b5fe79070">  129</a></span>&#160;<span class="preprocessor">#define SPI_SER_MST_OFFSET 0x10UL</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a8044750a53649c4a84cfed0d313ab561">  130</a></span>&#160;<span class="preprocessor">#define SPI_SER_MST_NUM  0x1</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a9a08fdd1cd31a8231bffa9bbdee358ee">  131</a></span>&#160;<span class="preprocessor">#define SPI_SER_MST_SER_SHIFT    0</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ab618c5136413911aa1da50bbd3bfdb0d">  132</a></span>&#160;<span class="preprocessor">#define SPI_SER_MST_RESERVED_31_3_SHIFT    3</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a9ce624ed4b35b8e71e1069d95a152d16">  134</a></span>&#160;<span class="preprocessor">#define SPI_SER_MST_SER_SIZE 3</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ada3d60f6d1411583021a1e080800431f">  135</a></span>&#160;<span class="preprocessor">#define SPI_SER_MST_RESERVED_31_3_SIZE 29</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">// Register: BAUDR_MST</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">// The register derives the frequency of the serial clock that regulates the data transfer. The 16-bit field in this register defines the ssi_clk divider value. It is impossible to write to this register when the DW_apb_ssi is enabled.</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#abd5358c5b73de28fd3f8a0344e202703">  142</a></span>&#160;<span class="preprocessor">#define SPI_BAUDR_MST_OFFSET 0x14UL</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#aedfcd2979720aea4c65b75d2ac0c525f">  143</a></span>&#160;<span class="preprocessor">#define SPI_BAUDR_MST_NUM  0x1</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#af67d0a28c2a16e677a65c9d332d72793">  145</a></span>&#160;<span class="preprocessor">#define SPI_BAUDR_MST_RESERVED_0_SHIFT    0</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a0131d3c091dfea76e7f0d9ff87c11576">  146</a></span>&#160;<span class="preprocessor">#define SPI_BAUDR_MST_SCKDV_SHIFT    1</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ab52020d352d3368969c3b0183114a4b8">  147</a></span>&#160;<span class="preprocessor">#define SPI_BAUDR_MST_RESERVED_31_16_SHIFT    16</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a35715cb05726c86ee0c72165ea876e98">  148</a></span>&#160;<span class="preprocessor">#define SPI_BAUDR_MST_RESERVED_0_SIZE 1</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#aa209e7b9842b3d0baac1031390651b05">  149</a></span>&#160;<span class="preprocessor">#define SPI_BAUDR_MST_SCKDV_SIZE 15</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a39413c2b94a7b0d15424d161888e5d4a">  150</a></span>&#160;<span class="preprocessor">#define SPI_BAUDR_MST_RESERVED_31_16_SIZE 16</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">// Register: TXFTLR_MST</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">// This register controls the threshold value for the transmit FIFO memory.</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a91e9e2163e5572400328746d637f8f4b">  158</a></span>&#160;<span class="preprocessor">#define SPI_TXFTLR_MST_OFFSET 0x18UL</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a1f7f22bf324e3c96612674b36262b16c">  159</a></span>&#160;<span class="preprocessor">#define SPI_TXFTLR_MST_NUM  0x1</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a1bda2242f430dcea657c72ed112aa5e9">  160</a></span>&#160;<span class="preprocessor">#define SPI_TXFTLR_MST_TFT_SHIFT    0</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a8034976d48530b050baa809a9e265ff4">  161</a></span>&#160;<span class="preprocessor">#define SPI_TXFTLR_MST_RESERVED_31_5_SHIFT    5</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a7677a40860bec8183e7d5ce3e0fff7c1">  163</a></span>&#160;<span class="preprocessor">#define SPI_TXFTLR_MST_TFT_SIZE 5</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a7c823dc7e906ea2d3f57265a8ccb3d78">  164</a></span>&#160;<span class="preprocessor">#define SPI_TXFTLR_MST_RESERVED_31_5_SIZE 27</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">// Register: RXFTLR_MST</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">// This register controls the threshold value for the receive FIFO memory.</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a4688857c9490fe2ca16f5fa0cb7383c8">  171</a></span>&#160;<span class="preprocessor">#define SPI_RXFTLR_MST_OFFSET 0x1CUL</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a0c6ebcca09c062c61e2903c16241ffd2">  172</a></span>&#160;<span class="preprocessor">#define SPI_RXFTLR_MST_NUM  0x1</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ac9309f93d30b0ba3943e1fe267e6cde4">  174</a></span>&#160;<span class="preprocessor">#define SPI_RXFTLR_MST_RFT_SHIFT    0</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a846972610a91dbd4640544422117a566">  175</a></span>&#160;<span class="preprocessor">#define SPI_RXFTLR_MST_RESERVED_31_5_SHIFT    5</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a3d38c992dd7c70598feb55f1ce31ac8e">  176</a></span>&#160;<span class="preprocessor">#define SPI_RXFTLR_MST_RFT_SIZE 5</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a5d61f3c82657832b4f34d43b3b3931bc">  177</a></span>&#160;<span class="preprocessor">#define SPI_RXFTLR_MST_RESERVED_31_5_SIZE 27</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">// Register: TXFLR_MST</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">// This register contains the number of valid data entries in the transmit FIFO memory.</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a3478f747ecc869d2bebe58163c184090">  185</a></span>&#160;<span class="preprocessor">#define SPI_TXFLR_MST_OFFSET 0x20UL</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a7bed5ace05490fe5084d86cbeeb9ee19">  186</a></span>&#160;<span class="preprocessor">#define SPI_TXFLR_MST_NUM  0x1</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ab0f38dc5b1b977ddd3e12035ee7faa3b">  187</a></span>&#160;<span class="preprocessor">#define SPI_TXFLR_MST_TXTFL_SHIFT    0</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a3a6008b5a9e876c5e20c8904c17e7262">  188</a></span>&#160;<span class="preprocessor">#define SPI_TXFLR_MST_RESERVED_31_6_SHIFT    6</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a7c26fc85ba530016fe9493472510401f">  190</a></span>&#160;<span class="preprocessor">#define SPI_TXFLR_MST_TXTFL_SIZE 6</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a2ef798e7b12b2c4b5d816081052f4798">  191</a></span>&#160;<span class="preprocessor">#define SPI_TXFLR_MST_RESERVED_31_6_SIZE 26</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">// Register: RXFLR_MST</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">// This register contains the number of valid data entries in the receive FIFO memory.</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a5289f542f6eea6b8098007a8866d6bd6">  198</a></span>&#160;<span class="preprocessor">#define SPI_RXFLR_MST_OFFSET 0x24UL</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a6785da41d13d01960030a86700117cd0">  199</a></span>&#160;<span class="preprocessor">#define SPI_RXFLR_MST_NUM  0x1</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a35093c8b39c2a3da5f72ec260ef06724">  201</a></span>&#160;<span class="preprocessor">#define SPI_RXFLR_MST_RXTFL_SHIFT    0</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a8f0274ff3e9321d43d4427672d99a022">  202</a></span>&#160;<span class="preprocessor">#define SPI_RXFLR_MST_RESERVED_31_6_SHIFT    6</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a1e7351946e87315e590c07c931321bf2">  203</a></span>&#160;<span class="preprocessor">#define SPI_RXFLR_MST_RXTFL_SIZE 6</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a57572feadd89c95ff6f75cbbbf0e48fe">  204</a></span>&#160;<span class="preprocessor">#define SPI_RXFLR_MST_RESERVED_31_6_SIZE 26</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">// Register: SR_MST</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">// This is a read-only register used to indicate the current transfer status, FIFO status, and any transmission/reception errors that may have occurred.</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#aa68ab893bdeb37824a2abf114e503106">  212</a></span>&#160;<span class="preprocessor">#define SPI_SR_MST_OFFSET 0x28UL</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ae372962f95d6c230229acc62eb36be4f">  213</a></span>&#160;<span class="preprocessor">#define SPI_SR_MST_NUM  0x1</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a1675f934108a11b594b9ff080f39f809">  214</a></span>&#160;<span class="preprocessor">#define SPI_SR_MST_BUSY_SHIFT    0</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a2a3a25be85827ff9a9f2692d93e5f272">  215</a></span>&#160;<span class="preprocessor">#define SPI_SR_MST_TFNF_SHIFT    1</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ae0f5c8973c644a72d23cee73a541f2d0">  216</a></span>&#160;<span class="preprocessor">#define SPI_SR_MST_TFE_SHIFT    2</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#afdcf6617aad66a5ad44e67a923ecf917">  217</a></span>&#160;<span class="preprocessor">#define SPI_SR_MST_RFNE_SHIFT    3</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a174e220c43f6ed7743b16bb65e3d83ba">  218</a></span>&#160;<span class="preprocessor">#define SPI_SR_MST_RFF_SHIFT    4</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a8e1ccbdc62fc995ebf5745e408789e1f">  219</a></span>&#160;<span class="preprocessor">#define SPI_SR_MST_RESERVED_5_SHIFT    5</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#af717e528f15b08fa9d449dc3f5895067">  220</a></span>&#160;<span class="preprocessor">#define SPI_SR_MST_DCOL_SHIFT    6</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#aafaa10cc11672cd4f50b8ed12bd5fc1d">  221</a></span>&#160;<span class="preprocessor">#define SPI_SR_MST_RESERVED_31_7_SHIFT    7</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a6e1c0ada0c4855fd7a431126f85b004d">  223</a></span>&#160;<span class="preprocessor">#define SPI_SR_MST_BUSY_SIZE 1</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a8e56523953fd98de590819d12bc6ab4e">  224</a></span>&#160;<span class="preprocessor">#define SPI_SR_MST_TFNF_SIZE 1</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ad14e833ba5ddb73e931237f8788ae936">  225</a></span>&#160;<span class="preprocessor">#define SPI_SR_MST_TFE_SIZE 1</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a33f2eb33b0a97960f46b7ed0fbbbee0c">  226</a></span>&#160;<span class="preprocessor">#define SPI_SR_MST_RFNE_SIZE 1</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ad6b26663815cdfb747a6d4cce0c918a3">  227</a></span>&#160;<span class="preprocessor">#define SPI_SR_MST_RFF_SIZE 1</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a578406207053cf91f9040ccf184cb766">  228</a></span>&#160;<span class="preprocessor">#define SPI_SR_MST_RESERVED_5_SIZE 1</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#aa46f70e0ca3bbe5dba3ebce194949dc4">  229</a></span>&#160;<span class="preprocessor">#define SPI_SR_MST_DCOL_SIZE 1</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#afeef868293b3b034b8d83999db3305a2">  230</a></span>&#160;<span class="preprocessor">#define SPI_SR_MST_RESERVED_31_7_SIZE 25</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">// Register: IMR_MST</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">// This read/write reigster masks or enables all interrupts generated by the DW_apb_ssi</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a98cf838899eb666bf597f353082b14d6">  237</a></span>&#160;<span class="preprocessor">#define SPI_IMR_MST_OFFSET 0x2CUL</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a1cba46964a9b43a5d6be76674890bd1a">  238</a></span>&#160;<span class="preprocessor">#define SPI_IMR_MST_NUM  0x1</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a03f618f59e554f4490e90ad0ba937ef5">  240</a></span>&#160;<span class="preprocessor">#define SPI_IMR_MST_TXEIM_SHIFT    0</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a1d58f41cfbf4773627d5cd944a9d5fad">  241</a></span>&#160;<span class="preprocessor">#define SPI_IMR_MST_TXOIM_SHIFT    1</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#af1d6613ca2b5d0b2a7dfe1041c54ee8c">  242</a></span>&#160;<span class="preprocessor">#define SPI_IMR_MST_RXUIM_SHIFT    2</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a9d75168b0f60c5dbfdd7bd7c417adbbd">  243</a></span>&#160;<span class="preprocessor">#define SPI_IMR_MST_RXOIM_SHIFT    3</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#aabe7d870535457273bd3297d3155eb9a">  244</a></span>&#160;<span class="preprocessor">#define SPI_IMR_MST_RXFIM_SHIFT    4</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a917859cf7e6a716f8232d7ff8ba6b434">  245</a></span>&#160;<span class="preprocessor">#define SPI_IMR_MST_MSTIM_SHIFT    5</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a4949ef7ce5341a0fdd644994d4e91d90">  246</a></span>&#160;<span class="preprocessor">#define SPI_IMR_MST_RESERVED_31_6_SHIFT    6</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a900566be704f7b3fad2f323afd493339">  247</a></span>&#160;<span class="preprocessor">#define SPI_IMR_MST_TXEIM_SIZE 1</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a12d5b1e37664f2a8c433dae0de583ccf">  248</a></span>&#160;<span class="preprocessor">#define SPI_IMR_MST_TXOIM_SIZE 1</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#aedddfac0e34a86094fa5d6bad0c760d8">  249</a></span>&#160;<span class="preprocessor">#define SPI_IMR_MST_RXUIM_SIZE 1</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ae574ab3212f2b6800519e419287fbdb9">  250</a></span>&#160;<span class="preprocessor">#define SPI_IMR_MST_RXOIM_SIZE 1</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#acd8ac16d90af70178a860d1bff2dc724">  251</a></span>&#160;<span class="preprocessor">#define SPI_IMR_MST_RXFIM_SIZE 1</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ab97e17a0ccf8b1bfc0d6ad2b214eb7f2">  252</a></span>&#160;<span class="preprocessor">#define SPI_IMR_MST_MSTIM_SIZE 1</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a992fb4e8c26e856d91e82157839d3434">  253</a></span>&#160;<span class="preprocessor">#define SPI_IMR_MST_RESERVED_31_6_SIZE 26</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">// Register: ISR_MST</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">// This register reports the status of the DW_apb_ssi interrupts after they have been masked.</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#abf58e0339a9bc9805e7a6ba9d7720c39">  261</a></span>&#160;<span class="preprocessor">#define SPI_ISR_MST_OFFSET 0x30UL</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ab824317ad0489e6d285cbd49c777e1b8">  262</a></span>&#160;<span class="preprocessor">#define SPI_ISR_MST_NUM  0x1</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#af8b9aeec496f0dd11e0f1094bb14b6b1">  263</a></span>&#160;<span class="preprocessor">#define SPI_ISR_MST_TXEIS_SHIFT    0</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a9228f1bf91464c6f34ec3fae2e5f5b05">  264</a></span>&#160;<span class="preprocessor">#define SPI_ISR_MST_TXOIS_SHIFT    1</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#af6dbbb97a380b2583f9bb6aa4f76991c">  265</a></span>&#160;<span class="preprocessor">#define SPI_ISR_MST_RXUIS_SHIFT    2</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a23c6fb105e3f7b8f9f437c8e1a742d67">  266</a></span>&#160;<span class="preprocessor">#define SPI_ISR_MST_RXOIS_SHIFT    3</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a5212c2830c87b6f4f208b29ecdb12109">  267</a></span>&#160;<span class="preprocessor">#define SPI_ISR_MST_RXFIS_SHIFT    4</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a9cf7bb1bad67c6dd1d6f856235e4d9c6">  268</a></span>&#160;<span class="preprocessor">#define SPI_ISR_MST_MSTIS_SHIFT    5</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a16469136cdbfdbfdbc94f91c56efee47">  269</a></span>&#160;<span class="preprocessor">#define SPI_ISR_MST_RESERVED_31_6_SHIFT    6</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ac69683a00f7f2accdbeb0c41f58f42b9">  271</a></span>&#160;<span class="preprocessor">#define SPI_ISR_MST_TXEIS_SIZE 1</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a5db0799bd8b31b9ca416514dc1f674c4">  272</a></span>&#160;<span class="preprocessor">#define SPI_ISR_MST_TXOIS_SIZE 1</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#aa86d9ad9b6ecfa797b4144334b5c894c">  273</a></span>&#160;<span class="preprocessor">#define SPI_ISR_MST_RXUIS_SIZE 1</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a22ca4644c2106006faaa708d721f7cc3">  274</a></span>&#160;<span class="preprocessor">#define SPI_ISR_MST_RXOIS_SIZE 1</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a9a688031ab4b2176659dc51dc0ca871e">  275</a></span>&#160;<span class="preprocessor">#define SPI_ISR_MST_RXFIS_SIZE 1</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a7b8fec9f06ebd04215144a6965348828">  276</a></span>&#160;<span class="preprocessor">#define SPI_ISR_MST_MSTIS_SIZE 1</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a46c74c10de3947073a6b216c7bf4c426">  277</a></span>&#160;<span class="preprocessor">#define SPI_ISR_MST_RESERVED_31_6_SIZE 26</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">// Register: RISR_MST</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">// This read-only register reports the status of the DW_apb_ssi interrupts prior to masking.</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a0deb9774e0750b04c091c88319f94322">  284</a></span>&#160;<span class="preprocessor">#define SPI_RISR_MST_OFFSET 0x34UL</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a6799f61cc6ae696dbca0fbb80822c328">  285</a></span>&#160;<span class="preprocessor">#define SPI_RISR_MST_NUM  0x1</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a74022e19f7ae1df2f7feaabf21bbcf08">  287</a></span>&#160;<span class="preprocessor">#define SPI_RISR_MST_TXEIR_SHIFT    0</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a36c22bd1675ed95d72b0816234c4de48">  288</a></span>&#160;<span class="preprocessor">#define SPI_RISR_MST_TXOIR_SHIFT    1</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ab452dc4756bfb3e85fd137e60ffe7a75">  289</a></span>&#160;<span class="preprocessor">#define SPI_RISR_MST_RXUIR_SHIFT    2</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a0c7aecc132a4e686ce6a49628df4667b">  290</a></span>&#160;<span class="preprocessor">#define SPI_RISR_MST_RXOIR_SHIFT    3</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ad212ecedf347bd3437b1daa5fb772504">  291</a></span>&#160;<span class="preprocessor">#define SPI_RISR_MST_RXFIR_SHIFT    4</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a9e6343a03475eff264bd27f62c50c093">  292</a></span>&#160;<span class="preprocessor">#define SPI_RISR_MST_MSTIR_SHIFT    5</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a2ff425307750481bfabae255b2db24a8">  293</a></span>&#160;<span class="preprocessor">#define SPI_RISR_MST_RESERVED_31_6_SHIFT    6</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a7ae669dc867d5f67a053baa2bff9d713">  294</a></span>&#160;<span class="preprocessor">#define SPI_RISR_MST_TXEIR_SIZE 1</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a069a4848f6120d5a0405929569f64373">  295</a></span>&#160;<span class="preprocessor">#define SPI_RISR_MST_TXOIR_SIZE 1</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#afb5818890088de84a45cab5aad529a0c">  296</a></span>&#160;<span class="preprocessor">#define SPI_RISR_MST_RXUIR_SIZE 1</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ae27bd4926155a0f644d04b35326c124b">  297</a></span>&#160;<span class="preprocessor">#define SPI_RISR_MST_RXOIR_SIZE 1</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#adae43e76ccd28f7a249bc67bfce07326">  298</a></span>&#160;<span class="preprocessor">#define SPI_RISR_MST_RXFIR_SIZE 1</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ad233f03468a35b4f0e30c892e4c9edaf">  299</a></span>&#160;<span class="preprocessor">#define SPI_RISR_MST_MSTIR_SIZE 1</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a08ba594e37743aafc7c040c14a4cfa70">  300</a></span>&#160;<span class="preprocessor">#define SPI_RISR_MST_RESERVED_31_6_SIZE 26</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">// Register: TXOICR_MST</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">// Transmit FIFO Overflow Interrupt Clear Register.</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ab12a2c9cb99a7d401a7c5d0684703173">  308</a></span>&#160;<span class="preprocessor">#define SPI_TXOICR_MST_OFFSET 0x38UL</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a76e90a266a9755d931c585f0e3126f2c">  309</a></span>&#160;<span class="preprocessor">#define SPI_TXOICR_MST_NUM  0x1</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a793af7ae187d7f48980416331020ba11">  310</a></span>&#160;<span class="preprocessor">#define SPI_TXOICR_MST_TXOICR_SHIFT    0</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a16e2bf5aa5e73cecb7b021a4b643fae4">  311</a></span>&#160;<span class="preprocessor">#define SPI_TXOICR_MST_RESERVED_31_1_SHIFT    1</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a4d716993e7c83e6e4ccf510c504a8eac">  313</a></span>&#160;<span class="preprocessor">#define SPI_TXOICR_MST_TXOICR_SIZE 1</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a8ae7fc9eee713d0ad81069c45ed933e4">  314</a></span>&#160;<span class="preprocessor">#define SPI_TXOICR_MST_RESERVED_31_1_SIZE 31</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">// Register: RXOICR_MST</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">// Receive FIFO Overflow Interrupt Clear Register.</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a4db026c1eeec5b635419f9abaf6defbd">  321</a></span>&#160;<span class="preprocessor">#define SPI_RXOICR_MST_OFFSET 0x3CUL</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#aea2a248124ee23fe066d8db66af7c409">  322</a></span>&#160;<span class="preprocessor">#define SPI_RXOICR_MST_NUM  0x1</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a1e7ab04261650a229a0439661568953e">  324</a></span>&#160;<span class="preprocessor">#define SPI_RXOICR_MST_RXOICR_SHIFT    0</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ae5d99ab38a5f104b4230846b5b3adde9">  325</a></span>&#160;<span class="preprocessor">#define SPI_RXOICR_MST_RESERVED_31_1_SHIFT    1</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a6d8127b574ca8773770a913020fbebe4">  326</a></span>&#160;<span class="preprocessor">#define SPI_RXOICR_MST_RXOICR_SIZE 1</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a742565900506943da4a712843f08e1e9">  327</a></span>&#160;<span class="preprocessor">#define SPI_RXOICR_MST_RESERVED_31_1_SIZE 31</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">// Register: RXUICR_MST</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">// Receive FIFO Underflow Interrupt Clear Register.</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a13cdc354501248a5ce967dc09587ae43">  335</a></span>&#160;<span class="preprocessor">#define SPI_RXUICR_MST_OFFSET 0x40UL</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ac76b815c36b85902988e320f614bd78d">  336</a></span>&#160;<span class="preprocessor">#define SPI_RXUICR_MST_NUM  0x1</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a5974483e65df85ed6af9671ead1fa06d">  337</a></span>&#160;<span class="preprocessor">#define SPI_RXUICR_MST_RXUICR_SHIFT    0</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a17cc28893a038901370ab23d6f696c8d">  338</a></span>&#160;<span class="preprocessor">#define SPI_RXUICR_MST_RESERVED_31_1_SHIFT    1</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#aebd5c6a911eabbc999c02b43c57963dc">  340</a></span>&#160;<span class="preprocessor">#define SPI_RXUICR_MST_RXUICR_SIZE 1</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#af1239f40e07569e8c0773d6128b78983">  341</a></span>&#160;<span class="preprocessor">#define SPI_RXUICR_MST_RESERVED_31_1_SIZE 31</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">// Register: MSTICR_MST</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">// Multi-Master Interrupt Clear Register.</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a088dc67485f81c832723033ae192cc03">  348</a></span>&#160;<span class="preprocessor">#define SPI_MSTICR_MST_OFFSET 0x44UL</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ae9dd3554e0180e655464a814f6997c2d">  349</a></span>&#160;<span class="preprocessor">#define SPI_MSTICR_MST_NUM  0x1</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a26c6740b2d9485b74f1e5c4bb7e4a9ff">  351</a></span>&#160;<span class="preprocessor">#define SPI_MSTICR_MST_MSTICR_SHIFT    0</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ad29969805f14348e264e626c5cb25141">  352</a></span>&#160;<span class="preprocessor">#define SPI_MSTICR_MST_RESERVED_31_1_SHIFT    1</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#affc47afa93233fd034e8f206ce63715c">  353</a></span>&#160;<span class="preprocessor">#define SPI_MSTICR_MST_MSTICR_SIZE 1</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a77765b9200d105e1256741f770246c5f">  354</a></span>&#160;<span class="preprocessor">#define SPI_MSTICR_MST_RESERVED_31_1_SIZE 31</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">// Register: ICR_MST</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">// Interrupt Clear Register.</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a2cc3b06ce06ec751d1dd968e5d0e917f">  362</a></span>&#160;<span class="preprocessor">#define SPI_ICR_MST_OFFSET 0x48UL</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a43a34e378ca7fa35c794dc981cec8e2a">  363</a></span>&#160;<span class="preprocessor">#define SPI_ICR_MST_NUM  0x1</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#abd899ac713b9a1b4b1981f1833ee82ce">  364</a></span>&#160;<span class="preprocessor">#define SPI_ICR_MST_ICR_SHIFT    0</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a2207a7aae351f6ea40ce4271bf6b4756">  365</a></span>&#160;<span class="preprocessor">#define SPI_ICR_MST_RESERVED_31_1_SHIFT    1</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a4013c8193dde2d58599251e8bd64c168">  367</a></span>&#160;<span class="preprocessor">#define SPI_ICR_MST_ICR_SIZE 1</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#aec9590f73d143ea78ae4a66890b50423">  368</a></span>&#160;<span class="preprocessor">#define SPI_ICR_MST_RESERVED_31_1_SIZE 31</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">// Register: DMACR_MST</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">// The register is used to enable the DMA Controller interface operation.</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a9c8cd861024794bccf0b80c7cf230fb0">  375</a></span>&#160;<span class="preprocessor">#define SPI_DMACR_MST_OFFSET 0x4CUL</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a2ce6cd2295ba170a4396cdf11c76d7ff">  376</a></span>&#160;<span class="preprocessor">#define SPI_DMACR_MST_NUM  0x1</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a7db80cf74705ba02eec1b068872c2082">  378</a></span>&#160;<span class="preprocessor">#define SPI_DMACR_MST_RDMAE_SHIFT    0</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ab3c7007158eb1aa315038df49b8da055">  379</a></span>&#160;<span class="preprocessor">#define SPI_DMACR_MST_TDMAE_SHIFT    1</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ab4aa0973b5e72e52d4302da30a79d59f">  380</a></span>&#160;<span class="preprocessor">#define SPI_DMACR_MST_RESERVED_31_2_SHIFT    2</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ad95b08615b660e6f4d7314a14eb0dde2">  381</a></span>&#160;<span class="preprocessor">#define SPI_DMACR_MST_RDMAE_SIZE 1</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ae573200d166d99986dc5a58f2c5240db">  382</a></span>&#160;<span class="preprocessor">#define SPI_DMACR_MST_TDMAE_SIZE 1</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#af9bac1b9e41845026e2eb10159d1b055">  383</a></span>&#160;<span class="preprocessor">#define SPI_DMACR_MST_RESERVED_31_2_SIZE 30</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">// Register: DMATDLR_MST</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">// DMA Transmit Data Level</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#aa5ae7bd088f6c8476ebb15be60d4d885">  391</a></span>&#160;<span class="preprocessor">#define SPI_DMATDLR_MST_OFFSET 0x50UL</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#aff83f8ec5f7910fd35c4d6cfd460288a">  392</a></span>&#160;<span class="preprocessor">#define SPI_DMATDLR_MST_NUM  0x1</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a22165a778d10cd78d98253a81798f1d8">  393</a></span>&#160;<span class="preprocessor">#define SPI_DMATDLR_MST_DMATDL_SHIFT    0</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a2fc6418f39d947cb998d5ffc4aac9b68">  394</a></span>&#160;<span class="preprocessor">#define SPI_DMATDLR_MST_RESERVED_31_5_SHIFT    5</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a6e6ca236edf409b7ec3201b2960c2db0">  396</a></span>&#160;<span class="preprocessor">#define SPI_DMATDLR_MST_DMATDL_SIZE 5</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a9e81a96682ed0dc8fadb5c5de9915fa7">  397</a></span>&#160;<span class="preprocessor">#define SPI_DMATDLR_MST_RESERVED_31_5_SIZE 27</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">// Register: DMARDLR_MST</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">// DMA Receive Data Level</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a59c3730b92c116ab62a76359cb8e625c">  404</a></span>&#160;<span class="preprocessor">#define SPI_DMARDLR_MST_OFFSET 0x54UL</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a544ff1ec1c6603a3456adfd9351a65c0">  405</a></span>&#160;<span class="preprocessor">#define SPI_DMARDLR_MST_NUM  0x1</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a6a1f152d3daffa4a9a9c7edba0be1850">  407</a></span>&#160;<span class="preprocessor">#define SPI_DMARDLR_MST_DMARDL_SHIFT    0</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ad883e836b01d4c2e90ad8f1192dca0e4">  408</a></span>&#160;<span class="preprocessor">#define SPI_DMARDLR_MST_RESERVED_31_5_SHIFT    5</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#af00a756c0a4744dbb40f8ebd871cfae5">  409</a></span>&#160;<span class="preprocessor">#define SPI_DMARDLR_MST_DMARDL_SIZE 5</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#af9faf44cc10954378d92fb79d480fd34">  410</a></span>&#160;<span class="preprocessor">#define SPI_DMARDLR_MST_RESERVED_31_5_SIZE 27</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">// Register: IDR_MST</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">// This register contains the peripherals identification code</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a9dbee24d8b22077165a762fc2c61fd94">  418</a></span>&#160;<span class="preprocessor">#define SPI_IDR_MST_OFFSET 0x58UL</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a38f1454a50302978a93283bcb217a0b1">  419</a></span>&#160;<span class="preprocessor">#define SPI_IDR_MST_NUM  0x1</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a57a1784aa1aeeace8fb89583b00964f7">  420</a></span>&#160;<span class="preprocessor">#define SPI_IDR_MST_IDCODE_SHIFT    0</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#acaa26e6b26e19ec78d40acdadaf07ff4">  422</a></span>&#160;<span class="preprocessor">#define SPI_IDR_MST_IDCODE_SIZE 32</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">// Register: SSI_VERSION_ID_MST</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">// This read-only register stores the specific DW_apb_ssi component version.</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#aed57d0cdd90ee1abbe98e50e621e2658">  429</a></span>&#160;<span class="preprocessor">#define SPI_SSI_VERSION_ID_MST_OFFSET 0x5CUL</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a8f7467b1b35807bbd4da9a32b07c1d5d">  430</a></span>&#160;<span class="preprocessor">#define SPI_SSI_VERSION_ID_MST_NUM  0x1</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ae7267323346897d154bdeaa14df64ae6">  432</a></span>&#160;<span class="preprocessor">#define SPI_SSI_VERSION_ID_MST_SSI_COMP_VERSION_SHIFT    0</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a08d24e48f305ef4e650bf18203bc50bd">  433</a></span>&#160;<span class="preprocessor">#define SPI_SSI_VERSION_ID_MST_SSI_COMP_VERSION_SIZE 32</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">// Register: DR0_MST</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">// Data Register 1. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a602d5c95a2014e97ca90ecf642354152">  441</a></span>&#160;<span class="preprocessor">#define SPI_DR0_MST_OFFSET 0x60UL</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#afe639a50188c0551a5e1ba1401eaeebc">  442</a></span>&#160;<span class="preprocessor">#define SPI_DR0_MST_NUM  0x1</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a636f6a4011ff9b120b0e97422aeb4cfb">  443</a></span>&#160;<span class="preprocessor">#define SPI_DR0_MST_DR_SHIFT    0</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a98e81d065ed4b1980023d8f4d1627fbd">  445</a></span>&#160;<span class="preprocessor">#define SPI_DR0_MST_DR_SIZE 32</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">// Register: RX_SAMPLE_DLY_MST</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">// This register control the number of ssi_clk cycles that are delayed (from the default sample time) before the actual sample of the rxd input occurs.</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a16ba397be8801cadfd2ddc54823f37cb">  453</a></span>&#160;<span class="preprocessor">#define SPI_RX_SAMPLE_DLY_MST_OFFSET 0xF0UL</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ad413f20424ca9a96310278ad7ff2465f">  454</a></span>&#160;<span class="preprocessor">#define SPI_RX_SAMPLE_DLY_MST_NUM  0x1</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ac875298042e986cd2a3c6fae55595636">  455</a></span>&#160;<span class="preprocessor">#define SPI_RX_SAMPLE_DLY_MST_RSD_SHIFT    0</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a4cdf1641369bf4492ad695aebdc50e2b">  456</a></span>&#160;<span class="preprocessor">#define SPI_RX_SAMPLE_DLY_MST_RESERVED_31_8_SHIFT    8</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#a099f7bbc33877b8d4cff7c26a6174d15">  458</a></span>&#160;<span class="preprocessor">#define SPI_RX_SAMPLE_DLY_MST_RSD_SIZE 8</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="al__spi__hw_8h.html#ac02f5cba9bc37c178caf0a044e31304e">  459</a></span>&#160;<span class="preprocessor">#define SPI_RX_SAMPLE_DLY_MST_RESERVED_31_8_SIZE 24</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">/**************************** Type Definitions ******************************/</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="structAL__SPI__HwConfigStruct.html">  463</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="structAL__SPI__HwConfigStruct.html#ab6a26921ba391a72d18e563e4e9339f9">  464</a></span>&#160;    AL_U16                     <a class="code" href="structAL__SPI__HwConfigStruct.html#ab6a26921ba391a72d18e563e4e9339f9">DeviceId</a>;        </div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="structAL__SPI__HwConfigStruct.html#a747883eb82d60a0c041819a1f02c7c86">  465</a></span>&#160;    AL_UINTPTR                 <a class="code" href="structAL__SPI__HwConfigStruct.html#a747883eb82d60a0c041819a1f02c7c86">BaseAddress</a>;     </div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="structAL__SPI__HwConfigStruct.html#a378dbd7c7b324967e141103e007b8106">  466</a></span>&#160;    AL_U32                     <a class="code" href="structAL__SPI__HwConfigStruct.html#a378dbd7c7b324967e141103e007b8106">InputClockHz</a>;</div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="structAL__SPI__HwConfigStruct.html#afaf7c8424dec87a4afb3d887c06a15fb">  467</a></span>&#160;    AL_U32                     <a class="code" href="structAL__SPI__HwConfigStruct.html#afaf7c8424dec87a4afb3d887c06a15fb">IoClockHz</a>;</div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="structAL__SPI__HwConfigStruct.html#a9a1571d4dae1913145f2308d5b0e9ef8">  468</a></span>&#160;    AL_U16                     <a class="code" href="structAL__SPI__HwConfigStruct.html#a9a1571d4dae1913145f2308d5b0e9ef8">IntrId</a>;          </div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="structAL__SPI__HwConfigStruct.html#a7540f8ab661d949dbe26cedd5abbfb92">  469</a></span>&#160;    AL_U16                     <a class="code" href="structAL__SPI__HwConfigStruct.html#a7540f8ab661d949dbe26cedd5abbfb92">FifoLen</a>;         </div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="structAL__SPI__HwConfigStruct.html#a8963ca45ae2ddb53b391e36efeccd65e">  470</a></span>&#160;    AL_U16                     <a class="code" href="structAL__SPI__HwConfigStruct.html#a8963ca45ae2ddb53b391e36efeccd65e">CsSel</a>;           </div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;} <a class="code" href="structAL__SPI__HwConfigStruct.html">AL_SPI_HwConfigStruct</a>;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;}</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="structAL__SPI__HwConfigStruct_html_a7540f8ab661d949dbe26cedd5abbfb92"><div class="ttname"><a href="structAL__SPI__HwConfigStruct.html#a7540f8ab661d949dbe26cedd5abbfb92">AL_SPI_HwConfigStruct::FifoLen</a></div><div class="ttdeci">AL_U16 FifoLen</div><div class="ttdef"><b>Definition:</b> al_spi_hw.h:469</div></div>
<div class="ttc" id="structAL__SPI__HwConfigStruct_html_a378dbd7c7b324967e141103e007b8106"><div class="ttname"><a href="structAL__SPI__HwConfigStruct.html#a378dbd7c7b324967e141103e007b8106">AL_SPI_HwConfigStruct::InputClockHz</a></div><div class="ttdeci">AL_U32 InputClockHz</div><div class="ttdef"><b>Definition:</b> al_spi_hw.h:466</div></div>
<div class="ttc" id="structAL__SPI__HwConfigStruct_html_a747883eb82d60a0c041819a1f02c7c86"><div class="ttname"><a href="structAL__SPI__HwConfigStruct.html#a747883eb82d60a0c041819a1f02c7c86">AL_SPI_HwConfigStruct::BaseAddress</a></div><div class="ttdeci">AL_UINTPTR BaseAddress</div><div class="ttdef"><b>Definition:</b> al_spi_hw.h:465</div></div>
<div class="ttc" id="structAL__SPI__HwConfigStruct_html_afaf7c8424dec87a4afb3d887c06a15fb"><div class="ttname"><a href="structAL__SPI__HwConfigStruct.html#afaf7c8424dec87a4afb3d887c06a15fb">AL_SPI_HwConfigStruct::IoClockHz</a></div><div class="ttdeci">AL_U32 IoClockHz</div><div class="ttdef"><b>Definition:</b> al_spi_hw.h:467</div></div>
<div class="ttc" id="structAL__SPI__HwConfigStruct_html_a8963ca45ae2ddb53b391e36efeccd65e"><div class="ttname"><a href="structAL__SPI__HwConfigStruct.html#a8963ca45ae2ddb53b391e36efeccd65e">AL_SPI_HwConfigStruct::CsSel</a></div><div class="ttdeci">AL_U16 CsSel</div><div class="ttdef"><b>Definition:</b> al_spi_hw.h:470</div></div>
<div class="ttc" id="structAL__SPI__HwConfigStruct_html_a9a1571d4dae1913145f2308d5b0e9ef8"><div class="ttname"><a href="structAL__SPI__HwConfigStruct.html#a9a1571d4dae1913145f2308d5b0e9ef8">AL_SPI_HwConfigStruct::IntrId</a></div><div class="ttdeci">AL_U16 IntrId</div><div class="ttdef"><b>Definition:</b> al_spi_hw.h:468</div></div>
<div class="ttc" id="structAL__SPI__HwConfigStruct_html_ab6a26921ba391a72d18e563e4e9339f9"><div class="ttname"><a href="structAL__SPI__HwConfigStruct.html#ab6a26921ba391a72d18e563e4e9339f9">AL_SPI_HwConfigStruct::DeviceId</a></div><div class="ttdeci">AL_U16 DeviceId</div><div class="ttdef"><b>Definition:</b> al_spi_hw.h:464</div></div>
<div class="ttc" id="structAL__SPI__HwConfigStruct_html"><div class="ttname"><a href="structAL__SPI__HwConfigStruct.html">AL_SPI_HwConfigStruct</a></div><div class="ttdef"><b>Definition:</b> al_spi_hw.h:463</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
