library ieee;
use ieee.std_logic_1164.all;


entity xor_32_bit is
	port(
		input: in std_logic_vector(15 downto 0);
		output: out std_logic
	);
end xor_32_bit;


architecture rtl of xor_32_bit is
begin
	xor_16_bit_ins1: entity work.xor_16_bit port map(
		input => input(15 downto 0), output => output(15 downto 0)
	); 
	xor_16_bit_ins2: entity work.xor_16_bit port map(
		input => input(31 downto 16), output => output(31 downto 16)
	);
end rtl;