module stateMachine_Test;

  reg clk;
  reg reset;
  reg in;
  wire out;

  FSM uut (
    .clk(clk),
    .reset(reset),
    .in(in),
    .out(out)
  );

  initial begin
    clk = 0;
    forever #5 clk = ~clk;
  end

  initial begin
    reset = 1; in = 0; #10;
    reset = 0; in = 1; #10;
    in = 0; #10;
    in = 1; #10;
    in = 1; #10;
    in = 0; #10;
    in = 1; #10;
    $finish;
  end

  initial begin
    $monitor("At time %t, input = %b, output = %b", $time, in, out);
  end

endmodule
