Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o C:/ncue_logic_design/FSM_Finite-State-Machine/FSM_FSM_sch_tb_isim_beh.exe -prj C:/ncue_logic_design/FSM_Finite-State-Machine/FSM_FSM_sch_tb_beh.prj work.FSM_FSM_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "C:/ncue_logic_design/FSM_Finite-State-Machine/FSM.vf" into library work
Analyzing Verilog file "C:/ncue_logic_design/FSM_Finite-State-Machine/FSM.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module GND
Compiling module FDCP
Compiling module FD_MXILINX_FSM
Compiling module AND2B1
Compiling module AND2
Compiling module FSM
Compiling module FSM_FSM_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 8 Verilog Units
Built simulation executable C:/ncue_logic_design/FSM_Finite-State-Machine/FSM_FSM_sch_tb_isim_beh.exe
Fuse Memory Usage: 28892 KB
Fuse CPU Usage: 233 ms
