#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 11 08:45:59 2023
# Process ID: 7300
# Current directory: C:/Users/28711949/Desktop/Project_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8616 C:\Users\28711949\Desktop\Project_FPGA\Project_FPGA.xpr
# Log file: C:/Users/28711949/Desktop/Project_FPGA/vivado.log
# Journal file: C:/Users/28711949/Desktop/Project_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/Xor_Operation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'XOR_OPERATION'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/imports/Project_FPGA/Compteur_Tempo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'COMPTEUR_TEMPO'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/imports/Project_FPGA/Diviseur_Horloge.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CLK_DIV'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/imports/Project_FPGA/Generateur_Trames.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DCC_FRAME_GENERATOR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/Registre_DCC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'REGISTRE_DCC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/DDC_MAE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DDC_MAE'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DCC_Compteur'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Bit0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DCC_Bit0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Bit1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DCC_Bit1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/MAE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAE'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/MAE_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAE_Compteur'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sim_1/new/Compteur_Tempo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Compteur_Tempo_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sim_1/new/Diviseur_Horloge_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Diviseur_Horloge_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sim_1/new/Generateur_Trames_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Generateur_Trames_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sim_1/new/Registre_DCC_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Registre_DCC_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sim_1/new/DCC_Bit0_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DCC_Bit0_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sim_1/new/MAE_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAE_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sim_1/new/TOP_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.sim/sim_1/behav/xsim'
"xelab -wto 1e5d8116712748de85efcacbae10ef8a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1e5d8116712748de85efcacbae10ef8a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.MAE_Compteur [mae_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.MAE [mae_default]
Compiling architecture behavioral of entity xil_defaultlib.REGISTRE_DCC [registre_dcc_default]
Compiling architecture behavioral of entity xil_defaultlib.COMPTEUR_TEMPO [compteur_tempo_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_DIV [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.XOR_OPERATION [xor_operation_default]
Compiling architecture behavioral of entity xil_defaultlib.DCC_FRAME_GENERATOR [dcc_frame_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.DCC_Compteur [dcc_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.DDC_MAE [ddc_mae_default]
Compiling architecture behavioral of entity xil_defaultlib.DCC_Bit0 [dcc_bit0_default]
Compiling architecture behavioral of entity xil_defaultlib.DCC_Bit1 [dcc_bit1_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot TOP_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.sim/sim_1/behav/xsim/xsim.dir/TOP_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 11 08:47:53 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.520 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_tb_behav -key {Behavioral:sim_1:Functional:TOP_tb} -tclbatch {TOP_tb.tcl} -view {C:/Users/28711949/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/28711949/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg
source TOP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1015.520 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.520 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/MAE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAE'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.sim/sim_1/behav/xsim'
"xelab -wto 1e5d8116712748de85efcacbae10ef8a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1e5d8116712748de85efcacbae10ef8a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.MAE_Compteur [mae_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.MAE [mae_default]
Compiling architecture behavioral of entity xil_defaultlib.REGISTRE_DCC [registre_dcc_default]
Compiling architecture behavioral of entity xil_defaultlib.COMPTEUR_TEMPO [compteur_tempo_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_DIV [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.XOR_OPERATION [xor_operation_default]
Compiling architecture behavioral of entity xil_defaultlib.DCC_FRAME_GENERATOR [dcc_frame_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.DCC_Compteur [dcc_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.DDC_MAE [ddc_mae_default]
Compiling architecture behavioral of entity xil_defaultlib.DCC_Bit0 [dcc_bit0_default]
Compiling architecture behavioral of entity xil_defaultlib.DCC_Bit1 [dcc_bit1_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot TOP_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.520 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.520 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1015.520 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
run 1000 us
run 100 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Apr 11 08:55:22 2023] Launched synth_1...
Run output will be captured here: C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.runs/synth_1/runme.log
[Tue Apr 11 08:55:22 2023] Launched impl_1...
Run output will be captured here: C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1015.520 ; gain = 0.000
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
open_hw_manager
close_hw_manager
run 100 us
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.520 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/MAE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAE'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.sim/sim_1/behav/xsim'
"xelab -wto 1e5d8116712748de85efcacbae10ef8a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1e5d8116712748de85efcacbae10ef8a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.MAE_Compteur [mae_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.MAE [mae_default]
Compiling architecture behavioral of entity xil_defaultlib.REGISTRE_DCC [registre_dcc_default]
Compiling architecture behavioral of entity xil_defaultlib.COMPTEUR_TEMPO [compteur_tempo_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_DIV [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.XOR_OPERATION [xor_operation_default]
Compiling architecture behavioral of entity xil_defaultlib.DCC_FRAME_GENERATOR [dcc_frame_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.DCC_Compteur [dcc_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.DDC_MAE [ddc_mae_default]
Compiling architecture behavioral of entity xil_defaultlib.DCC_Bit0 [dcc_bit0_default]
Compiling architecture behavioral of entity xil_defaultlib.DCC_Bit1 [dcc_bit1_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot TOP_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.520 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.520 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Wavedata 42-21] A waveform data source could not be established for the requested wave configuration.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1015.520 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.520 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.sim/sim_1/behav/xsim'
"xelab -wto 1e5d8116712748de85efcacbae10ef8a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1e5d8116712748de85efcacbae10ef8a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Wavedata 42-21] A waveform data source could not be established for the requested wave configuration.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1015.520 ; gain = 0.000
save_wave_config {C:/Users/28711949/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.520 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.sim/sim_1/behav/xsim'
"xelab -wto 1e5d8116712748de85efcacbae10ef8a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1e5d8116712748de85efcacbae10ef8a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_tb_behav -key {Behavioral:sim_1:Functional:TOP_tb} -tclbatch {TOP_tb.tcl} -view {C:/Users/28711949/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/28711949/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg
source TOP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.520 ; gain = 0.000
run 1500 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.520 ; gain = 0.000
run 1500 us
relaunch_sim
