////////////////////////////////////////////////////////////////////////////////
//
// Filename:	./toplevel.v
//
// Project:	ICO Zip, iCE40 ZipCPU demonstration project
//
// DO NOT EDIT THIS FILE!
// Computer Generated: This file is computer generated by AUTOFPGA. DO NOT EDIT.
// DO NOT EDIT THIS FILE!
//
// CmdLine:	autofpga autofpga -o . global.txt bkram.txt buserr.txt clock50.txt pic.txt pwrcount.txt version.txt hbconsole.txt gpio.txt dlyarbiter.txt zipbones.txt sdramdev.txt sdcntl.txt
//
// Creator:	Dan Gisselquist, Ph.D.
//		Gisselquist Technology, LLC
//
////////////////////////////////////////////////////////////////////////////////
//
// Copyright (C) 2017, Gisselquist Technology, LLC
//
// This program is free software (firmware): you can redistribute it and/or
// modify it under the terms of  the GNU General Public License as published
// by the Free Software Foundation, either version 3 of the License, or (at
// your option) any later version.
//
// This program is distributed in the hope that it will be useful, but WITHOUT
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
// for more details.
//
// You should have received a copy of the GNU General Public License along
// with this program.  (It's in the $(ROOT)/doc directory.  Run make with no
// target there if the PDF file isn't present.)  If not, see
// <http://www.gnu.org/licenses/> for a copy.
//
// License:	GPL, v3, as defined and found on www.gnu.org,
//		http://www.gnu.org/licenses/gpl.html
//
//
////////////////////////////////////////////////////////////////////////////////
//
//
`default_nettype	none


//
// Here we declare our toplevel.v (toplevel) design module.
// All design logic must take place beneath this top level.
//
// The port declarations just copy data from the @TOP.PORTLIST
// key, or equivalently from the @MAIN.PORTLIST key if
// @TOP.PORTLIST is absent.  For those peripherals that don't need
// any top level logic, the @MAIN.PORTLIST should be sufficent,
// so the @TOP.PORTLIST key may be left undefined.
//
module	toplevel(i_clk,
    sdram_clk,
    sdram_return_clk,
    pb,
    topsdcntl0_SdramCntl_sd_intf_cke,
    topsdcntl0_SdramCntl_sd_intf_we,
    topsdcntl0_SdramCntl_sd_intf_addr,
    topsdcntl0_SdramCntl_sd_intf_dqml,
    topsdcntl0_SdramCntl_sd_intf_cas,
    topsdcntl0_SdramCntl_sd_intf_dqmh,
    topsdcntl0_SdramCntl_sd_intf_ras,
    topsdcntl0_SdramCntl_sd_intf_bs,
    topsdcntl0_SdramCntl_sd_intf_cs,
    topsdcntl0_SdramCntl_sd_intf_dq,
,
		// GPIO wires
		o_ledg, o_ledr, i_btn,
		// Parallel port to wishbone / console interface
		i_pp_dir, i_pp_clk, io_pp_data, o_pp_clkfb,
		o_dbgwires);
	//
	// Declaring our input and output ports.  We listed these above,
	// now we are declaring them here.
	//
	// These declarations just copy data from the @TOP.IODECLS key,
	// or from the @MAIN.IODECL key if @TOP.IODECL is absent.  For
	// those peripherals that don't do anything at the top level,
	// the @MAIN.IODECL key should be sufficient, so the @TOP.IODECL
	// key may be left undefined.
	//
	input	wire		i_clk;
output sdram_clk;
wire sdram_clk;
input sdram_return_clk;
input pb;
output topsdcntl_SdramCntl0_sd_intf_cke;
reg topsdcntl_SdramCntl0_sd_intf_cke;
output topsdcntl_SdramCntl0_sd_intf_we;
reg topsdcntl_SdramCntl0_sd_intf_we;
output [12:0] topsdcntl_SdramCntl0_sd_intf_addr;
reg [12:0] topsdcntl_SdramCntl0_sd_intf_addr;
output topsdcntl_SdramCntl0_sd_intf_dqml;
reg topsdcntl_SdramCntl0_sd_intf_dqml;
output topsdcntl_SdramCntl0_sd_intf_cas;
reg topsdcntl_SdramCntl0_sd_intf_cas;
output topsdcntl_SdramCntl0_sd_intf_dqmh;
reg topsdcntl_SdramCntl0_sd_intf_dqmh;
output topsdcntl_SdramCntl0_sd_intf_ras;
reg topsdcntl_SdramCntl0_sd_intf_ras;
output [1:0] topsdcntl_SdramCntl0_sd_intf_bs;
reg [1:0] topsdcntl_SdramCntl0_sd_intf_bs;
output topsdcntl_SdramCntl0_sd_intf_cs;
reg topsdcntl_SdramCntl0_sd_intf_cs;
inout [15:0] topsdcntl_SdramCntl0_sd_intf_dq;
wire [15:0] topsdcntl_SdramCntl0_sd_intf_dq;
input master_clk_i;
output sdram_clk_o;
wire sdram_clk_o;
input sdram_clk_i;
input pb_i;
input i_wb_cyc;
input i_wb_stb;
input i_wb_we;
input [31:0] i_wb_addr;
input [15:0] i_wb_data;
output o_wb_ack;
reg o_wb_ack;
output o_wb_stall;
reg o_wb_stall;
output [15:0] o_wb_data;
wire [15:0] o_wb_data;
input [3:0] i_wb_sel;
output SdramCntl0_0_sd_intf_cke;
reg SdramCntl0_0_sd_intf_cke;
output SdramCntl0_0_sd_intf_we;
reg SdramCntl0_0_sd_intf_we;
output [12:0] SdramCntl0_0_sd_intf_addr;
reg [12:0] SdramCntl0_0_sd_intf_addr;
output SdramCntl0_0_sd_intf_dqml;
reg SdramCntl0_0_sd_intf_dqml;
output SdramCntl0_0_sd_intf_cas;
reg SdramCntl0_0_sd_intf_cas;
output SdramCntl0_0_sd_intf_dqmh;
reg SdramCntl0_0_sd_intf_dqmh;
output SdramCntl0_0_sd_intf_ras;
reg SdramCntl0_0_sd_intf_ras;
output [1:0] SdramCntl0_0_sd_intf_bs;
reg [1:0] SdramCntl0_0_sd_intf_bs;
output SdramCntl0_0_sd_intf_cs;
reg SdramCntl0_0_sd_intf_cs;
inout [15:0] SdramCntl0_0_sd_intf_dq;
wire [15:0] SdramCntl0_0_sd_intf_dq;
output SdramCntl0_0_host_intf_wr_i;
wire SdramCntl0_0_host_intf_wr_i;
output SdramCntl0_0_host_intf_done_o;
wire SdramCntl0_0_host_intf_done_o;
output SdramCntl0_0_host_intf_rdPending_o;
wire SdramCntl0_0_host_intf_rdPending_o;
output sdramdevfsm0_0_host_intf_rst_i;
wire sdramdevfsm0_0_host_intf_rst_i;
output [15:0] SdramCntl0_0_host_intf_data_i;
wire [15:0] SdramCntl0_0_host_intf_data_i;
output [15:0] SdramCntl0_0_host_intf_data_o;
wire [15:0] SdramCntl0_0_host_intf_data_o;
output SdramCntl0_0_host_intf_rd_i;
wire SdramCntl0_0_host_intf_rd_i;
output [23:0] SdramCntl0_0_host_intf_addr_i;
wire [23:0] SdramCntl0_0_host_intf_addr_i;

reg pb_prev;
reg pb_debounced;
reg initialized;
reg [5:0] debounce_cntr;
wire clk;
wire clk100MHz;
wire reset;
reg [2:0] SdramCntl0_0_cmd_r;
reg [12:0] SdramCntl0_0_sAddr_x;
reg [2:0] SdramCntl0_0_cmd_x;
reg [1:0] SdramCntl0_0_activeBank_r;
reg [12:0] SdramCntl0_0_sAddr_r;
reg [15:0] SdramCntl0_0_sdramData_x;
reg SdramCntl0_0_activateInProgress_s;
reg SdramCntl0_0_sDataDir_x;
reg SdramCntl0_0_sDataDir_r;
wire [1:0] SdramCntl0_0_ba_x;
reg [4:0] SdramCntl0_0_rdPipeline_r;
wire [12:0] SdramCntl0_0_row_s;
reg [13:0] SdramCntl0_0_rfshCntr_x;
reg [1:0] SdramCntl0_0_ba_r;
reg [4:0] SdramCntl0_0_rdPipeline_x;
reg [13:0] SdramCntl0_0_rfshCntr_r;
reg [15:0] SdramCntl0_0_sDriver;
reg [1:0] SdramCntl0_0_activeBank_x;
reg SdramCntl0_0_doActivate_s;
wire [1:0] SdramCntl0_0_bank_s;
reg [8:0] SdramCntl0_0_refTimer_r;
reg SdramCntl0_0_rdInProgress_s;
reg [8:0] SdramCntl0_0_refTimer_x;
reg SdramCntl0_0_writeInProgress_s;
reg [2:0] SdramCntl0_0_state_x;
reg [15:0] SdramCntl0_0_sData_r;
wire [8:0] SdramCntl0_0_col_s;
reg [2:0] SdramCntl0_0_state_r;
wire [15:0] SdramCntl0_0_sData_x;
reg [9:0] SdramCntl0_0_timer_x;
reg [4:0] SdramCntl0_0_wrPipeline_x;
reg [1:0] SdramCntl0_0_wrTimer_x;
reg [4:0] SdramCntl0_0_wrPipeline_r;
reg [15:0] SdramCntl0_0_sdramData_r;
reg [1:0] SdramCntl0_0_wrTimer_r;
reg [9:0] SdramCntl0_0_timer_r;
reg [1:0] SdramCntl0_0_rasTimer_x;
reg [1:0] SdramCntl0_0_rasTimer_r;
reg sdramdevfsm0_0_rand_load;
reg sdramdevfsm0_0_rand_enable;
reg sdramdevfsm0_0_rd_enable;
wire [15:0] sdramdevfsm0_0_rand_val;
reg [1:0] sdramdevfsm0_0_test_state;
reg [26:0] sdramdevfsm0_0_address;
reg sdramdevfsm0_0_wr_enable;
reg sdramdevfsm0_0_error;
reg [15:0] sdramdevfsm0_0_data_delay0_0_1_tmpdata1;
reg [15:0] sdramdevfsm0_0_data_delay0_0_1_tmpdata;
reg [12:0] SdramCntl0_0_activeRow_x [0:4-1];
reg [12:0] SdramCntl0_0_activeRow_r [0:4-1];
reg SdramCntl0_0_activeFlag_x [0:4-1];
reg SdramCntl0_0_activeFlag_r [0:4-1];

 
	// GPIO wires
	output	wire	[1:0]	o_ledg;
	output	wire		o_ledr;
	input	wire	[1:0]	i_btn;
	// Parallel port to wishbone / console interface
	input	wire		i_pp_dir, i_pp_clk;
	inout	wire	[7:0]	io_pp_data;
	output	wire		o_pp_clkfb;
	output	wire	[7:0]	o_dbgwires;


	//
	// Declaring component data, internal wires and registers
	//
	// These declarations just copy data from the @TOP.DEFNS key
	// within the component data files.
	//
	// GPIO declarations.  The two wire busses are just virtual lists of
	// input (or output) ports.
	wire	[2 -1:0]	i_gpio;
	wire	[11-1:0]	o_gpio;
	wire		s_clk, s_reset;
	//
	//
	// Parallel port interface
	//
	//
	wire	[7:0]	i_pp_data, w_pp_data;
	wire		w_pp_dbg;



	//
	// Time to call the main module within main.v.  Remember, the purpose
	// of the main.v module is to contain all of our portable logic.
	// Things that are Xilinx (or even Altera) specific, or for that
	// matter anything that requires something other than on-off logic,
	// such as the high impedence states required by many wires, is
	// kept in this (toplevel.v) module.  Everything else goes in
	// main.v.
	//
	// We automatically place s_clk, and s_reset here.  You may need
	// to define those above.  (You did, didn't you?)  Other
	// component descriptions come from the keys @TOP.MAIN (if it
	// exists), or @MAIN.PORTLIST if it does not.
	//

	main	thedesign(s_clk, s_reset,
		// GPIO wires
		i_gpio, o_gpio,
		// External USB-UART bus control
		i_pp_clk, i_pp_dir, i_pp_data, w_pp_data, o_pp_clkfb, w_pp_dbg);


	//
	// Our final section to the toplevel is used to provide all of
	// that special logic that couldnt fit in main.  This logic is
	// given by the @TOP.INSERT tag in our data files.
	//


	assign	i_gpio = { i_btn };
	assign	o_ledr = o_gpio[0];
	assign	o_ledg = o_gpio[2:1];

	assign	s_reset = 1'b0; // This design requires local, not global resets

`ifdef	VERILATOR
	assign	s_clk = i_clk;
`else
	reg	clk_50mhz;

	initial	clk_50mhz = 1'b0;
	always @(posedge i_clk)
		clk_50mhz <= !clk_50mhz;
	SB_GB global_buffer(clk_50mhz, s_clk);
`endif


	//
	// Parallel port I/O pin control
	ppio	hbi_io(i_pp_dir, io_pp_data, w_pp_data, i_pp_data);

	assign	o_dbgwires = { i_pp_dir, i_pp_clk, o_pp_clkfb,
				w_pp_dbg, i_pp_data[3:0] };




endmodule // end of toplevel.v module definition
