<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2021.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>4.342</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>4.342</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>4.342</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>5.658</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>5.658</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>5.658</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>5.658</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>25</BRAM>
    <CLB>0</CLB>
    <DSP>55</DSP>
    <FF>36076</FF>
    <LATCH>0</LATCH>
    <LUT>39668</LUT>
    <SRL>820</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>624</BRAM>
    <CLB>0</CLB>
    <DSP>1728</DSP>
    <FF>460800</FF>
    <LUT>230400</LUT>
    <URAM>96</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="main" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="109">aux_3_U aux_4_U aux_U b_num_U b_p_U fadd_32ns_32ns_32_4_full_dsp_1_U1040 fadd_32ns_32ns_32_4_full_dsp_1_U1041 fadd_32ns_32ns_32_4_full_dsp_1_U1052 faddfsub_32ns_32ns_32_4_full_dsp_1_U1039 fcmp_32ns_32ns_1_2_no_dsp_1_U1048 fcmp_32ns_32ns_1_2_no_dsp_1_U1049 fcmp_32ns_32ns_1_2_no_dsp_1_U1054 fcmp_32ns_32ns_1_2_no_dsp_1_U1055 fdiv_32ns_32ns_32_9_no_dsp_1_U1044 fdiv_32ns_32ns_32_9_no_dsp_1_U1045 fdiv_32ns_32ns_32_9_no_dsp_1_U1046 fmul_32ns_32ns_32_3_max_dsp_1_U1042 fmul_32ns_32ns_32_3_max_dsp_1_U1043 fmul_32ns_32ns_32_3_max_dsp_1_U1053 grp_main_Pipeline_VITIS_LOOP_104_338_fu_3684 grp_main_Pipeline_VITIS_LOOP_104_343_fu_3734 grp_main_Pipeline_VITIS_LOOP_104_346_fu_3775 grp_main_Pipeline_VITIS_LOOP_104_349_fu_3839 grp_main_Pipeline_VITIS_LOOP_104_352_fu_3863 grp_main_Pipeline_VITIS_LOOP_104_355_fu_3895 grp_main_Pipeline_VITIS_LOOP_104_359_fu_3927 grp_main_Pipeline_VITIS_LOOP_104_362_fu_3951 grp_main_Pipeline_VITIS_LOOP_104_370_fu_4012 grp_main_Pipeline_VITIS_LOOP_104_376_fu_4113 grp_main_Pipeline_VITIS_LOOP_104_379_fu_4149 grp_main_Pipeline_VITIS_LOOP_104_3_fu_3599 grp_main_Pipeline_VITIS_LOOP_169_166_fu_3970 grp_main_Pipeline_VITIS_LOOP_169_172_fu_4062 grp_main_Pipeline_VITIS_LOOP_169_1_fu_3743 grp_main_Pipeline_VITIS_LOOP_187_167_fu_3981 grp_main_Pipeline_VITIS_LOOP_187_173_fu_4073 grp_main_Pipeline_VITIS_LOOP_187_1_fu_3753 grp_main_Pipeline_VITIS_LOOP_215_1_fu_3784 grp_main_Pipeline_VITIS_LOOP_21_125_fu_3388 grp_main_Pipeline_VITIS_LOOP_21_126_fu_3395 grp_main_Pipeline_VITIS_LOOP_21_127_fu_3402 grp_main_Pipeline_VITIS_LOOP_21_128_fu_3409 grp_main_Pipeline_VITIS_LOOP_21_129_fu_3416 grp_main_Pipeline_VITIS_LOOP_21_130_fu_3423 grp_main_Pipeline_VITIS_LOOP_21_131_fu_3430 grp_main_Pipeline_VITIS_LOOP_21_132_fu_3437 grp_main_Pipeline_VITIS_LOOP_21_133_fu_3447 grp_main_Pipeline_VITIS_LOOP_21_134_fu_3454 grp_main_Pipeline_VITIS_LOOP_21_135_fu_3461 grp_main_Pipeline_VITIS_LOOP_21_163_fu_3476 grp_main_Pipeline_VITIS_LOOP_21_164_fu_3484 grp_main_Pipeline_VITIS_LOOP_21_165_fu_3491 grp_main_Pipeline_VITIS_LOOP_21_171_fu_4028 grp_main_Pipeline_VITIS_LOOP_21_1_fu_3381 grp_main_Pipeline_VITIS_LOOP_311_139_fu_3693 grp_main_Pipeline_VITIS_LOOP_311_1_fu_3645 grp_main_Pipeline_VITIS_LOOP_315_240_fu_3705 grp_main_Pipeline_VITIS_LOOP_315_2_fu_3657 grp_main_Pipeline_VITIS_LOOP_362_1_fu_4035 grp_main_Pipeline_VITIS_LOOP_44_1_fu_4165 grp_main_Pipeline_VITIS_LOOP_458_1_fu_3560 grp_main_Pipeline_VITIS_LOOP_45_1_fu_3468 grp_main_Pipeline_VITIS_LOOP_497_1_fu_3638 grp_main_Pipeline_VITIS_LOOP_53_1_fu_3552 grp_main_Pipeline_VITIS_LOOP_627_156_fu_3904 grp_main_Pipeline_VITIS_LOOP_627_1_fu_3872 grp_main_Pipeline_VITIS_LOOP_68_1_fu_3631 grp_main_Pipeline_VITIS_LOOP_84_136_fu_3669 grp_main_Pipeline_VITIS_LOOP_84_141_fu_3719 grp_main_Pipeline_VITIS_LOOP_84_144_fu_3760 grp_main_Pipeline_VITIS_LOOP_84_147_fu_3824 grp_main_Pipeline_VITIS_LOOP_84_150_fu_3848 grp_main_Pipeline_VITIS_LOOP_84_153_fu_3880 grp_main_Pipeline_VITIS_LOOP_84_157_fu_3912 grp_main_Pipeline_VITIS_LOOP_84_160_fu_3936 grp_main_Pipeline_VITIS_LOOP_84_168_fu_3992 grp_main_Pipeline_VITIS_LOOP_84_174_fu_4090 grp_main_Pipeline_VITIS_LOOP_84_177_fu_4129 grp_main_Pipeline_VITIS_LOOP_84_1_fu_3579 grp_main_Pipeline_VITIS_LOOP_92_237_fu_3676 grp_main_Pipeline_VITIS_LOOP_92_242_fu_3726 grp_main_Pipeline_VITIS_LOOP_92_245_fu_3767 grp_main_Pipeline_VITIS_LOOP_92_248_fu_3831 grp_main_Pipeline_VITIS_LOOP_92_251_fu_3855 grp_main_Pipeline_VITIS_LOOP_92_254_fu_3887 grp_main_Pipeline_VITIS_LOOP_92_258_fu_3919 grp_main_Pipeline_VITIS_LOOP_92_261_fu_3943 grp_main_Pipeline_VITIS_LOOP_92_269_fu_4000 grp_main_Pipeline_VITIS_LOOP_92_275_fu_4098 grp_main_Pipeline_VITIS_LOOP_92_278_fu_4137 grp_main_Pipeline_VITIS_LOOP_92_2_fu_3587 grp_mul_body_1_fu_3960 grp_mul_body_fu_3531 grp_operator_1_1_fu_3543 grp_operator_1_2_fu_3615 grp_operator_1_fu_3568 grp_operator_1_s_fu_4045 grp_operator_2_fu_3520 grp_operator_2_s_fu_4052 grp_operator_3_fu_4171 grp_operator_add_fu_3509 grp_operator_div_fu_3623 grp_p_mul_161_fu_3810 grp_p_mul_1_fu_3799 grp_sqrt_fu_3498 r_num_U r_p_U uitofp_32ns_32_4_no_dsp_1_U1047 v_U</SubModules>
    <Resources BRAM="25" DSP="55" FF="36076" LUT="39668" LUTRAM="664" LogicLUT="38184" RAMB18="1" RAMB36="12" SRL="820"/>
    <LocalResources FF="6073" LUT="1129" LogicLUT="1129"/>
  </RtlModule>
  <RtlModule CELL="inst/aux_3_U" BINDMODULE="main_sqrt_aux_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_sqrt_aux_RAM_AUTO_1R1W">
    <Resources FF="32" LUT="44" LUTRAM="32" LogicLUT="12"/>
  </RtlModule>
  <RtlModule CELL="inst/aux_4_U" BINDMODULE="main_sqrt_aux_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_sqrt_aux_RAM_AUTO_1R1W">
    <Resources FF="32" LUT="32" LUTRAM="32"/>
  </RtlModule>
  <RtlModule CELL="inst/aux_U" BINDMODULE="main_sqrt_aux_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_sqrt_aux_RAM_AUTO_1R1W">
    <Resources FF="32" LUT="44" LUTRAM="32" LogicLUT="12"/>
  </RtlModule>
  <RtlModule CELL="inst/b_num_U" BINDMODULE="main_b_num_RAM_1WNR_AUTO_1R1W" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_b_num_RAM_1WNR_AUTO_1R1W">
    <Resources FF="160" LUT="1707" LUTRAM="248" LogicLUT="1459"/>
  </RtlModule>
  <RtlModule CELL="inst/b_p_U" BINDMODULE="main_b_p_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_b_p_RAM_AUTO_1R1W">
    <Resources BRAM="2" LUT="443" LogicLUT="443" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/fadd_32ns_32ns_32_4_full_dsp_1_U1040" BINDMODULE="main_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_fadd_32ns_32ns_32_4_full_dsp_1">
    <Resources DSP="2" FF="234" LUT="367" LogicLUT="367"/>
    <LocalResources FF="97" LUT="19" LogicLUT="19"/>
  </RtlModule>
  <RtlModule CELL="inst/fadd_32ns_32ns_32_4_full_dsp_1_U1041" BINDMODULE="main_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_fadd_32ns_32ns_32_4_full_dsp_1">
    <Resources DSP="2" FF="234" LUT="270" LogicLUT="270"/>
    <LocalResources FF="97" LUT="50" LogicLUT="50"/>
  </RtlModule>
  <RtlModule CELL="inst/fadd_32ns_32ns_32_4_full_dsp_1_U1052" BINDMODULE="main_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_fadd_32ns_32ns_32_4_full_dsp_1">
    <Resources DSP="2" FF="234" LUT="433" LogicLUT="433"/>
    <LocalResources FF="97" LUT="21" LogicLUT="21"/>
  </RtlModule>
  <RtlModule CELL="inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U1039" BINDMODULE="main_faddfsub_32ns_32ns_32_4_full_dsp_1" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_faddfsub_32ns_32ns_32_4_full_dsp_1">
    <Resources DSP="2" FF="235" LUT="513" LogicLUT="513"/>
    <LocalResources FF="98" LUT="164" LogicLUT="164"/>
  </RtlModule>
  <RtlModule CELL="inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1048" BINDMODULE="main_fcmp_32ns_32ns_1_2_no_dsp_1" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_fcmp_32ns_32ns_1_2_no_dsp_1">
    <Resources FF="64" LUT="676" LogicLUT="676"/>
    <LocalResources FF="64" LUT="131" LogicLUT="131"/>
  </RtlModule>
  <RtlModule CELL="inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049" BINDMODULE="main_fcmp_32ns_32ns_1_2_no_dsp_1" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_fcmp_32ns_32ns_1_2_no_dsp_1">
    <Resources FF="66" LUT="60" LogicLUT="60"/>
    <LocalResources FF="66" LUT="12" LogicLUT="12"/>
  </RtlModule>
  <RtlModule CELL="inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1054" BINDMODULE="main_fcmp_32ns_32ns_1_2_no_dsp_1" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_fcmp_32ns_32ns_1_2_no_dsp_1">
    <Resources FF="67" LUT="54" LogicLUT="54"/>
    <LocalResources FF="67" LUT="7" LogicLUT="7"/>
  </RtlModule>
  <RtlModule CELL="inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1055" BINDMODULE="main_fcmp_32ns_32ns_1_2_no_dsp_1" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_fcmp_32ns_32ns_1_2_no_dsp_1">
    <Resources FF="32" LUT="20" LogicLUT="20"/>
    <LocalResources FF="32"/>
  </RtlModule>
  <RtlModule CELL="inst/fdiv_32ns_32ns_32_9_no_dsp_1_U1044" BINDMODULE="main_fdiv_32ns_32ns_32_9_no_dsp_1" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_fdiv_32ns_32ns_32_9_no_dsp_1">
    <Resources FF="391" LUT="828" LogicLUT="796" SRL="32"/>
    <LocalResources FF="64" LUT="37" LogicLUT="37"/>
  </RtlModule>
  <RtlModule CELL="inst/fdiv_32ns_32ns_32_9_no_dsp_1_U1045" BINDMODULE="main_fdiv_32ns_32ns_32_9_no_dsp_1" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_fdiv_32ns_32ns_32_9_no_dsp_1">
    <Resources FF="391" LUT="792" LogicLUT="760" SRL="32"/>
    <LocalResources FF="64" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/fdiv_32ns_32ns_32_9_no_dsp_1_U1046" BINDMODULE="main_fdiv_32ns_32ns_32_9_no_dsp_1" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_fdiv_32ns_32ns_32_9_no_dsp_1">
    <Resources FF="391" LUT="791" LogicLUT="759" SRL="32"/>
    <LocalResources FF="64"/>
  </RtlModule>
  <RtlModule CELL="inst/fmul_32ns_32ns_32_3_max_dsp_1_U1042" BINDMODULE="main_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_fmul_32ns_32ns_32_3_max_dsp_1">
    <Resources DSP="3" FF="130" LUT="150" LogicLUT="150"/>
    <LocalResources FF="97" LUT="69" LogicLUT="69"/>
  </RtlModule>
  <RtlModule CELL="inst/fmul_32ns_32ns_32_3_max_dsp_1_U1043" BINDMODULE="main_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_fmul_32ns_32ns_32_3_max_dsp_1">
    <Resources DSP="3" FF="130" LUT="103" LogicLUT="103"/>
    <LocalResources FF="97" LUT="22" LogicLUT="22"/>
  </RtlModule>
  <RtlModule CELL="inst/fmul_32ns_32ns_32_3_max_dsp_1_U1053" BINDMODULE="main_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_fmul_32ns_32ns_32_3_max_dsp_1">
    <Resources DSP="3" FF="97" LUT="81" LogicLUT="81"/>
    <LocalResources FF="64" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_104_338_fu_3684" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_104_338">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="5" LUT="22" LogicLUT="22"/>
    <LocalResources FF="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_104_338_fu_3684/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_104_338.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="22" LogicLUT="22"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_104_343_fu_3734" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_104_343">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="5" LUT="22" LogicLUT="22"/>
    <LocalResources FF="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_104_343_fu_3734/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_104_343.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="22" LogicLUT="22"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_104_346_fu_3775" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_104_346">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="5" LUT="17" LogicLUT="17"/>
    <LocalResources FF="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_104_346_fu_3775/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_104_346.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="17" LogicLUT="17"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_104_349_fu_3839" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_104_349">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="5" LUT="18" LogicLUT="18"/>
    <LocalResources FF="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_104_349_fu_3839/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_104_349.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="18" LogicLUT="18"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_104_352_fu_3863" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_104_352">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="5" LUT="16" LogicLUT="16"/>
    <LocalResources FF="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_104_352_fu_3863/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_104_352.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_104_355_fu_3895" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_104_355">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="5" LUT="17" LogicLUT="17"/>
    <LocalResources FF="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_104_355_fu_3895/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_104_355.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="17" LogicLUT="17"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_104_359_fu_3927" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_104_359">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="5" LUT="19" LogicLUT="19"/>
    <LocalResources FF="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_104_359_fu_3927/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_104_359.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="19" LogicLUT="19"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_104_362_fu_3951" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_104_362">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="5" LUT="25" LogicLUT="25"/>
    <LocalResources FF="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_104_362_fu_3951/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_104_362.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="25" LogicLUT="25"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_104_370_fu_4012" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_104_370">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="165" LUT="96" LogicLUT="96"/>
    <LocalResources FF="163" LUT="23" LogicLUT="23"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_104_370_fu_4012/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_104_370.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="73" LogicLUT="73"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_104_376_fu_4113" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_104_376">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="165" LUT="96" LogicLUT="96"/>
    <LocalResources FF="163" LUT="23" LogicLUT="23"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_104_376_fu_4113/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_104_376.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="73" LogicLUT="73"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_104_379_fu_4149" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_104_379">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="165" LUT="95" LogicLUT="95"/>
    <LocalResources FF="163" LUT="23" LogicLUT="23"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_104_379_fu_4149/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_104_379.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="72" LogicLUT="72"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_104_3_fu_3599" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_104_3">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="101" LUT="76" LogicLUT="76"/>
    <LocalResources FF="99" LUT="64" LogicLUT="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_104_3_fu_3599/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_104_3.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="12" LogicLUT="12"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_169_166_fu_3970" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_169_166">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="320" LUT="166" LogicLUT="82" SRL="84"/>
    <LocalResources FF="318" LUT="154" LogicLUT="70" SRL="84"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_169_166_fu_3970/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_169_166.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="12" LogicLUT="12"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_169_172_fu_4062" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_169_172">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="305" LUT="202" LogicLUT="118" SRL="84"/>
    <LocalResources FF="303" LUT="191" LogicLUT="107" SRL="84"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_169_172_fu_4062/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_169_172.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="11" LogicLUT="11"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_169_1_fu_3743" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_169_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="439" LUT="370" LogicLUT="231" SRL="139"/>
    <LocalResources FF="437" LUT="329" LogicLUT="190" SRL="139"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_169_1_fu_3743/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_169_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="41" LogicLUT="41"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_187_167_fu_3981" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_187_167">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="103" LUT="177" LogicLUT="177"/>
    <LocalResources FF="101" LUT="164" LogicLUT="164"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_187_167_fu_3981/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_187_167.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="13" LogicLUT="13"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_187_173_fu_4073" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_187_173">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="103" LUT="241" LogicLUT="241"/>
    <LocalResources FF="101" LUT="228" LogicLUT="228"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_187_173_fu_4073/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_187_173.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="13" LogicLUT="13"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_187_1_fu_3753" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_187_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="7" LUT="17" LogicLUT="17"/>
    <LocalResources FF="5" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_187_1_fu_3753/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_187_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_215_1_fu_3784" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_215_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="201" LUT="150" LogicLUT="147" SRL="3"/>
    <LocalResources FF="199" LUT="68" LogicLUT="65" SRL="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_215_1_fu_3784/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_215_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="82" LogicLUT="82"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_125_fu_3388" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_21_125">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="19" LUT="30" LogicLUT="30"/>
    <LocalResources FF="17" LUT="23" LogicLUT="23"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_125_fu_3388/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_21_125.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="7" LogicLUT="7"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_126_fu_3395" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_21_126">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="22" LUT="39" LogicLUT="39"/>
    <LocalResources FF="20" LUT="30" LogicLUT="30"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_126_fu_3395/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_21_126.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_127_fu_3402" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_21_127">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="22" LUT="79" LogicLUT="79"/>
    <LocalResources FF="20" LUT="65" LogicLUT="65"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_127_fu_3402/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_21_127.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_128_fu_3409" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_21_128">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="22" LUT="79" LogicLUT="79"/>
    <LocalResources FF="20" LUT="71" LogicLUT="71"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_128_fu_3409/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_21_128.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_129_fu_3416" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_21_129">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="19" LUT="79" LogicLUT="79"/>
    <LocalResources FF="17" LUT="72" LogicLUT="72"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_129_fu_3416/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_21_129.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="7" LogicLUT="7"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_130_fu_3423" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_21_130">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="19" LUT="18" LogicLUT="18"/>
    <LocalResources FF="17" LUT="11" LogicLUT="11"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_130_fu_3423/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_21_130.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="7" LogicLUT="7"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_131_fu_3430" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_21_131">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="22" LUT="19" LogicLUT="19"/>
    <LocalResources FF="20" LUT="10" LogicLUT="10"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_131_fu_3430/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_21_131.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_132_fu_3437" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_21_132">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="22" LUT="62" LogicLUT="62"/>
    <LocalResources FF="20" LUT="53" LogicLUT="53"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_132_fu_3437/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_21_132.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_133_fu_3447" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_21_133">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="19" LUT="22" LogicLUT="22"/>
    <LocalResources FF="17" LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_133_fu_3447/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_21_133.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="7" LogicLUT="7"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_134_fu_3454" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_21_134">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="22" LUT="18" LogicLUT="18"/>
    <LocalResources FF="20" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_134_fu_3454/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_21_134.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_135_fu_3461" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_21_135">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="22" LUT="38" LogicLUT="38"/>
    <LocalResources FF="20" LUT="29" LogicLUT="29"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_135_fu_3461/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_21_135.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_163_fu_3476" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_21_163">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="22" LUT="112" LogicLUT="112"/>
    <LocalResources FF="20" LUT="102" LogicLUT="102"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_163_fu_3476/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_21_163.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="10" LogicLUT="10"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_164_fu_3484" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_21_164">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="22" LUT="21" LogicLUT="21"/>
    <LocalResources FF="20" LUT="13" LogicLUT="13"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_164_fu_3484/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_21_164.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_165_fu_3491" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_21_165">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="22" LUT="26" LogicLUT="26"/>
    <LocalResources FF="20" LUT="19" LogicLUT="19"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_165_fu_3491/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_21_165.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="7" LogicLUT="7"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_171_fu_4028" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_21_171">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mux_32_32_1_1_U758</SubModules>
    <Resources FF="19" LUT="36" LogicLUT="36"/>
    <LocalResources FF="17" LUT="30" LogicLUT="30"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_171_fu_4028/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_21_171.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_171_fu_4028/mux_32_32_1_1_U758" BINDMODULE="main_mux_32_32_1_1" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_21_171.v" ORIG_REF_NAME="main_mux_32_32_1_1">
    <Resources LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_3381" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_21_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="22" LUT="22" LogicLUT="22"/>
    <LocalResources FF="20" LUT="13" LogicLUT="13"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_3381/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_21_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_311_139_fu_3693" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_311_139">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="103" LUT="18" LogicLUT="18"/>
    <LocalResources FF="101"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_311_139_fu_3693/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_311_139.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="18" LogicLUT="18"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_311_1_fu_3645" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_311_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="103" LUT="45" LogicLUT="45"/>
    <LocalResources FF="101" LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_311_1_fu_3645/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_311_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="13" LogicLUT="13"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_315_240_fu_3705" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_315_240">
    <SubModules count="3">flow_control_loop_pipe_sequential_init_U mux_32_32_1_1_U490 mux_32_32_1_1_U491</SubModules>
    <Resources FF="80" LUT="233" LogicLUT="196" SRL="37"/>
    <LocalResources FF="78" LUT="159" LogicLUT="122" SRL="37"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_315_240_fu_3705/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_315_240.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="10" LogicLUT="10"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_315_240_fu_3705/mux_32_32_1_1_U490" BINDMODULE="main_mux_32_32_1_1" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_315_240.v" ORIG_REF_NAME="main_mux_32_32_1_1">
    <Resources LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_315_240_fu_3705/mux_32_32_1_1_U491" BINDMODULE="main_mux_32_32_1_1" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_315_240.v" ORIG_REF_NAME="main_mux_32_32_1_1">
    <Resources LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_315_2_fu_3657" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_315_2">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mux_32_32_1_1_U460</SubModules>
    <Resources FF="121" LUT="189" LogicLUT="148" SRL="41"/>
    <LocalResources FF="119" LUT="133" LogicLUT="92" SRL="41"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_315_2_fu_3657/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_315_2.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="24" LogicLUT="24"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_315_2_fu_3657/mux_32_32_1_1_U460" BINDMODULE="main_mux_32_32_1_1" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_315_2.v" ORIG_REF_NAME="main_mux_32_32_1_1">
    <Resources LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_362_1_fu_4035" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_362_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="22" LUT="35" LogicLUT="35"/>
    <LocalResources FF="20" LUT="26" LogicLUT="26"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_362_1_fu_4035/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_362_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_44_1_fu_4165" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_44_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="4" LUT="42" LogicLUT="42"/>
    <LocalResources FF="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_44_1_fu_4165/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_44_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="42" LogicLUT="42"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_458_1_fu_3560" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_458_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="12" LUT="33" LogicLUT="33"/>
    <LocalResources FF="10" LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_458_1_fu_3560/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_458_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="30" LogicLUT="30"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_45_1_fu_3468" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_45_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="29" LUT="209" LogicLUT="209"/>
    <LocalResources FF="27" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_45_1_fu_3468/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_45_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="201" LogicLUT="201"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_497_1_fu_3638" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_497_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="12" LUT="24" LogicLUT="24"/>
    <LocalResources FF="10" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_497_1_fu_3638/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_497_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="19" LogicLUT="19"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_53_1_fu_3552" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_53_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="14" LUT="28" LogicLUT="28"/>
    <LocalResources FF="12" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_53_1_fu_3552/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_53_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="20" LogicLUT="20"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_627_156_fu_3904" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_627_156">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="53" LUT="100" LogicLUT="100"/>
    <LocalResources FF="51" LUT="95" LogicLUT="95"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_627_156_fu_3904/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_627_156.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_627_1_fu_3872" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_627_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="53" LUT="99" LogicLUT="99"/>
    <LocalResources FF="51" LUT="94" LogicLUT="94"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_627_1_fu_3872/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_627_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_68_1_fu_3631" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_68_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="12" LUT="17" LogicLUT="17"/>
    <LocalResources FF="10" LUT="4" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_68_1_fu_3631/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_68_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="13" LogicLUT="13"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_84_136_fu_3669" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_84_136">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="14" LUT="20" LogicLUT="20"/>
    <LocalResources FF="12" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_84_136_fu_3669/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_84_136.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="11" LogicLUT="11"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_84_141_fu_3719" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_84_141">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="14" LUT="29" LogicLUT="29"/>
    <LocalResources FF="12" LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_84_141_fu_3719/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_84_141.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_84_144_fu_3760" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_84_144">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="14" LUT="78" LogicLUT="78"/>
    <LocalResources FF="12" LUT="61" LogicLUT="61"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_84_144_fu_3760/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_84_144.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="17" LogicLUT="17"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_84_147_fu_3824" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_84_147">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="14" LUT="30" LogicLUT="30"/>
    <LocalResources FF="12" LUT="13" LogicLUT="13"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_84_147_fu_3824/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_84_147.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="17" LogicLUT="17"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_84_150_fu_3848" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_84_150">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="14" LUT="37" LogicLUT="37"/>
    <LocalResources FF="12" LUT="21" LogicLUT="21"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_84_150_fu_3848/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_84_150.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_84_153_fu_3880" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_84_153">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="14" LUT="25" LogicLUT="25"/>
    <LocalResources FF="12" LUT="13" LogicLUT="13"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_84_153_fu_3880/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_84_153.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="12" LogicLUT="12"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_84_157_fu_3912" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_84_157">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="16" LUT="86" LogicLUT="86"/>
    <LocalResources FF="14" LUT="68" LogicLUT="68"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_84_157_fu_3912/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_84_157.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="18" LogicLUT="18"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_84_160_fu_3936" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_84_160">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="14" LUT="63" LogicLUT="63"/>
    <LocalResources FF="12" LUT="42" LogicLUT="42"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_84_160_fu_3936/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_84_160.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="21" LogicLUT="21"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_84_168_fu_3992" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_84_168">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="75" LUT="74" LogicLUT="74"/>
    <LocalResources FF="73" LUT="69" LogicLUT="69"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_84_168_fu_3992/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_84_168.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_84_174_fu_4090" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_84_174">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="15" LUT="23" LogicLUT="23"/>
    <LocalResources FF="13" LUT="19" LogicLUT="19"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_84_174_fu_4090/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_84_174.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="4" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_84_177_fu_4129" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_84_177">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="15" LUT="66" LogicLUT="66"/>
    <LocalResources FF="13" LUT="62" LogicLUT="62"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_84_177_fu_4129/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_84_177.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="4" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_84_1_fu_3579" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_84_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="15" LUT="105" LogicLUT="105"/>
    <LocalResources FF="13" LUT="101" LogicLUT="101"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_84_1_fu_3579/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_84_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="4" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_92_237_fu_3676" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_92_237">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="55" LUT="81" LogicLUT="81"/>
    <LocalResources FF="53" LUT="71" LogicLUT="71"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_92_237_fu_3676/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_92_237.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="10" LogicLUT="10"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_92_242_fu_3726" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_92_242">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="55" LUT="81" LogicLUT="81"/>
    <LocalResources FF="53" LUT="72" LogicLUT="72"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_92_242_fu_3726/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_92_242.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_92_245_fu_3767" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_92_245">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="55" LUT="142" LogicLUT="142"/>
    <LocalResources FF="53" LUT="133" LogicLUT="133"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_92_245_fu_3767/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_92_245.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_92_248_fu_3831" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_92_248">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="55" LUT="73" LogicLUT="73"/>
    <LocalResources FF="53" LUT="63" LogicLUT="63"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_92_248_fu_3831/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_92_248.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="10" LogicLUT="10"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_92_251_fu_3855" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_92_251">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="55" LUT="113" LogicLUT="113"/>
    <LocalResources FF="53" LUT="104" LogicLUT="104"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_92_251_fu_3855/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_92_251.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_92_254_fu_3887" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_92_254">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="55" LUT="144" LogicLUT="144"/>
    <LocalResources FF="53" LUT="134" LogicLUT="134"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_92_254_fu_3887/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_92_254.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="10" LogicLUT="10"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_92_258_fu_3919" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_92_258">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="55" LUT="113" LogicLUT="113"/>
    <LocalResources FF="53" LUT="103" LogicLUT="103"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_92_258_fu_3919/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_92_258.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="10" LogicLUT="10"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_92_261_fu_3943" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_92_261">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="55" LUT="110" LogicLUT="110"/>
    <LocalResources FF="53" LUT="100" LogicLUT="100"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_92_261_fu_3943/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_92_261.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="10" LogicLUT="10"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_92_269_fu_4000" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_92_269">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="103" LUT="189" LogicLUT="189"/>
    <LocalResources FF="101" LUT="99" LogicLUT="99"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_92_269_fu_4000/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_92_269.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_92_275_fu_4098" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_92_275">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="103" LUT="189" LogicLUT="189"/>
    <LocalResources FF="101" LUT="99" LogicLUT="99"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_92_275_fu_4098/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_92_275.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_92_278_fu_4137" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_92_278">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="103" LUT="189" LogicLUT="189"/>
    <LocalResources FF="101" LUT="99" LogicLUT="99"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_92_278_fu_4137/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_92_278.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_92_2_fu_3587" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_main_Pipeline_VITIS_LOOP_92_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="103" LUT="238" LogicLUT="238"/>
    <LocalResources FF="101" LUT="147" LogicLUT="147"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_main_Pipeline_VITIS_LOOP_92_2_fu_3587/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="main_main_Pipeline_VITIS_LOOP_92_2.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="91" LogicLUT="91"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_mul_body_1_fu_3960" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_mul_body_1">
    <SubModules count="7">aux_U grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304 grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248 grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266 grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274 grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284 grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292</SubModules>
    <Resources FF="1150" LUT="945" LUTRAM="32" LogicLUT="829" SRL="84"/>
    <LocalResources FF="326" LUT="24" LogicLUT="24"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_mul_body_1_fu_3960/aux_U" BINDMODULE="main_sqrt_aux_RAM_AUTO_1R1W" DEPTH="2" FILE_NAME="main_mul_body_1.v" ORIG_REF_NAME="main_sqrt_aux_RAM_AUTO_1R1W">
    <Resources FF="32" LUT="32" LUTRAM="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_mul_body_1_fu_3960/grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304" DEPTH="2" FILE_NAME="main_mul_body_1.v" ORIG_REF_NAME="main_mul_body_1_Pipeline_VITIS_LOOP_104_3">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="166" LUT="291" LogicLUT="291"/>
    <LocalResources FF="164" LUT="216" LogicLUT="216"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_mul_body_1_fu_3960/grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_mul_body_1_Pipeline_VITIS_LOOP_104_3.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="75" LogicLUT="75"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_mul_body_1_fu_3960/grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248" DEPTH="2" FILE_NAME="main_mul_body_1.v" ORIG_REF_NAME="main_mul_body_1_Pipeline_VITIS_LOOP_169_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="305" LUT="170" LogicLUT="86" SRL="84"/>
    <LocalResources FF="303" LUT="161" LogicLUT="77" SRL="84"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_mul_body_1_fu_3960/grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_mul_body_1_Pipeline_VITIS_LOOP_169_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_mul_body_1_fu_3960/grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266" DEPTH="2" FILE_NAME="main_mul_body_1.v" ORIG_REF_NAME="main_mul_body_1_Pipeline_VITIS_LOOP_187_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="103" LUT="44" LogicLUT="44"/>
    <LocalResources FF="101" LUT="35" LogicLUT="35"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_mul_body_1_fu_3960/grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_mul_body_1_Pipeline_VITIS_LOOP_187_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_mul_body_1_fu_3960/grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274" DEPTH="2" FILE_NAME="main_mul_body_1.v" ORIG_REF_NAME="main_mul_body_1_Pipeline_VITIS_LOOP_21_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="100" LUT="254" LogicLUT="254"/>
    <LocalResources FF="98" LUT="246" LogicLUT="246"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_mul_body_1_fu_3960/grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_mul_body_1_Pipeline_VITIS_LOOP_21_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_mul_body_1_fu_3960/grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284" DEPTH="2" FILE_NAME="main_mul_body_1.v" ORIG_REF_NAME="main_mul_body_1_Pipeline_VITIS_LOOP_84_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="15" LUT="21" LogicLUT="21"/>
    <LocalResources FF="13" LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_mul_body_1_fu_3960/grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_mul_body_1_Pipeline_VITIS_LOOP_84_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_mul_body_1_fu_3960/grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292" DEPTH="2" FILE_NAME="main_mul_body_1.v" ORIG_REF_NAME="main_mul_body_1_Pipeline_VITIS_LOOP_92_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="103" LUT="109" LogicLUT="109"/>
    <LocalResources FF="101" LUT="35" LogicLUT="35"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_mul_body_1_fu_3960/grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_mul_body_1_Pipeline_VITIS_LOOP_92_2.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="74" LogicLUT="74"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_mul_body_fu_3531" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_mul_body">
    <SubModules count="4">aux_U grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403 grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383 grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391</SubModules>
    <Resources FF="1529" LUT="1282" LUTRAM="32" LogicLUT="1250"/>
    <LocalResources FF="1154" LUT="738" LogicLUT="738"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_mul_body_fu_3531/aux_U" BINDMODULE="main_sqrt_aux_RAM_AUTO_1R1W" DEPTH="2" FILE_NAME="main_mul_body.v" ORIG_REF_NAME="main_sqrt_aux_RAM_AUTO_1R1W">
    <Resources FF="32" LUT="36" LUTRAM="32" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_mul_body_fu_3531/grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403" DEPTH="2" FILE_NAME="main_mul_body.v" ORIG_REF_NAME="main_mul_body_Pipeline_VITIS_LOOP_104_3">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="165" LUT="97" LogicLUT="97"/>
    <LocalResources FF="163" LUT="22" LogicLUT="22"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_mul_body_fu_3531/grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_mul_body_Pipeline_VITIS_LOOP_104_3.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="75" LogicLUT="75"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_mul_body_fu_3531/grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383" DEPTH="2" FILE_NAME="main_mul_body.v" ORIG_REF_NAME="main_mul_body_Pipeline_VITIS_LOOP_84_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="75" LUT="110" LogicLUT="110"/>
    <LocalResources FF="73" LUT="105" LogicLUT="105"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_mul_body_fu_3531/grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_mul_body_Pipeline_VITIS_LOOP_84_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_mul_body_fu_3531/grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391" DEPTH="2" FILE_NAME="main_mul_body.v" ORIG_REF_NAME="main_mul_body_Pipeline_VITIS_LOOP_92_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="103" LUT="301" LogicLUT="301"/>
    <LocalResources FF="101" LUT="227" LogicLUT="227"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_mul_body_fu_3531/grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_mul_body_Pipeline_VITIS_LOOP_92_2.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="74" LogicLUT="74"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_1_fu_3543" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_operator_1_1">
    <SubModules count="4">grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364 grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344 grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352 grp_p_mul_fu_318</SubModules>
    <Resources FF="2232" LUT="1907" LUTRAM="32" LogicLUT="1875"/>
    <LocalResources FF="1340" LUT="849" LogicLUT="849"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_1_fu_3543/grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364" DEPTH="2" FILE_NAME="main_operator_1_1.v" ORIG_REF_NAME="main_operator_1_1_Pipeline_VITIS_LOOP_104_3">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="166" LUT="357" LogicLUT="357"/>
    <LocalResources FF="164" LUT="283" LogicLUT="283"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_1_fu_3543/grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_1_1_Pipeline_VITIS_LOOP_104_3.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="74" LogicLUT="74"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_1_fu_3543/grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344" DEPTH="2" FILE_NAME="main_operator_1_1.v" ORIG_REF_NAME="main_operator_1_1_Pipeline_VITIS_LOOP_84_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="75" LUT="117" LogicLUT="117"/>
    <LocalResources FF="73" LUT="112" LogicLUT="112"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_1_fu_3543/grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_1_1_Pipeline_VITIS_LOOP_84_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_1_fu_3543/grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352" DEPTH="2" FILE_NAME="main_operator_1_1.v" ORIG_REF_NAME="main_operator_1_1_Pipeline_VITIS_LOOP_92_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="103" LUT="206" LogicLUT="206"/>
    <LocalResources FF="101" LUT="131" LogicLUT="131"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_1_fu_3543/grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_1_1_Pipeline_VITIS_LOOP_92_2.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="75" LogicLUT="75"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_1_fu_3543/grp_p_mul_fu_318" DEPTH="2" FILE_NAME="main_operator_1_1.v" ORIG_REF_NAME="main_p_mul">
    <SubModules count="1">aux_U</SubModules>
    <Resources FF="548" LUT="378" LUTRAM="32" LogicLUT="346"/>
    <LocalResources FF="516" LUT="342" LogicLUT="342"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_1_fu_3543/grp_p_mul_fu_318/aux_U" BINDMODULE="main_sqrt_aux_RAM_AUTO_1R1W" DEPTH="3" FILE_NAME="main_p_mul.v" ORIG_REF_NAME="main_sqrt_aux_RAM_AUTO_1R1W">
    <Resources FF="32" LUT="36" LUTRAM="32" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_2_fu_3615" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_operator_1_2">
    <SubModules count="3">grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271 grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251 grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259</SubModules>
    <Resources FF="976" LUT="884" LogicLUT="884"/>
    <LocalResources FF="632" LUT="277" LogicLUT="277"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_2_fu_3615/grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271" DEPTH="2" FILE_NAME="main_operator_1_2.v" ORIG_REF_NAME="main_operator_1_2_Pipeline_VITIS_LOOP_104_3">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="166" LUT="293" LogicLUT="293"/>
    <LocalResources FF="164" LUT="218" LogicLUT="218"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_2_fu_3615/grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_1_2_Pipeline_VITIS_LOOP_104_3.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="75" LogicLUT="75"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_2_fu_3615/grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251" DEPTH="2" FILE_NAME="main_operator_1_2.v" ORIG_REF_NAME="main_operator_1_2_Pipeline_VITIS_LOOP_84_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="75" LUT="108" LogicLUT="108"/>
    <LocalResources FF="73" LUT="103" LogicLUT="103"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_2_fu_3615/grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_1_2_Pipeline_VITIS_LOOP_84_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_2_fu_3615/grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259" DEPTH="2" FILE_NAME="main_operator_1_2.v" ORIG_REF_NAME="main_operator_1_2_Pipeline_VITIS_LOOP_92_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="103" LUT="206" LogicLUT="206"/>
    <LocalResources FF="101" LUT="131" LogicLUT="131"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_2_fu_3615/grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_1_2_Pipeline_VITIS_LOOP_92_2.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="75" LogicLUT="75"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_fu_3568" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_operator_1">
    <SubModules count="7">fadd_32ns_32ns_32_4_full_dsp_1_U334 fcmp_32ns_32ns_1_2_no_dsp_1_U335 grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417 grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433 grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380 grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391 grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402</SubModules>
    <Resources DSP="2" FF="1392" LUT="1525" LogicLUT="1525"/>
    <LocalResources FF="678" LUT="225" LogicLUT="225"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_fu_3568/fadd_32ns_32ns_32_4_full_dsp_1_U334" BINDMODULE="main_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="2" FILE_NAME="main_operator_1.v" ORIG_REF_NAME="main_fadd_32ns_32ns_32_4_full_dsp_1">
    <Resources DSP="2" FF="192" LUT="295" LogicLUT="295"/>
    <LocalResources FF="59" LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_fu_3568/fcmp_32ns_32ns_1_2_no_dsp_1_U335" BINDMODULE="main_fcmp_32ns_32ns_1_2_no_dsp_1" DEPTH="2" FILE_NAME="main_operator_1.v" ORIG_REF_NAME="main_fcmp_32ns_32ns_1_2_no_dsp_1">
    <Resources FF="32" LUT="68" LogicLUT="68"/>
    <LocalResources FF="32" LUT="28" LogicLUT="28"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_fu_3568/grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417" DEPTH="2" FILE_NAME="main_operator_1.v" ORIG_REF_NAME="main_operator_1_Pipeline_VITIS_LOOP_104_3">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="166" LUT="416" LogicLUT="416"/>
    <LocalResources FF="164" LUT="341" LogicLUT="341"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_fu_3568/grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_1_Pipeline_VITIS_LOOP_104_3.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="75" LogicLUT="75"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_fu_3568/grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433" DEPTH="2" FILE_NAME="main_operator_1.v" ORIG_REF_NAME="main_operator_1_Pipeline_VITIS_LOOP_21_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="103" LUT="171" LogicLUT="171"/>
    <LocalResources FF="101" LUT="157" LogicLUT="157"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_fu_3568/grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_1_Pipeline_VITIS_LOOP_21_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_fu_3568/grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380" DEPTH="2" FILE_NAME="main_operator_1.v" ORIG_REF_NAME="main_operator_1_Pipeline_VITIS_LOOP_627_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="71" LUT="65" LogicLUT="65"/>
    <LocalResources FF="69" LUT="46" LogicLUT="46"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_fu_3568/grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_1_Pipeline_VITIS_LOOP_627_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="19" LogicLUT="19"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_fu_3568/grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391" DEPTH="2" FILE_NAME="main_operator_1.v" ORIG_REF_NAME="main_operator_1_Pipeline_VITIS_LOOP_84_1">
    <SubModules count="2">fcmp_32ns_32ns_1_2_no_dsp_1_U295 flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="47" LUT="80" LogicLUT="80"/>
    <LocalResources FF="13" LUT="19" LogicLUT="19"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_fu_3568/grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391/fcmp_32ns_32ns_1_2_no_dsp_1_U295" BINDMODULE="main_fcmp_32ns_32ns_1_2_no_dsp_1" DEPTH="3" FILE_NAME="main_operator_1_Pipeline_VITIS_LOOP_84_1.v" ORIG_REF_NAME="main_fcmp_32ns_32ns_1_2_no_dsp_1">
    <Resources FF="32" LUT="56" LogicLUT="56"/>
    <LocalResources FF="32" LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_fu_3568/grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_1_Pipeline_VITIS_LOOP_84_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_fu_3568/grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402" DEPTH="2" FILE_NAME="main_operator_1.v" ORIG_REF_NAME="main_operator_1_Pipeline_VITIS_LOOP_92_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="103" LUT="205" LogicLUT="205"/>
    <LocalResources FF="101" LUT="131" LogicLUT="131"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_fu_3568/grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_1_Pipeline_VITIS_LOOP_92_2.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="74" LogicLUT="74"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_operator_1_s">
    <SubModules count="19">aux_1_U aux_U fadd_32ns_32ns_32_4_full_dsp_1_U850 fadd_32ns_32ns_32_4_full_dsp_1_U851 fadd_32ns_32ns_32_4_full_dsp_1_U857 fadd_32ns_32ns_32_4_full_dsp_1_U858 fmul_32ns_32ns_32_3_max_dsp_1_U855 fmul_32ns_32ns_32_3_max_dsp_1_U859 fmul_32ns_32ns_32_3_max_dsp_1_U860 grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398 grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357 grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336 grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367 grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346 grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304 grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324 grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310 grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378 grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386</SubModules>
    <Resources DSP="17" FF="3281" LUT="3112" LUTRAM="64" LogicLUT="2875" SRL="173"/>
    <LocalResources FF="546" LUT="177" LogicLUT="177"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/aux_1_U" BINDMODULE="main_sqrt_aux_RAM_AUTO_1R1W" DEPTH="2" FILE_NAME="main_operator_1_s.v" ORIG_REF_NAME="main_sqrt_aux_RAM_AUTO_1R1W">
    <Resources FF="32" LUT="32" LUTRAM="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/aux_U" BINDMODULE="main_sqrt_aux_RAM_AUTO_1R1W" DEPTH="2" FILE_NAME="main_operator_1_s.v" ORIG_REF_NAME="main_sqrt_aux_RAM_AUTO_1R1W">
    <Resources FF="32" LUT="32" LUTRAM="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/fadd_32ns_32ns_32_4_full_dsp_1_U850" BINDMODULE="main_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="2" FILE_NAME="main_operator_1_s.v" ORIG_REF_NAME="main_fadd_32ns_32ns_32_4_full_dsp_1">
    <Resources DSP="2" FF="234" LUT="238" LogicLUT="238"/>
    <LocalResources FF="97" LUT="18" LogicLUT="18"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/fadd_32ns_32ns_32_4_full_dsp_1_U851" BINDMODULE="main_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="2" FILE_NAME="main_operator_1_s.v" ORIG_REF_NAME="main_fadd_32ns_32ns_32_4_full_dsp_1">
    <Resources DSP="2" FF="234" LUT="261" LogicLUT="261"/>
    <LocalResources FF="97" LUT="41" LogicLUT="41"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/fadd_32ns_32ns_32_4_full_dsp_1_U857" BINDMODULE="main_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="2" FILE_NAME="main_operator_1_s.v" ORIG_REF_NAME="main_fadd_32ns_32ns_32_4_full_dsp_1">
    <Resources DSP="2" FF="201" LUT="219" LogicLUT="219"/>
    <LocalResources FF="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/fadd_32ns_32ns_32_4_full_dsp_1_U858" BINDMODULE="main_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="2" FILE_NAME="main_operator_1_s.v" ORIG_REF_NAME="main_fadd_32ns_32ns_32_4_full_dsp_1">
    <Resources DSP="2" FF="201" LUT="219" LogicLUT="219"/>
    <LocalResources FF="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/fmul_32ns_32ns_32_3_max_dsp_1_U855" BINDMODULE="main_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="2" FILE_NAME="main_operator_1_s.v" ORIG_REF_NAME="main_fmul_32ns_32ns_32_3_max_dsp_1">
    <Resources DSP="3" FF="66" LUT="64" LogicLUT="64"/>
    <LocalResources FF="33" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/fmul_32ns_32ns_32_3_max_dsp_1_U859" BINDMODULE="main_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="2" FILE_NAME="main_operator_1_s.v" ORIG_REF_NAME="main_fmul_32ns_32ns_32_3_max_dsp_1">
    <Resources DSP="3" FF="97" LUT="78" LogicLUT="78"/>
    <LocalResources FF="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/fmul_32ns_32ns_32_3_max_dsp_1_U860" BINDMODULE="main_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="2" FILE_NAME="main_operator_1_s.v" ORIG_REF_NAME="main_fmul_32ns_32ns_32_3_max_dsp_1">
    <Resources DSP="3" FF="97" LUT="78" LogicLUT="78"/>
    <LocalResources FF="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398" DEPTH="2" FILE_NAME="main_operator_1_s.v" ORIG_REF_NAME="main_operator_1_Pipeline_VITIS_LOOP_104_3_s">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="166" LUT="385" LogicLUT="385"/>
    <LocalResources FF="164" LUT="312" LogicLUT="312"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_1_Pipeline_VITIS_LOOP_104_3_s.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="73" LogicLUT="73"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357" DEPTH="2" FILE_NAME="main_operator_1_s.v" ORIG_REF_NAME="main_operator_1_Pipeline_VITIS_LOOP_169_123">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="383" LUT="312" LogicLUT="228" SRL="84"/>
    <LocalResources FF="381" LUT="300" LogicLUT="216" SRL="84"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_1_Pipeline_VITIS_LOOP_169_123.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="12" LogicLUT="12"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336" DEPTH="2" FILE_NAME="main_operator_1_s.v" ORIG_REF_NAME="main_operator_1_Pipeline_VITIS_LOOP_169_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="383" LUT="132" LogicLUT="48" SRL="84"/>
    <LocalResources FF="381" LUT="123" LogicLUT="39" SRL="84"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_1_Pipeline_VITIS_LOOP_169_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367" DEPTH="2" FILE_NAME="main_operator_1_s.v" ORIG_REF_NAME="main_operator_1_Pipeline_VITIS_LOOP_187_124">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="103" LUT="74" LogicLUT="74"/>
    <LocalResources FF="101" LUT="64" LogicLUT="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_1_Pipeline_VITIS_LOOP_187_124.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="10" LogicLUT="10"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346" DEPTH="2" FILE_NAME="main_operator_1_s.v" ORIG_REF_NAME="main_operator_1_Pipeline_VITIS_LOOP_187_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="103" LUT="142" LogicLUT="142"/>
    <LocalResources FF="101" LUT="131" LogicLUT="131"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_1_Pipeline_VITIS_LOOP_187_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="11" LogicLUT="11"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304" DEPTH="2" FILE_NAME="main_operator_1_s.v" ORIG_REF_NAME="main_operator_1_Pipeline_VITIS_LOOP_21_1_s">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="6" LUT="24" LogicLUT="24"/>
    <LocalResources FF="4" LUT="19" LogicLUT="19"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_1_Pipeline_VITIS_LOOP_21_1_s.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324" DEPTH="2" FILE_NAME="main_operator_1_s.v" ORIG_REF_NAME="main_operator_1_Pipeline_VITIS_LOOP_34_1">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mux_32_32_1_1_U774</SubModules>
    <Resources FF="139" LUT="256" LogicLUT="254" SRL="2"/>
    <LocalResources FF="137" LUT="217" LogicLUT="215" SRL="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_1_Pipeline_VITIS_LOOP_34_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="7" LogicLUT="7"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324/mux_32_32_1_1_U774" BINDMODULE="main_mux_32_32_1_1" DEPTH="3" FILE_NAME="main_operator_1_Pipeline_VITIS_LOOP_34_1.v" ORIG_REF_NAME="main_mux_32_32_1_1">
    <Resources LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310" DEPTH="2" FILE_NAME="main_operator_1_s.v" ORIG_REF_NAME="main_operator_1_Pipeline_VITIS_LOOP_791_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="80" LUT="71" LogicLUT="68" SRL="3"/>
    <LocalResources FF="78" LUT="57" LogicLUT="54" SRL="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_1_Pipeline_VITIS_LOOP_791_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378" DEPTH="2" FILE_NAME="main_operator_1_s.v" ORIG_REF_NAME="main_operator_1_Pipeline_VITIS_LOOP_84_1_s">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="75" LUT="128" LogicLUT="128"/>
    <LocalResources FF="73" LUT="123" LogicLUT="123"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_1_Pipeline_VITIS_LOOP_84_1_s.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386" DEPTH="2" FILE_NAME="main_operator_1_s.v" ORIG_REF_NAME="main_operator_1_Pipeline_VITIS_LOOP_92_2_s">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="103" LUT="190" LogicLUT="190"/>
    <LocalResources FF="101" LUT="99" LogicLUT="99"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_1_s_fu_4045/grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_1_Pipeline_VITIS_LOOP_92_2_s.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="91" LogicLUT="91"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_fu_3520" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_operator_2">
    <SubModules count="4">grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417 grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393 grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403 grp_p_sum_1_fu_381</SubModules>
    <Resources FF="1808" LUT="2252" LogicLUT="2252"/>
    <LocalResources FF="590" LUT="433" LogicLUT="433"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_fu_3520/grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417" DEPTH="2" FILE_NAME="main_operator_2.v" ORIG_REF_NAME="main_operator_2_Pipeline_VITIS_LOOP_104_3">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="166" LUT="224" LogicLUT="224"/>
    <LocalResources FF="164" LUT="152" LogicLUT="152"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_fu_3520/grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_2_Pipeline_VITIS_LOOP_104_3.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="72" LogicLUT="72"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_fu_3520/grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393" DEPTH="2" FILE_NAME="main_operator_2.v" ORIG_REF_NAME="main_operator_2_Pipeline_VITIS_LOOP_84_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="15" LUT="116" LogicLUT="116"/>
    <LocalResources FF="13" LUT="111" LogicLUT="111"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_fu_3520/grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_2_Pipeline_VITIS_LOOP_84_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_fu_3520/grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403" DEPTH="2" FILE_NAME="main_operator_2.v" ORIG_REF_NAME="main_operator_2_Pipeline_VITIS_LOOP_92_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="103" LUT="317" LogicLUT="317"/>
    <LocalResources FF="101" LUT="226" LogicLUT="226"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_fu_3520/grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_2_Pipeline_VITIS_LOOP_92_2.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="91" LogicLUT="91"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_fu_3520/grp_p_sum_1_fu_381" DEPTH="2" FILE_NAME="main_operator_2.v" ORIG_REF_NAME="main_p_sum_1">
    <SubModules count="3">grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317 grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293 grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303</SubModules>
    <Resources FF="934" LUT="1163" LogicLUT="1163"/>
    <LocalResources FF="650" LUT="461" LogicLUT="461"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_fu_3520/grp_p_sum_1_fu_381/grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317" DEPTH="3" FILE_NAME="main_p_sum_1.v" ORIG_REF_NAME="main_p_sum_1_Pipeline_VITIS_LOOP_104_3">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="166" LUT="436" LogicLUT="436"/>
    <LocalResources FF="164" LUT="361" LogicLUT="361"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_fu_3520/grp_p_sum_1_fu_381/grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="main_p_sum_1_Pipeline_VITIS_LOOP_104_3.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="75" LogicLUT="75"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_fu_3520/grp_p_sum_1_fu_381/grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293" DEPTH="3" FILE_NAME="main_p_sum_1.v" ORIG_REF_NAME="main_p_sum_1_Pipeline_VITIS_LOOP_84_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="15" LUT="60" LogicLUT="60"/>
    <LocalResources FF="13" LUT="55" LogicLUT="55"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_fu_3520/grp_p_sum_1_fu_381/grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="main_p_sum_1_Pipeline_VITIS_LOOP_84_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_fu_3520/grp_p_sum_1_fu_381/grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303" DEPTH="3" FILE_NAME="main_p_sum_1.v" ORIG_REF_NAME="main_p_sum_1_Pipeline_VITIS_LOOP_92_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="103" LUT="206" LogicLUT="206"/>
    <LocalResources FF="101" LUT="131" LogicLUT="131"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_fu_3520/grp_p_sum_1_fu_381/grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="main_p_sum_1_Pipeline_VITIS_LOOP_92_2.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="75" LogicLUT="75"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_s_fu_4052" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_operator_2_s">
    <SubModules count="9">fadd_32ns_32ns_32_4_full_dsp_1_U896 fadd_32ns_32ns_32_4_full_dsp_1_U897 fadd_32ns_32ns_32_4_full_dsp_1_U898 fdiv_32ns_32ns_32_9_no_dsp_1_U900 fdiv_32ns_32ns_32_9_no_dsp_1_U901 grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291 grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236 grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271 grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279</SubModules>
    <Resources DSP="6" FF="2438" LUT="3670" LogicLUT="3603" SRL="67"/>
    <LocalResources FF="730" LUT="173" LogicLUT="173"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_s_fu_4052/fadd_32ns_32ns_32_4_full_dsp_1_U896" BINDMODULE="main_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="2" FILE_NAME="main_operator_2_s.v" ORIG_REF_NAME="main_fadd_32ns_32ns_32_4_full_dsp_1">
    <Resources DSP="2" FF="234" LUT="341" LogicLUT="341"/>
    <LocalResources FF="97" LUT="121" LogicLUT="121"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_s_fu_4052/fadd_32ns_32ns_32_4_full_dsp_1_U897" BINDMODULE="main_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="2" FILE_NAME="main_operator_2_s.v" ORIG_REF_NAME="main_fadd_32ns_32ns_32_4_full_dsp_1">
    <Resources DSP="2" FF="233" LUT="322" LogicLUT="322"/>
    <LocalResources FF="96" LUT="102" LogicLUT="102"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_s_fu_4052/fadd_32ns_32ns_32_4_full_dsp_1_U898" BINDMODULE="main_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="2" FILE_NAME="main_operator_2_s.v" ORIG_REF_NAME="main_fadd_32ns_32ns_32_4_full_dsp_1">
    <Resources DSP="2" FF="233" LUT="322" LogicLUT="322"/>
    <LocalResources FF="96" LUT="102" LogicLUT="102"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_s_fu_4052/fdiv_32ns_32ns_32_9_no_dsp_1_U900" BINDMODULE="main_fdiv_32ns_32ns_32_9_no_dsp_1" DEPTH="2" FILE_NAME="main_operator_2_s.v" ORIG_REF_NAME="main_fdiv_32ns_32ns_32_9_no_dsp_1">
    <Resources FF="279" LUT="752" LogicLUT="720" SRL="32"/>
    <LocalResources FF="37"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_s_fu_4052/fdiv_32ns_32ns_32_9_no_dsp_1_U901" BINDMODULE="main_fdiv_32ns_32ns_32_9_no_dsp_1" DEPTH="2" FILE_NAME="main_operator_2_s.v" ORIG_REF_NAME="main_fdiv_32ns_32ns_32_9_no_dsp_1">
    <Resources FF="274" LUT="752" LogicLUT="720" SRL="32"/>
    <LocalResources FF="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_s_fu_4052/grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291" DEPTH="2" FILE_NAME="main_operator_2_s.v" ORIG_REF_NAME="main_operator_2_Pipeline_VITIS_LOOP_104_3_s">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="166" LUT="387" LogicLUT="387"/>
    <LocalResources FF="164" LUT="312" LogicLUT="312"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_s_fu_4052/grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_2_Pipeline_VITIS_LOOP_104_3_s.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="75" LogicLUT="75"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_s_fu_4052/grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236" DEPTH="2" FILE_NAME="main_operator_2_s.v" ORIG_REF_NAME="main_operator_2_Pipeline_VITIS_LOOP_215_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="111" LUT="307" LogicLUT="304" SRL="3"/>
    <LocalResources FF="109" LUT="294" LogicLUT="291" SRL="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_s_fu_4052/grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_2_Pipeline_VITIS_LOOP_215_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="13" LogicLUT="13"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_s_fu_4052/grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271" DEPTH="2" FILE_NAME="main_operator_2_s.v" ORIG_REF_NAME="main_operator_2_Pipeline_VITIS_LOOP_84_1_s">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="75" LUT="108" LogicLUT="108"/>
    <LocalResources FF="73" LUT="103" LogicLUT="103"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_s_fu_4052/grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_2_Pipeline_VITIS_LOOP_84_1_s.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_s_fu_4052/grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279" DEPTH="2" FILE_NAME="main_operator_2_s.v" ORIG_REF_NAME="main_operator_2_Pipeline_VITIS_LOOP_92_2_s">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="103" LUT="206" LogicLUT="206"/>
    <LocalResources FF="101" LUT="131" LogicLUT="131"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_2_s_fu_4052/grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_2_Pipeline_VITIS_LOOP_92_2_s.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="75" LogicLUT="75"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_3_fu_4171" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_operator_3">
    <SubModules count="2">grp_p_sum_2_fu_209 mux_32_32_1_1_U1031</SubModules>
    <Resources FF="1369" LUT="1606" LogicLUT="1606"/>
    <LocalResources FF="520" LUT="399" LogicLUT="399"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_3_fu_4171/grp_p_sum_2_fu_209" DEPTH="2" FILE_NAME="main_operator_3.v" ORIG_REF_NAME="main_p_sum_2">
    <SubModules count="3">grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309 grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285 grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295</SubModules>
    <Resources FF="849" LUT="1175" LogicLUT="1175"/>
    <LocalResources FF="565" LUT="377" LogicLUT="377"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_3_fu_4171/grp_p_sum_2_fu_209/grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309" DEPTH="3" FILE_NAME="main_p_sum_2.v" ORIG_REF_NAME="main_p_sum_2_Pipeline_VITIS_LOOP_104_3">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="166" LUT="386" LogicLUT="386"/>
    <LocalResources FF="164" LUT="309" LogicLUT="309"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_3_fu_4171/grp_p_sum_2_fu_209/grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="main_p_sum_2_Pipeline_VITIS_LOOP_104_3.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="77" LogicLUT="77"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_3_fu_4171/grp_p_sum_2_fu_209/grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285" DEPTH="3" FILE_NAME="main_p_sum_2.v" ORIG_REF_NAME="main_p_sum_2_Pipeline_VITIS_LOOP_84_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="15" LUT="109" LogicLUT="109"/>
    <LocalResources FF="13" LUT="104" LogicLUT="104"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_3_fu_4171/grp_p_sum_2_fu_209/grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="main_p_sum_2_Pipeline_VITIS_LOOP_84_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_3_fu_4171/grp_p_sum_2_fu_209/grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295" DEPTH="3" FILE_NAME="main_p_sum_2.v" ORIG_REF_NAME="main_p_sum_2_Pipeline_VITIS_LOOP_92_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="103" LUT="303" LogicLUT="303"/>
    <LocalResources FF="101" LUT="195" LogicLUT="195"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_3_fu_4171/grp_p_sum_2_fu_209/grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="main_p_sum_2_Pipeline_VITIS_LOOP_92_2.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="108" LogicLUT="108"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_3_fu_4171/mux_32_32_1_1_U1031" BINDMODULE="main_mux_32_32_1_1" DEPTH="2" FILE_NAME="main_operator_3.v" ORIG_REF_NAME="main_mux_32_32_1_1">
    <Resources LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_add_fu_3509" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_operator_add">
    <SubModules count="1">grp_p_sum_fu_207</SubModules>
    <Resources DSP="2" FF="1484" LUT="1698" LogicLUT="1698"/>
    <LocalResources FF="312" LUT="193" LogicLUT="193"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_add_fu_3509/grp_p_sum_fu_207" DEPTH="2" FILE_NAME="main_operator_add.v" ORIG_REF_NAME="main_p_sum">
    <SubModules count="5">fadd_32ns_32ns_32_4_full_dsp_1_U99 fcmp_32ns_32ns_1_2_no_dsp_1_U100 grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327 grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303 grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313</SubModules>
    <Resources DSP="2" FF="1172" LUT="1505" LogicLUT="1505"/>
    <LocalResources FF="655" LUT="305" LogicLUT="305"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_add_fu_3509/grp_p_sum_fu_207/fadd_32ns_32ns_32_4_full_dsp_1_U99" BINDMODULE="main_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="3" FILE_NAME="main_p_sum.v" ORIG_REF_NAME="main_fadd_32ns_32ns_32_4_full_dsp_1">
    <Resources DSP="2" FF="201" LUT="331" LogicLUT="331"/>
    <LocalResources FF="64" LUT="64" LogicLUT="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_add_fu_3509/grp_p_sum_fu_207/fcmp_32ns_32ns_1_2_no_dsp_1_U100" BINDMODULE="main_fcmp_32ns_32ns_1_2_no_dsp_1" DEPTH="3" FILE_NAME="main_p_sum.v" ORIG_REF_NAME="main_fcmp_32ns_32ns_1_2_no_dsp_1">
    <Resources FF="32" LUT="23" LogicLUT="23"/>
    <LocalResources FF="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_add_fu_3509/grp_p_sum_fu_207/grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327" DEPTH="3" FILE_NAME="main_p_sum.v" ORIG_REF_NAME="main_p_sum_Pipeline_VITIS_LOOP_104_3">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="166" LUT="466" LogicLUT="466"/>
    <LocalResources FF="164" LUT="389" LogicLUT="389"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_add_fu_3509/grp_p_sum_fu_207/grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="main_p_sum_Pipeline_VITIS_LOOP_104_3.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="77" LogicLUT="77"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_add_fu_3509/grp_p_sum_fu_207/grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303" DEPTH="3" FILE_NAME="main_p_sum.v" ORIG_REF_NAME="main_p_sum_Pipeline_VITIS_LOOP_84_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="15" LUT="77" LogicLUT="77"/>
    <LocalResources FF="13" LUT="72" LogicLUT="72"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_add_fu_3509/grp_p_sum_fu_207/grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="main_p_sum_Pipeline_VITIS_LOOP_84_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_add_fu_3509/grp_p_sum_fu_207/grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313" DEPTH="3" FILE_NAME="main_p_sum.v" ORIG_REF_NAME="main_p_sum_Pipeline_VITIS_LOOP_92_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="103" LUT="303" LogicLUT="303"/>
    <LocalResources FF="101" LUT="195" LogicLUT="195"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_add_fu_3509/grp_p_sum_fu_207/grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="main_p_sum_Pipeline_VITIS_LOOP_92_2.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="108" LogicLUT="108"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_div_fu_3623" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_operator_div">
    <SubModules count="12">aux_2_U aux_U grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452 grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432 grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440 mux_32_32_1_1_U430 mux_32_32_1_1_U431 mux_32_32_1_1_U432 mux_32_32_1_1_U433 mux_32_32_1_1_U434 mux_32_32_1_1_U435 mux_32_32_1_1_U436</SubModules>
    <Resources FF="2129" LUT="1979" LUTRAM="64" LogicLUT="1915"/>
    <LocalResources FF="1721" LUT="1024" LogicLUT="1024"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_div_fu_3623/aux_2_U" BINDMODULE="main_sqrt_aux_RAM_AUTO_1R1W" DEPTH="2" FILE_NAME="main_operator_div.v" ORIG_REF_NAME="main_sqrt_aux_RAM_AUTO_1R1W">
    <Resources FF="32" LUT="36" LUTRAM="32" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_div_fu_3623/aux_U" BINDMODULE="main_sqrt_aux_RAM_AUTO_1R1W" DEPTH="2" FILE_NAME="main_operator_div.v" ORIG_REF_NAME="main_sqrt_aux_RAM_AUTO_1R1W">
    <Resources FF="32" LUT="84" LUTRAM="32" LogicLUT="52"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_div_fu_3623/grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452" DEPTH="2" FILE_NAME="main_operator_div.v" ORIG_REF_NAME="main_operator_Pipeline_VITIS_LOOP_104_3">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="166" LUT="292" LogicLUT="292"/>
    <LocalResources FF="164" LUT="197" LogicLUT="197"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_div_fu_3623/grp_operator_Pipeline_VITIS_LOOP_104_3_fu_452/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_Pipeline_VITIS_LOOP_104_3.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="95" LogicLUT="95"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_div_fu_3623/grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432" DEPTH="2" FILE_NAME="main_operator_div.v" ORIG_REF_NAME="main_operator_Pipeline_VITIS_LOOP_84_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="75" LUT="128" LogicLUT="128"/>
    <LocalResources FF="73" LUT="123" LogicLUT="123"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_div_fu_3623/grp_operator_Pipeline_VITIS_LOOP_84_1_fu_432/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_Pipeline_VITIS_LOOP_84_1.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_div_fu_3623/grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440" DEPTH="2" FILE_NAME="main_operator_div.v" ORIG_REF_NAME="main_operator_Pipeline_VITIS_LOOP_92_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="103" LUT="190" LogicLUT="190"/>
    <LocalResources FF="101" LUT="99" LogicLUT="99"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_div_fu_3623/grp_operator_Pipeline_VITIS_LOOP_92_2_fu_440/flow_control_loop_pipe_sequential_init_U" BINDMODULE="main_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="main_operator_Pipeline_VITIS_LOOP_92_2.v" ORIG_REF_NAME="main_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="91" LogicLUT="91"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_div_fu_3623/mux_32_32_1_1_U430" BINDMODULE="main_mux_32_32_1_1" DEPTH="2" FILE_NAME="main_operator_div.v" ORIG_REF_NAME="main_mux_32_32_1_1">
    <Resources LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_div_fu_3623/mux_32_32_1_1_U431" BINDMODULE="main_mux_32_32_1_1" DEPTH="2" FILE_NAME="main_operator_div.v" ORIG_REF_NAME="main_mux_32_32_1_1">
    <Resources LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_div_fu_3623/mux_32_32_1_1_U432" BINDMODULE="main_mux_32_32_1_1" DEPTH="2" FILE_NAME="main_operator_div.v" ORIG_REF_NAME="main_mux_32_32_1_1">
    <Resources LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_div_fu_3623/mux_32_32_1_1_U433" BINDMODULE="main_mux_32_32_1_1" DEPTH="2" FILE_NAME="main_operator_div.v" ORIG_REF_NAME="main_mux_32_32_1_1">
    <Resources LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_div_fu_3623/mux_32_32_1_1_U434" BINDMODULE="main_mux_32_32_1_1" DEPTH="2" FILE_NAME="main_operator_div.v" ORIG_REF_NAME="main_mux_32_32_1_1">
    <Resources LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_div_fu_3623/mux_32_32_1_1_U435" BINDMODULE="main_mux_32_32_1_1" DEPTH="2" FILE_NAME="main_operator_div.v" ORIG_REF_NAME="main_mux_32_32_1_1">
    <Resources LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_operator_div_fu_3623/mux_32_32_1_1_U436" BINDMODULE="main_mux_32_32_1_1" DEPTH="2" FILE_NAME="main_operator_div.v" ORIG_REF_NAME="main_mux_32_32_1_1">
    <Resources LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_p_mul_161_fu_3810" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_p_mul_161">
    <SubModules count="5">aux_U fadd_32ns_32ns_32_4_full_dsp_1_U228 fmul_32ns_32ns_32_3_max_dsp_1_U229 fmul_32ns_32ns_32_3_max_dsp_1_U230 fmul_32ns_32ns_32_3_max_dsp_1_U231</SubModules>
    <Resources DSP="11" FF="919" LUT="658" LUTRAM="32" LogicLUT="625" SRL="1"/>
    <LocalResources FF="420" LUT="85" LogicLUT="84" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_p_mul_161_fu_3810/aux_U" BINDMODULE="main_sqrt_aux_RAM_AUTO_1R1W" DEPTH="2" FILE_NAME="main_p_mul_161.v" ORIG_REF_NAME="main_sqrt_aux_RAM_AUTO_1R1W">
    <Resources FF="32" LUT="36" LUTRAM="32" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_p_mul_161_fu_3810/fadd_32ns_32ns_32_4_full_dsp_1_U228" BINDMODULE="main_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="2" FILE_NAME="main_p_mul_161.v" ORIG_REF_NAME="main_fadd_32ns_32ns_32_4_full_dsp_1">
    <Resources DSP="2" FF="201" LUT="315" LogicLUT="315"/>
    <LocalResources FF="64" LUT="64" LogicLUT="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_p_mul_161_fu_3810/fmul_32ns_32ns_32_3_max_dsp_1_U229" BINDMODULE="main_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="2" FILE_NAME="main_p_mul_161.v" ORIG_REF_NAME="main_fmul_32ns_32ns_32_3_max_dsp_1">
    <Resources DSP="3" FF="72" LUT="66" LogicLUT="66"/>
    <LocalResources FF="39" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_p_mul_161_fu_3810/fmul_32ns_32ns_32_3_max_dsp_1_U230" BINDMODULE="main_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="2" FILE_NAME="main_p_mul_161.v" ORIG_REF_NAME="main_fmul_32ns_32ns_32_3_max_dsp_1">
    <Resources DSP="3" FF="97" LUT="78" LogicLUT="78"/>
    <LocalResources FF="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_p_mul_161_fu_3810/fmul_32ns_32ns_32_3_max_dsp_1_U231" BINDMODULE="main_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="2" FILE_NAME="main_p_mul_161.v" ORIG_REF_NAME="main_fmul_32ns_32ns_32_3_max_dsp_1">
    <Resources DSP="3" FF="97" LUT="78" LogicLUT="78"/>
    <LocalResources FF="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_p_mul_1_fu_3799" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_p_mul_1">
    <SubModules count="1">aux_U</SubModules>
    <Resources FF="551" LUT="427" LUTRAM="32" LogicLUT="395"/>
    <LocalResources FF="519" LUT="391" LogicLUT="391"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_p_mul_1_fu_3799/aux_U" BINDMODULE="main_sqrt_aux_RAM_AUTO_1R1W" DEPTH="2" FILE_NAME="main_p_mul_1.v" ORIG_REF_NAME="main_sqrt_aux_RAM_AUTO_1R1W">
    <Resources FF="32" LUT="36" LUTRAM="32" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sqrt_fu_3498" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_sqrt">
    <SubModules count="2">aux_U fsqrt_32ns_32ns_32_8_no_dsp_1_U63</SubModules>
    <Resources FF="1527" LUT="1688" LUTRAM="32" LogicLUT="1645" SRL="11"/>
    <LocalResources FF="1224" LUT="1235" LogicLUT="1235"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sqrt_fu_3498/aux_U" BINDMODULE="main_sqrt_aux_RAM_AUTO_1R1W" DEPTH="2" FILE_NAME="main_sqrt.v" ORIG_REF_NAME="main_sqrt_aux_RAM_AUTO_1R1W">
    <Resources FF="32" LUT="36" LUTRAM="32" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sqrt_fu_3498/fsqrt_32ns_32ns_32_8_no_dsp_1_U63" BINDMODULE="main_fsqrt_32ns_32ns_32_8_no_dsp_1" DEPTH="2" FILE_NAME="main_sqrt.v" ORIG_REF_NAME="main_fsqrt_32ns_32ns_32_8_no_dsp_1">
    <Resources FF="271" LUT="417" LogicLUT="406" SRL="11"/>
    <LocalResources FF="32"/>
  </RtlModule>
  <RtlModule CELL="inst/r_num_U" BINDMODULE="main_r_num_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_r_num_RAM_AUTO_1R1W">
    <Resources BRAM="15" LUT="1105" LogicLUT="1105" RAMB18="1" RAMB36="7"/>
  </RtlModule>
  <RtlModule CELL="inst/r_p_U" BINDMODULE="main_r_p_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_r_p_RAM_AUTO_1R1W">
    <Resources BRAM="8" LUT="277" LogicLUT="277" RAMB36="4"/>
  </RtlModule>
  <RtlModule CELL="inst/uitofp_32ns_32_4_no_dsp_1_U1047" BINDMODULE="main_uitofp_32ns_32_4_no_dsp_1" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_uitofp_32ns_32_4_no_dsp_1">
    <Resources FF="85" LUT="193" LogicLUT="193"/>
    <LocalResources FF="33" LUT="17" LogicLUT="17"/>
  </RtlModule>
  <RtlModule CELL="inst/v_U" BINDMODULE="main_v_ROM_AUTO_1R" DEPTH="1" FILE_NAME="main.v" ORIG_REF_NAME="main_v_ROM_AUTO_1R">
    <Resources FF="26" LUT="16" LogicLUT="16"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="4.127" DATAPATH_LOGIC_DELAY="1.026" DATAPATH_NET_DELAY="3.101" ENDPOINT_PIN="bd_0_i/hls_inst/inst/b_num_U/ram0_reg_0_15_0_0/DP/WE" LOGIC_LEVELS="16" MAX_FANOUT="122" SLACK="5.658" STARTPOINT_PIN="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/din0_buf1_reg[3]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/din0_buf1_reg[3]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="72"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT2" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/tmp_110_reg_605[0]_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="3972"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/ram1_reg_0_63_0_6_i_61" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="292"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/grp_p_sum_fu_207/q0[31]_i_67" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="292"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/grp_p_sum_fu_207/q0[31]_i_58" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_mul_body_fu_3531/q0[31]_i_42" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_operator_1_1_fu_3543/grp_p_mul_fu_318/q0[31]_i_23" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_92_237_fu_3676/q0[31]_i_9" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_92_237_fu_3676/q0[31]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1048/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/q0[31]_i_1__11" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_627_156_fu_3904/ram3_reg_0_63_0_6_i_14" PRIMITIVE_TYPE="CLB.LUT.LUT2" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1048/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram0_reg_0_15_0_0_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/b_num_U/ram0_reg_0_15_0_0/DP" PRIMITIVE_TYPE="CLB.LUTRAM.RAM32X1D" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.127" DATAPATH_LOGIC_DELAY="1.026" DATAPATH_NET_DELAY="3.101" ENDPOINT_PIN="bd_0_i/hls_inst/inst/b_num_U/ram0_reg_0_15_0_0/SP/WE" LOGIC_LEVELS="16" MAX_FANOUT="122" SLACK="5.658" STARTPOINT_PIN="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/din0_buf1_reg[3]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/din0_buf1_reg[3]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="72"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT2" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/tmp_110_reg_605[0]_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="3972"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/ram1_reg_0_63_0_6_i_61" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="292"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/grp_p_sum_fu_207/q0[31]_i_67" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="292"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/grp_p_sum_fu_207/q0[31]_i_58" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_mul_body_fu_3531/q0[31]_i_42" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_operator_1_1_fu_3543/grp_p_mul_fu_318/q0[31]_i_23" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_92_237_fu_3676/q0[31]_i_9" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_92_237_fu_3676/q0[31]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1048/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/q0[31]_i_1__11" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_627_156_fu_3904/ram3_reg_0_63_0_6_i_14" PRIMITIVE_TYPE="CLB.LUT.LUT2" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1048/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram0_reg_0_15_0_0_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/b_num_U/ram0_reg_0_15_0_0/SP" PRIMITIVE_TYPE="CLB.LUTRAM.RAM32X1D" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.127" DATAPATH_LOGIC_DELAY="1.026" DATAPATH_NET_DELAY="3.101" ENDPOINT_PIN="bd_0_i/hls_inst/inst/b_num_U/ram0_reg_0_15_0_0__0/DP/WE" LOGIC_LEVELS="16" MAX_FANOUT="122" SLACK="5.658" STARTPOINT_PIN="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/din0_buf1_reg[3]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/din0_buf1_reg[3]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="72"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT2" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/tmp_110_reg_605[0]_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="3972"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/ram1_reg_0_63_0_6_i_61" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="292"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/grp_p_sum_fu_207/q0[31]_i_67" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="292"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/grp_p_sum_fu_207/q0[31]_i_58" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_mul_body_fu_3531/q0[31]_i_42" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_operator_1_1_fu_3543/grp_p_mul_fu_318/q0[31]_i_23" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_92_237_fu_3676/q0[31]_i_9" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_92_237_fu_3676/q0[31]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1048/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/q0[31]_i_1__11" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_627_156_fu_3904/ram3_reg_0_63_0_6_i_14" PRIMITIVE_TYPE="CLB.LUT.LUT2" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1048/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram0_reg_0_15_0_0_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/b_num_U/ram0_reg_0_15_0_0__0/DP" PRIMITIVE_TYPE="CLB.LUTRAM.RAM32X1D" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.127" DATAPATH_LOGIC_DELAY="1.026" DATAPATH_NET_DELAY="3.101" ENDPOINT_PIN="bd_0_i/hls_inst/inst/b_num_U/ram0_reg_0_15_0_0__0/SP/WE" LOGIC_LEVELS="16" MAX_FANOUT="122" SLACK="5.658" STARTPOINT_PIN="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/din0_buf1_reg[3]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/din0_buf1_reg[3]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="72"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT2" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/tmp_110_reg_605[0]_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="3972"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/ram1_reg_0_63_0_6_i_61" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="292"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/grp_p_sum_fu_207/q0[31]_i_67" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="292"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/grp_p_sum_fu_207/q0[31]_i_58" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_mul_body_fu_3531/q0[31]_i_42" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_operator_1_1_fu_3543/grp_p_mul_fu_318/q0[31]_i_23" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_92_237_fu_3676/q0[31]_i_9" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_92_237_fu_3676/q0[31]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1048/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/q0[31]_i_1__11" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_627_156_fu_3904/ram3_reg_0_63_0_6_i_14" PRIMITIVE_TYPE="CLB.LUT.LUT2" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1048/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram0_reg_0_15_0_0_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/b_num_U/ram0_reg_0_15_0_0__0/SP" PRIMITIVE_TYPE="CLB.LUTRAM.RAM32X1D" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.127" DATAPATH_LOGIC_DELAY="1.026" DATAPATH_NET_DELAY="3.101" ENDPOINT_PIN="bd_0_i/hls_inst/inst/b_num_U/ram0_reg_0_15_0_0__1/DP/WE" LOGIC_LEVELS="16" MAX_FANOUT="122" SLACK="5.658" STARTPOINT_PIN="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/din0_buf1_reg[3]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/din0_buf1_reg[3]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="72"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT2" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/tmp_110_reg_605[0]_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="3972"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/ram1_reg_0_63_0_6_i_61" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="292"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/grp_p_sum_fu_207/q0[31]_i_67" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="292"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/grp_p_sum_fu_207/q0[31]_i_58" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_mul_body_fu_3531/q0[31]_i_42" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_operator_1_1_fu_3543/grp_p_mul_fu_318/q0[31]_i_23" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_92_237_fu_3676/q0[31]_i_9" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_92_237_fu_3676/q0[31]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1048/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/q0[31]_i_1__11" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="16516"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_627_156_fu_3904/ram3_reg_0_63_0_6_i_14" PRIMITIVE_TYPE="CLB.LUT.LUT2" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1048/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram0_reg_0_15_0_0_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/b_num_U/ram0_reg_0_15_0_0__1/DP" PRIMITIVE_TYPE="CLB.LUTRAM.RAM32X1D" LINE_NUMBER=""/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/main_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/main_failfast_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/main_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/main_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/main_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/main_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
