

================================================================
== Vivado HLS Report for 'effect_delay'
================================================================
* Date:           Mon Feb 10 01:21:31 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        pynq_dsp_hls
* Solution:       pynq_dsp_hls
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     7.000|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|   35|    5|   35|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1059|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      7|    1095|   1711|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    425|    -|
|Register         |        -|      -|    1044|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      7|    2139|   3195|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      3|       2|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |pynq_dsp_hls_faddbkb_U1  |pynq_dsp_hls_faddbkb  |        0|      2|  306|  418|    0|
    |pynq_dsp_hls_faddbkb_U2  |pynq_dsp_hls_faddbkb  |        0|      2|  306|  418|    0|
    |pynq_dsp_hls_fmulcud_U3  |pynq_dsp_hls_fmulcud  |        0|      3|  143|  321|    0|
    |pynq_dsp_hls_uitodEe_U4  |pynq_dsp_hls_uitodEe  |        0|      0|  340|  554|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      7| 1095| 1711|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |add_ln103_fu_720_p2      |     +    |      0|  0|   41|          34|          34|
    |add_ln104_fu_735_p2      |     +    |      0|  0|   41|          34|          34|
    |add_ln107_fu_755_p2      |     +    |      0|  0|   39|          32|           1|
    |add_ln339_fu_575_p2      |     +    |      0|  0|   15|           8|           9|
    |add_ln90_fu_476_p2       |     +    |      0|  0|   41|          34|          34|
    |add_ln91_1_fu_529_p2     |     +    |      0|  0|   41|          34|          34|
    |add_ln91_fu_519_p2       |     +    |      0|  0|   40|           1|          33|
    |add_ln92_fu_501_p2       |     +    |      0|  0|   39|           1|          32|
    |add_ln97_fu_679_p2       |     +    |      0|  0|   32|          32|          32|
    |ret_V_fu_452_p2          |     +    |      0|  0|   39|           3|          32|
    |sub_ln1311_fu_589_p2     |     -    |      0|  0|   15|           7|           8|
    |sub_ln97_1_fu_675_p2     |     -    |      0|  0|   32|          32|          32|
    |sub_ln97_fu_685_p2       |     -    |      0|  0|   39|          32|          32|
    |grp_fu_301_p2            |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln879_fu_447_p2     |   icmp   |      0|  0|   18|          31|           1|
    |icmp_ln887_1_fu_750_p2   |   icmp   |      0|  0|   21|          33|          33|
    |icmp_ln887_fu_495_p2     |   icmp   |      0|  0|   21|          33|          33|
    |icmp_ln97_fu_670_p2      |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln98_fu_698_p2      |   icmp   |      0|  0|   18|          32|          32|
    |r_V_fu_629_p2            |   lshr   |      0|  0|   73|          25|          25|
    |ap_block_state13_io      |    or    |      0|  0|    2|           1|           1|
    |or_ln71_fu_318_p2        |    or    |      0|  0|    6|           6|           1|
    |or_ln72_fu_333_p2        |    or    |      0|  0|    6|           6|           2|
    |or_ln73_fu_347_p2        |    or    |      0|  0|    6|           6|           2|
    |or_ln74_fu_371_p2        |    or    |      0|  0|    6|           6|           3|
    |or_ln75_fu_389_p2        |    or    |      0|  0|    6|           6|           3|
    |or_ln76_fu_403_p2        |    or    |      0|  0|    6|           6|           3|
    |currentPeriod_fu_690_p3  |  select  |      0|  0|   32|           1|          32|
    |select_ln107_fu_761_p3   |  select  |      0|  0|   32|           1|          32|
    |select_ln92_fu_507_p3    |  select  |      0|  0|   32|           1|          32|
    |ush_fu_598_p3            |  select  |      0|  0|    9|           1|           9|
    |val_V_fu_663_p3          |  select  |      0|  0|   32|           1|          32|
    |r_V_1_fu_635_p2          |    shl   |      0|  0|  243|          79|          79|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |Total                    |          |      0|  0| 1059|         623|         766|
    +-------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |                      Name                     | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |agg_result_l_write_a_reg_264                   |    9|          2|   32|         64|
    |agg_result_r_write_a_reg_275                   |    9|          2|   32|         64|
    |ap_NS_fsm                                      |  165|         37|    1|         37|
    |ap_phi_mux_agg_result_l_write_a_phi_fu_267_p6  |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_r_write_a_phi_fu_278_p6  |    9|          2|   32|         64|
    |ap_return_0                                    |    9|          2|   32|         64|
    |ap_return_1                                    |    9|          2|   32|         64|
    |config_r_address0                              |   41|          8|    5|         40|
    |config_r_d0                                    |   21|          4|   32|        128|
    |extMemPtr_V_blk_n_AR                           |    9|          2|    1|          2|
    |extMemPtr_V_blk_n_AW                           |    9|          2|    1|          2|
    |extMemPtr_V_blk_n_B                            |    9|          2|    1|          2|
    |extMemPtr_V_blk_n_R                            |    9|          2|    1|          2|
    |extMemPtr_V_blk_n_W                            |    9|          2|    1|          2|
    |grp_fu_294_p0                                  |   15|          3|   32|         96|
    |grp_fu_294_p1                                  |   21|          4|   32|        128|
    |i_op_assign_2_reg_241                          |    9|          2|   32|         64|
    |i_op_assign_3_reg_252                          |    9|          2|   32|         64|
    |m_axi_extMemPtr_V_ARADDR                       |   15|          3|   32|         96|
    |m_axi_extMemPtr_V_AWADDR                       |   15|          3|   32|         96|
    |m_axi_extMemPtr_V_WDATA                        |   15|          3|   32|         96|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |Total                                          |  425|         91|  459|       1239|
    +-----------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |agg_result_l_write_a_reg_264  |  32|   0|   32|          0|
    |agg_result_r_write_a_reg_275  |  32|   0|   32|          0|
    |ap_CS_fsm                     |  36|   0|   36|          0|
    |ap_return_0_preg              |  32|   0|   32|          0|
    |ap_return_1_preg              |  32|   0|   32|          0|
    |auxRawL_V_reg_992             |  32|   0|   32|          0|
    |auxRawR_V_reg_997             |  32|   0|   32|          0|
    |dst_l_reg_1012                |  32|   0|   32|          0|
    |dst_r_reg_1017                |  32|   0|   32|          0|
    |extMemPtr_V_addr_1_reg_943    |  32|   0|   32|          0|
    |extMemPtr_V_addr_2_reg_980    |  32|   0|   32|          0|
    |extMemPtr_V_addr_3_reg_986    |  32|   0|   32|          0|
    |extMemPtr_V_addr_reg_920      |  32|   0|   32|          0|
    |i_op_assign_2_reg_241         |  32|   0|   32|          0|
    |i_op_assign_3_reg_252         |  32|   0|   32|          0|
    |icmp_ln879_reg_884            |   1|   0|    1|          0|
    |icmp_ln891_reg_893            |   1|   0|    1|          0|
    |icmp_ln98_reg_976             |   1|   0|    1|          0|
    |isNeg_reg_965                 |   1|   0|    1|          0|
    |maxIndex_V_reg_878            |  31|   0|   32|          1|
    |memAddr_reg_809               |  32|   0|   32|          0|
    |memSize_reg_820               |  32|   0|   32|          0|
    |periodRatio_reg_873           |  31|   0|   32|          1|
    |rdIndex_reg_863               |   2|   0|    5|          3|
    |reg_306                       |  32|   0|   32|          0|
    |ret_V_reg_905                 |  32|   0|   32|          0|
    |select_ln92_reg_931           |  32|   0|   32|          0|
    |sext_ln1354_reg_926           |  33|   0|   33|          0|
    |tmp_16_reg_790                |   3|   0|    6|          3|
    |tmp_V_1_reg_960               |  23|   0|   23|          0|
    |tmp_V_reg_954                 |   8|   0|    8|          0|
    |tmp_reg_949                   |  32|   0|   32|          0|
    |trunc_ln368_reg_837           |  31|   0|   31|          0|
    |ush_reg_970                   |   9|   0|    9|          0|
    |val_assign_9_reg_826          |  31|   0|   31|          0|
    |volRatio_reg_868              |  31|   0|   32|          1|
    |wrIndex_load_reg_888          |  32|   0|   32|          0|
    |wrIndex_reg_858               |   2|   0|    5|          3|
    |zext_ln90_1_reg_910           |  32|   0|   34|          2|
    |zext_ln90_3_reg_915           |  32|   0|   34|          2|
    |zext_ln91_reg_938             |  33|   0|   34|          1|
    +------------------------------+----+----+-----+-----------+
    |Total                         |1044|   0| 1061|         17|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |  effect_delay | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |  effect_delay | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |  effect_delay | return value |
|ap_done                     | out |    1| ap_ctrl_hs |  effect_delay | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |  effect_delay | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |  effect_delay | return value |
|ap_return_0                 | out |   32| ap_ctrl_hs |  effect_delay | return value |
|ap_return_1                 | out |   32| ap_ctrl_hs |  effect_delay | return value |
|inData_l                    |  in |   32|   ap_none  |    inData_l   |    scalar    |
|inData_r                    |  in |   32|   ap_none  |    inData_r   |    scalar    |
|config_r_address0           | out |    5|  ap_memory |    config_r   |     array    |
|config_r_ce0                | out |    1|  ap_memory |    config_r   |     array    |
|config_r_we0                | out |    1|  ap_memory |    config_r   |     array    |
|config_r_d0                 | out |   32|  ap_memory |    config_r   |     array    |
|config_r_q0                 |  in |   32|  ap_memory |    config_r   |     array    |
|config_offset               |  in |    3|   ap_none  | config_offset |    scalar    |
|m_axi_extMemPtr_V_AWVALID   | out |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_AWREADY   |  in |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_AWADDR    | out |   32|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_AWID      | out |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_AWLEN     | out |   32|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_AWSIZE    | out |    3|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_AWBURST   | out |    2|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_AWLOCK    | out |    2|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_AWCACHE   | out |    4|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_AWPROT    | out |    3|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_AWQOS     | out |    4|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_AWREGION  | out |    4|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_AWUSER    | out |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_WVALID    | out |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_WREADY    |  in |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_WDATA     | out |   32|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_WSTRB     | out |    4|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_WLAST     | out |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_WID       | out |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_WUSER     | out |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_ARVALID   | out |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_ARREADY   |  in |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_ARADDR    | out |   32|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_ARID      | out |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_ARLEN     | out |   32|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_ARSIZE    | out |    3|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_ARBURST   | out |    2|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_ARLOCK    | out |    2|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_ARCACHE   | out |    4|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_ARPROT    | out |    3|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_ARQOS     | out |    4|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_ARREGION  | out |    4|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_ARUSER    | out |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_RVALID    |  in |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_RREADY    | out |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_RDATA     |  in |   32|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_RLAST     |  in |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_RID       |  in |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_RUSER     |  in |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_RRESP     |  in |    2|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_BVALID    |  in |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_BREADY    | out |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_BRESP     |  in |    2|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_BID       |  in |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_BUSER     |  in |    1|    m_axi   |  extMemPtr_V  |    pointer   |
+----------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 36 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 36 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%config_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %config_offset)" [pynq_dsp_hls.cpp:71]   --->   Operation 37 'read' 'config_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_16 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %config_offset_read, i3 0)" [pynq_dsp_hls.cpp:71]   --->   Operation 38 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln71 = or i6 %tmp_16, 1" [pynq_dsp_hls.cpp:71]   --->   Operation 39 'or' 'or_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 0, i6 %or_ln71)" [pynq_dsp_hls.cpp:71]   --->   Operation 40 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%config_addr = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_17" [pynq_dsp_hls.cpp:71]   --->   Operation 41 'getelementptr' 'config_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (2.32ns)   --->   "%memAddr = load i32* %config_addr, align 4" [pynq_dsp_hls.cpp:71]   --->   Operation 42 'load' 'memAddr' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%or_ln72 = or i6 %tmp_16, 2" [pynq_dsp_hls.cpp:72]   --->   Operation 43 'or' 'or_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_18 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 0, i6 %or_ln72)" [pynq_dsp_hls.cpp:72]   --->   Operation 44 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%config_addr_1 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_18" [pynq_dsp_hls.cpp:72]   --->   Operation 45 'getelementptr' 'config_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (2.32ns)   --->   "%memAddr = load i32* %config_addr, align 4" [pynq_dsp_hls.cpp:71]   --->   Operation 46 'load' 'memAddr' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 47 [2/2] (2.32ns)   --->   "%memSize = load i32* %config_addr_1, align 4" [pynq_dsp_hls.cpp:72]   --->   Operation 47 'load' 'memSize' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln73 = or i6 %tmp_16, 3" [pynq_dsp_hls.cpp:73]   --->   Operation 48 'or' 'or_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 0, i6 %or_ln73)" [pynq_dsp_hls.cpp:73]   --->   Operation 49 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%config_addr_2 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_19" [pynq_dsp_hls.cpp:73]   --->   Operation 50 'getelementptr' 'config_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/2] (2.32ns)   --->   "%memSize = load i32* %config_addr_1, align 4" [pynq_dsp_hls.cpp:72]   --->   Operation 51 'load' 'memSize' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 52 [2/2] (2.32ns)   --->   "%p_Val2_s = load i32* %config_addr_2, align 4" [pynq_dsp_hls.cpp:73]   --->   Operation 52 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%val_assign_9 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %memSize, i32 1, i32 31)" [pynq_dsp_hls.cpp:79]   --->   Operation 53 'partselect' 'val_assign_9' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln74 = or i6 %tmp_16, 4" [pynq_dsp_hls.cpp:74]   --->   Operation 54 'or' 'or_ln74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 0, i6 %or_ln74)" [pynq_dsp_hls.cpp:74]   --->   Operation 55 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%config_addr_3 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_s" [pynq_dsp_hls.cpp:74]   --->   Operation 56 'getelementptr' 'config_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (2.32ns)   --->   "%p_Val2_s = load i32* %config_addr_2, align 4" [pynq_dsp_hls.cpp:73]   --->   Operation 57 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i32 %p_Val2_s to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:73]   --->   Operation 58 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (2.32ns)   --->   "%p_Val2_10 = load i32* %config_addr_3, align 4" [pynq_dsp_hls.cpp:74]   --->   Operation 59 'load' 'p_Val2_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 4.23>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([32 x i32]* %config_r, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 60 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%inData_r_read = call float @_ssdm_op_Read.ap_auto.float(float %inData_r)" [pynq_dsp_hls.cpp:71]   --->   Operation 61 'read' 'inData_r_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%inData_l_read = call float @_ssdm_op_Read.ap_auto.float(float %inData_l)" [pynq_dsp_hls.cpp:71]   --->   Operation 62 'read' 'inData_l_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln75 = or i6 %tmp_16, 5" [pynq_dsp_hls.cpp:75]   --->   Operation 63 'or' 'or_ln75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_20 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 0, i6 %or_ln75)" [pynq_dsp_hls.cpp:75]   --->   Operation 64 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%wrIndex = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_20" [pynq_dsp_hls.cpp:75]   --->   Operation 65 'getelementptr' 'wrIndex' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln76 = or i6 %tmp_16, 6" [pynq_dsp_hls.cpp:76]   --->   Operation 66 'or' 'or_ln76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_21 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 0, i6 %or_ln76)" [pynq_dsp_hls.cpp:76]   --->   Operation 67 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%rdIndex = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_21" [pynq_dsp_hls.cpp:76]   --->   Operation 68 'getelementptr' 'rdIndex' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %extMemPtr_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 32, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:73]   --->   Operation 70 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%volRatio = bitcast i32 %p_Result_s to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:73]   --->   Operation 71 'bitcast' 'volRatio' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/2] (2.32ns)   --->   "%p_Val2_10 = load i32* %config_addr_3, align 4" [pynq_dsp_hls.cpp:74]   --->   Operation 72 'load' 'p_Val2_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln368_6 = trunc i32 %p_Val2_10 to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:74]   --->   Operation 73 'trunc' 'trunc_ln368_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_18 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_6)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:74]   --->   Operation 74 'bitconcatenate' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%periodRatio = bitcast i32 %p_Result_18 to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:74]   --->   Operation 75 'bitcast' 'periodRatio' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%maxIndex_V = zext i31 %val_assign_9 to i32" [pynq_dsp_hls.cpp:79]   --->   Operation 76 'zext' 'maxIndex_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (2.47ns)   --->   "%icmp_ln879 = icmp eq i31 %val_assign_9, 0" [pynq_dsp_hls.cpp:80]   --->   Operation 77 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.76ns)   --->   "br i1 %icmp_ln879, label %3, label %1" [pynq_dsp_hls.cpp:80]   --->   Operation 78 'br' <Predicate = true> <Delay = 1.76>
ST_5 : Operation 79 [2/2] (2.32ns)   --->   "%wrIndex_load = load i32* %wrIndex, align 4" [pynq_dsp_hls.cpp:83]   --->   Operation 79 'load' 'wrIndex_load' <Predicate = (!icmp_ln879)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 4.79>
ST_6 : Operation 80 [1/2] (2.32ns)   --->   "%wrIndex_load = load i32* %wrIndex, align 4" [pynq_dsp_hls.cpp:83]   --->   Operation 80 'load' 'wrIndex_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 81 [1/1] (2.47ns)   --->   "%icmp_ln891 = icmp ult i32 %wrIndex_load, %maxIndex_V" [pynq_dsp_hls.cpp:83]   --->   Operation 81 'icmp' 'icmp_ln891' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln891, label %2, label %._crit_edge" [pynq_dsp_hls.cpp:83]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [2/2] (2.32ns)   --->   "%rdIndex_load = load i32* %rdIndex, align 4" [pynq_dsp_hls.cpp:83]   --->   Operation 83 'load' 'rdIndex_load' <Predicate = (icmp_ln891)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 7 <SV = 6> <Delay = 6.56>
ST_7 : Operation 84 [1/2] (2.32ns)   --->   "%rdIndex_load = load i32* %rdIndex, align 4" [pynq_dsp_hls.cpp:83]   --->   Operation 84 'load' 'rdIndex_load' <Predicate = (icmp_ln891)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 85 [1/1] (2.47ns)   --->   "%icmp_ln891_1 = icmp ult i32 %rdIndex_load, %maxIndex_V" [pynq_dsp_hls.cpp:83]   --->   Operation 85 'icmp' 'icmp_ln891_1' <Predicate = (icmp_ln891)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (1.76ns)   --->   "br i1 %icmp_ln891_1, label %._crit_edge201_ifconv, label %._crit_edge" [pynq_dsp_hls.cpp:83]   --->   Operation 86 'br' <Predicate = (icmp_ln891)> <Delay = 1.76>
ST_7 : Operation 87 [1/1] (2.32ns)   --->   "store i32 0, i32* %rdIndex, align 4" [pynq_dsp_hls.cpp:85]   --->   Operation 87 'store' <Predicate = (!icmp_ln891_1) | (!icmp_ln891)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 88 [1/1] (1.76ns)   --->   "br label %._crit_edge201_ifconv" [pynq_dsp_hls.cpp:86]   --->   Operation 88 'br' <Predicate = (!icmp_ln891_1) | (!icmp_ln891)> <Delay = 1.76>
ST_7 : Operation 89 [6/6] (6.41ns)   --->   "%tmp = uitofp i32 %memSize to float" [pynq_dsp_hls.cpp:95]   --->   Operation 89 'uitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 90 [5/6] (6.41ns)   --->   "%tmp = uitofp i32 %memSize to float" [pynq_dsp_hls.cpp:95]   --->   Operation 90 'uitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.41>
ST_9 : Operation 91 [4/4] (5.70ns)   --->   "%monitorSrcL = fmul float %volRatio, %inData_l_read" [pynq_dsp_hls.cpp:88]   --->   Operation 91 'fmul' 'monitorSrcL' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [4/6] (6.41ns)   --->   "%tmp = uitofp i32 %memSize to float" [pynq_dsp_hls.cpp:95]   --->   Operation 92 'uitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.41>
ST_10 : Operation 93 [3/4] (5.70ns)   --->   "%monitorSrcL = fmul float %volRatio, %inData_l_read" [pynq_dsp_hls.cpp:88]   --->   Operation 93 'fmul' 'monitorSrcL' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [4/4] (5.70ns)   --->   "%monitorSrcR = fmul float %volRatio, %inData_r_read" [pynq_dsp_hls.cpp:89]   --->   Operation 94 'fmul' 'monitorSrcR' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (2.52ns)   --->   "%ret_V = add i32 -2, %maxIndex_V" [pynq_dsp_hls.cpp:92]   --->   Operation 95 'add' 'ret_V' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [3/6] (6.41ns)   --->   "%tmp = uitofp i32 %memSize to float" [pynq_dsp_hls.cpp:95]   --->   Operation 96 'uitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.41>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i32 [ 0, %._crit_edge ], [ %wrIndex_load, %2 ]" [pynq_dsp_hls.cpp:83]   --->   Operation 97 'phi' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [2/4] (5.70ns)   --->   "%monitorSrcL = fmul float %volRatio, %inData_l_read" [pynq_dsp_hls.cpp:88]   --->   Operation 98 'fmul' 'monitorSrcL' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [3/4] (5.70ns)   --->   "%monitorSrcR = fmul float %volRatio, %inData_r_read" [pynq_dsp_hls.cpp:89]   --->   Operation 99 'fmul' 'monitorSrcR' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i32 %memAddr to i34" [pynq_dsp_hls.cpp:90]   --->   Operation 100 'zext' 'zext_ln90_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln90_2 = zext i32 %i_op_assign_2 to i33" [pynq_dsp_hls.cpp:90]   --->   Operation 101 'zext' 'zext_ln90_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %i_op_assign_2, i1 false)" [pynq_dsp_hls.cpp:90]   --->   Operation 102 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln90_3 = zext i33 %shl_ln to i34" [pynq_dsp_hls.cpp:90]   --->   Operation 103 'zext' 'zext_ln90_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (2.59ns)   --->   "%add_ln90 = add i34 %zext_ln90_1, %zext_ln90_3" [pynq_dsp_hls.cpp:90]   --->   Operation 104 'add' 'add_ln90' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln90_4 = zext i34 %add_ln90 to i64" [pynq_dsp_hls.cpp:90]   --->   Operation 105 'zext' 'zext_ln90_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%extMemPtr_V_addr = getelementptr i32* %extMemPtr_V, i64 %zext_ln90_4" [pynq_dsp_hls.cpp:90]   --->   Operation 106 'getelementptr' 'extMemPtr_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1354 = sext i32 %ret_V to i33" [pynq_dsp_hls.cpp:92]   --->   Operation 107 'sext' 'sext_ln1354' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (2.47ns)   --->   "%icmp_ln887 = icmp slt i33 %zext_ln90_2, %sext_ln1354" [pynq_dsp_hls.cpp:92]   --->   Operation 108 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (2.55ns)   --->   "%add_ln92 = add i32 1, %i_op_assign_2" [pynq_dsp_hls.cpp:92]   --->   Operation 109 'add' 'add_ln92' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.69ns)   --->   "%select_ln92 = select i1 %icmp_ln887, i32 %add_ln92, i32 0" [pynq_dsp_hls.cpp:92]   --->   Operation 110 'select' 'select_ln92' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (2.32ns)   --->   "store i32 %select_ln92, i32* %wrIndex, align 4" [pynq_dsp_hls.cpp:92]   --->   Operation 111 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 112 [2/6] (6.41ns)   --->   "%tmp = uitofp i32 %memSize to float" [pynq_dsp_hls.cpp:95]   --->   Operation 112 'uitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.00>
ST_12 : Operation 113 [1/4] (5.70ns)   --->   "%monitorSrcL = fmul float %volRatio, %inData_l_read" [pynq_dsp_hls.cpp:88]   --->   Operation 113 'fmul' 'monitorSrcL' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [2/4] (5.70ns)   --->   "%monitorSrcR = fmul float %volRatio, %inData_r_read" [pynq_dsp_hls.cpp:89]   --->   Operation 114 'fmul' 'monitorSrcR' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i32 %memAddr to i33" [pynq_dsp_hls.cpp:90]   --->   Operation 115 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (7.00ns)   --->   "%extMemPtr_V_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %extMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:90]   --->   Operation 116 'writereq' 'extMemPtr_V_addr_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 117 [1/1] (2.55ns)   --->   "%add_ln91 = add i33 1, %zext_ln90" [pynq_dsp_hls.cpp:91]   --->   Operation 117 'add' 'add_ln91' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i33 %add_ln91 to i34" [pynq_dsp_hls.cpp:91]   --->   Operation 118 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (2.59ns)   --->   "%add_ln91_1 = add i34 %zext_ln91, %zext_ln90_3" [pynq_dsp_hls.cpp:91]   --->   Operation 119 'add' 'add_ln91_1' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i34 %add_ln91_1 to i64" [pynq_dsp_hls.cpp:91]   --->   Operation 120 'zext' 'zext_ln91_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%extMemPtr_V_addr_1 = getelementptr i32* %extMemPtr_V, i64 %zext_ln91_1" [pynq_dsp_hls.cpp:91]   --->   Operation 121 'getelementptr' 'extMemPtr_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/6] (6.41ns)   --->   "%tmp = uitofp i32 %memSize to float" [pynq_dsp_hls.cpp:95]   --->   Operation 122 'uitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.00>
ST_13 : Operation 123 [1/4] (5.70ns)   --->   "%monitorSrcR = fmul float %volRatio, %inData_r_read" [pynq_dsp_hls.cpp:89]   --->   Operation 123 'fmul' 'monitorSrcR' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln705 = bitcast float %monitorSrcL to i32" [pynq_dsp_hls.cpp:90]   --->   Operation 124 'bitcast' 'bitcast_ln705' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (7.00ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %extMemPtr_V_addr, i32 %bitcast_ln705, i4 -1)" [pynq_dsp_hls.cpp:90]   --->   Operation 125 'write' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 126 [1/1] (7.00ns)   --->   "%extMemPtr_V_addr_1_r = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %extMemPtr_V_addr_1, i32 1)" [pynq_dsp_hls.cpp:91]   --->   Operation 126 'writereq' 'extMemPtr_V_addr_1_r' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 127 [4/4] (5.70ns)   --->   "%x_assign = fmul float %tmp, %periodRatio" [pynq_dsp_hls.cpp:95]   --->   Operation 127 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.00>
ST_14 : Operation 128 [5/5] (7.00ns)   --->   "%extMemPtr_V_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr)" [pynq_dsp_hls.cpp:90]   --->   Operation 128 'writeresp' 'extMemPtr_V_addr_res' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln705_1 = bitcast float %monitorSrcR to i32" [pynq_dsp_hls.cpp:91]   --->   Operation 129 'bitcast' 'bitcast_ln705_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (7.00ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %extMemPtr_V_addr_1, i32 %bitcast_ln705_1, i4 -1)" [pynq_dsp_hls.cpp:91]   --->   Operation 130 'write' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 131 [3/4] (5.70ns)   --->   "%x_assign = fmul float %tmp, %periodRatio" [pynq_dsp_hls.cpp:95]   --->   Operation 131 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.00>
ST_15 : Operation 132 [4/5] (7.00ns)   --->   "%extMemPtr_V_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr)" [pynq_dsp_hls.cpp:90]   --->   Operation 132 'writeresp' 'extMemPtr_V_addr_res' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 133 [5/5] (7.00ns)   --->   "%extMemPtr_V_addr_1_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_1)" [pynq_dsp_hls.cpp:91]   --->   Operation 133 'writeresp' 'extMemPtr_V_addr_1_r_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 134 [2/4] (5.70ns)   --->   "%x_assign = fmul float %tmp, %periodRatio" [pynq_dsp_hls.cpp:95]   --->   Operation 134 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.00>
ST_16 : Operation 135 [3/5] (7.00ns)   --->   "%extMemPtr_V_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr)" [pynq_dsp_hls.cpp:90]   --->   Operation 135 'writeresp' 'extMemPtr_V_addr_res' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 136 [4/5] (7.00ns)   --->   "%extMemPtr_V_addr_1_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_1)" [pynq_dsp_hls.cpp:91]   --->   Operation 136 'writeresp' 'extMemPtr_V_addr_1_r_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 137 [1/4] (5.70ns)   --->   "%x_assign = fmul float %tmp, %periodRatio" [pynq_dsp_hls.cpp:95]   --->   Operation 137 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%p_Val2_11 = bitcast float %x_assign to i32" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:95]   --->   Operation 138 'bitcast' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_11, i32 23, i32 30) nounwind" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:95]   --->   Operation 139 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_11 to i23" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:95]   --->   Operation 140 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.00>
ST_17 : Operation 141 [2/5] (7.00ns)   --->   "%extMemPtr_V_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr)" [pynq_dsp_hls.cpp:90]   --->   Operation 141 'writeresp' 'extMemPtr_V_addr_res' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 142 [3/5] (7.00ns)   --->   "%extMemPtr_V_addr_1_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_1)" [pynq_dsp_hls.cpp:91]   --->   Operation 142 'writeresp' 'extMemPtr_V_addr_1_r_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:95]   --->   Operation 143 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (1.91ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:95]   --->   Operation 144 'add' 'add_ln339' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:95]   --->   Operation 145 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:95]   --->   Operation 146 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:95]   --->   Operation 147 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 148 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:95]   --->   Operation 148 'select' 'ush' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.00>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%i_op_assign_3 = phi i32 [ 0, %._crit_edge ], [ %rdIndex_load, %2 ]" [pynq_dsp_hls.cpp:83]   --->   Operation 149 'phi' 'i_op_assign_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [1/5] (7.00ns)   --->   "%extMemPtr_V_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr)" [pynq_dsp_hls.cpp:90]   --->   Operation 150 'writeresp' 'extMemPtr_V_addr_res' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 151 [2/5] (7.00ns)   --->   "%extMemPtr_V_addr_1_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_1)" [pynq_dsp_hls.cpp:91]   --->   Operation 151 'writeresp' 'extMemPtr_V_addr_1_r_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:95]   --->   Operation 152 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:95]   --->   Operation 153 'zext' 'zext_ln682' <Predicate = (!isNeg)> <Delay = 0.00>
ST_18 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:95]   --->   Operation 154 'sext' 'sext_ln1311_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_18 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%sext_ln1311_2 = sext i9 %ush to i25" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:95]   --->   Operation 155 'sext' 'sext_ln1311_2' <Predicate = (isNeg)> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i79" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:95]   --->   Operation 156 'zext' 'zext_ln1287' <Predicate = (!isNeg)> <Delay = 0.00>
ST_18 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_2" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:95]   --->   Operation 157 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.23> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%r_V_1 = shl i79 %zext_ln682, %zext_ln1287" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:95]   --->   Operation 158 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.23> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:95]   --->   Operation 159 'bitselect' 'tmp_10' <Predicate = (isNeg)> <Delay = 0.00>
ST_18 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln662 = zext i1 %tmp_10 to i32" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:95]   --->   Operation 160 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_18 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%tmp_22 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:95]   --->   Operation 161 'partselect' 'tmp_22' <Predicate = (!isNeg)> <Delay = 0.00>
ST_18 : Operation 162 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_V = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_22" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:95]   --->   Operation 162 'select' 'val_V' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 163 [1/1] (2.47ns)   --->   "%icmp_ln97 = icmp ult i32 %select_ln92, %i_op_assign_3" [pynq_dsp_hls.cpp:97]   --->   Operation 163 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln97_1 = sub i32 %select_ln92, %memSize" [pynq_dsp_hls.cpp:97]   --->   Operation 164 'sub' 'sub_ln97_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 165 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln97 = add i32 %i_op_assign_3, %sub_ln97_1" [pynq_dsp_hls.cpp:97]   --->   Operation 165 'add' 'add_ln97' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 166 [1/1] (2.55ns)   --->   "%sub_ln97 = sub i32 %select_ln92, %i_op_assign_3" [pynq_dsp_hls.cpp:97]   --->   Operation 166 'sub' 'sub_ln97' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln98)   --->   "%currentPeriod = select i1 %icmp_ln97, i32 %add_ln97, i32 %sub_ln97" [pynq_dsp_hls.cpp:97]   --->   Operation 167 'select' 'currentPeriod' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 168 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln98 = icmp ult i32 %currentPeriod, %val_V" [pynq_dsp_hls.cpp:98]   --->   Operation 168 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.00>
ST_19 : Operation 169 [1/5] (7.00ns)   --->   "%extMemPtr_V_addr_1_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_1)" [pynq_dsp_hls.cpp:91]   --->   Operation 169 'writeresp' 'extMemPtr_V_addr_1_r_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 170 [1/1] (1.76ns)   --->   "br i1 %icmp_ln98, label %3, label %._crit_edge204" [pynq_dsp_hls.cpp:98]   --->   Operation 170 'br' <Predicate = true> <Delay = 1.76>
ST_19 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i32 %i_op_assign_3 to i33" [pynq_dsp_hls.cpp:103]   --->   Operation 171 'zext' 'zext_ln103' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_19 : Operation 172 [1/1] (0.00ns)   --->   "%shl_ln1 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %i_op_assign_3, i1 false)" [pynq_dsp_hls.cpp:103]   --->   Operation 172 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_19 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i33 %shl_ln1 to i34" [pynq_dsp_hls.cpp:103]   --->   Operation 173 'zext' 'zext_ln103_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_19 : Operation 174 [1/1] (2.59ns)   --->   "%add_ln103 = add i34 %zext_ln90_1, %zext_ln103_1" [pynq_dsp_hls.cpp:103]   --->   Operation 174 'add' 'add_ln103' <Predicate = (!icmp_ln98)> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln103_2 = zext i34 %add_ln103 to i64" [pynq_dsp_hls.cpp:103]   --->   Operation 175 'zext' 'zext_ln103_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_19 : Operation 176 [1/1] (0.00ns)   --->   "%extMemPtr_V_addr_2 = getelementptr i32* %extMemPtr_V, i64 %zext_ln103_2" [pynq_dsp_hls.cpp:103]   --->   Operation 176 'getelementptr' 'extMemPtr_V_addr_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_19 : Operation 177 [1/1] (2.59ns)   --->   "%add_ln104 = add i34 %zext_ln91, %zext_ln103_1" [pynq_dsp_hls.cpp:104]   --->   Operation 177 'add' 'add_ln104' <Predicate = (!icmp_ln98)> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i34 %add_ln104 to i64" [pynq_dsp_hls.cpp:104]   --->   Operation 178 'zext' 'zext_ln104' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_19 : Operation 179 [1/1] (0.00ns)   --->   "%extMemPtr_V_addr_3 = getelementptr i32* %extMemPtr_V, i64 %zext_ln104" [pynq_dsp_hls.cpp:104]   --->   Operation 179 'getelementptr' 'extMemPtr_V_addr_3' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_19 : Operation 180 [1/1] (2.47ns)   --->   "%icmp_ln887_1 = icmp slt i33 %zext_ln103, %sext_ln1354" [pynq_dsp_hls.cpp:107]   --->   Operation 180 'icmp' 'icmp_ln887_1' <Predicate = (!icmp_ln98)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 181 [1/1] (2.55ns)   --->   "%add_ln107 = add i32 %i_op_assign_3, 1" [pynq_dsp_hls.cpp:107]   --->   Operation 181 'add' 'add_ln107' <Predicate = (!icmp_ln98)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 182 [1/1] (0.69ns)   --->   "%select_ln107 = select i1 %icmp_ln887_1, i32 %add_ln107, i32 0" [pynq_dsp_hls.cpp:107]   --->   Operation 182 'select' 'select_ln107' <Predicate = (!icmp_ln98)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 183 [1/1] (2.32ns)   --->   "store i32 %select_ln107, i32* %rdIndex, align 4" [pynq_dsp_hls.cpp:107]   --->   Operation 183 'store' <Predicate = (!icmp_ln98)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 20 <SV = 19> <Delay = 7.00>
ST_20 : Operation 184 [7/7] (7.00ns)   --->   "%auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_2, i32 1)" [pynq_dsp_hls.cpp:103]   --->   Operation 184 'readreq' 'auxRawL_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.00>
ST_21 : Operation 185 [6/7] (7.00ns)   --->   "%auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_2, i32 1)" [pynq_dsp_hls.cpp:103]   --->   Operation 185 'readreq' 'auxRawL_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 186 [7/7] (7.00ns)   --->   "%auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_3, i32 1)" [pynq_dsp_hls.cpp:104]   --->   Operation 186 'readreq' 'auxRawR_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.00>
ST_22 : Operation 187 [5/7] (7.00ns)   --->   "%auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_2, i32 1)" [pynq_dsp_hls.cpp:103]   --->   Operation 187 'readreq' 'auxRawL_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 188 [6/7] (7.00ns)   --->   "%auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_3, i32 1)" [pynq_dsp_hls.cpp:104]   --->   Operation 188 'readreq' 'auxRawR_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.00>
ST_23 : Operation 189 [4/7] (7.00ns)   --->   "%auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_2, i32 1)" [pynq_dsp_hls.cpp:103]   --->   Operation 189 'readreq' 'auxRawL_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 190 [5/7] (7.00ns)   --->   "%auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_3, i32 1)" [pynq_dsp_hls.cpp:104]   --->   Operation 190 'readreq' 'auxRawR_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.00>
ST_24 : Operation 191 [3/7] (7.00ns)   --->   "%auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_2, i32 1)" [pynq_dsp_hls.cpp:103]   --->   Operation 191 'readreq' 'auxRawL_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 192 [4/7] (7.00ns)   --->   "%auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_3, i32 1)" [pynq_dsp_hls.cpp:104]   --->   Operation 192 'readreq' 'auxRawR_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.00>
ST_25 : Operation 193 [2/7] (7.00ns)   --->   "%auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_2, i32 1)" [pynq_dsp_hls.cpp:103]   --->   Operation 193 'readreq' 'auxRawL_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 194 [3/7] (7.00ns)   --->   "%auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_3, i32 1)" [pynq_dsp_hls.cpp:104]   --->   Operation 194 'readreq' 'auxRawR_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.00>
ST_26 : Operation 195 [1/7] (7.00ns)   --->   "%auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_2, i32 1)" [pynq_dsp_hls.cpp:103]   --->   Operation 195 'readreq' 'auxRawL_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 196 [2/7] (7.00ns)   --->   "%auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_3, i32 1)" [pynq_dsp_hls.cpp:104]   --->   Operation 196 'readreq' 'auxRawR_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.00>
ST_27 : Operation 197 [1/1] (7.00ns)   --->   "%auxRawL_V = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %extMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:103]   --->   Operation 197 'read' 'auxRawL_V' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 198 [1/7] (7.00ns)   --->   "%auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_3, i32 1)" [pynq_dsp_hls.cpp:104]   --->   Operation 198 'readreq' 'auxRawR_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.00>
ST_28 : Operation 199 [1/1] (7.00ns)   --->   "%auxRawR_V = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %extMemPtr_V_addr_3)" [pynq_dsp_hls.cpp:104]   --->   Operation 199 'read' 'auxRawR_V' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 6.44>
ST_29 : Operation 200 [1/1] (0.00ns)   --->   "%auxL = bitcast i32 %auxRawL_V to float" [pynq_dsp_hls.cpp:105]   --->   Operation 200 'bitcast' 'auxL' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 201 [1/1] (0.00ns)   --->   "%auxR = bitcast i32 %auxRawR_V to float" [pynq_dsp_hls.cpp:106]   --->   Operation 201 'bitcast' 'auxR' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 202 [7/7] (6.44ns)   --->   "%dst_l = fadd float %auxL, %inData_l_read" [pynq_dsp_hls.cpp:110]   --->   Operation 202 'fadd' 'dst_l' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 203 [7/7] (6.44ns)   --->   "%dst_r = fadd float %auxR, %inData_r_read" [pynq_dsp_hls.cpp:111]   --->   Operation 203 'fadd' 'dst_r' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.44>
ST_30 : Operation 204 [6/7] (6.44ns)   --->   "%dst_l = fadd float %auxL, %inData_l_read" [pynq_dsp_hls.cpp:110]   --->   Operation 204 'fadd' 'dst_l' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 205 [6/7] (6.44ns)   --->   "%dst_r = fadd float %auxR, %inData_r_read" [pynq_dsp_hls.cpp:111]   --->   Operation 205 'fadd' 'dst_r' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.44>
ST_31 : Operation 206 [5/7] (6.44ns)   --->   "%dst_l = fadd float %auxL, %inData_l_read" [pynq_dsp_hls.cpp:110]   --->   Operation 206 'fadd' 'dst_l' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 207 [5/7] (6.44ns)   --->   "%dst_r = fadd float %auxR, %inData_r_read" [pynq_dsp_hls.cpp:111]   --->   Operation 207 'fadd' 'dst_r' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.44>
ST_32 : Operation 208 [4/7] (6.44ns)   --->   "%dst_l = fadd float %auxL, %inData_l_read" [pynq_dsp_hls.cpp:110]   --->   Operation 208 'fadd' 'dst_l' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 209 [4/7] (6.44ns)   --->   "%dst_r = fadd float %auxR, %inData_r_read" [pynq_dsp_hls.cpp:111]   --->   Operation 209 'fadd' 'dst_r' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.44>
ST_33 : Operation 210 [3/7] (6.44ns)   --->   "%dst_l = fadd float %auxL, %inData_l_read" [pynq_dsp_hls.cpp:110]   --->   Operation 210 'fadd' 'dst_l' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 211 [3/7] (6.44ns)   --->   "%dst_r = fadd float %auxR, %inData_r_read" [pynq_dsp_hls.cpp:111]   --->   Operation 211 'fadd' 'dst_r' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.44>
ST_34 : Operation 212 [2/7] (6.44ns)   --->   "%dst_l = fadd float %auxL, %inData_l_read" [pynq_dsp_hls.cpp:110]   --->   Operation 212 'fadd' 'dst_l' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 213 [2/7] (6.44ns)   --->   "%dst_r = fadd float %auxR, %inData_r_read" [pynq_dsp_hls.cpp:111]   --->   Operation 213 'fadd' 'dst_r' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.44>
ST_35 : Operation 214 [1/7] (6.44ns)   --->   "%dst_l = fadd float %auxL, %inData_l_read" [pynq_dsp_hls.cpp:110]   --->   Operation 214 'fadd' 'dst_l' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 215 [1/7] (6.44ns)   --->   "%dst_r = fadd float %auxR, %inData_r_read" [pynq_dsp_hls.cpp:111]   --->   Operation 215 'fadd' 'dst_r' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.76>
ST_36 : Operation 216 [1/1] (1.76ns)   --->   "br label %3" [pynq_dsp_hls.cpp:112]   --->   Operation 216 'br' <Predicate = (!icmp_ln879 & !icmp_ln98)> <Delay = 1.76>
ST_36 : Operation 217 [1/1] (0.00ns)   --->   "%agg_result_l_write_a = phi float [ %dst_l, %._crit_edge204 ], [ %inData_l_read, %0 ], [ %inData_l_read, %._crit_edge201_ifconv ]"   --->   Operation 217 'phi' 'agg_result_l_write_a' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 218 [1/1] (0.00ns)   --->   "%agg_result_r_write_a = phi float [ %dst_r, %._crit_edge204 ], [ %inData_r_read, %0 ], [ %inData_r_read, %._crit_edge201_ifconv ]"   --->   Operation 218 'phi' 'agg_result_r_write_a' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 219 [1/1] (0.00ns)   --->   "%mrv = insertvalue { float, float } undef, float %agg_result_l_write_a, 0" [pynq_dsp_hls.cpp:113]   --->   Operation 219 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 220 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { float, float } %mrv, float %agg_result_r_write_a, 1" [pynq_dsp_hls.cpp:113]   --->   Operation 220 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 221 [1/1] (0.00ns)   --->   "ret { float, float } %mrv_1" [pynq_dsp_hls.cpp:113]   --->   Operation 221 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inData_l]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inData_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ config_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ config_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ extMemPtr_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
config_offset_read     (read          ) [ 0000000000000000000000000000000000000]
tmp_16                 (bitconcatenate) [ 0011110000000000000000000000000000000]
or_ln71                (or            ) [ 0000000000000000000000000000000000000]
tmp_17                 (bitconcatenate) [ 0000000000000000000000000000000000000]
config_addr            (getelementptr ) [ 0010000000000000000000000000000000000]
or_ln72                (or            ) [ 0000000000000000000000000000000000000]
tmp_18                 (bitconcatenate) [ 0000000000000000000000000000000000000]
config_addr_1          (getelementptr ) [ 0001000000000000000000000000000000000]
memAddr                (load          ) [ 0001111111111000000000000000000000000]
or_ln73                (or            ) [ 0000000000000000000000000000000000000]
tmp_19                 (bitconcatenate) [ 0000000000000000000000000000000000000]
config_addr_2          (getelementptr ) [ 0000100000000000000000000000000000000]
memSize                (load          ) [ 0000111111111111111000000000000000000]
val_assign_9           (partselect    ) [ 0000110000000000000000000000000000000]
or_ln74                (or            ) [ 0000000000000000000000000000000000000]
tmp_s                  (bitconcatenate) [ 0000000000000000000000000000000000000]
config_addr_3          (getelementptr ) [ 0000010000000000000000000000000000000]
p_Val2_s               (load          ) [ 0000000000000000000000000000000000000]
trunc_ln368            (trunc         ) [ 0000010000000000000000000000000000000]
empty                  (specmemcore   ) [ 0000000000000000000000000000000000000]
inData_r_read          (read          ) [ 0000011111111111111111111111111111111]
inData_l_read          (read          ) [ 0000011111111111111111111111111111111]
or_ln75                (or            ) [ 0000000000000000000000000000000000000]
tmp_20                 (bitconcatenate) [ 0000000000000000000000000000000000000]
wrIndex                (getelementptr ) [ 0000001111110000000000000000000000000]
or_ln76                (or            ) [ 0000000000000000000000000000000000000]
tmp_21                 (bitconcatenate) [ 0000000000000000000000000000000000000]
rdIndex                (getelementptr ) [ 0000001111111111111100000000000000000]
specinterface_ln0      (specinterface ) [ 0000000000000000000000000000000000000]
p_Result_s             (bitconcatenate) [ 0000000000000000000000000000000000000]
volRatio               (bitcast       ) [ 0000001111111100000000000000000000000]
p_Val2_10              (load          ) [ 0000000000000000000000000000000000000]
trunc_ln368_6          (trunc         ) [ 0000000000000000000000000000000000000]
p_Result_18            (bitconcatenate) [ 0000000000000000000000000000000000000]
periodRatio            (bitcast       ) [ 0000001111111111100000000000000000000]
maxIndex_V             (zext          ) [ 0000001111100000000000000000000000000]
icmp_ln879             (icmp          ) [ 0000011111111111111111111111111111111]
br_ln80                (br            ) [ 0000011111111111111111111111111111111]
wrIndex_load           (load          ) [ 0000000111110000000000000000000000000]
icmp_ln891             (icmp          ) [ 0000001100000000000000000000000000000]
br_ln83                (br            ) [ 0000000000000000000000000000000000000]
rdIndex_load           (load          ) [ 0000000111111111111000000000000000000]
icmp_ln891_1           (icmp          ) [ 0000000100000000000000000000000000000]
br_ln83                (br            ) [ 0000000111111111111000000000000000000]
store_ln85             (store         ) [ 0000000000000000000000000000000000000]
br_ln86                (br            ) [ 0000000111111111111000000000000000000]
ret_V                  (add           ) [ 0000000000010000000000000000000000000]
i_op_assign_2          (phi           ) [ 0000000000010000000000000000000000000]
zext_ln90_1            (zext          ) [ 0000000000001111111100000000000000000]
zext_ln90_2            (zext          ) [ 0000000000000000000000000000000000000]
shl_ln                 (bitconcatenate) [ 0000000000000000000000000000000000000]
zext_ln90_3            (zext          ) [ 0000000000001000000000000000000000000]
add_ln90               (add           ) [ 0000000000000000000000000000000000000]
zext_ln90_4            (zext          ) [ 0000000000000000000000000000000000000]
extMemPtr_V_addr       (getelementptr ) [ 0000000000001111111000000000000000000]
sext_ln1354            (sext          ) [ 0000000000001111111100000000000000000]
icmp_ln887             (icmp          ) [ 0000000000000000000000000000000000000]
add_ln92               (add           ) [ 0000000000000000000000000000000000000]
select_ln92            (select        ) [ 0000000000001111111000000000000000000]
store_ln92             (store         ) [ 0000000000000000000000000000000000000]
monitorSrcL            (fmul          ) [ 0000000000000100000000000000000000000]
zext_ln90              (zext          ) [ 0000000000000000000000000000000000000]
extMemPtr_V_addr_req   (writereq      ) [ 0000000000000000000000000000000000000]
add_ln91               (add           ) [ 0000000000000000000000000000000000000]
zext_ln91              (zext          ) [ 0000000000000111111100000000000000000]
add_ln91_1             (add           ) [ 0000000000000000000000000000000000000]
zext_ln91_1            (zext          ) [ 0000000000000000000000000000000000000]
extMemPtr_V_addr_1     (getelementptr ) [ 0000000000000111111100000000000000000]
tmp                    (uitofp        ) [ 0000000000000111100000000000000000000]
monitorSrcR            (fmul          ) [ 0000000000000010000000000000000000000]
bitcast_ln705          (bitcast       ) [ 0000000000000000000000000000000000000]
write_ln90             (write         ) [ 0000000000000000000000000000000000000]
extMemPtr_V_addr_1_r   (writereq      ) [ 0000000000000000000000000000000000000]
bitcast_ln705_1        (bitcast       ) [ 0000000000000000000000000000000000000]
write_ln91             (write         ) [ 0000000000000000000000000000000000000]
x_assign               (fmul          ) [ 0000000000000000000000000000000000000]
p_Val2_11              (bitcast       ) [ 0000000000000000000000000000000000000]
tmp_V                  (partselect    ) [ 0000000000000000010000000000000000000]
tmp_V_1                (trunc         ) [ 0000000000000000011000000000000000000]
zext_ln339             (zext          ) [ 0000000000000000000000000000000000000]
add_ln339              (add           ) [ 0000000000000000000000000000000000000]
isNeg                  (bitselect     ) [ 0000000000000000001000000000000000000]
sub_ln1311             (sub           ) [ 0000000000000000000000000000000000000]
sext_ln1311            (sext          ) [ 0000000000000000000000000000000000000]
ush                    (select        ) [ 0000000000000000001000000000000000000]
i_op_assign_3          (phi           ) [ 0000000011111111111100000000000000000]
extMemPtr_V_addr_res   (writeresp     ) [ 0000000000000000000000000000000000000]
mantissa_V             (bitconcatenate) [ 0000000000000000000000000000000000000]
zext_ln682             (zext          ) [ 0000000000000000000000000000000000000]
sext_ln1311_1          (sext          ) [ 0000000000000000000000000000000000000]
sext_ln1311_2          (sext          ) [ 0000000000000000000000000000000000000]
zext_ln1287            (zext          ) [ 0000000000000000000000000000000000000]
r_V                    (lshr          ) [ 0000000000000000000000000000000000000]
r_V_1                  (shl           ) [ 0000000000000000000000000000000000000]
tmp_10                 (bitselect     ) [ 0000000000000000000000000000000000000]
zext_ln662             (zext          ) [ 0000000000000000000000000000000000000]
tmp_22                 (partselect    ) [ 0000000000000000000000000000000000000]
val_V                  (select        ) [ 0000000000000000000000000000000000000]
icmp_ln97              (icmp          ) [ 0000000000000000000000000000000000000]
sub_ln97_1             (sub           ) [ 0000000000000000000000000000000000000]
add_ln97               (add           ) [ 0000000000000000000000000000000000000]
sub_ln97               (sub           ) [ 0000000000000000000000000000000000000]
currentPeriod          (select        ) [ 0000000000000000000000000000000000000]
icmp_ln98              (icmp          ) [ 0000000000000000000111111111111111111]
extMemPtr_V_addr_1_r_1 (writeresp     ) [ 0000000000000000000000000000000000000]
br_ln98                (br            ) [ 0000010000000000000111111111111111111]
zext_ln103             (zext          ) [ 0000000000000000000000000000000000000]
shl_ln1                (bitconcatenate) [ 0000000000000000000000000000000000000]
zext_ln103_1           (zext          ) [ 0000000000000000000000000000000000000]
add_ln103              (add           ) [ 0000000000000000000000000000000000000]
zext_ln103_2           (zext          ) [ 0000000000000000000000000000000000000]
extMemPtr_V_addr_2     (getelementptr ) [ 0000000000000000000011111111000000000]
add_ln104              (add           ) [ 0000000000000000000000000000000000000]
zext_ln104             (zext          ) [ 0000000000000000000000000000000000000]
extMemPtr_V_addr_3     (getelementptr ) [ 0000000000000000000011111111100000000]
icmp_ln887_1           (icmp          ) [ 0000000000000000000000000000000000000]
add_ln107              (add           ) [ 0000000000000000000000000000000000000]
select_ln107           (select        ) [ 0000000000000000000000000000000000000]
store_ln107            (store         ) [ 0000000000000000000000000000000000000]
auxRawL_V_req          (readreq       ) [ 0000000000000000000000000000000000000]
auxRawL_V              (read          ) [ 0000000000000000000000000000110000000]
auxRawR_V_req          (readreq       ) [ 0000000000000000000000000000000000000]
auxRawR_V              (read          ) [ 0000000000000000000000000000010000000]
auxL                   (bitcast       ) [ 0000000000000000000000000000001111110]
auxR                   (bitcast       ) [ 0000000000000000000000000000001111110]
dst_l                  (fadd          ) [ 0000010000000000000100000000000000001]
dst_r                  (fadd          ) [ 0000010000000000000100000000000000001]
br_ln112               (br            ) [ 0000000000000000000000000000000000000]
agg_result_l_write_a   (phi           ) [ 0000000000000000000000000000000000001]
agg_result_r_write_a   (phi           ) [ 0000000000000000000000000000000000001]
mrv                    (insertvalue   ) [ 0000000000000000000000000000000000000]
mrv_1                  (insertvalue   ) [ 0000000000000000000000000000000000000]
ret_ln113              (ret           ) [ 0000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inData_l">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_l"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inData_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="config_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_r"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="config_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="extMemPtr_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="extMemPtr_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i58.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="config_offset_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="3" slack="0"/>
<pin id="117" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="config_offset_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="inData_r_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inData_r_read/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="inData_l_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inData_l_read/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_writeresp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="1"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="extMemPtr_V_addr_req/12 extMemPtr_V_addr_res/14 "/>
</bind>
</comp>

<comp id="139" class="1004" name="write_ln90_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="2"/>
<pin id="142" dir="0" index="2" bw="32" slack="0"/>
<pin id="143" dir="0" index="3" bw="1" slack="0"/>
<pin id="144" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln90/13 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_writeresp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="1"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="extMemPtr_V_addr_1_r/13 extMemPtr_V_addr_1_r_1/15 "/>
</bind>
</comp>

<comp id="155" class="1004" name="write_ln91_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="2"/>
<pin id="158" dir="0" index="2" bw="32" slack="0"/>
<pin id="159" dir="0" index="3" bw="1" slack="0"/>
<pin id="160" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln91/14 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_readreq_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="auxRawL_V_req/20 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_readreq_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="2"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="auxRawR_V_req/21 "/>
</bind>
</comp>

<comp id="178" class="1004" name="auxRawL_V_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="8"/>
<pin id="181" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="auxRawL_V/27 "/>
</bind>
</comp>

<comp id="183" class="1004" name="auxRawR_V_read_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="9"/>
<pin id="186" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="auxRawR_V/28 "/>
</bind>
</comp>

<comp id="188" class="1004" name="config_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="64" slack="0"/>
<pin id="192" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="config_addr/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="memAddr/1 memSize/2 p_Val2_s/3 p_Val2_10/4 wrIndex_load/5 rdIndex_load/6 store_ln85/7 store_ln92/11 store_ln107/19 "/>
</bind>
</comp>

<comp id="201" class="1004" name="config_addr_1_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="64" slack="0"/>
<pin id="205" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="config_addr_1/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="config_addr_2_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="64" slack="0"/>
<pin id="213" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="config_addr_2/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="config_addr_3_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="64" slack="0"/>
<pin id="221" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="config_addr_3/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="wrIndex_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="64" slack="0"/>
<pin id="229" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wrIndex/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="rdIndex_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="64" slack="0"/>
<pin id="236" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rdIndex/5 "/>
</bind>
</comp>

<comp id="241" class="1005" name="i_op_assign_2_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="4"/>
<pin id="243" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="i_op_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="i_op_assign_2_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="4"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="32" slack="5"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_2/11 "/>
</bind>
</comp>

<comp id="252" class="1005" name="i_op_assign_3_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_3 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="i_op_assign_3_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="11"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="32" slack="11"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_3/18 "/>
</bind>
</comp>

<comp id="264" class="1005" name="agg_result_l_write_a_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="266" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_l_write_a (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="agg_result_l_write_a_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="32" slack="31"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="4" bw="32" slack="31"/>
<pin id="273" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_l_write_a/36 "/>
</bind>
</comp>

<comp id="275" class="1005" name="agg_result_r_write_a_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="277" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_r_write_a (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="agg_result_r_write_a_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="32" slack="31"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="4" bw="32" slack="31"/>
<pin id="284" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_r_write_a/36 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="24"/>
<pin id="289" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="dst_l/29 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="24"/>
<pin id="293" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="dst_r/29 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="0" index="1" bw="32" slack="4"/>
<pin id="297" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="monitorSrcL/9 monitorSrcR/10 x_assign/13 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="4"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="1"/>
<pin id="304" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891/6 icmp_ln891_1/7 "/>
</bind>
</comp>

<comp id="306" class="1005" name="reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="monitorSrcL monitorSrcR "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_16_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="0"/>
<pin id="312" dir="0" index="1" bw="3" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="or_ln71_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="0"/>
<pin id="320" dir="0" index="1" bw="6" slack="0"/>
<pin id="321" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln71/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_17_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="6" slack="0"/>
<pin id="328" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="or_ln72_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="1"/>
<pin id="335" dir="0" index="1" bw="6" slack="0"/>
<pin id="336" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln72/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_18_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="6" slack="0"/>
<pin id="342" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="or_ln73_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="2"/>
<pin id="349" dir="0" index="1" bw="6" slack="0"/>
<pin id="350" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_19_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="6" slack="0"/>
<pin id="356" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="val_assign_9_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="31" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="0" index="2" bw="1" slack="0"/>
<pin id="365" dir="0" index="3" bw="6" slack="0"/>
<pin id="366" dir="1" index="4" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="val_assign_9/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="or_ln74_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="3"/>
<pin id="373" dir="0" index="1" bw="6" slack="0"/>
<pin id="374" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln74/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_s_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="6" slack="0"/>
<pin id="380" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="trunc_ln368_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="or_ln75_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="4"/>
<pin id="391" dir="0" index="1" bw="6" slack="0"/>
<pin id="392" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_20_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="6" slack="0"/>
<pin id="398" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="or_ln76_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="4"/>
<pin id="405" dir="0" index="1" bw="6" slack="0"/>
<pin id="406" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_21_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="6" slack="0"/>
<pin id="412" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_Result_s_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="31" slack="1"/>
<pin id="421" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="volRatio_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="volRatio/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="trunc_ln368_6_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_6/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_Result_18_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="31" slack="0"/>
<pin id="436" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_18/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="periodRatio_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="periodRatio/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="maxIndex_V_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="31" slack="2"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="maxIndex_V/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="icmp_ln879_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="31" slack="2"/>
<pin id="449" dir="0" index="1" bw="31" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="31"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="ret_V_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="2" slack="0"/>
<pin id="454" dir="0" index="1" bw="31" slack="5"/>
<pin id="455" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/10 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln90_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="9"/>
<pin id="459" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_1/11 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln90_2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_2/11 "/>
</bind>
</comp>

<comp id="464" class="1004" name="shl_ln_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="33" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/11 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln90_3_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="33" slack="0"/>
<pin id="474" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_3/11 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln90_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="33" slack="0"/>
<pin id="479" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/11 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln90_4_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="34" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_4/11 "/>
</bind>
</comp>

<comp id="486" class="1004" name="extMemPtr_V_addr_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="extMemPtr_V_addr/11 "/>
</bind>
</comp>

<comp id="492" class="1004" name="sext_ln1354_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1354/11 "/>
</bind>
</comp>

<comp id="495" class="1004" name="icmp_ln887_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/11 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln92_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/11 "/>
</bind>
</comp>

<comp id="507" class="1004" name="select_ln92_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="0"/>
<pin id="510" dir="0" index="2" bw="32" slack="0"/>
<pin id="511" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92/11 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln90_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="10"/>
<pin id="518" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/12 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln91_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="0"/>
<pin id="522" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/12 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln91_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="33" slack="0"/>
<pin id="527" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/12 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln91_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="33" slack="0"/>
<pin id="531" dir="0" index="1" bw="33" slack="1"/>
<pin id="532" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_1/12 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln91_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="34" slack="0"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91_1/12 "/>
</bind>
</comp>

<comp id="538" class="1004" name="extMemPtr_V_addr_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="extMemPtr_V_addr_1/12 "/>
</bind>
</comp>

<comp id="544" class="1004" name="bitcast_ln705_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln705/13 "/>
</bind>
</comp>

<comp id="549" class="1004" name="bitcast_ln705_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln705_1/14 "/>
</bind>
</comp>

<comp id="554" class="1004" name="p_Val2_11_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_11/16 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_V_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="0" index="2" bw="6" slack="0"/>
<pin id="562" dir="0" index="3" bw="6" slack="0"/>
<pin id="563" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/16 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_V_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_1/16 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln339_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="1"/>
<pin id="574" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/17 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln339_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="0" index="1" bw="8" slack="0"/>
<pin id="578" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339/17 "/>
</bind>
</comp>

<comp id="581" class="1004" name="isNeg_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="9" slack="0"/>
<pin id="584" dir="0" index="2" bw="5" slack="0"/>
<pin id="585" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/17 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sub_ln1311_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="0"/>
<pin id="591" dir="0" index="1" bw="8" slack="1"/>
<pin id="592" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/17 "/>
</bind>
</comp>

<comp id="594" class="1004" name="sext_ln1311_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="0"/>
<pin id="596" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/17 "/>
</bind>
</comp>

<comp id="598" class="1004" name="ush_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="9" slack="0"/>
<pin id="601" dir="0" index="2" bw="9" slack="0"/>
<pin id="602" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/17 "/>
</bind>
</comp>

<comp id="606" class="1004" name="mantissa_V_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="25" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="0" index="2" bw="23" slack="2"/>
<pin id="610" dir="0" index="3" bw="1" slack="0"/>
<pin id="611" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/18 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln682_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="25" slack="0"/>
<pin id="617" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/18 "/>
</bind>
</comp>

<comp id="619" class="1004" name="sext_ln1311_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="9" slack="1"/>
<pin id="621" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/18 "/>
</bind>
</comp>

<comp id="622" class="1004" name="sext_ln1311_2_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="9" slack="1"/>
<pin id="624" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_2/18 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln1287_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="9" slack="0"/>
<pin id="627" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/18 "/>
</bind>
</comp>

<comp id="629" class="1004" name="r_V_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="25" slack="0"/>
<pin id="631" dir="0" index="1" bw="9" slack="0"/>
<pin id="632" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/18 "/>
</bind>
</comp>

<comp id="635" class="1004" name="r_V_1_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="25" slack="0"/>
<pin id="637" dir="0" index="1" bw="32" slack="0"/>
<pin id="638" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/18 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_10_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="25" slack="0"/>
<pin id="644" dir="0" index="2" bw="6" slack="0"/>
<pin id="645" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/18 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln662_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/18 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_22_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="0" index="1" bw="79" slack="0"/>
<pin id="656" dir="0" index="2" bw="6" slack="0"/>
<pin id="657" dir="0" index="3" bw="7" slack="0"/>
<pin id="658" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/18 "/>
</bind>
</comp>

<comp id="663" class="1004" name="val_V_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="1"/>
<pin id="665" dir="0" index="1" bw="32" slack="0"/>
<pin id="666" dir="0" index="2" bw="32" slack="0"/>
<pin id="667" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_V/18 "/>
</bind>
</comp>

<comp id="670" class="1004" name="icmp_ln97_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="7"/>
<pin id="672" dir="0" index="1" bw="32" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/18 "/>
</bind>
</comp>

<comp id="675" class="1004" name="sub_ln97_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="7"/>
<pin id="677" dir="0" index="1" bw="32" slack="15"/>
<pin id="678" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln97_1/18 "/>
</bind>
</comp>

<comp id="679" class="1004" name="add_ln97_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="0" index="1" bw="32" slack="0"/>
<pin id="682" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/18 "/>
</bind>
</comp>

<comp id="685" class="1004" name="sub_ln97_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="7"/>
<pin id="687" dir="0" index="1" bw="32" slack="0"/>
<pin id="688" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln97/18 "/>
</bind>
</comp>

<comp id="690" class="1004" name="currentPeriod_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="0"/>
<pin id="693" dir="0" index="2" bw="32" slack="0"/>
<pin id="694" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="currentPeriod/18 "/>
</bind>
</comp>

<comp id="698" class="1004" name="icmp_ln98_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="0"/>
<pin id="700" dir="0" index="1" bw="32" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/18 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln103_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/19 "/>
</bind>
</comp>

<comp id="708" class="1004" name="shl_ln1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="33" slack="0"/>
<pin id="710" dir="0" index="1" bw="32" slack="1"/>
<pin id="711" dir="0" index="2" bw="1" slack="0"/>
<pin id="712" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/19 "/>
</bind>
</comp>

<comp id="716" class="1004" name="zext_ln103_1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="33" slack="0"/>
<pin id="718" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_1/19 "/>
</bind>
</comp>

<comp id="720" class="1004" name="add_ln103_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="8"/>
<pin id="722" dir="0" index="1" bw="33" slack="0"/>
<pin id="723" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/19 "/>
</bind>
</comp>

<comp id="725" class="1004" name="zext_ln103_2_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="34" slack="0"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_2/19 "/>
</bind>
</comp>

<comp id="729" class="1004" name="extMemPtr_V_addr_2_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="0"/>
<pin id="731" dir="0" index="1" bw="32" slack="0"/>
<pin id="732" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="extMemPtr_V_addr_2/19 "/>
</bind>
</comp>

<comp id="735" class="1004" name="add_ln104_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="33" slack="7"/>
<pin id="737" dir="0" index="1" bw="33" slack="0"/>
<pin id="738" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/19 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln104_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="34" slack="0"/>
<pin id="742" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/19 "/>
</bind>
</comp>

<comp id="744" class="1004" name="extMemPtr_V_addr_3_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="0" index="1" bw="32" slack="0"/>
<pin id="747" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="extMemPtr_V_addr_3/19 "/>
</bind>
</comp>

<comp id="750" class="1004" name="icmp_ln887_1_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="0"/>
<pin id="752" dir="0" index="1" bw="32" slack="8"/>
<pin id="753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_1/19 "/>
</bind>
</comp>

<comp id="755" class="1004" name="add_ln107_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="1"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/19 "/>
</bind>
</comp>

<comp id="761" class="1004" name="select_ln107_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="32" slack="0"/>
<pin id="764" dir="0" index="2" bw="32" slack="0"/>
<pin id="765" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln107/19 "/>
</bind>
</comp>

<comp id="770" class="1004" name="auxL_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="2"/>
<pin id="772" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="auxL/29 "/>
</bind>
</comp>

<comp id="774" class="1004" name="auxR_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="1"/>
<pin id="776" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="auxR/29 "/>
</bind>
</comp>

<comp id="778" class="1004" name="mrv_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="64" slack="0"/>
<pin id="780" dir="0" index="1" bw="32" slack="0"/>
<pin id="781" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/36 "/>
</bind>
</comp>

<comp id="784" class="1004" name="mrv_1_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="64" slack="0"/>
<pin id="786" dir="0" index="1" bw="32" slack="0"/>
<pin id="787" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/36 "/>
</bind>
</comp>

<comp id="790" class="1005" name="tmp_16_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="6" slack="1"/>
<pin id="792" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="799" class="1005" name="config_addr_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="5" slack="1"/>
<pin id="801" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="config_addr "/>
</bind>
</comp>

<comp id="804" class="1005" name="config_addr_1_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="5" slack="1"/>
<pin id="806" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="config_addr_1 "/>
</bind>
</comp>

<comp id="809" class="1005" name="memAddr_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="9"/>
<pin id="811" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="memAddr "/>
</bind>
</comp>

<comp id="815" class="1005" name="config_addr_2_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="5" slack="1"/>
<pin id="817" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="config_addr_2 "/>
</bind>
</comp>

<comp id="820" class="1005" name="memSize_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="4"/>
<pin id="822" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="memSize "/>
</bind>
</comp>

<comp id="826" class="1005" name="val_assign_9_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="31" slack="2"/>
<pin id="828" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="val_assign_9 "/>
</bind>
</comp>

<comp id="832" class="1005" name="config_addr_3_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="5" slack="1"/>
<pin id="834" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="config_addr_3 "/>
</bind>
</comp>

<comp id="837" class="1005" name="trunc_ln368_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="31" slack="1"/>
<pin id="839" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln368 "/>
</bind>
</comp>

<comp id="842" class="1005" name="inData_r_read_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="5"/>
<pin id="844" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="inData_r_read "/>
</bind>
</comp>

<comp id="850" class="1005" name="inData_l_read_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="4"/>
<pin id="852" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="inData_l_read "/>
</bind>
</comp>

<comp id="858" class="1005" name="wrIndex_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="5" slack="1"/>
<pin id="860" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="wrIndex "/>
</bind>
</comp>

<comp id="863" class="1005" name="rdIndex_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="5" slack="1"/>
<pin id="865" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rdIndex "/>
</bind>
</comp>

<comp id="868" class="1005" name="volRatio_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="4"/>
<pin id="870" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="volRatio "/>
</bind>
</comp>

<comp id="873" class="1005" name="periodRatio_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="8"/>
<pin id="875" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="periodRatio "/>
</bind>
</comp>

<comp id="878" class="1005" name="maxIndex_V_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="1"/>
<pin id="880" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="maxIndex_V "/>
</bind>
</comp>

<comp id="884" class="1005" name="icmp_ln879_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="31"/>
<pin id="886" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="888" class="1005" name="wrIndex_load_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="5"/>
<pin id="890" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="wrIndex_load "/>
</bind>
</comp>

<comp id="893" class="1005" name="icmp_ln891_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="1"/>
<pin id="895" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln891 "/>
</bind>
</comp>

<comp id="897" class="1005" name="rdIndex_load_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="11"/>
<pin id="899" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="rdIndex_load "/>
</bind>
</comp>

<comp id="905" class="1005" name="ret_V_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="1"/>
<pin id="907" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="910" class="1005" name="zext_ln90_1_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="34" slack="8"/>
<pin id="912" dir="1" index="1" bw="34" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln90_1 "/>
</bind>
</comp>

<comp id="915" class="1005" name="zext_ln90_3_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="34" slack="1"/>
<pin id="917" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln90_3 "/>
</bind>
</comp>

<comp id="920" class="1005" name="extMemPtr_V_addr_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="1"/>
<pin id="922" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="extMemPtr_V_addr "/>
</bind>
</comp>

<comp id="926" class="1005" name="sext_ln1354_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="33" slack="8"/>
<pin id="928" dir="1" index="1" bw="33" slack="8"/>
</pin_list>
<bind>
<opset="sext_ln1354 "/>
</bind>
</comp>

<comp id="931" class="1005" name="select_ln92_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="7"/>
<pin id="933" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="select_ln92 "/>
</bind>
</comp>

<comp id="938" class="1005" name="zext_ln91_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="34" slack="7"/>
<pin id="940" dir="1" index="1" bw="34" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln91 "/>
</bind>
</comp>

<comp id="943" class="1005" name="extMemPtr_V_addr_1_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="1"/>
<pin id="945" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="extMemPtr_V_addr_1 "/>
</bind>
</comp>

<comp id="949" class="1005" name="tmp_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="1"/>
<pin id="951" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="954" class="1005" name="tmp_V_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="8" slack="1"/>
<pin id="956" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="960" class="1005" name="tmp_V_1_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="23" slack="2"/>
<pin id="962" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="965" class="1005" name="isNeg_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="1"/>
<pin id="967" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="970" class="1005" name="ush_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="9" slack="1"/>
<pin id="972" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="976" class="1005" name="icmp_ln98_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="1"/>
<pin id="978" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln98 "/>
</bind>
</comp>

<comp id="980" class="1005" name="extMemPtr_V_addr_2_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="1"/>
<pin id="982" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="extMemPtr_V_addr_2 "/>
</bind>
</comp>

<comp id="986" class="1005" name="extMemPtr_V_addr_3_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="2"/>
<pin id="988" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="extMemPtr_V_addr_3 "/>
</bind>
</comp>

<comp id="992" class="1005" name="auxRawL_V_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="2"/>
<pin id="994" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="auxRawL_V "/>
</bind>
</comp>

<comp id="997" class="1005" name="auxRawR_V_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="1"/>
<pin id="999" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="auxRawR_V "/>
</bind>
</comp>

<comp id="1002" class="1005" name="auxL_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="1"/>
<pin id="1004" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="auxL "/>
</bind>
</comp>

<comp id="1007" class="1005" name="auxR_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="1"/>
<pin id="1009" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="auxR "/>
</bind>
</comp>

<comp id="1012" class="1005" name="dst_l_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="1"/>
<pin id="1014" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dst_l "/>
</bind>
</comp>

<comp id="1017" class="1005" name="dst_r_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="1"/>
<pin id="1019" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dst_r "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="118"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="44" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="44" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="72" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="76" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="78" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="152"><net_src comp="72" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="154"><net_src comp="80" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="161"><net_src comp="76" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="78" pin="0"/><net_sink comp="155" pin=3"/></net>

<net id="163"><net_src comp="80" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="169"><net_src comp="108" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="108" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="182"><net_src comp="110" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="110" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="4" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="201" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="214"><net_src comp="4" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="22" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="209" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="222"><net_src comp="4" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="230"><net_src comp="4" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="4" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="22" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="225" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="240"><net_src comp="54" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="54" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="256" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="305"><net_src comp="195" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="294" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="12" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="114" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="14" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="322"><net_src comp="310" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="16" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="18" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="20" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="318" pin="2"/><net_sink comp="324" pin=2"/></net>

<net id="332"><net_src comp="324" pin="3"/><net_sink comp="188" pin=2"/></net>

<net id="337"><net_src comp="24" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="18" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="20" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="333" pin="2"/><net_sink comp="338" pin=2"/></net>

<net id="346"><net_src comp="338" pin="3"/><net_sink comp="201" pin=2"/></net>

<net id="351"><net_src comp="26" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="18" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="20" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="347" pin="2"/><net_sink comp="352" pin=2"/></net>

<net id="360"><net_src comp="352" pin="3"/><net_sink comp="209" pin=2"/></net>

<net id="367"><net_src comp="28" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="195" pin="3"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="30" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="32" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="375"><net_src comp="34" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="18" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="20" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="371" pin="2"/><net_sink comp="376" pin=2"/></net>

<net id="384"><net_src comp="376" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="388"><net_src comp="195" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="46" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="18" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="20" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="389" pin="2"/><net_sink comp="394" pin=2"/></net>

<net id="402"><net_src comp="394" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="407"><net_src comp="48" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="18" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="20" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="403" pin="2"/><net_sink comp="408" pin=2"/></net>

<net id="416"><net_src comp="408" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="422"><net_src comp="62" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="64" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="417" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="195" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="62" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="64" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="428" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="443"><net_src comp="432" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="451"><net_src comp="66" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="68" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="463"><net_src comp="245" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="70" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="245" pin="4"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="64" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="457" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="472" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="8" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="482" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="499"><net_src comp="460" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="30" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="245" pin="4"/><net_sink comp="501" pin=1"/></net>

<net id="512"><net_src comp="495" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="501" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="54" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="515"><net_src comp="507" pin="3"/><net_sink comp="195" pin=1"/></net>

<net id="523"><net_src comp="74" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="516" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="525" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="529" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="8" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="534" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="306" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="552"><net_src comp="306" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="557"><net_src comp="294" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="564"><net_src comp="82" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="554" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="566"><net_src comp="84" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="567"><net_src comp="86" pin="0"/><net_sink comp="558" pin=3"/></net>

<net id="571"><net_src comp="554" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="579"><net_src comp="88" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="572" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="586"><net_src comp="90" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="575" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="92" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="593"><net_src comp="94" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="589" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="603"><net_src comp="581" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="594" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="575" pin="2"/><net_sink comp="598" pin=2"/></net>

<net id="612"><net_src comp="96" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="98" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="614"><net_src comp="64" pin="0"/><net_sink comp="606" pin=3"/></net>

<net id="618"><net_src comp="606" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="628"><net_src comp="619" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="606" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="622" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="615" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="625" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="646"><net_src comp="100" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="629" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="102" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="652"><net_src comp="641" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="659"><net_src comp="104" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="635" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="661"><net_src comp="102" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="662"><net_src comp="106" pin="0"/><net_sink comp="653" pin=3"/></net>

<net id="668"><net_src comp="649" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="669"><net_src comp="653" pin="4"/><net_sink comp="663" pin=2"/></net>

<net id="674"><net_src comp="256" pin="4"/><net_sink comp="670" pin=1"/></net>

<net id="683"><net_src comp="256" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="675" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="256" pin="4"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="670" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="679" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="685" pin="2"/><net_sink comp="690" pin=2"/></net>

<net id="702"><net_src comp="690" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="663" pin="3"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="252" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="713"><net_src comp="70" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="714"><net_src comp="252" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="715"><net_src comp="64" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="719"><net_src comp="708" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="724"><net_src comp="716" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="728"><net_src comp="720" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="733"><net_src comp="8" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="725" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="716" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="743"><net_src comp="735" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="748"><net_src comp="8" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="740" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="704" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="759"><net_src comp="252" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="30" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="766"><net_src comp="750" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="755" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="54" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="769"><net_src comp="761" pin="3"/><net_sink comp="195" pin=1"/></net>

<net id="773"><net_src comp="770" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="777"><net_src comp="774" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="782"><net_src comp="112" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="267" pin="6"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="778" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="278" pin="6"/><net_sink comp="784" pin=1"/></net>

<net id="793"><net_src comp="310" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="796"><net_src comp="790" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="797"><net_src comp="790" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="798"><net_src comp="790" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="802"><net_src comp="188" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="807"><net_src comp="201" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="812"><net_src comp="195" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="818"><net_src comp="209" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="823"><net_src comp="195" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="829"><net_src comp="361" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="835"><net_src comp="217" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="840"><net_src comp="385" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="845"><net_src comp="120" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="848"><net_src comp="842" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="849"><net_src comp="842" pin="1"/><net_sink comp="278" pin=4"/></net>

<net id="853"><net_src comp="126" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="856"><net_src comp="850" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="857"><net_src comp="850" pin="1"/><net_sink comp="267" pin=4"/></net>

<net id="861"><net_src comp="225" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="866"><net_src comp="232" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="871"><net_src comp="424" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="876"><net_src comp="440" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="881"><net_src comp="444" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="887"><net_src comp="447" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="195" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="896"><net_src comp="301" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="195" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="908"><net_src comp="452" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="913"><net_src comp="457" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="918"><net_src comp="472" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="923"><net_src comp="486" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="929"><net_src comp="492" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="934"><net_src comp="507" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="937"><net_src comp="931" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="941"><net_src comp="525" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="946"><net_src comp="538" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="952"><net_src comp="298" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="957"><net_src comp="558" pin="4"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="963"><net_src comp="568" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="968"><net_src comp="581" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="973"><net_src comp="598" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="979"><net_src comp="698" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="983"><net_src comp="729" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="985"><net_src comp="980" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="989"><net_src comp="744" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="991"><net_src comp="986" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="995"><net_src comp="178" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1000"><net_src comp="183" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1005"><net_src comp="770" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1010"><net_src comp="774" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1015"><net_src comp="286" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="1020"><net_src comp="290" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="278" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: config_r | {7 11 19 }
	Port: extMemPtr_V | {12 13 14 15 16 17 18 19 }
 - Input state : 
	Port: effect_delay : inData_l | {5 }
	Port: effect_delay : inData_r | {5 }
	Port: effect_delay : config_r | {1 2 3 4 5 6 7 }
	Port: effect_delay : config_offset | {1 }
	Port: effect_delay : extMemPtr_V | {20 21 22 23 24 25 26 27 28 }
  - Chain level:
	State 1
		or_ln71 : 1
		tmp_17 : 1
		config_addr : 2
		memAddr : 3
	State 2
		config_addr_1 : 1
		memSize : 2
	State 3
		config_addr_2 : 1
		p_Val2_s : 2
		val_assign_9 : 1
	State 4
		config_addr_3 : 1
		trunc_ln368 : 1
		p_Val2_10 : 2
	State 5
		wrIndex : 1
		rdIndex : 1
		volRatio : 1
		trunc_ln368_6 : 1
		p_Result_18 : 2
		periodRatio : 3
		br_ln80 : 1
		wrIndex_load : 2
	State 6
		icmp_ln891 : 1
		br_ln83 : 2
	State 7
		icmp_ln891_1 : 1
		br_ln83 : 2
	State 8
	State 9
	State 10
	State 11
		zext_ln90_2 : 1
		shl_ln : 1
		zext_ln90_3 : 2
		add_ln90 : 3
		zext_ln90_4 : 4
		extMemPtr_V_addr : 5
		icmp_ln887 : 2
		add_ln92 : 1
		select_ln92 : 3
		store_ln92 : 4
	State 12
		add_ln91 : 1
		zext_ln91 : 2
		add_ln91_1 : 3
		zext_ln91_1 : 4
		extMemPtr_V_addr_1 : 5
	State 13
		write_ln90 : 1
	State 14
		write_ln91 : 1
	State 15
	State 16
		p_Val2_11 : 1
		tmp_V : 2
		tmp_V_1 : 2
	State 17
		add_ln339 : 1
		isNeg : 2
		sext_ln1311 : 1
		ush : 3
	State 18
		zext_ln682 : 1
		zext_ln1287 : 1
		r_V : 1
		r_V_1 : 2
		tmp_10 : 2
		zext_ln662 : 3
		tmp_22 : 3
		val_V : 4
		icmp_ln97 : 1
		add_ln97 : 1
		sub_ln97 : 1
		currentPeriod : 2
		icmp_ln98 : 5
	State 19
		zext_ln103_1 : 1
		add_ln103 : 2
		zext_ln103_2 : 3
		extMemPtr_V_addr_2 : 4
		add_ln104 : 2
		zext_ln104 : 3
		extMemPtr_V_addr_3 : 4
		icmp_ln887_1 : 1
		select_ln107 : 2
		store_ln107 : 3
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		dst_l : 1
		dst_r : 1
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		agg_result_l_write_a : 1
		agg_result_r_write_a : 1
		mrv : 2
		mrv_1 : 3
		ret_ln113 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_286           |    2    |   306   |   418   |
|          |           grp_fu_290           |    2    |   306   |   418   |
|----------|--------------------------------|---------|---------|---------|
|  uitofp  |           grp_fu_298           |    0    |   340   |   554   |
|----------|--------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_294           |    3    |   143   |   321   |
|----------|--------------------------------|---------|---------|---------|
|          |          ret_V_fu_452          |    0    |    0    |    38   |
|          |         add_ln90_fu_476        |    0    |    0    |    40   |
|          |         add_ln92_fu_501        |    0    |    0    |    39   |
|          |         add_ln91_fu_519        |    0    |    0    |    39   |
|    add   |        add_ln91_1_fu_529       |    0    |    0    |    40   |
|          |        add_ln339_fu_575        |    0    |    0    |    15   |
|          |         add_ln97_fu_679        |    0    |    0    |    32   |
|          |        add_ln103_fu_720        |    0    |    0    |    40   |
|          |        add_ln104_fu_735        |    0    |    0    |    40   |
|          |        add_ln107_fu_755        |    0    |    0    |    39   |
|----------|--------------------------------|---------|---------|---------|
|          |       select_ln92_fu_507       |    0    |    0    |    32   |
|          |           ush_fu_598           |    0    |    0    |    9    |
|  select  |          val_V_fu_663          |    0    |    0    |    32   |
|          |      currentPeriod_fu_690      |    0    |    0    |    32   |
|          |       select_ln107_fu_761      |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_301           |    0    |    0    |    18   |
|          |        icmp_ln879_fu_447       |    0    |    0    |    18   |
|   icmp   |        icmp_ln887_fu_495       |    0    |    0    |    18   |
|          |        icmp_ln97_fu_670        |    0    |    0    |    18   |
|          |        icmp_ln98_fu_698        |    0    |    0    |    18   |
|          |       icmp_ln887_1_fu_750      |    0    |    0    |    18   |
|----------|--------------------------------|---------|---------|---------|
|    shl   |          r_V_1_fu_635          |    0    |    0    |   101   |
|----------|--------------------------------|---------|---------|---------|
|          |        sub_ln1311_fu_589       |    0    |    0    |    15   |
|    sub   |        sub_ln97_1_fu_675       |    0    |    0    |    32   |
|          |         sub_ln97_fu_685        |    0    |    0    |    39   |
|----------|--------------------------------|---------|---------|---------|
|   lshr   |           r_V_fu_629           |    0    |    0    |    73   |
|----------|--------------------------------|---------|---------|---------|
|          | config_offset_read_read_fu_114 |    0    |    0    |    0    |
|          |    inData_r_read_read_fu_120   |    0    |    0    |    0    |
|   read   |    inData_l_read_read_fu_126   |    0    |    0    |    0    |
|          |      auxRawL_V_read_fu_178     |    0    |    0    |    0    |
|          |      auxRawR_V_read_fu_183     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_132      |    0    |    0    |    0    |
|          |      grp_writeresp_fu_147      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |     write_ln90_write_fu_139    |    0    |    0    |    0    |
|          |     write_ln91_write_fu_155    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_164       |    0    |    0    |    0    |
|          |       grp_readreq_fu_171       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_16_fu_310         |    0    |    0    |    0    |
|          |          tmp_17_fu_324         |    0    |    0    |    0    |
|          |          tmp_18_fu_338         |    0    |    0    |    0    |
|          |          tmp_19_fu_352         |    0    |    0    |    0    |
|          |          tmp_s_fu_376          |    0    |    0    |    0    |
|bitconcatenate|          tmp_20_fu_394         |    0    |    0    |    0    |
|          |          tmp_21_fu_408         |    0    |    0    |    0    |
|          |        p_Result_s_fu_417       |    0    |    0    |    0    |
|          |       p_Result_18_fu_432       |    0    |    0    |    0    |
|          |          shl_ln_fu_464         |    0    |    0    |    0    |
|          |        mantissa_V_fu_606       |    0    |    0    |    0    |
|          |         shl_ln1_fu_708         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         or_ln71_fu_318         |    0    |    0    |    0    |
|          |         or_ln72_fu_333         |    0    |    0    |    0    |
|    or    |         or_ln73_fu_347         |    0    |    0    |    0    |
|          |         or_ln74_fu_371         |    0    |    0    |    0    |
|          |         or_ln75_fu_389         |    0    |    0    |    0    |
|          |         or_ln76_fu_403         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       val_assign_9_fu_361      |    0    |    0    |    0    |
|partselect|          tmp_V_fu_558          |    0    |    0    |    0    |
|          |          tmp_22_fu_653         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       trunc_ln368_fu_385       |    0    |    0    |    0    |
|   trunc  |      trunc_ln368_6_fu_428      |    0    |    0    |    0    |
|          |         tmp_V_1_fu_568         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        maxIndex_V_fu_444       |    0    |    0    |    0    |
|          |       zext_ln90_1_fu_457       |    0    |    0    |    0    |
|          |       zext_ln90_2_fu_460       |    0    |    0    |    0    |
|          |       zext_ln90_3_fu_472       |    0    |    0    |    0    |
|          |       zext_ln90_4_fu_482       |    0    |    0    |    0    |
|          |        zext_ln90_fu_516        |    0    |    0    |    0    |
|          |        zext_ln91_fu_525        |    0    |    0    |    0    |
|   zext   |       zext_ln91_1_fu_534       |    0    |    0    |    0    |
|          |        zext_ln339_fu_572       |    0    |    0    |    0    |
|          |        zext_ln682_fu_615       |    0    |    0    |    0    |
|          |       zext_ln1287_fu_625       |    0    |    0    |    0    |
|          |        zext_ln662_fu_649       |    0    |    0    |    0    |
|          |        zext_ln103_fu_704       |    0    |    0    |    0    |
|          |       zext_ln103_1_fu_716      |    0    |    0    |    0    |
|          |       zext_ln103_2_fu_725      |    0    |    0    |    0    |
|          |        zext_ln104_fu_740       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       sext_ln1354_fu_492       |    0    |    0    |    0    |
|   sext   |       sext_ln1311_fu_594       |    0    |    0    |    0    |
|          |      sext_ln1311_1_fu_619      |    0    |    0    |    0    |
|          |      sext_ln1311_2_fu_622      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| bitselect|          isNeg_fu_581          |    0    |    0    |    0    |
|          |          tmp_10_fu_641         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|insertvalue|           mrv_fu_778           |    0    |    0    |    0    |
|          |          mrv_1_fu_784          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    7    |   1095  |   2578  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|agg_result_l_write_a_reg_264|   32   |
|agg_result_r_write_a_reg_275|   32   |
|        auxL_reg_1002       |   32   |
|        auxR_reg_1007       |   32   |
|      auxRawL_V_reg_992     |   32   |
|      auxRawR_V_reg_997     |   32   |
|    config_addr_1_reg_804   |    5   |
|    config_addr_2_reg_815   |    5   |
|    config_addr_3_reg_832   |    5   |
|     config_addr_reg_799    |    5   |
|       dst_l_reg_1012       |   32   |
|       dst_r_reg_1017       |   32   |
| extMemPtr_V_addr_1_reg_943 |   32   |
| extMemPtr_V_addr_2_reg_980 |   32   |
| extMemPtr_V_addr_3_reg_986 |   32   |
|  extMemPtr_V_addr_reg_920  |   32   |
|    i_op_assign_2_reg_241   |   32   |
|    i_op_assign_3_reg_252   |   32   |
|     icmp_ln879_reg_884     |    1   |
|     icmp_ln891_reg_893     |    1   |
|      icmp_ln98_reg_976     |    1   |
|    inData_l_read_reg_850   |   32   |
|    inData_r_read_reg_842   |   32   |
|        isNeg_reg_965       |    1   |
|     maxIndex_V_reg_878     |   32   |
|       memAddr_reg_809      |   32   |
|       memSize_reg_820      |   32   |
|     periodRatio_reg_873    |   32   |
|    rdIndex_load_reg_897    |   32   |
|       rdIndex_reg_863      |    5   |
|           reg_306          |   32   |
|        ret_V_reg_905       |   32   |
|     select_ln92_reg_931    |   32   |
|     sext_ln1354_reg_926    |   33   |
|       tmp_16_reg_790       |    6   |
|       tmp_V_1_reg_960      |   23   |
|        tmp_V_reg_954       |    8   |
|         tmp_reg_949        |   32   |
|     trunc_ln368_reg_837    |   31   |
|         ush_reg_970        |    9   |
|    val_assign_9_reg_826    |   31   |
|      volRatio_reg_868      |   32   |
|    wrIndex_load_reg_888    |   32   |
|       wrIndex_reg_858      |    5   |
|     zext_ln90_1_reg_910    |   34   |
|     zext_ln90_3_reg_915    |   34   |
|      zext_ln91_reg_938     |   34   |
+----------------------------+--------+
|            Total           |  1141  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|  grp_writeresp_fu_132 |  p0  |   2  |   1  |    2   |
|  grp_writeresp_fu_147 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_195   |  p0  |  11  |   5  |   55   ||    50   |
|   grp_access_fu_195   |  p1  |   3  |  32  |   96   ||    15   |
| i_op_assign_3_reg_252 |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_286      |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_290      |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_294      |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_294      |  p1  |   3  |  32  |   96   ||    15   |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   507  ||  16.319 ||   116   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |  1095  |  2578  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   116  |
|  Register |    -   |    -   |  1141  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |   16   |  2236  |  2694  |
+-----------+--------+--------+--------+--------+
