
youlostit-ble.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005454  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  080055e4  080055e4  000065e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080056b8  080056b8  000071cc  2**0
                  CONTENTS
  4 .ARM          00000008  080056b8  080056b8  000066b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080056c0  080056c0  000071cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080056c0  080056c0  000066c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080056c4  080056c4  000066c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001cc  20000000  080056c8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000300  200001cc  08005894  000071cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004cc  08005894  000074cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000071cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b104  00000000  00000000  000071fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021cc  00000000  00000000  00012300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a48  00000000  00000000  000144d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000079e  00000000  00000000  00014f18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002790a  00000000  00000000  000156b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c252  00000000  00000000  0003cfc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1155  00000000  00000000  00049212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013a367  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000031f8  00000000  00000000  0013a3ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008f  00000000  00000000  0013d5a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001cc 	.word	0x200001cc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080055cc 	.word	0x080055cc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d0 	.word	0x200001d0
 80001cc:	080055cc 	.word	0x080055cc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	@ 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__aeabi_d2iz>:
 800084c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000850:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000854:	d215      	bcs.n	8000882 <__aeabi_d2iz+0x36>
 8000856:	d511      	bpl.n	800087c <__aeabi_d2iz+0x30>
 8000858:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800085c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000860:	d912      	bls.n	8000888 <__aeabi_d2iz+0x3c>
 8000862:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000866:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800086a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800086e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000872:	fa23 f002 	lsr.w	r0, r3, r2
 8000876:	bf18      	it	ne
 8000878:	4240      	negne	r0, r0
 800087a:	4770      	bx	lr
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	4770      	bx	lr
 8000882:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000886:	d105      	bne.n	8000894 <__aeabi_d2iz+0x48>
 8000888:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 800088c:	bf08      	it	eq
 800088e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000892:	4770      	bx	lr
 8000894:	f04f 0000 	mov.w	r0, #0
 8000898:	4770      	bx	lr
 800089a:	bf00      	nop

0800089c <ble_init>:
 int16_t connectionHandler[2] = {-1, -1}; // Little Endian Format for connection handler
 
 /**
  * Initializes the BLE module with appropriate settings
  */
 void ble_init(){
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af02      	add	r7, sp, #8
	 //fetching the reset event
	 rxEvent=(uint8_t*)malloc(EVENT_STARTUP_SIZE);
 80008a2:	2006      	movs	r0, #6
 80008a4:	f003 fd0a 	bl	80042bc <malloc>
 80008a8:	4603      	mov	r3, r0
 80008aa:	461a      	mov	r2, r3
 80008ac:	4b70      	ldr	r3, [pc, #448]	@ (8000a70 <ble_init+0x1d4>)
 80008ae:	601a      	str	r2, [r3, #0]
	 int res;
 
	 while(!dataAvailable);
 80008b0:	bf00      	nop
 80008b2:	4b70      	ldr	r3, [pc, #448]	@ (8000a74 <ble_init+0x1d8>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d0fb      	beq.n	80008b2 <ble_init+0x16>
	 res=fetchBleEvent(rxEvent,EVENT_STARTUP_SIZE);
 80008ba:	4b6d      	ldr	r3, [pc, #436]	@ (8000a70 <ble_init+0x1d4>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	2106      	movs	r1, #6
 80008c0:	4618      	mov	r0, r3
 80008c2:	f000 f91f 	bl	8000b04 <fetchBleEvent>
 80008c6:	6078      	str	r0, [r7, #4]
 
	 if(res==BLE_OK){
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d111      	bne.n	80008f2 <ble_init+0x56>
	 res=checkEventResp(rxEvent,EVENT_STATUP_DATA,EVENT_STARTUP_SIZE);
 80008ce:	4b68      	ldr	r3, [pc, #416]	@ (8000a70 <ble_init+0x1d4>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	2206      	movs	r2, #6
 80008d4:	4968      	ldr	r1, [pc, #416]	@ (8000a78 <ble_init+0x1dc>)
 80008d6:	4618      	mov	r0, r3
 80008d8:	f000 f99e 	bl	8000c18 <checkEventResp>
 80008dc:	6078      	str	r0, [r7, #4]
	 if(res==BLE_OK){
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d106      	bne.n	80008f2 <ble_init+0x56>
		stackInitCompleteFlag|=0x01;
 80008e4:	4b65      	ldr	r3, [pc, #404]	@ (8000a7c <ble_init+0x1e0>)
 80008e6:	881b      	ldrh	r3, [r3, #0]
 80008e8:	f043 0301 	orr.w	r3, r3, #1
 80008ec:	b29a      	uxth	r2, r3
 80008ee:	4b63      	ldr	r3, [pc, #396]	@ (8000a7c <ble_init+0x1e0>)
 80008f0:	801a      	strh	r2, [r3, #0]
	 }
	 }
	 HAL_Delay(10);
 80008f2:	200a      	movs	r0, #10
 80008f4:	f001 fd48 	bl	8002388 <HAL_Delay>
	 free(rxEvent);
 80008f8:	4b5d      	ldr	r3, [pc, #372]	@ (8000a70 <ble_init+0x1d4>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	4618      	mov	r0, r3
 80008fe:	f003 fce5 	bl	80042cc <free>
 
	 //INIT GATT
	 if(BLE_command(ACI_GATT_INIT,sizeof(ACI_GATT_INIT),ACI_GATT_INIT_COMPLETE,sizeof(ACI_GATT_INIT_COMPLETE),0)==BLE_OK){
 8000902:	2300      	movs	r3, #0
 8000904:	9300      	str	r3, [sp, #0]
 8000906:	2307      	movs	r3, #7
 8000908:	4a5d      	ldr	r2, [pc, #372]	@ (8000a80 <ble_init+0x1e4>)
 800090a:	2104      	movs	r1, #4
 800090c:	485d      	ldr	r0, [pc, #372]	@ (8000a84 <ble_init+0x1e8>)
 800090e:	f000 fab9 	bl	8000e84 <BLE_command>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d106      	bne.n	8000926 <ble_init+0x8a>
		stackInitCompleteFlag|=0x02;
 8000918:	4b58      	ldr	r3, [pc, #352]	@ (8000a7c <ble_init+0x1e0>)
 800091a:	881b      	ldrh	r3, [r3, #0]
 800091c:	f043 0302 	orr.w	r3, r3, #2
 8000920:	b29a      	uxth	r2, r3
 8000922:	4b56      	ldr	r3, [pc, #344]	@ (8000a7c <ble_init+0x1e0>)
 8000924:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 8000926:	4b52      	ldr	r3, [pc, #328]	@ (8000a70 <ble_init+0x1d4>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	4618      	mov	r0, r3
 800092c:	f003 fcce 	bl	80042cc <free>
 
	 //INIT GAP, actually the handle that i get is a GATT handle of a service, will change the name later
	 if(BLE_command(ACI_GAP_INIT,sizeof(ACI_GAP_INIT),ACI_GAP_INIT_COMPLETE,sizeof(ACI_GAP_INIT_COMPLETE),3)==BLE_OK){
 8000930:	2303      	movs	r3, #3
 8000932:	9300      	str	r3, [sp, #0]
 8000934:	2307      	movs	r3, #7
 8000936:	4a54      	ldr	r2, [pc, #336]	@ (8000a88 <ble_init+0x1ec>)
 8000938:	2107      	movs	r1, #7
 800093a:	4854      	ldr	r0, [pc, #336]	@ (8000a8c <ble_init+0x1f0>)
 800093c:	f000 faa2 	bl	8000e84 <BLE_command>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d11b      	bne.n	800097e <ble_init+0xe2>
		stackInitCompleteFlag|=0x04;
 8000946:	4b4d      	ldr	r3, [pc, #308]	@ (8000a7c <ble_init+0x1e0>)
 8000948:	881b      	ldrh	r3, [r3, #0]
 800094a:	f043 0304 	orr.w	r3, r3, #4
 800094e:	b29a      	uxth	r2, r3
 8000950:	4b4a      	ldr	r3, [pc, #296]	@ (8000a7c <ble_init+0x1e0>)
 8000952:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_SERVICE_HANDLE,rxEvent+7,2);
 8000954:	4b46      	ldr	r3, [pc, #280]	@ (8000a70 <ble_init+0x1d4>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	3307      	adds	r3, #7
 800095a:	881b      	ldrh	r3, [r3, #0]
 800095c:	b29a      	uxth	r2, r3
 800095e:	4b4c      	ldr	r3, [pc, #304]	@ (8000a90 <ble_init+0x1f4>)
 8000960:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_CHAR_NAME_HANDLE,rxEvent+9,2);
 8000962:	4b43      	ldr	r3, [pc, #268]	@ (8000a70 <ble_init+0x1d4>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	3309      	adds	r3, #9
 8000968:	881b      	ldrh	r3, [r3, #0]
 800096a:	b29a      	uxth	r2, r3
 800096c:	4b49      	ldr	r3, [pc, #292]	@ (8000a94 <ble_init+0x1f8>)
 800096e:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_CHAR_APP_HANDLE,rxEvent+11,2);
 8000970:	4b3f      	ldr	r3, [pc, #252]	@ (8000a70 <ble_init+0x1d4>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	330b      	adds	r3, #11
 8000976:	881b      	ldrh	r3, [r3, #0]
 8000978:	b29a      	uxth	r2, r3
 800097a:	4b47      	ldr	r3, [pc, #284]	@ (8000a98 <ble_init+0x1fc>)
 800097c:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 800097e:	4b3c      	ldr	r3, [pc, #240]	@ (8000a70 <ble_init+0x1d4>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	4618      	mov	r0, r3
 8000984:	f003 fca2 	bl	80042cc <free>
 
	 //SET THE NAME OF THE BOARD IN THE SERVICE CREATED AUTOMATICALLY
	 updateCharValue(GAP_SERVICE_HANDLE,GAP_CHAR_NAME_HANDLE,0,sizeof(deviceName),deviceName);
 8000988:	4b44      	ldr	r3, [pc, #272]	@ (8000a9c <ble_init+0x200>)
 800098a:	9300      	str	r3, [sp, #0]
 800098c:	2307      	movs	r3, #7
 800098e:	2200      	movs	r2, #0
 8000990:	4940      	ldr	r1, [pc, #256]	@ (8000a94 <ble_init+0x1f8>)
 8000992:	483f      	ldr	r0, [pc, #252]	@ (8000a90 <ble_init+0x1f4>)
 8000994:	f000 fb3c 	bl	8001010 <updateCharValue>
	 stackInitCompleteFlag|=0x08;
 8000998:	4b38      	ldr	r3, [pc, #224]	@ (8000a7c <ble_init+0x1e0>)
 800099a:	881b      	ldrh	r3, [r3, #0]
 800099c:	f043 0308 	orr.w	r3, r3, #8
 80009a0:	b29a      	uxth	r2, r3
 80009a2:	4b36      	ldr	r3, [pc, #216]	@ (8000a7c <ble_init+0x1e0>)
 80009a4:	801a      	strh	r2, [r3, #0]
	 free(rxEvent);
 80009a6:	4b32      	ldr	r3, [pc, #200]	@ (8000a70 <ble_init+0x1d4>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	4618      	mov	r0, r3
 80009ac:	f003 fc8e 	bl	80042cc <free>
 
	 //INIT AUTH
	 if(BLE_command(ACI_GAP_SET_AUTH,sizeof(ACI_GAP_SET_AUTH),ACI_GAP_SET_AUTH_RESP,sizeof(ACI_GAP_SET_AUTH_RESP),0)==BLE_OK){
 80009b0:	2300      	movs	r3, #0
 80009b2:	9300      	str	r3, [sp, #0]
 80009b4:	2307      	movs	r3, #7
 80009b6:	4a3a      	ldr	r2, [pc, #232]	@ (8000aa0 <ble_init+0x204>)
 80009b8:	2110      	movs	r1, #16
 80009ba:	483a      	ldr	r0, [pc, #232]	@ (8000aa4 <ble_init+0x208>)
 80009bc:	f000 fa62 	bl	8000e84 <BLE_command>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d106      	bne.n	80009d4 <ble_init+0x138>
		stackInitCompleteFlag|=0x10;
 80009c6:	4b2d      	ldr	r3, [pc, #180]	@ (8000a7c <ble_init+0x1e0>)
 80009c8:	881b      	ldrh	r3, [r3, #0]
 80009ca:	f043 0310 	orr.w	r3, r3, #16
 80009ce:	b29a      	uxth	r2, r3
 80009d0:	4b2a      	ldr	r3, [pc, #168]	@ (8000a7c <ble_init+0x1e0>)
 80009d2:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 80009d4:	4b26      	ldr	r3, [pc, #152]	@ (8000a70 <ble_init+0x1d4>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4618      	mov	r0, r3
 80009da:	f003 fc77 	bl	80042cc <free>
 
	 //SET_TX_LEVEL
	 if(BLE_command(ACI_HAL_SET_TX_POWER_LEVEL,sizeof(ACI_HAL_SET_TX_POWER_LEVEL),ACI_HAL_SET_TX_POWER_LEVEL_COMPLETE,sizeof(ACI_HAL_SET_TX_POWER_LEVEL_COMPLETE),0)==BLE_OK){
 80009de:	2300      	movs	r3, #0
 80009e0:	9300      	str	r3, [sp, #0]
 80009e2:	2307      	movs	r3, #7
 80009e4:	4a30      	ldr	r2, [pc, #192]	@ (8000aa8 <ble_init+0x20c>)
 80009e6:	2106      	movs	r1, #6
 80009e8:	4830      	ldr	r0, [pc, #192]	@ (8000aac <ble_init+0x210>)
 80009ea:	f000 fa4b 	bl	8000e84 <BLE_command>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d106      	bne.n	8000a02 <ble_init+0x166>
		stackInitCompleteFlag|=0x20;
 80009f4:	4b21      	ldr	r3, [pc, #132]	@ (8000a7c <ble_init+0x1e0>)
 80009f6:	881b      	ldrh	r3, [r3, #0]
 80009f8:	f043 0320 	orr.w	r3, r3, #32
 80009fc:	b29a      	uxth	r2, r3
 80009fe:	4b1f      	ldr	r3, [pc, #124]	@ (8000a7c <ble_init+0x1e0>)
 8000a00:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 8000a02:	4b1b      	ldr	r3, [pc, #108]	@ (8000a70 <ble_init+0x1d4>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	4618      	mov	r0, r3
 8000a08:	f003 fc60 	bl	80042cc <free>
 
	 //SET SCAN RESPONSE DATA
	 if(BLE_command(HCI_LE_SET_SCAN_RESPONSE_DATA,sizeof(HCI_LE_SET_SCAN_RESPONSE_DATA),HCI_LE_SET_SCAN_RESPONSE_DATA_COMPLETE,sizeof(HCI_LE_SET_SCAN_RESPONSE_DATA_COMPLETE),0)==BLE_OK){
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	9300      	str	r3, [sp, #0]
 8000a10:	2307      	movs	r3, #7
 8000a12:	4a27      	ldr	r2, [pc, #156]	@ (8000ab0 <ble_init+0x214>)
 8000a14:	2124      	movs	r1, #36	@ 0x24
 8000a16:	4827      	ldr	r0, [pc, #156]	@ (8000ab4 <ble_init+0x218>)
 8000a18:	f000 fa34 	bl	8000e84 <BLE_command>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d106      	bne.n	8000a30 <ble_init+0x194>
		stackInitCompleteFlag|=0x40;
 8000a22:	4b16      	ldr	r3, [pc, #88]	@ (8000a7c <ble_init+0x1e0>)
 8000a24:	881b      	ldrh	r3, [r3, #0]
 8000a26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a2a:	b29a      	uxth	r2, r3
 8000a2c:	4b13      	ldr	r3, [pc, #76]	@ (8000a7c <ble_init+0x1e0>)
 8000a2e:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 8000a30:	4b0f      	ldr	r3, [pc, #60]	@ (8000a70 <ble_init+0x1d4>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4618      	mov	r0, r3
 8000a36:	f003 fc49 	bl	80042cc <free>
 
	 //This will start the advertisment,
	 setConnectable();
 8000a3a:	f000 f9a3 	bl	8000d84 <setConnectable>
 
	 //add the nordic UART service
	 addService(UUID_NORDIC_UART_SERVICE,NORDIC_UART_SERVICE_HANDLE,SET_ATTRIBUTES(7)); //SET_ATTRIBUTES(1+2+3*2+3+3));//1 atribute service +2 attribute char readable+3*(2 NOTIFYABLE READABLE charachteristics)
 8000a3e:	2207      	movs	r2, #7
 8000a40:	491d      	ldr	r1, [pc, #116]	@ (8000ab8 <ble_init+0x21c>)
 8000a42:	481e      	ldr	r0, [pc, #120]	@ (8000abc <ble_init+0x220>)
 8000a44:	f000 fa6a 	bl	8000f1c <addService>
 
	 //add the nordic UART charachteristics
	 addCharacteristic(UUID_CHAR_READ,READ_CHAR_HANDLE,NORDIC_UART_SERVICE_HANDLE,SET_CONTENT_LENGTH(20),NOTIFIBLE);
 8000a48:	2310      	movs	r3, #16
 8000a4a:	9300      	str	r3, [sp, #0]
 8000a4c:	2314      	movs	r3, #20
 8000a4e:	4a1a      	ldr	r2, [pc, #104]	@ (8000ab8 <ble_init+0x21c>)
 8000a50:	491b      	ldr	r1, [pc, #108]	@ (8000ac0 <ble_init+0x224>)
 8000a52:	481c      	ldr	r0, [pc, #112]	@ (8000ac4 <ble_init+0x228>)
 8000a54:	f000 fa9a 	bl	8000f8c <addCharacteristic>
	 addCharacteristic(UUID_CHAR_WRITE,WRITE_CHAR_HANDLE,NORDIC_UART_SERVICE_HANDLE,SET_CONTENT_LENGTH(20),WRITABLE);
 8000a58:	2304      	movs	r3, #4
 8000a5a:	9300      	str	r3, [sp, #0]
 8000a5c:	2314      	movs	r3, #20
 8000a5e:	4a16      	ldr	r2, [pc, #88]	@ (8000ab8 <ble_init+0x21c>)
 8000a60:	4919      	ldr	r1, [pc, #100]	@ (8000ac8 <ble_init+0x22c>)
 8000a62:	481a      	ldr	r0, [pc, #104]	@ (8000acc <ble_init+0x230>)
 8000a64:	f000 fa92 	bl	8000f8c <addCharacteristic>
 
	 if(stackInitCompleteFlag==255){
	   //turn on led blue if everything was fine
	 //  HAL_GPIO_WritePin(CPU_LED_GPIO_Port,CPU_LED_Pin,GPIO_PIN_SET);
	 }
	 return;
 8000a68:	bf00      	nop
 }
 8000a6a:	3708      	adds	r7, #8
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	20000300 	.word	0x20000300
 8000a74:	20000304 	.word	0x20000304
 8000a78:	20000000 	.word	0x20000000
 8000a7c:	200002fe 	.word	0x200002fe
 8000a80:	2000000c 	.word	0x2000000c
 8000a84:	20000008 	.word	0x20000008
 8000a88:	2000001c 	.word	0x2000001c
 8000a8c:	20000014 	.word	0x20000014
 8000a90:	200001e8 	.word	0x200001e8
 8000a94:	200001ec 	.word	0x200001ec
 8000a98:	200001f0 	.word	0x200001f0
 8000a9c:	20000124 	.word	0x20000124
 8000aa0:	20000034 	.word	0x20000034
 8000aa4:	20000024 	.word	0x20000024
 8000aa8:	20000044 	.word	0x20000044
 8000aac:	2000003c 	.word	0x2000003c
 8000ab0:	2000007c 	.word	0x2000007c
 8000ab4:	20000058 	.word	0x20000058
 8000ab8:	200002f4 	.word	0x200002f4
 8000abc:	2000012c 	.word	0x2000012c
 8000ac0:	200002fc 	.word	0x200002fc
 8000ac4:	2000014c 	.word	0x2000014c
 8000ac8:	200002f8 	.word	0x200002f8
 8000acc:	2000013c 	.word	0x2000013c

08000ad0 <standbyBle>:
 
 void standbyBle() {
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b082      	sub	sp, #8
 8000ad4:	af02      	add	r7, sp, #8
	  //STANDBY MODE
	  if(BLE_command(ACI_HAL_SET_STANDBY,sizeof(ACI_HAL_SET_STANDBY),ACI_HAL_SET_STANDBY_COMPLETE,sizeof(ACI_HAL_SET_STANDBY_COMPLETE),0)==BLE_OK){
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	9300      	str	r3, [sp, #0]
 8000ada:	2307      	movs	r3, #7
 8000adc:	4a06      	ldr	r2, [pc, #24]	@ (8000af8 <standbyBle+0x28>)
 8000ade:	2104      	movs	r1, #4
 8000ae0:	4806      	ldr	r0, [pc, #24]	@ (8000afc <standbyBle+0x2c>)
 8000ae2:	f000 f9cf 	bl	8000e84 <BLE_command>
	  }
	  free(rxEvent);
 8000ae6:	4b06      	ldr	r3, [pc, #24]	@ (8000b00 <standbyBle+0x30>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4618      	mov	r0, r3
 8000aec:	f003 fbee 	bl	80042cc <free>
 }
 8000af0:	bf00      	nop
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	20000050 	.word	0x20000050
 8000afc:	2000004c 	.word	0x2000004c
 8000b00:	20000300 	.word	0x20000300

08000b04 <fetchBleEvent>:
 
 int fetchBleEvent(uint8_t *container, int size){
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b08c      	sub	sp, #48	@ 0x30
 8000b08:	af02      	add	r7, sp, #8
 8000b0a:	6078      	str	r0, [r7, #4]
 8000b0c:	6039      	str	r1, [r7, #0]
 
   uint8_t master_header[]={0x0b,0x00,0x00,0x00,0x00};
 8000b0e:	4a3d      	ldr	r2, [pc, #244]	@ (8000c04 <fetchBleEvent+0x100>)
 8000b10:	f107 0318 	add.w	r3, r7, #24
 8000b14:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b18:	6018      	str	r0, [r3, #0]
 8000b1a:	3304      	adds	r3, #4
 8000b1c:	7019      	strb	r1, [r3, #0]
   uint8_t slave_header[5];
 
   //Wait until it is available an event coming from the BLE module (GPIO PIN COULD CHANGE ACCORDING TO THE BOARD)
   if(HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000b1e:	2140      	movs	r1, #64	@ 0x40
 8000b20:	4839      	ldr	r0, [pc, #228]	@ (8000c08 <fetchBleEvent+0x104>)
 8000b22:	f001 ff31 	bl	8002988 <HAL_GPIO_ReadPin>
 8000b26:	4603      	mov	r3, r0
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d065      	beq.n	8000bf8 <fetchBleEvent+0xf4>
 
   HAL_Delay(5);
 8000b2c:	2005      	movs	r0, #5
 8000b2e:	f001 fc2b 	bl	8002388 <HAL_Delay>
   //PIN_CS of SPI2 LOW
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 8000b32:	2200      	movs	r2, #0
 8000b34:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b38:	4834      	ldr	r0, [pc, #208]	@ (8000c0c <fetchBleEvent+0x108>)
 8000b3a:	f001 ff3d 	bl	80029b8 <HAL_GPIO_WritePin>
 
   //SPI2 in this case, it could change according to the board
   //we send a byte containing a request of reading followed by 4 dummy bytes
   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 8000b3e:	f107 0210 	add.w	r2, r7, #16
 8000b42:	f107 0118 	add.w	r1, r7, #24
 8000b46:	2301      	movs	r3, #1
 8000b48:	9300      	str	r3, [sp, #0]
 8000b4a:	2305      	movs	r3, #5
 8000b4c:	4830      	ldr	r0, [pc, #192]	@ (8000c10 <fetchBleEvent+0x10c>)
 8000b4e:	f003 f82f 	bl	8003bb0 <HAL_SPI_TransmitReceive>
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000b52:	2201      	movs	r2, #1
 8000b54:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b58:	482c      	ldr	r0, [pc, #176]	@ (8000c0c <fetchBleEvent+0x108>)
 8000b5a:	f001 ff2d 	bl	80029b8 <HAL_GPIO_WritePin>
   HAL_Delay(1);
 8000b5e:	2001      	movs	r0, #1
 8000b60:	f001 fc12 	bl	8002388 <HAL_Delay>
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 8000b64:	2200      	movs	r2, #0
 8000b66:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b6a:	4828      	ldr	r0, [pc, #160]	@ (8000c0c <fetchBleEvent+0x108>)
 8000b6c:	f001 ff24 	bl	80029b8 <HAL_GPIO_WritePin>
 
   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 8000b70:	f107 0210 	add.w	r2, r7, #16
 8000b74:	f107 0118 	add.w	r1, r7, #24
 8000b78:	2301      	movs	r3, #1
 8000b7a:	9300      	str	r3, [sp, #0]
 8000b7c:	2305      	movs	r3, #5
 8000b7e:	4824      	ldr	r0, [pc, #144]	@ (8000c10 <fetchBleEvent+0x10c>)
 8000b80:	f003 f816 	bl	8003bb0 <HAL_SPI_TransmitReceive>
 
   //let's get the size of data available
   int dataSize;
   dataSize=(slave_header[3]|slave_header[4]<<8);
 8000b84:	7cfb      	ldrb	r3, [r7, #19]
 8000b86:	461a      	mov	r2, r3
 8000b88:	7d3b      	ldrb	r3, [r7, #20]
 8000b8a:	021b      	lsls	r3, r3, #8
 8000b8c:	4313      	orrs	r3, r2
 8000b8e:	627b      	str	r3, [r7, #36]	@ 0x24
   int i;
   char dummy=0xff;
 8000b90:	23ff      	movs	r3, #255	@ 0xff
 8000b92:	73fb      	strb	r3, [r7, #15]
 
   if(dataSize>size){
 8000b94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	429a      	cmp	r2, r3
 8000b9a:	dd01      	ble.n	8000ba0 <fetchBleEvent+0x9c>
	   dataSize=size;
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	627b      	str	r3, [r7, #36]	@ 0x24
   }
 
   if(dataSize>0){
 8000ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	dd1f      	ble.n	8000be6 <fetchBleEvent+0xe2>
		 //let's fill the get the bytes availables and insert them into the container variable
		   for(i=0;i<dataSize;i++){
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	623b      	str	r3, [r7, #32]
 8000baa:	e00d      	b.n	8000bc8 <fetchBleEvent+0xc4>
		   HAL_SPI_TransmitReceive(&hspi3,(uint8_t*)&dummy,container+i,1,1);
 8000bac:	6a3b      	ldr	r3, [r7, #32]
 8000bae:	687a      	ldr	r2, [r7, #4]
 8000bb0:	441a      	add	r2, r3
 8000bb2:	f107 010f 	add.w	r1, r7, #15
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	9300      	str	r3, [sp, #0]
 8000bba:	2301      	movs	r3, #1
 8000bbc:	4814      	ldr	r0, [pc, #80]	@ (8000c10 <fetchBleEvent+0x10c>)
 8000bbe:	f002 fff7 	bl	8003bb0 <HAL_SPI_TransmitReceive>
		   for(i=0;i<dataSize;i++){
 8000bc2:	6a3b      	ldr	r3, [r7, #32]
 8000bc4:	3301      	adds	r3, #1
 8000bc6:	623b      	str	r3, [r7, #32]
 8000bc8:	6a3a      	ldr	r2, [r7, #32]
 8000bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bcc:	429a      	cmp	r2, r3
 8000bce:	dbed      	blt.n	8000bac <fetchBleEvent+0xa8>
 
		   }
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bd6:	480d      	ldr	r0, [pc, #52]	@ (8000c0c <fetchBleEvent+0x108>)
 8000bd8:	f001 feee 	bl	80029b8 <HAL_GPIO_WritePin>
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
		 return -1;
	   }
 
   //let's stop the SPI2
   dataAvailable=0;
 8000bdc:	4b0d      	ldr	r3, [pc, #52]	@ (8000c14 <fetchBleEvent+0x110>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	601a      	str	r2, [r3, #0]
   return BLE_OK;
 8000be2:	2300      	movs	r3, #0
 8000be4:	e00a      	b.n	8000bfc <fetchBleEvent+0xf8>
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000be6:	2201      	movs	r2, #1
 8000be8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bec:	4807      	ldr	r0, [pc, #28]	@ (8000c0c <fetchBleEvent+0x108>)
 8000bee:	f001 fee3 	bl	80029b8 <HAL_GPIO_WritePin>
		 return -1;
 8000bf2:	f04f 33ff 	mov.w	r3, #4294967295
 8000bf6:	e001      	b.n	8000bfc <fetchBleEvent+0xf8>
   }else{
   return -2;
 8000bf8:	f06f 0301 	mvn.w	r3, #1
   }
 }
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	3728      	adds	r7, #40	@ 0x28
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	080055e4 	.word	0x080055e4
 8000c08:	48001000 	.word	0x48001000
 8000c0c:	48000c00 	.word	0x48000c00
 8000c10:	20000308 	.word	0x20000308
 8000c14:	20000304 	.word	0x20000304

08000c18 <checkEventResp>:
 
 
 int checkEventResp(uint8_t *event, uint8_t *reference, int size){
 8000c18:	b480      	push	{r7}
 8000c1a:	b087      	sub	sp, #28
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	60f8      	str	r0, [r7, #12]
 8000c20:	60b9      	str	r1, [r7, #8]
 8000c22:	607a      	str	r2, [r7, #4]
	 int j=0;
 8000c24:	2300      	movs	r3, #0
 8000c26:	617b      	str	r3, [r7, #20]
 
	 for(j=0;j<size;j++){
 8000c28:	2300      	movs	r3, #0
 8000c2a:	617b      	str	r3, [r7, #20]
 8000c2c:	e00f      	b.n	8000c4e <checkEventResp+0x36>
 
		 if(event[j]!=reference[j]){
 8000c2e:	697b      	ldr	r3, [r7, #20]
 8000c30:	68fa      	ldr	r2, [r7, #12]
 8000c32:	4413      	add	r3, r2
 8000c34:	781a      	ldrb	r2, [r3, #0]
 8000c36:	697b      	ldr	r3, [r7, #20]
 8000c38:	68b9      	ldr	r1, [r7, #8]
 8000c3a:	440b      	add	r3, r1
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	429a      	cmp	r2, r3
 8000c40:	d002      	beq.n	8000c48 <checkEventResp+0x30>
			 return -1;
 8000c42:	f04f 33ff 	mov.w	r3, #4294967295
 8000c46:	e007      	b.n	8000c58 <checkEventResp+0x40>
	 for(j=0;j<size;j++){
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	3301      	adds	r3, #1
 8000c4c:	617b      	str	r3, [r7, #20]
 8000c4e:	697a      	ldr	r2, [r7, #20]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	429a      	cmp	r2, r3
 8000c54:	dbeb      	blt.n	8000c2e <checkEventResp+0x16>
		 }
	 }
 
 return BLE_OK;
 8000c56:	2300      	movs	r3, #0
 }
 8000c58:	4618      	mov	r0, r3
 8000c5a:	371c      	adds	r7, #28
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c62:	4770      	bx	lr

08000c64 <sendCommand>:
 
 void sendCommand(uint8_t *command,int size){
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b08a      	sub	sp, #40	@ 0x28
 8000c68:	af02      	add	r7, sp, #8
 8000c6a:	6078      	str	r0, [r7, #4]
 8000c6c:	6039      	str	r1, [r7, #0]
 
	   uint8_t master_header[]={0x0a,0x00,0x00,0x00,0x00};
 8000c6e:	4a1f      	ldr	r2, [pc, #124]	@ (8000cec <sendCommand+0x88>)
 8000c70:	f107 0310 	add.w	r3, r7, #16
 8000c74:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c78:	6018      	str	r0, [r3, #0]
 8000c7a:	3304      	adds	r3, #4
 8000c7c:	7019      	strb	r1, [r3, #0]
	   uint8_t slave_header[5];
 
	   int result;
 
	 do{
	   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 8000c7e:	2200      	movs	r2, #0
 8000c80:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c84:	481a      	ldr	r0, [pc, #104]	@ (8000cf0 <sendCommand+0x8c>)
 8000c86:	f001 fe97 	bl	80029b8 <HAL_GPIO_WritePin>
 
	   //wait until it is possible to write
	   //while(!dataAvailable);
	   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 8000c8a:	f107 0208 	add.w	r2, r7, #8
 8000c8e:	f107 0110 	add.w	r1, r7, #16
 8000c92:	2301      	movs	r3, #1
 8000c94:	9300      	str	r3, [sp, #0]
 8000c96:	2305      	movs	r3, #5
 8000c98:	4816      	ldr	r0, [pc, #88]	@ (8000cf4 <sendCommand+0x90>)
 8000c9a:	f002 ff89 	bl	8003bb0 <HAL_SPI_TransmitReceive>
	   int bufferSize=(slave_header[2]<<8|slave_header[1]);
 8000c9e:	7abb      	ldrb	r3, [r7, #10]
 8000ca0:	021b      	lsls	r3, r3, #8
 8000ca2:	7a7a      	ldrb	r2, [r7, #9]
 8000ca4:	4313      	orrs	r3, r2
 8000ca6:	61bb      	str	r3, [r7, #24]
	   if(bufferSize>=size){
 8000ca8:	69ba      	ldr	r2, [r7, #24]
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	429a      	cmp	r2, r3
 8000cae:	db09      	blt.n	8000cc4 <sendCommand+0x60>
		 HAL_SPI_Transmit(&hspi3,command,size,1);
 8000cb0:	683b      	ldr	r3, [r7, #0]
 8000cb2:	b29a      	uxth	r2, r3
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	6879      	ldr	r1, [r7, #4]
 8000cb8:	480e      	ldr	r0, [pc, #56]	@ (8000cf4 <sendCommand+0x90>)
 8000cba:	f002 fe04 	bl	80038c6 <HAL_SPI_Transmit>
		 result=0;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	61fb      	str	r3, [r7, #28]
 8000cc2:	e002      	b.n	8000cca <sendCommand+0x66>
	   }else{
		 result=-1;
 8000cc4:	f04f 33ff 	mov.w	r3, #4294967295
 8000cc8:	61fb      	str	r3, [r7, #28]
	   }
	   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000cca:	2201      	movs	r2, #1
 8000ccc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cd0:	4807      	ldr	r0, [pc, #28]	@ (8000cf0 <sendCommand+0x8c>)
 8000cd2:	f001 fe71 	bl	80029b8 <HAL_GPIO_WritePin>
	   dataAvailable=0;
 8000cd6:	4b08      	ldr	r3, [pc, #32]	@ (8000cf8 <sendCommand+0x94>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	601a      	str	r2, [r3, #0]
	 }while(result!=0);
 8000cdc:	69fb      	ldr	r3, [r7, #28]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d1cd      	bne.n	8000c7e <sendCommand+0x1a>
 
 }
 8000ce2:	bf00      	nop
 8000ce4:	bf00      	nop
 8000ce6:	3720      	adds	r7, #32
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	080055ec 	.word	0x080055ec
 8000cf0:	48000c00 	.word	0x48000c00
 8000cf4:	20000308 	.word	0x20000308
 8000cf8:	20000304 	.word	0x20000304

08000cfc <catchBLE>:
 
 void catchBLE(uint8_t * byte1, uint8_t * byte2){
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b084      	sub	sp, #16
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
 8000d04:	6039      	str	r1, [r7, #0]
	 int result=fetchBleEvent(buffer,127);
 8000d06:	217f      	movs	r1, #127	@ 0x7f
 8000d08:	4819      	ldr	r0, [pc, #100]	@ (8000d70 <catchBLE+0x74>)
 8000d0a:	f7ff fefb 	bl	8000b04 <fetchBleEvent>
 8000d0e:	60f8      	str	r0, [r7, #12]
	 if(result==BLE_OK){
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d128      	bne.n	8000d68 <catchBLE+0x6c>
		 if(checkEventResp(buffer,EVENT_DISCONNECTED,3)==BLE_OK){
 8000d16:	2203      	movs	r2, #3
 8000d18:	4916      	ldr	r1, [pc, #88]	@ (8000d74 <catchBLE+0x78>)
 8000d1a:	4815      	ldr	r0, [pc, #84]	@ (8000d70 <catchBLE+0x74>)
 8000d1c:	f7ff ff7c 	bl	8000c18 <checkEventResp>
			 //setConnectable();
		 }
		 if(checkEventResp(buffer, EVENT_CONNECTED, 5)==BLE_OK){
 8000d20:	2205      	movs	r2, #5
 8000d22:	4915      	ldr	r1, [pc, #84]	@ (8000d78 <catchBLE+0x7c>)
 8000d24:	4812      	ldr	r0, [pc, #72]	@ (8000d70 <catchBLE+0x74>)
 8000d26:	f7ff ff77 	bl	8000c18 <checkEventResp>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d109      	bne.n	8000d44 <catchBLE+0x48>
			 // Little Endian Format
			 *(connectionHandler) = buffer[5];
 8000d30:	4b0f      	ldr	r3, [pc, #60]	@ (8000d70 <catchBLE+0x74>)
 8000d32:	795b      	ldrb	r3, [r3, #5]
 8000d34:	b21a      	sxth	r2, r3
 8000d36:	4b11      	ldr	r3, [pc, #68]	@ (8000d7c <catchBLE+0x80>)
 8000d38:	801a      	strh	r2, [r3, #0]
			 *(connectionHandler + 1) = buffer[6];
 8000d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000d70 <catchBLE+0x74>)
 8000d3c:	799b      	ldrb	r3, [r3, #6]
 8000d3e:	b21a      	sxth	r2, r3
 8000d40:	4b0e      	ldr	r3, [pc, #56]	@ (8000d7c <catchBLE+0x80>)
 8000d42:	805a      	strh	r2, [r3, #2]
		 }
		 if (checkEventResp(buffer, EVENT_GATT_CHANGED, 5) == BLE_OK){
 8000d44:	2205      	movs	r2, #5
 8000d46:	490e      	ldr	r1, [pc, #56]	@ (8000d80 <catchBLE+0x84>)
 8000d48:	4809      	ldr	r0, [pc, #36]	@ (8000d70 <catchBLE+0x74>)
 8000d4a:	f7ff ff65 	bl	8000c18 <checkEventResp>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d109      	bne.n	8000d68 <catchBLE+0x6c>
			 *(connectionHandler) = buffer[5];
 8000d54:	4b06      	ldr	r3, [pc, #24]	@ (8000d70 <catchBLE+0x74>)
 8000d56:	795b      	ldrb	r3, [r3, #5]
 8000d58:	b21a      	sxth	r2, r3
 8000d5a:	4b08      	ldr	r3, [pc, #32]	@ (8000d7c <catchBLE+0x80>)
 8000d5c:	801a      	strh	r2, [r3, #0]
			 *(connectionHandler + 1) = buffer[6];
 8000d5e:	4b04      	ldr	r3, [pc, #16]	@ (8000d70 <catchBLE+0x74>)
 8000d60:	799b      	ldrb	r3, [r3, #6]
 8000d62:	b21a      	sxth	r2, r3
 8000d64:	4b05      	ldr	r3, [pc, #20]	@ (8000d7c <catchBLE+0x80>)
 8000d66:	805a      	strh	r2, [r3, #2]
		 }
	 }else{
		 //something bad is happening if I am here
	 }
 }
 8000d68:	bf00      	nop
 8000d6a:	3710      	adds	r7, #16
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	200001f4 	.word	0x200001f4
 8000d74:	200000fc 	.word	0x200000fc
 8000d78:	20000108 	.word	0x20000108
 8000d7c:	2000015c 	.word	0x2000015c
 8000d80:	20000110 	.word	0x20000110

08000d84 <setConnectable>:
 
 void setConnectable(){
 8000d84:	b590      	push	{r4, r7, lr}
 8000d86:	b085      	sub	sp, #20
 8000d88:	af00      	add	r7, sp, #0
		uint8_t* rxEvent;
		//Start advertising
		uint8_t *localname;
		int res;
		localname=(uint8_t*)malloc(sizeof(deviceName)+5);//carattere di terminazione+listauid+slavetemp
 8000d8a:	200c      	movs	r0, #12
 8000d8c:	f003 fa96 	bl	80042bc <malloc>
 8000d90:	4603      	mov	r3, r0
 8000d92:	60fb      	str	r3, [r7, #12]
		memcpy(localname,deviceName,sizeof(deviceName));
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	4a36      	ldr	r2, [pc, #216]	@ (8000e70 <setConnectable+0xec>)
 8000d98:	6810      	ldr	r0, [r2, #0]
 8000d9a:	6018      	str	r0, [r3, #0]
 8000d9c:	8891      	ldrh	r1, [r2, #4]
 8000d9e:	7992      	ldrb	r2, [r2, #6]
 8000da0:	8099      	strh	r1, [r3, #4]
 8000da2:	719a      	strb	r2, [r3, #6]
		localname[sizeof(deviceName)+1]=0x00;
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	3308      	adds	r3, #8
 8000da8:	2200      	movs	r2, #0
 8000daa:	701a      	strb	r2, [r3, #0]
		localname[sizeof(deviceName)+2]=0x00;
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	3309      	adds	r3, #9
 8000db0:	2200      	movs	r2, #0
 8000db2:	701a      	strb	r2, [r3, #0]
		localname[sizeof(deviceName)+3]=0x00;
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	330a      	adds	r3, #10
 8000db8:	2200      	movs	r2, #0
 8000dba:	701a      	strb	r2, [r3, #0]
		localname[sizeof(deviceName)+4]=0x00;
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	330b      	adds	r3, #11
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	701a      	strb	r2, [r3, #0]
		localname[sizeof(deviceName)]=0x00;
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	3307      	adds	r3, #7
 8000dc8:	2200      	movs	r2, #0
 8000dca:	701a      	strb	r2, [r3, #0]
 
 
		ACI_GAP_SET_DISCOVERABLE[11]=sizeof(deviceName)+1;
 8000dcc:	4b29      	ldr	r3, [pc, #164]	@ (8000e74 <setConnectable+0xf0>)
 8000dce:	2208      	movs	r2, #8
 8000dd0:	72da      	strb	r2, [r3, #11]
		ACI_GAP_SET_DISCOVERABLE[3]=sizeof(deviceName)+5+sizeof(ACI_GAP_SET_DISCOVERABLE)-4;
 8000dd2:	4b28      	ldr	r3, [pc, #160]	@ (8000e74 <setConnectable+0xf0>)
 8000dd4:	2215      	movs	r2, #21
 8000dd6:	70da      	strb	r2, [r3, #3]
 
		uint8_t *discoverableCommand;
		discoverableCommand=(uint8_t*)malloc(sizeof(ACI_GAP_SET_DISCOVERABLE)+sizeof(deviceName)+5);
 8000dd8:	2019      	movs	r0, #25
 8000dda:	f003 fa6f 	bl	80042bc <malloc>
 8000dde:	4603      	mov	r3, r0
 8000de0:	60bb      	str	r3, [r7, #8]
		memcpy(discoverableCommand,ACI_GAP_SET_DISCOVERABLE,sizeof(ACI_GAP_SET_DISCOVERABLE));
 8000de2:	68bb      	ldr	r3, [r7, #8]
 8000de4:	4a23      	ldr	r2, [pc, #140]	@ (8000e74 <setConnectable+0xf0>)
 8000de6:	461c      	mov	r4, r3
 8000de8:	4613      	mov	r3, r2
 8000dea:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000dec:	6020      	str	r0, [r4, #0]
 8000dee:	6061      	str	r1, [r4, #4]
 8000df0:	60a2      	str	r2, [r4, #8]
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	7323      	strb	r3, [r4, #12]
		memcpy(discoverableCommand+sizeof(ACI_GAP_SET_DISCOVERABLE),localname,sizeof(deviceName)+5);
 8000df6:	68bb      	ldr	r3, [r7, #8]
 8000df8:	330d      	adds	r3, #13
 8000dfa:	220c      	movs	r2, #12
 8000dfc:	68f9      	ldr	r1, [r7, #12]
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f003 fde3 	bl	80049ca <memcpy>
 
		sendCommand(discoverableCommand,sizeof(deviceName)+5+sizeof(ACI_GAP_SET_DISCOVERABLE));
 8000e04:	2119      	movs	r1, #25
 8000e06:	68b8      	ldr	r0, [r7, #8]
 8000e08:	f7ff ff2c 	bl	8000c64 <sendCommand>
		rxEvent=(uint8_t*)malloc(7);
 8000e0c:	2007      	movs	r0, #7
 8000e0e:	f003 fa55 	bl	80042bc <malloc>
 8000e12:	4603      	mov	r3, r0
 8000e14:	607b      	str	r3, [r7, #4]
		while(!dataAvailable);
 8000e16:	bf00      	nop
 8000e18:	4b17      	ldr	r3, [pc, #92]	@ (8000e78 <setConnectable+0xf4>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d0fb      	beq.n	8000e18 <setConnectable+0x94>
		res=fetchBleEvent(rxEvent,7);
 8000e20:	2107      	movs	r1, #7
 8000e22:	6878      	ldr	r0, [r7, #4]
 8000e24:	f7ff fe6e 	bl	8000b04 <fetchBleEvent>
 8000e28:	6038      	str	r0, [r7, #0]
		if(res==BLE_OK){
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d10f      	bne.n	8000e50 <setConnectable+0xcc>
		res=checkEventResp(rxEvent,ACI_GAP_SET_DISCOVERABLE_COMPLETE,7);
 8000e30:	2207      	movs	r2, #7
 8000e32:	4912      	ldr	r1, [pc, #72]	@ (8000e7c <setConnectable+0xf8>)
 8000e34:	6878      	ldr	r0, [r7, #4]
 8000e36:	f7ff feef 	bl	8000c18 <checkEventResp>
 8000e3a:	6038      	str	r0, [r7, #0]
		if(res==BLE_OK){
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d106      	bne.n	8000e50 <setConnectable+0xcc>
			stackInitCompleteFlag|=0x80;
 8000e42:	4b0f      	ldr	r3, [pc, #60]	@ (8000e80 <setConnectable+0xfc>)
 8000e44:	881b      	ldrh	r3, [r3, #0]
 8000e46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e4a:	b29a      	uxth	r2, r3
 8000e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000e80 <setConnectable+0xfc>)
 8000e4e:	801a      	strh	r2, [r3, #0]
		}
		}
 
		free(rxEvent);
 8000e50:	6878      	ldr	r0, [r7, #4]
 8000e52:	f003 fa3b 	bl	80042cc <free>
		free(discoverableCommand);
 8000e56:	68b8      	ldr	r0, [r7, #8]
 8000e58:	f003 fa38 	bl	80042cc <free>
		free(localname);
 8000e5c:	68f8      	ldr	r0, [r7, #12]
 8000e5e:	f003 fa35 	bl	80042cc <free>
		HAL_Delay(10);
 8000e62:	200a      	movs	r0, #10
 8000e64:	f001 fa90 	bl	8002388 <HAL_Delay>
 }
 8000e68:	bf00      	nop
 8000e6a:	3714      	adds	r7, #20
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd90      	pop	{r4, r7, pc}
 8000e70:	20000124 	.word	0x20000124
 8000e74:	20000084 	.word	0x20000084
 8000e78:	20000304 	.word	0x20000304
 8000e7c:	20000094 	.word	0x20000094
 8000e80:	200002fe 	.word	0x200002fe

08000e84 <BLE_command>:
  * @param sizeRes Expected size of the response result.
  * @param returnHandles Number of handles expected in the response (each handle occupies 2 bytes).
  * @return int Returns BLE_OK if the command was successfully executed and the event response is valid,
  *             or an error code if something went wrong.
  */
 int BLE_command(uint8_t* command, int size, uint8_t* result, int sizeRes, int returnHandles){
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b086      	sub	sp, #24
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	60f8      	str	r0, [r7, #12]
 8000e8c:	60b9      	str	r1, [r7, #8]
 8000e8e:	607a      	str	r2, [r7, #4]
 8000e90:	603b      	str	r3, [r7, #0]
		int response;
 
		sendCommand(command,size);
 8000e92:	68b9      	ldr	r1, [r7, #8]
 8000e94:	68f8      	ldr	r0, [r7, #12]
 8000e96:	f7ff fee5 	bl	8000c64 <sendCommand>
		rxEvent=(uint8_t*)malloc(sizeRes+2*returnHandles);
 8000e9a:	6a3b      	ldr	r3, [r7, #32]
 8000e9c:	005a      	lsls	r2, r3, #1
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	4413      	add	r3, r2
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f003 fa0a 	bl	80042bc <malloc>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	461a      	mov	r2, r3
 8000eac:	4b19      	ldr	r3, [pc, #100]	@ (8000f14 <BLE_command+0x90>)
 8000eae:	601a      	str	r2, [r3, #0]
 
		long contatore=0;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	613b      	str	r3, [r7, #16]
		while(!HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000eb4:	e007      	b.n	8000ec6 <BLE_command+0x42>
			contatore++;
 8000eb6:	693b      	ldr	r3, [r7, #16]
 8000eb8:	3301      	adds	r3, #1
 8000eba:	613b      	str	r3, [r7, #16]
			if(contatore>30000){
 8000ebc:	693b      	ldr	r3, [r7, #16]
 8000ebe:	f247 5230 	movw	r2, #30000	@ 0x7530
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	dc07      	bgt.n	8000ed6 <BLE_command+0x52>
		while(!HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000ec6:	2140      	movs	r1, #64	@ 0x40
 8000ec8:	4813      	ldr	r0, [pc, #76]	@ (8000f18 <BLE_command+0x94>)
 8000eca:	f001 fd5d 	bl	8002988 <HAL_GPIO_ReadPin>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d0f0      	beq.n	8000eb6 <BLE_command+0x32>
 8000ed4:	e000      	b.n	8000ed8 <BLE_command+0x54>
				break;
 8000ed6:	bf00      	nop
			}
		}
 
 
		response=fetchBleEvent(rxEvent,sizeRes+returnHandles*2);
 8000ed8:	4b0e      	ldr	r3, [pc, #56]	@ (8000f14 <BLE_command+0x90>)
 8000eda:	6818      	ldr	r0, [r3, #0]
 8000edc:	6a3b      	ldr	r3, [r7, #32]
 8000ede:	005a      	lsls	r2, r3, #1
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	4413      	add	r3, r2
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	f7ff fe0d 	bl	8000b04 <fetchBleEvent>
 8000eea:	6178      	str	r0, [r7, #20]
		if(response==BLE_OK){
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d107      	bne.n	8000f02 <BLE_command+0x7e>
			response=checkEventResp(rxEvent,result,sizeRes);
 8000ef2:	4b08      	ldr	r3, [pc, #32]	@ (8000f14 <BLE_command+0x90>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	683a      	ldr	r2, [r7, #0]
 8000ef8:	6879      	ldr	r1, [r7, #4]
 8000efa:	4618      	mov	r0, r3
 8000efc:	f7ff fe8c 	bl	8000c18 <checkEventResp>
 8000f00:	6178      	str	r0, [r7, #20]
		}
		HAL_Delay(10);
 8000f02:	200a      	movs	r0, #10
 8000f04:	f001 fa40 	bl	8002388 <HAL_Delay>
 
 
	 return response;
 8000f08:	697b      	ldr	r3, [r7, #20]
 }
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3718      	adds	r7, #24
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	20000300 	.word	0x20000300
 8000f18:	48001000 	.word	0x48001000

08000f1c <addService>:
 
 void addService(uint8_t* UUID, uint8_t* handle, int attributes){
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b086      	sub	sp, #24
 8000f20:	af02      	add	r7, sp, #8
 8000f22:	60f8      	str	r0, [r7, #12]
 8000f24:	60b9      	str	r1, [r7, #8]
 8000f26:	607a      	str	r2, [r7, #4]
 
 
	 //memcpy
	 memcpy(ADD_PRIMARY_SERVICE+5,UUID,16);
 8000f28:	4b14      	ldr	r3, [pc, #80]	@ (8000f7c <addService+0x60>)
 8000f2a:	2210      	movs	r2, #16
 8000f2c:	68f9      	ldr	r1, [r7, #12]
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f003 fd4b 	bl	80049ca <memcpy>
	 ADD_PRIMARY_SERVICE[22]=attributes;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	b2da      	uxtb	r2, r3
 8000f38:	4b11      	ldr	r3, [pc, #68]	@ (8000f80 <addService+0x64>)
 8000f3a:	759a      	strb	r2, [r3, #22]
		if(BLE_command(ADD_PRIMARY_SERVICE,sizeof(ADD_PRIMARY_SERVICE),ADD_PRIMARY_SERVICE_COMPLETE,sizeof(ADD_PRIMARY_SERVICE_COMPLETE),1)==BLE_OK){
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	9300      	str	r3, [sp, #0]
 8000f40:	2307      	movs	r3, #7
 8000f42:	4a10      	ldr	r2, [pc, #64]	@ (8000f84 <addService+0x68>)
 8000f44:	2117      	movs	r1, #23
 8000f46:	480e      	ldr	r0, [pc, #56]	@ (8000f80 <addService+0x64>)
 8000f48:	f7ff ff9c 	bl	8000e84 <BLE_command>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d10a      	bne.n	8000f68 <addService+0x4c>
			handle[0]=rxEvent[7];
 8000f52:	4b0d      	ldr	r3, [pc, #52]	@ (8000f88 <addService+0x6c>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	79da      	ldrb	r2, [r3, #7]
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	701a      	strb	r2, [r3, #0]
			handle[1]=rxEvent[8];
 8000f5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000f88 <addService+0x6c>)
 8000f5e:	681a      	ldr	r2, [r3, #0]
 8000f60:	68bb      	ldr	r3, [r7, #8]
 8000f62:	3301      	adds	r3, #1
 8000f64:	7a12      	ldrb	r2, [r2, #8]
 8000f66:	701a      	strb	r2, [r3, #0]
		 }
		free(rxEvent);
 8000f68:	4b07      	ldr	r3, [pc, #28]	@ (8000f88 <addService+0x6c>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f003 f9ad 	bl	80042cc <free>
 }
 8000f72:	bf00      	nop
 8000f74:	3710      	adds	r7, #16
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	200000a1 	.word	0x200000a1
 8000f80:	2000009c 	.word	0x2000009c
 8000f84:	200000b4 	.word	0x200000b4
 8000f88:	20000300 	.word	0x20000300

08000f8c <addCharacteristic>:
 
 void addCharacteristic(uint8_t* UUID,uint8_t* handleChar, uint8_t* handleService, uint8_t maxsize, uint8_t proprieties){
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b086      	sub	sp, #24
 8000f90:	af02      	add	r7, sp, #8
 8000f92:	60f8      	str	r0, [r7, #12]
 8000f94:	60b9      	str	r1, [r7, #8]
 8000f96:	607a      	str	r2, [r7, #4]
 8000f98:	70fb      	strb	r3, [r7, #3]
	 memcpy(ADD_CUSTOM_CHAR+7,UUID,16);
 8000f9a:	4b19      	ldr	r3, [pc, #100]	@ (8001000 <addCharacteristic+0x74>)
 8000f9c:	2210      	movs	r2, #16
 8000f9e:	68f9      	ldr	r1, [r7, #12]
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f003 fd12 	bl	80049ca <memcpy>
 
	 ADD_CUSTOM_CHAR[4]= handleService[0];
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	781a      	ldrb	r2, [r3, #0]
 8000faa:	4b16      	ldr	r3, [pc, #88]	@ (8001004 <addCharacteristic+0x78>)
 8000fac:	711a      	strb	r2, [r3, #4]
	 ADD_CUSTOM_CHAR[5]= handleService[1];
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	785a      	ldrb	r2, [r3, #1]
 8000fb2:	4b14      	ldr	r3, [pc, #80]	@ (8001004 <addCharacteristic+0x78>)
 8000fb4:	715a      	strb	r2, [r3, #5]
	 ADD_CUSTOM_CHAR[23]= maxsize;
 8000fb6:	4a13      	ldr	r2, [pc, #76]	@ (8001004 <addCharacteristic+0x78>)
 8000fb8:	78fb      	ldrb	r3, [r7, #3]
 8000fba:	75d3      	strb	r3, [r2, #23]
	 ADD_CUSTOM_CHAR[25]= proprieties;
 8000fbc:	4a11      	ldr	r2, [pc, #68]	@ (8001004 <addCharacteristic+0x78>)
 8000fbe:	7e3b      	ldrb	r3, [r7, #24]
 8000fc0:	7653      	strb	r3, [r2, #25]
	 if(BLE_command(ADD_CUSTOM_CHAR,sizeof(ADD_CUSTOM_CHAR),ADD_CUSTOM_CHAR_COMPLETE,sizeof(ADD_CUSTOM_CHAR_COMPLETE),1)==BLE_OK){
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	9300      	str	r3, [sp, #0]
 8000fc6:	2307      	movs	r3, #7
 8000fc8:	4a0f      	ldr	r2, [pc, #60]	@ (8001008 <addCharacteristic+0x7c>)
 8000fca:	211e      	movs	r1, #30
 8000fcc:	480d      	ldr	r0, [pc, #52]	@ (8001004 <addCharacteristic+0x78>)
 8000fce:	f7ff ff59 	bl	8000e84 <BLE_command>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d10a      	bne.n	8000fee <addCharacteristic+0x62>
		 handleChar[0]=rxEvent[7];
 8000fd8:	4b0c      	ldr	r3, [pc, #48]	@ (800100c <addCharacteristic+0x80>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	79da      	ldrb	r2, [r3, #7]
 8000fde:	68bb      	ldr	r3, [r7, #8]
 8000fe0:	701a      	strb	r2, [r3, #0]
		 handleChar[1]=rxEvent[8];
 8000fe2:	4b0a      	ldr	r3, [pc, #40]	@ (800100c <addCharacteristic+0x80>)
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	68bb      	ldr	r3, [r7, #8]
 8000fe8:	3301      	adds	r3, #1
 8000fea:	7a12      	ldrb	r2, [r2, #8]
 8000fec:	701a      	strb	r2, [r3, #0]
	 }
	 free(rxEvent);
 8000fee:	4b07      	ldr	r3, [pc, #28]	@ (800100c <addCharacteristic+0x80>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f003 f96a 	bl	80042cc <free>
 }
 8000ff8:	bf00      	nop
 8000ffa:	3710      	adds	r7, #16
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	200000c3 	.word	0x200000c3
 8001004:	200000bc 	.word	0x200000bc
 8001008:	200000dc 	.word	0x200000dc
 800100c:	20000300 	.word	0x20000300

08001010 <updateCharValue>:
 
 void updateCharValue(uint8_t* handleService,uint8_t* handleChar, int offset, int size,uint8_t* data){
 8001010:	b580      	push	{r7, lr}
 8001012:	b088      	sub	sp, #32
 8001014:	af02      	add	r7, sp, #8
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	607a      	str	r2, [r7, #4]
 800101c:	603b      	str	r3, [r7, #0]
	 UPDATE_CHAR[3]=size+6;
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	b2db      	uxtb	r3, r3
 8001022:	3306      	adds	r3, #6
 8001024:	b2da      	uxtb	r2, r3
 8001026:	4b21      	ldr	r3, [pc, #132]	@ (80010ac <updateCharValue+0x9c>)
 8001028:	70da      	strb	r2, [r3, #3]
	 UPDATE_CHAR[4]=handleService[0];
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	781a      	ldrb	r2, [r3, #0]
 800102e:	4b1f      	ldr	r3, [pc, #124]	@ (80010ac <updateCharValue+0x9c>)
 8001030:	711a      	strb	r2, [r3, #4]
	 UPDATE_CHAR[5]=handleService[1];
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	785a      	ldrb	r2, [r3, #1]
 8001036:	4b1d      	ldr	r3, [pc, #116]	@ (80010ac <updateCharValue+0x9c>)
 8001038:	715a      	strb	r2, [r3, #5]
	 UPDATE_CHAR[6]=handleChar[0];
 800103a:	68bb      	ldr	r3, [r7, #8]
 800103c:	781a      	ldrb	r2, [r3, #0]
 800103e:	4b1b      	ldr	r3, [pc, #108]	@ (80010ac <updateCharValue+0x9c>)
 8001040:	719a      	strb	r2, [r3, #6]
	 UPDATE_CHAR[7]=handleChar[1];
 8001042:	68bb      	ldr	r3, [r7, #8]
 8001044:	785a      	ldrb	r2, [r3, #1]
 8001046:	4b19      	ldr	r3, [pc, #100]	@ (80010ac <updateCharValue+0x9c>)
 8001048:	71da      	strb	r2, [r3, #7]
	 UPDATE_CHAR[8]=offset;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	b2da      	uxtb	r2, r3
 800104e:	4b17      	ldr	r3, [pc, #92]	@ (80010ac <updateCharValue+0x9c>)
 8001050:	721a      	strb	r2, [r3, #8]
	 UPDATE_CHAR[9]=size;
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	b2da      	uxtb	r2, r3
 8001056:	4b15      	ldr	r3, [pc, #84]	@ (80010ac <updateCharValue+0x9c>)
 8001058:	725a      	strb	r2, [r3, #9]
 
	 uint8_t* commandComplete;
	 commandComplete=(uint8_t*)malloc(10+size);
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	330a      	adds	r3, #10
 800105e:	4618      	mov	r0, r3
 8001060:	f003 f92c 	bl	80042bc <malloc>
 8001064:	4603      	mov	r3, r0
 8001066:	617b      	str	r3, [r7, #20]
	 memcpy(commandComplete,UPDATE_CHAR,10);
 8001068:	220a      	movs	r2, #10
 800106a:	4910      	ldr	r1, [pc, #64]	@ (80010ac <updateCharValue+0x9c>)
 800106c:	6978      	ldr	r0, [r7, #20]
 800106e:	f003 fcac 	bl	80049ca <memcpy>
	 memcpy(commandComplete+10,data,size);
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	330a      	adds	r3, #10
 8001076:	683a      	ldr	r2, [r7, #0]
 8001078:	6a39      	ldr	r1, [r7, #32]
 800107a:	4618      	mov	r0, r3
 800107c:	f003 fca5 	bl	80049ca <memcpy>
 
	 BLE_command(commandComplete,10+size,ADD_CUSTOM_CHAR_COMPLETE,sizeof(ADD_CUSTOM_CHAR_COMPLETE),0);
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	f103 010a 	add.w	r1, r3, #10
 8001086:	2300      	movs	r3, #0
 8001088:	9300      	str	r3, [sp, #0]
 800108a:	2307      	movs	r3, #7
 800108c:	4a08      	ldr	r2, [pc, #32]	@ (80010b0 <updateCharValue+0xa0>)
 800108e:	6978      	ldr	r0, [r7, #20]
 8001090:	f7ff fef8 	bl	8000e84 <BLE_command>
 
	 free(commandComplete);
 8001094:	6978      	ldr	r0, [r7, #20]
 8001096:	f003 f919 	bl	80042cc <free>
	 free(rxEvent);
 800109a:	4b06      	ldr	r3, [pc, #24]	@ (80010b4 <updateCharValue+0xa4>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4618      	mov	r0, r3
 80010a0:	f003 f914 	bl	80042cc <free>
 }
 80010a4:	bf00      	nop
 80010a6:	3718      	adds	r7, #24
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	200000e4 	.word	0x200000e4
 80010b0:	200000dc 	.word	0x200000dc
 80010b4:	20000300 	.word	0x20000300

080010b8 <disconnectBLE>:
 
 /** 
  * @brief Disconnects the peripheral from the central
 */
 void disconnectBLE(){
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b086      	sub	sp, #24
 80010bc:	af02      	add	r7, sp, #8
	 if (connectionHandler[0] == -1 && connectionHandler[1] == -1){
 80010be:	4b24      	ldr	r3, [pc, #144]	@ (8001150 <disconnectBLE+0x98>)
 80010c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010c8:	d105      	bne.n	80010d6 <disconnectBLE+0x1e>
 80010ca:	4b21      	ldr	r3, [pc, #132]	@ (8001150 <disconnectBLE+0x98>)
 80010cc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80010d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010d4:	d037      	beq.n	8001146 <disconnectBLE+0x8e>
		// should not be -1
		return;
	 }
	 uint8_t command[7];
	 memcpy(command, DISCONNECT, 4);
 80010d6:	4b1f      	ldr	r3, [pc, #124]	@ (8001154 <disconnectBLE+0x9c>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	607b      	str	r3, [r7, #4]
	 command[4] = connectionHandler[0];
 80010dc:	4b1c      	ldr	r3, [pc, #112]	@ (8001150 <disconnectBLE+0x98>)
 80010de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	723b      	strb	r3, [r7, #8]
	 command[5] = connectionHandler[1];
 80010e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001150 <disconnectBLE+0x98>)
 80010e8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	727b      	strb	r3, [r7, #9]
	 command[6] = 0x13;
 80010f0:	2313      	movs	r3, #19
 80010f2:	72bb      	strb	r3, [r7, #10]
	 if(BLE_command(command,sizeof(command),EVENT_DISCONNECT_PENDING,7,0)==BLE_OK){
 80010f4:	1d38      	adds	r0, r7, #4
 80010f6:	2300      	movs	r3, #0
 80010f8:	9300      	str	r3, [sp, #0]
 80010fa:	2307      	movs	r3, #7
 80010fc:	4a16      	ldr	r2, [pc, #88]	@ (8001158 <disconnectBLE+0xa0>)
 80010fe:	2107      	movs	r1, #7
 8001100:	f7ff fec0 	bl	8000e84 <BLE_command>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d11e      	bne.n	8001148 <disconnectBLE+0x90>
		 int result=fetchBleEvent(buffer,127);
 800110a:	217f      	movs	r1, #127	@ 0x7f
 800110c:	4813      	ldr	r0, [pc, #76]	@ (800115c <disconnectBLE+0xa4>)
 800110e:	f7ff fcf9 	bl	8000b04 <fetchBleEvent>
 8001112:	60f8      	str	r0, [r7, #12]
		 if(result==BLE_OK){
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d10f      	bne.n	800113a <disconnectBLE+0x82>
			  if(checkEventResp(buffer,EVENT_DISCONNECTED,4)==BLE_OK){
 800111a:	2204      	movs	r2, #4
 800111c:	4910      	ldr	r1, [pc, #64]	@ (8001160 <disconnectBLE+0xa8>)
 800111e:	480f      	ldr	r0, [pc, #60]	@ (800115c <disconnectBLE+0xa4>)
 8001120:	f7ff fd7a 	bl	8000c18 <checkEventResp>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d107      	bne.n	800113a <disconnectBLE+0x82>
				  //setConnectable();
				  connectionHandler[0] = -1;
 800112a:	4b09      	ldr	r3, [pc, #36]	@ (8001150 <disconnectBLE+0x98>)
 800112c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001130:	801a      	strh	r2, [r3, #0]
				  connectionHandler[1] = -1;
 8001132:	4b07      	ldr	r3, [pc, #28]	@ (8001150 <disconnectBLE+0x98>)
 8001134:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001138:	805a      	strh	r2, [r3, #2]
			  }
		 }
	 free(rxEvent);
 800113a:	4b0a      	ldr	r3, [pc, #40]	@ (8001164 <disconnectBLE+0xac>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4618      	mov	r0, r3
 8001140:	f003 f8c4 	bl	80042cc <free>
 8001144:	e000      	b.n	8001148 <disconnectBLE+0x90>
		return;
 8001146:	bf00      	nop
	 }
 }
 8001148:	3710      	adds	r7, #16
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	2000015c 	.word	0x2000015c
 8001154:	200000f4 	.word	0x200000f4
 8001158:	20000100 	.word	0x20000100
 800115c:	200001f4 	.word	0x200001f4
 8001160:	200000fc 	.word	0x200000fc
 8001164:	20000300 	.word	0x20000300

08001168 <setDiscoverability>:
 /**
  * DO NOT CHANGE FUNCTION definition
  * @brief Sets the discoverability of the peripheral
  * @param mode 0 => Non Discoverable, 1 => Discoverable
  * */
 void setDiscoverability(uint8_t mode){
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af02      	add	r7, sp, #8
 800116e:	4603      	mov	r3, r0
 8001170:	71fb      	strb	r3, [r7, #7]
	 if (mode == 1){
 8001172:	79fb      	ldrb	r3, [r7, #7]
 8001174:	2b01      	cmp	r3, #1
 8001176:	d102      	bne.n	800117e <setDiscoverability+0x16>
		 setConnectable();
 8001178:	f7ff fe04 	bl	8000d84 <setConnectable>
		 free(rxEvent);
	 }
	 else{
		 // Do nothing
	 }
 }
 800117c:	e00f      	b.n	800119e <setDiscoverability+0x36>
	 else if (mode == 0){
 800117e:	79fb      	ldrb	r3, [r7, #7]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d10c      	bne.n	800119e <setDiscoverability+0x36>
		 if(BLE_command(ACI_GAP_SET_NON_DISCOVERABLE,sizeof(ACI_GAP_SET_NON_DISCOVERABLE),ACI_GAP_SET_NON_DISCOVERABLE_COMPLETE,sizeof(ACI_GAP_SET_NON_DISCOVERABLE_COMPLETE),0)==BLE_OK){
 8001184:	2300      	movs	r3, #0
 8001186:	9300      	str	r3, [sp, #0]
 8001188:	2307      	movs	r3, #7
 800118a:	4a07      	ldr	r2, [pc, #28]	@ (80011a8 <setDiscoverability+0x40>)
 800118c:	2104      	movs	r1, #4
 800118e:	4807      	ldr	r0, [pc, #28]	@ (80011ac <setDiscoverability+0x44>)
 8001190:	f7ff fe78 	bl	8000e84 <BLE_command>
		 free(rxEvent);
 8001194:	4b06      	ldr	r3, [pc, #24]	@ (80011b0 <setDiscoverability+0x48>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4618      	mov	r0, r3
 800119a:	f003 f897 	bl	80042cc <free>
 }
 800119e:	bf00      	nop
 80011a0:	3708      	adds	r7, #8
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	2000011c 	.word	0x2000011c
 80011ac:	20000118 	.word	0x20000118
 80011b0:	20000300 	.word	0x20000300

080011b4 <i2c_init>:

#include "i2c.h"
#define TIMEOUT 1000000


void i2c_init() {
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
	// Turn off I2C2 first
	I2C2->CR1 &= ~I2C_CR1_PE;
 80011b8:	4b6a      	ldr	r3, [pc, #424]	@ (8001364 <i2c_init+0x1b0>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a69      	ldr	r2, [pc, #420]	@ (8001364 <i2c_init+0x1b0>)
 80011be:	f023 0301 	bic.w	r3, r3, #1
 80011c2:	6013      	str	r3, [r2, #0]
	 * This section enables the clock for I2C2
	 */
	// enables the clock for I2C2

	// I2C2: SCL/SDA PB10/PB11--need to enable clock on GPBIOB
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN; // GPIOB clock enabled
 80011c4:	4b68      	ldr	r3, [pc, #416]	@ (8001368 <i2c_init+0x1b4>)
 80011c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c8:	4a67      	ldr	r2, [pc, #412]	@ (8001368 <i2c_init+0x1b4>)
 80011ca:	f043 0302 	orr.w	r3, r3, #2
 80011ce:	64d3      	str	r3, [r2, #76]	@ 0x4c


	RCC->APB1ENR1 |= RCC_APB1ENR1_I2C2EN; // I2C2 enable is on bit 22
 80011d0:	4b65      	ldr	r3, [pc, #404]	@ (8001368 <i2c_init+0x1b4>)
 80011d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011d4:	4a64      	ldr	r2, [pc, #400]	@ (8001368 <i2c_init+0x1b4>)
 80011d6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80011da:	6593      	str	r3, [r2, #88]	@ 0x58

	/*
	 * Setting up the configuration for SCL and SDA
	 */

	GPIOB->MODER &= ~GPIO_MODER_MODE10; // SCL; first clear all bits for PB10
 80011dc:	4b63      	ldr	r3, [pc, #396]	@ (800136c <i2c_init+0x1b8>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a62      	ldr	r2, [pc, #392]	@ (800136c <i2c_init+0x1b8>)
 80011e2:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80011e6:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~GPIO_MODER_MODE11; // SDA; first clear all bits for PB11
 80011e8:	4b60      	ldr	r3, [pc, #384]	@ (800136c <i2c_init+0x1b8>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a5f      	ldr	r2, [pc, #380]	@ (800136c <i2c_init+0x1b8>)
 80011ee:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80011f2:	6013      	str	r3, [r2, #0]

	// setting alternate function mode (10) for both PB10 and PB11
	GPIOB->MODER |= GPIO_MODER_MODE10_1;
 80011f4:	4b5d      	ldr	r3, [pc, #372]	@ (800136c <i2c_init+0x1b8>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a5c      	ldr	r2, [pc, #368]	@ (800136c <i2c_init+0x1b8>)
 80011fa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80011fe:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= GPIO_MODER_MODE11_1;
 8001200:	4b5a      	ldr	r3, [pc, #360]	@ (800136c <i2c_init+0x1b8>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a59      	ldr	r2, [pc, #356]	@ (800136c <i2c_init+0x1b8>)
 8001206:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800120a:	6013      	str	r3, [r2, #0]
	/**
	 * Working with port B pin 10 and pin 11 >= pin 8; this means we are working with GPIOB_AFRH
	 * Setting both pins to AF4
	 */

	GPIOB->AFR[1] &= ~GPIO_AFRH_AFSEL10; // clearing previous setting
 800120c:	4b57      	ldr	r3, [pc, #348]	@ (800136c <i2c_init+0x1b8>)
 800120e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001210:	4a56      	ldr	r2, [pc, #344]	@ (800136c <i2c_init+0x1b8>)
 8001212:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001216:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &= ~GPIO_AFRH_AFSEL11; // clearing previous setting
 8001218:	4b54      	ldr	r3, [pc, #336]	@ (800136c <i2c_init+0x1b8>)
 800121a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800121c:	4a53      	ldr	r2, [pc, #332]	@ (800136c <i2c_init+0x1b8>)
 800121e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8001222:	6253      	str	r3, [r2, #36]	@ 0x24

	GPIOB->AFR[1] |= GPIO_AFRH_AFSEL10_2; // 0000 -> 0100 AF4
 8001224:	4b51      	ldr	r3, [pc, #324]	@ (800136c <i2c_init+0x1b8>)
 8001226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001228:	4a50      	ldr	r2, [pc, #320]	@ (800136c <i2c_init+0x1b8>)
 800122a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800122e:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= GPIO_AFRH_AFSEL11_2; // 0000 -> 0100 AF4
 8001230:	4b4e      	ldr	r3, [pc, #312]	@ (800136c <i2c_init+0x1b8>)
 8001232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001234:	4a4d      	ldr	r2, [pc, #308]	@ (800136c <i2c_init+0x1b8>)
 8001236:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800123a:	6253      	str	r3, [r2, #36]	@ 0x24
	 * I2C configurations--should be open drain with a pull up resistor
	 * Setting GPIOB to medium is I2C is slow
	 */

	// changing the SCL and SDA to open drain
	GPIOB->OTYPER |= GPIO_OTYPER_OT10;
 800123c:	4b4b      	ldr	r3, [pc, #300]	@ (800136c <i2c_init+0x1b8>)
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	4a4a      	ldr	r2, [pc, #296]	@ (800136c <i2c_init+0x1b8>)
 8001242:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001246:	6053      	str	r3, [r2, #4]
	GPIOB->OTYPER |= GPIO_OTYPER_OT11;
 8001248:	4b48      	ldr	r3, [pc, #288]	@ (800136c <i2c_init+0x1b8>)
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	4a47      	ldr	r2, [pc, #284]	@ (800136c <i2c_init+0x1b8>)
 800124e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001252:	6053      	str	r3, [r2, #4]

	// enabling pull up resistor; pull down mode is 10
	GPIOB->PUPDR &= ~GPIO_PUPDR_PUPD10_1; // clear
 8001254:	4b45      	ldr	r3, [pc, #276]	@ (800136c <i2c_init+0x1b8>)
 8001256:	68db      	ldr	r3, [r3, #12]
 8001258:	4a44      	ldr	r2, [pc, #272]	@ (800136c <i2c_init+0x1b8>)
 800125a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800125e:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR &= ~GPIO_PUPDR_PUPD11_1;
 8001260:	4b42      	ldr	r3, [pc, #264]	@ (800136c <i2c_init+0x1b8>)
 8001262:	68db      	ldr	r3, [r3, #12]
 8001264:	4a41      	ldr	r2, [pc, #260]	@ (800136c <i2c_init+0x1b8>)
 8001266:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800126a:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= GPIO_PUPDR_PUPD10_1;
 800126c:	4b3f      	ldr	r3, [pc, #252]	@ (800136c <i2c_init+0x1b8>)
 800126e:	68db      	ldr	r3, [r3, #12]
 8001270:	4a3e      	ldr	r2, [pc, #248]	@ (800136c <i2c_init+0x1b8>)
 8001272:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001276:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= GPIO_PUPDR_PUPD11_1;
 8001278:	4b3c      	ldr	r3, [pc, #240]	@ (800136c <i2c_init+0x1b8>)
 800127a:	68db      	ldr	r3, [r3, #12]
 800127c:	4a3b      	ldr	r2, [pc, #236]	@ (800136c <i2c_init+0x1b8>)
 800127e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001282:	60d3      	str	r3, [r2, #12]

	// setting GPIOB speed to medium
	GPIOB->OSPEEDR &= ~GPIO_OSPEEDR_OSPEED10; // clear
 8001284:	4b39      	ldr	r3, [pc, #228]	@ (800136c <i2c_init+0x1b8>)
 8001286:	689b      	ldr	r3, [r3, #8]
 8001288:	4a38      	ldr	r2, [pc, #224]	@ (800136c <i2c_init+0x1b8>)
 800128a:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800128e:	6093      	str	r3, [r2, #8]
	GPIOB->OSPEEDR |= GPIO_OSPEEDR_OSPEED10_0; // set to medium
 8001290:	4b36      	ldr	r3, [pc, #216]	@ (800136c <i2c_init+0x1b8>)
 8001292:	689b      	ldr	r3, [r3, #8]
 8001294:	4a35      	ldr	r2, [pc, #212]	@ (800136c <i2c_init+0x1b8>)
 8001296:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800129a:	6093      	str	r3, [r2, #8]

	GPIOB->OSPEEDR &= ~GPIO_OSPEEDR_OSPEED11; // clear
 800129c:	4b33      	ldr	r3, [pc, #204]	@ (800136c <i2c_init+0x1b8>)
 800129e:	689b      	ldr	r3, [r3, #8]
 80012a0:	4a32      	ldr	r2, [pc, #200]	@ (800136c <i2c_init+0x1b8>)
 80012a2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80012a6:	6093      	str	r3, [r2, #8]
	GPIOB->OSPEEDR |= GPIO_OSPEEDR_OSPEED11_0; // set to medium
 80012a8:	4b30      	ldr	r3, [pc, #192]	@ (800136c <i2c_init+0x1b8>)
 80012aa:	689b      	ldr	r3, [r3, #8]
 80012ac:	4a2f      	ldr	r2, [pc, #188]	@ (800136c <i2c_init+0x1b8>)
 80012ae:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80012b2:	6093      	str	r3, [r2, #8]

	/**
	 * Turn on interrupts
	 */

	I2C2->CR1 |= I2C_CR1_TXIE; // TXIE: Interrupt enable
 80012b4:	4b2b      	ldr	r3, [pc, #172]	@ (8001364 <i2c_init+0x1b0>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a2a      	ldr	r2, [pc, #168]	@ (8001364 <i2c_init+0x1b0>)
 80012ba:	f043 0302 	orr.w	r3, r3, #2
 80012be:	6013      	str	r3, [r2, #0]
	I2C2->CR1 |= I2C_CR1_RXIE; // RXIE: Interrupt enable
 80012c0:	4b28      	ldr	r3, [pc, #160]	@ (8001364 <i2c_init+0x1b0>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a27      	ldr	r2, [pc, #156]	@ (8001364 <i2c_init+0x1b0>)
 80012c6:	f043 0304 	orr.w	r3, r3, #4
 80012ca:	6013      	str	r3, [r2, #0]
	// I2C->CR1 |= ; // Address match Interrupt enable (slave only)
	I2C2->CR1 |= I2C_CR1_TCIE; // TCIE: Transfer Complete interrupt enable
 80012cc:	4b25      	ldr	r3, [pc, #148]	@ (8001364 <i2c_init+0x1b0>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a24      	ldr	r2, [pc, #144]	@ (8001364 <i2c_init+0x1b0>)
 80012d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012d6:	6013      	str	r3, [r2, #0]
	 * I2C2CLK
	 *
	 */

	// clearing out the respective values
	I2C2->TIMINGR &= ~I2C_TIMINGR_PRESC;
 80012d8:	4b22      	ldr	r3, [pc, #136]	@ (8001364 <i2c_init+0x1b0>)
 80012da:	691b      	ldr	r3, [r3, #16]
 80012dc:	4a21      	ldr	r2, [pc, #132]	@ (8001364 <i2c_init+0x1b0>)
 80012de:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80012e2:	6113      	str	r3, [r2, #16]
	I2C2->TIMINGR &= ~I2C_TIMINGR_SCLL;
 80012e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001364 <i2c_init+0x1b0>)
 80012e6:	691b      	ldr	r3, [r3, #16]
 80012e8:	4a1e      	ldr	r2, [pc, #120]	@ (8001364 <i2c_init+0x1b0>)
 80012ea:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80012ee:	6113      	str	r3, [r2, #16]
	I2C2->TIMINGR &= ~I2C_TIMINGR_SCLH;
 80012f0:	4b1c      	ldr	r3, [pc, #112]	@ (8001364 <i2c_init+0x1b0>)
 80012f2:	691b      	ldr	r3, [r3, #16]
 80012f4:	4a1b      	ldr	r2, [pc, #108]	@ (8001364 <i2c_init+0x1b0>)
 80012f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80012fa:	6113      	str	r3, [r2, #16]
	I2C2->TIMINGR &= ~I2C_TIMINGR_SDADEL;
 80012fc:	4b19      	ldr	r3, [pc, #100]	@ (8001364 <i2c_init+0x1b0>)
 80012fe:	691b      	ldr	r3, [r3, #16]
 8001300:	4a18      	ldr	r2, [pc, #96]	@ (8001364 <i2c_init+0x1b0>)
 8001302:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8001306:	6113      	str	r3, [r2, #16]
	I2C2->TIMINGR &= ~I2C_TIMINGR_SCLDEL;
 8001308:	4b16      	ldr	r3, [pc, #88]	@ (8001364 <i2c_init+0x1b0>)
 800130a:	691b      	ldr	r3, [r3, #16]
 800130c:	4a15      	ldr	r2, [pc, #84]	@ (8001364 <i2c_init+0x1b0>)
 800130e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8001312:	6113      	str	r3, [r2, #16]

	// setting the respective values
	I2C2->TIMINGR |= (0U << I2C_TIMINGR_PRESC_Pos); // 4 Mhz -> 4 Mhz
 8001314:	4b13      	ldr	r3, [pc, #76]	@ (8001364 <i2c_init+0x1b0>)
 8001316:	4a13      	ldr	r2, [pc, #76]	@ (8001364 <i2c_init+0x1b0>)
 8001318:	691b      	ldr	r3, [r3, #16]
 800131a:	6113      	str	r3, [r2, #16]
	I2C2->TIMINGR |= (0xC7 << I2C_TIMINGR_SCLL_Pos); // 199
 800131c:	4b11      	ldr	r3, [pc, #68]	@ (8001364 <i2c_init+0x1b0>)
 800131e:	691b      	ldr	r3, [r3, #16]
 8001320:	4a10      	ldr	r2, [pc, #64]	@ (8001364 <i2c_init+0x1b0>)
 8001322:	f043 03c7 	orr.w	r3, r3, #199	@ 0xc7
 8001326:	6113      	str	r3, [r2, #16]
	I2C2->TIMINGR |= (0xC3 << I2C_TIMINGR_SCLH_Pos); // 195
 8001328:	4b0e      	ldr	r3, [pc, #56]	@ (8001364 <i2c_init+0x1b0>)
 800132a:	691b      	ldr	r3, [r3, #16]
 800132c:	4a0d      	ldr	r2, [pc, #52]	@ (8001364 <i2c_init+0x1b0>)
 800132e:	f443 4343 	orr.w	r3, r3, #49920	@ 0xc300
 8001332:	6113      	str	r3, [r2, #16]
	I2C2->TIMINGR |= (0x2 << I2C_TIMINGR_SDADEL_Pos); // 2
 8001334:	4b0b      	ldr	r3, [pc, #44]	@ (8001364 <i2c_init+0x1b0>)
 8001336:	691b      	ldr	r3, [r3, #16]
 8001338:	4a0a      	ldr	r2, [pc, #40]	@ (8001364 <i2c_init+0x1b0>)
 800133a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800133e:	6113      	str	r3, [r2, #16]
	I2C2->TIMINGR |= (0x4 << I2C_TIMINGR_SCLDEL_Pos); // 4
 8001340:	4b08      	ldr	r3, [pc, #32]	@ (8001364 <i2c_init+0x1b0>)
 8001342:	691b      	ldr	r3, [r3, #16]
 8001344:	4a07      	ldr	r2, [pc, #28]	@ (8001364 <i2c_init+0x1b0>)
 8001346:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800134a:	6113      	str	r3, [r2, #16]
	/*
	 * Note: Supposed to wait 3 APB cycles before turning the I2C2 back on; pretty sure that
	 * at least 3 cycles have passed after doing all the setting configurations
	 */

	I2C2->CR1 |= I2C_CR1_PE; // turn on the I2C2!
 800134c:	4b05      	ldr	r3, [pc, #20]	@ (8001364 <i2c_init+0x1b0>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a04      	ldr	r2, [pc, #16]	@ (8001364 <i2c_init+0x1b0>)
 8001352:	f043 0301 	orr.w	r3, r3, #1
 8001356:	6013      	str	r3, [r2, #0]

}
 8001358:	bf00      	nop
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	40005800 	.word	0x40005800
 8001368:	40021000 	.word	0x40021000
 800136c:	48000400 	.word	0x48000400

08001370 <i2c_transaction>:


uint8_t i2c_transaction(uint8_t address, uint8_t dir, uint8_t* data, uint8_t len) {
 8001370:	b480      	push	{r7}
 8001372:	b087      	sub	sp, #28
 8001374:	af00      	add	r7, sp, #0
 8001376:	603a      	str	r2, [r7, #0]
 8001378:	461a      	mov	r2, r3
 800137a:	4603      	mov	r3, r0
 800137c:	71fb      	strb	r3, [r7, #7]
 800137e:	460b      	mov	r3, r1
 8001380:	71bb      	strb	r3, [r7, #6]
 8001382:	4613      	mov	r3, r2
 8001384:	717b      	strb	r3, [r7, #5]
	 * Notes for the general procedure:
	 *
	 */

	// check for busy; wait until transaction has finished processing
	uint32_t counter = TIMEOUT;
 8001386:	4b91      	ldr	r3, [pc, #580]	@ (80015cc <i2c_transaction+0x25c>)
 8001388:	617b      	str	r3, [r7, #20]
	while ((I2C2->ISR & I2C_ISR_BUSY) && counter) {
 800138a:	e002      	b.n	8001392 <i2c_transaction+0x22>
		counter--; // preventing infinite loops by having a counter
 800138c:	697b      	ldr	r3, [r7, #20]
 800138e:	3b01      	subs	r3, #1
 8001390:	617b      	str	r3, [r7, #20]
	while ((I2C2->ISR & I2C_ISR_BUSY) && counter) {
 8001392:	4b8f      	ldr	r3, [pc, #572]	@ (80015d0 <i2c_transaction+0x260>)
 8001394:	699b      	ldr	r3, [r3, #24]
 8001396:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800139a:	2b00      	cmp	r3, #0
 800139c:	d002      	beq.n	80013a4 <i2c_transaction+0x34>
 800139e:	697b      	ldr	r3, [r7, #20]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d1f3      	bne.n	800138c <i2c_transaction+0x1c>
	}

	if (counter == 0) {
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d101      	bne.n	80013ae <i2c_transaction+0x3e>
//		printf("busy too long\n");
		return 0; // transaction failed
 80013aa:	2300      	movs	r3, #0
 80013ac:	e108      	b.n	80015c0 <i2c_transaction+0x250>
	}

	// 7-bit addressing
	I2C2->CR2 &= ~I2C_CR2_ADD10; // setting the bit to 0 for 7-bit secondary address
 80013ae:	4b88      	ldr	r3, [pc, #544]	@ (80015d0 <i2c_transaction+0x260>)
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	4a87      	ldr	r2, [pc, #540]	@ (80015d0 <i2c_transaction+0x260>)
 80013b4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80013b8:	6053      	str	r3, [r2, #4]

	// setting the read/write mode
	if (dir == 0) { // write
 80013ba:	79bb      	ldrb	r3, [r7, #6]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d176      	bne.n	80014ae <i2c_transaction+0x13e>
		// set the NBYTES to length
		I2C2->CR2 &= ~I2C_CR2_NBYTES;
 80013c0:	4b83      	ldr	r3, [pc, #524]	@ (80015d0 <i2c_transaction+0x260>)
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	4a82      	ldr	r2, [pc, #520]	@ (80015d0 <i2c_transaction+0x260>)
 80013c6:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 80013ca:	6053      	str	r3, [r2, #4]
		I2C2->CR2 |= (len << I2C_CR2_NBYTES_Pos); // 6 for accelerometer
 80013cc:	4b80      	ldr	r3, [pc, #512]	@ (80015d0 <i2c_transaction+0x260>)
 80013ce:	685a      	ldr	r2, [r3, #4]
 80013d0:	797b      	ldrb	r3, [r7, #5]
 80013d2:	041b      	lsls	r3, r3, #16
 80013d4:	497e      	ldr	r1, [pc, #504]	@ (80015d0 <i2c_transaction+0x260>)
 80013d6:	4313      	orrs	r3, r2
 80013d8:	604b      	str	r3, [r1, #4]

		// no need to configure AUTOEND; want AUTOEND = 1

		// write slave address to CR2; 7-bit addressing
		I2C2->CR2 &= ~I2C_CR2_SADD; // clearing out the previous slave address
 80013da:	4b7d      	ldr	r3, [pc, #500]	@ (80015d0 <i2c_transaction+0x260>)
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	4a7c      	ldr	r2, [pc, #496]	@ (80015d0 <i2c_transaction+0x260>)
 80013e0:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80013e4:	f023 0303 	bic.w	r3, r3, #3
 80013e8:	6053      	str	r3, [r2, #4]
		I2C2->CR2 |= (address << 1);
 80013ea:	4b79      	ldr	r3, [pc, #484]	@ (80015d0 <i2c_transaction+0x260>)
 80013ec:	685a      	ldr	r2, [r3, #4]
 80013ee:	79fb      	ldrb	r3, [r7, #7]
 80013f0:	005b      	lsls	r3, r3, #1
 80013f2:	4977      	ldr	r1, [pc, #476]	@ (80015d0 <i2c_transaction+0x260>)
 80013f4:	4313      	orrs	r3, r2
 80013f6:	604b      	str	r3, [r1, #4]

		// clear out the previous status registers
		// I2C2->ICR |= I2C_ICR_NACKCF; // NACKF--stop when NACKF = 1
		I2C2->CR2 &= ~I2C_CR2_RD_WRN; // clear, set to 0
 80013f8:	4b75      	ldr	r3, [pc, #468]	@ (80015d0 <i2c_transaction+0x260>)
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	4a74      	ldr	r2, [pc, #464]	@ (80015d0 <i2c_transaction+0x260>)
 80013fe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001402:	6053      	str	r3, [r2, #4]

		// start
		I2C2->CR2 |= I2C_CR2_START;
 8001404:	4b72      	ldr	r3, [pc, #456]	@ (80015d0 <i2c_transaction+0x260>)
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	4a71      	ldr	r2, [pc, #452]	@ (80015d0 <i2c_transaction+0x260>)
 800140a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800140e:	6053      	str	r3, [r2, #4]
		// !(I2C2->ISR & I2C_ISR_NACKF)--usually 0, turns false of NACKF is called
		// !(I2C2->ISR & I2C_ISR_TXIS))--usually 0, turns false if TXIS is ready
		// runs to make sure address is properly sent
		// while (!(I2C2->ISR & I2C_ISR_NACKF) && !(I2C2->ISR & I2C_ISR_TXIS));

		while (!(I2C2->ISR & (I2C_ISR_NACKF | I2C_ISR_TXIS)));
 8001410:	bf00      	nop
 8001412:	4b6f      	ldr	r3, [pc, #444]	@ (80015d0 <i2c_transaction+0x260>)
 8001414:	699b      	ldr	r3, [r3, #24]
 8001416:	f003 0312 	and.w	r3, r3, #18
 800141a:	2b00      	cmp	r3, #0
 800141c:	d0f9      	beq.n	8001412 <i2c_transaction+0xa2>


		if (I2C2->ISR & I2C_ISR_NACKF) { // an error has occurred
 800141e:	4b6c      	ldr	r3, [pc, #432]	@ (80015d0 <i2c_transaction+0x260>)
 8001420:	699b      	ldr	r3, [r3, #24]
 8001422:	f003 0310 	and.w	r3, r3, #16
 8001426:	2b00      	cmp	r3, #0
 8001428:	d011      	beq.n	800144e <i2c_transaction+0xde>
			// generate a stop condition
			I2C2->CR2 |= I2C_CR2_STOP;
 800142a:	4b69      	ldr	r3, [pc, #420]	@ (80015d0 <i2c_transaction+0x260>)
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	4a68      	ldr	r2, [pc, #416]	@ (80015d0 <i2c_transaction+0x260>)
 8001430:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001434:	6053      	str	r3, [r2, #4]

			// check to make sure bus as stopped
			while (!(I2C2->ISR & I2C_ISR_STOPF));
 8001436:	bf00      	nop
 8001438:	4b65      	ldr	r3, [pc, #404]	@ (80015d0 <i2c_transaction+0x260>)
 800143a:	699b      	ldr	r3, [r3, #24]
 800143c:	f003 0320 	and.w	r3, r3, #32
 8001440:	2b00      	cmp	r3, #0
 8001442:	d0f9      	beq.n	8001438 <i2c_transaction+0xc8>

			I2C2->ICR = I2C_ICR_STOPCF; // clear stop flag
 8001444:	4b62      	ldr	r3, [pc, #392]	@ (80015d0 <i2c_transaction+0x260>)
 8001446:	2220      	movs	r2, #32
 8001448:	61da      	str	r2, [r3, #28]
//			printf("NACKF @ 163\n");
			return 0; // NACKF
 800144a:	2300      	movs	r3, #0
 800144c:	e0b8      	b.n	80015c0 <i2c_transaction+0x250>
		}

		// transmit data
		for (int i = 0; i < len; ++i) {
 800144e:	2300      	movs	r3, #0
 8001450:	613b      	str	r3, [r7, #16]
 8001452:	e00f      	b.n	8001474 <i2c_transaction+0x104>
			while (!(I2C2->ISR & I2C_ISR_TXIS)); // wait until read to send
 8001454:	bf00      	nop
 8001456:	4b5e      	ldr	r3, [pc, #376]	@ (80015d0 <i2c_transaction+0x260>)
 8001458:	699b      	ldr	r3, [r3, #24]
 800145a:	f003 0302 	and.w	r3, r3, #2
 800145e:	2b00      	cmp	r3, #0
 8001460:	d0f9      	beq.n	8001456 <i2c_transaction+0xe6>
			I2C2->TXDR = data[i];
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	683a      	ldr	r2, [r7, #0]
 8001466:	4413      	add	r3, r2
 8001468:	781a      	ldrb	r2, [r3, #0]
 800146a:	4b59      	ldr	r3, [pc, #356]	@ (80015d0 <i2c_transaction+0x260>)
 800146c:	629a      	str	r2, [r3, #40]	@ 0x28
		for (int i = 0; i < len; ++i) {
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	3301      	adds	r3, #1
 8001472:	613b      	str	r3, [r7, #16]
 8001474:	797b      	ldrb	r3, [r7, #5]
 8001476:	693a      	ldr	r2, [r7, #16]
 8001478:	429a      	cmp	r2, r3
 800147a:	dbeb      	blt.n	8001454 <i2c_transaction+0xe4>
		}

		while (!(I2C2->ISR & I2C_ISR_TC)); // wait until all the data has been transmitted
 800147c:	bf00      	nop
 800147e:	4b54      	ldr	r3, [pc, #336]	@ (80015d0 <i2c_transaction+0x260>)
 8001480:	699b      	ldr	r3, [r3, #24]
 8001482:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001486:	2b00      	cmp	r3, #0
 8001488:	d0f9      	beq.n	800147e <i2c_transaction+0x10e>

		// not needed if AUTOEND = 1

		// generate a stop condition
		I2C2->CR2 |= I2C_CR2_STOP;
 800148a:	4b51      	ldr	r3, [pc, #324]	@ (80015d0 <i2c_transaction+0x260>)
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	4a50      	ldr	r2, [pc, #320]	@ (80015d0 <i2c_transaction+0x260>)
 8001490:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001494:	6053      	str	r3, [r2, #4]

		// check to make sure bus as stopped
		while (!(I2C2->ISR & I2C_ISR_STOPF));
 8001496:	bf00      	nop
 8001498:	4b4d      	ldr	r3, [pc, #308]	@ (80015d0 <i2c_transaction+0x260>)
 800149a:	699b      	ldr	r3, [r3, #24]
 800149c:	f003 0320 	and.w	r3, r3, #32
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d0f9      	beq.n	8001498 <i2c_transaction+0x128>

		I2C2->ICR = I2C_ICR_STOPCF; // clear stop flag
 80014a4:	4b4a      	ldr	r3, [pc, #296]	@ (80015d0 <i2c_transaction+0x260>)
 80014a6:	2220      	movs	r2, #32
 80014a8:	61da      	str	r2, [r3, #28]

		return 1; // transmission complete
 80014aa:	2301      	movs	r3, #1
 80014ac:	e088      	b.n	80015c0 <i2c_transaction+0x250>


	} else { // read
		// write slave address to CR2; 7-bit addressing
		I2C2->CR2 &= ~I2C_CR2_SADD; // clearing out the previous slave address
 80014ae:	4b48      	ldr	r3, [pc, #288]	@ (80015d0 <i2c_transaction+0x260>)
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	4a47      	ldr	r2, [pc, #284]	@ (80015d0 <i2c_transaction+0x260>)
 80014b4:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80014b8:	f023 0303 	bic.w	r3, r3, #3
 80014bc:	6053      	str	r3, [r2, #4]
		I2C2->CR2 |= (address << 1);
 80014be:	4b44      	ldr	r3, [pc, #272]	@ (80015d0 <i2c_transaction+0x260>)
 80014c0:	685a      	ldr	r2, [r3, #4]
 80014c2:	79fb      	ldrb	r3, [r7, #7]
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	4942      	ldr	r1, [pc, #264]	@ (80015d0 <i2c_transaction+0x260>)
 80014c8:	4313      	orrs	r3, r2
 80014ca:	604b      	str	r3, [r1, #4]

		// set the NBYTES to length
		I2C2->CR2 &= ~I2C_CR2_NBYTES;
 80014cc:	4b40      	ldr	r3, [pc, #256]	@ (80015d0 <i2c_transaction+0x260>)
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	4a3f      	ldr	r2, [pc, #252]	@ (80015d0 <i2c_transaction+0x260>)
 80014d2:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 80014d6:	6053      	str	r3, [r2, #4]
		I2C2->CR2 |= (len << I2C_CR2_NBYTES_Pos); // 6 for accelerometer
 80014d8:	4b3d      	ldr	r3, [pc, #244]	@ (80015d0 <i2c_transaction+0x260>)
 80014da:	685a      	ldr	r2, [r3, #4]
 80014dc:	797b      	ldrb	r3, [r7, #5]
 80014de:	041b      	lsls	r3, r3, #16
 80014e0:	493b      	ldr	r1, [pc, #236]	@ (80015d0 <i2c_transaction+0x260>)
 80014e2:	4313      	orrs	r3, r2
 80014e4:	604b      	str	r3, [r1, #4]

		// clear out previous status registers
		I2C2->ICR |= I2C_ICR_NACKCF; // NACKF--stop when NACKF = 1
 80014e6:	4b3a      	ldr	r3, [pc, #232]	@ (80015d0 <i2c_transaction+0x260>)
 80014e8:	69db      	ldr	r3, [r3, #28]
 80014ea:	4a39      	ldr	r2, [pc, #228]	@ (80015d0 <i2c_transaction+0x260>)
 80014ec:	f043 0310 	orr.w	r3, r3, #16
 80014f0:	61d3      	str	r3, [r2, #28]
		I2C2->CR2 |= I2C_CR2_RD_WRN; // set to 1
 80014f2:	4b37      	ldr	r3, [pc, #220]	@ (80015d0 <i2c_transaction+0x260>)
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	4a36      	ldr	r2, [pc, #216]	@ (80015d0 <i2c_transaction+0x260>)
 80014f8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80014fc:	6053      	str	r3, [r2, #4]

		// start
		I2C2->CR2 &= ~I2C_CR2_START;
 80014fe:	4b34      	ldr	r3, [pc, #208]	@ (80015d0 <i2c_transaction+0x260>)
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	4a33      	ldr	r2, [pc, #204]	@ (80015d0 <i2c_transaction+0x260>)
 8001504:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001508:	6053      	str	r3, [r2, #4]
		I2C2->CR2 |= I2C_CR2_START;
 800150a:	4b31      	ldr	r3, [pc, #196]	@ (80015d0 <i2c_transaction+0x260>)
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	4a30      	ldr	r2, [pc, #192]	@ (80015d0 <i2c_transaction+0x260>)
 8001510:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001514:	6053      	str	r3, [r2, #4]

		// !(I2C2->ISR & I2C_ISR_NACKF)--usually 0, turns false of NACKF is called
		// !(I2C2->ISR & I2C_ISR_RXNE)--usually 0, turns false if RXNE is ready
		// runs to make sure address is properly sent
		while (!(I2C2->ISR & I2C_ISR_NACKF) && !(I2C2->ISR & I2C_ISR_RXNE));
 8001516:	bf00      	nop
 8001518:	4b2d      	ldr	r3, [pc, #180]	@ (80015d0 <i2c_transaction+0x260>)
 800151a:	699b      	ldr	r3, [r3, #24]
 800151c:	f003 0310 	and.w	r3, r3, #16
 8001520:	2b00      	cmp	r3, #0
 8001522:	d105      	bne.n	8001530 <i2c_transaction+0x1c0>
 8001524:	4b2a      	ldr	r3, [pc, #168]	@ (80015d0 <i2c_transaction+0x260>)
 8001526:	699b      	ldr	r3, [r3, #24]
 8001528:	f003 0304 	and.w	r3, r3, #4
 800152c:	2b00      	cmp	r3, #0
 800152e:	d0f3      	beq.n	8001518 <i2c_transaction+0x1a8>

		if (I2C2->ISR & I2C_ISR_NACKF) { // an error has occurred
 8001530:	4b27      	ldr	r3, [pc, #156]	@ (80015d0 <i2c_transaction+0x260>)
 8001532:	699b      	ldr	r3, [r3, #24]
 8001534:	f003 0310 	and.w	r3, r3, #16
 8001538:	2b00      	cmp	r3, #0
 800153a:	d011      	beq.n	8001560 <i2c_transaction+0x1f0>
			// generate a stop condition
			I2C2->CR2 |= I2C_CR2_STOP;
 800153c:	4b24      	ldr	r3, [pc, #144]	@ (80015d0 <i2c_transaction+0x260>)
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	4a23      	ldr	r2, [pc, #140]	@ (80015d0 <i2c_transaction+0x260>)
 8001542:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001546:	6053      	str	r3, [r2, #4]

			// check to make sure bus as stopped
			while (!(I2C2->ISR & I2C_ISR_STOPF));
 8001548:	bf00      	nop
 800154a:	4b21      	ldr	r3, [pc, #132]	@ (80015d0 <i2c_transaction+0x260>)
 800154c:	699b      	ldr	r3, [r3, #24]
 800154e:	f003 0320 	and.w	r3, r3, #32
 8001552:	2b00      	cmp	r3, #0
 8001554:	d0f9      	beq.n	800154a <i2c_transaction+0x1da>

			I2C2->ICR = I2C_ICR_STOPCF; // clear stop flag
 8001556:	4b1e      	ldr	r3, [pc, #120]	@ (80015d0 <i2c_transaction+0x260>)
 8001558:	2220      	movs	r2, #32
 800155a:	61da      	str	r2, [r3, #28]
//			printf("NACKF @ 216\n");
			return 0; // NACKF
 800155c:	2300      	movs	r3, #0
 800155e:	e02f      	b.n	80015c0 <i2c_transaction+0x250>
		}

		for (int i = 0; i < len; ++i) {
 8001560:	2300      	movs	r3, #0
 8001562:	60fb      	str	r3, [r7, #12]
 8001564:	e010      	b.n	8001588 <i2c_transaction+0x218>
			while (!(I2C2->ISR & I2C_ISR_RXNE)); // wait until ready to receive
 8001566:	bf00      	nop
 8001568:	4b19      	ldr	r3, [pc, #100]	@ (80015d0 <i2c_transaction+0x260>)
 800156a:	699b      	ldr	r3, [r3, #24]
 800156c:	f003 0304 	and.w	r3, r3, #4
 8001570:	2b00      	cmp	r3, #0
 8001572:	d0f9      	beq.n	8001568 <i2c_transaction+0x1f8>
			data[i] = I2C2->RXDR; // read
 8001574:	4b16      	ldr	r3, [pc, #88]	@ (80015d0 <i2c_transaction+0x260>)
 8001576:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	683a      	ldr	r2, [r7, #0]
 800157c:	4413      	add	r3, r2
 800157e:	b2ca      	uxtb	r2, r1
 8001580:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < len; ++i) {
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	3301      	adds	r3, #1
 8001586:	60fb      	str	r3, [r7, #12]
 8001588:	797b      	ldrb	r3, [r7, #5]
 800158a:	68fa      	ldr	r2, [r7, #12]
 800158c:	429a      	cmp	r2, r3
 800158e:	dbea      	blt.n	8001566 <i2c_transaction+0x1f6>
		}

		while (!(I2C2->ISR & I2C_ISR_TC)); // wait until all the data has been transmitted
 8001590:	bf00      	nop
 8001592:	4b0f      	ldr	r3, [pc, #60]	@ (80015d0 <i2c_transaction+0x260>)
 8001594:	699b      	ldr	r3, [r3, #24]
 8001596:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800159a:	2b00      	cmp	r3, #0
 800159c:	d0f9      	beq.n	8001592 <i2c_transaction+0x222>
		// not needed if AUTOEND = 1

		// generate a stop condition
		I2C2->CR2 |= I2C_CR2_STOP;
 800159e:	4b0c      	ldr	r3, [pc, #48]	@ (80015d0 <i2c_transaction+0x260>)
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	4a0b      	ldr	r2, [pc, #44]	@ (80015d0 <i2c_transaction+0x260>)
 80015a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015a8:	6053      	str	r3, [r2, #4]

		// check to make sure bus as stopped
		while (!(I2C2->ISR & I2C_ISR_STOPF));
 80015aa:	bf00      	nop
 80015ac:	4b08      	ldr	r3, [pc, #32]	@ (80015d0 <i2c_transaction+0x260>)
 80015ae:	699b      	ldr	r3, [r3, #24]
 80015b0:	f003 0320 	and.w	r3, r3, #32
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d0f9      	beq.n	80015ac <i2c_transaction+0x23c>

		I2C2->ICR = I2C_ICR_STOPCF; // clear stop flag
 80015b8:	4b05      	ldr	r3, [pc, #20]	@ (80015d0 <i2c_transaction+0x260>)
 80015ba:	2220      	movs	r2, #32
 80015bc:	61da      	str	r2, [r3, #28]

		return 1; // transmission complete
 80015be:	2301      	movs	r3, #1

	}

}
 80015c0:	4618      	mov	r0, r3
 80015c2:	371c      	adds	r7, #28
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr
 80015cc:	000f4240 	.word	0x000f4240
 80015d0:	40005800 	.word	0x40005800

080015d4 <leds_init>:
/* Include memory map of our MCU */
#include <stm32l475xx.h>
#include "leds.h"

void leds_init()
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
	/* Turn on the peripheral clock for read-write access*/
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN_Msk;
 80015d8:	4b32      	ldr	r3, [pc, #200]	@ (80016a4 <leds_init+0xd0>)
 80015da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015dc:	4a31      	ldr	r2, [pc, #196]	@ (80016a4 <leds_init+0xd0>)
 80015de:	f043 0301 	orr.w	r3, r3, #1
 80015e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN_Msk;
 80015e4:	4b2f      	ldr	r3, [pc, #188]	@ (80016a4 <leds_init+0xd0>)
 80015e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015e8:	4a2e      	ldr	r2, [pc, #184]	@ (80016a4 <leds_init+0xd0>)
 80015ea:	f043 0302 	orr.w	r3, r3, #2
 80015ee:	64d3      	str	r3, [r2, #76]	@ 0x4c

	/* Configure PA5 as an output by clearing all bits and setting the mode */
	GPIOA->MODER &= ~GPIO_MODER_MODE5;
 80015f0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80015fa:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80015fe:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODE5_0;
 8001600:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800160a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800160e:	6013      	str	r3, [r2, #0]

	/* Configure PB14 as an output by clearing all bits and setting the mode */
	GPIOB->MODER &= ~GPIO_MODER_MODE14;
 8001610:	4b25      	ldr	r3, [pc, #148]	@ (80016a8 <leds_init+0xd4>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a24      	ldr	r2, [pc, #144]	@ (80016a8 <leds_init+0xd4>)
 8001616:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 800161a:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= GPIO_MODER_MODE14_0;
 800161c:	4b22      	ldr	r3, [pc, #136]	@ (80016a8 <leds_init+0xd4>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a21      	ldr	r2, [pc, #132]	@ (80016a8 <leds_init+0xd4>)
 8001622:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001626:	6013      	str	r3, [r2, #0]

	/* Configure the GPIO output as push pull (transistor for high and low) */
	GPIOA->OTYPER &= ~GPIO_OTYPER_OT5;
 8001628:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001632:	f023 0320 	bic.w	r3, r3, #32
 8001636:	6053      	str	r3, [r2, #4]
	GPIOB->OTYPER &= ~GPIO_OTYPER_OT14;
 8001638:	4b1b      	ldr	r3, [pc, #108]	@ (80016a8 <leds_init+0xd4>)
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	4a1a      	ldr	r2, [pc, #104]	@ (80016a8 <leds_init+0xd4>)
 800163e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001642:	6053      	str	r3, [r2, #4]

	/* Disable the internal pull-up and pull-down resistors */
	GPIOA->PUPDR &= GPIO_PUPDR_PUPD5;
 8001644:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001648:	68db      	ldr	r3, [r3, #12]
 800164a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800164e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001652:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR &= GPIO_PUPDR_PUPD14;
 8001654:	4b14      	ldr	r3, [pc, #80]	@ (80016a8 <leds_init+0xd4>)
 8001656:	68db      	ldr	r3, [r3, #12]
 8001658:	4a13      	ldr	r2, [pc, #76]	@ (80016a8 <leds_init+0xd4>)
 800165a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800165e:	60d3      	str	r3, [r2, #12]

	/* Configure the GPIO to use low speed mode */
	GPIOA->OSPEEDR |= (0x3 << GPIO_OSPEEDR_OSPEED5_Pos);
 8001660:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001664:	689b      	ldr	r3, [r3, #8]
 8001666:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800166a:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 800166e:	6093      	str	r3, [r2, #8]
	GPIOB->OSPEEDR |= (0x3 << GPIO_OSPEEDR_OSPEED14_Pos);
 8001670:	4b0d      	ldr	r3, [pc, #52]	@ (80016a8 <leds_init+0xd4>)
 8001672:	689b      	ldr	r3, [r3, #8]
 8001674:	4a0c      	ldr	r2, [pc, #48]	@ (80016a8 <leds_init+0xd4>)
 8001676:	f043 5340 	orr.w	r3, r3, #805306368	@ 0x30000000
 800167a:	6093      	str	r3, [r2, #8]


	/* Turn both LED1 and LED2 */
	GPIOA->ODR &= ~GPIO_ODR_OD5;
 800167c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001680:	695b      	ldr	r3, [r3, #20]
 8001682:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001686:	f023 0320 	bic.w	r3, r3, #32
 800168a:	6153      	str	r3, [r2, #20]
	GPIOB->ODR &= ~GPIO_ODR_OD14;
 800168c:	4b06      	ldr	r3, [pc, #24]	@ (80016a8 <leds_init+0xd4>)
 800168e:	695b      	ldr	r3, [r3, #20]
 8001690:	4a05      	ldr	r2, [pc, #20]	@ (80016a8 <leds_init+0xd4>)
 8001692:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001696:	6153      	str	r3, [r2, #20]
}
 8001698:	bf00      	nop
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr
 80016a2:	bf00      	nop
 80016a4:	40021000 	.word	0x40021000
 80016a8:	48000400 	.word	0x48000400

080016ac <lsm6dsl_init>:
#define LSM6DSL_ADDRESS 0x6A // I2C address of the LSM6DSL
#define SENS2G 0.061 // conversion rate for +/- 2g

uint8_t who_am_i = 0x0F;// verifying I2C read with accelerometer

void lsm6dsl_init() {
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0
	// first part--checking the WHO_AM_I to make sure I2C read is working
	uint8_t return_value = 0;
 80016b2:	2300      	movs	r3, #0
 80016b4:	71fb      	strb	r3, [r7, #7]
	return_value = i2c_transaction(LSM6DSL_ADDRESS, 0, &who_am_i, 1); // reading who am i
 80016b6:	2301      	movs	r3, #1
 80016b8:	4a21      	ldr	r2, [pc, #132]	@ (8001740 <lsm6dsl_init+0x94>)
 80016ba:	2100      	movs	r1, #0
 80016bc:	206a      	movs	r0, #106	@ 0x6a
 80016be:	f7ff fe57 	bl	8001370 <i2c_transaction>
 80016c2:	4603      	mov	r3, r0
 80016c4:	71fb      	strb	r3, [r7, #7]
	if (return_value == 0) {
 80016c6:	79fb      	ldrb	r3, [r7, #7]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d102      	bne.n	80016d2 <lsm6dsl_init+0x26>
		printf("who am i send failed\n");
 80016cc:	481d      	ldr	r0, [pc, #116]	@ (8001744 <lsm6dsl_init+0x98>)
 80016ce:	f002 ffdd 	bl	800468c <puts>
	}

	uint8_t check_value;
	return_value = i2c_transaction(LSM6DSL_ADDRESS, 1, &check_value, 1); // outputting who am i
 80016d2:	1d7a      	adds	r2, r7, #5
 80016d4:	2301      	movs	r3, #1
 80016d6:	2101      	movs	r1, #1
 80016d8:	206a      	movs	r0, #106	@ 0x6a
 80016da:	f7ff fe49 	bl	8001370 <i2c_transaction>
 80016de:	4603      	mov	r3, r0
 80016e0:	71fb      	strb	r3, [r7, #7]
	if (return_value == 0) {
 80016e2:	79fb      	ldrb	r3, [r7, #7]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d102      	bne.n	80016ee <lsm6dsl_init+0x42>
		printf("who am i receive failed");
 80016e8:	4817      	ldr	r0, [pc, #92]	@ (8001748 <lsm6dsl_init+0x9c>)
 80016ea:	f002 ff67 	bl	80045bc <iprintf>
	// next part--initializing lsm6dsl
    uint8_t config_data[2];
    uint8_t ret;

    // Configure CTRL1_XL register (ODR = 416 Hz, FS = ±2g)
    config_data[0] = 0x10; // CTRL1_XL register address
 80016ee:	2310      	movs	r3, #16
 80016f0:	703b      	strb	r3, [r7, #0]
//    config_data[1] = 0x60; // ODR = 416 Hz, FS = ±2g (datasheet section 9.13)
//    config_data[1] = 0x20; // ODR = 12.5 Hz, FS = ±2g (low-power test)
    config_data[1] = 0x50; // ODR = 104 Hz, FS = ±2g
 80016f2:	2350      	movs	r3, #80	@ 0x50
 80016f4:	707b      	strb	r3, [r7, #1]


    ret = i2c_transaction(LSM6DSL_ADDRESS, 0, config_data, 2);
 80016f6:	463a      	mov	r2, r7
 80016f8:	2302      	movs	r3, #2
 80016fa:	2100      	movs	r1, #0
 80016fc:	206a      	movs	r0, #106	@ 0x6a
 80016fe:	f7ff fe37 	bl	8001370 <i2c_transaction>
 8001702:	4603      	mov	r3, r0
 8001704:	71bb      	strb	r3, [r7, #6]
    if (ret == 0) {
 8001706:	79bb      	ldrb	r3, [r7, #6]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d103      	bne.n	8001714 <lsm6dsl_init+0x68>
    	printf("line 46");
 800170c:	480f      	ldr	r0, [pc, #60]	@ (800174c <lsm6dsl_init+0xa0>)
 800170e:	f002 ff55 	bl	80045bc <iprintf>
        return;
 8001712:	e012      	b.n	800173a <lsm6dsl_init+0x8e>
    }

    // Enable auto-increment by setting IF_INC in CTRL3_C (0x12)
    config_data[0] = 0x12; // CTRL3_C register address
 8001714:	2312      	movs	r3, #18
 8001716:	703b      	strb	r3, [r7, #0]
    config_data[1] = 0x04; // IF_INC = 1 (bit 2)
 8001718:	2304      	movs	r3, #4
 800171a:	707b      	strb	r3, [r7, #1]

    ret = i2c_transaction(LSM6DSL_ADDRESS, 0, config_data, 2);
 800171c:	463a      	mov	r2, r7
 800171e:	2302      	movs	r3, #2
 8001720:	2100      	movs	r1, #0
 8001722:	206a      	movs	r0, #106	@ 0x6a
 8001724:	f7ff fe24 	bl	8001370 <i2c_transaction>
 8001728:	4603      	mov	r3, r0
 800172a:	71bb      	strb	r3, [r7, #6]
    if (ret == 0) {
 800172c:	79bb      	ldrb	r3, [r7, #6]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d103      	bne.n	800173a <lsm6dsl_init+0x8e>
    	printf("line 56");
 8001732:	4807      	ldr	r0, [pc, #28]	@ (8001750 <lsm6dsl_init+0xa4>)
 8001734:	f002 ff42 	bl	80045bc <iprintf>
        return;
 8001738:	bf00      	nop
    }

}
 800173a:	3708      	adds	r7, #8
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	20000160 	.word	0x20000160
 8001744:	080055f4 	.word	0x080055f4
 8001748:	0800560c 	.word	0x0800560c
 800174c:	08005624 	.word	0x08005624
 8001750:	0800562c 	.word	0x0800562c
 8001754:	00000000 	.word	0x00000000

08001758 <lsm6dsl_read_xyz>:


void lsm6dsl_read_xyz(int16_t* x, int16_t* y, int16_t* z) {
 8001758:	b580      	push	{r7, lr}
 800175a:	b086      	sub	sp, #24
 800175c:	af00      	add	r7, sp, #0
 800175e:	60f8      	str	r0, [r7, #12]
 8001760:	60b9      	str	r1, [r7, #8]
 8001762:	607a      	str	r2, [r7, #4]

    // Start address for X-axis data (LSM6DSL_OUTX_L_XL)
    uint8_t reg_address = 0x28; // here is the register address
 8001764:	2328      	movs	r3, #40	@ 0x28
 8001766:	75fb      	strb	r3, [r7, #23]
    uint8_t data[6]; // Buffer for raw acceleration data

    // Step 1: Write register address and read 6 bytes in one transaction
    if (i2c_transaction(LSM6DSL_ADDRESS, 0, &reg_address, 1) == 0) {
 8001768:	f107 0217 	add.w	r2, r7, #23
 800176c:	2301      	movs	r3, #1
 800176e:	2100      	movs	r1, #0
 8001770:	206a      	movs	r0, #106	@ 0x6a
 8001772:	f7ff fdfd 	bl	8001370 <i2c_transaction>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d055      	beq.n	8001828 <lsm6dsl_read_xyz+0xd0>
        return;
    }

    if (i2c_transaction(LSM6DSL_ADDRESS, 1, data, 6) == 0) {
 800177c:	f107 0210 	add.w	r2, r7, #16
 8001780:	2306      	movs	r3, #6
 8001782:	2101      	movs	r1, #1
 8001784:	206a      	movs	r0, #106	@ 0x6a
 8001786:	f7ff fdf3 	bl	8001370 <i2c_transaction>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d04d      	beq.n	800182c <lsm6dsl_read_xyz+0xd4>
        return;
    }

    // Step 2: Combine LSB and MSB into signed 16-bit integers--output data is in mg
    *x = ((int16_t)((data[1] << 8) | data[0])) * (SENS2G); // X-axis
 8001790:	7c7b      	ldrb	r3, [r7, #17]
 8001792:	021b      	lsls	r3, r3, #8
 8001794:	b21a      	sxth	r2, r3
 8001796:	7c3b      	ldrb	r3, [r7, #16]
 8001798:	b21b      	sxth	r3, r3
 800179a:	4313      	orrs	r3, r2
 800179c:	b21b      	sxth	r3, r3
 800179e:	4618      	mov	r0, r3
 80017a0:	f7fe ffea 	bl	8000778 <__aeabi_i2d>
 80017a4:	a324      	add	r3, pc, #144	@ (adr r3, 8001838 <lsm6dsl_read_xyz+0xe0>)
 80017a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017aa:	f7fe fd69 	bl	8000280 <__aeabi_dmul>
 80017ae:	4602      	mov	r2, r0
 80017b0:	460b      	mov	r3, r1
 80017b2:	4610      	mov	r0, r2
 80017b4:	4619      	mov	r1, r3
 80017b6:	f7ff f849 	bl	800084c <__aeabi_d2iz>
 80017ba:	4603      	mov	r3, r0
 80017bc:	b21a      	sxth	r2, r3
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	801a      	strh	r2, [r3, #0]
    *y = ((int16_t)((data[3] << 8) | data[2])) * (SENS2G); // Y-axis
 80017c2:	7cfb      	ldrb	r3, [r7, #19]
 80017c4:	021b      	lsls	r3, r3, #8
 80017c6:	b21a      	sxth	r2, r3
 80017c8:	7cbb      	ldrb	r3, [r7, #18]
 80017ca:	b21b      	sxth	r3, r3
 80017cc:	4313      	orrs	r3, r2
 80017ce:	b21b      	sxth	r3, r3
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7fe ffd1 	bl	8000778 <__aeabi_i2d>
 80017d6:	a318      	add	r3, pc, #96	@ (adr r3, 8001838 <lsm6dsl_read_xyz+0xe0>)
 80017d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017dc:	f7fe fd50 	bl	8000280 <__aeabi_dmul>
 80017e0:	4602      	mov	r2, r0
 80017e2:	460b      	mov	r3, r1
 80017e4:	4610      	mov	r0, r2
 80017e6:	4619      	mov	r1, r3
 80017e8:	f7ff f830 	bl	800084c <__aeabi_d2iz>
 80017ec:	4603      	mov	r3, r0
 80017ee:	b21a      	sxth	r2, r3
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	801a      	strh	r2, [r3, #0]
    *z = ((int16_t)((data[5] << 8) | data[4])) * (SENS2G); // Z-axis
 80017f4:	7d7b      	ldrb	r3, [r7, #21]
 80017f6:	021b      	lsls	r3, r3, #8
 80017f8:	b21a      	sxth	r2, r3
 80017fa:	7d3b      	ldrb	r3, [r7, #20]
 80017fc:	b21b      	sxth	r3, r3
 80017fe:	4313      	orrs	r3, r2
 8001800:	b21b      	sxth	r3, r3
 8001802:	4618      	mov	r0, r3
 8001804:	f7fe ffb8 	bl	8000778 <__aeabi_i2d>
 8001808:	a30b      	add	r3, pc, #44	@ (adr r3, 8001838 <lsm6dsl_read_xyz+0xe0>)
 800180a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800180e:	f7fe fd37 	bl	8000280 <__aeabi_dmul>
 8001812:	4602      	mov	r2, r0
 8001814:	460b      	mov	r3, r1
 8001816:	4610      	mov	r0, r2
 8001818:	4619      	mov	r1, r3
 800181a:	f7ff f817 	bl	800084c <__aeabi_d2iz>
 800181e:	4603      	mov	r3, r0
 8001820:	b21a      	sxth	r2, r3
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	801a      	strh	r2, [r3, #0]
 8001826:	e002      	b.n	800182e <lsm6dsl_read_xyz+0xd6>
        return;
 8001828:	bf00      	nop
 800182a:	e000      	b.n	800182e <lsm6dsl_read_xyz+0xd6>
        return;
 800182c:	bf00      	nop
}
 800182e:	3718      	adds	r7, #24
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	f3af 8000 	nop.w
 8001838:	5a1cac08 	.word	0x5a1cac08
 800183c:	3faf3b64 	.word	0x3faf3b64

08001840 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b08e      	sub	sp, #56	@ 0x38
 8001844:	af02      	add	r7, sp, #8
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001846:	f000 fd2a 	bl	800229e <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 800184a:	f000 f957 	bl	8001afc <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800184e:	f000 fa29 	bl	8001ca4 <MX_GPIO_Init>
  MX_SPI3_Init();
 8001852:	f000 f9e9 	bl	8001c28 <MX_SPI3_Init>

  //RESET BLE MODULE
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port,BLE_RESET_Pin,GPIO_PIN_RESET);
 8001856:	2200      	movs	r2, #0
 8001858:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800185c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001860:	f001 f8aa 	bl	80029b8 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8001864:	200a      	movs	r0, #10
 8001866:	f000 fd8f 	bl	8002388 <HAL_Delay>
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port,BLE_RESET_Pin,GPIO_PIN_SET);
 800186a:	2201      	movs	r2, #1
 800186c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001870:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001874:	f001 f8a0 	bl	80029b8 <HAL_GPIO_WritePin>

  ble_init();
 8001878:	f7ff f810 	bl	800089c <ble_init>

  HAL_Delay(10);
 800187c:	200a      	movs	r0, #10
 800187e:	f000 fd83 	bl	8002388 <HAL_Delay>

  uint8_t nonDiscoverable = 0;
 8001882:	2300      	movs	r3, #0
 8001884:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29


  int16_t x = 0, y = 0, z = 0;
 8001888:	2300      	movs	r3, #0
 800188a:	83fb      	strh	r3, [r7, #30]
 800188c:	2300      	movs	r3, #0
 800188e:	83bb      	strh	r3, [r7, #28]
 8001890:	2300      	movs	r3, #0
 8001892:	837b      	strh	r3, [r7, #26]
  int16_t prevX = 0, prevY = 0, prevZ = 0;
 8001894:	2300      	movs	r3, #0
 8001896:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001898:	2300      	movs	r3, #0
 800189a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800189c:	2300      	movs	r3, #0
 800189e:	857b      	strh	r3, [r7, #42]	@ 0x2a
  int16_t threshold = 500;
 80018a0:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80018a4:	84fb      	strh	r3, [r7, #38]	@ 0x26


  disconnectBLE(); // Disconnect existing clients
 80018a6:	f7ff fc07 	bl	80010b8 <disconnectBLE>
  setDiscoverability(0); // Become non-discoverable
 80018aa:	2000      	movs	r0, #0
 80018ac:	f7ff fc5c 	bl	8001168 <setDiscoverability>

  timer_init(TIM2);
 80018b0:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80018b4:	f000 fc50 	bl	8002158 <timer_init>
  timer_set_ms(TIM2, 50);
 80018b8:	2132      	movs	r1, #50	@ 0x32
 80018ba:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80018be:	f000 fcb3 	bl	8002228 <timer_set_ms>
  i2c_init();
 80018c2:	f7ff fc77 	bl	80011b4 <i2c_init>
  leds_init();
 80018c6:	f7ff fe85 	bl	80015d4 <leds_init>
  lsm6dsl_init();
 80018ca:	f7ff feef 	bl	80016ac <lsm6dsl_init>


  while (1)
  {
    // Check for BLE events (if applicable)
    if (!nonDiscoverable && HAL_GPIO_ReadPin(BLE_INT_GPIO_Port, BLE_INT_Pin)) {
 80018ce:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d108      	bne.n	80018e8 <main+0xa8>
 80018d6:	2140      	movs	r1, #64	@ 0x40
 80018d8:	4866      	ldr	r0, [pc, #408]	@ (8001a74 <main+0x234>)
 80018da:	f001 f855 	bl	8002988 <HAL_GPIO_ReadPin>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <main+0xa8>
      catchBLE();
 80018e4:	f7ff fa0a 	bl	8000cfc <catchBLE>
    }

    // Read sensor data
    lsm6dsl_read_xyz(&x, &y, &z);
 80018e8:	f107 021a 	add.w	r2, r7, #26
 80018ec:	f107 011c 	add.w	r1, r7, #28
 80018f0:	f107 031e 	add.w	r3, r7, #30
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7ff ff2f 	bl	8001758 <lsm6dsl_read_xyz>

    // Check for movement using absolute differences
    if ((abs(x - prevX) > threshold) ||
 80018fa:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80018fe:	461a      	mov	r2, r3
 8001900:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800190a:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800190e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001912:	429a      	cmp	r2, r3
 8001914:	dc1b      	bgt.n	800194e <main+0x10e>
        (abs(y - prevY) > threshold) ||
 8001916:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800191a:	461a      	mov	r2, r3
 800191c:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001926:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800192a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
    if ((abs(x - prevX) > threshold) ||
 800192e:	429a      	cmp	r2, r3
 8001930:	dc0d      	bgt.n	800194e <main+0x10e>
        (abs(z - prevZ) > threshold)) {
 8001932:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001936:	461a      	mov	r2, r3
 8001938:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001942:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001946:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
        (abs(y - prevY) > threshold) ||
 800194a:	429a      	cmp	r2, r3
 800194c:	dd02      	ble.n	8001954 <main+0x114>
      movement = 1;
 800194e:	4b4a      	ldr	r3, [pc, #296]	@ (8001a78 <main+0x238>)
 8001950:	2201      	movs	r2, #1
 8001952:	701a      	strb	r2, [r3, #0]
    }

    if (movement) {
 8001954:	4b48      	ldr	r3, [pc, #288]	@ (8001a78 <main+0x238>)
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	b25b      	sxtb	r3, r3
 800195a:	2b00      	cmp	r3, #0
 800195c:	d00b      	beq.n	8001976 <main+0x136>
      // Movement detected: reset timers and exit lost mode
      msTicks = 0;
 800195e:	4b47      	ldr	r3, [pc, #284]	@ (8001a7c <main+0x23c>)
 8001960:	2200      	movs	r2, #0
 8001962:	601a      	str	r2, [r3, #0]
      tenSecTicks = 0;
 8001964:	4b46      	ldr	r3, [pc, #280]	@ (8001a80 <main+0x240>)
 8001966:	2200      	movs	r2, #0
 8001968:	801a      	strh	r2, [r3, #0]
      lostMode = 0;
 800196a:	4b46      	ldr	r3, [pc, #280]	@ (8001a84 <main+0x244>)
 800196c:	2200      	movs	r2, #0
 800196e:	701a      	strb	r2, [r3, #0]
      movement = 0;
 8001970:	4b41      	ldr	r3, [pc, #260]	@ (8001a78 <main+0x238>)
 8001972:	2200      	movs	r2, #0
 8001974:	701a      	strb	r2, [r3, #0]
    }

    // Update previous sensor readings
    prevX = x;
 8001976:	8bfb      	ldrh	r3, [r7, #30]
 8001978:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    prevY = y;
 800197a:	8bbb      	ldrh	r3, [r7, #28]
 800197c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    prevZ = z;
 800197e:	8b7b      	ldrh	r3, [r7, #26]
 8001980:	857b      	strh	r3, [r7, #42]	@ 0x2a

    // If no movement has been detected for the inactivity threshold, enter lost mode
    if (msTicks >= INACTIVITY_THRESHOLD) {
 8001982:	4b3e      	ldr	r3, [pc, #248]	@ (8001a7c <main+0x23c>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f5b3 6f16 	cmp.w	r3, #2400	@ 0x960
 800198a:	db1a      	blt.n	80019c2 <main+0x182>


    	lostMode = 1;
 800198c:	4b3d      	ldr	r3, [pc, #244]	@ (8001a84 <main+0x244>)
 800198e:	2201      	movs	r2, #1
 8001990:	701a      	strb	r2, [r3, #0]
    	SystemClocks_Config(7);
 8001992:	2007      	movs	r0, #7
 8001994:	f000 f8f8 	bl	8001b88 <SystemClocks_Config>
    	timer_init(TIM2);      // Reinitialize timer with new clock
 8001998:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 800199c:	f000 fbdc 	bl	8002158 <timer_init>
    	timer_set_ms(TIM2, 50);
 80019a0:	2132      	movs	r1, #50	@ 0x32
 80019a2:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80019a6:	f000 fc3f 	bl	8002228 <timer_set_ms>
//    	leds_set(0x3);

    	if (!isDiscoverable) {
 80019aa:	4b37      	ldr	r3, [pc, #220]	@ (8001a88 <main+0x248>)
 80019ac:	781b      	ldrb	r3, [r3, #0]
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d124      	bne.n	80019fe <main+0x1be>
    		setDiscoverability(1);
 80019b4:	2001      	movs	r0, #1
 80019b6:	f7ff fbd7 	bl	8001168 <setDiscoverability>
    		isDiscoverable = 1;
 80019ba:	4b33      	ldr	r3, [pc, #204]	@ (8001a88 <main+0x248>)
 80019bc:	2201      	movs	r2, #1
 80019be:	701a      	strb	r2, [r3, #0]
 80019c0:	e01d      	b.n	80019fe <main+0x1be>


    }
    else {

    	lostMode = 0;
 80019c2:	4b30      	ldr	r3, [pc, #192]	@ (8001a84 <main+0x244>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	701a      	strb	r2, [r3, #0]
    	SystemClocks_Config(4);
 80019c8:	2004      	movs	r0, #4
 80019ca:	f000 f8dd 	bl	8001b88 <SystemClocks_Config>
    	timer_init(TIM2);      // Reinitialize timer with new clock
 80019ce:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80019d2:	f000 fbc1 	bl	8002158 <timer_init>
    	timer_set_ms(TIM2, 50);
 80019d6:	2132      	movs	r1, #50	@ 0x32
 80019d8:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80019dc:	f000 fc24 	bl	8002228 <timer_set_ms>
//    	leds_set(0);

    	if (isDiscoverable) {
 80019e0:	4b29      	ldr	r3, [pc, #164]	@ (8001a88 <main+0x248>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d009      	beq.n	80019fe <main+0x1be>
    		disconnectBLE();
 80019ea:	f7ff fb65 	bl	80010b8 <disconnectBLE>
    		setDiscoverability(0);
 80019ee:	2000      	movs	r0, #0
 80019f0:	f7ff fbba 	bl	8001168 <setDiscoverability>
    		isDiscoverable = 0;
 80019f4:	4b24      	ldr	r3, [pc, #144]	@ (8001a88 <main+0x248>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	701a      	strb	r2, [r3, #0]
    		standbyBle();
 80019fa:	f7ff f869 	bl	8000ad0 <standbyBle>
    	}
    }

    // If in lost mode, check if it's time to send the BLE message every 10 seconds
    if (lostMode && tenSecTicks >= MESSAGE_INTERVAL) {
 80019fe:	4b21      	ldr	r3, [pc, #132]	@ (8001a84 <main+0x244>)
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d02b      	beq.n	8001a60 <main+0x220>
 8001a08:	4b1d      	ldr	r3, [pc, #116]	@ (8001a80 <main+0x240>)
 8001a0a:	881b      	ldrh	r3, [r3, #0]
 8001a0c:	b21b      	sxth	r3, r3
 8001a0e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001a12:	db25      	blt.n	8001a60 <main+0x220>

      // Reset the message interval counter
      tenSecTicks = 0;
 8001a14:	4b1a      	ldr	r3, [pc, #104]	@ (8001a80 <main+0x240>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	801a      	strh	r2, [r3, #0]

      int32_t seconds = (msTicks * 50) / 1000;
 8001a1a:	4b18      	ldr	r3, [pc, #96]	@ (8001a7c <main+0x23c>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a1b      	ldr	r2, [pc, #108]	@ (8001a8c <main+0x24c>)
 8001a20:	fb82 1203 	smull	r1, r2, r2, r3
 8001a24:	10d2      	asrs	r2, r2, #3
 8001a26:	17db      	asrs	r3, r3, #31
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	623b      	str	r3, [r7, #32]
      char str[20];

      snprintf(str, sizeof(str), "Airtag lost %ds", seconds/10);
 8001a2c:	6a3b      	ldr	r3, [r7, #32]
 8001a2e:	4a17      	ldr	r2, [pc, #92]	@ (8001a8c <main+0x24c>)
 8001a30:	fb82 1203 	smull	r1, r2, r2, r3
 8001a34:	1092      	asrs	r2, r2, #2
 8001a36:	17db      	asrs	r3, r3, #31
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	1d38      	adds	r0, r7, #4
 8001a3c:	4a14      	ldr	r2, [pc, #80]	@ (8001a90 <main+0x250>)
 8001a3e:	2114      	movs	r1, #20
 8001a40:	f002 fe2c 	bl	800469c <sniprintf>
      updateCharValue(NORDIC_UART_SERVICE_HANDLE, READ_CHAR_HANDLE, 0, strlen(str), str);
 8001a44:	1d3b      	adds	r3, r7, #4
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7fe fbc2 	bl	80001d0 <strlen>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	461a      	mov	r2, r3
 8001a50:	1d3b      	adds	r3, r7, #4
 8001a52:	9300      	str	r3, [sp, #0]
 8001a54:	4613      	mov	r3, r2
 8001a56:	2200      	movs	r2, #0
 8001a58:	490e      	ldr	r1, [pc, #56]	@ (8001a94 <main+0x254>)
 8001a5a:	480f      	ldr	r0, [pc, #60]	@ (8001a98 <main+0x258>)
 8001a5c:	f7ff fad8 	bl	8001010 <updateCharValue>
    }

    HAL_SuspendTick();
 8001a60:	f000 fcb6 	bl	80023d0 <HAL_SuspendTick>
//	SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;  // Disable SysTick

	HAL_PWR_EnterSLEEPMode(PWR_LOWPOWERREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001a64:	2101      	movs	r1, #1
 8001a66:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001a6a:	f000 ffe1 	bl	8002a30 <HAL_PWR_EnterSLEEPMode>

//	SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;   // Re-enable SysTick after waking up
	HAL_ResumeTick();
 8001a6e:	f000 fcbf 	bl	80023f0 <HAL_ResumeTick>
    if (!nonDiscoverable && HAL_GPIO_ReadPin(BLE_INT_GPIO_Port, BLE_INT_Pin)) {
 8001a72:	e72c      	b.n	80018ce <main+0x8e>
 8001a74:	48001000 	.word	0x48001000
 8001a78:	20000370 	.word	0x20000370
 8001a7c:	2000036c 	.word	0x2000036c
 8001a80:	20000372 	.word	0x20000372
 8001a84:	20000371 	.word	0x20000371
 8001a88:	20000374 	.word	0x20000374
 8001a8c:	66666667 	.word	0x66666667
 8001a90:	08005634 	.word	0x08005634
 8001a94:	200002fc 	.word	0x200002fc
 8001a98:	200002f4 	.word	0x200002f4

08001a9c <TIM2_IRQHandler>:
  }

}

void TIM2_IRQHandler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
    if (TIM2->SR & TIM_SR_UIF)
 8001aa0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001aa4:	691b      	ldr	r3, [r3, #16]
 8001aa6:	f003 0301 	and.w	r3, r3, #1
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d01a      	beq.n	8001ae4 <TIM2_IRQHandler+0x48>
    {
        msTicks++;
 8001aae:	4b10      	ldr	r3, [pc, #64]	@ (8001af0 <TIM2_IRQHandler+0x54>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	3301      	adds	r3, #1
 8001ab4:	4a0e      	ldr	r2, [pc, #56]	@ (8001af0 <TIM2_IRQHandler+0x54>)
 8001ab6:	6013      	str	r3, [r2, #0]

        if (lostMode) {
 8001ab8:	4b0e      	ldr	r3, [pc, #56]	@ (8001af4 <TIM2_IRQHandler+0x58>)
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d008      	beq.n	8001ad4 <TIM2_IRQHandler+0x38>
        	tenSecTicks++;
 8001ac2:	4b0d      	ldr	r3, [pc, #52]	@ (8001af8 <TIM2_IRQHandler+0x5c>)
 8001ac4:	881b      	ldrh	r3, [r3, #0]
 8001ac6:	b21b      	sxth	r3, r3
 8001ac8:	b29b      	uxth	r3, r3
 8001aca:	3301      	adds	r3, #1
 8001acc:	b29b      	uxth	r3, r3
 8001ace:	b21a      	sxth	r2, r3
 8001ad0:	4b09      	ldr	r3, [pc, #36]	@ (8001af8 <TIM2_IRQHandler+0x5c>)
 8001ad2:	801a      	strh	r2, [r3, #0]
        }
        TIM2->SR &= ~TIM_SR_UIF;
 8001ad4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001ad8:	691b      	ldr	r3, [r3, #16]
 8001ada:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001ade:	f023 0301 	bic.w	r3, r3, #1
 8001ae2:	6113      	str	r3, [r2, #16]

    }
}
 8001ae4:	bf00      	nop
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
 8001aee:	bf00      	nop
 8001af0:	2000036c 	.word	0x2000036c
 8001af4:	20000371 	.word	0x20000371
 8001af8:	20000372 	.word	0x20000372

08001afc <SystemClock_Config>:
  * @brief System Clock Configuration
  * @attention This changes the System clock frequency, make sure you reflect that change in your timer
  * @retval None
  */
void SystemClock_Config(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b096      	sub	sp, #88	@ 0x58
 8001b00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b02:	f107 0314 	add.w	r3, r7, #20
 8001b06:	2244      	movs	r2, #68	@ 0x44
 8001b08:	2100      	movs	r1, #0
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f002 fed2 	bl	80048b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b10:	463b      	mov	r3, r7
 8001b12:	2200      	movs	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]
 8001b16:	605a      	str	r2, [r3, #4]
 8001b18:	609a      	str	r2, [r3, #8]
 8001b1a:	60da      	str	r2, [r3, #12]
 8001b1c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001b1e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001b22:	f000 ffc7 	bl	8002ab4 <HAL_PWREx_ControlVoltageScaling>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001b2c:	f000 f952 	bl	8001dd4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001b30:	2310      	movs	r3, #16
 8001b32:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001b34:	2301      	movs	r3, #1
 8001b36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	633b      	str	r3, [r7, #48]	@ 0x30
  // This lines changes system clock frequency
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 8001b3c:	2370      	movs	r3, #112	@ 0x70
 8001b3e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001b40:	2300      	movs	r3, #0
 8001b42:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b44:	f107 0314 	add.w	r3, r7, #20
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f001 f851 	bl	8002bf0 <HAL_RCC_OscConfig>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8001b54:	f000 f93e 	bl	8001dd4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b58:	230f      	movs	r3, #15
 8001b5a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b60:	2300      	movs	r3, #0
 8001b62:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b64:	2300      	movs	r3, #0
 8001b66:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001b6c:	463b      	mov	r3, r7
 8001b6e:	2100      	movs	r1, #0
 8001b70:	4618      	mov	r0, r3
 8001b72:	f001 fc19 	bl	80033a8 <HAL_RCC_ClockConfig>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d001      	beq.n	8001b80 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001b7c:	f000 f92a 	bl	8001dd4 <Error_Handler>
  }
}
 8001b80:	bf00      	nop
 8001b82:	3758      	adds	r7, #88	@ 0x58
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}

08001b88 <SystemClocks_Config>:


void SystemClocks_Config(uint8_t msi_range)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b098      	sub	sp, #96	@ 0x60
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	4603      	mov	r3, r0
 8001b90:	71fb      	strb	r3, [r7, #7]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b92:	f107 031c 	add.w	r3, r7, #28
 8001b96:	2244      	movs	r2, #68	@ 0x44
 8001b98:	2100      	movs	r1, #0
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f002 fe8a 	bl	80048b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ba0:	f107 0308 	add.w	r3, r7, #8
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	601a      	str	r2, [r3, #0]
 8001ba8:	605a      	str	r2, [r3, #4]
 8001baa:	609a      	str	r2, [r3, #8]
 8001bac:	60da      	str	r2, [r3, #12]
 8001bae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001bb0:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001bb4:	f000 ff7e 	bl	8002ab4 <HAL_PWREx_ControlVoltageScaling>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d001      	beq.n	8001bc2 <SystemClocks_Config+0x3a>
  {
    Error_Handler();
 8001bbe:	f000 f909 	bl	8001dd4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001bc2:	2310      	movs	r3, #16
 8001bc4:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	63bb      	str	r3, [r7, #56]	@ 0x38
  // This lines changes system clock frequency
  if (msi_range == 4) {
 8001bce:	79fb      	ldrb	r3, [r7, #7]
 8001bd0:	2b04      	cmp	r3, #4
 8001bd2:	d102      	bne.n	8001bda <SystemClocks_Config+0x52>
	  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 8001bd4:	2340      	movs	r3, #64	@ 0x40
 8001bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001bd8:	e001      	b.n	8001bde <SystemClocks_Config+0x56>
  }
  else {
	  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 8001bda:	2370      	movs	r3, #112	@ 0x70
 8001bdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }


  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001bde:	2300      	movs	r3, #0
 8001be0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001be2:	f107 031c 	add.w	r3, r7, #28
 8001be6:	4618      	mov	r0, r3
 8001be8:	f001 f802 	bl	8002bf0 <HAL_RCC_OscConfig>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <SystemClocks_Config+0x6e>
  {
    Error_Handler();
 8001bf2:	f000 f8ef 	bl	8001dd4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bf6:	230f      	movs	r3, #15
 8001bf8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c02:	2300      	movs	r3, #0
 8001c04:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c06:	2300      	movs	r3, #0
 8001c08:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001c0a:	f107 0308 	add.w	r3, r7, #8
 8001c0e:	2100      	movs	r1, #0
 8001c10:	4618      	mov	r0, r3
 8001c12:	f001 fbc9 	bl	80033a8 <HAL_RCC_ClockConfig>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <SystemClocks_Config+0x98>
  {
    Error_Handler();
 8001c1c:	f000 f8da 	bl	8001dd4 <Error_Handler>
  }
}
 8001c20:	bf00      	nop
 8001c22:	3760      	adds	r7, #96	@ 0x60
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}

08001c28 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001c2c:	4b1b      	ldr	r3, [pc, #108]	@ (8001c9c <MX_SPI3_Init+0x74>)
 8001c2e:	4a1c      	ldr	r2, [pc, #112]	@ (8001ca0 <MX_SPI3_Init+0x78>)
 8001c30:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001c32:	4b1a      	ldr	r3, [pc, #104]	@ (8001c9c <MX_SPI3_Init+0x74>)
 8001c34:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001c38:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001c3a:	4b18      	ldr	r3, [pc, #96]	@ (8001c9c <MX_SPI3_Init+0x74>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c40:	4b16      	ldr	r3, [pc, #88]	@ (8001c9c <MX_SPI3_Init+0x74>)
 8001c42:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001c46:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c48:	4b14      	ldr	r3, [pc, #80]	@ (8001c9c <MX_SPI3_Init+0x74>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c4e:	4b13      	ldr	r3, [pc, #76]	@ (8001c9c <MX_SPI3_Init+0x74>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001c54:	4b11      	ldr	r3, [pc, #68]	@ (8001c9c <MX_SPI3_Init+0x74>)
 8001c56:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c5a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001c5c:	4b0f      	ldr	r3, [pc, #60]	@ (8001c9c <MX_SPI3_Init+0x74>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	61da      	str	r2, [r3, #28]
//  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16; // Lower from 2 to 16
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c62:	4b0e      	ldr	r3, [pc, #56]	@ (8001c9c <MX_SPI3_Init+0x74>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c68:	4b0c      	ldr	r3, [pc, #48]	@ (8001c9c <MX_SPI3_Init+0x74>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c6e:	4b0b      	ldr	r3, [pc, #44]	@ (8001c9c <MX_SPI3_Init+0x74>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001c74:	4b09      	ldr	r3, [pc, #36]	@ (8001c9c <MX_SPI3_Init+0x74>)
 8001c76:	2207      	movs	r2, #7
 8001c78:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001c7a:	4b08      	ldr	r3, [pc, #32]	@ (8001c9c <MX_SPI3_Init+0x74>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001c80:	4b06      	ldr	r3, [pc, #24]	@ (8001c9c <MX_SPI3_Init+0x74>)
 8001c82:	2208      	movs	r2, #8
 8001c84:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001c86:	4805      	ldr	r0, [pc, #20]	@ (8001c9c <MX_SPI3_Init+0x74>)
 8001c88:	f001 fd7a 	bl	8003780 <HAL_SPI_Init>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001c92:	f000 f89f 	bl	8001dd4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001c96:	bf00      	nop
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	20000308 	.word	0x20000308
 8001ca0:	40003c00 	.word	0x40003c00

08001ca4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b08a      	sub	sp, #40	@ 0x28
 8001ca8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001caa:	f107 0314 	add.w	r3, r7, #20
 8001cae:	2200      	movs	r2, #0
 8001cb0:	601a      	str	r2, [r3, #0]
 8001cb2:	605a      	str	r2, [r3, #4]
 8001cb4:	609a      	str	r2, [r3, #8]
 8001cb6:	60da      	str	r2, [r3, #12]
 8001cb8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001cba:	4b43      	ldr	r3, [pc, #268]	@ (8001dc8 <MX_GPIO_Init+0x124>)
 8001cbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cbe:	4a42      	ldr	r2, [pc, #264]	@ (8001dc8 <MX_GPIO_Init+0x124>)
 8001cc0:	f043 0310 	orr.w	r3, r3, #16
 8001cc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cc6:	4b40      	ldr	r3, [pc, #256]	@ (8001dc8 <MX_GPIO_Init+0x124>)
 8001cc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cca:	f003 0310 	and.w	r3, r3, #16
 8001cce:	613b      	str	r3, [r7, #16]
 8001cd0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cd2:	4b3d      	ldr	r3, [pc, #244]	@ (8001dc8 <MX_GPIO_Init+0x124>)
 8001cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cd6:	4a3c      	ldr	r2, [pc, #240]	@ (8001dc8 <MX_GPIO_Init+0x124>)
 8001cd8:	f043 0301 	orr.w	r3, r3, #1
 8001cdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cde:	4b3a      	ldr	r3, [pc, #232]	@ (8001dc8 <MX_GPIO_Init+0x124>)
 8001ce0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ce2:	f003 0301 	and.w	r3, r3, #1
 8001ce6:	60fb      	str	r3, [r7, #12]
 8001ce8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cea:	4b37      	ldr	r3, [pc, #220]	@ (8001dc8 <MX_GPIO_Init+0x124>)
 8001cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cee:	4a36      	ldr	r2, [pc, #216]	@ (8001dc8 <MX_GPIO_Init+0x124>)
 8001cf0:	f043 0302 	orr.w	r3, r3, #2
 8001cf4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cf6:	4b34      	ldr	r3, [pc, #208]	@ (8001dc8 <MX_GPIO_Init+0x124>)
 8001cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cfa:	f003 0302 	and.w	r3, r3, #2
 8001cfe:	60bb      	str	r3, [r7, #8]
 8001d00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d02:	4b31      	ldr	r3, [pc, #196]	@ (8001dc8 <MX_GPIO_Init+0x124>)
 8001d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d06:	4a30      	ldr	r2, [pc, #192]	@ (8001dc8 <MX_GPIO_Init+0x124>)
 8001d08:	f043 0308 	orr.w	r3, r3, #8
 8001d0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d0e:	4b2e      	ldr	r3, [pc, #184]	@ (8001dc8 <MX_GPIO_Init+0x124>)
 8001d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d12:	f003 0308 	and.w	r3, r3, #8
 8001d16:	607b      	str	r3, [r7, #4]
 8001d18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d1a:	4b2b      	ldr	r3, [pc, #172]	@ (8001dc8 <MX_GPIO_Init+0x124>)
 8001d1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d1e:	4a2a      	ldr	r2, [pc, #168]	@ (8001dc8 <MX_GPIO_Init+0x124>)
 8001d20:	f043 0304 	orr.w	r3, r3, #4
 8001d24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d26:	4b28      	ldr	r3, [pc, #160]	@ (8001dc8 <MX_GPIO_Init+0x124>)
 8001d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d2a:	f003 0304 	and.w	r3, r3, #4
 8001d2e:	603b      	str	r3, [r7, #0]
 8001d30:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_LED1_GPIO_Port, GPIO_LED1_Pin, GPIO_PIN_RESET);
 8001d32:	2200      	movs	r2, #0
 8001d34:	2120      	movs	r1, #32
 8001d36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d3a:	f000 fe3d 	bl	80029b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port, BLE_CS_Pin, GPIO_PIN_SET);
 8001d3e:	2201      	movs	r2, #1
 8001d40:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001d44:	4821      	ldr	r0, [pc, #132]	@ (8001dcc <MX_GPIO_Init+0x128>)
 8001d46:	f000 fe37 	bl	80029b8 <HAL_GPIO_WritePin>


  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port, BLE_RESET_Pin, GPIO_PIN_SET);
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d50:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d54:	f000 fe30 	bl	80029b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLE_INT_Pin */
  GPIO_InitStruct.Pin = BLE_INT_Pin;
 8001d58:	2340      	movs	r3, #64	@ 0x40
 8001d5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d5c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001d60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d62:	2300      	movs	r3, #0
 8001d64:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLE_INT_GPIO_Port, &GPIO_InitStruct);
 8001d66:	f107 0314 	add.w	r3, r7, #20
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	4818      	ldr	r0, [pc, #96]	@ (8001dd0 <MX_GPIO_Init+0x12c>)
 8001d6e:	f000 fc61 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_LED1_Pin BLE_RESET_Pin */
  GPIO_InitStruct.Pin = GPIO_LED1_Pin|BLE_RESET_Pin;
 8001d72:	f44f 7390 	mov.w	r3, #288	@ 0x120
 8001d76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d80:	2300      	movs	r3, #0
 8001d82:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d84:	f107 0314 	add.w	r3, r7, #20
 8001d88:	4619      	mov	r1, r3
 8001d8a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d8e:	f000 fc51 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_CS_Pin */
  GPIO_InitStruct.Pin = BLE_CS_Pin;
 8001d92:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da0:	2303      	movs	r3, #3
 8001da2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 8001da4:	f107 0314 	add.w	r3, r7, #20
 8001da8:	4619      	mov	r1, r3
 8001daa:	4808      	ldr	r0, [pc, #32]	@ (8001dcc <MX_GPIO_Init+0x128>)
 8001dac:	f000 fc42 	bl	8002634 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001db0:	2200      	movs	r2, #0
 8001db2:	2100      	movs	r1, #0
 8001db4:	2017      	movs	r0, #23
 8001db6:	f000 fc06 	bl	80025c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001dba:	2017      	movs	r0, #23
 8001dbc:	f000 fc1f 	bl	80025fe <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001dc0:	bf00      	nop
 8001dc2:	3728      	adds	r7, #40	@ 0x28
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	40021000 	.word	0x40021000
 8001dcc:	48000c00 	.word	0x48000c00
 8001dd0:	48001000 	.word	0x48001000

08001dd4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dd8:	b672      	cpsid	i
}
 8001dda:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ddc:	bf00      	nop
 8001dde:	e7fd      	b.n	8001ddc <Error_Handler+0x8>

08001de0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001de6:	4b0f      	ldr	r3, [pc, #60]	@ (8001e24 <HAL_MspInit+0x44>)
 8001de8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dea:	4a0e      	ldr	r2, [pc, #56]	@ (8001e24 <HAL_MspInit+0x44>)
 8001dec:	f043 0301 	orr.w	r3, r3, #1
 8001df0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001df2:	4b0c      	ldr	r3, [pc, #48]	@ (8001e24 <HAL_MspInit+0x44>)
 8001df4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001df6:	f003 0301 	and.w	r3, r3, #1
 8001dfa:	607b      	str	r3, [r7, #4]
 8001dfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dfe:	4b09      	ldr	r3, [pc, #36]	@ (8001e24 <HAL_MspInit+0x44>)
 8001e00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e02:	4a08      	ldr	r2, [pc, #32]	@ (8001e24 <HAL_MspInit+0x44>)
 8001e04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e08:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e0a:	4b06      	ldr	r3, [pc, #24]	@ (8001e24 <HAL_MspInit+0x44>)
 8001e0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e12:	603b      	str	r3, [r7, #0]
 8001e14:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e16:	bf00      	nop
 8001e18:	370c      	adds	r7, #12
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	40021000 	.word	0x40021000

08001e28 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b08a      	sub	sp, #40	@ 0x28
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e30:	f107 0314 	add.w	r3, r7, #20
 8001e34:	2200      	movs	r2, #0
 8001e36:	601a      	str	r2, [r3, #0]
 8001e38:	605a      	str	r2, [r3, #4]
 8001e3a:	609a      	str	r2, [r3, #8]
 8001e3c:	60da      	str	r2, [r3, #12]
 8001e3e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a17      	ldr	r2, [pc, #92]	@ (8001ea4 <HAL_SPI_MspInit+0x7c>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d128      	bne.n	8001e9c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001e4a:	4b17      	ldr	r3, [pc, #92]	@ (8001ea8 <HAL_SPI_MspInit+0x80>)
 8001e4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e4e:	4a16      	ldr	r2, [pc, #88]	@ (8001ea8 <HAL_SPI_MspInit+0x80>)
 8001e50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001e54:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e56:	4b14      	ldr	r3, [pc, #80]	@ (8001ea8 <HAL_SPI_MspInit+0x80>)
 8001e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e5a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001e5e:	613b      	str	r3, [r7, #16]
 8001e60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e62:	4b11      	ldr	r3, [pc, #68]	@ (8001ea8 <HAL_SPI_MspInit+0x80>)
 8001e64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e66:	4a10      	ldr	r2, [pc, #64]	@ (8001ea8 <HAL_SPI_MspInit+0x80>)
 8001e68:	f043 0304 	orr.w	r3, r3, #4
 8001e6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e6e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ea8 <HAL_SPI_MspInit+0x80>)
 8001e70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e72:	f003 0304 	and.w	r3, r3, #4
 8001e76:	60fb      	str	r3, [r7, #12]
 8001e78:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001e7a:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001e7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e80:	2302      	movs	r3, #2
 8001e82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e84:	2300      	movs	r3, #0
 8001e86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e88:	2303      	movs	r3, #3
 8001e8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001e8c:	2306      	movs	r3, #6
 8001e8e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e90:	f107 0314 	add.w	r3, r7, #20
 8001e94:	4619      	mov	r1, r3
 8001e96:	4805      	ldr	r0, [pc, #20]	@ (8001eac <HAL_SPI_MspInit+0x84>)
 8001e98:	f000 fbcc 	bl	8002634 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001e9c:	bf00      	nop
 8001e9e:	3728      	adds	r7, #40	@ 0x28
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	40003c00 	.word	0x40003c00
 8001ea8:	40021000 	.word	0x40021000
 8001eac:	48000800 	.word	0x48000800

08001eb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001eb4:	bf00      	nop
 8001eb6:	e7fd      	b.n	8001eb4 <NMI_Handler+0x4>

08001eb8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ebc:	bf00      	nop
 8001ebe:	e7fd      	b.n	8001ebc <HardFault_Handler+0x4>

08001ec0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ec4:	bf00      	nop
 8001ec6:	e7fd      	b.n	8001ec4 <MemManage_Handler+0x4>

08001ec8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ecc:	bf00      	nop
 8001ece:	e7fd      	b.n	8001ecc <BusFault_Handler+0x4>

08001ed0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ed4:	bf00      	nop
 8001ed6:	e7fd      	b.n	8001ed4 <UsageFault_Handler+0x4>

08001ed8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001edc:	bf00      	nop
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr

08001ee6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ee6:	b480      	push	{r7}
 8001ee8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001eea:	bf00      	nop
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ef8:	bf00      	nop
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr

08001f02 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f02:	b580      	push	{r7, lr}
 8001f04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f06:	f000 fa1f 	bl	8002348 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f0a:	bf00      	nop
 8001f0c:	bd80      	pop	{r7, pc}
	...

08001f10 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  dataAvailable=1;
 8001f14:	4b03      	ldr	r3, [pc, #12]	@ (8001f24 <EXTI9_5_IRQHandler+0x14>)
 8001f16:	2201      	movs	r2, #1
 8001f18:	601a      	str	r2, [r3, #0]
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BLE_INT_Pin);
 8001f1a:	2040      	movs	r0, #64	@ 0x40
 8001f1c:	f000 fd64 	bl	80029e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001f20:	bf00      	nop
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	20000304 	.word	0x20000304

08001f28 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	60f8      	str	r0, [r7, #12]
 8001f30:	60b9      	str	r1, [r7, #8]
 8001f32:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f34:	2300      	movs	r3, #0
 8001f36:	617b      	str	r3, [r7, #20]
 8001f38:	e00a      	b.n	8001f50 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001f3a:	f3af 8000 	nop.w
 8001f3e:	4601      	mov	r1, r0
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	1c5a      	adds	r2, r3, #1
 8001f44:	60ba      	str	r2, [r7, #8]
 8001f46:	b2ca      	uxtb	r2, r1
 8001f48:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	617b      	str	r3, [r7, #20]
 8001f50:	697a      	ldr	r2, [r7, #20]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	dbf0      	blt.n	8001f3a <_read+0x12>
	}

return len;
 8001f58:	687b      	ldr	r3, [r7, #4]
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	3718      	adds	r7, #24
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}

08001f62 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f62:	b580      	push	{r7, lr}
 8001f64:	b086      	sub	sp, #24
 8001f66:	af00      	add	r7, sp, #0
 8001f68:	60f8      	str	r0, [r7, #12]
 8001f6a:	60b9      	str	r1, [r7, #8]
 8001f6c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f6e:	2300      	movs	r3, #0
 8001f70:	617b      	str	r3, [r7, #20]
 8001f72:	e009      	b.n	8001f88 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	1c5a      	adds	r2, r3, #1
 8001f78:	60ba      	str	r2, [r7, #8]
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	3301      	adds	r3, #1
 8001f86:	617b      	str	r3, [r7, #20]
 8001f88:	697a      	ldr	r2, [r7, #20]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	dbf1      	blt.n	8001f74 <_write+0x12>
	}
	return len;
 8001f90:	687b      	ldr	r3, [r7, #4]
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3718      	adds	r7, #24
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
	...

08001f9c <_sbrk>:

caddr_t _sbrk(int incr)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b084      	sub	sp, #16
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001fa4:	4b11      	ldr	r3, [pc, #68]	@ (8001fec <_sbrk+0x50>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d102      	bne.n	8001fb2 <_sbrk+0x16>
		heap_end = &end;
 8001fac:	4b0f      	ldr	r3, [pc, #60]	@ (8001fec <_sbrk+0x50>)
 8001fae:	4a10      	ldr	r2, [pc, #64]	@ (8001ff0 <_sbrk+0x54>)
 8001fb0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001fb2:	4b0e      	ldr	r3, [pc, #56]	@ (8001fec <_sbrk+0x50>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001fb8:	4b0c      	ldr	r3, [pc, #48]	@ (8001fec <_sbrk+0x50>)
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	4413      	add	r3, r2
 8001fc0:	466a      	mov	r2, sp
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d907      	bls.n	8001fd6 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001fc6:	f002 fcd3 	bl	8004970 <__errno>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	220c      	movs	r2, #12
 8001fce:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001fd0:	f04f 33ff 	mov.w	r3, #4294967295
 8001fd4:	e006      	b.n	8001fe4 <_sbrk+0x48>
	}

	heap_end += incr;
 8001fd6:	4b05      	ldr	r3, [pc, #20]	@ (8001fec <_sbrk+0x50>)
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4413      	add	r3, r2
 8001fde:	4a03      	ldr	r2, [pc, #12]	@ (8001fec <_sbrk+0x50>)
 8001fe0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3710      	adds	r7, #16
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	20000378 	.word	0x20000378
 8001ff0:	200004d0 	.word	0x200004d0

08001ff4 <_close>:

int _close(int file)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
	return -1;
 8001ffc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002000:	4618      	mov	r0, r3
 8002002:	370c      	adds	r7, #12
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr

0800200c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800201c:	605a      	str	r2, [r3, #4]
	return 0;
 800201e:	2300      	movs	r3, #0
}
 8002020:	4618      	mov	r0, r3
 8002022:	370c      	adds	r7, #12
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr

0800202c <_isatty>:

int _isatty(int file)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
	return 1;
 8002034:	2301      	movs	r3, #1
}
 8002036:	4618      	mov	r0, r3
 8002038:	370c      	adds	r7, #12
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr

08002042 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002042:	b480      	push	{r7}
 8002044:	b085      	sub	sp, #20
 8002046:	af00      	add	r7, sp, #0
 8002048:	60f8      	str	r0, [r7, #12]
 800204a:	60b9      	str	r1, [r7, #8]
 800204c:	607a      	str	r2, [r7, #4]
	return 0;
 800204e:	2300      	movs	r3, #0
}
 8002050:	4618      	mov	r0, r3
 8002052:	3714      	adds	r7, #20
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr

0800205c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002060:	4b17      	ldr	r3, [pc, #92]	@ (80020c0 <SystemInit+0x64>)
 8002062:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002066:	4a16      	ldr	r2, [pc, #88]	@ (80020c0 <SystemInit+0x64>)
 8002068:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800206c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002070:	4b14      	ldr	r3, [pc, #80]	@ (80020c4 <SystemInit+0x68>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a13      	ldr	r2, [pc, #76]	@ (80020c4 <SystemInit+0x68>)
 8002076:	f043 0301 	orr.w	r3, r3, #1
 800207a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800207c:	4b11      	ldr	r3, [pc, #68]	@ (80020c4 <SystemInit+0x68>)
 800207e:	2200      	movs	r2, #0
 8002080:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002082:	4b10      	ldr	r3, [pc, #64]	@ (80020c4 <SystemInit+0x68>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a0f      	ldr	r2, [pc, #60]	@ (80020c4 <SystemInit+0x68>)
 8002088:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 800208c:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8002090:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002092:	4b0c      	ldr	r3, [pc, #48]	@ (80020c4 <SystemInit+0x68>)
 8002094:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002098:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800209a:	4b0a      	ldr	r3, [pc, #40]	@ (80020c4 <SystemInit+0x68>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a09      	ldr	r2, [pc, #36]	@ (80020c4 <SystemInit+0x68>)
 80020a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020a4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80020a6:	4b07      	ldr	r3, [pc, #28]	@ (80020c4 <SystemInit+0x68>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80020ac:	4b04      	ldr	r3, [pc, #16]	@ (80020c0 <SystemInit+0x64>)
 80020ae:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80020b2:	609a      	str	r2, [r3, #8]
#endif
}
 80020b4:	bf00      	nop
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr
 80020be:	bf00      	nop
 80020c0:	e000ed00 	.word	0xe000ed00
 80020c4:	40021000 	.word	0x40021000

080020c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	4603      	mov	r3, r0
 80020d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	db0b      	blt.n	80020f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020da:	79fb      	ldrb	r3, [r7, #7]
 80020dc:	f003 021f 	and.w	r2, r3, #31
 80020e0:	4907      	ldr	r1, [pc, #28]	@ (8002100 <__NVIC_EnableIRQ+0x38>)
 80020e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e6:	095b      	lsrs	r3, r3, #5
 80020e8:	2001      	movs	r0, #1
 80020ea:	fa00 f202 	lsl.w	r2, r0, r2
 80020ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80020f2:	bf00      	nop
 80020f4:	370c      	adds	r7, #12
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr
 80020fe:	bf00      	nop
 8002100:	e000e100 	.word	0xe000e100

08002104 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	4603      	mov	r3, r0
 800210c:	6039      	str	r1, [r7, #0]
 800210e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002110:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002114:	2b00      	cmp	r3, #0
 8002116:	db0a      	blt.n	800212e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	b2da      	uxtb	r2, r3
 800211c:	490c      	ldr	r1, [pc, #48]	@ (8002150 <__NVIC_SetPriority+0x4c>)
 800211e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002122:	0112      	lsls	r2, r2, #4
 8002124:	b2d2      	uxtb	r2, r2
 8002126:	440b      	add	r3, r1
 8002128:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800212c:	e00a      	b.n	8002144 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	b2da      	uxtb	r2, r3
 8002132:	4908      	ldr	r1, [pc, #32]	@ (8002154 <__NVIC_SetPriority+0x50>)
 8002134:	79fb      	ldrb	r3, [r7, #7]
 8002136:	f003 030f 	and.w	r3, r3, #15
 800213a:	3b04      	subs	r3, #4
 800213c:	0112      	lsls	r2, r2, #4
 800213e:	b2d2      	uxtb	r2, r2
 8002140:	440b      	add	r3, r1
 8002142:	761a      	strb	r2, [r3, #24]
}
 8002144:	bf00      	nop
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr
 8002150:	e000e100 	.word	0xe000e100
 8002154:	e000ed00 	.word	0xe000ed00

08002158 <timer_init>:
 */
#include "timer.h"


void timer_init(TIM_TypeDef* timer)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b084      	sub	sp, #16
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
	// Enable TIM2 peripheral clock
	RCC->APB1ENR1 |= RCC_APB1ENR1_TIM2EN;
 8002160:	4b28      	ldr	r3, [pc, #160]	@ (8002204 <timer_init+0xac>)
 8002162:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002164:	4a27      	ldr	r2, [pc, #156]	@ (8002204 <timer_init+0xac>)
 8002166:	f043 0301 	orr.w	r3, r3, #1
 800216a:	6593      	str	r3, [r2, #88]	@ 0x58

	// Peripheral Reset Register: TIM2 timer reset, then turn it off.
	RCC->APB1RSTR1 |= RCC_APB1RSTR1_TIM2RST_Msk;
 800216c:	4b25      	ldr	r3, [pc, #148]	@ (8002204 <timer_init+0xac>)
 800216e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002170:	4a24      	ldr	r2, [pc, #144]	@ (8002204 <timer_init+0xac>)
 8002172:	f043 0301 	orr.w	r3, r3, #1
 8002176:	6393      	str	r3, [r2, #56]	@ 0x38
	RCC->APB1RSTR1 &= ~RCC_APB1RSTR1_TIM2RST_Msk;
 8002178:	4b22      	ldr	r3, [pc, #136]	@ (8002204 <timer_init+0xac>)
 800217a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800217c:	4a21      	ldr	r2, [pc, #132]	@ (8002204 <timer_init+0xac>)
 800217e:	f023 0301 	bic.w	r3, r3, #1
 8002182:	6393      	str	r3, [r2, #56]	@ 0x38

	// Stop the timer
	TIM2->CR1 &= ~TIM_CR1_CEN;
 8002184:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800218e:	f023 0301 	bic.w	r3, r3, #1
 8002192:	6013      	str	r3, [r2, #0]

    uint32_t clockFreq = HAL_RCC_GetSysClockFreq();
 8002194:	f001 fa08 	bl	80035a8 <HAL_RCC_GetSysClockFreq>
 8002198:	4603      	mov	r3, r0
 800219a:	60fb      	str	r3, [r7, #12]
    uint32_t psc = (clockFreq / 1000) - 1; // Configure to count milliseconds
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	4a1a      	ldr	r2, [pc, #104]	@ (8002208 <timer_init+0xb0>)
 80021a0:	fba2 2303 	umull	r2, r3, r2, r3
 80021a4:	099b      	lsrs	r3, r3, #6
 80021a6:	3b01      	subs	r3, #1
 80021a8:	60bb      	str	r3, [r7, #8]

	TIM2->ARR = 1;
 80021aa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80021ae:	2201      	movs	r2, #1
 80021b0:	62da      	str	r2, [r3, #44]	@ 0x2c
//	TIM2->PSC = 3999;
	TIM2->PSC = psc;
 80021b2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	6293      	str	r3, [r2, #40]	@ 0x28

	// Enable timer interrupt
	TIM2->DIER |= TIM_DIER_UIE_Msk;
 80021ba:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80021be:	68db      	ldr	r3, [r3, #12]
 80021c0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80021c4:	f043 0301 	orr.w	r3, r3, #1
 80021c8:	60d3      	str	r3, [r2, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 80021ca:	b662      	cpsie	i
}
 80021cc:	bf00      	nop

    // Set interrupt priority and enable the interrupt in NVIC
	__enable_irq();
    NVIC_EnableIRQ(TIM2_IRQn);
 80021ce:	201c      	movs	r0, #28
 80021d0:	f7ff ff7a 	bl	80020c8 <__NVIC_EnableIRQ>
    NVIC_SetPriority(TIM2_IRQn, 1); // Set priority level (lower number = higher priority)
 80021d4:	2101      	movs	r1, #1
 80021d6:	201c      	movs	r0, #28
 80021d8:	f7ff ff94 	bl	8002104 <__NVIC_SetPriority>


    TIM2->CR1 |= TIM_CR1_CEN;
 80021dc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80021e6:	f043 0301 	orr.w	r3, r3, #1
 80021ea:	6013      	str	r3, [r2, #0]
    TIM2->CR1 |= TIM_CR1_ARPE_Msk; // Enable ARR preload, just in case it is disabled by default
 80021ec:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80021f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021fa:	6013      	str	r3, [r2, #0]
}
 80021fc:	bf00      	nop
 80021fe:	3710      	adds	r7, #16
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	40021000 	.word	0x40021000
 8002208:	10624dd3 	.word	0x10624dd3

0800220c <timer_reset>:

void timer_reset(TIM_TypeDef* timer)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
	// Reset the counter
	TIM2->CNT = 0x0;
 8002214:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002218:	2200      	movs	r2, #0
 800221a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800221c:	bf00      	nop
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr

08002228 <timer_set_ms>:

void timer_set_ms(TIM_TypeDef* timer, uint16_t period_ms)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
 8002230:	460b      	mov	r3, r1
 8002232:	807b      	strh	r3, [r7, #2]
	timer->ARR = period_ms - 1;
 8002234:	887b      	ldrh	r3, [r7, #2]
 8002236:	3b01      	subs	r3, #1
 8002238:	461a      	mov	r2, r3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	62da      	str	r2, [r3, #44]	@ 0x2c
	timer_reset(timer);
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f7ff ffe4 	bl	800220c <timer_reset>
}
 8002244:	bf00      	nop
 8002246:	3708      	adds	r7, #8
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}

0800224c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800224c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002284 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002250:	f7ff ff04 	bl	800205c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002254:	480c      	ldr	r0, [pc, #48]	@ (8002288 <LoopForever+0x6>)
  ldr r1, =_edata
 8002256:	490d      	ldr	r1, [pc, #52]	@ (800228c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002258:	4a0d      	ldr	r2, [pc, #52]	@ (8002290 <LoopForever+0xe>)
  movs r3, #0
 800225a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800225c:	e002      	b.n	8002264 <LoopCopyDataInit>

0800225e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800225e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002260:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002262:	3304      	adds	r3, #4

08002264 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002264:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002266:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002268:	d3f9      	bcc.n	800225e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800226a:	4a0a      	ldr	r2, [pc, #40]	@ (8002294 <LoopForever+0x12>)
  ldr r4, =_ebss
 800226c:	4c0a      	ldr	r4, [pc, #40]	@ (8002298 <LoopForever+0x16>)
  movs r3, #0
 800226e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002270:	e001      	b.n	8002276 <LoopFillZerobss>

08002272 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002272:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002274:	3204      	adds	r2, #4

08002276 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002276:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002278:	d3fb      	bcc.n	8002272 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800227a:	f002 fb7f 	bl	800497c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800227e:	f7ff fadf 	bl	8001840 <main>

08002282 <LoopForever>:

LoopForever:
    b LoopForever
 8002282:	e7fe      	b.n	8002282 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002284:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002288:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800228c:	200001cc 	.word	0x200001cc
  ldr r2, =_sidata
 8002290:	080056c8 	.word	0x080056c8
  ldr r2, =_sbss
 8002294:	200001cc 	.word	0x200001cc
  ldr r4, =_ebss
 8002298:	200004cc 	.word	0x200004cc

0800229c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800229c:	e7fe      	b.n	800229c <ADC1_2_IRQHandler>

0800229e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800229e:	b580      	push	{r7, lr}
 80022a0:	b082      	sub	sp, #8
 80022a2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80022a4:	2300      	movs	r3, #0
 80022a6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022a8:	2003      	movs	r0, #3
 80022aa:	f000 f981 	bl	80025b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022ae:	2000      	movs	r0, #0
 80022b0:	f000 f80e 	bl	80022d0 <HAL_InitTick>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d002      	beq.n	80022c0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	71fb      	strb	r3, [r7, #7]
 80022be:	e001      	b.n	80022c4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80022c0:	f7ff fd8e 	bl	8001de0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80022c4:	79fb      	ldrb	r3, [r7, #7]
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3708      	adds	r7, #8
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
	...

080022d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b084      	sub	sp, #16
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80022d8:	2300      	movs	r3, #0
 80022da:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80022dc:	4b17      	ldr	r3, [pc, #92]	@ (800233c <HAL_InitTick+0x6c>)
 80022de:	781b      	ldrb	r3, [r3, #0]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d023      	beq.n	800232c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80022e4:	4b16      	ldr	r3, [pc, #88]	@ (8002340 <HAL_InitTick+0x70>)
 80022e6:	681a      	ldr	r2, [r3, #0]
 80022e8:	4b14      	ldr	r3, [pc, #80]	@ (800233c <HAL_InitTick+0x6c>)
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	4619      	mov	r1, r3
 80022ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80022f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022fa:	4618      	mov	r0, r3
 80022fc:	f000 f98d 	bl	800261a <HAL_SYSTICK_Config>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d10f      	bne.n	8002326 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2b0f      	cmp	r3, #15
 800230a:	d809      	bhi.n	8002320 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800230c:	2200      	movs	r2, #0
 800230e:	6879      	ldr	r1, [r7, #4]
 8002310:	f04f 30ff 	mov.w	r0, #4294967295
 8002314:	f000 f957 	bl	80025c6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002318:	4a0a      	ldr	r2, [pc, #40]	@ (8002344 <HAL_InitTick+0x74>)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6013      	str	r3, [r2, #0]
 800231e:	e007      	b.n	8002330 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002320:	2301      	movs	r3, #1
 8002322:	73fb      	strb	r3, [r7, #15]
 8002324:	e004      	b.n	8002330 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	73fb      	strb	r3, [r7, #15]
 800232a:	e001      	b.n	8002330 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002330:	7bfb      	ldrb	r3, [r7, #15]
}
 8002332:	4618      	mov	r0, r3
 8002334:	3710      	adds	r7, #16
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	2000016c 	.word	0x2000016c
 8002340:	20000164 	.word	0x20000164
 8002344:	20000168 	.word	0x20000168

08002348 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800234c:	4b06      	ldr	r3, [pc, #24]	@ (8002368 <HAL_IncTick+0x20>)
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	461a      	mov	r2, r3
 8002352:	4b06      	ldr	r3, [pc, #24]	@ (800236c <HAL_IncTick+0x24>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4413      	add	r3, r2
 8002358:	4a04      	ldr	r2, [pc, #16]	@ (800236c <HAL_IncTick+0x24>)
 800235a:	6013      	str	r3, [r2, #0]
}
 800235c:	bf00      	nop
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr
 8002366:	bf00      	nop
 8002368:	2000016c 	.word	0x2000016c
 800236c:	2000037c 	.word	0x2000037c

08002370 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  return uwTick;
 8002374:	4b03      	ldr	r3, [pc, #12]	@ (8002384 <HAL_GetTick+0x14>)
 8002376:	681b      	ldr	r3, [r3, #0]
}
 8002378:	4618      	mov	r0, r3
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop
 8002384:	2000037c 	.word	0x2000037c

08002388 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b084      	sub	sp, #16
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002390:	f7ff ffee 	bl	8002370 <HAL_GetTick>
 8002394:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023a0:	d005      	beq.n	80023ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80023a2:	4b0a      	ldr	r3, [pc, #40]	@ (80023cc <HAL_Delay+0x44>)
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	461a      	mov	r2, r3
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	4413      	add	r3, r2
 80023ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023ae:	bf00      	nop
 80023b0:	f7ff ffde 	bl	8002370 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	68fa      	ldr	r2, [r7, #12]
 80023bc:	429a      	cmp	r2, r3
 80023be:	d8f7      	bhi.n	80023b0 <HAL_Delay+0x28>
  {
  }
}
 80023c0:	bf00      	nop
 80023c2:	bf00      	nop
 80023c4:	3710      	adds	r7, #16
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	2000016c 	.word	0x2000016c

080023d0 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 80023d4:	4b05      	ldr	r3, [pc, #20]	@ (80023ec <HAL_SuspendTick+0x1c>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a04      	ldr	r2, [pc, #16]	@ (80023ec <HAL_SuspendTick+0x1c>)
 80023da:	f023 0302 	bic.w	r3, r3, #2
 80023de:	6013      	str	r3, [r2, #0]
}
 80023e0:	bf00      	nop
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	e000e010 	.word	0xe000e010

080023f0 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 80023f4:	4b05      	ldr	r3, [pc, #20]	@ (800240c <HAL_ResumeTick+0x1c>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a04      	ldr	r2, [pc, #16]	@ (800240c <HAL_ResumeTick+0x1c>)
 80023fa:	f043 0302 	orr.w	r3, r3, #2
 80023fe:	6013      	str	r3, [r2, #0]
}
 8002400:	bf00      	nop
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr
 800240a:	bf00      	nop
 800240c:	e000e010 	.word	0xe000e010

08002410 <__NVIC_SetPriorityGrouping>:
{
 8002410:	b480      	push	{r7}
 8002412:	b085      	sub	sp, #20
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f003 0307 	and.w	r3, r3, #7
 800241e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002420:	4b0c      	ldr	r3, [pc, #48]	@ (8002454 <__NVIC_SetPriorityGrouping+0x44>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002426:	68ba      	ldr	r2, [r7, #8]
 8002428:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800242c:	4013      	ands	r3, r2
 800242e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002438:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800243c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002440:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002442:	4a04      	ldr	r2, [pc, #16]	@ (8002454 <__NVIC_SetPriorityGrouping+0x44>)
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	60d3      	str	r3, [r2, #12]
}
 8002448:	bf00      	nop
 800244a:	3714      	adds	r7, #20
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr
 8002454:	e000ed00 	.word	0xe000ed00

08002458 <__NVIC_GetPriorityGrouping>:
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800245c:	4b04      	ldr	r3, [pc, #16]	@ (8002470 <__NVIC_GetPriorityGrouping+0x18>)
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	0a1b      	lsrs	r3, r3, #8
 8002462:	f003 0307 	and.w	r3, r3, #7
}
 8002466:	4618      	mov	r0, r3
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr
 8002470:	e000ed00 	.word	0xe000ed00

08002474 <__NVIC_EnableIRQ>:
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	4603      	mov	r3, r0
 800247c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800247e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002482:	2b00      	cmp	r3, #0
 8002484:	db0b      	blt.n	800249e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002486:	79fb      	ldrb	r3, [r7, #7]
 8002488:	f003 021f 	and.w	r2, r3, #31
 800248c:	4907      	ldr	r1, [pc, #28]	@ (80024ac <__NVIC_EnableIRQ+0x38>)
 800248e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002492:	095b      	lsrs	r3, r3, #5
 8002494:	2001      	movs	r0, #1
 8002496:	fa00 f202 	lsl.w	r2, r0, r2
 800249a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800249e:	bf00      	nop
 80024a0:	370c      	adds	r7, #12
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr
 80024aa:	bf00      	nop
 80024ac:	e000e100 	.word	0xe000e100

080024b0 <__NVIC_SetPriority>:
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	4603      	mov	r3, r0
 80024b8:	6039      	str	r1, [r7, #0]
 80024ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	db0a      	blt.n	80024da <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	b2da      	uxtb	r2, r3
 80024c8:	490c      	ldr	r1, [pc, #48]	@ (80024fc <__NVIC_SetPriority+0x4c>)
 80024ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ce:	0112      	lsls	r2, r2, #4
 80024d0:	b2d2      	uxtb	r2, r2
 80024d2:	440b      	add	r3, r1
 80024d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80024d8:	e00a      	b.n	80024f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	b2da      	uxtb	r2, r3
 80024de:	4908      	ldr	r1, [pc, #32]	@ (8002500 <__NVIC_SetPriority+0x50>)
 80024e0:	79fb      	ldrb	r3, [r7, #7]
 80024e2:	f003 030f 	and.w	r3, r3, #15
 80024e6:	3b04      	subs	r3, #4
 80024e8:	0112      	lsls	r2, r2, #4
 80024ea:	b2d2      	uxtb	r2, r2
 80024ec:	440b      	add	r3, r1
 80024ee:	761a      	strb	r2, [r3, #24]
}
 80024f0:	bf00      	nop
 80024f2:	370c      	adds	r7, #12
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr
 80024fc:	e000e100 	.word	0xe000e100
 8002500:	e000ed00 	.word	0xe000ed00

08002504 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002504:	b480      	push	{r7}
 8002506:	b089      	sub	sp, #36	@ 0x24
 8002508:	af00      	add	r7, sp, #0
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	60b9      	str	r1, [r7, #8]
 800250e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	f003 0307 	and.w	r3, r3, #7
 8002516:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002518:	69fb      	ldr	r3, [r7, #28]
 800251a:	f1c3 0307 	rsb	r3, r3, #7
 800251e:	2b04      	cmp	r3, #4
 8002520:	bf28      	it	cs
 8002522:	2304      	movcs	r3, #4
 8002524:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	3304      	adds	r3, #4
 800252a:	2b06      	cmp	r3, #6
 800252c:	d902      	bls.n	8002534 <NVIC_EncodePriority+0x30>
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	3b03      	subs	r3, #3
 8002532:	e000      	b.n	8002536 <NVIC_EncodePriority+0x32>
 8002534:	2300      	movs	r3, #0
 8002536:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002538:	f04f 32ff 	mov.w	r2, #4294967295
 800253c:	69bb      	ldr	r3, [r7, #24]
 800253e:	fa02 f303 	lsl.w	r3, r2, r3
 8002542:	43da      	mvns	r2, r3
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	401a      	ands	r2, r3
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800254c:	f04f 31ff 	mov.w	r1, #4294967295
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	fa01 f303 	lsl.w	r3, r1, r3
 8002556:	43d9      	mvns	r1, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800255c:	4313      	orrs	r3, r2
         );
}
 800255e:	4618      	mov	r0, r3
 8002560:	3724      	adds	r7, #36	@ 0x24
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
	...

0800256c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	3b01      	subs	r3, #1
 8002578:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800257c:	d301      	bcc.n	8002582 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800257e:	2301      	movs	r3, #1
 8002580:	e00f      	b.n	80025a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002582:	4a0a      	ldr	r2, [pc, #40]	@ (80025ac <SysTick_Config+0x40>)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	3b01      	subs	r3, #1
 8002588:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800258a:	210f      	movs	r1, #15
 800258c:	f04f 30ff 	mov.w	r0, #4294967295
 8002590:	f7ff ff8e 	bl	80024b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002594:	4b05      	ldr	r3, [pc, #20]	@ (80025ac <SysTick_Config+0x40>)
 8002596:	2200      	movs	r2, #0
 8002598:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800259a:	4b04      	ldr	r3, [pc, #16]	@ (80025ac <SysTick_Config+0x40>)
 800259c:	2207      	movs	r2, #7
 800259e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025a0:	2300      	movs	r3, #0
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3708      	adds	r7, #8
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	e000e010 	.word	0xe000e010

080025b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025b8:	6878      	ldr	r0, [r7, #4]
 80025ba:	f7ff ff29 	bl	8002410 <__NVIC_SetPriorityGrouping>
}
 80025be:	bf00      	nop
 80025c0:	3708      	adds	r7, #8
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}

080025c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025c6:	b580      	push	{r7, lr}
 80025c8:	b086      	sub	sp, #24
 80025ca:	af00      	add	r7, sp, #0
 80025cc:	4603      	mov	r3, r0
 80025ce:	60b9      	str	r1, [r7, #8]
 80025d0:	607a      	str	r2, [r7, #4]
 80025d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80025d4:	2300      	movs	r3, #0
 80025d6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80025d8:	f7ff ff3e 	bl	8002458 <__NVIC_GetPriorityGrouping>
 80025dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025de:	687a      	ldr	r2, [r7, #4]
 80025e0:	68b9      	ldr	r1, [r7, #8]
 80025e2:	6978      	ldr	r0, [r7, #20]
 80025e4:	f7ff ff8e 	bl	8002504 <NVIC_EncodePriority>
 80025e8:	4602      	mov	r2, r0
 80025ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025ee:	4611      	mov	r1, r2
 80025f0:	4618      	mov	r0, r3
 80025f2:	f7ff ff5d 	bl	80024b0 <__NVIC_SetPriority>
}
 80025f6:	bf00      	nop
 80025f8:	3718      	adds	r7, #24
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}

080025fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025fe:	b580      	push	{r7, lr}
 8002600:	b082      	sub	sp, #8
 8002602:	af00      	add	r7, sp, #0
 8002604:	4603      	mov	r3, r0
 8002606:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002608:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800260c:	4618      	mov	r0, r3
 800260e:	f7ff ff31 	bl	8002474 <__NVIC_EnableIRQ>
}
 8002612:	bf00      	nop
 8002614:	3708      	adds	r7, #8
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}

0800261a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800261a:	b580      	push	{r7, lr}
 800261c:	b082      	sub	sp, #8
 800261e:	af00      	add	r7, sp, #0
 8002620:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f7ff ffa2 	bl	800256c <SysTick_Config>
 8002628:	4603      	mov	r3, r0
}
 800262a:	4618      	mov	r0, r3
 800262c:	3708      	adds	r7, #8
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
	...

08002634 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002634:	b480      	push	{r7}
 8002636:	b087      	sub	sp, #28
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800263e:	2300      	movs	r3, #0
 8002640:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002642:	e17f      	b.n	8002944 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	2101      	movs	r1, #1
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	fa01 f303 	lsl.w	r3, r1, r3
 8002650:	4013      	ands	r3, r2
 8002652:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	2b00      	cmp	r3, #0
 8002658:	f000 8171 	beq.w	800293e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f003 0303 	and.w	r3, r3, #3
 8002664:	2b01      	cmp	r3, #1
 8002666:	d005      	beq.n	8002674 <HAL_GPIO_Init+0x40>
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f003 0303 	and.w	r3, r3, #3
 8002670:	2b02      	cmp	r3, #2
 8002672:	d130      	bne.n	80026d6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	005b      	lsls	r3, r3, #1
 800267e:	2203      	movs	r2, #3
 8002680:	fa02 f303 	lsl.w	r3, r2, r3
 8002684:	43db      	mvns	r3, r3
 8002686:	693a      	ldr	r2, [r7, #16]
 8002688:	4013      	ands	r3, r2
 800268a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	68da      	ldr	r2, [r3, #12]
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	005b      	lsls	r3, r3, #1
 8002694:	fa02 f303 	lsl.w	r3, r2, r3
 8002698:	693a      	ldr	r2, [r7, #16]
 800269a:	4313      	orrs	r3, r2
 800269c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	693a      	ldr	r2, [r7, #16]
 80026a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80026aa:	2201      	movs	r2, #1
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	fa02 f303 	lsl.w	r3, r2, r3
 80026b2:	43db      	mvns	r3, r3
 80026b4:	693a      	ldr	r2, [r7, #16]
 80026b6:	4013      	ands	r3, r2
 80026b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	091b      	lsrs	r3, r3, #4
 80026c0:	f003 0201 	and.w	r2, r3, #1
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ca:	693a      	ldr	r2, [r7, #16]
 80026cc:	4313      	orrs	r3, r2
 80026ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	693a      	ldr	r2, [r7, #16]
 80026d4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	f003 0303 	and.w	r3, r3, #3
 80026de:	2b03      	cmp	r3, #3
 80026e0:	d118      	bne.n	8002714 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026e6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80026e8:	2201      	movs	r2, #1
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	fa02 f303 	lsl.w	r3, r2, r3
 80026f0:	43db      	mvns	r3, r3
 80026f2:	693a      	ldr	r2, [r7, #16]
 80026f4:	4013      	ands	r3, r2
 80026f6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	08db      	lsrs	r3, r3, #3
 80026fe:	f003 0201 	and.w	r2, r3, #1
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	fa02 f303 	lsl.w	r3, r2, r3
 8002708:	693a      	ldr	r2, [r7, #16]
 800270a:	4313      	orrs	r3, r2
 800270c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	693a      	ldr	r2, [r7, #16]
 8002712:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	f003 0303 	and.w	r3, r3, #3
 800271c:	2b03      	cmp	r3, #3
 800271e:	d017      	beq.n	8002750 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	005b      	lsls	r3, r3, #1
 800272a:	2203      	movs	r2, #3
 800272c:	fa02 f303 	lsl.w	r3, r2, r3
 8002730:	43db      	mvns	r3, r3
 8002732:	693a      	ldr	r2, [r7, #16]
 8002734:	4013      	ands	r3, r2
 8002736:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	689a      	ldr	r2, [r3, #8]
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	005b      	lsls	r3, r3, #1
 8002740:	fa02 f303 	lsl.w	r3, r2, r3
 8002744:	693a      	ldr	r2, [r7, #16]
 8002746:	4313      	orrs	r3, r2
 8002748:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	693a      	ldr	r2, [r7, #16]
 800274e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f003 0303 	and.w	r3, r3, #3
 8002758:	2b02      	cmp	r3, #2
 800275a:	d123      	bne.n	80027a4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	08da      	lsrs	r2, r3, #3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	3208      	adds	r2, #8
 8002764:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002768:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	f003 0307 	and.w	r3, r3, #7
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	220f      	movs	r2, #15
 8002774:	fa02 f303 	lsl.w	r3, r2, r3
 8002778:	43db      	mvns	r3, r3
 800277a:	693a      	ldr	r2, [r7, #16]
 800277c:	4013      	ands	r3, r2
 800277e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	691a      	ldr	r2, [r3, #16]
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	f003 0307 	and.w	r3, r3, #7
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	fa02 f303 	lsl.w	r3, r2, r3
 8002790:	693a      	ldr	r2, [r7, #16]
 8002792:	4313      	orrs	r3, r2
 8002794:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	08da      	lsrs	r2, r3, #3
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	3208      	adds	r2, #8
 800279e:	6939      	ldr	r1, [r7, #16]
 80027a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	005b      	lsls	r3, r3, #1
 80027ae:	2203      	movs	r2, #3
 80027b0:	fa02 f303 	lsl.w	r3, r2, r3
 80027b4:	43db      	mvns	r3, r3
 80027b6:	693a      	ldr	r2, [r7, #16]
 80027b8:	4013      	ands	r3, r2
 80027ba:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f003 0203 	and.w	r2, r3, #3
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	fa02 f303 	lsl.w	r3, r2, r3
 80027cc:	693a      	ldr	r2, [r7, #16]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	693a      	ldr	r2, [r7, #16]
 80027d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	f000 80ac 	beq.w	800293e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027e6:	4b5f      	ldr	r3, [pc, #380]	@ (8002964 <HAL_GPIO_Init+0x330>)
 80027e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027ea:	4a5e      	ldr	r2, [pc, #376]	@ (8002964 <HAL_GPIO_Init+0x330>)
 80027ec:	f043 0301 	orr.w	r3, r3, #1
 80027f0:	6613      	str	r3, [r2, #96]	@ 0x60
 80027f2:	4b5c      	ldr	r3, [pc, #368]	@ (8002964 <HAL_GPIO_Init+0x330>)
 80027f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027f6:	f003 0301 	and.w	r3, r3, #1
 80027fa:	60bb      	str	r3, [r7, #8]
 80027fc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80027fe:	4a5a      	ldr	r2, [pc, #360]	@ (8002968 <HAL_GPIO_Init+0x334>)
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	089b      	lsrs	r3, r3, #2
 8002804:	3302      	adds	r3, #2
 8002806:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800280a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	f003 0303 	and.w	r3, r3, #3
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	220f      	movs	r2, #15
 8002816:	fa02 f303 	lsl.w	r3, r2, r3
 800281a:	43db      	mvns	r3, r3
 800281c:	693a      	ldr	r2, [r7, #16]
 800281e:	4013      	ands	r3, r2
 8002820:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002828:	d025      	beq.n	8002876 <HAL_GPIO_Init+0x242>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a4f      	ldr	r2, [pc, #316]	@ (800296c <HAL_GPIO_Init+0x338>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d01f      	beq.n	8002872 <HAL_GPIO_Init+0x23e>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a4e      	ldr	r2, [pc, #312]	@ (8002970 <HAL_GPIO_Init+0x33c>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d019      	beq.n	800286e <HAL_GPIO_Init+0x23a>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a4d      	ldr	r2, [pc, #308]	@ (8002974 <HAL_GPIO_Init+0x340>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d013      	beq.n	800286a <HAL_GPIO_Init+0x236>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a4c      	ldr	r2, [pc, #304]	@ (8002978 <HAL_GPIO_Init+0x344>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d00d      	beq.n	8002866 <HAL_GPIO_Init+0x232>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a4b      	ldr	r2, [pc, #300]	@ (800297c <HAL_GPIO_Init+0x348>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d007      	beq.n	8002862 <HAL_GPIO_Init+0x22e>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a4a      	ldr	r2, [pc, #296]	@ (8002980 <HAL_GPIO_Init+0x34c>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d101      	bne.n	800285e <HAL_GPIO_Init+0x22a>
 800285a:	2306      	movs	r3, #6
 800285c:	e00c      	b.n	8002878 <HAL_GPIO_Init+0x244>
 800285e:	2307      	movs	r3, #7
 8002860:	e00a      	b.n	8002878 <HAL_GPIO_Init+0x244>
 8002862:	2305      	movs	r3, #5
 8002864:	e008      	b.n	8002878 <HAL_GPIO_Init+0x244>
 8002866:	2304      	movs	r3, #4
 8002868:	e006      	b.n	8002878 <HAL_GPIO_Init+0x244>
 800286a:	2303      	movs	r3, #3
 800286c:	e004      	b.n	8002878 <HAL_GPIO_Init+0x244>
 800286e:	2302      	movs	r3, #2
 8002870:	e002      	b.n	8002878 <HAL_GPIO_Init+0x244>
 8002872:	2301      	movs	r3, #1
 8002874:	e000      	b.n	8002878 <HAL_GPIO_Init+0x244>
 8002876:	2300      	movs	r3, #0
 8002878:	697a      	ldr	r2, [r7, #20]
 800287a:	f002 0203 	and.w	r2, r2, #3
 800287e:	0092      	lsls	r2, r2, #2
 8002880:	4093      	lsls	r3, r2
 8002882:	693a      	ldr	r2, [r7, #16]
 8002884:	4313      	orrs	r3, r2
 8002886:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002888:	4937      	ldr	r1, [pc, #220]	@ (8002968 <HAL_GPIO_Init+0x334>)
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	089b      	lsrs	r3, r3, #2
 800288e:	3302      	adds	r3, #2
 8002890:	693a      	ldr	r2, [r7, #16]
 8002892:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002896:	4b3b      	ldr	r3, [pc, #236]	@ (8002984 <HAL_GPIO_Init+0x350>)
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	43db      	mvns	r3, r3
 80028a0:	693a      	ldr	r2, [r7, #16]
 80028a2:	4013      	ands	r3, r2
 80028a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d003      	beq.n	80028ba <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80028b2:	693a      	ldr	r2, [r7, #16]
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80028ba:	4a32      	ldr	r2, [pc, #200]	@ (8002984 <HAL_GPIO_Init+0x350>)
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80028c0:	4b30      	ldr	r3, [pc, #192]	@ (8002984 <HAL_GPIO_Init+0x350>)
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	43db      	mvns	r3, r3
 80028ca:	693a      	ldr	r2, [r7, #16]
 80028cc:	4013      	ands	r3, r2
 80028ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d003      	beq.n	80028e4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80028dc:	693a      	ldr	r2, [r7, #16]
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	4313      	orrs	r3, r2
 80028e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80028e4:	4a27      	ldr	r2, [pc, #156]	@ (8002984 <HAL_GPIO_Init+0x350>)
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80028ea:	4b26      	ldr	r3, [pc, #152]	@ (8002984 <HAL_GPIO_Init+0x350>)
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	43db      	mvns	r3, r3
 80028f4:	693a      	ldr	r2, [r7, #16]
 80028f6:	4013      	ands	r3, r2
 80028f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d003      	beq.n	800290e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002906:	693a      	ldr	r2, [r7, #16]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	4313      	orrs	r3, r2
 800290c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800290e:	4a1d      	ldr	r2, [pc, #116]	@ (8002984 <HAL_GPIO_Init+0x350>)
 8002910:	693b      	ldr	r3, [r7, #16]
 8002912:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002914:	4b1b      	ldr	r3, [pc, #108]	@ (8002984 <HAL_GPIO_Init+0x350>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	43db      	mvns	r3, r3
 800291e:	693a      	ldr	r2, [r7, #16]
 8002920:	4013      	ands	r3, r2
 8002922:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800292c:	2b00      	cmp	r3, #0
 800292e:	d003      	beq.n	8002938 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002930:	693a      	ldr	r2, [r7, #16]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	4313      	orrs	r3, r2
 8002936:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002938:	4a12      	ldr	r2, [pc, #72]	@ (8002984 <HAL_GPIO_Init+0x350>)
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	3301      	adds	r3, #1
 8002942:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	fa22 f303 	lsr.w	r3, r2, r3
 800294e:	2b00      	cmp	r3, #0
 8002950:	f47f ae78 	bne.w	8002644 <HAL_GPIO_Init+0x10>
  }
}
 8002954:	bf00      	nop
 8002956:	bf00      	nop
 8002958:	371c      	adds	r7, #28
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr
 8002962:	bf00      	nop
 8002964:	40021000 	.word	0x40021000
 8002968:	40010000 	.word	0x40010000
 800296c:	48000400 	.word	0x48000400
 8002970:	48000800 	.word	0x48000800
 8002974:	48000c00 	.word	0x48000c00
 8002978:	48001000 	.word	0x48001000
 800297c:	48001400 	.word	0x48001400
 8002980:	48001800 	.word	0x48001800
 8002984:	40010400 	.word	0x40010400

08002988 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002988:	b480      	push	{r7}
 800298a:	b085      	sub	sp, #20
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
 8002990:	460b      	mov	r3, r1
 8002992:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	691a      	ldr	r2, [r3, #16]
 8002998:	887b      	ldrh	r3, [r7, #2]
 800299a:	4013      	ands	r3, r2
 800299c:	2b00      	cmp	r3, #0
 800299e:	d002      	beq.n	80029a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80029a0:	2301      	movs	r3, #1
 80029a2:	73fb      	strb	r3, [r7, #15]
 80029a4:	e001      	b.n	80029aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029a6:	2300      	movs	r3, #0
 80029a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80029aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3714      	adds	r7, #20
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr

080029b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	460b      	mov	r3, r1
 80029c2:	807b      	strh	r3, [r7, #2]
 80029c4:	4613      	mov	r3, r2
 80029c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029c8:	787b      	ldrb	r3, [r7, #1]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d003      	beq.n	80029d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80029ce:	887a      	ldrh	r2, [r7, #2]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80029d4:	e002      	b.n	80029dc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80029d6:	887a      	ldrh	r2, [r7, #2]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80029dc:	bf00      	nop
 80029de:	370c      	adds	r7, #12
 80029e0:	46bd      	mov	sp, r7
 80029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e6:	4770      	bx	lr

080029e8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	4603      	mov	r3, r0
 80029f0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80029f2:	4b08      	ldr	r3, [pc, #32]	@ (8002a14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80029f4:	695a      	ldr	r2, [r3, #20]
 80029f6:	88fb      	ldrh	r3, [r7, #6]
 80029f8:	4013      	ands	r3, r2
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d006      	beq.n	8002a0c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80029fe:	4a05      	ldr	r2, [pc, #20]	@ (8002a14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a00:	88fb      	ldrh	r3, [r7, #6]
 8002a02:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002a04:	88fb      	ldrh	r3, [r7, #6]
 8002a06:	4618      	mov	r0, r3
 8002a08:	f000 f806 	bl	8002a18 <HAL_GPIO_EXTI_Callback>
  }
}
 8002a0c:	bf00      	nop
 8002a0e:	3708      	adds	r7, #8
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	40010400 	.word	0x40010400

08002a18 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	4603      	mov	r3, r0
 8002a20:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002a22:	bf00      	nop
 8002a24:	370c      	adds	r7, #12
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr
	...

08002a30 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b082      	sub	sp, #8
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
 8002a38:	460b      	mov	r3, r1
 8002a3a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d10c      	bne.n	8002a5c <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8002a42:	4b13      	ldr	r3, [pc, #76]	@ (8002a90 <HAL_PWR_EnterSLEEPMode+0x60>)
 8002a44:	695b      	ldr	r3, [r3, #20]
 8002a46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a4e:	d10e      	bne.n	8002a6e <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8002a50:	f000 f896 	bl	8002b80 <HAL_PWREx_DisableLowPowerRunMode>
 8002a54:	4603      	mov	r3, r0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d009      	beq.n	8002a6e <HAL_PWR_EnterSLEEPMode+0x3e>
      {
        return ;
 8002a5a:	e016      	b.n	8002a8a <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 8002a5c:	4b0c      	ldr	r3, [pc, #48]	@ (8002a90 <HAL_PWR_EnterSLEEPMode+0x60>)
 8002a5e:	695b      	ldr	r3, [r3, #20]
 8002a60:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a68:	d001      	beq.n	8002a6e <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8002a6a:	f000 f879 	bl	8002b60 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002a6e:	4b09      	ldr	r3, [pc, #36]	@ (8002a94 <HAL_PWR_EnterSLEEPMode+0x64>)
 8002a70:	691b      	ldr	r3, [r3, #16]
 8002a72:	4a08      	ldr	r2, [pc, #32]	@ (8002a94 <HAL_PWR_EnterSLEEPMode+0x64>)
 8002a74:	f023 0304 	bic.w	r3, r3, #4
 8002a78:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8002a7a:	78fb      	ldrb	r3, [r7, #3]
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d101      	bne.n	8002a84 <HAL_PWR_EnterSLEEPMode+0x54>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8002a80:	bf30      	wfi
 8002a82:	e002      	b.n	8002a8a <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8002a84:	bf40      	sev
    __WFE();
 8002a86:	bf20      	wfe
    __WFE();
 8002a88:	bf20      	wfe
  }

}
 8002a8a:	3708      	adds	r7, #8
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	40007000 	.word	0x40007000
 8002a94:	e000ed00 	.word	0xe000ed00

08002a98 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002a9c:	4b04      	ldr	r3, [pc, #16]	@ (8002ab0 <HAL_PWREx_GetVoltageRange+0x18>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr
 8002aae:	bf00      	nop
 8002ab0:	40007000 	.word	0x40007000

08002ab4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b085      	sub	sp, #20
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ac2:	d130      	bne.n	8002b26 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ac4:	4b23      	ldr	r3, [pc, #140]	@ (8002b54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002acc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ad0:	d038      	beq.n	8002b44 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ad2:	4b20      	ldr	r3, [pc, #128]	@ (8002b54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002ada:	4a1e      	ldr	r2, [pc, #120]	@ (8002b54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002adc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ae0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002ae2:	4b1d      	ldr	r3, [pc, #116]	@ (8002b58 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	2232      	movs	r2, #50	@ 0x32
 8002ae8:	fb02 f303 	mul.w	r3, r2, r3
 8002aec:	4a1b      	ldr	r2, [pc, #108]	@ (8002b5c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002aee:	fba2 2303 	umull	r2, r3, r2, r3
 8002af2:	0c9b      	lsrs	r3, r3, #18
 8002af4:	3301      	adds	r3, #1
 8002af6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002af8:	e002      	b.n	8002b00 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	3b01      	subs	r3, #1
 8002afe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b00:	4b14      	ldr	r3, [pc, #80]	@ (8002b54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b02:	695b      	ldr	r3, [r3, #20]
 8002b04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b0c:	d102      	bne.n	8002b14 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d1f2      	bne.n	8002afa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b14:	4b0f      	ldr	r3, [pc, #60]	@ (8002b54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b16:	695b      	ldr	r3, [r3, #20]
 8002b18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b20:	d110      	bne.n	8002b44 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002b22:	2303      	movs	r3, #3
 8002b24:	e00f      	b.n	8002b46 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b26:	4b0b      	ldr	r3, [pc, #44]	@ (8002b54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002b2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b32:	d007      	beq.n	8002b44 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002b34:	4b07      	ldr	r3, [pc, #28]	@ (8002b54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002b3c:	4a05      	ldr	r2, [pc, #20]	@ (8002b54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b3e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b42:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002b44:	2300      	movs	r3, #0
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3714      	adds	r7, #20
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop
 8002b54:	40007000 	.word	0x40007000
 8002b58:	20000164 	.word	0x20000164
 8002b5c:	431bde83 	.word	0x431bde83

08002b60 <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8002b60:	b480      	push	{r7}
 8002b62:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8002b64:	4b05      	ldr	r3, [pc, #20]	@ (8002b7c <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a04      	ldr	r2, [pc, #16]	@ (8002b7c <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8002b6a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b6e:	6013      	str	r3, [r2, #0]
}
 8002b70:	bf00      	nop
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	40007000 	.word	0x40007000

08002b80 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8002b86:	4b17      	ldr	r3, [pc, #92]	@ (8002be4 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a16      	ldr	r2, [pc, #88]	@ (8002be4 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8002b8c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002b90:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002b92:	4b15      	ldr	r3, [pc, #84]	@ (8002be8 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	2232      	movs	r2, #50	@ 0x32
 8002b98:	fb02 f303 	mul.w	r3, r2, r3
 8002b9c:	4a13      	ldr	r2, [pc, #76]	@ (8002bec <HAL_PWREx_DisableLowPowerRunMode+0x6c>)
 8002b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002ba2:	0c9b      	lsrs	r3, r3, #18
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8002ba8:	e002      	b.n	8002bb0 <HAL_PWREx_DisableLowPowerRunMode+0x30>
  {
    wait_loop_index--;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	3b01      	subs	r3, #1
 8002bae:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8002bb0:	4b0c      	ldr	r3, [pc, #48]	@ (8002be4 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8002bb2:	695b      	ldr	r3, [r3, #20]
 8002bb4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002bb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002bbc:	d102      	bne.n	8002bc4 <HAL_PWREx_DisableLowPowerRunMode+0x44>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d1f2      	bne.n	8002baa <HAL_PWREx_DisableLowPowerRunMode+0x2a>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8002bc4:	4b07      	ldr	r3, [pc, #28]	@ (8002be4 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8002bc6:	695b      	ldr	r3, [r3, #20]
 8002bc8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002bcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002bd0:	d101      	bne.n	8002bd6 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  {
    return HAL_TIMEOUT;
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	e000      	b.n	8002bd8 <HAL_PWREx_DisableLowPowerRunMode+0x58>
  }

  return HAL_OK;
 8002bd6:	2300      	movs	r3, #0
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	370c      	adds	r7, #12
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be2:	4770      	bx	lr
 8002be4:	40007000 	.word	0x40007000
 8002be8:	20000164 	.word	0x20000164
 8002bec:	431bde83 	.word	0x431bde83

08002bf0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b088      	sub	sp, #32
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d101      	bne.n	8002c02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e3ca      	b.n	8003398 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c02:	4b97      	ldr	r3, [pc, #604]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	f003 030c 	and.w	r3, r3, #12
 8002c0a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c0c:	4b94      	ldr	r3, [pc, #592]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	f003 0303 	and.w	r3, r3, #3
 8002c14:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f003 0310 	and.w	r3, r3, #16
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	f000 80e4 	beq.w	8002dec <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c24:	69bb      	ldr	r3, [r7, #24]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d007      	beq.n	8002c3a <HAL_RCC_OscConfig+0x4a>
 8002c2a:	69bb      	ldr	r3, [r7, #24]
 8002c2c:	2b0c      	cmp	r3, #12
 8002c2e:	f040 808b 	bne.w	8002d48 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	f040 8087 	bne.w	8002d48 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c3a:	4b89      	ldr	r3, [pc, #548]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0302 	and.w	r3, r3, #2
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d005      	beq.n	8002c52 <HAL_RCC_OscConfig+0x62>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	699b      	ldr	r3, [r3, #24]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d101      	bne.n	8002c52 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e3a2      	b.n	8003398 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6a1a      	ldr	r2, [r3, #32]
 8002c56:	4b82      	ldr	r3, [pc, #520]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 0308 	and.w	r3, r3, #8
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d004      	beq.n	8002c6c <HAL_RCC_OscConfig+0x7c>
 8002c62:	4b7f      	ldr	r3, [pc, #508]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c6a:	e005      	b.n	8002c78 <HAL_RCC_OscConfig+0x88>
 8002c6c:	4b7c      	ldr	r3, [pc, #496]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002c6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c72:	091b      	lsrs	r3, r3, #4
 8002c74:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d223      	bcs.n	8002cc4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6a1b      	ldr	r3, [r3, #32]
 8002c80:	4618      	mov	r0, r3
 8002c82:	f000 fd1d 	bl	80036c0 <RCC_SetFlashLatencyFromMSIRange>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d001      	beq.n	8002c90 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e383      	b.n	8003398 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c90:	4b73      	ldr	r3, [pc, #460]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a72      	ldr	r2, [pc, #456]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002c96:	f043 0308 	orr.w	r3, r3, #8
 8002c9a:	6013      	str	r3, [r2, #0]
 8002c9c:	4b70      	ldr	r3, [pc, #448]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6a1b      	ldr	r3, [r3, #32]
 8002ca8:	496d      	ldr	r1, [pc, #436]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002caa:	4313      	orrs	r3, r2
 8002cac:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002cae:	4b6c      	ldr	r3, [pc, #432]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	69db      	ldr	r3, [r3, #28]
 8002cba:	021b      	lsls	r3, r3, #8
 8002cbc:	4968      	ldr	r1, [pc, #416]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	604b      	str	r3, [r1, #4]
 8002cc2:	e025      	b.n	8002d10 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002cc4:	4b66      	ldr	r3, [pc, #408]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a65      	ldr	r2, [pc, #404]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002cca:	f043 0308 	orr.w	r3, r3, #8
 8002cce:	6013      	str	r3, [r2, #0]
 8002cd0:	4b63      	ldr	r3, [pc, #396]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6a1b      	ldr	r3, [r3, #32]
 8002cdc:	4960      	ldr	r1, [pc, #384]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ce2:	4b5f      	ldr	r3, [pc, #380]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	69db      	ldr	r3, [r3, #28]
 8002cee:	021b      	lsls	r3, r3, #8
 8002cf0:	495b      	ldr	r1, [pc, #364]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002cf6:	69bb      	ldr	r3, [r7, #24]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d109      	bne.n	8002d10 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6a1b      	ldr	r3, [r3, #32]
 8002d00:	4618      	mov	r0, r3
 8002d02:	f000 fcdd 	bl	80036c0 <RCC_SetFlashLatencyFromMSIRange>
 8002d06:	4603      	mov	r3, r0
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d001      	beq.n	8002d10 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e343      	b.n	8003398 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d10:	f000 fc4a 	bl	80035a8 <HAL_RCC_GetSysClockFreq>
 8002d14:	4602      	mov	r2, r0
 8002d16:	4b52      	ldr	r3, [pc, #328]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	091b      	lsrs	r3, r3, #4
 8002d1c:	f003 030f 	and.w	r3, r3, #15
 8002d20:	4950      	ldr	r1, [pc, #320]	@ (8002e64 <HAL_RCC_OscConfig+0x274>)
 8002d22:	5ccb      	ldrb	r3, [r1, r3]
 8002d24:	f003 031f 	and.w	r3, r3, #31
 8002d28:	fa22 f303 	lsr.w	r3, r2, r3
 8002d2c:	4a4e      	ldr	r2, [pc, #312]	@ (8002e68 <HAL_RCC_OscConfig+0x278>)
 8002d2e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002d30:	4b4e      	ldr	r3, [pc, #312]	@ (8002e6c <HAL_RCC_OscConfig+0x27c>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4618      	mov	r0, r3
 8002d36:	f7ff facb 	bl	80022d0 <HAL_InitTick>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002d3e:	7bfb      	ldrb	r3, [r7, #15]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d052      	beq.n	8002dea <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002d44:	7bfb      	ldrb	r3, [r7, #15]
 8002d46:	e327      	b.n	8003398 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	699b      	ldr	r3, [r3, #24]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d032      	beq.n	8002db6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002d50:	4b43      	ldr	r3, [pc, #268]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a42      	ldr	r2, [pc, #264]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002d56:	f043 0301 	orr.w	r3, r3, #1
 8002d5a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d5c:	f7ff fb08 	bl	8002370 <HAL_GetTick>
 8002d60:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d62:	e008      	b.n	8002d76 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d64:	f7ff fb04 	bl	8002370 <HAL_GetTick>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	1ad3      	subs	r3, r2, r3
 8002d6e:	2b02      	cmp	r3, #2
 8002d70:	d901      	bls.n	8002d76 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002d72:	2303      	movs	r3, #3
 8002d74:	e310      	b.n	8003398 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d76:	4b3a      	ldr	r3, [pc, #232]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0302 	and.w	r3, r3, #2
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d0f0      	beq.n	8002d64 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d82:	4b37      	ldr	r3, [pc, #220]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a36      	ldr	r2, [pc, #216]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002d88:	f043 0308 	orr.w	r3, r3, #8
 8002d8c:	6013      	str	r3, [r2, #0]
 8002d8e:	4b34      	ldr	r3, [pc, #208]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a1b      	ldr	r3, [r3, #32]
 8002d9a:	4931      	ldr	r1, [pc, #196]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002da0:	4b2f      	ldr	r3, [pc, #188]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	69db      	ldr	r3, [r3, #28]
 8002dac:	021b      	lsls	r3, r3, #8
 8002dae:	492c      	ldr	r1, [pc, #176]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002db0:	4313      	orrs	r3, r2
 8002db2:	604b      	str	r3, [r1, #4]
 8002db4:	e01a      	b.n	8002dec <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002db6:	4b2a      	ldr	r3, [pc, #168]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a29      	ldr	r2, [pc, #164]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002dbc:	f023 0301 	bic.w	r3, r3, #1
 8002dc0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002dc2:	f7ff fad5 	bl	8002370 <HAL_GetTick>
 8002dc6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002dc8:	e008      	b.n	8002ddc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002dca:	f7ff fad1 	bl	8002370 <HAL_GetTick>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	1ad3      	subs	r3, r2, r3
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d901      	bls.n	8002ddc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	e2dd      	b.n	8003398 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002ddc:	4b20      	ldr	r3, [pc, #128]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 0302 	and.w	r3, r3, #2
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d1f0      	bne.n	8002dca <HAL_RCC_OscConfig+0x1da>
 8002de8:	e000      	b.n	8002dec <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002dea:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f003 0301 	and.w	r3, r3, #1
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d074      	beq.n	8002ee2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002df8:	69bb      	ldr	r3, [r7, #24]
 8002dfa:	2b08      	cmp	r3, #8
 8002dfc:	d005      	beq.n	8002e0a <HAL_RCC_OscConfig+0x21a>
 8002dfe:	69bb      	ldr	r3, [r7, #24]
 8002e00:	2b0c      	cmp	r3, #12
 8002e02:	d10e      	bne.n	8002e22 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	2b03      	cmp	r3, #3
 8002e08:	d10b      	bne.n	8002e22 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e0a:	4b15      	ldr	r3, [pc, #84]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d064      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x2f0>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d160      	bne.n	8002ee0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e2ba      	b.n	8003398 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e2a:	d106      	bne.n	8002e3a <HAL_RCC_OscConfig+0x24a>
 8002e2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a0b      	ldr	r2, [pc, #44]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002e32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e36:	6013      	str	r3, [r2, #0]
 8002e38:	e026      	b.n	8002e88 <HAL_RCC_OscConfig+0x298>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e42:	d115      	bne.n	8002e70 <HAL_RCC_OscConfig+0x280>
 8002e44:	4b06      	ldr	r3, [pc, #24]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a05      	ldr	r2, [pc, #20]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002e4a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e4e:	6013      	str	r3, [r2, #0]
 8002e50:	4b03      	ldr	r3, [pc, #12]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a02      	ldr	r2, [pc, #8]	@ (8002e60 <HAL_RCC_OscConfig+0x270>)
 8002e56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e5a:	6013      	str	r3, [r2, #0]
 8002e5c:	e014      	b.n	8002e88 <HAL_RCC_OscConfig+0x298>
 8002e5e:	bf00      	nop
 8002e60:	40021000 	.word	0x40021000
 8002e64:	08005644 	.word	0x08005644
 8002e68:	20000164 	.word	0x20000164
 8002e6c:	20000168 	.word	0x20000168
 8002e70:	4ba0      	ldr	r3, [pc, #640]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a9f      	ldr	r2, [pc, #636]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 8002e76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e7a:	6013      	str	r3, [r2, #0]
 8002e7c:	4b9d      	ldr	r3, [pc, #628]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a9c      	ldr	r2, [pc, #624]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 8002e82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d013      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e90:	f7ff fa6e 	bl	8002370 <HAL_GetTick>
 8002e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e96:	e008      	b.n	8002eaa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e98:	f7ff fa6a 	bl	8002370 <HAL_GetTick>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	1ad3      	subs	r3, r2, r3
 8002ea2:	2b64      	cmp	r3, #100	@ 0x64
 8002ea4:	d901      	bls.n	8002eaa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	e276      	b.n	8003398 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002eaa:	4b92      	ldr	r3, [pc, #584]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d0f0      	beq.n	8002e98 <HAL_RCC_OscConfig+0x2a8>
 8002eb6:	e014      	b.n	8002ee2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eb8:	f7ff fa5a 	bl	8002370 <HAL_GetTick>
 8002ebc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ebe:	e008      	b.n	8002ed2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ec0:	f7ff fa56 	bl	8002370 <HAL_GetTick>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	1ad3      	subs	r3, r2, r3
 8002eca:	2b64      	cmp	r3, #100	@ 0x64
 8002ecc:	d901      	bls.n	8002ed2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	e262      	b.n	8003398 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ed2:	4b88      	ldr	r3, [pc, #544]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d1f0      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x2d0>
 8002ede:	e000      	b.n	8002ee2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ee0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 0302 	and.w	r3, r3, #2
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d060      	beq.n	8002fb0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	2b04      	cmp	r3, #4
 8002ef2:	d005      	beq.n	8002f00 <HAL_RCC_OscConfig+0x310>
 8002ef4:	69bb      	ldr	r3, [r7, #24]
 8002ef6:	2b0c      	cmp	r3, #12
 8002ef8:	d119      	bne.n	8002f2e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d116      	bne.n	8002f2e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f00:	4b7c      	ldr	r3, [pc, #496]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d005      	beq.n	8002f18 <HAL_RCC_OscConfig+0x328>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	68db      	ldr	r3, [r3, #12]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d101      	bne.n	8002f18 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	e23f      	b.n	8003398 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f18:	4b76      	ldr	r3, [pc, #472]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	691b      	ldr	r3, [r3, #16]
 8002f24:	061b      	lsls	r3, r3, #24
 8002f26:	4973      	ldr	r1, [pc, #460]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f2c:	e040      	b.n	8002fb0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	68db      	ldr	r3, [r3, #12]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d023      	beq.n	8002f7e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f36:	4b6f      	ldr	r3, [pc, #444]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a6e      	ldr	r2, [pc, #440]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 8002f3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f42:	f7ff fa15 	bl	8002370 <HAL_GetTick>
 8002f46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f48:	e008      	b.n	8002f5c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f4a:	f7ff fa11 	bl	8002370 <HAL_GetTick>
 8002f4e:	4602      	mov	r2, r0
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	1ad3      	subs	r3, r2, r3
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d901      	bls.n	8002f5c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002f58:	2303      	movs	r3, #3
 8002f5a:	e21d      	b.n	8003398 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f5c:	4b65      	ldr	r3, [pc, #404]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d0f0      	beq.n	8002f4a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f68:	4b62      	ldr	r3, [pc, #392]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	691b      	ldr	r3, [r3, #16]
 8002f74:	061b      	lsls	r3, r3, #24
 8002f76:	495f      	ldr	r1, [pc, #380]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	604b      	str	r3, [r1, #4]
 8002f7c:	e018      	b.n	8002fb0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f7e:	4b5d      	ldr	r3, [pc, #372]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a5c      	ldr	r2, [pc, #368]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 8002f84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f8a:	f7ff f9f1 	bl	8002370 <HAL_GetTick>
 8002f8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f90:	e008      	b.n	8002fa4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f92:	f7ff f9ed 	bl	8002370 <HAL_GetTick>
 8002f96:	4602      	mov	r2, r0
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	1ad3      	subs	r3, r2, r3
 8002f9c:	2b02      	cmp	r3, #2
 8002f9e:	d901      	bls.n	8002fa4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	e1f9      	b.n	8003398 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002fa4:	4b53      	ldr	r3, [pc, #332]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d1f0      	bne.n	8002f92 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0308 	and.w	r3, r3, #8
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d03c      	beq.n	8003036 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	695b      	ldr	r3, [r3, #20]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d01c      	beq.n	8002ffe <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fc4:	4b4b      	ldr	r3, [pc, #300]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 8002fc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fca:	4a4a      	ldr	r2, [pc, #296]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 8002fcc:	f043 0301 	orr.w	r3, r3, #1
 8002fd0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fd4:	f7ff f9cc 	bl	8002370 <HAL_GetTick>
 8002fd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002fda:	e008      	b.n	8002fee <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fdc:	f7ff f9c8 	bl	8002370 <HAL_GetTick>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	2b02      	cmp	r3, #2
 8002fe8:	d901      	bls.n	8002fee <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002fea:	2303      	movs	r3, #3
 8002fec:	e1d4      	b.n	8003398 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002fee:	4b41      	ldr	r3, [pc, #260]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 8002ff0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ff4:	f003 0302 	and.w	r3, r3, #2
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d0ef      	beq.n	8002fdc <HAL_RCC_OscConfig+0x3ec>
 8002ffc:	e01b      	b.n	8003036 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ffe:	4b3d      	ldr	r3, [pc, #244]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 8003000:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003004:	4a3b      	ldr	r2, [pc, #236]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 8003006:	f023 0301 	bic.w	r3, r3, #1
 800300a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800300e:	f7ff f9af 	bl	8002370 <HAL_GetTick>
 8003012:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003014:	e008      	b.n	8003028 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003016:	f7ff f9ab 	bl	8002370 <HAL_GetTick>
 800301a:	4602      	mov	r2, r0
 800301c:	693b      	ldr	r3, [r7, #16]
 800301e:	1ad3      	subs	r3, r2, r3
 8003020:	2b02      	cmp	r3, #2
 8003022:	d901      	bls.n	8003028 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003024:	2303      	movs	r3, #3
 8003026:	e1b7      	b.n	8003398 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003028:	4b32      	ldr	r3, [pc, #200]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 800302a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800302e:	f003 0302 	and.w	r3, r3, #2
 8003032:	2b00      	cmp	r3, #0
 8003034:	d1ef      	bne.n	8003016 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0304 	and.w	r3, r3, #4
 800303e:	2b00      	cmp	r3, #0
 8003040:	f000 80a6 	beq.w	8003190 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003044:	2300      	movs	r3, #0
 8003046:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003048:	4b2a      	ldr	r3, [pc, #168]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 800304a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800304c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003050:	2b00      	cmp	r3, #0
 8003052:	d10d      	bne.n	8003070 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003054:	4b27      	ldr	r3, [pc, #156]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 8003056:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003058:	4a26      	ldr	r2, [pc, #152]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 800305a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800305e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003060:	4b24      	ldr	r3, [pc, #144]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 8003062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003064:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003068:	60bb      	str	r3, [r7, #8]
 800306a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800306c:	2301      	movs	r3, #1
 800306e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003070:	4b21      	ldr	r3, [pc, #132]	@ (80030f8 <HAL_RCC_OscConfig+0x508>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003078:	2b00      	cmp	r3, #0
 800307a:	d118      	bne.n	80030ae <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800307c:	4b1e      	ldr	r3, [pc, #120]	@ (80030f8 <HAL_RCC_OscConfig+0x508>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a1d      	ldr	r2, [pc, #116]	@ (80030f8 <HAL_RCC_OscConfig+0x508>)
 8003082:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003086:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003088:	f7ff f972 	bl	8002370 <HAL_GetTick>
 800308c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800308e:	e008      	b.n	80030a2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003090:	f7ff f96e 	bl	8002370 <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	2b02      	cmp	r3, #2
 800309c:	d901      	bls.n	80030a2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800309e:	2303      	movs	r3, #3
 80030a0:	e17a      	b.n	8003398 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030a2:	4b15      	ldr	r3, [pc, #84]	@ (80030f8 <HAL_RCC_OscConfig+0x508>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d0f0      	beq.n	8003090 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d108      	bne.n	80030c8 <HAL_RCC_OscConfig+0x4d8>
 80030b6:	4b0f      	ldr	r3, [pc, #60]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 80030b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030bc:	4a0d      	ldr	r2, [pc, #52]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 80030be:	f043 0301 	orr.w	r3, r3, #1
 80030c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80030c6:	e029      	b.n	800311c <HAL_RCC_OscConfig+0x52c>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	2b05      	cmp	r3, #5
 80030ce:	d115      	bne.n	80030fc <HAL_RCC_OscConfig+0x50c>
 80030d0:	4b08      	ldr	r3, [pc, #32]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 80030d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030d6:	4a07      	ldr	r2, [pc, #28]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 80030d8:	f043 0304 	orr.w	r3, r3, #4
 80030dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80030e0:	4b04      	ldr	r3, [pc, #16]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 80030e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030e6:	4a03      	ldr	r2, [pc, #12]	@ (80030f4 <HAL_RCC_OscConfig+0x504>)
 80030e8:	f043 0301 	orr.w	r3, r3, #1
 80030ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80030f0:	e014      	b.n	800311c <HAL_RCC_OscConfig+0x52c>
 80030f2:	bf00      	nop
 80030f4:	40021000 	.word	0x40021000
 80030f8:	40007000 	.word	0x40007000
 80030fc:	4b9c      	ldr	r3, [pc, #624]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 80030fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003102:	4a9b      	ldr	r2, [pc, #620]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 8003104:	f023 0301 	bic.w	r3, r3, #1
 8003108:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800310c:	4b98      	ldr	r3, [pc, #608]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 800310e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003112:	4a97      	ldr	r2, [pc, #604]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 8003114:	f023 0304 	bic.w	r3, r3, #4
 8003118:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d016      	beq.n	8003152 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003124:	f7ff f924 	bl	8002370 <HAL_GetTick>
 8003128:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800312a:	e00a      	b.n	8003142 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800312c:	f7ff f920 	bl	8002370 <HAL_GetTick>
 8003130:	4602      	mov	r2, r0
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	1ad3      	subs	r3, r2, r3
 8003136:	f241 3288 	movw	r2, #5000	@ 0x1388
 800313a:	4293      	cmp	r3, r2
 800313c:	d901      	bls.n	8003142 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e12a      	b.n	8003398 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003142:	4b8b      	ldr	r3, [pc, #556]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 8003144:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003148:	f003 0302 	and.w	r3, r3, #2
 800314c:	2b00      	cmp	r3, #0
 800314e:	d0ed      	beq.n	800312c <HAL_RCC_OscConfig+0x53c>
 8003150:	e015      	b.n	800317e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003152:	f7ff f90d 	bl	8002370 <HAL_GetTick>
 8003156:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003158:	e00a      	b.n	8003170 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800315a:	f7ff f909 	bl	8002370 <HAL_GetTick>
 800315e:	4602      	mov	r2, r0
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	1ad3      	subs	r3, r2, r3
 8003164:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003168:	4293      	cmp	r3, r2
 800316a:	d901      	bls.n	8003170 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800316c:	2303      	movs	r3, #3
 800316e:	e113      	b.n	8003398 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003170:	4b7f      	ldr	r3, [pc, #508]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 8003172:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003176:	f003 0302 	and.w	r3, r3, #2
 800317a:	2b00      	cmp	r3, #0
 800317c:	d1ed      	bne.n	800315a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800317e:	7ffb      	ldrb	r3, [r7, #31]
 8003180:	2b01      	cmp	r3, #1
 8003182:	d105      	bne.n	8003190 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003184:	4b7a      	ldr	r3, [pc, #488]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 8003186:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003188:	4a79      	ldr	r2, [pc, #484]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 800318a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800318e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003194:	2b00      	cmp	r3, #0
 8003196:	f000 80fe 	beq.w	8003396 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800319e:	2b02      	cmp	r3, #2
 80031a0:	f040 80d0 	bne.w	8003344 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80031a4:	4b72      	ldr	r3, [pc, #456]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 80031a6:	68db      	ldr	r3, [r3, #12]
 80031a8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	f003 0203 	and.w	r2, r3, #3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d130      	bne.n	800321a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031c2:	3b01      	subs	r3, #1
 80031c4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d127      	bne.n	800321a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031d4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d11f      	bne.n	800321a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031e0:	687a      	ldr	r2, [r7, #4]
 80031e2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80031e4:	2a07      	cmp	r2, #7
 80031e6:	bf14      	ite	ne
 80031e8:	2201      	movne	r2, #1
 80031ea:	2200      	moveq	r2, #0
 80031ec:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d113      	bne.n	800321a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031fc:	085b      	lsrs	r3, r3, #1
 80031fe:	3b01      	subs	r3, #1
 8003200:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003202:	429a      	cmp	r2, r3
 8003204:	d109      	bne.n	800321a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003210:	085b      	lsrs	r3, r3, #1
 8003212:	3b01      	subs	r3, #1
 8003214:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003216:	429a      	cmp	r2, r3
 8003218:	d06e      	beq.n	80032f8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800321a:	69bb      	ldr	r3, [r7, #24]
 800321c:	2b0c      	cmp	r3, #12
 800321e:	d069      	beq.n	80032f4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003220:	4b53      	ldr	r3, [pc, #332]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003228:	2b00      	cmp	r3, #0
 800322a:	d105      	bne.n	8003238 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800322c:	4b50      	ldr	r3, [pc, #320]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d001      	beq.n	800323c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	e0ad      	b.n	8003398 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800323c:	4b4c      	ldr	r3, [pc, #304]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a4b      	ldr	r2, [pc, #300]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 8003242:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003246:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003248:	f7ff f892 	bl	8002370 <HAL_GetTick>
 800324c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800324e:	e008      	b.n	8003262 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003250:	f7ff f88e 	bl	8002370 <HAL_GetTick>
 8003254:	4602      	mov	r2, r0
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	2b02      	cmp	r3, #2
 800325c:	d901      	bls.n	8003262 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800325e:	2303      	movs	r3, #3
 8003260:	e09a      	b.n	8003398 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003262:	4b43      	ldr	r3, [pc, #268]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d1f0      	bne.n	8003250 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800326e:	4b40      	ldr	r3, [pc, #256]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 8003270:	68da      	ldr	r2, [r3, #12]
 8003272:	4b40      	ldr	r3, [pc, #256]	@ (8003374 <HAL_RCC_OscConfig+0x784>)
 8003274:	4013      	ands	r3, r2
 8003276:	687a      	ldr	r2, [r7, #4]
 8003278:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800327a:	687a      	ldr	r2, [r7, #4]
 800327c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800327e:	3a01      	subs	r2, #1
 8003280:	0112      	lsls	r2, r2, #4
 8003282:	4311      	orrs	r1, r2
 8003284:	687a      	ldr	r2, [r7, #4]
 8003286:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003288:	0212      	lsls	r2, r2, #8
 800328a:	4311      	orrs	r1, r2
 800328c:	687a      	ldr	r2, [r7, #4]
 800328e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003290:	0852      	lsrs	r2, r2, #1
 8003292:	3a01      	subs	r2, #1
 8003294:	0552      	lsls	r2, r2, #21
 8003296:	4311      	orrs	r1, r2
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800329c:	0852      	lsrs	r2, r2, #1
 800329e:	3a01      	subs	r2, #1
 80032a0:	0652      	lsls	r2, r2, #25
 80032a2:	4311      	orrs	r1, r2
 80032a4:	687a      	ldr	r2, [r7, #4]
 80032a6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80032a8:	0912      	lsrs	r2, r2, #4
 80032aa:	0452      	lsls	r2, r2, #17
 80032ac:	430a      	orrs	r2, r1
 80032ae:	4930      	ldr	r1, [pc, #192]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 80032b0:	4313      	orrs	r3, r2
 80032b2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80032b4:	4b2e      	ldr	r3, [pc, #184]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a2d      	ldr	r2, [pc, #180]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 80032ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80032be:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80032c0:	4b2b      	ldr	r3, [pc, #172]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	4a2a      	ldr	r2, [pc, #168]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 80032c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80032ca:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80032cc:	f7ff f850 	bl	8002370 <HAL_GetTick>
 80032d0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032d2:	e008      	b.n	80032e6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032d4:	f7ff f84c 	bl	8002370 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d901      	bls.n	80032e6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e058      	b.n	8003398 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032e6:	4b22      	ldr	r3, [pc, #136]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d0f0      	beq.n	80032d4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80032f2:	e050      	b.n	8003396 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	e04f      	b.n	8003398 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032f8:	4b1d      	ldr	r3, [pc, #116]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003300:	2b00      	cmp	r3, #0
 8003302:	d148      	bne.n	8003396 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003304:	4b1a      	ldr	r3, [pc, #104]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a19      	ldr	r2, [pc, #100]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 800330a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800330e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003310:	4b17      	ldr	r3, [pc, #92]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	4a16      	ldr	r2, [pc, #88]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 8003316:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800331a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800331c:	f7ff f828 	bl	8002370 <HAL_GetTick>
 8003320:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003322:	e008      	b.n	8003336 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003324:	f7ff f824 	bl	8002370 <HAL_GetTick>
 8003328:	4602      	mov	r2, r0
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	2b02      	cmp	r3, #2
 8003330:	d901      	bls.n	8003336 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003332:	2303      	movs	r3, #3
 8003334:	e030      	b.n	8003398 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003336:	4b0e      	ldr	r3, [pc, #56]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d0f0      	beq.n	8003324 <HAL_RCC_OscConfig+0x734>
 8003342:	e028      	b.n	8003396 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003344:	69bb      	ldr	r3, [r7, #24]
 8003346:	2b0c      	cmp	r3, #12
 8003348:	d023      	beq.n	8003392 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800334a:	4b09      	ldr	r3, [pc, #36]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a08      	ldr	r2, [pc, #32]	@ (8003370 <HAL_RCC_OscConfig+0x780>)
 8003350:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003354:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003356:	f7ff f80b 	bl	8002370 <HAL_GetTick>
 800335a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800335c:	e00c      	b.n	8003378 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800335e:	f7ff f807 	bl	8002370 <HAL_GetTick>
 8003362:	4602      	mov	r2, r0
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	2b02      	cmp	r3, #2
 800336a:	d905      	bls.n	8003378 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800336c:	2303      	movs	r3, #3
 800336e:	e013      	b.n	8003398 <HAL_RCC_OscConfig+0x7a8>
 8003370:	40021000 	.word	0x40021000
 8003374:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003378:	4b09      	ldr	r3, [pc, #36]	@ (80033a0 <HAL_RCC_OscConfig+0x7b0>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003380:	2b00      	cmp	r3, #0
 8003382:	d1ec      	bne.n	800335e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003384:	4b06      	ldr	r3, [pc, #24]	@ (80033a0 <HAL_RCC_OscConfig+0x7b0>)
 8003386:	68da      	ldr	r2, [r3, #12]
 8003388:	4905      	ldr	r1, [pc, #20]	@ (80033a0 <HAL_RCC_OscConfig+0x7b0>)
 800338a:	4b06      	ldr	r3, [pc, #24]	@ (80033a4 <HAL_RCC_OscConfig+0x7b4>)
 800338c:	4013      	ands	r3, r2
 800338e:	60cb      	str	r3, [r1, #12]
 8003390:	e001      	b.n	8003396 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	e000      	b.n	8003398 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003396:	2300      	movs	r3, #0
}
 8003398:	4618      	mov	r0, r3
 800339a:	3720      	adds	r7, #32
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	40021000 	.word	0x40021000
 80033a4:	feeefffc 	.word	0xfeeefffc

080033a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b084      	sub	sp, #16
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
 80033b0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d101      	bne.n	80033bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	e0e7      	b.n	800358c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80033bc:	4b75      	ldr	r3, [pc, #468]	@ (8003594 <HAL_RCC_ClockConfig+0x1ec>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f003 0307 	and.w	r3, r3, #7
 80033c4:	683a      	ldr	r2, [r7, #0]
 80033c6:	429a      	cmp	r2, r3
 80033c8:	d910      	bls.n	80033ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033ca:	4b72      	ldr	r3, [pc, #456]	@ (8003594 <HAL_RCC_ClockConfig+0x1ec>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f023 0207 	bic.w	r2, r3, #7
 80033d2:	4970      	ldr	r1, [pc, #448]	@ (8003594 <HAL_RCC_ClockConfig+0x1ec>)
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033da:	4b6e      	ldr	r3, [pc, #440]	@ (8003594 <HAL_RCC_ClockConfig+0x1ec>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0307 	and.w	r3, r3, #7
 80033e2:	683a      	ldr	r2, [r7, #0]
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d001      	beq.n	80033ec <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e0cf      	b.n	800358c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0302 	and.w	r3, r3, #2
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d010      	beq.n	800341a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	689a      	ldr	r2, [r3, #8]
 80033fc:	4b66      	ldr	r3, [pc, #408]	@ (8003598 <HAL_RCC_ClockConfig+0x1f0>)
 80033fe:	689b      	ldr	r3, [r3, #8]
 8003400:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003404:	429a      	cmp	r2, r3
 8003406:	d908      	bls.n	800341a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003408:	4b63      	ldr	r3, [pc, #396]	@ (8003598 <HAL_RCC_ClockConfig+0x1f0>)
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	4960      	ldr	r1, [pc, #384]	@ (8003598 <HAL_RCC_ClockConfig+0x1f0>)
 8003416:	4313      	orrs	r3, r2
 8003418:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 0301 	and.w	r3, r3, #1
 8003422:	2b00      	cmp	r3, #0
 8003424:	d04c      	beq.n	80034c0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	2b03      	cmp	r3, #3
 800342c:	d107      	bne.n	800343e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800342e:	4b5a      	ldr	r3, [pc, #360]	@ (8003598 <HAL_RCC_ClockConfig+0x1f0>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003436:	2b00      	cmp	r3, #0
 8003438:	d121      	bne.n	800347e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e0a6      	b.n	800358c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	2b02      	cmp	r3, #2
 8003444:	d107      	bne.n	8003456 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003446:	4b54      	ldr	r3, [pc, #336]	@ (8003598 <HAL_RCC_ClockConfig+0x1f0>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d115      	bne.n	800347e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e09a      	b.n	800358c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d107      	bne.n	800346e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800345e:	4b4e      	ldr	r3, [pc, #312]	@ (8003598 <HAL_RCC_ClockConfig+0x1f0>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 0302 	and.w	r3, r3, #2
 8003466:	2b00      	cmp	r3, #0
 8003468:	d109      	bne.n	800347e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	e08e      	b.n	800358c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800346e:	4b4a      	ldr	r3, [pc, #296]	@ (8003598 <HAL_RCC_ClockConfig+0x1f0>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003476:	2b00      	cmp	r3, #0
 8003478:	d101      	bne.n	800347e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	e086      	b.n	800358c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800347e:	4b46      	ldr	r3, [pc, #280]	@ (8003598 <HAL_RCC_ClockConfig+0x1f0>)
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	f023 0203 	bic.w	r2, r3, #3
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	4943      	ldr	r1, [pc, #268]	@ (8003598 <HAL_RCC_ClockConfig+0x1f0>)
 800348c:	4313      	orrs	r3, r2
 800348e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003490:	f7fe ff6e 	bl	8002370 <HAL_GetTick>
 8003494:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003496:	e00a      	b.n	80034ae <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003498:	f7fe ff6a 	bl	8002370 <HAL_GetTick>
 800349c:	4602      	mov	r2, r0
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d901      	bls.n	80034ae <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e06e      	b.n	800358c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ae:	4b3a      	ldr	r3, [pc, #232]	@ (8003598 <HAL_RCC_ClockConfig+0x1f0>)
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	f003 020c 	and.w	r2, r3, #12
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	429a      	cmp	r2, r3
 80034be:	d1eb      	bne.n	8003498 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0302 	and.w	r3, r3, #2
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d010      	beq.n	80034ee <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	689a      	ldr	r2, [r3, #8]
 80034d0:	4b31      	ldr	r3, [pc, #196]	@ (8003598 <HAL_RCC_ClockConfig+0x1f0>)
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80034d8:	429a      	cmp	r2, r3
 80034da:	d208      	bcs.n	80034ee <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034dc:	4b2e      	ldr	r3, [pc, #184]	@ (8003598 <HAL_RCC_ClockConfig+0x1f0>)
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	492b      	ldr	r1, [pc, #172]	@ (8003598 <HAL_RCC_ClockConfig+0x1f0>)
 80034ea:	4313      	orrs	r3, r2
 80034ec:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80034ee:	4b29      	ldr	r3, [pc, #164]	@ (8003594 <HAL_RCC_ClockConfig+0x1ec>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 0307 	and.w	r3, r3, #7
 80034f6:	683a      	ldr	r2, [r7, #0]
 80034f8:	429a      	cmp	r2, r3
 80034fa:	d210      	bcs.n	800351e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034fc:	4b25      	ldr	r3, [pc, #148]	@ (8003594 <HAL_RCC_ClockConfig+0x1ec>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f023 0207 	bic.w	r2, r3, #7
 8003504:	4923      	ldr	r1, [pc, #140]	@ (8003594 <HAL_RCC_ClockConfig+0x1ec>)
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	4313      	orrs	r3, r2
 800350a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800350c:	4b21      	ldr	r3, [pc, #132]	@ (8003594 <HAL_RCC_ClockConfig+0x1ec>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0307 	and.w	r3, r3, #7
 8003514:	683a      	ldr	r2, [r7, #0]
 8003516:	429a      	cmp	r2, r3
 8003518:	d001      	beq.n	800351e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e036      	b.n	800358c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0304 	and.w	r3, r3, #4
 8003526:	2b00      	cmp	r3, #0
 8003528:	d008      	beq.n	800353c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800352a:	4b1b      	ldr	r3, [pc, #108]	@ (8003598 <HAL_RCC_ClockConfig+0x1f0>)
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	68db      	ldr	r3, [r3, #12]
 8003536:	4918      	ldr	r1, [pc, #96]	@ (8003598 <HAL_RCC_ClockConfig+0x1f0>)
 8003538:	4313      	orrs	r3, r2
 800353a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0308 	and.w	r3, r3, #8
 8003544:	2b00      	cmp	r3, #0
 8003546:	d009      	beq.n	800355c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003548:	4b13      	ldr	r3, [pc, #76]	@ (8003598 <HAL_RCC_ClockConfig+0x1f0>)
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	691b      	ldr	r3, [r3, #16]
 8003554:	00db      	lsls	r3, r3, #3
 8003556:	4910      	ldr	r1, [pc, #64]	@ (8003598 <HAL_RCC_ClockConfig+0x1f0>)
 8003558:	4313      	orrs	r3, r2
 800355a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800355c:	f000 f824 	bl	80035a8 <HAL_RCC_GetSysClockFreq>
 8003560:	4602      	mov	r2, r0
 8003562:	4b0d      	ldr	r3, [pc, #52]	@ (8003598 <HAL_RCC_ClockConfig+0x1f0>)
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	091b      	lsrs	r3, r3, #4
 8003568:	f003 030f 	and.w	r3, r3, #15
 800356c:	490b      	ldr	r1, [pc, #44]	@ (800359c <HAL_RCC_ClockConfig+0x1f4>)
 800356e:	5ccb      	ldrb	r3, [r1, r3]
 8003570:	f003 031f 	and.w	r3, r3, #31
 8003574:	fa22 f303 	lsr.w	r3, r2, r3
 8003578:	4a09      	ldr	r2, [pc, #36]	@ (80035a0 <HAL_RCC_ClockConfig+0x1f8>)
 800357a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800357c:	4b09      	ldr	r3, [pc, #36]	@ (80035a4 <HAL_RCC_ClockConfig+0x1fc>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4618      	mov	r0, r3
 8003582:	f7fe fea5 	bl	80022d0 <HAL_InitTick>
 8003586:	4603      	mov	r3, r0
 8003588:	72fb      	strb	r3, [r7, #11]

  return status;
 800358a:	7afb      	ldrb	r3, [r7, #11]
}
 800358c:	4618      	mov	r0, r3
 800358e:	3710      	adds	r7, #16
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}
 8003594:	40022000 	.word	0x40022000
 8003598:	40021000 	.word	0x40021000
 800359c:	08005644 	.word	0x08005644
 80035a0:	20000164 	.word	0x20000164
 80035a4:	20000168 	.word	0x20000168

080035a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b089      	sub	sp, #36	@ 0x24
 80035ac:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80035ae:	2300      	movs	r3, #0
 80035b0:	61fb      	str	r3, [r7, #28]
 80035b2:	2300      	movs	r3, #0
 80035b4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035b6:	4b3e      	ldr	r3, [pc, #248]	@ (80036b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	f003 030c 	and.w	r3, r3, #12
 80035be:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80035c0:	4b3b      	ldr	r3, [pc, #236]	@ (80036b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	f003 0303 	and.w	r3, r3, #3
 80035c8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d005      	beq.n	80035dc <HAL_RCC_GetSysClockFreq+0x34>
 80035d0:	693b      	ldr	r3, [r7, #16]
 80035d2:	2b0c      	cmp	r3, #12
 80035d4:	d121      	bne.n	800361a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d11e      	bne.n	800361a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80035dc:	4b34      	ldr	r3, [pc, #208]	@ (80036b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0308 	and.w	r3, r3, #8
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d107      	bne.n	80035f8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80035e8:	4b31      	ldr	r3, [pc, #196]	@ (80036b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80035ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035ee:	0a1b      	lsrs	r3, r3, #8
 80035f0:	f003 030f 	and.w	r3, r3, #15
 80035f4:	61fb      	str	r3, [r7, #28]
 80035f6:	e005      	b.n	8003604 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80035f8:	4b2d      	ldr	r3, [pc, #180]	@ (80036b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	091b      	lsrs	r3, r3, #4
 80035fe:	f003 030f 	and.w	r3, r3, #15
 8003602:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003604:	4a2b      	ldr	r2, [pc, #172]	@ (80036b4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003606:	69fb      	ldr	r3, [r7, #28]
 8003608:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800360c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d10d      	bne.n	8003630 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003614:	69fb      	ldr	r3, [r7, #28]
 8003616:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003618:	e00a      	b.n	8003630 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	2b04      	cmp	r3, #4
 800361e:	d102      	bne.n	8003626 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003620:	4b25      	ldr	r3, [pc, #148]	@ (80036b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003622:	61bb      	str	r3, [r7, #24]
 8003624:	e004      	b.n	8003630 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	2b08      	cmp	r3, #8
 800362a:	d101      	bne.n	8003630 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800362c:	4b23      	ldr	r3, [pc, #140]	@ (80036bc <HAL_RCC_GetSysClockFreq+0x114>)
 800362e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	2b0c      	cmp	r3, #12
 8003634:	d134      	bne.n	80036a0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003636:	4b1e      	ldr	r3, [pc, #120]	@ (80036b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003638:	68db      	ldr	r3, [r3, #12]
 800363a:	f003 0303 	and.w	r3, r3, #3
 800363e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	2b02      	cmp	r3, #2
 8003644:	d003      	beq.n	800364e <HAL_RCC_GetSysClockFreq+0xa6>
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	2b03      	cmp	r3, #3
 800364a:	d003      	beq.n	8003654 <HAL_RCC_GetSysClockFreq+0xac>
 800364c:	e005      	b.n	800365a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800364e:	4b1a      	ldr	r3, [pc, #104]	@ (80036b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003650:	617b      	str	r3, [r7, #20]
      break;
 8003652:	e005      	b.n	8003660 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003654:	4b19      	ldr	r3, [pc, #100]	@ (80036bc <HAL_RCC_GetSysClockFreq+0x114>)
 8003656:	617b      	str	r3, [r7, #20]
      break;
 8003658:	e002      	b.n	8003660 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	617b      	str	r3, [r7, #20]
      break;
 800365e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003660:	4b13      	ldr	r3, [pc, #76]	@ (80036b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	091b      	lsrs	r3, r3, #4
 8003666:	f003 0307 	and.w	r3, r3, #7
 800366a:	3301      	adds	r3, #1
 800366c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800366e:	4b10      	ldr	r3, [pc, #64]	@ (80036b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003670:	68db      	ldr	r3, [r3, #12]
 8003672:	0a1b      	lsrs	r3, r3, #8
 8003674:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003678:	697a      	ldr	r2, [r7, #20]
 800367a:	fb03 f202 	mul.w	r2, r3, r2
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	fbb2 f3f3 	udiv	r3, r2, r3
 8003684:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003686:	4b0a      	ldr	r3, [pc, #40]	@ (80036b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003688:	68db      	ldr	r3, [r3, #12]
 800368a:	0e5b      	lsrs	r3, r3, #25
 800368c:	f003 0303 	and.w	r3, r3, #3
 8003690:	3301      	adds	r3, #1
 8003692:	005b      	lsls	r3, r3, #1
 8003694:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003696:	697a      	ldr	r2, [r7, #20]
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	fbb2 f3f3 	udiv	r3, r2, r3
 800369e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80036a0:	69bb      	ldr	r3, [r7, #24]
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	3724      	adds	r7, #36	@ 0x24
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr
 80036ae:	bf00      	nop
 80036b0:	40021000 	.word	0x40021000
 80036b4:	08005654 	.word	0x08005654
 80036b8:	00f42400 	.word	0x00f42400
 80036bc:	007a1200 	.word	0x007a1200

080036c0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b086      	sub	sp, #24
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80036c8:	2300      	movs	r3, #0
 80036ca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80036cc:	4b2a      	ldr	r3, [pc, #168]	@ (8003778 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d003      	beq.n	80036e0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80036d8:	f7ff f9de 	bl	8002a98 <HAL_PWREx_GetVoltageRange>
 80036dc:	6178      	str	r0, [r7, #20]
 80036de:	e014      	b.n	800370a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80036e0:	4b25      	ldr	r3, [pc, #148]	@ (8003778 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036e4:	4a24      	ldr	r2, [pc, #144]	@ (8003778 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80036ec:	4b22      	ldr	r3, [pc, #136]	@ (8003778 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036f4:	60fb      	str	r3, [r7, #12]
 80036f6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80036f8:	f7ff f9ce 	bl	8002a98 <HAL_PWREx_GetVoltageRange>
 80036fc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80036fe:	4b1e      	ldr	r3, [pc, #120]	@ (8003778 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003700:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003702:	4a1d      	ldr	r2, [pc, #116]	@ (8003778 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003704:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003708:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003710:	d10b      	bne.n	800372a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2b80      	cmp	r3, #128	@ 0x80
 8003716:	d919      	bls.n	800374c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2ba0      	cmp	r3, #160	@ 0xa0
 800371c:	d902      	bls.n	8003724 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800371e:	2302      	movs	r3, #2
 8003720:	613b      	str	r3, [r7, #16]
 8003722:	e013      	b.n	800374c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003724:	2301      	movs	r3, #1
 8003726:	613b      	str	r3, [r7, #16]
 8003728:	e010      	b.n	800374c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2b80      	cmp	r3, #128	@ 0x80
 800372e:	d902      	bls.n	8003736 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003730:	2303      	movs	r3, #3
 8003732:	613b      	str	r3, [r7, #16]
 8003734:	e00a      	b.n	800374c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2b80      	cmp	r3, #128	@ 0x80
 800373a:	d102      	bne.n	8003742 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800373c:	2302      	movs	r3, #2
 800373e:	613b      	str	r3, [r7, #16]
 8003740:	e004      	b.n	800374c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2b70      	cmp	r3, #112	@ 0x70
 8003746:	d101      	bne.n	800374c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003748:	2301      	movs	r3, #1
 800374a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800374c:	4b0b      	ldr	r3, [pc, #44]	@ (800377c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f023 0207 	bic.w	r2, r3, #7
 8003754:	4909      	ldr	r1, [pc, #36]	@ (800377c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	4313      	orrs	r3, r2
 800375a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800375c:	4b07      	ldr	r3, [pc, #28]	@ (800377c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f003 0307 	and.w	r3, r3, #7
 8003764:	693a      	ldr	r2, [r7, #16]
 8003766:	429a      	cmp	r2, r3
 8003768:	d001      	beq.n	800376e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e000      	b.n	8003770 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800376e:	2300      	movs	r3, #0
}
 8003770:	4618      	mov	r0, r3
 8003772:	3718      	adds	r7, #24
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}
 8003778:	40021000 	.word	0x40021000
 800377c:	40022000 	.word	0x40022000

08003780 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b084      	sub	sp, #16
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d101      	bne.n	8003792 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e095      	b.n	80038be <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003796:	2b00      	cmp	r3, #0
 8003798:	d108      	bne.n	80037ac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80037a2:	d009      	beq.n	80037b8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2200      	movs	r2, #0
 80037a8:	61da      	str	r2, [r3, #28]
 80037aa:	e005      	b.n	80037b8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2200      	movs	r2, #0
 80037bc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d106      	bne.n	80037d8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f7fe fb28 	bl	8001e28 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2202      	movs	r2, #2
 80037dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037ee:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80037f8:	d902      	bls.n	8003800 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80037fa:	2300      	movs	r3, #0
 80037fc:	60fb      	str	r3, [r7, #12]
 80037fe:	e002      	b.n	8003806 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003800:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003804:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	68db      	ldr	r3, [r3, #12]
 800380a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800380e:	d007      	beq.n	8003820 <HAL_SPI_Init+0xa0>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	68db      	ldr	r3, [r3, #12]
 8003814:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003818:	d002      	beq.n	8003820 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2200      	movs	r2, #0
 800381e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	689b      	ldr	r3, [r3, #8]
 800382c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003830:	431a      	orrs	r2, r3
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	691b      	ldr	r3, [r3, #16]
 8003836:	f003 0302 	and.w	r3, r3, #2
 800383a:	431a      	orrs	r2, r3
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	695b      	ldr	r3, [r3, #20]
 8003840:	f003 0301 	and.w	r3, r3, #1
 8003844:	431a      	orrs	r2, r3
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	699b      	ldr	r3, [r3, #24]
 800384a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800384e:	431a      	orrs	r2, r3
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	69db      	ldr	r3, [r3, #28]
 8003854:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003858:	431a      	orrs	r2, r3
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6a1b      	ldr	r3, [r3, #32]
 800385e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003862:	ea42 0103 	orr.w	r1, r2, r3
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800386a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	430a      	orrs	r2, r1
 8003874:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	699b      	ldr	r3, [r3, #24]
 800387a:	0c1b      	lsrs	r3, r3, #16
 800387c:	f003 0204 	and.w	r2, r3, #4
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003884:	f003 0310 	and.w	r3, r3, #16
 8003888:	431a      	orrs	r2, r3
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800388e:	f003 0308 	and.w	r3, r3, #8
 8003892:	431a      	orrs	r2, r3
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800389c:	ea42 0103 	orr.w	r1, r2, r3
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	430a      	orrs	r2, r1
 80038ac:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2200      	movs	r2, #0
 80038b2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80038bc:	2300      	movs	r3, #0
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3710      	adds	r7, #16
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}

080038c6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038c6:	b580      	push	{r7, lr}
 80038c8:	b088      	sub	sp, #32
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	60f8      	str	r0, [r7, #12]
 80038ce:	60b9      	str	r1, [r7, #8]
 80038d0:	603b      	str	r3, [r7, #0]
 80038d2:	4613      	mov	r3, r2
 80038d4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80038d6:	2300      	movs	r3, #0
 80038d8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d101      	bne.n	80038e8 <HAL_SPI_Transmit+0x22>
 80038e4:	2302      	movs	r3, #2
 80038e6:	e15f      	b.n	8003ba8 <HAL_SPI_Transmit+0x2e2>
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80038f0:	f7fe fd3e 	bl	8002370 <HAL_GetTick>
 80038f4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80038f6:	88fb      	ldrh	r3, [r7, #6]
 80038f8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003900:	b2db      	uxtb	r3, r3
 8003902:	2b01      	cmp	r3, #1
 8003904:	d002      	beq.n	800390c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003906:	2302      	movs	r3, #2
 8003908:	77fb      	strb	r3, [r7, #31]
    goto error;
 800390a:	e148      	b.n	8003b9e <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d002      	beq.n	8003918 <HAL_SPI_Transmit+0x52>
 8003912:	88fb      	ldrh	r3, [r7, #6]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d102      	bne.n	800391e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800391c:	e13f      	b.n	8003b9e <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2203      	movs	r2, #3
 8003922:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2200      	movs	r2, #0
 800392a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	68ba      	ldr	r2, [r7, #8]
 8003930:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	88fa      	ldrh	r2, [r7, #6]
 8003936:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	88fa      	ldrh	r2, [r7, #6]
 800393c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2200      	movs	r2, #0
 8003942:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	2200      	movs	r2, #0
 8003948:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2200      	movs	r2, #0
 8003950:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2200      	movs	r2, #0
 8003958:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2200      	movs	r2, #0
 800395e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003968:	d10f      	bne.n	800398a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003978:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003988:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003994:	2b40      	cmp	r3, #64	@ 0x40
 8003996:	d007      	beq.n	80039a8 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80039a6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80039b0:	d94f      	bls.n	8003a52 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d002      	beq.n	80039c0 <HAL_SPI_Transmit+0xfa>
 80039ba:	8afb      	ldrh	r3, [r7, #22]
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d142      	bne.n	8003a46 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039c4:	881a      	ldrh	r2, [r3, #0]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039d0:	1c9a      	adds	r2, r3, #2
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039da:	b29b      	uxth	r3, r3
 80039dc:	3b01      	subs	r3, #1
 80039de:	b29a      	uxth	r2, r3
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80039e4:	e02f      	b.n	8003a46 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	f003 0302 	and.w	r3, r3, #2
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	d112      	bne.n	8003a1a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039f8:	881a      	ldrh	r2, [r3, #0]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a04:	1c9a      	adds	r2, r3, #2
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a0e:	b29b      	uxth	r3, r3
 8003a10:	3b01      	subs	r3, #1
 8003a12:	b29a      	uxth	r2, r3
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003a18:	e015      	b.n	8003a46 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003a1a:	f7fe fca9 	bl	8002370 <HAL_GetTick>
 8003a1e:	4602      	mov	r2, r0
 8003a20:	69bb      	ldr	r3, [r7, #24]
 8003a22:	1ad3      	subs	r3, r2, r3
 8003a24:	683a      	ldr	r2, [r7, #0]
 8003a26:	429a      	cmp	r2, r3
 8003a28:	d803      	bhi.n	8003a32 <HAL_SPI_Transmit+0x16c>
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a30:	d102      	bne.n	8003a38 <HAL_SPI_Transmit+0x172>
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d106      	bne.n	8003a46 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8003a38:	2303      	movs	r3, #3
 8003a3a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003a44:	e0ab      	b.n	8003b9e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d1ca      	bne.n	80039e6 <HAL_SPI_Transmit+0x120>
 8003a50:	e080      	b.n	8003b54 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d002      	beq.n	8003a60 <HAL_SPI_Transmit+0x19a>
 8003a5a:	8afb      	ldrh	r3, [r7, #22]
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d174      	bne.n	8003b4a <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a64:	b29b      	uxth	r3, r3
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d912      	bls.n	8003a90 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a6e:	881a      	ldrh	r2, [r3, #0]
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a7a:	1c9a      	adds	r2, r3, #2
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a84:	b29b      	uxth	r3, r3
 8003a86:	3b02      	subs	r3, #2
 8003a88:	b29a      	uxth	r2, r3
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003a8e:	e05c      	b.n	8003b4a <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	330c      	adds	r3, #12
 8003a9a:	7812      	ldrb	r2, [r2, #0]
 8003a9c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aa2:	1c5a      	adds	r2, r3, #1
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	3b01      	subs	r3, #1
 8003ab0:	b29a      	uxth	r2, r3
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003ab6:	e048      	b.n	8003b4a <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	f003 0302 	and.w	r3, r3, #2
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	d12b      	bne.n	8003b1e <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003aca:	b29b      	uxth	r3, r3
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d912      	bls.n	8003af6 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ad4:	881a      	ldrh	r2, [r3, #0]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ae0:	1c9a      	adds	r2, r3, #2
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	3b02      	subs	r3, #2
 8003aee:	b29a      	uxth	r2, r3
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003af4:	e029      	b.n	8003b4a <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	330c      	adds	r3, #12
 8003b00:	7812      	ldrb	r2, [r2, #0]
 8003b02:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b08:	1c5a      	adds	r2, r3, #1
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b12:	b29b      	uxth	r3, r3
 8003b14:	3b01      	subs	r3, #1
 8003b16:	b29a      	uxth	r2, r3
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003b1c:	e015      	b.n	8003b4a <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b1e:	f7fe fc27 	bl	8002370 <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	69bb      	ldr	r3, [r7, #24]
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	683a      	ldr	r2, [r7, #0]
 8003b2a:	429a      	cmp	r2, r3
 8003b2c:	d803      	bhi.n	8003b36 <HAL_SPI_Transmit+0x270>
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b34:	d102      	bne.n	8003b3c <HAL_SPI_Transmit+0x276>
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d106      	bne.n	8003b4a <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8003b3c:	2303      	movs	r3, #3
 8003b3e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2201      	movs	r2, #1
 8003b44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003b48:	e029      	b.n	8003b9e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d1b1      	bne.n	8003ab8 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003b54:	69ba      	ldr	r2, [r7, #24]
 8003b56:	6839      	ldr	r1, [r7, #0]
 8003b58:	68f8      	ldr	r0, [r7, #12]
 8003b5a:	f000 fb69 	bl	8004230 <SPI_EndRxTxTransaction>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d002      	beq.n	8003b6a <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2220      	movs	r2, #32
 8003b68:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d10a      	bne.n	8003b88 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b72:	2300      	movs	r3, #0
 8003b74:	613b      	str	r3, [r7, #16]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	68db      	ldr	r3, [r3, #12]
 8003b7c:	613b      	str	r3, [r7, #16]
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	613b      	str	r3, [r7, #16]
 8003b86:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d002      	beq.n	8003b96 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	77fb      	strb	r3, [r7, #31]
 8003b94:	e003      	b.n	8003b9e <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2201      	movs	r2, #1
 8003b9a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003ba6:	7ffb      	ldrb	r3, [r7, #31]
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3720      	adds	r7, #32
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}

08003bb0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b08a      	sub	sp, #40	@ 0x28
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	60f8      	str	r0, [r7, #12]
 8003bb8:	60b9      	str	r1, [r7, #8]
 8003bba:	607a      	str	r2, [r7, #4]
 8003bbc:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003bce:	2b01      	cmp	r3, #1
 8003bd0:	d101      	bne.n	8003bd6 <HAL_SPI_TransmitReceive+0x26>
 8003bd2:	2302      	movs	r3, #2
 8003bd4:	e20a      	b.n	8003fec <HAL_SPI_TransmitReceive+0x43c>
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2201      	movs	r2, #1
 8003bda:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003bde:	f7fe fbc7 	bl	8002370 <HAL_GetTick>
 8003be2:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003bea:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003bf2:	887b      	ldrh	r3, [r7, #2]
 8003bf4:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003bf6:	887b      	ldrh	r3, [r7, #2]
 8003bf8:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003bfa:	7efb      	ldrb	r3, [r7, #27]
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d00e      	beq.n	8003c1e <HAL_SPI_TransmitReceive+0x6e>
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c06:	d106      	bne.n	8003c16 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d102      	bne.n	8003c16 <HAL_SPI_TransmitReceive+0x66>
 8003c10:	7efb      	ldrb	r3, [r7, #27]
 8003c12:	2b04      	cmp	r3, #4
 8003c14:	d003      	beq.n	8003c1e <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003c16:	2302      	movs	r3, #2
 8003c18:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8003c1c:	e1e0      	b.n	8003fe0 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d005      	beq.n	8003c30 <HAL_SPI_TransmitReceive+0x80>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d002      	beq.n	8003c30 <HAL_SPI_TransmitReceive+0x80>
 8003c2a:	887b      	ldrh	r3, [r7, #2]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d103      	bne.n	8003c38 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8003c36:	e1d3      	b.n	8003fe0 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003c3e:	b2db      	uxtb	r3, r3
 8003c40:	2b04      	cmp	r3, #4
 8003c42:	d003      	beq.n	8003c4c <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2205      	movs	r2, #5
 8003c48:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	687a      	ldr	r2, [r7, #4]
 8003c56:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	887a      	ldrh	r2, [r7, #2]
 8003c5c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	887a      	ldrh	r2, [r7, #2]
 8003c64:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	68ba      	ldr	r2, [r7, #8]
 8003c6c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	887a      	ldrh	r2, [r7, #2]
 8003c72:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	887a      	ldrh	r2, [r7, #2]
 8003c78:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2200      	movs	r2, #0
 8003c84:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	68db      	ldr	r3, [r3, #12]
 8003c8a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003c8e:	d802      	bhi.n	8003c96 <HAL_SPI_TransmitReceive+0xe6>
 8003c90:	8a3b      	ldrh	r3, [r7, #16]
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d908      	bls.n	8003ca8 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	685a      	ldr	r2, [r3, #4]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003ca4:	605a      	str	r2, [r3, #4]
 8003ca6:	e007      	b.n	8003cb8 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	685a      	ldr	r2, [r3, #4]
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003cb6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cc2:	2b40      	cmp	r3, #64	@ 0x40
 8003cc4:	d007      	beq.n	8003cd6 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003cd4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	68db      	ldr	r3, [r3, #12]
 8003cda:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003cde:	f240 8081 	bls.w	8003de4 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d002      	beq.n	8003cf0 <HAL_SPI_TransmitReceive+0x140>
 8003cea:	8a7b      	ldrh	r3, [r7, #18]
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d16d      	bne.n	8003dcc <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cf4:	881a      	ldrh	r2, [r3, #0]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d00:	1c9a      	adds	r2, r3, #2
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	3b01      	subs	r3, #1
 8003d0e:	b29a      	uxth	r2, r3
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d14:	e05a      	b.n	8003dcc <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	f003 0302 	and.w	r3, r3, #2
 8003d20:	2b02      	cmp	r3, #2
 8003d22:	d11b      	bne.n	8003d5c <HAL_SPI_TransmitReceive+0x1ac>
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d28:	b29b      	uxth	r3, r3
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d016      	beq.n	8003d5c <HAL_SPI_TransmitReceive+0x1ac>
 8003d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d113      	bne.n	8003d5c <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d38:	881a      	ldrh	r2, [r3, #0]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d44:	1c9a      	adds	r2, r3, #2
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	3b01      	subs	r3, #1
 8003d52:	b29a      	uxth	r2, r3
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	f003 0301 	and.w	r3, r3, #1
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d11c      	bne.n	8003da4 <HAL_SPI_TransmitReceive+0x1f4>
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d016      	beq.n	8003da4 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	68da      	ldr	r2, [r3, #12]
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d80:	b292      	uxth	r2, r2
 8003d82:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d88:	1c9a      	adds	r2, r3, #2
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d94:	b29b      	uxth	r3, r3
 8003d96:	3b01      	subs	r3, #1
 8003d98:	b29a      	uxth	r2, r3
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003da0:	2301      	movs	r3, #1
 8003da2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003da4:	f7fe fae4 	bl	8002370 <HAL_GetTick>
 8003da8:	4602      	mov	r2, r0
 8003daa:	69fb      	ldr	r3, [r7, #28]
 8003dac:	1ad3      	subs	r3, r2, r3
 8003dae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003db0:	429a      	cmp	r2, r3
 8003db2:	d80b      	bhi.n	8003dcc <HAL_SPI_TransmitReceive+0x21c>
 8003db4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dba:	d007      	beq.n	8003dcc <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8003dbc:	2303      	movs	r3, #3
 8003dbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8003dca:	e109      	b.n	8003fe0 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003dd0:	b29b      	uxth	r3, r3
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d19f      	bne.n	8003d16 <HAL_SPI_TransmitReceive+0x166>
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003ddc:	b29b      	uxth	r3, r3
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d199      	bne.n	8003d16 <HAL_SPI_TransmitReceive+0x166>
 8003de2:	e0e3      	b.n	8003fac <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d003      	beq.n	8003df4 <HAL_SPI_TransmitReceive+0x244>
 8003dec:	8a7b      	ldrh	r3, [r7, #18]
 8003dee:	2b01      	cmp	r3, #1
 8003df0:	f040 80cf 	bne.w	8003f92 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d912      	bls.n	8003e24 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e02:	881a      	ldrh	r2, [r3, #0]
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e0e:	1c9a      	adds	r2, r3, #2
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e18:	b29b      	uxth	r3, r3
 8003e1a:	3b02      	subs	r3, #2
 8003e1c:	b29a      	uxth	r2, r3
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003e22:	e0b6      	b.n	8003f92 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	330c      	adds	r3, #12
 8003e2e:	7812      	ldrb	r2, [r2, #0]
 8003e30:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e36:	1c5a      	adds	r2, r3, #1
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e40:	b29b      	uxth	r3, r3
 8003e42:	3b01      	subs	r3, #1
 8003e44:	b29a      	uxth	r2, r3
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e4a:	e0a2      	b.n	8003f92 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	f003 0302 	and.w	r3, r3, #2
 8003e56:	2b02      	cmp	r3, #2
 8003e58:	d134      	bne.n	8003ec4 <HAL_SPI_TransmitReceive+0x314>
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e5e:	b29b      	uxth	r3, r3
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d02f      	beq.n	8003ec4 <HAL_SPI_TransmitReceive+0x314>
 8003e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d12c      	bne.n	8003ec4 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e6e:	b29b      	uxth	r3, r3
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d912      	bls.n	8003e9a <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e78:	881a      	ldrh	r2, [r3, #0]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e84:	1c9a      	adds	r2, r3, #2
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e8e:	b29b      	uxth	r3, r3
 8003e90:	3b02      	subs	r3, #2
 8003e92:	b29a      	uxth	r2, r3
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003e98:	e012      	b.n	8003ec0 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	330c      	adds	r3, #12
 8003ea4:	7812      	ldrb	r2, [r2, #0]
 8003ea6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eac:	1c5a      	adds	r2, r3, #1
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	3b01      	subs	r3, #1
 8003eba:	b29a      	uxth	r2, r3
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	f003 0301 	and.w	r3, r3, #1
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d148      	bne.n	8003f64 <HAL_SPI_TransmitReceive+0x3b4>
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d042      	beq.n	8003f64 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003ee4:	b29b      	uxth	r3, r3
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d923      	bls.n	8003f32 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	68da      	ldr	r2, [r3, #12]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ef4:	b292      	uxth	r2, r2
 8003ef6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003efc:	1c9a      	adds	r2, r3, #2
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003f08:	b29b      	uxth	r3, r3
 8003f0a:	3b02      	subs	r3, #2
 8003f0c:	b29a      	uxth	r2, r3
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003f1a:	b29b      	uxth	r3, r3
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d81f      	bhi.n	8003f60 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	685a      	ldr	r2, [r3, #4]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003f2e:	605a      	str	r2, [r3, #4]
 8003f30:	e016      	b.n	8003f60 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f103 020c 	add.w	r2, r3, #12
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f3e:	7812      	ldrb	r2, [r2, #0]
 8003f40:	b2d2      	uxtb	r2, r2
 8003f42:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f48:	1c5a      	adds	r2, r3, #1
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003f54:	b29b      	uxth	r3, r3
 8003f56:	3b01      	subs	r3, #1
 8003f58:	b29a      	uxth	r2, r3
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003f60:	2301      	movs	r3, #1
 8003f62:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003f64:	f7fe fa04 	bl	8002370 <HAL_GetTick>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	69fb      	ldr	r3, [r7, #28]
 8003f6c:	1ad3      	subs	r3, r2, r3
 8003f6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d803      	bhi.n	8003f7c <HAL_SPI_TransmitReceive+0x3cc>
 8003f74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f7a:	d102      	bne.n	8003f82 <HAL_SPI_TransmitReceive+0x3d2>
 8003f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d107      	bne.n	8003f92 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8003f82:	2303      	movs	r3, #3
 8003f84:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8003f90:	e026      	b.n	8003fe0 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f96:	b29b      	uxth	r3, r3
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	f47f af57 	bne.w	8003e4c <HAL_SPI_TransmitReceive+0x29c>
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003fa4:	b29b      	uxth	r3, r3
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	f47f af50 	bne.w	8003e4c <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003fac:	69fa      	ldr	r2, [r7, #28]
 8003fae:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003fb0:	68f8      	ldr	r0, [r7, #12]
 8003fb2:	f000 f93d 	bl	8004230 <SPI_EndRxTxTransaction>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d005      	beq.n	8003fc8 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	2220      	movs	r2, #32
 8003fc6:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d003      	beq.n	8003fd8 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fd6:	e003      	b.n	8003fe0 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003fe8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	3728      	adds	r7, #40	@ 0x28
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}

08003ff4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b088      	sub	sp, #32
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	60f8      	str	r0, [r7, #12]
 8003ffc:	60b9      	str	r1, [r7, #8]
 8003ffe:	603b      	str	r3, [r7, #0]
 8004000:	4613      	mov	r3, r2
 8004002:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004004:	f7fe f9b4 	bl	8002370 <HAL_GetTick>
 8004008:	4602      	mov	r2, r0
 800400a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800400c:	1a9b      	subs	r3, r3, r2
 800400e:	683a      	ldr	r2, [r7, #0]
 8004010:	4413      	add	r3, r2
 8004012:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004014:	f7fe f9ac 	bl	8002370 <HAL_GetTick>
 8004018:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800401a:	4b39      	ldr	r3, [pc, #228]	@ (8004100 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	015b      	lsls	r3, r3, #5
 8004020:	0d1b      	lsrs	r3, r3, #20
 8004022:	69fa      	ldr	r2, [r7, #28]
 8004024:	fb02 f303 	mul.w	r3, r2, r3
 8004028:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800402a:	e054      	b.n	80040d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004032:	d050      	beq.n	80040d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004034:	f7fe f99c 	bl	8002370 <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	69bb      	ldr	r3, [r7, #24]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	69fa      	ldr	r2, [r7, #28]
 8004040:	429a      	cmp	r2, r3
 8004042:	d902      	bls.n	800404a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004044:	69fb      	ldr	r3, [r7, #28]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d13d      	bne.n	80040c6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	685a      	ldr	r2, [r3, #4]
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004058:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004062:	d111      	bne.n	8004088 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800406c:	d004      	beq.n	8004078 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004076:	d107      	bne.n	8004088 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004086:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800408c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004090:	d10f      	bne.n	80040b2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80040a0:	601a      	str	r2, [r3, #0]
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80040b0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2201      	movs	r2, #1
 80040b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2200      	movs	r2, #0
 80040be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80040c2:	2303      	movs	r3, #3
 80040c4:	e017      	b.n	80040f6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d101      	bne.n	80040d0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80040cc:	2300      	movs	r3, #0
 80040ce:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	3b01      	subs	r3, #1
 80040d4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	689a      	ldr	r2, [r3, #8]
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	4013      	ands	r3, r2
 80040e0:	68ba      	ldr	r2, [r7, #8]
 80040e2:	429a      	cmp	r2, r3
 80040e4:	bf0c      	ite	eq
 80040e6:	2301      	moveq	r3, #1
 80040e8:	2300      	movne	r3, #0
 80040ea:	b2db      	uxtb	r3, r3
 80040ec:	461a      	mov	r2, r3
 80040ee:	79fb      	ldrb	r3, [r7, #7]
 80040f0:	429a      	cmp	r2, r3
 80040f2:	d19b      	bne.n	800402c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80040f4:	2300      	movs	r3, #0
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	3720      	adds	r7, #32
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	bf00      	nop
 8004100:	20000164 	.word	0x20000164

08004104 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b08a      	sub	sp, #40	@ 0x28
 8004108:	af00      	add	r7, sp, #0
 800410a:	60f8      	str	r0, [r7, #12]
 800410c:	60b9      	str	r1, [r7, #8]
 800410e:	607a      	str	r2, [r7, #4]
 8004110:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004112:	2300      	movs	r3, #0
 8004114:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004116:	f7fe f92b 	bl	8002370 <HAL_GetTick>
 800411a:	4602      	mov	r2, r0
 800411c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800411e:	1a9b      	subs	r3, r3, r2
 8004120:	683a      	ldr	r2, [r7, #0]
 8004122:	4413      	add	r3, r2
 8004124:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004126:	f7fe f923 	bl	8002370 <HAL_GetTick>
 800412a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	330c      	adds	r3, #12
 8004132:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004134:	4b3d      	ldr	r3, [pc, #244]	@ (800422c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	4613      	mov	r3, r2
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	4413      	add	r3, r2
 800413e:	00da      	lsls	r2, r3, #3
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	0d1b      	lsrs	r3, r3, #20
 8004144:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004146:	fb02 f303 	mul.w	r3, r2, r3
 800414a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800414c:	e060      	b.n	8004210 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004154:	d107      	bne.n	8004166 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d104      	bne.n	8004166 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800415c:	69fb      	ldr	r3, [r7, #28]
 800415e:	781b      	ldrb	r3, [r3, #0]
 8004160:	b2db      	uxtb	r3, r3
 8004162:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004164:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	f1b3 3fff 	cmp.w	r3, #4294967295
 800416c:	d050      	beq.n	8004210 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800416e:	f7fe f8ff 	bl	8002370 <HAL_GetTick>
 8004172:	4602      	mov	r2, r0
 8004174:	6a3b      	ldr	r3, [r7, #32]
 8004176:	1ad3      	subs	r3, r2, r3
 8004178:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800417a:	429a      	cmp	r2, r3
 800417c:	d902      	bls.n	8004184 <SPI_WaitFifoStateUntilTimeout+0x80>
 800417e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004180:	2b00      	cmp	r3, #0
 8004182:	d13d      	bne.n	8004200 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	685a      	ldr	r2, [r3, #4]
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004192:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800419c:	d111      	bne.n	80041c2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041a6:	d004      	beq.n	80041b2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041b0:	d107      	bne.n	80041c2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041c0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041ca:	d10f      	bne.n	80041ec <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80041da:	601a      	str	r2, [r3, #0]
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80041ea:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2200      	movs	r2, #0
 80041f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80041fc:	2303      	movs	r3, #3
 80041fe:	e010      	b.n	8004222 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004200:	69bb      	ldr	r3, [r7, #24]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d101      	bne.n	800420a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004206:	2300      	movs	r3, #0
 8004208:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800420a:	69bb      	ldr	r3, [r7, #24]
 800420c:	3b01      	subs	r3, #1
 800420e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	689a      	ldr	r2, [r3, #8]
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	4013      	ands	r3, r2
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	429a      	cmp	r2, r3
 800421e:	d196      	bne.n	800414e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004220:	2300      	movs	r3, #0
}
 8004222:	4618      	mov	r0, r3
 8004224:	3728      	adds	r7, #40	@ 0x28
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	bf00      	nop
 800422c:	20000164 	.word	0x20000164

08004230 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b086      	sub	sp, #24
 8004234:	af02      	add	r7, sp, #8
 8004236:	60f8      	str	r0, [r7, #12]
 8004238:	60b9      	str	r1, [r7, #8]
 800423a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	9300      	str	r3, [sp, #0]
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	2200      	movs	r2, #0
 8004244:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004248:	68f8      	ldr	r0, [r7, #12]
 800424a:	f7ff ff5b 	bl	8004104 <SPI_WaitFifoStateUntilTimeout>
 800424e:	4603      	mov	r3, r0
 8004250:	2b00      	cmp	r3, #0
 8004252:	d007      	beq.n	8004264 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004258:	f043 0220 	orr.w	r2, r3, #32
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004260:	2303      	movs	r3, #3
 8004262:	e027      	b.n	80042b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	9300      	str	r3, [sp, #0]
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	2200      	movs	r2, #0
 800426c:	2180      	movs	r1, #128	@ 0x80
 800426e:	68f8      	ldr	r0, [r7, #12]
 8004270:	f7ff fec0 	bl	8003ff4 <SPI_WaitFlagStateUntilTimeout>
 8004274:	4603      	mov	r3, r0
 8004276:	2b00      	cmp	r3, #0
 8004278:	d007      	beq.n	800428a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800427e:	f043 0220 	orr.w	r2, r3, #32
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004286:	2303      	movs	r3, #3
 8004288:	e014      	b.n	80042b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	9300      	str	r3, [sp, #0]
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	2200      	movs	r2, #0
 8004292:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004296:	68f8      	ldr	r0, [r7, #12]
 8004298:	f7ff ff34 	bl	8004104 <SPI_WaitFifoStateUntilTimeout>
 800429c:	4603      	mov	r3, r0
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d007      	beq.n	80042b2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042a6:	f043 0220 	orr.w	r2, r3, #32
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80042ae:	2303      	movs	r3, #3
 80042b0:	e000      	b.n	80042b4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80042b2:	2300      	movs	r3, #0
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	3710      	adds	r7, #16
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}

080042bc <malloc>:
 80042bc:	4b02      	ldr	r3, [pc, #8]	@ (80042c8 <malloc+0xc>)
 80042be:	4601      	mov	r1, r0
 80042c0:	6818      	ldr	r0, [r3, #0]
 80042c2:	f000 b82d 	b.w	8004320 <_malloc_r>
 80042c6:	bf00      	nop
 80042c8:	2000017c 	.word	0x2000017c

080042cc <free>:
 80042cc:	4b02      	ldr	r3, [pc, #8]	@ (80042d8 <free+0xc>)
 80042ce:	4601      	mov	r1, r0
 80042d0:	6818      	ldr	r0, [r3, #0]
 80042d2:	f000 bb89 	b.w	80049e8 <_free_r>
 80042d6:	bf00      	nop
 80042d8:	2000017c 	.word	0x2000017c

080042dc <sbrk_aligned>:
 80042dc:	b570      	push	{r4, r5, r6, lr}
 80042de:	4e0f      	ldr	r6, [pc, #60]	@ (800431c <sbrk_aligned+0x40>)
 80042e0:	460c      	mov	r4, r1
 80042e2:	6831      	ldr	r1, [r6, #0]
 80042e4:	4605      	mov	r5, r0
 80042e6:	b911      	cbnz	r1, 80042ee <sbrk_aligned+0x12>
 80042e8:	f000 fb20 	bl	800492c <_sbrk_r>
 80042ec:	6030      	str	r0, [r6, #0]
 80042ee:	4621      	mov	r1, r4
 80042f0:	4628      	mov	r0, r5
 80042f2:	f000 fb1b 	bl	800492c <_sbrk_r>
 80042f6:	1c43      	adds	r3, r0, #1
 80042f8:	d103      	bne.n	8004302 <sbrk_aligned+0x26>
 80042fa:	f04f 34ff 	mov.w	r4, #4294967295
 80042fe:	4620      	mov	r0, r4
 8004300:	bd70      	pop	{r4, r5, r6, pc}
 8004302:	1cc4      	adds	r4, r0, #3
 8004304:	f024 0403 	bic.w	r4, r4, #3
 8004308:	42a0      	cmp	r0, r4
 800430a:	d0f8      	beq.n	80042fe <sbrk_aligned+0x22>
 800430c:	1a21      	subs	r1, r4, r0
 800430e:	4628      	mov	r0, r5
 8004310:	f000 fb0c 	bl	800492c <_sbrk_r>
 8004314:	3001      	adds	r0, #1
 8004316:	d1f2      	bne.n	80042fe <sbrk_aligned+0x22>
 8004318:	e7ef      	b.n	80042fa <sbrk_aligned+0x1e>
 800431a:	bf00      	nop
 800431c:	20000380 	.word	0x20000380

08004320 <_malloc_r>:
 8004320:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004324:	1ccd      	adds	r5, r1, #3
 8004326:	f025 0503 	bic.w	r5, r5, #3
 800432a:	3508      	adds	r5, #8
 800432c:	2d0c      	cmp	r5, #12
 800432e:	bf38      	it	cc
 8004330:	250c      	movcc	r5, #12
 8004332:	2d00      	cmp	r5, #0
 8004334:	4606      	mov	r6, r0
 8004336:	db01      	blt.n	800433c <_malloc_r+0x1c>
 8004338:	42a9      	cmp	r1, r5
 800433a:	d904      	bls.n	8004346 <_malloc_r+0x26>
 800433c:	230c      	movs	r3, #12
 800433e:	6033      	str	r3, [r6, #0]
 8004340:	2000      	movs	r0, #0
 8004342:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004346:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800441c <_malloc_r+0xfc>
 800434a:	f000 f869 	bl	8004420 <__malloc_lock>
 800434e:	f8d8 3000 	ldr.w	r3, [r8]
 8004352:	461c      	mov	r4, r3
 8004354:	bb44      	cbnz	r4, 80043a8 <_malloc_r+0x88>
 8004356:	4629      	mov	r1, r5
 8004358:	4630      	mov	r0, r6
 800435a:	f7ff ffbf 	bl	80042dc <sbrk_aligned>
 800435e:	1c43      	adds	r3, r0, #1
 8004360:	4604      	mov	r4, r0
 8004362:	d158      	bne.n	8004416 <_malloc_r+0xf6>
 8004364:	f8d8 4000 	ldr.w	r4, [r8]
 8004368:	4627      	mov	r7, r4
 800436a:	2f00      	cmp	r7, #0
 800436c:	d143      	bne.n	80043f6 <_malloc_r+0xd6>
 800436e:	2c00      	cmp	r4, #0
 8004370:	d04b      	beq.n	800440a <_malloc_r+0xea>
 8004372:	6823      	ldr	r3, [r4, #0]
 8004374:	4639      	mov	r1, r7
 8004376:	4630      	mov	r0, r6
 8004378:	eb04 0903 	add.w	r9, r4, r3
 800437c:	f000 fad6 	bl	800492c <_sbrk_r>
 8004380:	4581      	cmp	r9, r0
 8004382:	d142      	bne.n	800440a <_malloc_r+0xea>
 8004384:	6821      	ldr	r1, [r4, #0]
 8004386:	1a6d      	subs	r5, r5, r1
 8004388:	4629      	mov	r1, r5
 800438a:	4630      	mov	r0, r6
 800438c:	f7ff ffa6 	bl	80042dc <sbrk_aligned>
 8004390:	3001      	adds	r0, #1
 8004392:	d03a      	beq.n	800440a <_malloc_r+0xea>
 8004394:	6823      	ldr	r3, [r4, #0]
 8004396:	442b      	add	r3, r5
 8004398:	6023      	str	r3, [r4, #0]
 800439a:	f8d8 3000 	ldr.w	r3, [r8]
 800439e:	685a      	ldr	r2, [r3, #4]
 80043a0:	bb62      	cbnz	r2, 80043fc <_malloc_r+0xdc>
 80043a2:	f8c8 7000 	str.w	r7, [r8]
 80043a6:	e00f      	b.n	80043c8 <_malloc_r+0xa8>
 80043a8:	6822      	ldr	r2, [r4, #0]
 80043aa:	1b52      	subs	r2, r2, r5
 80043ac:	d420      	bmi.n	80043f0 <_malloc_r+0xd0>
 80043ae:	2a0b      	cmp	r2, #11
 80043b0:	d917      	bls.n	80043e2 <_malloc_r+0xc2>
 80043b2:	1961      	adds	r1, r4, r5
 80043b4:	42a3      	cmp	r3, r4
 80043b6:	6025      	str	r5, [r4, #0]
 80043b8:	bf18      	it	ne
 80043ba:	6059      	strne	r1, [r3, #4]
 80043bc:	6863      	ldr	r3, [r4, #4]
 80043be:	bf08      	it	eq
 80043c0:	f8c8 1000 	streq.w	r1, [r8]
 80043c4:	5162      	str	r2, [r4, r5]
 80043c6:	604b      	str	r3, [r1, #4]
 80043c8:	4630      	mov	r0, r6
 80043ca:	f000 f82f 	bl	800442c <__malloc_unlock>
 80043ce:	f104 000b 	add.w	r0, r4, #11
 80043d2:	1d23      	adds	r3, r4, #4
 80043d4:	f020 0007 	bic.w	r0, r0, #7
 80043d8:	1ac2      	subs	r2, r0, r3
 80043da:	bf1c      	itt	ne
 80043dc:	1a1b      	subne	r3, r3, r0
 80043de:	50a3      	strne	r3, [r4, r2]
 80043e0:	e7af      	b.n	8004342 <_malloc_r+0x22>
 80043e2:	6862      	ldr	r2, [r4, #4]
 80043e4:	42a3      	cmp	r3, r4
 80043e6:	bf0c      	ite	eq
 80043e8:	f8c8 2000 	streq.w	r2, [r8]
 80043ec:	605a      	strne	r2, [r3, #4]
 80043ee:	e7eb      	b.n	80043c8 <_malloc_r+0xa8>
 80043f0:	4623      	mov	r3, r4
 80043f2:	6864      	ldr	r4, [r4, #4]
 80043f4:	e7ae      	b.n	8004354 <_malloc_r+0x34>
 80043f6:	463c      	mov	r4, r7
 80043f8:	687f      	ldr	r7, [r7, #4]
 80043fa:	e7b6      	b.n	800436a <_malloc_r+0x4a>
 80043fc:	461a      	mov	r2, r3
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	42a3      	cmp	r3, r4
 8004402:	d1fb      	bne.n	80043fc <_malloc_r+0xdc>
 8004404:	2300      	movs	r3, #0
 8004406:	6053      	str	r3, [r2, #4]
 8004408:	e7de      	b.n	80043c8 <_malloc_r+0xa8>
 800440a:	230c      	movs	r3, #12
 800440c:	6033      	str	r3, [r6, #0]
 800440e:	4630      	mov	r0, r6
 8004410:	f000 f80c 	bl	800442c <__malloc_unlock>
 8004414:	e794      	b.n	8004340 <_malloc_r+0x20>
 8004416:	6005      	str	r5, [r0, #0]
 8004418:	e7d6      	b.n	80043c8 <_malloc_r+0xa8>
 800441a:	bf00      	nop
 800441c:	20000384 	.word	0x20000384

08004420 <__malloc_lock>:
 8004420:	4801      	ldr	r0, [pc, #4]	@ (8004428 <__malloc_lock+0x8>)
 8004422:	f000 bad0 	b.w	80049c6 <__retarget_lock_acquire_recursive>
 8004426:	bf00      	nop
 8004428:	200004c8 	.word	0x200004c8

0800442c <__malloc_unlock>:
 800442c:	4801      	ldr	r0, [pc, #4]	@ (8004434 <__malloc_unlock+0x8>)
 800442e:	f000 bacb 	b.w	80049c8 <__retarget_lock_release_recursive>
 8004432:	bf00      	nop
 8004434:	200004c8 	.word	0x200004c8

08004438 <std>:
 8004438:	2300      	movs	r3, #0
 800443a:	b510      	push	{r4, lr}
 800443c:	4604      	mov	r4, r0
 800443e:	e9c0 3300 	strd	r3, r3, [r0]
 8004442:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004446:	6083      	str	r3, [r0, #8]
 8004448:	8181      	strh	r1, [r0, #12]
 800444a:	6643      	str	r3, [r0, #100]	@ 0x64
 800444c:	81c2      	strh	r2, [r0, #14]
 800444e:	6183      	str	r3, [r0, #24]
 8004450:	4619      	mov	r1, r3
 8004452:	2208      	movs	r2, #8
 8004454:	305c      	adds	r0, #92	@ 0x5c
 8004456:	f000 fa2d 	bl	80048b4 <memset>
 800445a:	4b0d      	ldr	r3, [pc, #52]	@ (8004490 <std+0x58>)
 800445c:	6263      	str	r3, [r4, #36]	@ 0x24
 800445e:	4b0d      	ldr	r3, [pc, #52]	@ (8004494 <std+0x5c>)
 8004460:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004462:	4b0d      	ldr	r3, [pc, #52]	@ (8004498 <std+0x60>)
 8004464:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004466:	4b0d      	ldr	r3, [pc, #52]	@ (800449c <std+0x64>)
 8004468:	6323      	str	r3, [r4, #48]	@ 0x30
 800446a:	4b0d      	ldr	r3, [pc, #52]	@ (80044a0 <std+0x68>)
 800446c:	6224      	str	r4, [r4, #32]
 800446e:	429c      	cmp	r4, r3
 8004470:	d006      	beq.n	8004480 <std+0x48>
 8004472:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004476:	4294      	cmp	r4, r2
 8004478:	d002      	beq.n	8004480 <std+0x48>
 800447a:	33d0      	adds	r3, #208	@ 0xd0
 800447c:	429c      	cmp	r4, r3
 800447e:	d105      	bne.n	800448c <std+0x54>
 8004480:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004484:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004488:	f000 ba9c 	b.w	80049c4 <__retarget_lock_init_recursive>
 800448c:	bd10      	pop	{r4, pc}
 800448e:	bf00      	nop
 8004490:	08004705 	.word	0x08004705
 8004494:	08004727 	.word	0x08004727
 8004498:	0800475f 	.word	0x0800475f
 800449c:	08004783 	.word	0x08004783
 80044a0:	20000388 	.word	0x20000388

080044a4 <stdio_exit_handler>:
 80044a4:	4a02      	ldr	r2, [pc, #8]	@ (80044b0 <stdio_exit_handler+0xc>)
 80044a6:	4903      	ldr	r1, [pc, #12]	@ (80044b4 <stdio_exit_handler+0x10>)
 80044a8:	4803      	ldr	r0, [pc, #12]	@ (80044b8 <stdio_exit_handler+0x14>)
 80044aa:	f000 b869 	b.w	8004580 <_fwalk_sglue>
 80044ae:	bf00      	nop
 80044b0:	20000170 	.word	0x20000170
 80044b4:	080053d5 	.word	0x080053d5
 80044b8:	20000180 	.word	0x20000180

080044bc <cleanup_stdio>:
 80044bc:	6841      	ldr	r1, [r0, #4]
 80044be:	4b0c      	ldr	r3, [pc, #48]	@ (80044f0 <cleanup_stdio+0x34>)
 80044c0:	4299      	cmp	r1, r3
 80044c2:	b510      	push	{r4, lr}
 80044c4:	4604      	mov	r4, r0
 80044c6:	d001      	beq.n	80044cc <cleanup_stdio+0x10>
 80044c8:	f000 ff84 	bl	80053d4 <_fflush_r>
 80044cc:	68a1      	ldr	r1, [r4, #8]
 80044ce:	4b09      	ldr	r3, [pc, #36]	@ (80044f4 <cleanup_stdio+0x38>)
 80044d0:	4299      	cmp	r1, r3
 80044d2:	d002      	beq.n	80044da <cleanup_stdio+0x1e>
 80044d4:	4620      	mov	r0, r4
 80044d6:	f000 ff7d 	bl	80053d4 <_fflush_r>
 80044da:	68e1      	ldr	r1, [r4, #12]
 80044dc:	4b06      	ldr	r3, [pc, #24]	@ (80044f8 <cleanup_stdio+0x3c>)
 80044de:	4299      	cmp	r1, r3
 80044e0:	d004      	beq.n	80044ec <cleanup_stdio+0x30>
 80044e2:	4620      	mov	r0, r4
 80044e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044e8:	f000 bf74 	b.w	80053d4 <_fflush_r>
 80044ec:	bd10      	pop	{r4, pc}
 80044ee:	bf00      	nop
 80044f0:	20000388 	.word	0x20000388
 80044f4:	200003f0 	.word	0x200003f0
 80044f8:	20000458 	.word	0x20000458

080044fc <global_stdio_init.part.0>:
 80044fc:	b510      	push	{r4, lr}
 80044fe:	4b0b      	ldr	r3, [pc, #44]	@ (800452c <global_stdio_init.part.0+0x30>)
 8004500:	4c0b      	ldr	r4, [pc, #44]	@ (8004530 <global_stdio_init.part.0+0x34>)
 8004502:	4a0c      	ldr	r2, [pc, #48]	@ (8004534 <global_stdio_init.part.0+0x38>)
 8004504:	601a      	str	r2, [r3, #0]
 8004506:	4620      	mov	r0, r4
 8004508:	2200      	movs	r2, #0
 800450a:	2104      	movs	r1, #4
 800450c:	f7ff ff94 	bl	8004438 <std>
 8004510:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004514:	2201      	movs	r2, #1
 8004516:	2109      	movs	r1, #9
 8004518:	f7ff ff8e 	bl	8004438 <std>
 800451c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004520:	2202      	movs	r2, #2
 8004522:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004526:	2112      	movs	r1, #18
 8004528:	f7ff bf86 	b.w	8004438 <std>
 800452c:	200004c0 	.word	0x200004c0
 8004530:	20000388 	.word	0x20000388
 8004534:	080044a5 	.word	0x080044a5

08004538 <__sfp_lock_acquire>:
 8004538:	4801      	ldr	r0, [pc, #4]	@ (8004540 <__sfp_lock_acquire+0x8>)
 800453a:	f000 ba44 	b.w	80049c6 <__retarget_lock_acquire_recursive>
 800453e:	bf00      	nop
 8004540:	200004c9 	.word	0x200004c9

08004544 <__sfp_lock_release>:
 8004544:	4801      	ldr	r0, [pc, #4]	@ (800454c <__sfp_lock_release+0x8>)
 8004546:	f000 ba3f 	b.w	80049c8 <__retarget_lock_release_recursive>
 800454a:	bf00      	nop
 800454c:	200004c9 	.word	0x200004c9

08004550 <__sinit>:
 8004550:	b510      	push	{r4, lr}
 8004552:	4604      	mov	r4, r0
 8004554:	f7ff fff0 	bl	8004538 <__sfp_lock_acquire>
 8004558:	6a23      	ldr	r3, [r4, #32]
 800455a:	b11b      	cbz	r3, 8004564 <__sinit+0x14>
 800455c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004560:	f7ff bff0 	b.w	8004544 <__sfp_lock_release>
 8004564:	4b04      	ldr	r3, [pc, #16]	@ (8004578 <__sinit+0x28>)
 8004566:	6223      	str	r3, [r4, #32]
 8004568:	4b04      	ldr	r3, [pc, #16]	@ (800457c <__sinit+0x2c>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d1f5      	bne.n	800455c <__sinit+0xc>
 8004570:	f7ff ffc4 	bl	80044fc <global_stdio_init.part.0>
 8004574:	e7f2      	b.n	800455c <__sinit+0xc>
 8004576:	bf00      	nop
 8004578:	080044bd 	.word	0x080044bd
 800457c:	200004c0 	.word	0x200004c0

08004580 <_fwalk_sglue>:
 8004580:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004584:	4607      	mov	r7, r0
 8004586:	4688      	mov	r8, r1
 8004588:	4614      	mov	r4, r2
 800458a:	2600      	movs	r6, #0
 800458c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004590:	f1b9 0901 	subs.w	r9, r9, #1
 8004594:	d505      	bpl.n	80045a2 <_fwalk_sglue+0x22>
 8004596:	6824      	ldr	r4, [r4, #0]
 8004598:	2c00      	cmp	r4, #0
 800459a:	d1f7      	bne.n	800458c <_fwalk_sglue+0xc>
 800459c:	4630      	mov	r0, r6
 800459e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80045a2:	89ab      	ldrh	r3, [r5, #12]
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d907      	bls.n	80045b8 <_fwalk_sglue+0x38>
 80045a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80045ac:	3301      	adds	r3, #1
 80045ae:	d003      	beq.n	80045b8 <_fwalk_sglue+0x38>
 80045b0:	4629      	mov	r1, r5
 80045b2:	4638      	mov	r0, r7
 80045b4:	47c0      	blx	r8
 80045b6:	4306      	orrs	r6, r0
 80045b8:	3568      	adds	r5, #104	@ 0x68
 80045ba:	e7e9      	b.n	8004590 <_fwalk_sglue+0x10>

080045bc <iprintf>:
 80045bc:	b40f      	push	{r0, r1, r2, r3}
 80045be:	b507      	push	{r0, r1, r2, lr}
 80045c0:	4906      	ldr	r1, [pc, #24]	@ (80045dc <iprintf+0x20>)
 80045c2:	ab04      	add	r3, sp, #16
 80045c4:	6808      	ldr	r0, [r1, #0]
 80045c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80045ca:	6881      	ldr	r1, [r0, #8]
 80045cc:	9301      	str	r3, [sp, #4]
 80045ce:	f000 fbd7 	bl	8004d80 <_vfiprintf_r>
 80045d2:	b003      	add	sp, #12
 80045d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80045d8:	b004      	add	sp, #16
 80045da:	4770      	bx	lr
 80045dc:	2000017c 	.word	0x2000017c

080045e0 <_puts_r>:
 80045e0:	6a03      	ldr	r3, [r0, #32]
 80045e2:	b570      	push	{r4, r5, r6, lr}
 80045e4:	6884      	ldr	r4, [r0, #8]
 80045e6:	4605      	mov	r5, r0
 80045e8:	460e      	mov	r6, r1
 80045ea:	b90b      	cbnz	r3, 80045f0 <_puts_r+0x10>
 80045ec:	f7ff ffb0 	bl	8004550 <__sinit>
 80045f0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80045f2:	07db      	lsls	r3, r3, #31
 80045f4:	d405      	bmi.n	8004602 <_puts_r+0x22>
 80045f6:	89a3      	ldrh	r3, [r4, #12]
 80045f8:	0598      	lsls	r0, r3, #22
 80045fa:	d402      	bmi.n	8004602 <_puts_r+0x22>
 80045fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80045fe:	f000 f9e2 	bl	80049c6 <__retarget_lock_acquire_recursive>
 8004602:	89a3      	ldrh	r3, [r4, #12]
 8004604:	0719      	lsls	r1, r3, #28
 8004606:	d502      	bpl.n	800460e <_puts_r+0x2e>
 8004608:	6923      	ldr	r3, [r4, #16]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d135      	bne.n	800467a <_puts_r+0x9a>
 800460e:	4621      	mov	r1, r4
 8004610:	4628      	mov	r0, r5
 8004612:	f000 f8f9 	bl	8004808 <__swsetup_r>
 8004616:	b380      	cbz	r0, 800467a <_puts_r+0x9a>
 8004618:	f04f 35ff 	mov.w	r5, #4294967295
 800461c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800461e:	07da      	lsls	r2, r3, #31
 8004620:	d405      	bmi.n	800462e <_puts_r+0x4e>
 8004622:	89a3      	ldrh	r3, [r4, #12]
 8004624:	059b      	lsls	r3, r3, #22
 8004626:	d402      	bmi.n	800462e <_puts_r+0x4e>
 8004628:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800462a:	f000 f9cd 	bl	80049c8 <__retarget_lock_release_recursive>
 800462e:	4628      	mov	r0, r5
 8004630:	bd70      	pop	{r4, r5, r6, pc}
 8004632:	2b00      	cmp	r3, #0
 8004634:	da04      	bge.n	8004640 <_puts_r+0x60>
 8004636:	69a2      	ldr	r2, [r4, #24]
 8004638:	429a      	cmp	r2, r3
 800463a:	dc17      	bgt.n	800466c <_puts_r+0x8c>
 800463c:	290a      	cmp	r1, #10
 800463e:	d015      	beq.n	800466c <_puts_r+0x8c>
 8004640:	6823      	ldr	r3, [r4, #0]
 8004642:	1c5a      	adds	r2, r3, #1
 8004644:	6022      	str	r2, [r4, #0]
 8004646:	7019      	strb	r1, [r3, #0]
 8004648:	68a3      	ldr	r3, [r4, #8]
 800464a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800464e:	3b01      	subs	r3, #1
 8004650:	60a3      	str	r3, [r4, #8]
 8004652:	2900      	cmp	r1, #0
 8004654:	d1ed      	bne.n	8004632 <_puts_r+0x52>
 8004656:	2b00      	cmp	r3, #0
 8004658:	da11      	bge.n	800467e <_puts_r+0x9e>
 800465a:	4622      	mov	r2, r4
 800465c:	210a      	movs	r1, #10
 800465e:	4628      	mov	r0, r5
 8004660:	f000 f893 	bl	800478a <__swbuf_r>
 8004664:	3001      	adds	r0, #1
 8004666:	d0d7      	beq.n	8004618 <_puts_r+0x38>
 8004668:	250a      	movs	r5, #10
 800466a:	e7d7      	b.n	800461c <_puts_r+0x3c>
 800466c:	4622      	mov	r2, r4
 800466e:	4628      	mov	r0, r5
 8004670:	f000 f88b 	bl	800478a <__swbuf_r>
 8004674:	3001      	adds	r0, #1
 8004676:	d1e7      	bne.n	8004648 <_puts_r+0x68>
 8004678:	e7ce      	b.n	8004618 <_puts_r+0x38>
 800467a:	3e01      	subs	r6, #1
 800467c:	e7e4      	b.n	8004648 <_puts_r+0x68>
 800467e:	6823      	ldr	r3, [r4, #0]
 8004680:	1c5a      	adds	r2, r3, #1
 8004682:	6022      	str	r2, [r4, #0]
 8004684:	220a      	movs	r2, #10
 8004686:	701a      	strb	r2, [r3, #0]
 8004688:	e7ee      	b.n	8004668 <_puts_r+0x88>
	...

0800468c <puts>:
 800468c:	4b02      	ldr	r3, [pc, #8]	@ (8004698 <puts+0xc>)
 800468e:	4601      	mov	r1, r0
 8004690:	6818      	ldr	r0, [r3, #0]
 8004692:	f7ff bfa5 	b.w	80045e0 <_puts_r>
 8004696:	bf00      	nop
 8004698:	2000017c 	.word	0x2000017c

0800469c <sniprintf>:
 800469c:	b40c      	push	{r2, r3}
 800469e:	b530      	push	{r4, r5, lr}
 80046a0:	4b17      	ldr	r3, [pc, #92]	@ (8004700 <sniprintf+0x64>)
 80046a2:	1e0c      	subs	r4, r1, #0
 80046a4:	681d      	ldr	r5, [r3, #0]
 80046a6:	b09d      	sub	sp, #116	@ 0x74
 80046a8:	da08      	bge.n	80046bc <sniprintf+0x20>
 80046aa:	238b      	movs	r3, #139	@ 0x8b
 80046ac:	602b      	str	r3, [r5, #0]
 80046ae:	f04f 30ff 	mov.w	r0, #4294967295
 80046b2:	b01d      	add	sp, #116	@ 0x74
 80046b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80046b8:	b002      	add	sp, #8
 80046ba:	4770      	bx	lr
 80046bc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80046c0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80046c4:	bf14      	ite	ne
 80046c6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80046ca:	4623      	moveq	r3, r4
 80046cc:	9304      	str	r3, [sp, #16]
 80046ce:	9307      	str	r3, [sp, #28]
 80046d0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80046d4:	9002      	str	r0, [sp, #8]
 80046d6:	9006      	str	r0, [sp, #24]
 80046d8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80046dc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80046de:	ab21      	add	r3, sp, #132	@ 0x84
 80046e0:	a902      	add	r1, sp, #8
 80046e2:	4628      	mov	r0, r5
 80046e4:	9301      	str	r3, [sp, #4]
 80046e6:	f000 fa25 	bl	8004b34 <_svfiprintf_r>
 80046ea:	1c43      	adds	r3, r0, #1
 80046ec:	bfbc      	itt	lt
 80046ee:	238b      	movlt	r3, #139	@ 0x8b
 80046f0:	602b      	strlt	r3, [r5, #0]
 80046f2:	2c00      	cmp	r4, #0
 80046f4:	d0dd      	beq.n	80046b2 <sniprintf+0x16>
 80046f6:	9b02      	ldr	r3, [sp, #8]
 80046f8:	2200      	movs	r2, #0
 80046fa:	701a      	strb	r2, [r3, #0]
 80046fc:	e7d9      	b.n	80046b2 <sniprintf+0x16>
 80046fe:	bf00      	nop
 8004700:	2000017c 	.word	0x2000017c

08004704 <__sread>:
 8004704:	b510      	push	{r4, lr}
 8004706:	460c      	mov	r4, r1
 8004708:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800470c:	f000 f8fc 	bl	8004908 <_read_r>
 8004710:	2800      	cmp	r0, #0
 8004712:	bfab      	itete	ge
 8004714:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004716:	89a3      	ldrhlt	r3, [r4, #12]
 8004718:	181b      	addge	r3, r3, r0
 800471a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800471e:	bfac      	ite	ge
 8004720:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004722:	81a3      	strhlt	r3, [r4, #12]
 8004724:	bd10      	pop	{r4, pc}

08004726 <__swrite>:
 8004726:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800472a:	461f      	mov	r7, r3
 800472c:	898b      	ldrh	r3, [r1, #12]
 800472e:	05db      	lsls	r3, r3, #23
 8004730:	4605      	mov	r5, r0
 8004732:	460c      	mov	r4, r1
 8004734:	4616      	mov	r6, r2
 8004736:	d505      	bpl.n	8004744 <__swrite+0x1e>
 8004738:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800473c:	2302      	movs	r3, #2
 800473e:	2200      	movs	r2, #0
 8004740:	f000 f8d0 	bl	80048e4 <_lseek_r>
 8004744:	89a3      	ldrh	r3, [r4, #12]
 8004746:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800474a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800474e:	81a3      	strh	r3, [r4, #12]
 8004750:	4632      	mov	r2, r6
 8004752:	463b      	mov	r3, r7
 8004754:	4628      	mov	r0, r5
 8004756:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800475a:	f000 b8f7 	b.w	800494c <_write_r>

0800475e <__sseek>:
 800475e:	b510      	push	{r4, lr}
 8004760:	460c      	mov	r4, r1
 8004762:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004766:	f000 f8bd 	bl	80048e4 <_lseek_r>
 800476a:	1c43      	adds	r3, r0, #1
 800476c:	89a3      	ldrh	r3, [r4, #12]
 800476e:	bf15      	itete	ne
 8004770:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004772:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004776:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800477a:	81a3      	strheq	r3, [r4, #12]
 800477c:	bf18      	it	ne
 800477e:	81a3      	strhne	r3, [r4, #12]
 8004780:	bd10      	pop	{r4, pc}

08004782 <__sclose>:
 8004782:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004786:	f000 b89d 	b.w	80048c4 <_close_r>

0800478a <__swbuf_r>:
 800478a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800478c:	460e      	mov	r6, r1
 800478e:	4614      	mov	r4, r2
 8004790:	4605      	mov	r5, r0
 8004792:	b118      	cbz	r0, 800479c <__swbuf_r+0x12>
 8004794:	6a03      	ldr	r3, [r0, #32]
 8004796:	b90b      	cbnz	r3, 800479c <__swbuf_r+0x12>
 8004798:	f7ff feda 	bl	8004550 <__sinit>
 800479c:	69a3      	ldr	r3, [r4, #24]
 800479e:	60a3      	str	r3, [r4, #8]
 80047a0:	89a3      	ldrh	r3, [r4, #12]
 80047a2:	071a      	lsls	r2, r3, #28
 80047a4:	d501      	bpl.n	80047aa <__swbuf_r+0x20>
 80047a6:	6923      	ldr	r3, [r4, #16]
 80047a8:	b943      	cbnz	r3, 80047bc <__swbuf_r+0x32>
 80047aa:	4621      	mov	r1, r4
 80047ac:	4628      	mov	r0, r5
 80047ae:	f000 f82b 	bl	8004808 <__swsetup_r>
 80047b2:	b118      	cbz	r0, 80047bc <__swbuf_r+0x32>
 80047b4:	f04f 37ff 	mov.w	r7, #4294967295
 80047b8:	4638      	mov	r0, r7
 80047ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80047bc:	6823      	ldr	r3, [r4, #0]
 80047be:	6922      	ldr	r2, [r4, #16]
 80047c0:	1a98      	subs	r0, r3, r2
 80047c2:	6963      	ldr	r3, [r4, #20]
 80047c4:	b2f6      	uxtb	r6, r6
 80047c6:	4283      	cmp	r3, r0
 80047c8:	4637      	mov	r7, r6
 80047ca:	dc05      	bgt.n	80047d8 <__swbuf_r+0x4e>
 80047cc:	4621      	mov	r1, r4
 80047ce:	4628      	mov	r0, r5
 80047d0:	f000 fe00 	bl	80053d4 <_fflush_r>
 80047d4:	2800      	cmp	r0, #0
 80047d6:	d1ed      	bne.n	80047b4 <__swbuf_r+0x2a>
 80047d8:	68a3      	ldr	r3, [r4, #8]
 80047da:	3b01      	subs	r3, #1
 80047dc:	60a3      	str	r3, [r4, #8]
 80047de:	6823      	ldr	r3, [r4, #0]
 80047e0:	1c5a      	adds	r2, r3, #1
 80047e2:	6022      	str	r2, [r4, #0]
 80047e4:	701e      	strb	r6, [r3, #0]
 80047e6:	6962      	ldr	r2, [r4, #20]
 80047e8:	1c43      	adds	r3, r0, #1
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d004      	beq.n	80047f8 <__swbuf_r+0x6e>
 80047ee:	89a3      	ldrh	r3, [r4, #12]
 80047f0:	07db      	lsls	r3, r3, #31
 80047f2:	d5e1      	bpl.n	80047b8 <__swbuf_r+0x2e>
 80047f4:	2e0a      	cmp	r6, #10
 80047f6:	d1df      	bne.n	80047b8 <__swbuf_r+0x2e>
 80047f8:	4621      	mov	r1, r4
 80047fa:	4628      	mov	r0, r5
 80047fc:	f000 fdea 	bl	80053d4 <_fflush_r>
 8004800:	2800      	cmp	r0, #0
 8004802:	d0d9      	beq.n	80047b8 <__swbuf_r+0x2e>
 8004804:	e7d6      	b.n	80047b4 <__swbuf_r+0x2a>
	...

08004808 <__swsetup_r>:
 8004808:	b538      	push	{r3, r4, r5, lr}
 800480a:	4b29      	ldr	r3, [pc, #164]	@ (80048b0 <__swsetup_r+0xa8>)
 800480c:	4605      	mov	r5, r0
 800480e:	6818      	ldr	r0, [r3, #0]
 8004810:	460c      	mov	r4, r1
 8004812:	b118      	cbz	r0, 800481c <__swsetup_r+0x14>
 8004814:	6a03      	ldr	r3, [r0, #32]
 8004816:	b90b      	cbnz	r3, 800481c <__swsetup_r+0x14>
 8004818:	f7ff fe9a 	bl	8004550 <__sinit>
 800481c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004820:	0719      	lsls	r1, r3, #28
 8004822:	d422      	bmi.n	800486a <__swsetup_r+0x62>
 8004824:	06da      	lsls	r2, r3, #27
 8004826:	d407      	bmi.n	8004838 <__swsetup_r+0x30>
 8004828:	2209      	movs	r2, #9
 800482a:	602a      	str	r2, [r5, #0]
 800482c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004830:	81a3      	strh	r3, [r4, #12]
 8004832:	f04f 30ff 	mov.w	r0, #4294967295
 8004836:	e033      	b.n	80048a0 <__swsetup_r+0x98>
 8004838:	0758      	lsls	r0, r3, #29
 800483a:	d512      	bpl.n	8004862 <__swsetup_r+0x5a>
 800483c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800483e:	b141      	cbz	r1, 8004852 <__swsetup_r+0x4a>
 8004840:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004844:	4299      	cmp	r1, r3
 8004846:	d002      	beq.n	800484e <__swsetup_r+0x46>
 8004848:	4628      	mov	r0, r5
 800484a:	f000 f8cd 	bl	80049e8 <_free_r>
 800484e:	2300      	movs	r3, #0
 8004850:	6363      	str	r3, [r4, #52]	@ 0x34
 8004852:	89a3      	ldrh	r3, [r4, #12]
 8004854:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004858:	81a3      	strh	r3, [r4, #12]
 800485a:	2300      	movs	r3, #0
 800485c:	6063      	str	r3, [r4, #4]
 800485e:	6923      	ldr	r3, [r4, #16]
 8004860:	6023      	str	r3, [r4, #0]
 8004862:	89a3      	ldrh	r3, [r4, #12]
 8004864:	f043 0308 	orr.w	r3, r3, #8
 8004868:	81a3      	strh	r3, [r4, #12]
 800486a:	6923      	ldr	r3, [r4, #16]
 800486c:	b94b      	cbnz	r3, 8004882 <__swsetup_r+0x7a>
 800486e:	89a3      	ldrh	r3, [r4, #12]
 8004870:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004874:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004878:	d003      	beq.n	8004882 <__swsetup_r+0x7a>
 800487a:	4621      	mov	r1, r4
 800487c:	4628      	mov	r0, r5
 800487e:	f000 fdf7 	bl	8005470 <__smakebuf_r>
 8004882:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004886:	f013 0201 	ands.w	r2, r3, #1
 800488a:	d00a      	beq.n	80048a2 <__swsetup_r+0x9a>
 800488c:	2200      	movs	r2, #0
 800488e:	60a2      	str	r2, [r4, #8]
 8004890:	6962      	ldr	r2, [r4, #20]
 8004892:	4252      	negs	r2, r2
 8004894:	61a2      	str	r2, [r4, #24]
 8004896:	6922      	ldr	r2, [r4, #16]
 8004898:	b942      	cbnz	r2, 80048ac <__swsetup_r+0xa4>
 800489a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800489e:	d1c5      	bne.n	800482c <__swsetup_r+0x24>
 80048a0:	bd38      	pop	{r3, r4, r5, pc}
 80048a2:	0799      	lsls	r1, r3, #30
 80048a4:	bf58      	it	pl
 80048a6:	6962      	ldrpl	r2, [r4, #20]
 80048a8:	60a2      	str	r2, [r4, #8]
 80048aa:	e7f4      	b.n	8004896 <__swsetup_r+0x8e>
 80048ac:	2000      	movs	r0, #0
 80048ae:	e7f7      	b.n	80048a0 <__swsetup_r+0x98>
 80048b0:	2000017c 	.word	0x2000017c

080048b4 <memset>:
 80048b4:	4402      	add	r2, r0
 80048b6:	4603      	mov	r3, r0
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d100      	bne.n	80048be <memset+0xa>
 80048bc:	4770      	bx	lr
 80048be:	f803 1b01 	strb.w	r1, [r3], #1
 80048c2:	e7f9      	b.n	80048b8 <memset+0x4>

080048c4 <_close_r>:
 80048c4:	b538      	push	{r3, r4, r5, lr}
 80048c6:	4d06      	ldr	r5, [pc, #24]	@ (80048e0 <_close_r+0x1c>)
 80048c8:	2300      	movs	r3, #0
 80048ca:	4604      	mov	r4, r0
 80048cc:	4608      	mov	r0, r1
 80048ce:	602b      	str	r3, [r5, #0]
 80048d0:	f7fd fb90 	bl	8001ff4 <_close>
 80048d4:	1c43      	adds	r3, r0, #1
 80048d6:	d102      	bne.n	80048de <_close_r+0x1a>
 80048d8:	682b      	ldr	r3, [r5, #0]
 80048da:	b103      	cbz	r3, 80048de <_close_r+0x1a>
 80048dc:	6023      	str	r3, [r4, #0]
 80048de:	bd38      	pop	{r3, r4, r5, pc}
 80048e0:	200004c4 	.word	0x200004c4

080048e4 <_lseek_r>:
 80048e4:	b538      	push	{r3, r4, r5, lr}
 80048e6:	4d07      	ldr	r5, [pc, #28]	@ (8004904 <_lseek_r+0x20>)
 80048e8:	4604      	mov	r4, r0
 80048ea:	4608      	mov	r0, r1
 80048ec:	4611      	mov	r1, r2
 80048ee:	2200      	movs	r2, #0
 80048f0:	602a      	str	r2, [r5, #0]
 80048f2:	461a      	mov	r2, r3
 80048f4:	f7fd fba5 	bl	8002042 <_lseek>
 80048f8:	1c43      	adds	r3, r0, #1
 80048fa:	d102      	bne.n	8004902 <_lseek_r+0x1e>
 80048fc:	682b      	ldr	r3, [r5, #0]
 80048fe:	b103      	cbz	r3, 8004902 <_lseek_r+0x1e>
 8004900:	6023      	str	r3, [r4, #0]
 8004902:	bd38      	pop	{r3, r4, r5, pc}
 8004904:	200004c4 	.word	0x200004c4

08004908 <_read_r>:
 8004908:	b538      	push	{r3, r4, r5, lr}
 800490a:	4d07      	ldr	r5, [pc, #28]	@ (8004928 <_read_r+0x20>)
 800490c:	4604      	mov	r4, r0
 800490e:	4608      	mov	r0, r1
 8004910:	4611      	mov	r1, r2
 8004912:	2200      	movs	r2, #0
 8004914:	602a      	str	r2, [r5, #0]
 8004916:	461a      	mov	r2, r3
 8004918:	f7fd fb06 	bl	8001f28 <_read>
 800491c:	1c43      	adds	r3, r0, #1
 800491e:	d102      	bne.n	8004926 <_read_r+0x1e>
 8004920:	682b      	ldr	r3, [r5, #0]
 8004922:	b103      	cbz	r3, 8004926 <_read_r+0x1e>
 8004924:	6023      	str	r3, [r4, #0]
 8004926:	bd38      	pop	{r3, r4, r5, pc}
 8004928:	200004c4 	.word	0x200004c4

0800492c <_sbrk_r>:
 800492c:	b538      	push	{r3, r4, r5, lr}
 800492e:	4d06      	ldr	r5, [pc, #24]	@ (8004948 <_sbrk_r+0x1c>)
 8004930:	2300      	movs	r3, #0
 8004932:	4604      	mov	r4, r0
 8004934:	4608      	mov	r0, r1
 8004936:	602b      	str	r3, [r5, #0]
 8004938:	f7fd fb30 	bl	8001f9c <_sbrk>
 800493c:	1c43      	adds	r3, r0, #1
 800493e:	d102      	bne.n	8004946 <_sbrk_r+0x1a>
 8004940:	682b      	ldr	r3, [r5, #0]
 8004942:	b103      	cbz	r3, 8004946 <_sbrk_r+0x1a>
 8004944:	6023      	str	r3, [r4, #0]
 8004946:	bd38      	pop	{r3, r4, r5, pc}
 8004948:	200004c4 	.word	0x200004c4

0800494c <_write_r>:
 800494c:	b538      	push	{r3, r4, r5, lr}
 800494e:	4d07      	ldr	r5, [pc, #28]	@ (800496c <_write_r+0x20>)
 8004950:	4604      	mov	r4, r0
 8004952:	4608      	mov	r0, r1
 8004954:	4611      	mov	r1, r2
 8004956:	2200      	movs	r2, #0
 8004958:	602a      	str	r2, [r5, #0]
 800495a:	461a      	mov	r2, r3
 800495c:	f7fd fb01 	bl	8001f62 <_write>
 8004960:	1c43      	adds	r3, r0, #1
 8004962:	d102      	bne.n	800496a <_write_r+0x1e>
 8004964:	682b      	ldr	r3, [r5, #0]
 8004966:	b103      	cbz	r3, 800496a <_write_r+0x1e>
 8004968:	6023      	str	r3, [r4, #0]
 800496a:	bd38      	pop	{r3, r4, r5, pc}
 800496c:	200004c4 	.word	0x200004c4

08004970 <__errno>:
 8004970:	4b01      	ldr	r3, [pc, #4]	@ (8004978 <__errno+0x8>)
 8004972:	6818      	ldr	r0, [r3, #0]
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop
 8004978:	2000017c 	.word	0x2000017c

0800497c <__libc_init_array>:
 800497c:	b570      	push	{r4, r5, r6, lr}
 800497e:	4d0d      	ldr	r5, [pc, #52]	@ (80049b4 <__libc_init_array+0x38>)
 8004980:	4c0d      	ldr	r4, [pc, #52]	@ (80049b8 <__libc_init_array+0x3c>)
 8004982:	1b64      	subs	r4, r4, r5
 8004984:	10a4      	asrs	r4, r4, #2
 8004986:	2600      	movs	r6, #0
 8004988:	42a6      	cmp	r6, r4
 800498a:	d109      	bne.n	80049a0 <__libc_init_array+0x24>
 800498c:	4d0b      	ldr	r5, [pc, #44]	@ (80049bc <__libc_init_array+0x40>)
 800498e:	4c0c      	ldr	r4, [pc, #48]	@ (80049c0 <__libc_init_array+0x44>)
 8004990:	f000 fe1c 	bl	80055cc <_init>
 8004994:	1b64      	subs	r4, r4, r5
 8004996:	10a4      	asrs	r4, r4, #2
 8004998:	2600      	movs	r6, #0
 800499a:	42a6      	cmp	r6, r4
 800499c:	d105      	bne.n	80049aa <__libc_init_array+0x2e>
 800499e:	bd70      	pop	{r4, r5, r6, pc}
 80049a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80049a4:	4798      	blx	r3
 80049a6:	3601      	adds	r6, #1
 80049a8:	e7ee      	b.n	8004988 <__libc_init_array+0xc>
 80049aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80049ae:	4798      	blx	r3
 80049b0:	3601      	adds	r6, #1
 80049b2:	e7f2      	b.n	800499a <__libc_init_array+0x1e>
 80049b4:	080056c0 	.word	0x080056c0
 80049b8:	080056c0 	.word	0x080056c0
 80049bc:	080056c0 	.word	0x080056c0
 80049c0:	080056c4 	.word	0x080056c4

080049c4 <__retarget_lock_init_recursive>:
 80049c4:	4770      	bx	lr

080049c6 <__retarget_lock_acquire_recursive>:
 80049c6:	4770      	bx	lr

080049c8 <__retarget_lock_release_recursive>:
 80049c8:	4770      	bx	lr

080049ca <memcpy>:
 80049ca:	440a      	add	r2, r1
 80049cc:	4291      	cmp	r1, r2
 80049ce:	f100 33ff 	add.w	r3, r0, #4294967295
 80049d2:	d100      	bne.n	80049d6 <memcpy+0xc>
 80049d4:	4770      	bx	lr
 80049d6:	b510      	push	{r4, lr}
 80049d8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80049dc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80049e0:	4291      	cmp	r1, r2
 80049e2:	d1f9      	bne.n	80049d8 <memcpy+0xe>
 80049e4:	bd10      	pop	{r4, pc}
	...

080049e8 <_free_r>:
 80049e8:	b538      	push	{r3, r4, r5, lr}
 80049ea:	4605      	mov	r5, r0
 80049ec:	2900      	cmp	r1, #0
 80049ee:	d041      	beq.n	8004a74 <_free_r+0x8c>
 80049f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80049f4:	1f0c      	subs	r4, r1, #4
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	bfb8      	it	lt
 80049fa:	18e4      	addlt	r4, r4, r3
 80049fc:	f7ff fd10 	bl	8004420 <__malloc_lock>
 8004a00:	4a1d      	ldr	r2, [pc, #116]	@ (8004a78 <_free_r+0x90>)
 8004a02:	6813      	ldr	r3, [r2, #0]
 8004a04:	b933      	cbnz	r3, 8004a14 <_free_r+0x2c>
 8004a06:	6063      	str	r3, [r4, #4]
 8004a08:	6014      	str	r4, [r2, #0]
 8004a0a:	4628      	mov	r0, r5
 8004a0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004a10:	f7ff bd0c 	b.w	800442c <__malloc_unlock>
 8004a14:	42a3      	cmp	r3, r4
 8004a16:	d908      	bls.n	8004a2a <_free_r+0x42>
 8004a18:	6820      	ldr	r0, [r4, #0]
 8004a1a:	1821      	adds	r1, r4, r0
 8004a1c:	428b      	cmp	r3, r1
 8004a1e:	bf01      	itttt	eq
 8004a20:	6819      	ldreq	r1, [r3, #0]
 8004a22:	685b      	ldreq	r3, [r3, #4]
 8004a24:	1809      	addeq	r1, r1, r0
 8004a26:	6021      	streq	r1, [r4, #0]
 8004a28:	e7ed      	b.n	8004a06 <_free_r+0x1e>
 8004a2a:	461a      	mov	r2, r3
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	b10b      	cbz	r3, 8004a34 <_free_r+0x4c>
 8004a30:	42a3      	cmp	r3, r4
 8004a32:	d9fa      	bls.n	8004a2a <_free_r+0x42>
 8004a34:	6811      	ldr	r1, [r2, #0]
 8004a36:	1850      	adds	r0, r2, r1
 8004a38:	42a0      	cmp	r0, r4
 8004a3a:	d10b      	bne.n	8004a54 <_free_r+0x6c>
 8004a3c:	6820      	ldr	r0, [r4, #0]
 8004a3e:	4401      	add	r1, r0
 8004a40:	1850      	adds	r0, r2, r1
 8004a42:	4283      	cmp	r3, r0
 8004a44:	6011      	str	r1, [r2, #0]
 8004a46:	d1e0      	bne.n	8004a0a <_free_r+0x22>
 8004a48:	6818      	ldr	r0, [r3, #0]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	6053      	str	r3, [r2, #4]
 8004a4e:	4408      	add	r0, r1
 8004a50:	6010      	str	r0, [r2, #0]
 8004a52:	e7da      	b.n	8004a0a <_free_r+0x22>
 8004a54:	d902      	bls.n	8004a5c <_free_r+0x74>
 8004a56:	230c      	movs	r3, #12
 8004a58:	602b      	str	r3, [r5, #0]
 8004a5a:	e7d6      	b.n	8004a0a <_free_r+0x22>
 8004a5c:	6820      	ldr	r0, [r4, #0]
 8004a5e:	1821      	adds	r1, r4, r0
 8004a60:	428b      	cmp	r3, r1
 8004a62:	bf04      	itt	eq
 8004a64:	6819      	ldreq	r1, [r3, #0]
 8004a66:	685b      	ldreq	r3, [r3, #4]
 8004a68:	6063      	str	r3, [r4, #4]
 8004a6a:	bf04      	itt	eq
 8004a6c:	1809      	addeq	r1, r1, r0
 8004a6e:	6021      	streq	r1, [r4, #0]
 8004a70:	6054      	str	r4, [r2, #4]
 8004a72:	e7ca      	b.n	8004a0a <_free_r+0x22>
 8004a74:	bd38      	pop	{r3, r4, r5, pc}
 8004a76:	bf00      	nop
 8004a78:	20000384 	.word	0x20000384

08004a7c <__ssputs_r>:
 8004a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a80:	688e      	ldr	r6, [r1, #8]
 8004a82:	461f      	mov	r7, r3
 8004a84:	42be      	cmp	r6, r7
 8004a86:	680b      	ldr	r3, [r1, #0]
 8004a88:	4682      	mov	sl, r0
 8004a8a:	460c      	mov	r4, r1
 8004a8c:	4690      	mov	r8, r2
 8004a8e:	d82d      	bhi.n	8004aec <__ssputs_r+0x70>
 8004a90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004a94:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004a98:	d026      	beq.n	8004ae8 <__ssputs_r+0x6c>
 8004a9a:	6965      	ldr	r5, [r4, #20]
 8004a9c:	6909      	ldr	r1, [r1, #16]
 8004a9e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004aa2:	eba3 0901 	sub.w	r9, r3, r1
 8004aa6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004aaa:	1c7b      	adds	r3, r7, #1
 8004aac:	444b      	add	r3, r9
 8004aae:	106d      	asrs	r5, r5, #1
 8004ab0:	429d      	cmp	r5, r3
 8004ab2:	bf38      	it	cc
 8004ab4:	461d      	movcc	r5, r3
 8004ab6:	0553      	lsls	r3, r2, #21
 8004ab8:	d527      	bpl.n	8004b0a <__ssputs_r+0x8e>
 8004aba:	4629      	mov	r1, r5
 8004abc:	f7ff fc30 	bl	8004320 <_malloc_r>
 8004ac0:	4606      	mov	r6, r0
 8004ac2:	b360      	cbz	r0, 8004b1e <__ssputs_r+0xa2>
 8004ac4:	6921      	ldr	r1, [r4, #16]
 8004ac6:	464a      	mov	r2, r9
 8004ac8:	f7ff ff7f 	bl	80049ca <memcpy>
 8004acc:	89a3      	ldrh	r3, [r4, #12]
 8004ace:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004ad2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ad6:	81a3      	strh	r3, [r4, #12]
 8004ad8:	6126      	str	r6, [r4, #16]
 8004ada:	6165      	str	r5, [r4, #20]
 8004adc:	444e      	add	r6, r9
 8004ade:	eba5 0509 	sub.w	r5, r5, r9
 8004ae2:	6026      	str	r6, [r4, #0]
 8004ae4:	60a5      	str	r5, [r4, #8]
 8004ae6:	463e      	mov	r6, r7
 8004ae8:	42be      	cmp	r6, r7
 8004aea:	d900      	bls.n	8004aee <__ssputs_r+0x72>
 8004aec:	463e      	mov	r6, r7
 8004aee:	6820      	ldr	r0, [r4, #0]
 8004af0:	4632      	mov	r2, r6
 8004af2:	4641      	mov	r1, r8
 8004af4:	f000 fcf8 	bl	80054e8 <memmove>
 8004af8:	68a3      	ldr	r3, [r4, #8]
 8004afa:	1b9b      	subs	r3, r3, r6
 8004afc:	60a3      	str	r3, [r4, #8]
 8004afe:	6823      	ldr	r3, [r4, #0]
 8004b00:	4433      	add	r3, r6
 8004b02:	6023      	str	r3, [r4, #0]
 8004b04:	2000      	movs	r0, #0
 8004b06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b0a:	462a      	mov	r2, r5
 8004b0c:	f000 fd28 	bl	8005560 <_realloc_r>
 8004b10:	4606      	mov	r6, r0
 8004b12:	2800      	cmp	r0, #0
 8004b14:	d1e0      	bne.n	8004ad8 <__ssputs_r+0x5c>
 8004b16:	6921      	ldr	r1, [r4, #16]
 8004b18:	4650      	mov	r0, sl
 8004b1a:	f7ff ff65 	bl	80049e8 <_free_r>
 8004b1e:	230c      	movs	r3, #12
 8004b20:	f8ca 3000 	str.w	r3, [sl]
 8004b24:	89a3      	ldrh	r3, [r4, #12]
 8004b26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b2a:	81a3      	strh	r3, [r4, #12]
 8004b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b30:	e7e9      	b.n	8004b06 <__ssputs_r+0x8a>
	...

08004b34 <_svfiprintf_r>:
 8004b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b38:	4698      	mov	r8, r3
 8004b3a:	898b      	ldrh	r3, [r1, #12]
 8004b3c:	061b      	lsls	r3, r3, #24
 8004b3e:	b09d      	sub	sp, #116	@ 0x74
 8004b40:	4607      	mov	r7, r0
 8004b42:	460d      	mov	r5, r1
 8004b44:	4614      	mov	r4, r2
 8004b46:	d510      	bpl.n	8004b6a <_svfiprintf_r+0x36>
 8004b48:	690b      	ldr	r3, [r1, #16]
 8004b4a:	b973      	cbnz	r3, 8004b6a <_svfiprintf_r+0x36>
 8004b4c:	2140      	movs	r1, #64	@ 0x40
 8004b4e:	f7ff fbe7 	bl	8004320 <_malloc_r>
 8004b52:	6028      	str	r0, [r5, #0]
 8004b54:	6128      	str	r0, [r5, #16]
 8004b56:	b930      	cbnz	r0, 8004b66 <_svfiprintf_r+0x32>
 8004b58:	230c      	movs	r3, #12
 8004b5a:	603b      	str	r3, [r7, #0]
 8004b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b60:	b01d      	add	sp, #116	@ 0x74
 8004b62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b66:	2340      	movs	r3, #64	@ 0x40
 8004b68:	616b      	str	r3, [r5, #20]
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004b6e:	2320      	movs	r3, #32
 8004b70:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004b74:	f8cd 800c 	str.w	r8, [sp, #12]
 8004b78:	2330      	movs	r3, #48	@ 0x30
 8004b7a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004d18 <_svfiprintf_r+0x1e4>
 8004b7e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004b82:	f04f 0901 	mov.w	r9, #1
 8004b86:	4623      	mov	r3, r4
 8004b88:	469a      	mov	sl, r3
 8004b8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b8e:	b10a      	cbz	r2, 8004b94 <_svfiprintf_r+0x60>
 8004b90:	2a25      	cmp	r2, #37	@ 0x25
 8004b92:	d1f9      	bne.n	8004b88 <_svfiprintf_r+0x54>
 8004b94:	ebba 0b04 	subs.w	fp, sl, r4
 8004b98:	d00b      	beq.n	8004bb2 <_svfiprintf_r+0x7e>
 8004b9a:	465b      	mov	r3, fp
 8004b9c:	4622      	mov	r2, r4
 8004b9e:	4629      	mov	r1, r5
 8004ba0:	4638      	mov	r0, r7
 8004ba2:	f7ff ff6b 	bl	8004a7c <__ssputs_r>
 8004ba6:	3001      	adds	r0, #1
 8004ba8:	f000 80a7 	beq.w	8004cfa <_svfiprintf_r+0x1c6>
 8004bac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004bae:	445a      	add	r2, fp
 8004bb0:	9209      	str	r2, [sp, #36]	@ 0x24
 8004bb2:	f89a 3000 	ldrb.w	r3, [sl]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	f000 809f 	beq.w	8004cfa <_svfiprintf_r+0x1c6>
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	f04f 32ff 	mov.w	r2, #4294967295
 8004bc2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004bc6:	f10a 0a01 	add.w	sl, sl, #1
 8004bca:	9304      	str	r3, [sp, #16]
 8004bcc:	9307      	str	r3, [sp, #28]
 8004bce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004bd2:	931a      	str	r3, [sp, #104]	@ 0x68
 8004bd4:	4654      	mov	r4, sl
 8004bd6:	2205      	movs	r2, #5
 8004bd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004bdc:	484e      	ldr	r0, [pc, #312]	@ (8004d18 <_svfiprintf_r+0x1e4>)
 8004bde:	f7fb faff 	bl	80001e0 <memchr>
 8004be2:	9a04      	ldr	r2, [sp, #16]
 8004be4:	b9d8      	cbnz	r0, 8004c1e <_svfiprintf_r+0xea>
 8004be6:	06d0      	lsls	r0, r2, #27
 8004be8:	bf44      	itt	mi
 8004bea:	2320      	movmi	r3, #32
 8004bec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004bf0:	0711      	lsls	r1, r2, #28
 8004bf2:	bf44      	itt	mi
 8004bf4:	232b      	movmi	r3, #43	@ 0x2b
 8004bf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004bfa:	f89a 3000 	ldrb.w	r3, [sl]
 8004bfe:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c00:	d015      	beq.n	8004c2e <_svfiprintf_r+0xfa>
 8004c02:	9a07      	ldr	r2, [sp, #28]
 8004c04:	4654      	mov	r4, sl
 8004c06:	2000      	movs	r0, #0
 8004c08:	f04f 0c0a 	mov.w	ip, #10
 8004c0c:	4621      	mov	r1, r4
 8004c0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004c12:	3b30      	subs	r3, #48	@ 0x30
 8004c14:	2b09      	cmp	r3, #9
 8004c16:	d94b      	bls.n	8004cb0 <_svfiprintf_r+0x17c>
 8004c18:	b1b0      	cbz	r0, 8004c48 <_svfiprintf_r+0x114>
 8004c1a:	9207      	str	r2, [sp, #28]
 8004c1c:	e014      	b.n	8004c48 <_svfiprintf_r+0x114>
 8004c1e:	eba0 0308 	sub.w	r3, r0, r8
 8004c22:	fa09 f303 	lsl.w	r3, r9, r3
 8004c26:	4313      	orrs	r3, r2
 8004c28:	9304      	str	r3, [sp, #16]
 8004c2a:	46a2      	mov	sl, r4
 8004c2c:	e7d2      	b.n	8004bd4 <_svfiprintf_r+0xa0>
 8004c2e:	9b03      	ldr	r3, [sp, #12]
 8004c30:	1d19      	adds	r1, r3, #4
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	9103      	str	r1, [sp, #12]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	bfbb      	ittet	lt
 8004c3a:	425b      	neglt	r3, r3
 8004c3c:	f042 0202 	orrlt.w	r2, r2, #2
 8004c40:	9307      	strge	r3, [sp, #28]
 8004c42:	9307      	strlt	r3, [sp, #28]
 8004c44:	bfb8      	it	lt
 8004c46:	9204      	strlt	r2, [sp, #16]
 8004c48:	7823      	ldrb	r3, [r4, #0]
 8004c4a:	2b2e      	cmp	r3, #46	@ 0x2e
 8004c4c:	d10a      	bne.n	8004c64 <_svfiprintf_r+0x130>
 8004c4e:	7863      	ldrb	r3, [r4, #1]
 8004c50:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c52:	d132      	bne.n	8004cba <_svfiprintf_r+0x186>
 8004c54:	9b03      	ldr	r3, [sp, #12]
 8004c56:	1d1a      	adds	r2, r3, #4
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	9203      	str	r2, [sp, #12]
 8004c5c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004c60:	3402      	adds	r4, #2
 8004c62:	9305      	str	r3, [sp, #20]
 8004c64:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004d28 <_svfiprintf_r+0x1f4>
 8004c68:	7821      	ldrb	r1, [r4, #0]
 8004c6a:	2203      	movs	r2, #3
 8004c6c:	4650      	mov	r0, sl
 8004c6e:	f7fb fab7 	bl	80001e0 <memchr>
 8004c72:	b138      	cbz	r0, 8004c84 <_svfiprintf_r+0x150>
 8004c74:	9b04      	ldr	r3, [sp, #16]
 8004c76:	eba0 000a 	sub.w	r0, r0, sl
 8004c7a:	2240      	movs	r2, #64	@ 0x40
 8004c7c:	4082      	lsls	r2, r0
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	3401      	adds	r4, #1
 8004c82:	9304      	str	r3, [sp, #16]
 8004c84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c88:	4824      	ldr	r0, [pc, #144]	@ (8004d1c <_svfiprintf_r+0x1e8>)
 8004c8a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004c8e:	2206      	movs	r2, #6
 8004c90:	f7fb faa6 	bl	80001e0 <memchr>
 8004c94:	2800      	cmp	r0, #0
 8004c96:	d036      	beq.n	8004d06 <_svfiprintf_r+0x1d2>
 8004c98:	4b21      	ldr	r3, [pc, #132]	@ (8004d20 <_svfiprintf_r+0x1ec>)
 8004c9a:	bb1b      	cbnz	r3, 8004ce4 <_svfiprintf_r+0x1b0>
 8004c9c:	9b03      	ldr	r3, [sp, #12]
 8004c9e:	3307      	adds	r3, #7
 8004ca0:	f023 0307 	bic.w	r3, r3, #7
 8004ca4:	3308      	adds	r3, #8
 8004ca6:	9303      	str	r3, [sp, #12]
 8004ca8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004caa:	4433      	add	r3, r6
 8004cac:	9309      	str	r3, [sp, #36]	@ 0x24
 8004cae:	e76a      	b.n	8004b86 <_svfiprintf_r+0x52>
 8004cb0:	fb0c 3202 	mla	r2, ip, r2, r3
 8004cb4:	460c      	mov	r4, r1
 8004cb6:	2001      	movs	r0, #1
 8004cb8:	e7a8      	b.n	8004c0c <_svfiprintf_r+0xd8>
 8004cba:	2300      	movs	r3, #0
 8004cbc:	3401      	adds	r4, #1
 8004cbe:	9305      	str	r3, [sp, #20]
 8004cc0:	4619      	mov	r1, r3
 8004cc2:	f04f 0c0a 	mov.w	ip, #10
 8004cc6:	4620      	mov	r0, r4
 8004cc8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004ccc:	3a30      	subs	r2, #48	@ 0x30
 8004cce:	2a09      	cmp	r2, #9
 8004cd0:	d903      	bls.n	8004cda <_svfiprintf_r+0x1a6>
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d0c6      	beq.n	8004c64 <_svfiprintf_r+0x130>
 8004cd6:	9105      	str	r1, [sp, #20]
 8004cd8:	e7c4      	b.n	8004c64 <_svfiprintf_r+0x130>
 8004cda:	fb0c 2101 	mla	r1, ip, r1, r2
 8004cde:	4604      	mov	r4, r0
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	e7f0      	b.n	8004cc6 <_svfiprintf_r+0x192>
 8004ce4:	ab03      	add	r3, sp, #12
 8004ce6:	9300      	str	r3, [sp, #0]
 8004ce8:	462a      	mov	r2, r5
 8004cea:	4b0e      	ldr	r3, [pc, #56]	@ (8004d24 <_svfiprintf_r+0x1f0>)
 8004cec:	a904      	add	r1, sp, #16
 8004cee:	4638      	mov	r0, r7
 8004cf0:	f3af 8000 	nop.w
 8004cf4:	1c42      	adds	r2, r0, #1
 8004cf6:	4606      	mov	r6, r0
 8004cf8:	d1d6      	bne.n	8004ca8 <_svfiprintf_r+0x174>
 8004cfa:	89ab      	ldrh	r3, [r5, #12]
 8004cfc:	065b      	lsls	r3, r3, #25
 8004cfe:	f53f af2d 	bmi.w	8004b5c <_svfiprintf_r+0x28>
 8004d02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004d04:	e72c      	b.n	8004b60 <_svfiprintf_r+0x2c>
 8004d06:	ab03      	add	r3, sp, #12
 8004d08:	9300      	str	r3, [sp, #0]
 8004d0a:	462a      	mov	r2, r5
 8004d0c:	4b05      	ldr	r3, [pc, #20]	@ (8004d24 <_svfiprintf_r+0x1f0>)
 8004d0e:	a904      	add	r1, sp, #16
 8004d10:	4638      	mov	r0, r7
 8004d12:	f000 f9bb 	bl	800508c <_printf_i>
 8004d16:	e7ed      	b.n	8004cf4 <_svfiprintf_r+0x1c0>
 8004d18:	08005684 	.word	0x08005684
 8004d1c:	0800568e 	.word	0x0800568e
 8004d20:	00000000 	.word	0x00000000
 8004d24:	08004a7d 	.word	0x08004a7d
 8004d28:	0800568a 	.word	0x0800568a

08004d2c <__sfputc_r>:
 8004d2c:	6893      	ldr	r3, [r2, #8]
 8004d2e:	3b01      	subs	r3, #1
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	b410      	push	{r4}
 8004d34:	6093      	str	r3, [r2, #8]
 8004d36:	da08      	bge.n	8004d4a <__sfputc_r+0x1e>
 8004d38:	6994      	ldr	r4, [r2, #24]
 8004d3a:	42a3      	cmp	r3, r4
 8004d3c:	db01      	blt.n	8004d42 <__sfputc_r+0x16>
 8004d3e:	290a      	cmp	r1, #10
 8004d40:	d103      	bne.n	8004d4a <__sfputc_r+0x1e>
 8004d42:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004d46:	f7ff bd20 	b.w	800478a <__swbuf_r>
 8004d4a:	6813      	ldr	r3, [r2, #0]
 8004d4c:	1c58      	adds	r0, r3, #1
 8004d4e:	6010      	str	r0, [r2, #0]
 8004d50:	7019      	strb	r1, [r3, #0]
 8004d52:	4608      	mov	r0, r1
 8004d54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004d58:	4770      	bx	lr

08004d5a <__sfputs_r>:
 8004d5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d5c:	4606      	mov	r6, r0
 8004d5e:	460f      	mov	r7, r1
 8004d60:	4614      	mov	r4, r2
 8004d62:	18d5      	adds	r5, r2, r3
 8004d64:	42ac      	cmp	r4, r5
 8004d66:	d101      	bne.n	8004d6c <__sfputs_r+0x12>
 8004d68:	2000      	movs	r0, #0
 8004d6a:	e007      	b.n	8004d7c <__sfputs_r+0x22>
 8004d6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d70:	463a      	mov	r2, r7
 8004d72:	4630      	mov	r0, r6
 8004d74:	f7ff ffda 	bl	8004d2c <__sfputc_r>
 8004d78:	1c43      	adds	r3, r0, #1
 8004d7a:	d1f3      	bne.n	8004d64 <__sfputs_r+0xa>
 8004d7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004d80 <_vfiprintf_r>:
 8004d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d84:	460d      	mov	r5, r1
 8004d86:	b09d      	sub	sp, #116	@ 0x74
 8004d88:	4614      	mov	r4, r2
 8004d8a:	4698      	mov	r8, r3
 8004d8c:	4606      	mov	r6, r0
 8004d8e:	b118      	cbz	r0, 8004d98 <_vfiprintf_r+0x18>
 8004d90:	6a03      	ldr	r3, [r0, #32]
 8004d92:	b90b      	cbnz	r3, 8004d98 <_vfiprintf_r+0x18>
 8004d94:	f7ff fbdc 	bl	8004550 <__sinit>
 8004d98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004d9a:	07d9      	lsls	r1, r3, #31
 8004d9c:	d405      	bmi.n	8004daa <_vfiprintf_r+0x2a>
 8004d9e:	89ab      	ldrh	r3, [r5, #12]
 8004da0:	059a      	lsls	r2, r3, #22
 8004da2:	d402      	bmi.n	8004daa <_vfiprintf_r+0x2a>
 8004da4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004da6:	f7ff fe0e 	bl	80049c6 <__retarget_lock_acquire_recursive>
 8004daa:	89ab      	ldrh	r3, [r5, #12]
 8004dac:	071b      	lsls	r3, r3, #28
 8004dae:	d501      	bpl.n	8004db4 <_vfiprintf_r+0x34>
 8004db0:	692b      	ldr	r3, [r5, #16]
 8004db2:	b99b      	cbnz	r3, 8004ddc <_vfiprintf_r+0x5c>
 8004db4:	4629      	mov	r1, r5
 8004db6:	4630      	mov	r0, r6
 8004db8:	f7ff fd26 	bl	8004808 <__swsetup_r>
 8004dbc:	b170      	cbz	r0, 8004ddc <_vfiprintf_r+0x5c>
 8004dbe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004dc0:	07dc      	lsls	r4, r3, #31
 8004dc2:	d504      	bpl.n	8004dce <_vfiprintf_r+0x4e>
 8004dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8004dc8:	b01d      	add	sp, #116	@ 0x74
 8004dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004dce:	89ab      	ldrh	r3, [r5, #12]
 8004dd0:	0598      	lsls	r0, r3, #22
 8004dd2:	d4f7      	bmi.n	8004dc4 <_vfiprintf_r+0x44>
 8004dd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004dd6:	f7ff fdf7 	bl	80049c8 <__retarget_lock_release_recursive>
 8004dda:	e7f3      	b.n	8004dc4 <_vfiprintf_r+0x44>
 8004ddc:	2300      	movs	r3, #0
 8004dde:	9309      	str	r3, [sp, #36]	@ 0x24
 8004de0:	2320      	movs	r3, #32
 8004de2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004de6:	f8cd 800c 	str.w	r8, [sp, #12]
 8004dea:	2330      	movs	r3, #48	@ 0x30
 8004dec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004f9c <_vfiprintf_r+0x21c>
 8004df0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004df4:	f04f 0901 	mov.w	r9, #1
 8004df8:	4623      	mov	r3, r4
 8004dfa:	469a      	mov	sl, r3
 8004dfc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e00:	b10a      	cbz	r2, 8004e06 <_vfiprintf_r+0x86>
 8004e02:	2a25      	cmp	r2, #37	@ 0x25
 8004e04:	d1f9      	bne.n	8004dfa <_vfiprintf_r+0x7a>
 8004e06:	ebba 0b04 	subs.w	fp, sl, r4
 8004e0a:	d00b      	beq.n	8004e24 <_vfiprintf_r+0xa4>
 8004e0c:	465b      	mov	r3, fp
 8004e0e:	4622      	mov	r2, r4
 8004e10:	4629      	mov	r1, r5
 8004e12:	4630      	mov	r0, r6
 8004e14:	f7ff ffa1 	bl	8004d5a <__sfputs_r>
 8004e18:	3001      	adds	r0, #1
 8004e1a:	f000 80a7 	beq.w	8004f6c <_vfiprintf_r+0x1ec>
 8004e1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004e20:	445a      	add	r2, fp
 8004e22:	9209      	str	r2, [sp, #36]	@ 0x24
 8004e24:	f89a 3000 	ldrb.w	r3, [sl]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	f000 809f 	beq.w	8004f6c <_vfiprintf_r+0x1ec>
 8004e2e:	2300      	movs	r3, #0
 8004e30:	f04f 32ff 	mov.w	r2, #4294967295
 8004e34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004e38:	f10a 0a01 	add.w	sl, sl, #1
 8004e3c:	9304      	str	r3, [sp, #16]
 8004e3e:	9307      	str	r3, [sp, #28]
 8004e40:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004e44:	931a      	str	r3, [sp, #104]	@ 0x68
 8004e46:	4654      	mov	r4, sl
 8004e48:	2205      	movs	r2, #5
 8004e4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e4e:	4853      	ldr	r0, [pc, #332]	@ (8004f9c <_vfiprintf_r+0x21c>)
 8004e50:	f7fb f9c6 	bl	80001e0 <memchr>
 8004e54:	9a04      	ldr	r2, [sp, #16]
 8004e56:	b9d8      	cbnz	r0, 8004e90 <_vfiprintf_r+0x110>
 8004e58:	06d1      	lsls	r1, r2, #27
 8004e5a:	bf44      	itt	mi
 8004e5c:	2320      	movmi	r3, #32
 8004e5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004e62:	0713      	lsls	r3, r2, #28
 8004e64:	bf44      	itt	mi
 8004e66:	232b      	movmi	r3, #43	@ 0x2b
 8004e68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004e6c:	f89a 3000 	ldrb.w	r3, [sl]
 8004e70:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e72:	d015      	beq.n	8004ea0 <_vfiprintf_r+0x120>
 8004e74:	9a07      	ldr	r2, [sp, #28]
 8004e76:	4654      	mov	r4, sl
 8004e78:	2000      	movs	r0, #0
 8004e7a:	f04f 0c0a 	mov.w	ip, #10
 8004e7e:	4621      	mov	r1, r4
 8004e80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004e84:	3b30      	subs	r3, #48	@ 0x30
 8004e86:	2b09      	cmp	r3, #9
 8004e88:	d94b      	bls.n	8004f22 <_vfiprintf_r+0x1a2>
 8004e8a:	b1b0      	cbz	r0, 8004eba <_vfiprintf_r+0x13a>
 8004e8c:	9207      	str	r2, [sp, #28]
 8004e8e:	e014      	b.n	8004eba <_vfiprintf_r+0x13a>
 8004e90:	eba0 0308 	sub.w	r3, r0, r8
 8004e94:	fa09 f303 	lsl.w	r3, r9, r3
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	9304      	str	r3, [sp, #16]
 8004e9c:	46a2      	mov	sl, r4
 8004e9e:	e7d2      	b.n	8004e46 <_vfiprintf_r+0xc6>
 8004ea0:	9b03      	ldr	r3, [sp, #12]
 8004ea2:	1d19      	adds	r1, r3, #4
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	9103      	str	r1, [sp, #12]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	bfbb      	ittet	lt
 8004eac:	425b      	neglt	r3, r3
 8004eae:	f042 0202 	orrlt.w	r2, r2, #2
 8004eb2:	9307      	strge	r3, [sp, #28]
 8004eb4:	9307      	strlt	r3, [sp, #28]
 8004eb6:	bfb8      	it	lt
 8004eb8:	9204      	strlt	r2, [sp, #16]
 8004eba:	7823      	ldrb	r3, [r4, #0]
 8004ebc:	2b2e      	cmp	r3, #46	@ 0x2e
 8004ebe:	d10a      	bne.n	8004ed6 <_vfiprintf_r+0x156>
 8004ec0:	7863      	ldrb	r3, [r4, #1]
 8004ec2:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ec4:	d132      	bne.n	8004f2c <_vfiprintf_r+0x1ac>
 8004ec6:	9b03      	ldr	r3, [sp, #12]
 8004ec8:	1d1a      	adds	r2, r3, #4
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	9203      	str	r2, [sp, #12]
 8004ece:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004ed2:	3402      	adds	r4, #2
 8004ed4:	9305      	str	r3, [sp, #20]
 8004ed6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004fac <_vfiprintf_r+0x22c>
 8004eda:	7821      	ldrb	r1, [r4, #0]
 8004edc:	2203      	movs	r2, #3
 8004ede:	4650      	mov	r0, sl
 8004ee0:	f7fb f97e 	bl	80001e0 <memchr>
 8004ee4:	b138      	cbz	r0, 8004ef6 <_vfiprintf_r+0x176>
 8004ee6:	9b04      	ldr	r3, [sp, #16]
 8004ee8:	eba0 000a 	sub.w	r0, r0, sl
 8004eec:	2240      	movs	r2, #64	@ 0x40
 8004eee:	4082      	lsls	r2, r0
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	3401      	adds	r4, #1
 8004ef4:	9304      	str	r3, [sp, #16]
 8004ef6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004efa:	4829      	ldr	r0, [pc, #164]	@ (8004fa0 <_vfiprintf_r+0x220>)
 8004efc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004f00:	2206      	movs	r2, #6
 8004f02:	f7fb f96d 	bl	80001e0 <memchr>
 8004f06:	2800      	cmp	r0, #0
 8004f08:	d03f      	beq.n	8004f8a <_vfiprintf_r+0x20a>
 8004f0a:	4b26      	ldr	r3, [pc, #152]	@ (8004fa4 <_vfiprintf_r+0x224>)
 8004f0c:	bb1b      	cbnz	r3, 8004f56 <_vfiprintf_r+0x1d6>
 8004f0e:	9b03      	ldr	r3, [sp, #12]
 8004f10:	3307      	adds	r3, #7
 8004f12:	f023 0307 	bic.w	r3, r3, #7
 8004f16:	3308      	adds	r3, #8
 8004f18:	9303      	str	r3, [sp, #12]
 8004f1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f1c:	443b      	add	r3, r7
 8004f1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f20:	e76a      	b.n	8004df8 <_vfiprintf_r+0x78>
 8004f22:	fb0c 3202 	mla	r2, ip, r2, r3
 8004f26:	460c      	mov	r4, r1
 8004f28:	2001      	movs	r0, #1
 8004f2a:	e7a8      	b.n	8004e7e <_vfiprintf_r+0xfe>
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	3401      	adds	r4, #1
 8004f30:	9305      	str	r3, [sp, #20]
 8004f32:	4619      	mov	r1, r3
 8004f34:	f04f 0c0a 	mov.w	ip, #10
 8004f38:	4620      	mov	r0, r4
 8004f3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004f3e:	3a30      	subs	r2, #48	@ 0x30
 8004f40:	2a09      	cmp	r2, #9
 8004f42:	d903      	bls.n	8004f4c <_vfiprintf_r+0x1cc>
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d0c6      	beq.n	8004ed6 <_vfiprintf_r+0x156>
 8004f48:	9105      	str	r1, [sp, #20]
 8004f4a:	e7c4      	b.n	8004ed6 <_vfiprintf_r+0x156>
 8004f4c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004f50:	4604      	mov	r4, r0
 8004f52:	2301      	movs	r3, #1
 8004f54:	e7f0      	b.n	8004f38 <_vfiprintf_r+0x1b8>
 8004f56:	ab03      	add	r3, sp, #12
 8004f58:	9300      	str	r3, [sp, #0]
 8004f5a:	462a      	mov	r2, r5
 8004f5c:	4b12      	ldr	r3, [pc, #72]	@ (8004fa8 <_vfiprintf_r+0x228>)
 8004f5e:	a904      	add	r1, sp, #16
 8004f60:	4630      	mov	r0, r6
 8004f62:	f3af 8000 	nop.w
 8004f66:	4607      	mov	r7, r0
 8004f68:	1c78      	adds	r0, r7, #1
 8004f6a:	d1d6      	bne.n	8004f1a <_vfiprintf_r+0x19a>
 8004f6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004f6e:	07d9      	lsls	r1, r3, #31
 8004f70:	d405      	bmi.n	8004f7e <_vfiprintf_r+0x1fe>
 8004f72:	89ab      	ldrh	r3, [r5, #12]
 8004f74:	059a      	lsls	r2, r3, #22
 8004f76:	d402      	bmi.n	8004f7e <_vfiprintf_r+0x1fe>
 8004f78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004f7a:	f7ff fd25 	bl	80049c8 <__retarget_lock_release_recursive>
 8004f7e:	89ab      	ldrh	r3, [r5, #12]
 8004f80:	065b      	lsls	r3, r3, #25
 8004f82:	f53f af1f 	bmi.w	8004dc4 <_vfiprintf_r+0x44>
 8004f86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004f88:	e71e      	b.n	8004dc8 <_vfiprintf_r+0x48>
 8004f8a:	ab03      	add	r3, sp, #12
 8004f8c:	9300      	str	r3, [sp, #0]
 8004f8e:	462a      	mov	r2, r5
 8004f90:	4b05      	ldr	r3, [pc, #20]	@ (8004fa8 <_vfiprintf_r+0x228>)
 8004f92:	a904      	add	r1, sp, #16
 8004f94:	4630      	mov	r0, r6
 8004f96:	f000 f879 	bl	800508c <_printf_i>
 8004f9a:	e7e4      	b.n	8004f66 <_vfiprintf_r+0x1e6>
 8004f9c:	08005684 	.word	0x08005684
 8004fa0:	0800568e 	.word	0x0800568e
 8004fa4:	00000000 	.word	0x00000000
 8004fa8:	08004d5b 	.word	0x08004d5b
 8004fac:	0800568a 	.word	0x0800568a

08004fb0 <_printf_common>:
 8004fb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fb4:	4616      	mov	r6, r2
 8004fb6:	4698      	mov	r8, r3
 8004fb8:	688a      	ldr	r2, [r1, #8]
 8004fba:	690b      	ldr	r3, [r1, #16]
 8004fbc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	bfb8      	it	lt
 8004fc4:	4613      	movlt	r3, r2
 8004fc6:	6033      	str	r3, [r6, #0]
 8004fc8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004fcc:	4607      	mov	r7, r0
 8004fce:	460c      	mov	r4, r1
 8004fd0:	b10a      	cbz	r2, 8004fd6 <_printf_common+0x26>
 8004fd2:	3301      	adds	r3, #1
 8004fd4:	6033      	str	r3, [r6, #0]
 8004fd6:	6823      	ldr	r3, [r4, #0]
 8004fd8:	0699      	lsls	r1, r3, #26
 8004fda:	bf42      	ittt	mi
 8004fdc:	6833      	ldrmi	r3, [r6, #0]
 8004fde:	3302      	addmi	r3, #2
 8004fe0:	6033      	strmi	r3, [r6, #0]
 8004fe2:	6825      	ldr	r5, [r4, #0]
 8004fe4:	f015 0506 	ands.w	r5, r5, #6
 8004fe8:	d106      	bne.n	8004ff8 <_printf_common+0x48>
 8004fea:	f104 0a19 	add.w	sl, r4, #25
 8004fee:	68e3      	ldr	r3, [r4, #12]
 8004ff0:	6832      	ldr	r2, [r6, #0]
 8004ff2:	1a9b      	subs	r3, r3, r2
 8004ff4:	42ab      	cmp	r3, r5
 8004ff6:	dc26      	bgt.n	8005046 <_printf_common+0x96>
 8004ff8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004ffc:	6822      	ldr	r2, [r4, #0]
 8004ffe:	3b00      	subs	r3, #0
 8005000:	bf18      	it	ne
 8005002:	2301      	movne	r3, #1
 8005004:	0692      	lsls	r2, r2, #26
 8005006:	d42b      	bmi.n	8005060 <_printf_common+0xb0>
 8005008:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800500c:	4641      	mov	r1, r8
 800500e:	4638      	mov	r0, r7
 8005010:	47c8      	blx	r9
 8005012:	3001      	adds	r0, #1
 8005014:	d01e      	beq.n	8005054 <_printf_common+0xa4>
 8005016:	6823      	ldr	r3, [r4, #0]
 8005018:	6922      	ldr	r2, [r4, #16]
 800501a:	f003 0306 	and.w	r3, r3, #6
 800501e:	2b04      	cmp	r3, #4
 8005020:	bf02      	ittt	eq
 8005022:	68e5      	ldreq	r5, [r4, #12]
 8005024:	6833      	ldreq	r3, [r6, #0]
 8005026:	1aed      	subeq	r5, r5, r3
 8005028:	68a3      	ldr	r3, [r4, #8]
 800502a:	bf0c      	ite	eq
 800502c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005030:	2500      	movne	r5, #0
 8005032:	4293      	cmp	r3, r2
 8005034:	bfc4      	itt	gt
 8005036:	1a9b      	subgt	r3, r3, r2
 8005038:	18ed      	addgt	r5, r5, r3
 800503a:	2600      	movs	r6, #0
 800503c:	341a      	adds	r4, #26
 800503e:	42b5      	cmp	r5, r6
 8005040:	d11a      	bne.n	8005078 <_printf_common+0xc8>
 8005042:	2000      	movs	r0, #0
 8005044:	e008      	b.n	8005058 <_printf_common+0xa8>
 8005046:	2301      	movs	r3, #1
 8005048:	4652      	mov	r2, sl
 800504a:	4641      	mov	r1, r8
 800504c:	4638      	mov	r0, r7
 800504e:	47c8      	blx	r9
 8005050:	3001      	adds	r0, #1
 8005052:	d103      	bne.n	800505c <_printf_common+0xac>
 8005054:	f04f 30ff 	mov.w	r0, #4294967295
 8005058:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800505c:	3501      	adds	r5, #1
 800505e:	e7c6      	b.n	8004fee <_printf_common+0x3e>
 8005060:	18e1      	adds	r1, r4, r3
 8005062:	1c5a      	adds	r2, r3, #1
 8005064:	2030      	movs	r0, #48	@ 0x30
 8005066:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800506a:	4422      	add	r2, r4
 800506c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005070:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005074:	3302      	adds	r3, #2
 8005076:	e7c7      	b.n	8005008 <_printf_common+0x58>
 8005078:	2301      	movs	r3, #1
 800507a:	4622      	mov	r2, r4
 800507c:	4641      	mov	r1, r8
 800507e:	4638      	mov	r0, r7
 8005080:	47c8      	blx	r9
 8005082:	3001      	adds	r0, #1
 8005084:	d0e6      	beq.n	8005054 <_printf_common+0xa4>
 8005086:	3601      	adds	r6, #1
 8005088:	e7d9      	b.n	800503e <_printf_common+0x8e>
	...

0800508c <_printf_i>:
 800508c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005090:	7e0f      	ldrb	r7, [r1, #24]
 8005092:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005094:	2f78      	cmp	r7, #120	@ 0x78
 8005096:	4691      	mov	r9, r2
 8005098:	4680      	mov	r8, r0
 800509a:	460c      	mov	r4, r1
 800509c:	469a      	mov	sl, r3
 800509e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80050a2:	d807      	bhi.n	80050b4 <_printf_i+0x28>
 80050a4:	2f62      	cmp	r7, #98	@ 0x62
 80050a6:	d80a      	bhi.n	80050be <_printf_i+0x32>
 80050a8:	2f00      	cmp	r7, #0
 80050aa:	f000 80d2 	beq.w	8005252 <_printf_i+0x1c6>
 80050ae:	2f58      	cmp	r7, #88	@ 0x58
 80050b0:	f000 80b9 	beq.w	8005226 <_printf_i+0x19a>
 80050b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80050b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80050bc:	e03a      	b.n	8005134 <_printf_i+0xa8>
 80050be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80050c2:	2b15      	cmp	r3, #21
 80050c4:	d8f6      	bhi.n	80050b4 <_printf_i+0x28>
 80050c6:	a101      	add	r1, pc, #4	@ (adr r1, 80050cc <_printf_i+0x40>)
 80050c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80050cc:	08005125 	.word	0x08005125
 80050d0:	08005139 	.word	0x08005139
 80050d4:	080050b5 	.word	0x080050b5
 80050d8:	080050b5 	.word	0x080050b5
 80050dc:	080050b5 	.word	0x080050b5
 80050e0:	080050b5 	.word	0x080050b5
 80050e4:	08005139 	.word	0x08005139
 80050e8:	080050b5 	.word	0x080050b5
 80050ec:	080050b5 	.word	0x080050b5
 80050f0:	080050b5 	.word	0x080050b5
 80050f4:	080050b5 	.word	0x080050b5
 80050f8:	08005239 	.word	0x08005239
 80050fc:	08005163 	.word	0x08005163
 8005100:	080051f3 	.word	0x080051f3
 8005104:	080050b5 	.word	0x080050b5
 8005108:	080050b5 	.word	0x080050b5
 800510c:	0800525b 	.word	0x0800525b
 8005110:	080050b5 	.word	0x080050b5
 8005114:	08005163 	.word	0x08005163
 8005118:	080050b5 	.word	0x080050b5
 800511c:	080050b5 	.word	0x080050b5
 8005120:	080051fb 	.word	0x080051fb
 8005124:	6833      	ldr	r3, [r6, #0]
 8005126:	1d1a      	adds	r2, r3, #4
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	6032      	str	r2, [r6, #0]
 800512c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005130:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005134:	2301      	movs	r3, #1
 8005136:	e09d      	b.n	8005274 <_printf_i+0x1e8>
 8005138:	6833      	ldr	r3, [r6, #0]
 800513a:	6820      	ldr	r0, [r4, #0]
 800513c:	1d19      	adds	r1, r3, #4
 800513e:	6031      	str	r1, [r6, #0]
 8005140:	0606      	lsls	r6, r0, #24
 8005142:	d501      	bpl.n	8005148 <_printf_i+0xbc>
 8005144:	681d      	ldr	r5, [r3, #0]
 8005146:	e003      	b.n	8005150 <_printf_i+0xc4>
 8005148:	0645      	lsls	r5, r0, #25
 800514a:	d5fb      	bpl.n	8005144 <_printf_i+0xb8>
 800514c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005150:	2d00      	cmp	r5, #0
 8005152:	da03      	bge.n	800515c <_printf_i+0xd0>
 8005154:	232d      	movs	r3, #45	@ 0x2d
 8005156:	426d      	negs	r5, r5
 8005158:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800515c:	4859      	ldr	r0, [pc, #356]	@ (80052c4 <_printf_i+0x238>)
 800515e:	230a      	movs	r3, #10
 8005160:	e011      	b.n	8005186 <_printf_i+0xfa>
 8005162:	6821      	ldr	r1, [r4, #0]
 8005164:	6833      	ldr	r3, [r6, #0]
 8005166:	0608      	lsls	r0, r1, #24
 8005168:	f853 5b04 	ldr.w	r5, [r3], #4
 800516c:	d402      	bmi.n	8005174 <_printf_i+0xe8>
 800516e:	0649      	lsls	r1, r1, #25
 8005170:	bf48      	it	mi
 8005172:	b2ad      	uxthmi	r5, r5
 8005174:	2f6f      	cmp	r7, #111	@ 0x6f
 8005176:	4853      	ldr	r0, [pc, #332]	@ (80052c4 <_printf_i+0x238>)
 8005178:	6033      	str	r3, [r6, #0]
 800517a:	bf14      	ite	ne
 800517c:	230a      	movne	r3, #10
 800517e:	2308      	moveq	r3, #8
 8005180:	2100      	movs	r1, #0
 8005182:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005186:	6866      	ldr	r6, [r4, #4]
 8005188:	60a6      	str	r6, [r4, #8]
 800518a:	2e00      	cmp	r6, #0
 800518c:	bfa2      	ittt	ge
 800518e:	6821      	ldrge	r1, [r4, #0]
 8005190:	f021 0104 	bicge.w	r1, r1, #4
 8005194:	6021      	strge	r1, [r4, #0]
 8005196:	b90d      	cbnz	r5, 800519c <_printf_i+0x110>
 8005198:	2e00      	cmp	r6, #0
 800519a:	d04b      	beq.n	8005234 <_printf_i+0x1a8>
 800519c:	4616      	mov	r6, r2
 800519e:	fbb5 f1f3 	udiv	r1, r5, r3
 80051a2:	fb03 5711 	mls	r7, r3, r1, r5
 80051a6:	5dc7      	ldrb	r7, [r0, r7]
 80051a8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80051ac:	462f      	mov	r7, r5
 80051ae:	42bb      	cmp	r3, r7
 80051b0:	460d      	mov	r5, r1
 80051b2:	d9f4      	bls.n	800519e <_printf_i+0x112>
 80051b4:	2b08      	cmp	r3, #8
 80051b6:	d10b      	bne.n	80051d0 <_printf_i+0x144>
 80051b8:	6823      	ldr	r3, [r4, #0]
 80051ba:	07df      	lsls	r7, r3, #31
 80051bc:	d508      	bpl.n	80051d0 <_printf_i+0x144>
 80051be:	6923      	ldr	r3, [r4, #16]
 80051c0:	6861      	ldr	r1, [r4, #4]
 80051c2:	4299      	cmp	r1, r3
 80051c4:	bfde      	ittt	le
 80051c6:	2330      	movle	r3, #48	@ 0x30
 80051c8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80051cc:	f106 36ff 	addle.w	r6, r6, #4294967295
 80051d0:	1b92      	subs	r2, r2, r6
 80051d2:	6122      	str	r2, [r4, #16]
 80051d4:	f8cd a000 	str.w	sl, [sp]
 80051d8:	464b      	mov	r3, r9
 80051da:	aa03      	add	r2, sp, #12
 80051dc:	4621      	mov	r1, r4
 80051de:	4640      	mov	r0, r8
 80051e0:	f7ff fee6 	bl	8004fb0 <_printf_common>
 80051e4:	3001      	adds	r0, #1
 80051e6:	d14a      	bne.n	800527e <_printf_i+0x1f2>
 80051e8:	f04f 30ff 	mov.w	r0, #4294967295
 80051ec:	b004      	add	sp, #16
 80051ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051f2:	6823      	ldr	r3, [r4, #0]
 80051f4:	f043 0320 	orr.w	r3, r3, #32
 80051f8:	6023      	str	r3, [r4, #0]
 80051fa:	4833      	ldr	r0, [pc, #204]	@ (80052c8 <_printf_i+0x23c>)
 80051fc:	2778      	movs	r7, #120	@ 0x78
 80051fe:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005202:	6823      	ldr	r3, [r4, #0]
 8005204:	6831      	ldr	r1, [r6, #0]
 8005206:	061f      	lsls	r7, r3, #24
 8005208:	f851 5b04 	ldr.w	r5, [r1], #4
 800520c:	d402      	bmi.n	8005214 <_printf_i+0x188>
 800520e:	065f      	lsls	r7, r3, #25
 8005210:	bf48      	it	mi
 8005212:	b2ad      	uxthmi	r5, r5
 8005214:	6031      	str	r1, [r6, #0]
 8005216:	07d9      	lsls	r1, r3, #31
 8005218:	bf44      	itt	mi
 800521a:	f043 0320 	orrmi.w	r3, r3, #32
 800521e:	6023      	strmi	r3, [r4, #0]
 8005220:	b11d      	cbz	r5, 800522a <_printf_i+0x19e>
 8005222:	2310      	movs	r3, #16
 8005224:	e7ac      	b.n	8005180 <_printf_i+0xf4>
 8005226:	4827      	ldr	r0, [pc, #156]	@ (80052c4 <_printf_i+0x238>)
 8005228:	e7e9      	b.n	80051fe <_printf_i+0x172>
 800522a:	6823      	ldr	r3, [r4, #0]
 800522c:	f023 0320 	bic.w	r3, r3, #32
 8005230:	6023      	str	r3, [r4, #0]
 8005232:	e7f6      	b.n	8005222 <_printf_i+0x196>
 8005234:	4616      	mov	r6, r2
 8005236:	e7bd      	b.n	80051b4 <_printf_i+0x128>
 8005238:	6833      	ldr	r3, [r6, #0]
 800523a:	6825      	ldr	r5, [r4, #0]
 800523c:	6961      	ldr	r1, [r4, #20]
 800523e:	1d18      	adds	r0, r3, #4
 8005240:	6030      	str	r0, [r6, #0]
 8005242:	062e      	lsls	r6, r5, #24
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	d501      	bpl.n	800524c <_printf_i+0x1c0>
 8005248:	6019      	str	r1, [r3, #0]
 800524a:	e002      	b.n	8005252 <_printf_i+0x1c6>
 800524c:	0668      	lsls	r0, r5, #25
 800524e:	d5fb      	bpl.n	8005248 <_printf_i+0x1bc>
 8005250:	8019      	strh	r1, [r3, #0]
 8005252:	2300      	movs	r3, #0
 8005254:	6123      	str	r3, [r4, #16]
 8005256:	4616      	mov	r6, r2
 8005258:	e7bc      	b.n	80051d4 <_printf_i+0x148>
 800525a:	6833      	ldr	r3, [r6, #0]
 800525c:	1d1a      	adds	r2, r3, #4
 800525e:	6032      	str	r2, [r6, #0]
 8005260:	681e      	ldr	r6, [r3, #0]
 8005262:	6862      	ldr	r2, [r4, #4]
 8005264:	2100      	movs	r1, #0
 8005266:	4630      	mov	r0, r6
 8005268:	f7fa ffba 	bl	80001e0 <memchr>
 800526c:	b108      	cbz	r0, 8005272 <_printf_i+0x1e6>
 800526e:	1b80      	subs	r0, r0, r6
 8005270:	6060      	str	r0, [r4, #4]
 8005272:	6863      	ldr	r3, [r4, #4]
 8005274:	6123      	str	r3, [r4, #16]
 8005276:	2300      	movs	r3, #0
 8005278:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800527c:	e7aa      	b.n	80051d4 <_printf_i+0x148>
 800527e:	6923      	ldr	r3, [r4, #16]
 8005280:	4632      	mov	r2, r6
 8005282:	4649      	mov	r1, r9
 8005284:	4640      	mov	r0, r8
 8005286:	47d0      	blx	sl
 8005288:	3001      	adds	r0, #1
 800528a:	d0ad      	beq.n	80051e8 <_printf_i+0x15c>
 800528c:	6823      	ldr	r3, [r4, #0]
 800528e:	079b      	lsls	r3, r3, #30
 8005290:	d413      	bmi.n	80052ba <_printf_i+0x22e>
 8005292:	68e0      	ldr	r0, [r4, #12]
 8005294:	9b03      	ldr	r3, [sp, #12]
 8005296:	4298      	cmp	r0, r3
 8005298:	bfb8      	it	lt
 800529a:	4618      	movlt	r0, r3
 800529c:	e7a6      	b.n	80051ec <_printf_i+0x160>
 800529e:	2301      	movs	r3, #1
 80052a0:	4632      	mov	r2, r6
 80052a2:	4649      	mov	r1, r9
 80052a4:	4640      	mov	r0, r8
 80052a6:	47d0      	blx	sl
 80052a8:	3001      	adds	r0, #1
 80052aa:	d09d      	beq.n	80051e8 <_printf_i+0x15c>
 80052ac:	3501      	adds	r5, #1
 80052ae:	68e3      	ldr	r3, [r4, #12]
 80052b0:	9903      	ldr	r1, [sp, #12]
 80052b2:	1a5b      	subs	r3, r3, r1
 80052b4:	42ab      	cmp	r3, r5
 80052b6:	dcf2      	bgt.n	800529e <_printf_i+0x212>
 80052b8:	e7eb      	b.n	8005292 <_printf_i+0x206>
 80052ba:	2500      	movs	r5, #0
 80052bc:	f104 0619 	add.w	r6, r4, #25
 80052c0:	e7f5      	b.n	80052ae <_printf_i+0x222>
 80052c2:	bf00      	nop
 80052c4:	08005695 	.word	0x08005695
 80052c8:	080056a6 	.word	0x080056a6

080052cc <__sflush_r>:
 80052cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80052d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052d4:	0716      	lsls	r6, r2, #28
 80052d6:	4605      	mov	r5, r0
 80052d8:	460c      	mov	r4, r1
 80052da:	d454      	bmi.n	8005386 <__sflush_r+0xba>
 80052dc:	684b      	ldr	r3, [r1, #4]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	dc02      	bgt.n	80052e8 <__sflush_r+0x1c>
 80052e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	dd48      	ble.n	800537a <__sflush_r+0xae>
 80052e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80052ea:	2e00      	cmp	r6, #0
 80052ec:	d045      	beq.n	800537a <__sflush_r+0xae>
 80052ee:	2300      	movs	r3, #0
 80052f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80052f4:	682f      	ldr	r7, [r5, #0]
 80052f6:	6a21      	ldr	r1, [r4, #32]
 80052f8:	602b      	str	r3, [r5, #0]
 80052fa:	d030      	beq.n	800535e <__sflush_r+0x92>
 80052fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80052fe:	89a3      	ldrh	r3, [r4, #12]
 8005300:	0759      	lsls	r1, r3, #29
 8005302:	d505      	bpl.n	8005310 <__sflush_r+0x44>
 8005304:	6863      	ldr	r3, [r4, #4]
 8005306:	1ad2      	subs	r2, r2, r3
 8005308:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800530a:	b10b      	cbz	r3, 8005310 <__sflush_r+0x44>
 800530c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800530e:	1ad2      	subs	r2, r2, r3
 8005310:	2300      	movs	r3, #0
 8005312:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005314:	6a21      	ldr	r1, [r4, #32]
 8005316:	4628      	mov	r0, r5
 8005318:	47b0      	blx	r6
 800531a:	1c43      	adds	r3, r0, #1
 800531c:	89a3      	ldrh	r3, [r4, #12]
 800531e:	d106      	bne.n	800532e <__sflush_r+0x62>
 8005320:	6829      	ldr	r1, [r5, #0]
 8005322:	291d      	cmp	r1, #29
 8005324:	d82b      	bhi.n	800537e <__sflush_r+0xb2>
 8005326:	4a2a      	ldr	r2, [pc, #168]	@ (80053d0 <__sflush_r+0x104>)
 8005328:	410a      	asrs	r2, r1
 800532a:	07d6      	lsls	r6, r2, #31
 800532c:	d427      	bmi.n	800537e <__sflush_r+0xb2>
 800532e:	2200      	movs	r2, #0
 8005330:	6062      	str	r2, [r4, #4]
 8005332:	04d9      	lsls	r1, r3, #19
 8005334:	6922      	ldr	r2, [r4, #16]
 8005336:	6022      	str	r2, [r4, #0]
 8005338:	d504      	bpl.n	8005344 <__sflush_r+0x78>
 800533a:	1c42      	adds	r2, r0, #1
 800533c:	d101      	bne.n	8005342 <__sflush_r+0x76>
 800533e:	682b      	ldr	r3, [r5, #0]
 8005340:	b903      	cbnz	r3, 8005344 <__sflush_r+0x78>
 8005342:	6560      	str	r0, [r4, #84]	@ 0x54
 8005344:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005346:	602f      	str	r7, [r5, #0]
 8005348:	b1b9      	cbz	r1, 800537a <__sflush_r+0xae>
 800534a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800534e:	4299      	cmp	r1, r3
 8005350:	d002      	beq.n	8005358 <__sflush_r+0x8c>
 8005352:	4628      	mov	r0, r5
 8005354:	f7ff fb48 	bl	80049e8 <_free_r>
 8005358:	2300      	movs	r3, #0
 800535a:	6363      	str	r3, [r4, #52]	@ 0x34
 800535c:	e00d      	b.n	800537a <__sflush_r+0xae>
 800535e:	2301      	movs	r3, #1
 8005360:	4628      	mov	r0, r5
 8005362:	47b0      	blx	r6
 8005364:	4602      	mov	r2, r0
 8005366:	1c50      	adds	r0, r2, #1
 8005368:	d1c9      	bne.n	80052fe <__sflush_r+0x32>
 800536a:	682b      	ldr	r3, [r5, #0]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d0c6      	beq.n	80052fe <__sflush_r+0x32>
 8005370:	2b1d      	cmp	r3, #29
 8005372:	d001      	beq.n	8005378 <__sflush_r+0xac>
 8005374:	2b16      	cmp	r3, #22
 8005376:	d11e      	bne.n	80053b6 <__sflush_r+0xea>
 8005378:	602f      	str	r7, [r5, #0]
 800537a:	2000      	movs	r0, #0
 800537c:	e022      	b.n	80053c4 <__sflush_r+0xf8>
 800537e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005382:	b21b      	sxth	r3, r3
 8005384:	e01b      	b.n	80053be <__sflush_r+0xf2>
 8005386:	690f      	ldr	r7, [r1, #16]
 8005388:	2f00      	cmp	r7, #0
 800538a:	d0f6      	beq.n	800537a <__sflush_r+0xae>
 800538c:	0793      	lsls	r3, r2, #30
 800538e:	680e      	ldr	r6, [r1, #0]
 8005390:	bf08      	it	eq
 8005392:	694b      	ldreq	r3, [r1, #20]
 8005394:	600f      	str	r7, [r1, #0]
 8005396:	bf18      	it	ne
 8005398:	2300      	movne	r3, #0
 800539a:	eba6 0807 	sub.w	r8, r6, r7
 800539e:	608b      	str	r3, [r1, #8]
 80053a0:	f1b8 0f00 	cmp.w	r8, #0
 80053a4:	dde9      	ble.n	800537a <__sflush_r+0xae>
 80053a6:	6a21      	ldr	r1, [r4, #32]
 80053a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80053aa:	4643      	mov	r3, r8
 80053ac:	463a      	mov	r2, r7
 80053ae:	4628      	mov	r0, r5
 80053b0:	47b0      	blx	r6
 80053b2:	2800      	cmp	r0, #0
 80053b4:	dc08      	bgt.n	80053c8 <__sflush_r+0xfc>
 80053b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80053be:	81a3      	strh	r3, [r4, #12]
 80053c0:	f04f 30ff 	mov.w	r0, #4294967295
 80053c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053c8:	4407      	add	r7, r0
 80053ca:	eba8 0800 	sub.w	r8, r8, r0
 80053ce:	e7e7      	b.n	80053a0 <__sflush_r+0xd4>
 80053d0:	dfbffffe 	.word	0xdfbffffe

080053d4 <_fflush_r>:
 80053d4:	b538      	push	{r3, r4, r5, lr}
 80053d6:	690b      	ldr	r3, [r1, #16]
 80053d8:	4605      	mov	r5, r0
 80053da:	460c      	mov	r4, r1
 80053dc:	b913      	cbnz	r3, 80053e4 <_fflush_r+0x10>
 80053de:	2500      	movs	r5, #0
 80053e0:	4628      	mov	r0, r5
 80053e2:	bd38      	pop	{r3, r4, r5, pc}
 80053e4:	b118      	cbz	r0, 80053ee <_fflush_r+0x1a>
 80053e6:	6a03      	ldr	r3, [r0, #32]
 80053e8:	b90b      	cbnz	r3, 80053ee <_fflush_r+0x1a>
 80053ea:	f7ff f8b1 	bl	8004550 <__sinit>
 80053ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d0f3      	beq.n	80053de <_fflush_r+0xa>
 80053f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80053f8:	07d0      	lsls	r0, r2, #31
 80053fa:	d404      	bmi.n	8005406 <_fflush_r+0x32>
 80053fc:	0599      	lsls	r1, r3, #22
 80053fe:	d402      	bmi.n	8005406 <_fflush_r+0x32>
 8005400:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005402:	f7ff fae0 	bl	80049c6 <__retarget_lock_acquire_recursive>
 8005406:	4628      	mov	r0, r5
 8005408:	4621      	mov	r1, r4
 800540a:	f7ff ff5f 	bl	80052cc <__sflush_r>
 800540e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005410:	07da      	lsls	r2, r3, #31
 8005412:	4605      	mov	r5, r0
 8005414:	d4e4      	bmi.n	80053e0 <_fflush_r+0xc>
 8005416:	89a3      	ldrh	r3, [r4, #12]
 8005418:	059b      	lsls	r3, r3, #22
 800541a:	d4e1      	bmi.n	80053e0 <_fflush_r+0xc>
 800541c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800541e:	f7ff fad3 	bl	80049c8 <__retarget_lock_release_recursive>
 8005422:	e7dd      	b.n	80053e0 <_fflush_r+0xc>

08005424 <__swhatbuf_r>:
 8005424:	b570      	push	{r4, r5, r6, lr}
 8005426:	460c      	mov	r4, r1
 8005428:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800542c:	2900      	cmp	r1, #0
 800542e:	b096      	sub	sp, #88	@ 0x58
 8005430:	4615      	mov	r5, r2
 8005432:	461e      	mov	r6, r3
 8005434:	da0d      	bge.n	8005452 <__swhatbuf_r+0x2e>
 8005436:	89a3      	ldrh	r3, [r4, #12]
 8005438:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800543c:	f04f 0100 	mov.w	r1, #0
 8005440:	bf14      	ite	ne
 8005442:	2340      	movne	r3, #64	@ 0x40
 8005444:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005448:	2000      	movs	r0, #0
 800544a:	6031      	str	r1, [r6, #0]
 800544c:	602b      	str	r3, [r5, #0]
 800544e:	b016      	add	sp, #88	@ 0x58
 8005450:	bd70      	pop	{r4, r5, r6, pc}
 8005452:	466a      	mov	r2, sp
 8005454:	f000 f862 	bl	800551c <_fstat_r>
 8005458:	2800      	cmp	r0, #0
 800545a:	dbec      	blt.n	8005436 <__swhatbuf_r+0x12>
 800545c:	9901      	ldr	r1, [sp, #4]
 800545e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005462:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005466:	4259      	negs	r1, r3
 8005468:	4159      	adcs	r1, r3
 800546a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800546e:	e7eb      	b.n	8005448 <__swhatbuf_r+0x24>

08005470 <__smakebuf_r>:
 8005470:	898b      	ldrh	r3, [r1, #12]
 8005472:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005474:	079d      	lsls	r5, r3, #30
 8005476:	4606      	mov	r6, r0
 8005478:	460c      	mov	r4, r1
 800547a:	d507      	bpl.n	800548c <__smakebuf_r+0x1c>
 800547c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005480:	6023      	str	r3, [r4, #0]
 8005482:	6123      	str	r3, [r4, #16]
 8005484:	2301      	movs	r3, #1
 8005486:	6163      	str	r3, [r4, #20]
 8005488:	b003      	add	sp, #12
 800548a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800548c:	ab01      	add	r3, sp, #4
 800548e:	466a      	mov	r2, sp
 8005490:	f7ff ffc8 	bl	8005424 <__swhatbuf_r>
 8005494:	9f00      	ldr	r7, [sp, #0]
 8005496:	4605      	mov	r5, r0
 8005498:	4639      	mov	r1, r7
 800549a:	4630      	mov	r0, r6
 800549c:	f7fe ff40 	bl	8004320 <_malloc_r>
 80054a0:	b948      	cbnz	r0, 80054b6 <__smakebuf_r+0x46>
 80054a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80054a6:	059a      	lsls	r2, r3, #22
 80054a8:	d4ee      	bmi.n	8005488 <__smakebuf_r+0x18>
 80054aa:	f023 0303 	bic.w	r3, r3, #3
 80054ae:	f043 0302 	orr.w	r3, r3, #2
 80054b2:	81a3      	strh	r3, [r4, #12]
 80054b4:	e7e2      	b.n	800547c <__smakebuf_r+0xc>
 80054b6:	89a3      	ldrh	r3, [r4, #12]
 80054b8:	6020      	str	r0, [r4, #0]
 80054ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054be:	81a3      	strh	r3, [r4, #12]
 80054c0:	9b01      	ldr	r3, [sp, #4]
 80054c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80054c6:	b15b      	cbz	r3, 80054e0 <__smakebuf_r+0x70>
 80054c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80054cc:	4630      	mov	r0, r6
 80054ce:	f000 f837 	bl	8005540 <_isatty_r>
 80054d2:	b128      	cbz	r0, 80054e0 <__smakebuf_r+0x70>
 80054d4:	89a3      	ldrh	r3, [r4, #12]
 80054d6:	f023 0303 	bic.w	r3, r3, #3
 80054da:	f043 0301 	orr.w	r3, r3, #1
 80054de:	81a3      	strh	r3, [r4, #12]
 80054e0:	89a3      	ldrh	r3, [r4, #12]
 80054e2:	431d      	orrs	r5, r3
 80054e4:	81a5      	strh	r5, [r4, #12]
 80054e6:	e7cf      	b.n	8005488 <__smakebuf_r+0x18>

080054e8 <memmove>:
 80054e8:	4288      	cmp	r0, r1
 80054ea:	b510      	push	{r4, lr}
 80054ec:	eb01 0402 	add.w	r4, r1, r2
 80054f0:	d902      	bls.n	80054f8 <memmove+0x10>
 80054f2:	4284      	cmp	r4, r0
 80054f4:	4623      	mov	r3, r4
 80054f6:	d807      	bhi.n	8005508 <memmove+0x20>
 80054f8:	1e43      	subs	r3, r0, #1
 80054fa:	42a1      	cmp	r1, r4
 80054fc:	d008      	beq.n	8005510 <memmove+0x28>
 80054fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005502:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005506:	e7f8      	b.n	80054fa <memmove+0x12>
 8005508:	4402      	add	r2, r0
 800550a:	4601      	mov	r1, r0
 800550c:	428a      	cmp	r2, r1
 800550e:	d100      	bne.n	8005512 <memmove+0x2a>
 8005510:	bd10      	pop	{r4, pc}
 8005512:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005516:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800551a:	e7f7      	b.n	800550c <memmove+0x24>

0800551c <_fstat_r>:
 800551c:	b538      	push	{r3, r4, r5, lr}
 800551e:	4d07      	ldr	r5, [pc, #28]	@ (800553c <_fstat_r+0x20>)
 8005520:	2300      	movs	r3, #0
 8005522:	4604      	mov	r4, r0
 8005524:	4608      	mov	r0, r1
 8005526:	4611      	mov	r1, r2
 8005528:	602b      	str	r3, [r5, #0]
 800552a:	f7fc fd6f 	bl	800200c <_fstat>
 800552e:	1c43      	adds	r3, r0, #1
 8005530:	d102      	bne.n	8005538 <_fstat_r+0x1c>
 8005532:	682b      	ldr	r3, [r5, #0]
 8005534:	b103      	cbz	r3, 8005538 <_fstat_r+0x1c>
 8005536:	6023      	str	r3, [r4, #0]
 8005538:	bd38      	pop	{r3, r4, r5, pc}
 800553a:	bf00      	nop
 800553c:	200004c4 	.word	0x200004c4

08005540 <_isatty_r>:
 8005540:	b538      	push	{r3, r4, r5, lr}
 8005542:	4d06      	ldr	r5, [pc, #24]	@ (800555c <_isatty_r+0x1c>)
 8005544:	2300      	movs	r3, #0
 8005546:	4604      	mov	r4, r0
 8005548:	4608      	mov	r0, r1
 800554a:	602b      	str	r3, [r5, #0]
 800554c:	f7fc fd6e 	bl	800202c <_isatty>
 8005550:	1c43      	adds	r3, r0, #1
 8005552:	d102      	bne.n	800555a <_isatty_r+0x1a>
 8005554:	682b      	ldr	r3, [r5, #0]
 8005556:	b103      	cbz	r3, 800555a <_isatty_r+0x1a>
 8005558:	6023      	str	r3, [r4, #0]
 800555a:	bd38      	pop	{r3, r4, r5, pc}
 800555c:	200004c4 	.word	0x200004c4

08005560 <_realloc_r>:
 8005560:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005564:	4680      	mov	r8, r0
 8005566:	4615      	mov	r5, r2
 8005568:	460c      	mov	r4, r1
 800556a:	b921      	cbnz	r1, 8005576 <_realloc_r+0x16>
 800556c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005570:	4611      	mov	r1, r2
 8005572:	f7fe bed5 	b.w	8004320 <_malloc_r>
 8005576:	b92a      	cbnz	r2, 8005584 <_realloc_r+0x24>
 8005578:	f7ff fa36 	bl	80049e8 <_free_r>
 800557c:	2400      	movs	r4, #0
 800557e:	4620      	mov	r0, r4
 8005580:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005584:	f000 f81a 	bl	80055bc <_malloc_usable_size_r>
 8005588:	4285      	cmp	r5, r0
 800558a:	4606      	mov	r6, r0
 800558c:	d802      	bhi.n	8005594 <_realloc_r+0x34>
 800558e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005592:	d8f4      	bhi.n	800557e <_realloc_r+0x1e>
 8005594:	4629      	mov	r1, r5
 8005596:	4640      	mov	r0, r8
 8005598:	f7fe fec2 	bl	8004320 <_malloc_r>
 800559c:	4607      	mov	r7, r0
 800559e:	2800      	cmp	r0, #0
 80055a0:	d0ec      	beq.n	800557c <_realloc_r+0x1c>
 80055a2:	42b5      	cmp	r5, r6
 80055a4:	462a      	mov	r2, r5
 80055a6:	4621      	mov	r1, r4
 80055a8:	bf28      	it	cs
 80055aa:	4632      	movcs	r2, r6
 80055ac:	f7ff fa0d 	bl	80049ca <memcpy>
 80055b0:	4621      	mov	r1, r4
 80055b2:	4640      	mov	r0, r8
 80055b4:	f7ff fa18 	bl	80049e8 <_free_r>
 80055b8:	463c      	mov	r4, r7
 80055ba:	e7e0      	b.n	800557e <_realloc_r+0x1e>

080055bc <_malloc_usable_size_r>:
 80055bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055c0:	1f18      	subs	r0, r3, #4
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	bfbc      	itt	lt
 80055c6:	580b      	ldrlt	r3, [r1, r0]
 80055c8:	18c0      	addlt	r0, r0, r3
 80055ca:	4770      	bx	lr

080055cc <_init>:
 80055cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055ce:	bf00      	nop
 80055d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055d2:	bc08      	pop	{r3}
 80055d4:	469e      	mov	lr, r3
 80055d6:	4770      	bx	lr

080055d8 <_fini>:
 80055d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055da:	bf00      	nop
 80055dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055de:	bc08      	pop	{r3}
 80055e0:	469e      	mov	lr, r3
 80055e2:	4770      	bx	lr
