<html><body><samp><pre>
<!@TC:1258230067>
#Build: Synplify Pro 9.6.1, Build 038R, Sep 17 2008
#install: C:\Program Files\Synplicity\fpga_961
#OS:  6.0
#Hostname: AMIN-PC

#Implementation: rev_1

#Sat Nov 14 23:51:07 2009

<a name=compilerReport36>$ Start of Compile</a>
#Sat Nov 14 23:51:07 2009

Synplicity VHDL Compiler, version 1.0, Build 007R, built Sep 22 2008
Copyright (C) 1994-2008, Synplicity Inc.  All Rights Reserved

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Program Files\Synplicity\fpga_961\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1258230067> | Setting time resolution to ns
@N: : <a href="C:\Program Files\modeltech_6.5\examples\Tamrin\Error_Corrector_4bit_1bit\Decoder_7x4bit_MD.vhd:6:7:6:22:@N::@XP_MSG">Decoder_7x4bit_MD.vhd(6)</a><!@TM:1258230067> | Top entity is set to Decoder_7x4_Ent.
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Program Files\modeltech_6.5\examples\Tamrin\Error_Corrector_4bit_1bit\Decoder_7x4bit_MD.vhd:6:7:6:22:@N:CD630:@XP_MSG">Decoder_7x4bit_MD.vhd(6)</a><!@TM:1258230067> | Synthesizing work.decoder_7x4_ent.decoder_7x4_arch 
Post processing for work.decoder_7x4_ent.decoder_7x4_arch
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 14 23:51:07 2009

###########################################################]
<a name=mapperReport37>Synplicity Xilinx Technology Mapper, Version 9.6, Build 056R, Built Sep 25 2008 13:48:55</a>
Copyright (C) 1994-2008, Synplicity Inc.  All Rights Reserved
Product Version Version 9.6.1
@N:<a href="@N:MF249:@XP_HELP">MF249</a> : <!@TM:1258230069> | Running in 32-bit mode. 
@N:<a href="@N:MF257:@XP_HELP">MF257</a> : <!@TM:1258230069> | Gated clock conversion enabled  
Reading Xilinx I/O pad type table from file [C:\Program Files\Synplicity\fpga_961\lib\xilinx\x_io_tbl.txt] 
Reading Xilinx Rocket I/O parameter type table from file [C:\Program Files\Synplicity\fpga_961\lib\xilinx\gttype.txt] 

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1258230069> | Autoconstrain Mode is ON 
@N: : <!@TM:1258230069> | Only System clock will be Autoconstrained 
Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 94MB)

Finished factoring (Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 95MB)



######### START OF GENERATED CLOCK OPTIMIZATION REPORT #########[

================================================================
		Instance:Pin		Generated Clock Optimization Status
================================================================


######### END OF GENERATED CLOCK OPTIMIZATION REPORT #########]

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 95MB)

Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 95MB)

Starting Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 95MB)

Finished Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 95MB)

Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 95MB)

Finished preparing to map (Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 95MB)

Finished technology mapping (Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 95MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

Net buffering Report for view:work.Decoder_7x4_Ent(decoder_7x4_arch):
No nets needed buffering.

Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 95MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1258230069> | The option to pack flops in the IOB has not been specified  
Finished restoring hierarchy (Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 95MB)

Writing Analyst data base C:\Program Files\modeltech_6.5\examples\Tamrin\Error_Corrector_4bit_1bit\rev_1\Decoder_7x4bit_MD.srm
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1258230069> | Writing default property annotation file C:\Program Files\modeltech_6.5\examples\Tamrin\Error_Corrector_4bit_1bit\rev_1\Decoder_7x4bit_MD.map. 
Finished Writing Netlist Databases (Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 95MB)

Writing EDIF Netlist and constraint files
Reading Xilinx net attributes from file [C:\Program Files\Synplicity\fpga_961\lib\xilinx\netattr.txt] 
Version 9.6.1
Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 95MB)

Starting Writing Gated Clock Conversion Report (Time elapsed 0h:00m:01s; Memory used current: 94MB peak: 95MB)

@N:<a href="@N:MF276:@XP_HELP">MF276</a> : <!@TM:1258230069> | Gated clock conversion enabled, but no gated clocks found in design  
Finished Writing Gated Clock Conversion Report (Time elapsed 0h:00m:01s; Memory used current: 94MB peak: 95MB)

Starting Writing Generated Clock Conversion Report (Time elapsed 0h:00m:01s; Memory used current: 94MB peak: 95MB)

@N:<a href="@N:MF333:@XP_HELP">MF333</a> : <!@TM:1258230069> | Generated clock conversion enabled, but no generated clocks found in design  
Finished Writing Generated Clock Conversion Report (Time elapsed 0h:00m:01s; Memory used current: 94MB peak: 95MB)



<a name=timingReport38>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sat Nov 14 23:51:09 2009
#


Top view:               Decoder_7x4_Ent
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1258230069> | This timing report estimates place and route data. Please look at the place and route timing report for final timing.. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1258230069> | Clock constraints cover only FF-to-FF paths associated with the clock.. 



<a name=performanceSummary39>Performance Summary </a>
*******************


Worst slack in design: NA






<a name=interfaceInfo40>Interface Information </a>
*********************

		No IO constraint found 


##### END OF TIMING REPORT #####]

---------------------------------------
<a name=resourceUsage41>Resource Usage Report for Decoder_7x4_Ent </a>

Mapping to part: xc4vlx15sf363-10
LUT3            1 use
LUT4            7 uses
I/O ports: 12
I/O primitives: 12
IBUF           7 uses
OBUF           5 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

Mapping Summary:
Total  LUTs: 8 (0%)

Mapper successful!
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 14 23:51:09 2009

###########################################################]
