Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7272df7f1ff64802a71977faab442914 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_part_circuit_behav xil_defaultlib.sim_part_circuit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Calin/Desktop/Facultate/An 2/Sem 2/Calculatoare Numerice I/Lucrari/simulation/simulation.srcs/sources_1/new/bin2bcd.v" Line 1. Module bin2bcd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Calin/Desktop/Facultate/An 2/Sem 2/Calculatoare Numerice I/Lucrari/simulation/simulation.srcs/sources_1/new/bin2bcd.v" Line 1. Module bin2bcd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Calin/Desktop/Facultate/An 2/Sem 2/Calculatoare Numerice I/Lucrari/simulation/simulation.srcs/sources_1/new/bin2bcd.v" Line 1. Module bin2bcd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Calin/Desktop/Facultate/An 2/Sem 2/Calculatoare Numerice I/Lucrari/simulation/simulation.srcs/sources_1/new/bin2bcd.v" Line 1. Module bin2bcd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Calin/Desktop/Facultate/An 2/Sem 2/Calculatoare Numerice I/Lucrari/simulation/simulation.srcs/sources_1/new/bin2bcd.v" Line 1. Module bin2bcd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Calin/Desktop/Facultate/An 2/Sem 2/Calculatoare Numerice I/Lucrari/simulation/simulation.srcs/sources_1/new/bin2bcd.v" Line 1. Module bin2bcd doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.numarator
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.part_circuit
Compiling module xil_defaultlib.sim_part_circuit
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_part_circuit_behav
