# Radix Conversion (Verilog)

This folder contains radix conversion implemented in Verilog.

## âœ… Conversions
- Binary â†’ Octal, decimal, hexa decimal;
- Octal â†’ Binary, decimal, hexa decimal;
- Decimal â†’ binary, octal, hexa decimal;
- hexa decimal â†’ Binary, octal, decimal

## ğŸ“‚ Files
- `design.v` â€” Design of radix conversions

## â–¶ï¸ How to Run (with ModelSim)
```
step1: "cd {enter the path that file saved}" // with in curly brackets
step2: "vlib work"
step3: "vlog file_name.v"
step4: "vsim module_name"
step5: "run -all"
