	component soc is
		port (
			clk_clk                                          : in    std_logic                     := 'X';             -- clk
			core0_cpu_resetrequest_conduit_cpu_resetrequest  : in    std_logic                     := 'X';             -- cpu_resetrequest
			core0_cpu_resetrequest_conduit_cpu_resettaken    : out   std_logic;                                        -- cpu_resettaken
			gpio_0_external_connection_export                : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			gpio_1_adc_external_connection_in_port           : in    std_logic_vector(9 downto 0)  := (others => 'X'); -- in_port
			gpio_1_adc_external_connection_out_port          : out   std_logic_vector(9 downto 0);                     -- out_port
			gpio_2_pwm0_main_external_connection_in_port     : in    std_logic_vector(13 downto 0) := (others => 'X'); -- in_port
			gpio_2_pwm0_main_external_connection_out_port    : out   std_logic_vector(13 downto 0);                    -- out_port
			gpio_2_pwm0_prescaler_external_connection_export : out   std_logic_vector(31 downto 0);                    -- export
			gpio_2_pwm1_main_external_connection_in_port     : in    std_logic_vector(13 downto 0) := (others => 'X'); -- in_port
			gpio_2_pwm1_main_external_connection_out_port    : out   std_logic_vector(13 downto 0);                    -- out_port
			gpio_2_pwm1_prescaler_external_connection_export : out   std_logic_vector(31 downto 0);                    -- export
			gpio_3_mem_readport_external_connection_in_port  : in    std_logic_vector(19 downto 0) := (others => 'X'); -- in_port
			gpio_3_mem_readport_external_connection_out_port : out   std_logic_vector(19 downto 0);                    -- out_port
			gpio_3_mem_writeport_external_connection_export  : inout std_logic_vector(19 downto 0) := (others => 'X'); -- export
			pll_2mhz_clk                                     : out   std_logic;                                        -- clk
			pll_5khz_clk                                     : out   std_logic;                                        -- clk
			sdram_clk_clk                                    : out   std_logic;                                        -- clk
			sdram_controller_0_wire_addr                     : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_controller_0_wire_ba                       : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_controller_0_wire_cas_n                    : out   std_logic;                                        -- cas_n
			sdram_controller_0_wire_cke                      : out   std_logic;                                        -- cke
			sdram_controller_0_wire_cs_n                     : out   std_logic;                                        -- cs_n
			sdram_controller_0_wire_dq                       : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_controller_0_wire_dqm                      : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_controller_0_wire_ras_n                    : out   std_logic;                                        -- ras_n
			sdram_controller_0_wire_we_n                     : out   std_logic;                                        -- we_n
			uart_0_external_connection_rxd                   : in    std_logic                     := 'X';             -- rxd
			uart_0_external_connection_txd                   : out   std_logic                                         -- txd
		);
	end component soc;

