library ieee;
use ieee.std_logic_1164.all;

entity Inversor is
port
	(
		x : in std_logic_vector(3 downto 0);
		y : out std_logic_Vector(3 downto 0)
	);
end Inversor;

architecture archMenor of menor is
begin

	y <= not(x);
	
end archMenor;