|ut_SpikeDriver_SPI
CLK_50 => CLK_50.IN1
nreset => nreset.IN1
lsck => lsck.IN1
lmosi => lmosi.IN1
lnss => lnss.IN1
lmiso << SpikeDriver_SPI:SpkDrv_U1.lmiso
FOut[0] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[1] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[2] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[3] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[4] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[5] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[6] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[7] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[8] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[9] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[10] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[11] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[12] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[13] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[14] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[15] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[16] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[17] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[18] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[19] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[20] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[21] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[22] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[23] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[24] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[25] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[26] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[27] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[28] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[29] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[30] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
FOut[31] << SpikeDriver_SPI:SpkDrv_U1.FiredOut
drck << <GND>
dsck << <GND>
dsdo << <GND>
TestPoint[0] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[1] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[2] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[3] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[4] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[5] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[6] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[7] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[8] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[9] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[10] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[11] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[12] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[13] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[14] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[15] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[16] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[17] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[18] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[19] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[20] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[21] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[22] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[23] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[24] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[25] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[26] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[27] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[28] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[29] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[30] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
TestPoint[31] << SpikeDriver_SPI:SpkDrv_U1.TestPoint
LED[0] << SpikeDriver_SPI:SpkDrv_U1.LED
LED[1] << SpikeDriver_SPI:SpkDrv_U1.LED
LED[2] << SpikeDriver_SPI:SpkDrv_U1.LED
LED[3] << SpikeDriver_SPI:SpkDrv_U1.LED
LED[4] << SpikeDriver_SPI:SpkDrv_U1.LED
LED[5] << SpikeDriver_SPI:SpkDrv_U1.LED
LED[6] << SpikeDriver_SPI:SpkDrv_U1.LED
LED[7] << SpikeDriver_SPI:SpkDrv_U1.LED


|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1
clk10M => clk10M.IN5
clk2K => Selector5.IN3
clk2K => Selector1.IN3
clk2K => Selector6.IN1
nreset => rd_3a.OUTPUTSELECT
nreset => RD_4a[0].OUTPUTSELECT
nreset => RD_4a[1].OUTPUTSELECT
nreset => RD_4a[2].OUTPUTSELECT
nreset => RD_4a[3].OUTPUTSELECT
nreset => RD_4a[4].OUTPUTSELECT
nreset => RD_4a[5].OUTPUTSELECT
nreset => RD_4a[6].OUTPUTSELECT
nreset => RD_4a[7].OUTPUTSELECT
nreset => RD_4a[8].OUTPUTSELECT
nreset => RD_4a[9].OUTPUTSELECT
nreset => RD_4a[10].OUTPUTSELECT
nreset => RD_4a[11].OUTPUTSELECT
nreset => RD_4a[12].OUTPUTSELECT
nreset => RD_4a[13].OUTPUTSELECT
nreset => RD_4a[14].OUTPUTSELECT
nreset => RD_4a[15].OUTPUTSELECT
nreset => wen_2a.OUTPUTSELECT
nreset => RD_2a[0].OUTPUTSELECT
nreset => RD_2a[1].OUTPUTSELECT
nreset => RD_2a[2].OUTPUTSELECT
nreset => RD_2a[3].OUTPUTSELECT
nreset => RD_2a[4].OUTPUTSELECT
nreset => RD_2a[5].OUTPUTSELECT
nreset => RD_2a[6].OUTPUTSELECT
nreset => RD_2a[7].OUTPUTSELECT
nreset => selmxAdd_3a.ACLR
nreset => selmxAdd_2a.ACLR
nreset => wen_3a.ACLR
nreset => wen_4a.ACLR
nreset => RD_1a[0].PRESET
nreset => RD_1a[1].PRESET
nreset => RD_1a[2].PRESET
nreset => RD_1a[3].ACLR
nreset => RD_1a[4].ACLR
nreset => RD_1a[5].ACLR
nreset => RD_1a[6].ACLR
nreset => RD_1a[7].ACLR
nreset => RD_1a[8].ACLR
nreset => RD_1a[9].ACLR
nreset => RD_1a[10].ACLR
nreset => RD_1a[11].ACLR
nreset => RD_1a[12].ACLR
nreset => RD_1a[13].ACLR
nreset => RD_1a[14].ACLR
nreset => RD_1a[15].ACLR
nreset => val_16[0].ACLR
nreset => val_16[1].ACLR
nreset => val_16[2].ACLR
nreset => val_16[3].PRESET
nreset => val_16[4].ACLR
nreset => val_16[5].ACLR
nreset => val_16[6].ACLR
nreset => val_16[7].ACLR
nreset => val_16[8].ACLR
nreset => val_16[9].ACLR
nreset => val_16[10].ACLR
nreset => val_16[11].ACLR
nreset => val_16[12].ACLR
nreset => val_16[13].ACLR
nreset => val_16[14].ACLR
nreset => val_16[15].ACLR
nreset => wen_1a.ACLR
nreset => AddN[0].ACLR
nreset => AddN[1].ACLR
nreset => AddN[2].ACLR
nreset => AddN[3].ACLR
nreset => AddN[4].ACLR
nreset => AddN[5].ACLR
nreset => AddN[6].ACLR
nreset => AddN[7].ACLR
nreset => trg~reg0.ACLR
nreset => stt~4.DATAIN
nreset => Rfired[0].ENA
nreset => Radd_2a[5].ENA
nreset => Radd_2a[4].ENA
nreset => Radd_2a[3].ENA
nreset => Radd_2a[2].ENA
nreset => Radd_2a[1].ENA
nreset => Radd_2a[0].ENA
nreset => estado[7].ENA
nreset => estado[6].ENA
nreset => estado[5].ENA
nreset => estado[4].ENA
nreset => estado[3].ENA
nreset => estado[2].ENA
nreset => estado[1].ENA
nreset => estado[0].ENA
nreset => Rasc[15].ENA
nreset => Rasc[14].ENA
nreset => Rasc[13].ENA
nreset => Rasc[12].ENA
nreset => Rasc[11].ENA
nreset => Rasc[10].ENA
nreset => Rasc[9].ENA
nreset => Rasc[8].ENA
nreset => Rasc[7].ENA
nreset => Rasc[6].ENA
nreset => Rasc[5].ENA
nreset => Rasc[4].ENA
nreset => Rasc[3].ENA
nreset => Rasc[2].ENA
nreset => Rasc[1].ENA
nreset => Rasc[0].ENA
nreset => AddLST[5].ENA
nreset => AddLST[4].ENA
nreset => AddLST[3].ENA
nreset => AddLST[2].ENA
nreset => AddLST[1].ENA
nreset => AddLST[0].ENA
nreset => FiredOut[31]~reg0.ENA
nreset => FiredOut[30]~reg0.ENA
nreset => FiredOut[29]~reg0.ENA
nreset => FiredOut[28]~reg0.ENA
nreset => FiredOut[27]~reg0.ENA
nreset => FiredOut[26]~reg0.ENA
nreset => FiredOut[25]~reg0.ENA
nreset => FiredOut[24]~reg0.ENA
nreset => FiredOut[23]~reg0.ENA
nreset => FiredOut[22]~reg0.ENA
nreset => FiredOut[21]~reg0.ENA
nreset => FiredOut[20]~reg0.ENA
nreset => FiredOut[19]~reg0.ENA
nreset => FiredOut[18]~reg0.ENA
nreset => FiredOut[17]~reg0.ENA
nreset => FiredOut[16]~reg0.ENA
nreset => FiredOut[15]~reg0.ENA
nreset => FiredOut[14]~reg0.ENA
nreset => FiredOut[13]~reg0.ENA
nreset => FiredOut[12]~reg0.ENA
nreset => FiredOut[11]~reg0.ENA
nreset => FiredOut[10]~reg0.ENA
nreset => FiredOut[9]~reg0.ENA
nreset => FiredOut[8]~reg0.ENA
nreset => FiredOut[7]~reg0.ENA
nreset => FiredOut[6]~reg0.ENA
nreset => FiredOut[5]~reg0.ENA
nreset => FiredOut[4]~reg0.ENA
nreset => FiredOut[3]~reg0.ENA
nreset => FiredOut[2]~reg0.ENA
nreset => FiredOut[1]~reg0.ENA
nreset => FiredOut[0]~reg0.ENA
nreset => Rfired[255].ENA
nreset => Rfired[254].ENA
nreset => Rfired[253].ENA
nreset => Rfired[252].ENA
nreset => Rfired[251].ENA
nreset => Rfired[250].ENA
nreset => Rfired[249].ENA
nreset => Rfired[248].ENA
nreset => Rfired[247].ENA
nreset => Rfired[246].ENA
nreset => Rfired[245].ENA
nreset => Rfired[244].ENA
nreset => Rfired[243].ENA
nreset => Rfired[242].ENA
nreset => Rfired[241].ENA
nreset => Rfired[240].ENA
nreset => Rfired[239].ENA
nreset => Rfired[238].ENA
nreset => Rfired[237].ENA
nreset => Rfired[236].ENA
nreset => Rfired[235].ENA
nreset => Rfired[234].ENA
nreset => Rfired[233].ENA
nreset => Rfired[232].ENA
nreset => Rfired[231].ENA
nreset => Rfired[230].ENA
nreset => Rfired[229].ENA
nreset => Rfired[228].ENA
nreset => Rfired[227].ENA
nreset => Rfired[226].ENA
nreset => Rfired[225].ENA
nreset => Rfired[224].ENA
nreset => Rfired[223].ENA
nreset => Rfired[222].ENA
nreset => Rfired[221].ENA
nreset => Rfired[220].ENA
nreset => Rfired[219].ENA
nreset => Rfired[218].ENA
nreset => Rfired[217].ENA
nreset => Rfired[216].ENA
nreset => Rfired[215].ENA
nreset => Rfired[214].ENA
nreset => Rfired[213].ENA
nreset => Rfired[212].ENA
nreset => Rfired[211].ENA
nreset => Rfired[210].ENA
nreset => Rfired[209].ENA
nreset => Rfired[208].ENA
nreset => Rfired[207].ENA
nreset => Rfired[206].ENA
nreset => Rfired[205].ENA
nreset => Rfired[204].ENA
nreset => Rfired[203].ENA
nreset => Rfired[202].ENA
nreset => Rfired[201].ENA
nreset => Rfired[200].ENA
nreset => Rfired[199].ENA
nreset => Rfired[198].ENA
nreset => Rfired[197].ENA
nreset => Rfired[196].ENA
nreset => Rfired[195].ENA
nreset => Rfired[194].ENA
nreset => Rfired[193].ENA
nreset => Rfired[192].ENA
nreset => Rfired[191].ENA
nreset => Rfired[190].ENA
nreset => Rfired[189].ENA
nreset => Rfired[188].ENA
nreset => Rfired[187].ENA
nreset => Rfired[186].ENA
nreset => Rfired[185].ENA
nreset => Rfired[184].ENA
nreset => Rfired[183].ENA
nreset => Rfired[182].ENA
nreset => Rfired[181].ENA
nreset => Rfired[180].ENA
nreset => Rfired[179].ENA
nreset => Rfired[178].ENA
nreset => Rfired[177].ENA
nreset => Rfired[176].ENA
nreset => Rfired[175].ENA
nreset => Rfired[174].ENA
nreset => Rfired[173].ENA
nreset => Rfired[172].ENA
nreset => Rfired[171].ENA
nreset => Rfired[170].ENA
nreset => Rfired[169].ENA
nreset => Rfired[168].ENA
nreset => Rfired[167].ENA
nreset => Rfired[166].ENA
nreset => Rfired[165].ENA
nreset => Rfired[164].ENA
nreset => Rfired[163].ENA
nreset => Rfired[162].ENA
nreset => Rfired[161].ENA
nreset => Rfired[160].ENA
nreset => Rfired[159].ENA
nreset => Rfired[158].ENA
nreset => Rfired[157].ENA
nreset => Rfired[156].ENA
nreset => Rfired[155].ENA
nreset => Rfired[154].ENA
nreset => Rfired[153].ENA
nreset => Rfired[152].ENA
nreset => Rfired[151].ENA
nreset => Rfired[150].ENA
nreset => Rfired[149].ENA
nreset => Rfired[148].ENA
nreset => Rfired[147].ENA
nreset => Rfired[146].ENA
nreset => Rfired[145].ENA
nreset => Rfired[144].ENA
nreset => Rfired[143].ENA
nreset => Rfired[142].ENA
nreset => Rfired[141].ENA
nreset => Rfired[140].ENA
nreset => Rfired[139].ENA
nreset => Rfired[138].ENA
nreset => Rfired[137].ENA
nreset => Rfired[136].ENA
nreset => Rfired[135].ENA
nreset => Rfired[134].ENA
nreset => Rfired[133].ENA
nreset => Rfired[132].ENA
nreset => Rfired[131].ENA
nreset => Rfired[130].ENA
nreset => Rfired[129].ENA
nreset => Rfired[128].ENA
nreset => Rfired[127].ENA
nreset => Rfired[126].ENA
nreset => Rfired[125].ENA
nreset => Rfired[124].ENA
nreset => Rfired[123].ENA
nreset => Rfired[122].ENA
nreset => Rfired[121].ENA
nreset => Rfired[120].ENA
nreset => Rfired[119].ENA
nreset => Rfired[118].ENA
nreset => Rfired[117].ENA
nreset => Rfired[116].ENA
nreset => Rfired[115].ENA
nreset => Rfired[114].ENA
nreset => Rfired[113].ENA
nreset => Rfired[112].ENA
nreset => Rfired[111].ENA
nreset => Rfired[110].ENA
nreset => Rfired[109].ENA
nreset => Rfired[108].ENA
nreset => Rfired[107].ENA
nreset => Rfired[106].ENA
nreset => Rfired[105].ENA
nreset => Rfired[104].ENA
nreset => Rfired[103].ENA
nreset => Rfired[102].ENA
nreset => Rfired[101].ENA
nreset => Rfired[100].ENA
nreset => Rfired[99].ENA
nreset => Rfired[98].ENA
nreset => Rfired[97].ENA
nreset => Rfired[96].ENA
nreset => Rfired[95].ENA
nreset => Rfired[94].ENA
nreset => Rfired[93].ENA
nreset => Rfired[92].ENA
nreset => Rfired[91].ENA
nreset => Rfired[90].ENA
nreset => Rfired[89].ENA
nreset => Rfired[88].ENA
nreset => Rfired[87].ENA
nreset => Rfired[86].ENA
nreset => Rfired[85].ENA
nreset => Rfired[84].ENA
nreset => Rfired[83].ENA
nreset => Rfired[82].ENA
nreset => Rfired[81].ENA
nreset => Rfired[80].ENA
nreset => Rfired[79].ENA
nreset => Rfired[78].ENA
nreset => Rfired[77].ENA
nreset => Rfired[76].ENA
nreset => Rfired[75].ENA
nreset => Rfired[74].ENA
nreset => Rfired[73].ENA
nreset => Rfired[72].ENA
nreset => Rfired[71].ENA
nreset => Rfired[70].ENA
nreset => Rfired[69].ENA
nreset => Rfired[68].ENA
nreset => Rfired[67].ENA
nreset => Rfired[66].ENA
nreset => Rfired[65].ENA
nreset => Rfired[64].ENA
nreset => Rfired[63].ENA
nreset => Rfired[62].ENA
nreset => Rfired[61].ENA
nreset => Rfired[60].ENA
nreset => Rfired[59].ENA
nreset => Rfired[58].ENA
nreset => Rfired[57].ENA
nreset => Rfired[56].ENA
nreset => Rfired[55].ENA
nreset => Rfired[54].ENA
nreset => Rfired[53].ENA
nreset => Rfired[52].ENA
nreset => Rfired[51].ENA
nreset => Rfired[50].ENA
nreset => Rfired[49].ENA
nreset => Rfired[48].ENA
nreset => Rfired[47].ENA
nreset => Rfired[46].ENA
nreset => Rfired[45].ENA
nreset => Rfired[44].ENA
nreset => Rfired[43].ENA
nreset => Rfired[42].ENA
nreset => Rfired[41].ENA
nreset => Rfired[40].ENA
nreset => Rfired[39].ENA
nreset => Rfired[38].ENA
nreset => Rfired[37].ENA
nreset => Rfired[36].ENA
nreset => Rfired[35].ENA
nreset => Rfired[34].ENA
nreset => Rfired[33].ENA
nreset => Rfired[32].ENA
nreset => Rfired[31].ENA
nreset => Rfired[30].ENA
nreset => Rfired[29].ENA
nreset => Rfired[28].ENA
nreset => Rfired[27].ENA
nreset => Rfired[26].ENA
nreset => Rfired[25].ENA
nreset => Rfired[24].ENA
nreset => Rfired[23].ENA
nreset => Rfired[22].ENA
nreset => Rfired[21].ENA
nreset => Rfired[20].ENA
nreset => Rfired[19].ENA
nreset => Rfired[18].ENA
nreset => Rfired[17].ENA
nreset => Rfired[16].ENA
nreset => Rfired[15].ENA
nreset => Rfired[14].ENA
nreset => Rfired[13].ENA
nreset => Rfired[12].ENA
nreset => Rfired[11].ENA
nreset => Rfired[10].ENA
nreset => Rfired[9].ENA
nreset => Rfired[8].ENA
nreset => Rfired[7].ENA
nreset => Rfired[6].ENA
nreset => Rfired[5].ENA
nreset => Rfired[4].ENA
nreset => Rfired[3].ENA
nreset => Rfired[2].ENA
nreset => Rfired[1].ENA
lsck => lsck.IN3
lmosi => lmosi.IN3
lnss => lnss.IN3
lmiso <= lmiso.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[0] <= FiredOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[1] <= FiredOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[2] <= FiredOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[3] <= FiredOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[4] <= FiredOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[5] <= FiredOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[6] <= FiredOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[7] <= FiredOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[8] <= FiredOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[9] <= FiredOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[10] <= FiredOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[11] <= FiredOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[12] <= FiredOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[13] <= FiredOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[14] <= FiredOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[15] <= FiredOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[16] <= FiredOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[17] <= FiredOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[18] <= FiredOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[19] <= FiredOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[20] <= FiredOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[21] <= FiredOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[22] <= FiredOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[23] <= FiredOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[24] <= FiredOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[25] <= FiredOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[26] <= FiredOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[27] <= FiredOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[28] <= FiredOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[29] <= FiredOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[30] <= FiredOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FiredOut[31] <= FiredOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TestPoint[0] <= estado[0].DB_MAX_OUTPUT_PORT_TYPE
TestPoint[1] <= estado[1].DB_MAX_OUTPUT_PORT_TYPE
TestPoint[2] <= estado[2].DB_MAX_OUTPUT_PORT_TYPE
TestPoint[3] <= estado[3].DB_MAX_OUTPUT_PORT_TYPE
TestPoint[4] <= estado[4].DB_MAX_OUTPUT_PORT_TYPE
TestPoint[5] <= estado[5].DB_MAX_OUTPUT_PORT_TYPE
TestPoint[6] <= estado[6].DB_MAX_OUTPUT_PORT_TYPE
TestPoint[7] <= estado[7].DB_MAX_OUTPUT_PORT_TYPE
TestPoint[8] <= AddLST[0].DB_MAX_OUTPUT_PORT_TYPE
TestPoint[9] <= AddLST[1].DB_MAX_OUTPUT_PORT_TYPE
TestPoint[10] <= AddLST[2].DB_MAX_OUTPUT_PORT_TYPE
TestPoint[11] <= AddLST[3].DB_MAX_OUTPUT_PORT_TYPE
TestPoint[12] <= AddLST[4].DB_MAX_OUTPUT_PORT_TYPE
TestPoint[13] <= AddLST[5].DB_MAX_OUTPUT_PORT_TYPE
TestPoint[14] <= <GND>
TestPoint[15] <= <GND>
TestPoint[16] <= dpRAM_256x16:DP_U04.q_a
TestPoint[17] <= dpRAM_256x16:DP_U04.q_a
TestPoint[18] <= dpRAM_256x16:DP_U04.q_a
TestPoint[19] <= dpRAM_256x16:DP_U04.q_a
TestPoint[20] <= dpRAM_256x16:DP_U04.q_a
TestPoint[21] <= dpRAM_256x16:DP_U04.q_a
TestPoint[22] <= dpRAM_256x16:DP_U04.q_a
TestPoint[23] <= dpRAM_256x16:DP_U04.q_a
TestPoint[24] <= dpRAM_256x16:DP_U04.q_a
TestPoint[25] <= dpRAM_256x16:DP_U04.q_a
TestPoint[26] <= dpRAM_256x16:DP_U04.q_a
TestPoint[27] <= dpRAM_256x16:DP_U04.q_a
TestPoint[28] <= dpRAM_256x16:DP_U04.q_a
TestPoint[29] <= dpRAM_256x16:DP_U04.q_a
TestPoint[30] <= dpRAM_256x16:DP_U04.q_a
TestPoint[31] <= dpRAM_256x16:DP_U04.q_a
LED[0] <= rd_3a.DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= <GND>
LED[2] <= <GND>
LED[3] <= <GND>
LED[4] <= <GND>
LED[5] <= <GND>
LED[6] <= <GND>
LED[7] <= <GND>
trg <= trg~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1
sck => sck.IN1
mosi => D_b[0].IN1
nss => RaddSPI[0].ACLR
nss => RaddSPI[1].ACLR
nss => RaddSPI[2].ACLR
nss => RaddSPI[3].ACLR
nss => RaddSPI[4].ACLR
nss => RaddSPI[5].ACLR
nss => RaddSPI[6].ACLR
nss => RaddSPI[7].ACLR
nss => RaddSPI[8].ACLR
nss => RaddSPI[9].ACLR
nss => RaddSPI[10].ACLR
nss => RaddSPI[11].ACLR
nss => RaddSPI[12].ACLR
nss => RaddSPI[13].ACLR
nss => RaddSPI[14].ACLR
nss => RaddSPI[15].ACLR
nss => RaddSPI[16].ACLR
nss => RaddSPI[17].ACLR
nss => RaddSPI[18].ACLR
nss => RaddSPI[19].ACLR
nss => RaddSPI[20].ACLR
nss => RaddSPI[21].ACLR
nss => Radd_b[0].ACLR
nss => Radd_b[1].ACLR
nss => Radd_b[2].ACLR
nss => Radd_b[3].ACLR
nss => Radd_b[4].ACLR
nss => Radd_b[5].ACLR
nss => Radd_b[6].ACLR
nss => Radd_b[7].ACLR
nss => wen_b.ACLR
nss => SRout[0].ACLR
nss => SRout[1].ACLR
nss => SRout[2].ACLR
nss => SRout[3].ACLR
nss => SRout[4].ACLR
nss => SRout[5].ACLR
nss => SRout[6].ACLR
nss => SRout[7].ACLR
nss => SRout[8].ACLR
nss => SRout[9].ACLR
nss => SRout[10].ACLR
nss => SRout[11].ACLR
nss => SRout[12].ACLR
nss => SRout[13].ACLR
nss => SRout[14].ACLR
nss => SRout[15].ACLR
nss => fWRDok.ACLR
nss => nxtWD.ACLR
nss => CntBIT[0].ACLR
nss => CntBIT[1].ACLR
nss => CntBIT[2].ACLR
nss => CntBIT[3].ACLR
nss => CntBIT[4].ACLR
nss => CntBIT[5].ACLR
nss => CntCMD[0].ACLR
nss => CntCMD[1].ACLR
nss => CntCMD[2].ACLR
nss => CntCMD[3].ACLR
nss => CntCMD[4].ACLR
nss => SRin[0].ACLR
nss => SRin[1].ACLR
nss => SRin[2].ACLR
nss => SRin[3].ACLR
nss => SRin[4].ACLR
nss => SRin[5].ACLR
nss => SRin[6].ACLR
nss => SRin[7].ACLR
nss => SRin[8].ACLR
nss => SRin[9].ACLR
nss => SRin[10].ACLR
nss => SRin[11].ACLR
nss => SRin[12].ACLR
nss => SRin[13].ACLR
nss => SRin[14].ACLR
nss => SRcmd[0].ACLR
nss => SRcmd[1].ACLR
nss => SRcmd[2].ACLR
nss => SRcmd[3].ACLR
nss => SRcmd[4].ACLR
nss => SRcmd[5].ACLR
nss => SRcmd[6].ACLR
nss => SRcmd[7].ACLR
nss => SRcmd[8].ACLR
nss => SRcmd[9].ACLR
nss => SRcmd[10].ACLR
nss => SRcmd[11].ACLR
nss => SRcmd[12].ACLR
nss => SRcmd[13].ACLR
nss => SRcmd[14].ACLR
nss => SRcmd[15].ACLR
nss => SRcmd[16].ACLR
nss => SRcmd[17].ACLR
nss => SRcmd[18].ACLR
nss => SRcmd[19].ACLR
nss => SRcmd[20].ACLR
nss => SRcmd[21].ACLR
miso <= miso.DB_MAX_OUTPUT_PORT_TYPE
Add_a[0] => Add_a[0].IN1
Add_a[1] => Add_a[1].IN1
Add_a[2] => Add_a[2].IN1
Add_a[3] => Add_a[3].IN1
Add_a[4] => Add_a[4].IN1
Add_a[5] => Add_a[5].IN1
Add_a[6] => Add_a[6].IN1
Add_a[7] => Add_a[7].IN1
clk_a => clk_a.IN1
wen_a => wen_a.IN1
D_a[0] => D_a[0].IN1
D_a[1] => D_a[1].IN1
D_a[2] => D_a[2].IN1
D_a[3] => D_a[3].IN1
D_a[4] => D_a[4].IN1
D_a[5] => D_a[5].IN1
D_a[6] => D_a[6].IN1
D_a[7] => D_a[7].IN1
D_a[8] => D_a[8].IN1
D_a[9] => D_a[9].IN1
D_a[10] => D_a[10].IN1
D_a[11] => D_a[11].IN1
D_a[12] => D_a[12].IN1
D_a[13] => D_a[13].IN1
D_a[14] => D_a[14].IN1
D_a[15] => D_a[15].IN1
Q_a[0] <= dpRAM_256x16:DP_U01.q_a
Q_a[1] <= dpRAM_256x16:DP_U01.q_a
Q_a[2] <= dpRAM_256x16:DP_U01.q_a
Q_a[3] <= dpRAM_256x16:DP_U01.q_a
Q_a[4] <= dpRAM_256x16:DP_U01.q_a
Q_a[5] <= dpRAM_256x16:DP_U01.q_a
Q_a[6] <= dpRAM_256x16:DP_U01.q_a
Q_a[7] <= dpRAM_256x16:DP_U01.q_a
Q_a[8] <= dpRAM_256x16:DP_U01.q_a
Q_a[9] <= dpRAM_256x16:DP_U01.q_a
Q_a[10] <= dpRAM_256x16:DP_U01.q_a
Q_a[11] <= dpRAM_256x16:DP_U01.q_a
Q_a[12] <= dpRAM_256x16:DP_U01.q_a
Q_a[13] <= dpRAM_256x16:DP_U01.q_a
Q_a[14] <= dpRAM_256x16:DP_U01.q_a
Q_a[15] <= dpRAM_256x16:DP_U01.q_a


|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|dpRAM_256x16:DP_U01
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|dpRAM_256x16:DP_U01|altsyncram:altsyncram_component
wren_a => altsyncram_5lj2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_5lj2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5lj2:auto_generated.data_a[0]
data_a[1] => altsyncram_5lj2:auto_generated.data_a[1]
data_a[2] => altsyncram_5lj2:auto_generated.data_a[2]
data_a[3] => altsyncram_5lj2:auto_generated.data_a[3]
data_a[4] => altsyncram_5lj2:auto_generated.data_a[4]
data_a[5] => altsyncram_5lj2:auto_generated.data_a[5]
data_a[6] => altsyncram_5lj2:auto_generated.data_a[6]
data_a[7] => altsyncram_5lj2:auto_generated.data_a[7]
data_a[8] => altsyncram_5lj2:auto_generated.data_a[8]
data_a[9] => altsyncram_5lj2:auto_generated.data_a[9]
data_a[10] => altsyncram_5lj2:auto_generated.data_a[10]
data_a[11] => altsyncram_5lj2:auto_generated.data_a[11]
data_a[12] => altsyncram_5lj2:auto_generated.data_a[12]
data_a[13] => altsyncram_5lj2:auto_generated.data_a[13]
data_a[14] => altsyncram_5lj2:auto_generated.data_a[14]
data_a[15] => altsyncram_5lj2:auto_generated.data_a[15]
data_b[0] => altsyncram_5lj2:auto_generated.data_b[0]
data_b[1] => altsyncram_5lj2:auto_generated.data_b[1]
data_b[2] => altsyncram_5lj2:auto_generated.data_b[2]
data_b[3] => altsyncram_5lj2:auto_generated.data_b[3]
data_b[4] => altsyncram_5lj2:auto_generated.data_b[4]
data_b[5] => altsyncram_5lj2:auto_generated.data_b[5]
data_b[6] => altsyncram_5lj2:auto_generated.data_b[6]
data_b[7] => altsyncram_5lj2:auto_generated.data_b[7]
data_b[8] => altsyncram_5lj2:auto_generated.data_b[8]
data_b[9] => altsyncram_5lj2:auto_generated.data_b[9]
data_b[10] => altsyncram_5lj2:auto_generated.data_b[10]
data_b[11] => altsyncram_5lj2:auto_generated.data_b[11]
data_b[12] => altsyncram_5lj2:auto_generated.data_b[12]
data_b[13] => altsyncram_5lj2:auto_generated.data_b[13]
data_b[14] => altsyncram_5lj2:auto_generated.data_b[14]
data_b[15] => altsyncram_5lj2:auto_generated.data_b[15]
address_a[0] => altsyncram_5lj2:auto_generated.address_a[0]
address_a[1] => altsyncram_5lj2:auto_generated.address_a[1]
address_a[2] => altsyncram_5lj2:auto_generated.address_a[2]
address_a[3] => altsyncram_5lj2:auto_generated.address_a[3]
address_a[4] => altsyncram_5lj2:auto_generated.address_a[4]
address_a[5] => altsyncram_5lj2:auto_generated.address_a[5]
address_a[6] => altsyncram_5lj2:auto_generated.address_a[6]
address_a[7] => altsyncram_5lj2:auto_generated.address_a[7]
address_b[0] => altsyncram_5lj2:auto_generated.address_b[0]
address_b[1] => altsyncram_5lj2:auto_generated.address_b[1]
address_b[2] => altsyncram_5lj2:auto_generated.address_b[2]
address_b[3] => altsyncram_5lj2:auto_generated.address_b[3]
address_b[4] => altsyncram_5lj2:auto_generated.address_b[4]
address_b[5] => altsyncram_5lj2:auto_generated.address_b[5]
address_b[6] => altsyncram_5lj2:auto_generated.address_b[6]
address_b[7] => altsyncram_5lj2:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5lj2:auto_generated.clock0
clock1 => altsyncram_5lj2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5lj2:auto_generated.q_a[0]
q_a[1] <= altsyncram_5lj2:auto_generated.q_a[1]
q_a[2] <= altsyncram_5lj2:auto_generated.q_a[2]
q_a[3] <= altsyncram_5lj2:auto_generated.q_a[3]
q_a[4] <= altsyncram_5lj2:auto_generated.q_a[4]
q_a[5] <= altsyncram_5lj2:auto_generated.q_a[5]
q_a[6] <= altsyncram_5lj2:auto_generated.q_a[6]
q_a[7] <= altsyncram_5lj2:auto_generated.q_a[7]
q_a[8] <= altsyncram_5lj2:auto_generated.q_a[8]
q_a[9] <= altsyncram_5lj2:auto_generated.q_a[9]
q_a[10] <= altsyncram_5lj2:auto_generated.q_a[10]
q_a[11] <= altsyncram_5lj2:auto_generated.q_a[11]
q_a[12] <= altsyncram_5lj2:auto_generated.q_a[12]
q_a[13] <= altsyncram_5lj2:auto_generated.q_a[13]
q_a[14] <= altsyncram_5lj2:auto_generated.q_a[14]
q_a[15] <= altsyncram_5lj2:auto_generated.q_a[15]
q_b[0] <= altsyncram_5lj2:auto_generated.q_b[0]
q_b[1] <= altsyncram_5lj2:auto_generated.q_b[1]
q_b[2] <= altsyncram_5lj2:auto_generated.q_b[2]
q_b[3] <= altsyncram_5lj2:auto_generated.q_b[3]
q_b[4] <= altsyncram_5lj2:auto_generated.q_b[4]
q_b[5] <= altsyncram_5lj2:auto_generated.q_b[5]
q_b[6] <= altsyncram_5lj2:auto_generated.q_b[6]
q_b[7] <= altsyncram_5lj2:auto_generated.q_b[7]
q_b[8] <= altsyncram_5lj2:auto_generated.q_b[8]
q_b[9] <= altsyncram_5lj2:auto_generated.q_b[9]
q_b[10] <= altsyncram_5lj2:auto_generated.q_b[10]
q_b[11] <= altsyncram_5lj2:auto_generated.q_b[11]
q_b[12] <= altsyncram_5lj2:auto_generated.q_b[12]
q_b[13] <= altsyncram_5lj2:auto_generated.q_b[13]
q_b[14] <= altsyncram_5lj2:auto_generated.q_b[14]
q_b[15] <= altsyncram_5lj2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|dpRAM_256x16:DP_U01|altsyncram:altsyncram_component|altsyncram_5lj2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2
sck => sck.IN1
mosi => D_b[0].IN1
nss => RaddSPI[0].ACLR
nss => RaddSPI[1].ACLR
nss => RaddSPI[2].ACLR
nss => RaddSPI[3].ACLR
nss => RaddSPI[4].ACLR
nss => RaddSPI[5].ACLR
nss => RaddSPI[6].ACLR
nss => RaddSPI[7].ACLR
nss => RaddSPI[8].ACLR
nss => RaddSPI[9].ACLR
nss => RaddSPI[10].ACLR
nss => RaddSPI[11].ACLR
nss => RaddSPI[12].ACLR
nss => RaddSPI[13].ACLR
nss => RaddSPI[14].ACLR
nss => RaddSPI[15].ACLR
nss => RaddSPI[16].ACLR
nss => RaddSPI[17].ACLR
nss => RaddSPI[18].ACLR
nss => RaddSPI[19].ACLR
nss => RaddSPI[20].ACLR
nss => RaddSPI[21].ACLR
nss => Radd_b[0].ACLR
nss => Radd_b[1].ACLR
nss => Radd_b[2].ACLR
nss => Radd_b[3].ACLR
nss => Radd_b[4].ACLR
nss => Radd_b[5].ACLR
nss => wen_b.ACLR
nss => SRout[0].ACLR
nss => SRout[1].ACLR
nss => SRout[2].ACLR
nss => SRout[3].ACLR
nss => SRout[4].ACLR
nss => SRout[5].ACLR
nss => SRout[6].ACLR
nss => SRout[7].ACLR
nss => fWRDok.ACLR
nss => nxtWD.ACLR
nss => CntBIT[0].ACLR
nss => CntBIT[1].ACLR
nss => CntBIT[2].ACLR
nss => CntBIT[3].ACLR
nss => CntBIT[4].ACLR
nss => CntBIT[5].ACLR
nss => CntCMD[0].ACLR
nss => CntCMD[1].ACLR
nss => CntCMD[2].ACLR
nss => CntCMD[3].ACLR
nss => CntCMD[4].ACLR
nss => SRin[0].ACLR
nss => SRin[1].ACLR
nss => SRin[2].ACLR
nss => SRin[3].ACLR
nss => SRin[4].ACLR
nss => SRin[5].ACLR
nss => SRin[6].ACLR
nss => SRcmd[0].ACLR
nss => SRcmd[1].ACLR
nss => SRcmd[2].ACLR
nss => SRcmd[3].ACLR
nss => SRcmd[4].ACLR
nss => SRcmd[5].ACLR
nss => SRcmd[6].ACLR
nss => SRcmd[7].ACLR
nss => SRcmd[8].ACLR
nss => SRcmd[9].ACLR
nss => SRcmd[10].ACLR
nss => SRcmd[11].ACLR
nss => SRcmd[12].ACLR
nss => SRcmd[13].ACLR
nss => SRcmd[14].ACLR
nss => SRcmd[15].ACLR
nss => SRcmd[16].ACLR
nss => SRcmd[17].ACLR
nss => SRcmd[18].ACLR
nss => SRcmd[19].ACLR
nss => SRcmd[20].ACLR
nss => SRcmd[21].ACLR
miso <= miso.DB_MAX_OUTPUT_PORT_TYPE
Add_a[0] => Add_a[0].IN1
Add_a[1] => Add_a[1].IN1
Add_a[2] => Add_a[2].IN1
Add_a[3] => Add_a[3].IN1
Add_a[4] => Add_a[4].IN1
Add_a[5] => Add_a[5].IN1
clk_a => clk_a.IN1
wen_a => wen_a.IN1
D_a[0] => D_a[0].IN1
D_a[1] => D_a[1].IN1
D_a[2] => D_a[2].IN1
D_a[3] => D_a[3].IN1
D_a[4] => D_a[4].IN1
D_a[5] => D_a[5].IN1
D_a[6] => D_a[6].IN1
D_a[7] => D_a[7].IN1
Q_a[0] <= dpRAM_64x8:DP_U01.q_a
Q_a[1] <= dpRAM_64x8:DP_U01.q_a
Q_a[2] <= dpRAM_64x8:DP_U01.q_a
Q_a[3] <= dpRAM_64x8:DP_U01.q_a
Q_a[4] <= dpRAM_64x8:DP_U01.q_a
Q_a[5] <= dpRAM_64x8:DP_U01.q_a
Q_a[6] <= dpRAM_64x8:DP_U01.q_a
Q_a[7] <= dpRAM_64x8:DP_U01.q_a


|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|dpRAM_64x8:DP_U01
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|dpRAM_64x8:DP_U01|altsyncram:altsyncram_component
wren_a => altsyncram_tej2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_tej2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tej2:auto_generated.data_a[0]
data_a[1] => altsyncram_tej2:auto_generated.data_a[1]
data_a[2] => altsyncram_tej2:auto_generated.data_a[2]
data_a[3] => altsyncram_tej2:auto_generated.data_a[3]
data_a[4] => altsyncram_tej2:auto_generated.data_a[4]
data_a[5] => altsyncram_tej2:auto_generated.data_a[5]
data_a[6] => altsyncram_tej2:auto_generated.data_a[6]
data_a[7] => altsyncram_tej2:auto_generated.data_a[7]
data_b[0] => altsyncram_tej2:auto_generated.data_b[0]
data_b[1] => altsyncram_tej2:auto_generated.data_b[1]
data_b[2] => altsyncram_tej2:auto_generated.data_b[2]
data_b[3] => altsyncram_tej2:auto_generated.data_b[3]
data_b[4] => altsyncram_tej2:auto_generated.data_b[4]
data_b[5] => altsyncram_tej2:auto_generated.data_b[5]
data_b[6] => altsyncram_tej2:auto_generated.data_b[6]
data_b[7] => altsyncram_tej2:auto_generated.data_b[7]
address_a[0] => altsyncram_tej2:auto_generated.address_a[0]
address_a[1] => altsyncram_tej2:auto_generated.address_a[1]
address_a[2] => altsyncram_tej2:auto_generated.address_a[2]
address_a[3] => altsyncram_tej2:auto_generated.address_a[3]
address_a[4] => altsyncram_tej2:auto_generated.address_a[4]
address_a[5] => altsyncram_tej2:auto_generated.address_a[5]
address_b[0] => altsyncram_tej2:auto_generated.address_b[0]
address_b[1] => altsyncram_tej2:auto_generated.address_b[1]
address_b[2] => altsyncram_tej2:auto_generated.address_b[2]
address_b[3] => altsyncram_tej2:auto_generated.address_b[3]
address_b[4] => altsyncram_tej2:auto_generated.address_b[4]
address_b[5] => altsyncram_tej2:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tej2:auto_generated.clock0
clock1 => altsyncram_tej2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tej2:auto_generated.q_a[0]
q_a[1] <= altsyncram_tej2:auto_generated.q_a[1]
q_a[2] <= altsyncram_tej2:auto_generated.q_a[2]
q_a[3] <= altsyncram_tej2:auto_generated.q_a[3]
q_a[4] <= altsyncram_tej2:auto_generated.q_a[4]
q_a[5] <= altsyncram_tej2:auto_generated.q_a[5]
q_a[6] <= altsyncram_tej2:auto_generated.q_a[6]
q_a[7] <= altsyncram_tej2:auto_generated.q_a[7]
q_b[0] <= altsyncram_tej2:auto_generated.q_b[0]
q_b[1] <= altsyncram_tej2:auto_generated.q_b[1]
q_b[2] <= altsyncram_tej2:auto_generated.q_b[2]
q_b[3] <= altsyncram_tej2:auto_generated.q_b[3]
q_b[4] <= altsyncram_tej2:auto_generated.q_b[4]
q_b[5] <= altsyncram_tej2:auto_generated.q_b[5]
q_b[6] <= altsyncram_tej2:auto_generated.q_b[6]
q_b[7] <= altsyncram_tej2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|dpRAM_64x8:DP_U01|altsyncram:altsyncram_component|altsyncram_tej2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3
sck => sck.IN1
mosi => D_b[0].IN1
nss => RaddSPI[0].ACLR
nss => RaddSPI[1].ACLR
nss => RaddSPI[2].ACLR
nss => RaddSPI[3].ACLR
nss => RaddSPI[4].ACLR
nss => RaddSPI[5].ACLR
nss => RaddSPI[6].ACLR
nss => RaddSPI[7].ACLR
nss => RaddSPI[8].ACLR
nss => RaddSPI[9].ACLR
nss => RaddSPI[10].ACLR
nss => RaddSPI[11].ACLR
nss => RaddSPI[12].ACLR
nss => RaddSPI[13].ACLR
nss => RaddSPI[14].ACLR
nss => RaddSPI[15].ACLR
nss => RaddSPI[16].ACLR
nss => RaddSPI[17].ACLR
nss => RaddSPI[18].ACLR
nss => RaddSPI[19].ACLR
nss => RaddSPI[20].ACLR
nss => RaddSPI[21].ACLR
nss => Radd_b[0].ACLR
nss => Radd_b[1].ACLR
nss => Radd_b[2].ACLR
nss => Radd_b[3].ACLR
nss => wen_b.ACLR
nss => SRout[0].ACLR
nss => SRout[1].ACLR
nss => SRout[2].ACLR
nss => SRout[3].ACLR
nss => SRout[4].ACLR
nss => SRout[5].ACLR
nss => SRout[6].ACLR
nss => SRout[7].ACLR
nss => SRout[8].ACLR
nss => SRout[9].ACLR
nss => SRout[10].ACLR
nss => SRout[11].ACLR
nss => SRout[12].ACLR
nss => SRout[13].ACLR
nss => SRout[14].ACLR
nss => SRout[15].ACLR
nss => fWRDok.ACLR
nss => nxtWD.ACLR
nss => CntBIT[0].ACLR
nss => CntBIT[1].ACLR
nss => CntBIT[2].ACLR
nss => CntBIT[3].ACLR
nss => CntBIT[4].ACLR
nss => CntBIT[5].ACLR
nss => CntCMD[0].ACLR
nss => CntCMD[1].ACLR
nss => CntCMD[2].ACLR
nss => CntCMD[3].ACLR
nss => CntCMD[4].ACLR
nss => SRin[0].ACLR
nss => SRin[1].ACLR
nss => SRin[2].ACLR
nss => SRin[3].ACLR
nss => SRin[4].ACLR
nss => SRin[5].ACLR
nss => SRin[6].ACLR
nss => SRin[7].ACLR
nss => SRin[8].ACLR
nss => SRin[9].ACLR
nss => SRin[10].ACLR
nss => SRin[11].ACLR
nss => SRin[12].ACLR
nss => SRin[13].ACLR
nss => SRin[14].ACLR
nss => SRcmd[0].ACLR
nss => SRcmd[1].ACLR
nss => SRcmd[2].ACLR
nss => SRcmd[3].ACLR
nss => SRcmd[4].ACLR
nss => SRcmd[5].ACLR
nss => SRcmd[6].ACLR
nss => SRcmd[7].ACLR
nss => SRcmd[8].ACLR
nss => SRcmd[9].ACLR
nss => SRcmd[10].ACLR
nss => SRcmd[11].ACLR
nss => SRcmd[12].ACLR
nss => SRcmd[13].ACLR
nss => SRcmd[14].ACLR
nss => SRcmd[15].ACLR
nss => SRcmd[16].ACLR
nss => SRcmd[17].ACLR
nss => SRcmd[18].ACLR
nss => SRcmd[19].ACLR
nss => SRcmd[20].ACLR
nss => SRcmd[21].ACLR
miso <= miso.DB_MAX_OUTPUT_PORT_TYPE
Add_a[0] => Add_a[0].IN1
Add_a[1] => Add_a[1].IN1
Add_a[2] => Add_a[2].IN1
Add_a[3] => Add_a[3].IN1
Add_a[4] => Add_a[4].IN1
Add_a[5] => Add_a[5].IN1
Add_a[6] => Add_a[6].IN1
Add_a[7] => Add_a[7].IN1
clk_a => clk_a.IN1
wen_a => wen_a.IN1
D_a[0] => D_a[0].IN1
Q_a[0] <= dpRAM_256x1_16x16:DP_U01.q_a


|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|dpRAM_256x1_16x16:DP_U01
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|dpRAM_256x1_16x16:DP_U01|altsyncram:altsyncram_component
wren_a => altsyncram_lhj2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_lhj2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lhj2:auto_generated.data_a[0]
data_b[0] => altsyncram_lhj2:auto_generated.data_b[0]
data_b[1] => altsyncram_lhj2:auto_generated.data_b[1]
data_b[2] => altsyncram_lhj2:auto_generated.data_b[2]
data_b[3] => altsyncram_lhj2:auto_generated.data_b[3]
data_b[4] => altsyncram_lhj2:auto_generated.data_b[4]
data_b[5] => altsyncram_lhj2:auto_generated.data_b[5]
data_b[6] => altsyncram_lhj2:auto_generated.data_b[6]
data_b[7] => altsyncram_lhj2:auto_generated.data_b[7]
data_b[8] => altsyncram_lhj2:auto_generated.data_b[8]
data_b[9] => altsyncram_lhj2:auto_generated.data_b[9]
data_b[10] => altsyncram_lhj2:auto_generated.data_b[10]
data_b[11] => altsyncram_lhj2:auto_generated.data_b[11]
data_b[12] => altsyncram_lhj2:auto_generated.data_b[12]
data_b[13] => altsyncram_lhj2:auto_generated.data_b[13]
data_b[14] => altsyncram_lhj2:auto_generated.data_b[14]
data_b[15] => altsyncram_lhj2:auto_generated.data_b[15]
address_a[0] => altsyncram_lhj2:auto_generated.address_a[0]
address_a[1] => altsyncram_lhj2:auto_generated.address_a[1]
address_a[2] => altsyncram_lhj2:auto_generated.address_a[2]
address_a[3] => altsyncram_lhj2:auto_generated.address_a[3]
address_a[4] => altsyncram_lhj2:auto_generated.address_a[4]
address_a[5] => altsyncram_lhj2:auto_generated.address_a[5]
address_a[6] => altsyncram_lhj2:auto_generated.address_a[6]
address_a[7] => altsyncram_lhj2:auto_generated.address_a[7]
address_b[0] => altsyncram_lhj2:auto_generated.address_b[0]
address_b[1] => altsyncram_lhj2:auto_generated.address_b[1]
address_b[2] => altsyncram_lhj2:auto_generated.address_b[2]
address_b[3] => altsyncram_lhj2:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lhj2:auto_generated.clock0
clock1 => altsyncram_lhj2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lhj2:auto_generated.q_a[0]
q_b[0] <= altsyncram_lhj2:auto_generated.q_b[0]
q_b[1] <= altsyncram_lhj2:auto_generated.q_b[1]
q_b[2] <= altsyncram_lhj2:auto_generated.q_b[2]
q_b[3] <= altsyncram_lhj2:auto_generated.q_b[3]
q_b[4] <= altsyncram_lhj2:auto_generated.q_b[4]
q_b[5] <= altsyncram_lhj2:auto_generated.q_b[5]
q_b[6] <= altsyncram_lhj2:auto_generated.q_b[6]
q_b[7] <= altsyncram_lhj2:auto_generated.q_b[7]
q_b[8] <= altsyncram_lhj2:auto_generated.q_b[8]
q_b[9] <= altsyncram_lhj2:auto_generated.q_b[9]
q_b[10] <= altsyncram_lhj2:auto_generated.q_b[10]
q_b[11] <= altsyncram_lhj2:auto_generated.q_b[11]
q_b[12] <= altsyncram_lhj2:auto_generated.q_b[12]
q_b[13] <= altsyncram_lhj2:auto_generated.q_b[13]
q_b[14] <= altsyncram_lhj2:auto_generated.q_b[14]
q_b[15] <= altsyncram_lhj2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|dpRAM_256x1_16x16:DP_U01|altsyncram:altsyncram_component|altsyncram_lhj2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock1 => ram_block1a0.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a0.PORTBDATAIN1
data_b[2] => ram_block1a0.PORTBDATAIN2
data_b[3] => ram_block1a0.PORTBDATAIN3
data_b[4] => ram_block1a0.PORTBDATAIN4
data_b[5] => ram_block1a0.PORTBDATAIN5
data_b[6] => ram_block1a0.PORTBDATAIN6
data_b[7] => ram_block1a0.PORTBDATAIN7
data_b[8] => ram_block1a0.PORTBDATAIN8
data_b[9] => ram_block1a0.PORTBDATAIN9
data_b[10] => ram_block1a0.PORTBDATAIN10
data_b[11] => ram_block1a0.PORTBDATAIN11
data_b[12] => ram_block1a0.PORTBDATAIN12
data_b[13] => ram_block1a0.PORTBDATAIN13
data_b[14] => ram_block1a0.PORTBDATAIN14
data_b[15] => ram_block1a0.PORTBDATAIN15
q_a[0] <= ram_block1a0.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a0.PORTBDATAOUT1
q_b[2] <= ram_block1a0.PORTBDATAOUT2
q_b[3] <= ram_block1a0.PORTBDATAOUT3
q_b[4] <= ram_block1a0.PORTBDATAOUT4
q_b[5] <= ram_block1a0.PORTBDATAOUT5
q_b[6] <= ram_block1a0.PORTBDATAOUT6
q_b[7] <= ram_block1a0.PORTBDATAOUT7
q_b[8] <= ram_block1a0.PORTBDATAOUT8
q_b[9] <= ram_block1a0.PORTBDATAOUT9
q_b[10] <= ram_block1a0.PORTBDATAOUT10
q_b[11] <= ram_block1a0.PORTBDATAOUT11
q_b[12] <= ram_block1a0.PORTBDATAOUT12
q_b[13] <= ram_block1a0.PORTBDATAOUT13
q_b[14] <= ram_block1a0.PORTBDATAOUT14
q_b[15] <= ram_block1a0.PORTBDATAOUT15
wren_a => ram_block1a0.PORTAWE
wren_b => ram_block1a0.PORTBWE


|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|dpRAM_256x16:DP_U04
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|dpRAM_256x16:DP_U04|altsyncram:altsyncram_component
wren_a => altsyncram_5lj2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_5lj2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5lj2:auto_generated.data_a[0]
data_a[1] => altsyncram_5lj2:auto_generated.data_a[1]
data_a[2] => altsyncram_5lj2:auto_generated.data_a[2]
data_a[3] => altsyncram_5lj2:auto_generated.data_a[3]
data_a[4] => altsyncram_5lj2:auto_generated.data_a[4]
data_a[5] => altsyncram_5lj2:auto_generated.data_a[5]
data_a[6] => altsyncram_5lj2:auto_generated.data_a[6]
data_a[7] => altsyncram_5lj2:auto_generated.data_a[7]
data_a[8] => altsyncram_5lj2:auto_generated.data_a[8]
data_a[9] => altsyncram_5lj2:auto_generated.data_a[9]
data_a[10] => altsyncram_5lj2:auto_generated.data_a[10]
data_a[11] => altsyncram_5lj2:auto_generated.data_a[11]
data_a[12] => altsyncram_5lj2:auto_generated.data_a[12]
data_a[13] => altsyncram_5lj2:auto_generated.data_a[13]
data_a[14] => altsyncram_5lj2:auto_generated.data_a[14]
data_a[15] => altsyncram_5lj2:auto_generated.data_a[15]
data_b[0] => altsyncram_5lj2:auto_generated.data_b[0]
data_b[1] => altsyncram_5lj2:auto_generated.data_b[1]
data_b[2] => altsyncram_5lj2:auto_generated.data_b[2]
data_b[3] => altsyncram_5lj2:auto_generated.data_b[3]
data_b[4] => altsyncram_5lj2:auto_generated.data_b[4]
data_b[5] => altsyncram_5lj2:auto_generated.data_b[5]
data_b[6] => altsyncram_5lj2:auto_generated.data_b[6]
data_b[7] => altsyncram_5lj2:auto_generated.data_b[7]
data_b[8] => altsyncram_5lj2:auto_generated.data_b[8]
data_b[9] => altsyncram_5lj2:auto_generated.data_b[9]
data_b[10] => altsyncram_5lj2:auto_generated.data_b[10]
data_b[11] => altsyncram_5lj2:auto_generated.data_b[11]
data_b[12] => altsyncram_5lj2:auto_generated.data_b[12]
data_b[13] => altsyncram_5lj2:auto_generated.data_b[13]
data_b[14] => altsyncram_5lj2:auto_generated.data_b[14]
data_b[15] => altsyncram_5lj2:auto_generated.data_b[15]
address_a[0] => altsyncram_5lj2:auto_generated.address_a[0]
address_a[1] => altsyncram_5lj2:auto_generated.address_a[1]
address_a[2] => altsyncram_5lj2:auto_generated.address_a[2]
address_a[3] => altsyncram_5lj2:auto_generated.address_a[3]
address_a[4] => altsyncram_5lj2:auto_generated.address_a[4]
address_a[5] => altsyncram_5lj2:auto_generated.address_a[5]
address_a[6] => altsyncram_5lj2:auto_generated.address_a[6]
address_a[7] => altsyncram_5lj2:auto_generated.address_a[7]
address_b[0] => altsyncram_5lj2:auto_generated.address_b[0]
address_b[1] => altsyncram_5lj2:auto_generated.address_b[1]
address_b[2] => altsyncram_5lj2:auto_generated.address_b[2]
address_b[3] => altsyncram_5lj2:auto_generated.address_b[3]
address_b[4] => altsyncram_5lj2:auto_generated.address_b[4]
address_b[5] => altsyncram_5lj2:auto_generated.address_b[5]
address_b[6] => altsyncram_5lj2:auto_generated.address_b[6]
address_b[7] => altsyncram_5lj2:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5lj2:auto_generated.clock0
clock1 => altsyncram_5lj2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5lj2:auto_generated.q_a[0]
q_a[1] <= altsyncram_5lj2:auto_generated.q_a[1]
q_a[2] <= altsyncram_5lj2:auto_generated.q_a[2]
q_a[3] <= altsyncram_5lj2:auto_generated.q_a[3]
q_a[4] <= altsyncram_5lj2:auto_generated.q_a[4]
q_a[5] <= altsyncram_5lj2:auto_generated.q_a[5]
q_a[6] <= altsyncram_5lj2:auto_generated.q_a[6]
q_a[7] <= altsyncram_5lj2:auto_generated.q_a[7]
q_a[8] <= altsyncram_5lj2:auto_generated.q_a[8]
q_a[9] <= altsyncram_5lj2:auto_generated.q_a[9]
q_a[10] <= altsyncram_5lj2:auto_generated.q_a[10]
q_a[11] <= altsyncram_5lj2:auto_generated.q_a[11]
q_a[12] <= altsyncram_5lj2:auto_generated.q_a[12]
q_a[13] <= altsyncram_5lj2:auto_generated.q_a[13]
q_a[14] <= altsyncram_5lj2:auto_generated.q_a[14]
q_a[15] <= altsyncram_5lj2:auto_generated.q_a[15]
q_b[0] <= altsyncram_5lj2:auto_generated.q_b[0]
q_b[1] <= altsyncram_5lj2:auto_generated.q_b[1]
q_b[2] <= altsyncram_5lj2:auto_generated.q_b[2]
q_b[3] <= altsyncram_5lj2:auto_generated.q_b[3]
q_b[4] <= altsyncram_5lj2:auto_generated.q_b[4]
q_b[5] <= altsyncram_5lj2:auto_generated.q_b[5]
q_b[6] <= altsyncram_5lj2:auto_generated.q_b[6]
q_b[7] <= altsyncram_5lj2:auto_generated.q_b[7]
q_b[8] <= altsyncram_5lj2:auto_generated.q_b[8]
q_b[9] <= altsyncram_5lj2:auto_generated.q_b[9]
q_b[10] <= altsyncram_5lj2:auto_generated.q_b[10]
q_b[11] <= altsyncram_5lj2:auto_generated.q_b[11]
q_b[12] <= altsyncram_5lj2:auto_generated.q_b[12]
q_b[13] <= altsyncram_5lj2:auto_generated.q_b[13]
q_b[14] <= altsyncram_5lj2:auto_generated.q_b[14]
q_b[15] <= altsyncram_5lj2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|dpRAM_256x16:DP_U04|altsyncram:altsyncram_component|altsyncram_5lj2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|ut_SpikeDriver_SPI|snand_pll:pll_U1
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= snand_pll_0002:snand_pll_inst.outclk_0
outclk_1 <= snand_pll_0002:snand_pll_inst.outclk_1
outclk_2 <= snand_pll_0002:snand_pll_inst.outclk_2
outclk_4 <= snand_pll_0002:snand_pll_inst.outclk_4
outclk_7 <= snand_pll_0002:snand_pll_inst.outclk_7


|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
outclk_2 <= altera_pll:altera_pll_i.outclk
outclk_3 <= <GND>
outclk_4 <= altera_pll:altera_pll_i.outclk
outclk_5 <= <GND>
outclk_6 <= <GND>
outclk_7 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i
refclk => refclk.IN1
refclk1 => refclk1.IN1
fbclk => ~NO_FANOUT~
rst => rst.IN1
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => scanclk.IN1
cntsel[0] => cntsel_temp[0].DATAIN
cntsel[1] => cntsel_temp[1].DATAIN
cntsel[2] => cntsel_temp[2].DATAIN
cntsel[3] => cntsel_temp[3].DATAIN
cntsel[4] => cntsel_temp[4].DATAIN
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => reconfig_to_pll[3].IN1
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => extswitch.IN1
adjpllin => adjpllin.IN1
cclk => cclk.IN1
outclk[0] <= altera_cyclonev_pll:cyclonev_pll.divclk
outclk[1] <= altera_cyclonev_pll:cyclonev_pll.divclk
outclk[2] <= altera_cyclonev_pll:cyclonev_pll.divclk
outclk[3] <= altera_cyclonev_pll:cyclonev_pll.divclk
outclk[4] <= altera_cyclonev_pll:cyclonev_pll.divclk
outclk[5] <= altera_cyclonev_pll:cyclonev_pll.divclk
outclk[6] <= altera_cyclonev_pll:cyclonev_pll.divclk
outclk[7] <= altera_cyclonev_pll:cyclonev_pll.divclk
fboutclk <= altera_cyclonev_pll:cyclonev_pll.extclk
locked <= altera_cyclonev_pll:cyclonev_pll.lock
phase_done <= <GND>
reconfig_from_pll[0] <= reconfig_from_pll_wire[0].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[1] <= reconfig_from_pll_wire[1].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[2] <= reconfig_from_pll_wire[2].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[3] <= reconfig_from_pll_wire[3].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[4] <= reconfig_from_pll_wire[4].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[5] <= reconfig_from_pll_wire[5].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[6] <= reconfig_from_pll_wire[6].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[7] <= reconfig_from_pll_wire[7].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[8] <= reconfig_from_pll_wire[8].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[9] <= reconfig_from_pll_wire[9].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[10] <= reconfig_from_pll_wire[10].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[11] <= reconfig_from_pll_wire[11].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[12] <= reconfig_from_pll_wire[12].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[13] <= reconfig_from_pll_wire[13].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[14] <= reconfig_from_pll_wire[14].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[15] <= reconfig_from_pll_wire[15].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[16] <= altera_cyclonev_pll:cyclonev_pll.lock
reconfig_from_pll[17] <= reconfig_from_pll_wire[17].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= altera_cyclonev_pll:cyclonev_pll.pllclksel
clkbad[0] <= altera_cyclonev_pll:cyclonev_pll.clk0bad
clkbad[1] <= altera_cyclonev_pll:cyclonev_pll.clk1bad
phout[0] <= altera_cyclonev_pll:cyclonev_pll.phout_0
phout[1] <= altera_cyclonev_pll:cyclonev_pll.phout_0
phout[2] <= altera_cyclonev_pll:cyclonev_pll.phout_0
phout[3] <= altera_cyclonev_pll:cyclonev_pll.phout_0
phout[4] <= altera_cyclonev_pll:cyclonev_pll.phout_0
phout[5] <= altera_cyclonev_pll:cyclonev_pll.phout_0
phout[6] <= altera_cyclonev_pll:cyclonev_pll.phout_0
phout[7] <= altera_cyclonev_pll:cyclonev_pll.phout_0
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= altera_cyclonev_pll:cyclonev_pll.cascade_out
cascade_out[1] <= altera_cyclonev_pll:cyclonev_pll.cascade_out
cascade_out[2] <= altera_cyclonev_pll:cyclonev_pll.cascade_out
cascade_out[3] <= altera_cyclonev_pll:cyclonev_pll.cascade_out
cascade_out[4] <= altera_cyclonev_pll:cyclonev_pll.cascade_out
cascade_out[5] <= altera_cyclonev_pll:cyclonev_pll.cascade_out
cascade_out[6] <= altera_cyclonev_pll:cyclonev_pll.cascade_out
cascade_out[7] <= altera_cyclonev_pll:cyclonev_pll.cascade_out
zdbfbclk <> <GND>


|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst
clk => dps_current_state~1.DATAIN
reset => dps_current_state.OUTPUTSELECT
reset => dps_current_state.OUTPUTSELECT
reset => dps_current_state.OUTPUTSELECT
reset => dps_current_state.OUTPUTSELECT
reset => dps_current_state.OUTPUTSELECT
reset => dps_current_state.OUTPUTSELECT
phase_done => Selector0.IN1
phase_done => int_phase_en.DATAB
phase_done => dps_next_state.PHASE_DONE_LOW_0.DATAB
phase_done => dps_next_state.PHASE_DONE_LOW_1.DATAB
phase_done => dps_next_state.PHASE_DONE_LOW_2.DATAB
phase_done => dps_next_state.PHASE_DONE_LOW_3.DATAB
phase_done => dps_next_state.PHASE_DONE_LOW_4.DATAB
usr_phase_en => phase_en.IN1
phase_en <= phase_en.DB_MAX_OUTPUT_PORT_TYPE


|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst
clk => scanen~reg0.CLK
clk => atpgmode~reg0.CLK
clk => dprio_init_done~reg0.CLK
clk => ser_shift_load~reg0.CLK
clk => mdio_dis~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => init_done_forever.CLK
clk => rst_n[0].CLK
clk => rst_n[1].CLK
reset_n => dprio_write.IN1
reset_n => rst_n[0].ACLR
reset_n => rst_n[1].ACLR
dprio_address[0] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_address[1] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_address[2] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_address[3] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_address[4] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_address[5] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_byteen[0] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
dprio_byteen[1] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
dprio_write <= dprio_write.DB_MAX_OUTPUT_PORT_TYPE
dprio_writedata[0] <= <GND>
dprio_writedata[1] <= <GND>
dprio_writedata[2] <= <GND>
dprio_writedata[3] <= <GND>
dprio_writedata[4] <= <GND>
dprio_writedata[5] <= <GND>
dprio_writedata[6] <= <GND>
dprio_writedata[7] <= <GND>
dprio_writedata[8] <= <GND>
dprio_writedata[9] <= <GND>
dprio_writedata[10] <= <GND>
dprio_writedata[11] <= <GND>
dprio_writedata[12] <= <GND>
dprio_writedata[13] <= <GND>
dprio_writedata[14] <= <GND>
dprio_writedata[15] <= <GND>
atpgmode <= atpgmode~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_dis <= mdio_dis~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanen <= scanen~reg0.DB_MAX_OUTPUT_PORT_TYPE
ser_shift_load <= ser_shift_load~reg0.DB_MAX_OUTPUT_PORT_TYPE
dprio_init_done <= dprio_init_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0
dataa => lcell_inst.DATAA
datab => lcell_inst.DATAB
datac => lcell_inst.DATAC
datad => lcell_inst.DATAD
datae => lcell_inst.DATAE
dataf => lcell_inst.DATAF
combout <= lcell_inst.COMBOUT


|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1
dataa => lcell_inst.DATAA
datab => lcell_inst.DATAB
datac => lcell_inst.DATAC
datad => lcell_inst.DATAD
datae => lcell_inst.DATAE
dataf => lcell_inst.DATAF
combout <= lcell_inst.COMBOUT


|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2
dataa => lcell_inst.DATAA
datab => lcell_inst.DATAB
datac => lcell_inst.DATAC
datad => lcell_inst.DATAD
datae => lcell_inst.DATAE
dataf => lcell_inst.DATAF
combout <= lcell_inst.COMBOUT


|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3
dataa => lcell_inst.DATAA
datab => lcell_inst.DATAB
datac => lcell_inst.DATAC
datad => lcell_inst.DATAD
datae => lcell_inst.DATAE
dataf => lcell_inst.DATAF
combout <= lcell_inst.COMBOUT


|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4
dataa => lcell_inst.DATAA
datab => lcell_inst.DATAB
datac => lcell_inst.DATAC
datad => lcell_inst.DATAD
datae => lcell_inst.DATAE
dataf => lcell_inst.DATAF
combout <= lcell_inst.COMBOUT


|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll
phout_0[0] <= altera_cyclonev_pll_base:fpll_0.phout
phout_0[1] <= altera_cyclonev_pll_base:fpll_0.phout
phout_0[2] <= altera_cyclonev_pll_base:fpll_0.phout
phout_0[3] <= altera_cyclonev_pll_base:fpll_0.phout
phout_0[4] <= altera_cyclonev_pll_base:fpll_0.phout
phout_0[5] <= altera_cyclonev_pll_base:fpll_0.phout
phout_0[6] <= altera_cyclonev_pll_base:fpll_0.phout
phout_0[7] <= altera_cyclonev_pll_base:fpll_0.phout
adjpllin[0] => adjpllin[0].IN1
cclk[0] => cclk[0].IN1
coreclkin[0] => coreclkin[0].IN1
extswitch[0] => extswitch[0].IN1
iqtxrxclkin[0] => iqtxrxclkin[0].IN1
plliqclkin[0] => plliqclkin[0].IN1
rxiqclkin[0] => rxiqclkin[0].IN1
clkin[0] => clkin[0].IN1
clkin[1] => clkin[1].IN1
clkin[2] => clkin[2].IN1
clkin[3] => clkin[3].IN1
refiqclk_0[0] => refiqclk_0[0].IN1
refiqclk_0[1] => refiqclk_0[1].IN1
clk0bad[0] <= altera_cyclonev_pll_base:fpll_0.clk0bad
clk1bad[0] <= altera_cyclonev_pll_base:fpll_0.clk1bad
pllclksel[0] <= altera_cyclonev_pll_base:fpll_0.pllclksel
atpgmode[0] => atpgmode[0].IN1
clk[0] => clk[0].IN1
fpllcsrtest[0] => fpllcsrtest[0].IN1
iocsrclkin[0] => iocsrclkin[0].IN1
iocsrdatain[0] => iocsrdatain[0].IN1
iocsren[0] => iocsren[0].IN1
iocsrrstn[0] => iocsrrstn[0].IN1
mdiodis[0] => mdiodis[0].IN1
phaseen[0] => phaseen[0].IN1
read[0] => read[0].IN1
rstn[0] => rstn[0].IN1
scanen[0] => scanen[0].IN1
sershiftload[0] => sershiftload[0].IN1
shiftdonei[0] => shiftdonei[0].IN1
updn[0] => updn[0].IN1
write[0] => write[0].IN1
addr_0[0] => addr_0[0].IN1
addr_0[1] => addr_0[1].IN1
addr_0[2] => addr_0[2].IN1
addr_0[3] => addr_0[3].IN1
addr_0[4] => addr_0[4].IN1
addr_0[5] => addr_0[5].IN1
byteen_0[0] => byteen_0[0].IN1
byteen_0[1] => byteen_0[1].IN1
cntsel_0[0] => cntsel_0[0].IN1
cntsel_0[1] => cntsel_0[1].IN1
cntsel_0[2] => cntsel_0[2].IN1
cntsel_0[3] => cntsel_0[3].IN1
cntsel_0[4] => cntsel_0[4].IN1
din_0[0] => din_0[0].IN1
din_0[1] => din_0[1].IN1
din_0[2] => din_0[2].IN1
din_0[3] => din_0[3].IN1
din_0[4] => din_0[4].IN1
din_0[5] => din_0[5].IN1
din_0[6] => din_0[6].IN1
din_0[7] => din_0[7].IN1
din_0[8] => din_0[8].IN1
din_0[9] => din_0[9].IN1
din_0[10] => din_0[10].IN1
din_0[11] => din_0[11].IN1
din_0[12] => din_0[12].IN1
din_0[13] => din_0[13].IN1
din_0[14] => din_0[14].IN1
din_0[15] => din_0[15].IN1
blockselect[0] <= altera_cyclonev_pll_base:fpll_0.blockselect
iocsrdataout[0] <= altera_cyclonev_pll_base:fpll_0.iocsrdataout
iocsrenbuf[0] <= altera_cyclonev_pll_base:fpll_0.iocsrenbuf
iocsrrstnbuf[0] <= altera_cyclonev_pll_base:fpll_0.iocsrrstnbuf
phasedone[0] <= altera_cyclonev_pll_base:fpll_0.phasedone
dout_0[0] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[1] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[2] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[3] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[4] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[5] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[6] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[7] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[8] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[9] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[10] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[11] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[12] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[13] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[14] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[15] <= altera_cyclonev_pll_base:fpll_0.dout
dprioout_0[0] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[1] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[2] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[3] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[4] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[5] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[6] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[7] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[8] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[9] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[10] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[11] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[12] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[13] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[14] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[15] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[16] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[17] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[18] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[19] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[20] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[21] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[22] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[23] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[24] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[25] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[26] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[27] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[28] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[29] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[30] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[31] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[32] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[33] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[34] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[35] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[36] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[37] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[38] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[39] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[40] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[41] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[42] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[43] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[44] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[45] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[46] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[47] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[48] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[49] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[50] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[51] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[52] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[53] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[54] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[55] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[56] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[57] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[58] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[59] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[60] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[61] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[62] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[63] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[64] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[65] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[66] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[67] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[68] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[69] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[70] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[71] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[72] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[73] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[74] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[75] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[76] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[77] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[78] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[79] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[80] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[81] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[82] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[83] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[84] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[85] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[86] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[87] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[88] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[89] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[90] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[91] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[92] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[93] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[94] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[95] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[96] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[97] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[98] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[99] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[100] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[101] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[102] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[103] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[104] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[105] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[106] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[107] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[108] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[109] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[110] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[111] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[112] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[113] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[114] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[115] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[116] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[117] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[118] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[119] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[120] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[121] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[122] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[123] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[124] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[125] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[126] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[127] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[128] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[129] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[130] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[131] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[132] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[133] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[134] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[135] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[136] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[137] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[138] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[139] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[140] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[141] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[142] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[143] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[144] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[145] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[146] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[147] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[148] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[149] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[150] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[151] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[152] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[153] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[154] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[155] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[156] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[157] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[158] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[159] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[160] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[161] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[162] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[163] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[164] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[165] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[166] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[167] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[168] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[169] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[170] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[171] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[172] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[173] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[174] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[175] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[176] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[177] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[178] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[179] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[180] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[181] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[182] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[183] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[184] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[185] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[186] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[187] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[188] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[189] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[190] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[191] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[192] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[193] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[194] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[195] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[196] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[197] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[198] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[199] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[200] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[201] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[202] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[203] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[204] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[205] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[206] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[207] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[208] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[209] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[210] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[211] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[212] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[213] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[214] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[215] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[216] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[217] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[218] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[219] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[220] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[221] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[222] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[223] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[224] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[225] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[226] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[227] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[228] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[229] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[230] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[231] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[232] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[233] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[234] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[235] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[236] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[237] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[238] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[239] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[240] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[241] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[242] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[243] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[244] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[245] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[246] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[247] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[248] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[249] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[250] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[251] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[252] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[253] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[254] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[255] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[256] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[257] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[258] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[259] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[260] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[261] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[262] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[263] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[264] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[265] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[266] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[267] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[268] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[269] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[270] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[271] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[272] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[273] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[274] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[275] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[276] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[277] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[278] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[279] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[280] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[281] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[282] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[283] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[284] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[285] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[286] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[287] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[288] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[289] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[290] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[291] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[292] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[293] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[294] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[295] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[296] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[297] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[298] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[299] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[300] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[301] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[302] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[303] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[304] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[305] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[306] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[307] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[308] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[309] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[310] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[311] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[312] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[313] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[314] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[315] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[316] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[317] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[318] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[319] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[320] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[321] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[322] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[323] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[324] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[325] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[326] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[327] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[328] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[329] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[330] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[331] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[332] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[333] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[334] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[335] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[336] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[337] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[338] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[339] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[340] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[341] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[342] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[343] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[344] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[345] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[346] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[347] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[348] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[349] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[350] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[351] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[352] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[353] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[354] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[355] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[356] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[357] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[358] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[359] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[360] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[361] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[362] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[363] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[364] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[365] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[366] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[367] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[368] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[369] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[370] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[371] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[372] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[373] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[374] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[375] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[376] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[377] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[378] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[379] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[380] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[381] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[382] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[383] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[384] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[385] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[386] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[387] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[388] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[389] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[390] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[391] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[392] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[393] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[394] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[395] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[396] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[397] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[398] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[399] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[400] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[401] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[402] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[403] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[404] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[405] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[406] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[407] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[408] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[409] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[410] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[411] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[412] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[413] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[414] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[415] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[416] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[417] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[418] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[419] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[420] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[421] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[422] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[423] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[424] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[425] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[426] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[427] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[428] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[429] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[430] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[431] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[432] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[433] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[434] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[435] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[436] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[437] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[438] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[439] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[440] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[441] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[442] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[443] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[444] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[445] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[446] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[447] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[448] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[449] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[450] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[451] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[452] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[453] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[454] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[455] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[456] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[457] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[458] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[459] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[460] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[461] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[462] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[463] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[464] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[465] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[466] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[467] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[468] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[469] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[470] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[471] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[472] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[473] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[474] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[475] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[476] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[477] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[478] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[479] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[480] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[481] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[482] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[483] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[484] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[485] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[486] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[487] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[488] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[489] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[490] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[491] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[492] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[493] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[494] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[495] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[496] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[497] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[498] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[499] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[500] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[501] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[502] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[503] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[504] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[505] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[506] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[507] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[508] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[509] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[510] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[511] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[512] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[513] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[514] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[515] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[516] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[517] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[518] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[519] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[520] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[521] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[522] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[523] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[524] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[525] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[526] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[527] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[528] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[529] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[530] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[531] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[532] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[533] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[534] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[535] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[536] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[537] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[538] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[539] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[540] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[541] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[542] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[543] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[544] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[545] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[546] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[547] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[548] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[549] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[550] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[551] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[552] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[553] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[554] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[555] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[556] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[557] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[558] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[559] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[560] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[561] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[562] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[563] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[564] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[565] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[566] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[567] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[568] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[569] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[570] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[571] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[572] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[573] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[574] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[575] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[576] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[577] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[578] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[579] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[580] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[581] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[582] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[583] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[584] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[585] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[586] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[587] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[588] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[589] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[590] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[591] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[592] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[593] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[594] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[595] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[596] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[597] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[598] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[599] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[600] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[601] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[602] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[603] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[604] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[605] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[606] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[607] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[608] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[609] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[610] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[611] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[612] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[613] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[614] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[615] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[616] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[617] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[618] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[619] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[620] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[621] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[622] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[623] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[624] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[625] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[626] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[627] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[628] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[629] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[630] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[631] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[632] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[633] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[634] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[635] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[636] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[637] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[638] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[639] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[640] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[641] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[642] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[643] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[644] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[645] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[646] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[647] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[648] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[649] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[650] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[651] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[652] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[653] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[654] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[655] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[656] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[657] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[658] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[659] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[660] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[661] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[662] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[663] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[664] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[665] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[666] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[667] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[668] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[669] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[670] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[671] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[672] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[673] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[674] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[675] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[676] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[677] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[678] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[679] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[680] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[681] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[682] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[683] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[684] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[685] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[686] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[687] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[688] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[689] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[690] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[691] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[692] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[693] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[694] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[695] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[696] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[697] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[698] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[699] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[700] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[701] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[702] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[703] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[704] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[705] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[706] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[707] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[708] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[709] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[710] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[711] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[712] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[713] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[714] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[715] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[716] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[717] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[718] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[719] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[720] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[721] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[722] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[723] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[724] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[725] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[726] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[727] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[728] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[729] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[730] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[731] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[732] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[733] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[734] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[735] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[736] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[737] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[738] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[739] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[740] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[741] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[742] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[743] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[744] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[745] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[746] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[747] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[748] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[749] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[750] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[751] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[752] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[753] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[754] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[755] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[756] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[757] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[758] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[759] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[760] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[761] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[762] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[763] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[764] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[765] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[766] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[767] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[768] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[769] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[770] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[771] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[772] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[773] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[774] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[775] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[776] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[777] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[778] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[779] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[780] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[781] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[782] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[783] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[784] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[785] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[786] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[787] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[788] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[789] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[790] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[791] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[792] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[793] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[794] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[795] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[796] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[797] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[798] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[799] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[800] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[801] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[802] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[803] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[804] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[805] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[806] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[807] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[808] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[809] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[810] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[811] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[812] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[813] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[814] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[815] <= altera_cyclonev_pll_base:fpll_0.dprioout
fbclkfpll[0] => fbclkfpll[0].IN1
lvdfbin[0] => lvdfbin[0].IN1
nresync[0] => nresync[0].IN1
pfden[0] => pfden[0].IN1
shiften_fpll[0] => shiften_fpll[0].IN1
zdb[0] => zdb[0].IN1
fblvdsout[0] <= altera_cyclonev_pll_base:fpll_0.fblvdsout
lock[0] <= altera_cyclonev_pll_base:fpll_0.lock
mcntout[0] <= altera_cyclonev_pll_base:fpll_0.mcntout
plniotribuf[0] <= altera_cyclonev_pll_base:fpll_0.plniotribuf
clken[0] => ~NO_FANOUT~
clken[-1] => ~NO_FANOUT~
extclk[0] <= <GND>
extclk[-1] <= <GND>
dll_clkin[0] => ~NO_FANOUT~
clkout[0] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
lvdsclk[0] <= <GND>
lvdsclk[1] <= <GND>
divclk[0] <= counter[0].output_counter.O_DIVCLK
divclk[1] <= counter[1].output_counter.O_DIVCLK
divclk[2] <= counter[2].output_counter.O_DIVCLK
divclk[3] <= counter[3].output_counter.O_DIVCLK
divclk[4] <= counter[4].output_counter.O_DIVCLK
divclk[5] <= counter[5].output_counter.O_DIVCLK
divclk[6] <= counter[6].output_counter.O_DIVCLK
divclk[7] <= counter[7].output_counter.O_DIVCLK
cascade_out[0] <= counter[0].output_counter.O_CASCADEOUT
cascade_out[1] <= counter[1].output_counter.O_CASCADEOUT
cascade_out[2] <= counter[2].output_counter.O_CASCADEOUT
cascade_out[3] <= counter[3].output_counter.O_CASCADEOUT
cascade_out[4] <= counter[4].output_counter.O_CASCADEOUT
cascade_out[5] <= counter[5].output_counter.O_CASCADEOUT
cascade_out[6] <= counter[6].output_counter.O_CASCADEOUT
cascade_out[7] <= counter[7].output_counter.O_CASCADEOUT


|ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0
phout[0] <= DPA.O_PHOUT
phout[1] <= DPA.O_PHOUT1
phout[2] <= DPA.O_PHOUT2
phout[3] <= DPA.O_PHOUT3
phout[4] <= DPA.O_PHOUT4
phout[5] <= DPA.O_PHOUT5
phout[6] <= DPA.O_PHOUT6
phout[7] <= DPA.O_PHOUT7
adjpllin => REFCLK_SELECT.I_ADJPLLIN
cclk => REFCLK_SELECT.I_CCLK
coreclkin => REFCLK_SELECT.I_CORECLKIN
extswitch => REFCLK_SELECT.I_EXTSWITCH
iqtxrxclkin => REFCLK_SELECT.I_IQTXRXCLKIN
plliqclkin => REFCLK_SELECT.I_PLLIQCLKIN
rxiqclkin => REFCLK_SELECT.I_RXIQCLKIN
clkin[0] => REFCLK_SELECT.I_CLKIN
clkin[1] => REFCLK_SELECT.I_CLKIN1
clkin[2] => REFCLK_SELECT.I_CLKIN2
clkin[3] => REFCLK_SELECT.I_CLKIN3
refiqclk[0] => REFCLK_SELECT.I_REFIQCLK
refiqclk[1] => REFCLK_SELECT.I_REFIQCLK1
clk0bad <= REFCLK_SELECT.O_CLK0BAD
clk1bad <= REFCLK_SELECT.O_CLK1BAD
pllclksel <= REFCLK_SELECT.O_PLLCLKSEL
atpgmode => PLL_RECONFIG.I_ATPGMODE
clk => PLL_RECONFIG.I_CLK
fpllcsrtest => PLL_RECONFIG.I_FPLLCSRTEST
iocsrclkin => PLL_RECONFIG.I_IOCSRCLKIN
iocsrdatain => PLL_RECONFIG.I_IOCSRDATAIN
iocsren => PLL_RECONFIG.I_IOCSREN
iocsrrstn => PLL_RECONFIG.I_IOCSRRSTN
mdiodis => PLL_RECONFIG.I_MDIODIS
phaseen => PLL_RECONFIG.I_PHASEEN
read => PLL_RECONFIG.I_READ
rstn => PLL_RECONFIG.I_RSTN
scanen => PLL_RECONFIG.I_SCANEN
sershiftload => PLL_RECONFIG.I_SERSHIFTLOAD
shiftdonei => PLL_RECONFIG.I_SHIFTDONEI
updn => PLL_RECONFIG.I_UPDN
updn => fpll.I_ECNC2TEST
write => PLL_RECONFIG.I_WRITE
addr[0] => PLL_RECONFIG.I_ADDR
addr[1] => PLL_RECONFIG.I_ADDR1
addr[2] => PLL_RECONFIG.I_ADDR2
addr[3] => PLL_RECONFIG.I_ADDR3
addr[4] => PLL_RECONFIG.I_ADDR4
addr[5] => PLL_RECONFIG.I_ADDR5
byteen[0] => PLL_RECONFIG.I_BYTEEN
byteen[1] => PLL_RECONFIG.I_BYTEEN1
cntsel[0] => PLL_RECONFIG.I_CNTSEL
cntsel[1] => PLL_RECONFIG.I_CNTSEL1
cntsel[2] => PLL_RECONFIG.I_CNTSEL2
cntsel[3] => PLL_RECONFIG.I_CNTSEL3
cntsel[4] => PLL_RECONFIG.I_CNTSEL4
din[0] => PLL_RECONFIG.DIN
din[1] => PLL_RECONFIG.DIN1
din[2] => PLL_RECONFIG.DIN2
din[3] => PLL_RECONFIG.DIN3
din[4] => PLL_RECONFIG.DIN4
din[5] => PLL_RECONFIG.DIN5
din[6] => PLL_RECONFIG.DIN6
din[7] => PLL_RECONFIG.DIN7
din[8] => PLL_RECONFIG.DIN8
din[9] => PLL_RECONFIG.DIN9
din[10] => PLL_RECONFIG.DIN10
din[11] => PLL_RECONFIG.DIN11
din[12] => PLL_RECONFIG.DIN12
din[13] => PLL_RECONFIG.DIN13
din[14] => PLL_RECONFIG.DIN14
din[15] => PLL_RECONFIG.DIN15
blockselect <= PLL_RECONFIG.O_BLOCKSELECT
iocsrdataout <= PLL_RECONFIG.O_IOCSRDATAOUT
iocsrenbuf <= PLL_RECONFIG.O_IOCSRENBUF
iocsrrstnbuf <= PLL_RECONFIG.O_IOCSRRSTNBUF
phasedone <= PLL_RECONFIG.O_PHASEDONE
shift <= PLL_RECONFIG.O_SHIFT
up <= PLL_RECONFIG.O_UP
dout[0] <= PLL_RECONFIG.O_DOUT
dout[1] <= PLL_RECONFIG.O_DOUT1
dout[2] <= PLL_RECONFIG.O_DOUT2
dout[3] <= PLL_RECONFIG.O_DOUT3
dout[4] <= PLL_RECONFIG.O_DOUT4
dout[5] <= PLL_RECONFIG.O_DOUT5
dout[6] <= PLL_RECONFIG.O_DOUT6
dout[7] <= PLL_RECONFIG.O_DOUT7
dout[8] <= PLL_RECONFIG.O_DOUT8
dout[9] <= PLL_RECONFIG.O_DOUT9
dout[10] <= PLL_RECONFIG.O_DOUT10
dout[11] <= PLL_RECONFIG.O_DOUT11
dout[12] <= PLL_RECONFIG.O_DOUT12
dout[13] <= PLL_RECONFIG.O_DOUT13
dout[14] <= PLL_RECONFIG.O_DOUT14
dout[15] <= PLL_RECONFIG.O_DOUT15
dprioout[0] <= PLL_RECONFIG.O_DPRIOOUT
dprioout[1] <= PLL_RECONFIG.O_DPRIOOUT1
dprioout[2] <= PLL_RECONFIG.O_DPRIOOUT2
dprioout[3] <= PLL_RECONFIG.O_DPRIOOUT3
dprioout[4] <= PLL_RECONFIG.O_DPRIOOUT4
dprioout[5] <= PLL_RECONFIG.O_DPRIOOUT5
dprioout[6] <= PLL_RECONFIG.O_DPRIOOUT6
dprioout[7] <= PLL_RECONFIG.O_DPRIOOUT7
dprioout[8] <= PLL_RECONFIG.O_DPRIOOUT8
dprioout[9] <= PLL_RECONFIG.O_DPRIOOUT9
dprioout[10] <= PLL_RECONFIG.O_DPRIOOUT10
dprioout[11] <= PLL_RECONFIG.O_DPRIOOUT11
dprioout[12] <= PLL_RECONFIG.O_DPRIOOUT12
dprioout[13] <= PLL_RECONFIG.O_DPRIOOUT13
dprioout[14] <= PLL_RECONFIG.O_DPRIOOUT14
dprioout[15] <= PLL_RECONFIG.O_DPRIOOUT15
dprioout[16] <= PLL_RECONFIG.O_DPRIOOUT16
dprioout[17] <= PLL_RECONFIG.O_DPRIOOUT17
dprioout[18] <= PLL_RECONFIG.O_DPRIOOUT18
dprioout[19] <= PLL_RECONFIG.O_DPRIOOUT19
dprioout[20] <= PLL_RECONFIG.O_DPRIOOUT20
dprioout[21] <= PLL_RECONFIG.O_DPRIOOUT21
dprioout[22] <= PLL_RECONFIG.O_DPRIOOUT22
dprioout[23] <= PLL_RECONFIG.O_DPRIOOUT23
dprioout[24] <= PLL_RECONFIG.O_DPRIOOUT24
dprioout[25] <= PLL_RECONFIG.O_DPRIOOUT25
dprioout[26] <= PLL_RECONFIG.O_DPRIOOUT26
dprioout[27] <= PLL_RECONFIG.O_DPRIOOUT27
dprioout[28] <= PLL_RECONFIG.O_DPRIOOUT28
dprioout[29] <= PLL_RECONFIG.O_DPRIOOUT29
dprioout[30] <= PLL_RECONFIG.O_DPRIOOUT30
dprioout[31] <= PLL_RECONFIG.O_DPRIOOUT31
dprioout[32] <= PLL_RECONFIG.O_DPRIOOUT32
dprioout[33] <= PLL_RECONFIG.O_DPRIOOUT33
dprioout[34] <= PLL_RECONFIG.O_DPRIOOUT34
dprioout[35] <= PLL_RECONFIG.O_DPRIOOUT35
dprioout[36] <= PLL_RECONFIG.O_DPRIOOUT36
dprioout[37] <= PLL_RECONFIG.O_DPRIOOUT37
dprioout[38] <= PLL_RECONFIG.O_DPRIOOUT38
dprioout[39] <= PLL_RECONFIG.O_DPRIOOUT39
dprioout[40] <= PLL_RECONFIG.O_DPRIOOUT40
dprioout[41] <= PLL_RECONFIG.O_DPRIOOUT41
dprioout[42] <= PLL_RECONFIG.O_DPRIOOUT42
dprioout[43] <= PLL_RECONFIG.O_DPRIOOUT43
dprioout[44] <= PLL_RECONFIG.O_DPRIOOUT44
dprioout[45] <= PLL_RECONFIG.O_DPRIOOUT45
dprioout[46] <= PLL_RECONFIG.O_DPRIOOUT46
dprioout[47] <= PLL_RECONFIG.O_DPRIOOUT47
dprioout[48] <= PLL_RECONFIG.O_DPRIOOUT48
dprioout[49] <= PLL_RECONFIG.O_DPRIOOUT49
dprioout[50] <= PLL_RECONFIG.O_DPRIOOUT50
dprioout[51] <= PLL_RECONFIG.O_DPRIOOUT51
dprioout[52] <= PLL_RECONFIG.O_DPRIOOUT52
dprioout[53] <= PLL_RECONFIG.O_DPRIOOUT53
dprioout[54] <= PLL_RECONFIG.O_DPRIOOUT54
dprioout[55] <= PLL_RECONFIG.O_DPRIOOUT55
dprioout[56] <= PLL_RECONFIG.O_DPRIOOUT56
dprioout[57] <= PLL_RECONFIG.O_DPRIOOUT57
dprioout[58] <= PLL_RECONFIG.O_DPRIOOUT58
dprioout[59] <= PLL_RECONFIG.O_DPRIOOUT59
dprioout[60] <= PLL_RECONFIG.O_DPRIOOUT60
dprioout[61] <= PLL_RECONFIG.O_DPRIOOUT61
dprioout[62] <= PLL_RECONFIG.O_DPRIOOUT62
dprioout[63] <= PLL_RECONFIG.O_DPRIOOUT63
dprioout[64] <= PLL_RECONFIG.O_DPRIOOUT64
dprioout[65] <= PLL_RECONFIG.O_DPRIOOUT65
dprioout[66] <= PLL_RECONFIG.O_DPRIOOUT66
dprioout[67] <= PLL_RECONFIG.O_DPRIOOUT67
dprioout[68] <= PLL_RECONFIG.O_DPRIOOUT68
dprioout[69] <= PLL_RECONFIG.O_DPRIOOUT69
dprioout[70] <= PLL_RECONFIG.O_DPRIOOUT70
dprioout[71] <= PLL_RECONFIG.O_DPRIOOUT71
dprioout[72] <= PLL_RECONFIG.O_DPRIOOUT72
dprioout[73] <= PLL_RECONFIG.O_DPRIOOUT73
dprioout[74] <= PLL_RECONFIG.O_DPRIOOUT74
dprioout[75] <= PLL_RECONFIG.O_DPRIOOUT75
dprioout[76] <= PLL_RECONFIG.O_DPRIOOUT76
dprioout[77] <= PLL_RECONFIG.O_DPRIOOUT77
dprioout[78] <= PLL_RECONFIG.O_DPRIOOUT78
dprioout[79] <= PLL_RECONFIG.O_DPRIOOUT79
dprioout[80] <= PLL_RECONFIG.O_DPRIOOUT80
dprioout[81] <= PLL_RECONFIG.O_DPRIOOUT81
dprioout[82] <= PLL_RECONFIG.O_DPRIOOUT82
dprioout[83] <= PLL_RECONFIG.O_DPRIOOUT83
dprioout[84] <= PLL_RECONFIG.O_DPRIOOUT84
dprioout[85] <= PLL_RECONFIG.O_DPRIOOUT85
dprioout[86] <= PLL_RECONFIG.O_DPRIOOUT86
dprioout[87] <= PLL_RECONFIG.O_DPRIOOUT87
dprioout[88] <= PLL_RECONFIG.O_DPRIOOUT88
dprioout[89] <= PLL_RECONFIG.O_DPRIOOUT89
dprioout[90] <= PLL_RECONFIG.O_DPRIOOUT90
dprioout[91] <= PLL_RECONFIG.O_DPRIOOUT91
dprioout[92] <= PLL_RECONFIG.O_DPRIOOUT92
dprioout[93] <= PLL_RECONFIG.O_DPRIOOUT93
dprioout[94] <= PLL_RECONFIG.O_DPRIOOUT94
dprioout[95] <= PLL_RECONFIG.O_DPRIOOUT95
dprioout[96] <= PLL_RECONFIG.O_DPRIOOUT96
dprioout[97] <= PLL_RECONFIG.O_DPRIOOUT97
dprioout[98] <= PLL_RECONFIG.O_DPRIOOUT98
dprioout[99] <= PLL_RECONFIG.O_DPRIOOUT99
dprioout[100] <= PLL_RECONFIG.O_DPRIOOUT100
dprioout[101] <= PLL_RECONFIG.O_DPRIOOUT101
dprioout[102] <= PLL_RECONFIG.O_DPRIOOUT102
dprioout[103] <= PLL_RECONFIG.O_DPRIOOUT103
dprioout[104] <= PLL_RECONFIG.O_DPRIOOUT104
dprioout[105] <= PLL_RECONFIG.O_DPRIOOUT105
dprioout[106] <= PLL_RECONFIG.O_DPRIOOUT106
dprioout[107] <= PLL_RECONFIG.O_DPRIOOUT107
dprioout[108] <= PLL_RECONFIG.O_DPRIOOUT108
dprioout[109] <= PLL_RECONFIG.O_DPRIOOUT109
dprioout[110] <= PLL_RECONFIG.O_DPRIOOUT110
dprioout[111] <= PLL_RECONFIG.O_DPRIOOUT111
dprioout[112] <= PLL_RECONFIG.O_DPRIOOUT112
dprioout[113] <= PLL_RECONFIG.O_DPRIOOUT113
dprioout[114] <= PLL_RECONFIG.O_DPRIOOUT114
dprioout[115] <= PLL_RECONFIG.O_DPRIOOUT115
dprioout[116] <= PLL_RECONFIG.O_DPRIOOUT116
dprioout[117] <= PLL_RECONFIG.O_DPRIOOUT117
dprioout[118] <= PLL_RECONFIG.O_DPRIOOUT118
dprioout[119] <= PLL_RECONFIG.O_DPRIOOUT119
dprioout[120] <= PLL_RECONFIG.O_DPRIOOUT120
dprioout[121] <= PLL_RECONFIG.O_DPRIOOUT121
dprioout[122] <= PLL_RECONFIG.O_DPRIOOUT122
dprioout[123] <= PLL_RECONFIG.O_DPRIOOUT123
dprioout[124] <= PLL_RECONFIG.O_DPRIOOUT124
dprioout[125] <= PLL_RECONFIG.O_DPRIOOUT125
dprioout[126] <= PLL_RECONFIG.O_DPRIOOUT126
dprioout[127] <= PLL_RECONFIG.O_DPRIOOUT127
dprioout[128] <= PLL_RECONFIG.O_DPRIOOUT128
dprioout[129] <= PLL_RECONFIG.O_DPRIOOUT129
dprioout[130] <= PLL_RECONFIG.O_DPRIOOUT130
dprioout[131] <= PLL_RECONFIG.O_DPRIOOUT131
dprioout[132] <= PLL_RECONFIG.O_DPRIOOUT132
dprioout[133] <= PLL_RECONFIG.O_DPRIOOUT133
dprioout[134] <= PLL_RECONFIG.O_DPRIOOUT134
dprioout[135] <= PLL_RECONFIG.O_DPRIOOUT135
dprioout[136] <= PLL_RECONFIG.O_DPRIOOUT136
dprioout[137] <= PLL_RECONFIG.O_DPRIOOUT137
dprioout[138] <= PLL_RECONFIG.O_DPRIOOUT138
dprioout[139] <= PLL_RECONFIG.O_DPRIOOUT139
dprioout[140] <= PLL_RECONFIG.O_DPRIOOUT140
dprioout[141] <= PLL_RECONFIG.O_DPRIOOUT141
dprioout[142] <= PLL_RECONFIG.O_DPRIOOUT142
dprioout[143] <= PLL_RECONFIG.O_DPRIOOUT143
dprioout[144] <= PLL_RECONFIG.O_DPRIOOUT144
dprioout[145] <= PLL_RECONFIG.O_DPRIOOUT145
dprioout[146] <= PLL_RECONFIG.O_DPRIOOUT146
dprioout[147] <= PLL_RECONFIG.O_DPRIOOUT147
dprioout[148] <= PLL_RECONFIG.O_DPRIOOUT148
dprioout[149] <= PLL_RECONFIG.O_DPRIOOUT149
dprioout[150] <= PLL_RECONFIG.O_DPRIOOUT150
dprioout[151] <= PLL_RECONFIG.O_DPRIOOUT151
dprioout[152] <= PLL_RECONFIG.O_DPRIOOUT152
dprioout[153] <= PLL_RECONFIG.O_DPRIOOUT153
dprioout[154] <= PLL_RECONFIG.O_DPRIOOUT154
dprioout[155] <= PLL_RECONFIG.O_DPRIOOUT155
dprioout[156] <= PLL_RECONFIG.O_DPRIOOUT156
dprioout[157] <= PLL_RECONFIG.O_DPRIOOUT157
dprioout[158] <= PLL_RECONFIG.O_DPRIOOUT158
dprioout[159] <= PLL_RECONFIG.O_DPRIOOUT159
dprioout[160] <= PLL_RECONFIG.O_DPRIOOUT160
dprioout[161] <= PLL_RECONFIG.O_DPRIOOUT161
dprioout[162] <= PLL_RECONFIG.O_DPRIOOUT162
dprioout[163] <= PLL_RECONFIG.O_DPRIOOUT163
dprioout[164] <= PLL_RECONFIG.O_DPRIOOUT164
dprioout[165] <= PLL_RECONFIG.O_DPRIOOUT165
dprioout[166] <= PLL_RECONFIG.O_DPRIOOUT166
dprioout[167] <= PLL_RECONFIG.O_DPRIOOUT167
dprioout[168] <= PLL_RECONFIG.O_DPRIOOUT168
dprioout[169] <= PLL_RECONFIG.O_DPRIOOUT169
dprioout[170] <= PLL_RECONFIG.O_DPRIOOUT170
dprioout[171] <= PLL_RECONFIG.O_DPRIOOUT171
dprioout[172] <= PLL_RECONFIG.O_DPRIOOUT172
dprioout[173] <= PLL_RECONFIG.O_DPRIOOUT173
dprioout[174] <= PLL_RECONFIG.O_DPRIOOUT174
dprioout[175] <= PLL_RECONFIG.O_DPRIOOUT175
dprioout[176] <= PLL_RECONFIG.O_DPRIOOUT176
dprioout[177] <= PLL_RECONFIG.O_DPRIOOUT177
dprioout[178] <= PLL_RECONFIG.O_DPRIOOUT178
dprioout[179] <= PLL_RECONFIG.O_DPRIOOUT179
dprioout[180] <= PLL_RECONFIG.O_DPRIOOUT180
dprioout[181] <= PLL_RECONFIG.O_DPRIOOUT181
dprioout[182] <= PLL_RECONFIG.O_DPRIOOUT182
dprioout[183] <= PLL_RECONFIG.O_DPRIOOUT183
dprioout[184] <= PLL_RECONFIG.O_DPRIOOUT184
dprioout[185] <= PLL_RECONFIG.O_DPRIOOUT185
dprioout[186] <= PLL_RECONFIG.O_DPRIOOUT186
dprioout[187] <= PLL_RECONFIG.O_DPRIOOUT187
dprioout[188] <= PLL_RECONFIG.O_DPRIOOUT188
dprioout[189] <= PLL_RECONFIG.O_DPRIOOUT189
dprioout[190] <= PLL_RECONFIG.O_DPRIOOUT190
dprioout[191] <= PLL_RECONFIG.O_DPRIOOUT191
dprioout[192] <= PLL_RECONFIG.O_DPRIOOUT192
dprioout[193] <= PLL_RECONFIG.O_DPRIOOUT193
dprioout[194] <= PLL_RECONFIG.O_DPRIOOUT194
dprioout[195] <= PLL_RECONFIG.O_DPRIOOUT195
dprioout[196] <= PLL_RECONFIG.O_DPRIOOUT196
dprioout[197] <= PLL_RECONFIG.O_DPRIOOUT197
dprioout[198] <= PLL_RECONFIG.O_DPRIOOUT198
dprioout[199] <= PLL_RECONFIG.O_DPRIOOUT199
dprioout[200] <= PLL_RECONFIG.O_DPRIOOUT200
dprioout[201] <= PLL_RECONFIG.O_DPRIOOUT201
dprioout[202] <= PLL_RECONFIG.O_DPRIOOUT202
dprioout[203] <= PLL_RECONFIG.O_DPRIOOUT203
dprioout[204] <= PLL_RECONFIG.O_DPRIOOUT204
dprioout[205] <= PLL_RECONFIG.O_DPRIOOUT205
dprioout[206] <= PLL_RECONFIG.O_DPRIOOUT206
dprioout[207] <= PLL_RECONFIG.O_DPRIOOUT207
dprioout[208] <= PLL_RECONFIG.O_DPRIOOUT208
dprioout[209] <= PLL_RECONFIG.O_DPRIOOUT209
dprioout[210] <= PLL_RECONFIG.O_DPRIOOUT210
dprioout[211] <= PLL_RECONFIG.O_DPRIOOUT211
dprioout[212] <= PLL_RECONFIG.O_DPRIOOUT212
dprioout[213] <= PLL_RECONFIG.O_DPRIOOUT213
dprioout[214] <= PLL_RECONFIG.O_DPRIOOUT214
dprioout[215] <= PLL_RECONFIG.O_DPRIOOUT215
dprioout[216] <= PLL_RECONFIG.O_DPRIOOUT216
dprioout[217] <= PLL_RECONFIG.O_DPRIOOUT217
dprioout[218] <= PLL_RECONFIG.O_DPRIOOUT218
dprioout[219] <= PLL_RECONFIG.O_DPRIOOUT219
dprioout[220] <= PLL_RECONFIG.O_DPRIOOUT220
dprioout[221] <= PLL_RECONFIG.O_DPRIOOUT221
dprioout[222] <= PLL_RECONFIG.O_DPRIOOUT222
dprioout[223] <= PLL_RECONFIG.O_DPRIOOUT223
dprioout[224] <= PLL_RECONFIG.O_DPRIOOUT224
dprioout[225] <= PLL_RECONFIG.O_DPRIOOUT225
dprioout[226] <= PLL_RECONFIG.O_DPRIOOUT226
dprioout[227] <= PLL_RECONFIG.O_DPRIOOUT227
dprioout[228] <= PLL_RECONFIG.O_DPRIOOUT228
dprioout[229] <= PLL_RECONFIG.O_DPRIOOUT229
dprioout[230] <= PLL_RECONFIG.O_DPRIOOUT230
dprioout[231] <= PLL_RECONFIG.O_DPRIOOUT231
dprioout[232] <= PLL_RECONFIG.O_DPRIOOUT232
dprioout[233] <= PLL_RECONFIG.O_DPRIOOUT233
dprioout[234] <= PLL_RECONFIG.O_DPRIOOUT234
dprioout[235] <= PLL_RECONFIG.O_DPRIOOUT235
dprioout[236] <= PLL_RECONFIG.O_DPRIOOUT236
dprioout[237] <= PLL_RECONFIG.O_DPRIOOUT237
dprioout[238] <= PLL_RECONFIG.O_DPRIOOUT238
dprioout[239] <= PLL_RECONFIG.O_DPRIOOUT239
dprioout[240] <= PLL_RECONFIG.O_DPRIOOUT240
dprioout[241] <= PLL_RECONFIG.O_DPRIOOUT241
dprioout[242] <= PLL_RECONFIG.O_DPRIOOUT242
dprioout[243] <= PLL_RECONFIG.O_DPRIOOUT243
dprioout[244] <= PLL_RECONFIG.O_DPRIOOUT244
dprioout[245] <= PLL_RECONFIG.O_DPRIOOUT245
dprioout[246] <= PLL_RECONFIG.O_DPRIOOUT246
dprioout[247] <= PLL_RECONFIG.O_DPRIOOUT247
dprioout[248] <= PLL_RECONFIG.O_DPRIOOUT248
dprioout[249] <= PLL_RECONFIG.O_DPRIOOUT249
dprioout[250] <= PLL_RECONFIG.O_DPRIOOUT250
dprioout[251] <= PLL_RECONFIG.O_DPRIOOUT251
dprioout[252] <= PLL_RECONFIG.O_DPRIOOUT252
dprioout[253] <= PLL_RECONFIG.O_DPRIOOUT253
dprioout[254] <= PLL_RECONFIG.O_DPRIOOUT254
dprioout[255] <= PLL_RECONFIG.O_DPRIOOUT255
dprioout[256] <= PLL_RECONFIG.O_DPRIOOUT256
dprioout[257] <= PLL_RECONFIG.O_DPRIOOUT257
dprioout[258] <= PLL_RECONFIG.O_DPRIOOUT258
dprioout[259] <= PLL_RECONFIG.O_DPRIOOUT259
dprioout[260] <= PLL_RECONFIG.O_DPRIOOUT260
dprioout[261] <= PLL_RECONFIG.O_DPRIOOUT261
dprioout[262] <= PLL_RECONFIG.O_DPRIOOUT262
dprioout[263] <= PLL_RECONFIG.O_DPRIOOUT263
dprioout[264] <= PLL_RECONFIG.O_DPRIOOUT264
dprioout[265] <= PLL_RECONFIG.O_DPRIOOUT265
dprioout[266] <= PLL_RECONFIG.O_DPRIOOUT266
dprioout[267] <= PLL_RECONFIG.O_DPRIOOUT267
dprioout[268] <= PLL_RECONFIG.O_DPRIOOUT268
dprioout[269] <= PLL_RECONFIG.O_DPRIOOUT269
dprioout[270] <= PLL_RECONFIG.O_DPRIOOUT270
dprioout[271] <= PLL_RECONFIG.O_DPRIOOUT271
dprioout[272] <= PLL_RECONFIG.O_DPRIOOUT272
dprioout[273] <= PLL_RECONFIG.O_DPRIOOUT273
dprioout[274] <= PLL_RECONFIG.O_DPRIOOUT274
dprioout[275] <= PLL_RECONFIG.O_DPRIOOUT275
dprioout[276] <= PLL_RECONFIG.O_DPRIOOUT276
dprioout[277] <= PLL_RECONFIG.O_DPRIOOUT277
dprioout[278] <= PLL_RECONFIG.O_DPRIOOUT278
dprioout[279] <= PLL_RECONFIG.O_DPRIOOUT279
dprioout[280] <= PLL_RECONFIG.O_DPRIOOUT280
dprioout[281] <= PLL_RECONFIG.O_DPRIOOUT281
dprioout[282] <= PLL_RECONFIG.O_DPRIOOUT282
dprioout[283] <= PLL_RECONFIG.O_DPRIOOUT283
dprioout[284] <= PLL_RECONFIG.O_DPRIOOUT284
dprioout[285] <= PLL_RECONFIG.O_DPRIOOUT285
dprioout[286] <= PLL_RECONFIG.O_DPRIOOUT286
dprioout[287] <= PLL_RECONFIG.O_DPRIOOUT287
dprioout[288] <= PLL_RECONFIG.O_DPRIOOUT288
dprioout[289] <= PLL_RECONFIG.O_DPRIOOUT289
dprioout[290] <= PLL_RECONFIG.O_DPRIOOUT290
dprioout[291] <= PLL_RECONFIG.O_DPRIOOUT291
dprioout[292] <= PLL_RECONFIG.O_DPRIOOUT292
dprioout[293] <= PLL_RECONFIG.O_DPRIOOUT293
dprioout[294] <= PLL_RECONFIG.O_DPRIOOUT294
dprioout[295] <= PLL_RECONFIG.O_DPRIOOUT295
dprioout[296] <= PLL_RECONFIG.O_DPRIOOUT296
dprioout[297] <= PLL_RECONFIG.O_DPRIOOUT297
dprioout[298] <= PLL_RECONFIG.O_DPRIOOUT298
dprioout[299] <= PLL_RECONFIG.O_DPRIOOUT299
dprioout[300] <= PLL_RECONFIG.O_DPRIOOUT300
dprioout[301] <= PLL_RECONFIG.O_DPRIOOUT301
dprioout[302] <= PLL_RECONFIG.O_DPRIOOUT302
dprioout[303] <= PLL_RECONFIG.O_DPRIOOUT303
dprioout[304] <= PLL_RECONFIG.O_DPRIOOUT304
dprioout[305] <= PLL_RECONFIG.O_DPRIOOUT305
dprioout[306] <= PLL_RECONFIG.O_DPRIOOUT306
dprioout[307] <= PLL_RECONFIG.O_DPRIOOUT307
dprioout[308] <= PLL_RECONFIG.O_DPRIOOUT308
dprioout[309] <= PLL_RECONFIG.O_DPRIOOUT309
dprioout[310] <= PLL_RECONFIG.O_DPRIOOUT310
dprioout[311] <= PLL_RECONFIG.O_DPRIOOUT311
dprioout[312] <= PLL_RECONFIG.O_DPRIOOUT312
dprioout[313] <= PLL_RECONFIG.O_DPRIOOUT313
dprioout[314] <= PLL_RECONFIG.O_DPRIOOUT314
dprioout[315] <= PLL_RECONFIG.O_DPRIOOUT315
dprioout[316] <= PLL_RECONFIG.O_DPRIOOUT316
dprioout[317] <= PLL_RECONFIG.O_DPRIOOUT317
dprioout[318] <= PLL_RECONFIG.O_DPRIOOUT318
dprioout[319] <= PLL_RECONFIG.O_DPRIOOUT319
dprioout[320] <= PLL_RECONFIG.O_DPRIOOUT320
dprioout[321] <= PLL_RECONFIG.O_DPRIOOUT321
dprioout[322] <= PLL_RECONFIG.O_DPRIOOUT322
dprioout[323] <= PLL_RECONFIG.O_DPRIOOUT323
dprioout[324] <= PLL_RECONFIG.O_DPRIOOUT324
dprioout[325] <= PLL_RECONFIG.O_DPRIOOUT325
dprioout[326] <= PLL_RECONFIG.O_DPRIOOUT326
dprioout[327] <= PLL_RECONFIG.O_DPRIOOUT327
dprioout[328] <= PLL_RECONFIG.O_DPRIOOUT328
dprioout[329] <= PLL_RECONFIG.O_DPRIOOUT329
dprioout[330] <= PLL_RECONFIG.O_DPRIOOUT330
dprioout[331] <= PLL_RECONFIG.O_DPRIOOUT331
dprioout[332] <= PLL_RECONFIG.O_DPRIOOUT332
dprioout[333] <= PLL_RECONFIG.O_DPRIOOUT333
dprioout[334] <= PLL_RECONFIG.O_DPRIOOUT334
dprioout[335] <= PLL_RECONFIG.O_DPRIOOUT335
dprioout[336] <= PLL_RECONFIG.O_DPRIOOUT336
dprioout[337] <= PLL_RECONFIG.O_DPRIOOUT337
dprioout[338] <= PLL_RECONFIG.O_DPRIOOUT338
dprioout[339] <= PLL_RECONFIG.O_DPRIOOUT339
dprioout[340] <= PLL_RECONFIG.O_DPRIOOUT340
dprioout[341] <= PLL_RECONFIG.O_DPRIOOUT341
dprioout[342] <= PLL_RECONFIG.O_DPRIOOUT342
dprioout[343] <= PLL_RECONFIG.O_DPRIOOUT343
dprioout[344] <= PLL_RECONFIG.O_DPRIOOUT344
dprioout[345] <= PLL_RECONFIG.O_DPRIOOUT345
dprioout[346] <= PLL_RECONFIG.O_DPRIOOUT346
dprioout[347] <= PLL_RECONFIG.O_DPRIOOUT347
dprioout[348] <= PLL_RECONFIG.O_DPRIOOUT348
dprioout[349] <= PLL_RECONFIG.O_DPRIOOUT349
dprioout[350] <= PLL_RECONFIG.O_DPRIOOUT350
dprioout[351] <= PLL_RECONFIG.O_DPRIOOUT351
dprioout[352] <= PLL_RECONFIG.O_DPRIOOUT352
dprioout[353] <= PLL_RECONFIG.O_DPRIOOUT353
dprioout[354] <= PLL_RECONFIG.O_DPRIOOUT354
dprioout[355] <= PLL_RECONFIG.O_DPRIOOUT355
dprioout[356] <= PLL_RECONFIG.O_DPRIOOUT356
dprioout[357] <= PLL_RECONFIG.O_DPRIOOUT357
dprioout[358] <= PLL_RECONFIG.O_DPRIOOUT358
dprioout[359] <= PLL_RECONFIG.O_DPRIOOUT359
dprioout[360] <= PLL_RECONFIG.O_DPRIOOUT360
dprioout[361] <= PLL_RECONFIG.O_DPRIOOUT361
dprioout[362] <= PLL_RECONFIG.O_DPRIOOUT362
dprioout[363] <= PLL_RECONFIG.O_DPRIOOUT363
dprioout[364] <= PLL_RECONFIG.O_DPRIOOUT364
dprioout[365] <= PLL_RECONFIG.O_DPRIOOUT365
dprioout[366] <= PLL_RECONFIG.O_DPRIOOUT366
dprioout[367] <= PLL_RECONFIG.O_DPRIOOUT367
dprioout[368] <= PLL_RECONFIG.O_DPRIOOUT368
dprioout[369] <= PLL_RECONFIG.O_DPRIOOUT369
dprioout[370] <= PLL_RECONFIG.O_DPRIOOUT370
dprioout[371] <= PLL_RECONFIG.O_DPRIOOUT371
dprioout[372] <= PLL_RECONFIG.O_DPRIOOUT372
dprioout[373] <= PLL_RECONFIG.O_DPRIOOUT373
dprioout[374] <= PLL_RECONFIG.O_DPRIOOUT374
dprioout[375] <= PLL_RECONFIG.O_DPRIOOUT375
dprioout[376] <= PLL_RECONFIG.O_DPRIOOUT376
dprioout[377] <= PLL_RECONFIG.O_DPRIOOUT377
dprioout[378] <= PLL_RECONFIG.O_DPRIOOUT378
dprioout[379] <= PLL_RECONFIG.O_DPRIOOUT379
dprioout[380] <= PLL_RECONFIG.O_DPRIOOUT380
dprioout[381] <= PLL_RECONFIG.O_DPRIOOUT381
dprioout[382] <= PLL_RECONFIG.O_DPRIOOUT382
dprioout[383] <= PLL_RECONFIG.O_DPRIOOUT383
dprioout[384] <= PLL_RECONFIG.O_DPRIOOUT384
dprioout[385] <= PLL_RECONFIG.O_DPRIOOUT385
dprioout[386] <= PLL_RECONFIG.O_DPRIOOUT386
dprioout[387] <= PLL_RECONFIG.O_DPRIOOUT387
dprioout[388] <= PLL_RECONFIG.O_DPRIOOUT388
dprioout[389] <= PLL_RECONFIG.O_DPRIOOUT389
dprioout[390] <= PLL_RECONFIG.O_DPRIOOUT390
dprioout[391] <= PLL_RECONFIG.O_DPRIOOUT391
dprioout[392] <= PLL_RECONFIG.O_DPRIOOUT392
dprioout[393] <= PLL_RECONFIG.O_DPRIOOUT393
dprioout[394] <= PLL_RECONFIG.O_DPRIOOUT394
dprioout[395] <= PLL_RECONFIG.O_DPRIOOUT395
dprioout[396] <= PLL_RECONFIG.O_DPRIOOUT396
dprioout[397] <= PLL_RECONFIG.O_DPRIOOUT397
dprioout[398] <= PLL_RECONFIG.O_DPRIOOUT398
dprioout[399] <= PLL_RECONFIG.O_DPRIOOUT399
dprioout[400] <= PLL_RECONFIG.O_DPRIOOUT400
dprioout[401] <= PLL_RECONFIG.O_DPRIOOUT401
dprioout[402] <= PLL_RECONFIG.O_DPRIOOUT402
dprioout[403] <= PLL_RECONFIG.O_DPRIOOUT403
dprioout[404] <= PLL_RECONFIG.O_DPRIOOUT404
dprioout[405] <= PLL_RECONFIG.O_DPRIOOUT405
dprioout[406] <= PLL_RECONFIG.O_DPRIOOUT406
dprioout[407] <= PLL_RECONFIG.O_DPRIOOUT407
dprioout[408] <= PLL_RECONFIG.O_DPRIOOUT408
dprioout[409] <= PLL_RECONFIG.O_DPRIOOUT409
dprioout[410] <= PLL_RECONFIG.O_DPRIOOUT410
dprioout[411] <= PLL_RECONFIG.O_DPRIOOUT411
dprioout[412] <= PLL_RECONFIG.O_DPRIOOUT412
dprioout[413] <= PLL_RECONFIG.O_DPRIOOUT413
dprioout[414] <= PLL_RECONFIG.O_DPRIOOUT414
dprioout[415] <= PLL_RECONFIG.O_DPRIOOUT415
dprioout[416] <= PLL_RECONFIG.O_DPRIOOUT416
dprioout[417] <= PLL_RECONFIG.O_DPRIOOUT417
dprioout[418] <= PLL_RECONFIG.O_DPRIOOUT418
dprioout[419] <= PLL_RECONFIG.O_DPRIOOUT419
dprioout[420] <= PLL_RECONFIG.O_DPRIOOUT420
dprioout[421] <= PLL_RECONFIG.O_DPRIOOUT421
dprioout[422] <= PLL_RECONFIG.O_DPRIOOUT422
dprioout[423] <= PLL_RECONFIG.O_DPRIOOUT423
dprioout[424] <= PLL_RECONFIG.O_DPRIOOUT424
dprioout[425] <= PLL_RECONFIG.O_DPRIOOUT425
dprioout[426] <= PLL_RECONFIG.O_DPRIOOUT426
dprioout[427] <= PLL_RECONFIG.O_DPRIOOUT427
dprioout[428] <= PLL_RECONFIG.O_DPRIOOUT428
dprioout[429] <= PLL_RECONFIG.O_DPRIOOUT429
dprioout[430] <= PLL_RECONFIG.O_DPRIOOUT430
dprioout[431] <= PLL_RECONFIG.O_DPRIOOUT431
dprioout[432] <= PLL_RECONFIG.O_DPRIOOUT432
dprioout[433] <= PLL_RECONFIG.O_DPRIOOUT433
dprioout[434] <= PLL_RECONFIG.O_DPRIOOUT434
dprioout[435] <= PLL_RECONFIG.O_DPRIOOUT435
dprioout[436] <= PLL_RECONFIG.O_DPRIOOUT436
dprioout[437] <= PLL_RECONFIG.O_DPRIOOUT437
dprioout[438] <= PLL_RECONFIG.O_DPRIOOUT438
dprioout[439] <= PLL_RECONFIG.O_DPRIOOUT439
dprioout[440] <= PLL_RECONFIG.O_DPRIOOUT440
dprioout[441] <= PLL_RECONFIG.O_DPRIOOUT441
dprioout[442] <= PLL_RECONFIG.O_DPRIOOUT442
dprioout[443] <= PLL_RECONFIG.O_DPRIOOUT443
dprioout[444] <= PLL_RECONFIG.O_DPRIOOUT444
dprioout[445] <= PLL_RECONFIG.O_DPRIOOUT445
dprioout[446] <= PLL_RECONFIG.O_DPRIOOUT446
dprioout[447] <= PLL_RECONFIG.O_DPRIOOUT447
dprioout[448] <= PLL_RECONFIG.O_DPRIOOUT448
dprioout[449] <= PLL_RECONFIG.O_DPRIOOUT449
dprioout[450] <= PLL_RECONFIG.O_DPRIOOUT450
dprioout[451] <= PLL_RECONFIG.O_DPRIOOUT451
dprioout[452] <= PLL_RECONFIG.O_DPRIOOUT452
dprioout[453] <= PLL_RECONFIG.O_DPRIOOUT453
dprioout[454] <= PLL_RECONFIG.O_DPRIOOUT454
dprioout[455] <= PLL_RECONFIG.O_DPRIOOUT455
dprioout[456] <= PLL_RECONFIG.O_DPRIOOUT456
dprioout[457] <= PLL_RECONFIG.O_DPRIOOUT457
dprioout[458] <= PLL_RECONFIG.O_DPRIOOUT458
dprioout[459] <= PLL_RECONFIG.O_DPRIOOUT459
dprioout[460] <= PLL_RECONFIG.O_DPRIOOUT460
dprioout[461] <= PLL_RECONFIG.O_DPRIOOUT461
dprioout[462] <= PLL_RECONFIG.O_DPRIOOUT462
dprioout[463] <= PLL_RECONFIG.O_DPRIOOUT463
dprioout[464] <= PLL_RECONFIG.O_DPRIOOUT464
dprioout[465] <= PLL_RECONFIG.O_DPRIOOUT465
dprioout[466] <= PLL_RECONFIG.O_DPRIOOUT466
dprioout[467] <= PLL_RECONFIG.O_DPRIOOUT467
dprioout[468] <= PLL_RECONFIG.O_DPRIOOUT468
dprioout[469] <= PLL_RECONFIG.O_DPRIOOUT469
dprioout[470] <= PLL_RECONFIG.O_DPRIOOUT470
dprioout[471] <= PLL_RECONFIG.O_DPRIOOUT471
dprioout[472] <= PLL_RECONFIG.O_DPRIOOUT472
dprioout[473] <= PLL_RECONFIG.O_DPRIOOUT473
dprioout[474] <= PLL_RECONFIG.O_DPRIOOUT474
dprioout[475] <= PLL_RECONFIG.O_DPRIOOUT475
dprioout[476] <= PLL_RECONFIG.O_DPRIOOUT476
dprioout[477] <= PLL_RECONFIG.O_DPRIOOUT477
dprioout[478] <= PLL_RECONFIG.O_DPRIOOUT478
dprioout[479] <= PLL_RECONFIG.O_DPRIOOUT479
dprioout[480] <= PLL_RECONFIG.O_DPRIOOUT480
dprioout[481] <= PLL_RECONFIG.O_DPRIOOUT481
dprioout[482] <= PLL_RECONFIG.O_DPRIOOUT482
dprioout[483] <= PLL_RECONFIG.O_DPRIOOUT483
dprioout[484] <= PLL_RECONFIG.O_DPRIOOUT484
dprioout[485] <= PLL_RECONFIG.O_DPRIOOUT485
dprioout[486] <= PLL_RECONFIG.O_DPRIOOUT486
dprioout[487] <= PLL_RECONFIG.O_DPRIOOUT487
dprioout[488] <= PLL_RECONFIG.O_DPRIOOUT488
dprioout[489] <= PLL_RECONFIG.O_DPRIOOUT489
dprioout[490] <= PLL_RECONFIG.O_DPRIOOUT490
dprioout[491] <= PLL_RECONFIG.O_DPRIOOUT491
dprioout[492] <= PLL_RECONFIG.O_DPRIOOUT492
dprioout[493] <= PLL_RECONFIG.O_DPRIOOUT493
dprioout[494] <= PLL_RECONFIG.O_DPRIOOUT494
dprioout[495] <= PLL_RECONFIG.O_DPRIOOUT495
dprioout[496] <= PLL_RECONFIG.O_DPRIOOUT496
dprioout[497] <= PLL_RECONFIG.O_DPRIOOUT497
dprioout[498] <= PLL_RECONFIG.O_DPRIOOUT498
dprioout[499] <= PLL_RECONFIG.O_DPRIOOUT499
dprioout[500] <= PLL_RECONFIG.O_DPRIOOUT500
dprioout[501] <= PLL_RECONFIG.O_DPRIOOUT501
dprioout[502] <= PLL_RECONFIG.O_DPRIOOUT502
dprioout[503] <= PLL_RECONFIG.O_DPRIOOUT503
dprioout[504] <= PLL_RECONFIG.O_DPRIOOUT504
dprioout[505] <= PLL_RECONFIG.O_DPRIOOUT505
dprioout[506] <= PLL_RECONFIG.O_DPRIOOUT506
dprioout[507] <= PLL_RECONFIG.O_DPRIOOUT507
dprioout[508] <= PLL_RECONFIG.O_DPRIOOUT508
dprioout[509] <= PLL_RECONFIG.O_DPRIOOUT509
dprioout[510] <= PLL_RECONFIG.O_DPRIOOUT510
dprioout[511] <= PLL_RECONFIG.O_DPRIOOUT511
dprioout[512] <= PLL_RECONFIG.O_DPRIOOUT512
dprioout[513] <= PLL_RECONFIG.O_DPRIOOUT513
dprioout[514] <= PLL_RECONFIG.O_DPRIOOUT514
dprioout[515] <= PLL_RECONFIG.O_DPRIOOUT515
dprioout[516] <= PLL_RECONFIG.O_DPRIOOUT516
dprioout[517] <= PLL_RECONFIG.O_DPRIOOUT517
dprioout[518] <= PLL_RECONFIG.O_DPRIOOUT518
dprioout[519] <= PLL_RECONFIG.O_DPRIOOUT519
dprioout[520] <= PLL_RECONFIG.O_DPRIOOUT520
dprioout[521] <= PLL_RECONFIG.O_DPRIOOUT521
dprioout[522] <= PLL_RECONFIG.O_DPRIOOUT522
dprioout[523] <= PLL_RECONFIG.O_DPRIOOUT523
dprioout[524] <= PLL_RECONFIG.O_DPRIOOUT524
dprioout[525] <= PLL_RECONFIG.O_DPRIOOUT525
dprioout[526] <= PLL_RECONFIG.O_DPRIOOUT526
dprioout[527] <= PLL_RECONFIG.O_DPRIOOUT527
dprioout[528] <= PLL_RECONFIG.O_DPRIOOUT528
dprioout[529] <= PLL_RECONFIG.O_DPRIOOUT529
dprioout[530] <= PLL_RECONFIG.O_DPRIOOUT530
dprioout[531] <= PLL_RECONFIG.O_DPRIOOUT531
dprioout[532] <= PLL_RECONFIG.O_DPRIOOUT532
dprioout[533] <= PLL_RECONFIG.O_DPRIOOUT533
dprioout[534] <= PLL_RECONFIG.O_DPRIOOUT534
dprioout[535] <= PLL_RECONFIG.O_DPRIOOUT535
dprioout[536] <= PLL_RECONFIG.O_DPRIOOUT536
dprioout[537] <= PLL_RECONFIG.O_DPRIOOUT537
dprioout[538] <= PLL_RECONFIG.O_DPRIOOUT538
dprioout[539] <= PLL_RECONFIG.O_DPRIOOUT539
dprioout[540] <= PLL_RECONFIG.O_DPRIOOUT540
dprioout[541] <= PLL_RECONFIG.O_DPRIOOUT541
dprioout[542] <= PLL_RECONFIG.O_DPRIOOUT542
dprioout[543] <= PLL_RECONFIG.O_DPRIOOUT543
dprioout[544] <= PLL_RECONFIG.O_DPRIOOUT544
dprioout[545] <= PLL_RECONFIG.O_DPRIOOUT545
dprioout[546] <= PLL_RECONFIG.O_DPRIOOUT546
dprioout[547] <= PLL_RECONFIG.O_DPRIOOUT547
dprioout[548] <= PLL_RECONFIG.O_DPRIOOUT548
dprioout[549] <= PLL_RECONFIG.O_DPRIOOUT549
dprioout[550] <= PLL_RECONFIG.O_DPRIOOUT550
dprioout[551] <= PLL_RECONFIG.O_DPRIOOUT551
dprioout[552] <= PLL_RECONFIG.O_DPRIOOUT552
dprioout[553] <= PLL_RECONFIG.O_DPRIOOUT553
dprioout[554] <= PLL_RECONFIG.O_DPRIOOUT554
dprioout[555] <= PLL_RECONFIG.O_DPRIOOUT555
dprioout[556] <= PLL_RECONFIG.O_DPRIOOUT556
dprioout[557] <= PLL_RECONFIG.O_DPRIOOUT557
dprioout[558] <= PLL_RECONFIG.O_DPRIOOUT558
dprioout[559] <= PLL_RECONFIG.O_DPRIOOUT559
dprioout[560] <= PLL_RECONFIG.O_DPRIOOUT560
dprioout[561] <= PLL_RECONFIG.O_DPRIOOUT561
dprioout[562] <= PLL_RECONFIG.O_DPRIOOUT562
dprioout[563] <= PLL_RECONFIG.O_DPRIOOUT563
dprioout[564] <= PLL_RECONFIG.O_DPRIOOUT564
dprioout[565] <= PLL_RECONFIG.O_DPRIOOUT565
dprioout[566] <= PLL_RECONFIG.O_DPRIOOUT566
dprioout[567] <= PLL_RECONFIG.O_DPRIOOUT567
dprioout[568] <= PLL_RECONFIG.O_DPRIOOUT568
dprioout[569] <= PLL_RECONFIG.O_DPRIOOUT569
dprioout[570] <= PLL_RECONFIG.O_DPRIOOUT570
dprioout[571] <= PLL_RECONFIG.O_DPRIOOUT571
dprioout[572] <= PLL_RECONFIG.O_DPRIOOUT572
dprioout[573] <= PLL_RECONFIG.O_DPRIOOUT573
dprioout[574] <= PLL_RECONFIG.O_DPRIOOUT574
dprioout[575] <= PLL_RECONFIG.O_DPRIOOUT575
dprioout[576] <= PLL_RECONFIG.O_DPRIOOUT576
dprioout[577] <= PLL_RECONFIG.O_DPRIOOUT577
dprioout[578] <= PLL_RECONFIG.O_DPRIOOUT578
dprioout[579] <= PLL_RECONFIG.O_DPRIOOUT579
dprioout[580] <= PLL_RECONFIG.O_DPRIOOUT580
dprioout[581] <= PLL_RECONFIG.O_DPRIOOUT581
dprioout[582] <= PLL_RECONFIG.O_DPRIOOUT582
dprioout[583] <= PLL_RECONFIG.O_DPRIOOUT583
dprioout[584] <= PLL_RECONFIG.O_DPRIOOUT584
dprioout[585] <= PLL_RECONFIG.O_DPRIOOUT585
dprioout[586] <= PLL_RECONFIG.O_DPRIOOUT586
dprioout[587] <= PLL_RECONFIG.O_DPRIOOUT587
dprioout[588] <= PLL_RECONFIG.O_DPRIOOUT588
dprioout[589] <= PLL_RECONFIG.O_DPRIOOUT589
dprioout[590] <= PLL_RECONFIG.O_DPRIOOUT590
dprioout[591] <= PLL_RECONFIG.O_DPRIOOUT591
dprioout[592] <= PLL_RECONFIG.O_DPRIOOUT592
dprioout[593] <= PLL_RECONFIG.O_DPRIOOUT593
dprioout[594] <= PLL_RECONFIG.O_DPRIOOUT594
dprioout[595] <= PLL_RECONFIG.O_DPRIOOUT595
dprioout[596] <= PLL_RECONFIG.O_DPRIOOUT596
dprioout[597] <= PLL_RECONFIG.O_DPRIOOUT597
dprioout[598] <= PLL_RECONFIG.O_DPRIOOUT598
dprioout[599] <= PLL_RECONFIG.O_DPRIOOUT599
dprioout[600] <= PLL_RECONFIG.O_DPRIOOUT600
dprioout[601] <= PLL_RECONFIG.O_DPRIOOUT601
dprioout[602] <= PLL_RECONFIG.O_DPRIOOUT602
dprioout[603] <= PLL_RECONFIG.O_DPRIOOUT603
dprioout[604] <= PLL_RECONFIG.O_DPRIOOUT604
dprioout[605] <= PLL_RECONFIG.O_DPRIOOUT605
dprioout[606] <= PLL_RECONFIG.O_DPRIOOUT606
dprioout[607] <= PLL_RECONFIG.O_DPRIOOUT607
dprioout[608] <= PLL_RECONFIG.O_DPRIOOUT608
dprioout[609] <= PLL_RECONFIG.O_DPRIOOUT609
dprioout[610] <= PLL_RECONFIG.O_DPRIOOUT610
dprioout[611] <= PLL_RECONFIG.O_DPRIOOUT611
dprioout[612] <= PLL_RECONFIG.O_DPRIOOUT612
dprioout[613] <= PLL_RECONFIG.O_DPRIOOUT613
dprioout[614] <= PLL_RECONFIG.O_DPRIOOUT614
dprioout[615] <= PLL_RECONFIG.O_DPRIOOUT615
dprioout[616] <= PLL_RECONFIG.O_DPRIOOUT616
dprioout[617] <= PLL_RECONFIG.O_DPRIOOUT617
dprioout[618] <= PLL_RECONFIG.O_DPRIOOUT618
dprioout[619] <= PLL_RECONFIG.O_DPRIOOUT619
dprioout[620] <= PLL_RECONFIG.O_DPRIOOUT620
dprioout[621] <= PLL_RECONFIG.O_DPRIOOUT621
dprioout[622] <= PLL_RECONFIG.O_DPRIOOUT622
dprioout[623] <= PLL_RECONFIG.O_DPRIOOUT623
dprioout[624] <= PLL_RECONFIG.O_DPRIOOUT624
dprioout[625] <= PLL_RECONFIG.O_DPRIOOUT625
dprioout[626] <= PLL_RECONFIG.O_DPRIOOUT626
dprioout[627] <= PLL_RECONFIG.O_DPRIOOUT627
dprioout[628] <= PLL_RECONFIG.O_DPRIOOUT628
dprioout[629] <= PLL_RECONFIG.O_DPRIOOUT629
dprioout[630] <= PLL_RECONFIG.O_DPRIOOUT630
dprioout[631] <= PLL_RECONFIG.O_DPRIOOUT631
dprioout[632] <= PLL_RECONFIG.O_DPRIOOUT632
dprioout[633] <= PLL_RECONFIG.O_DPRIOOUT633
dprioout[634] <= PLL_RECONFIG.O_DPRIOOUT634
dprioout[635] <= PLL_RECONFIG.O_DPRIOOUT635
dprioout[636] <= PLL_RECONFIG.O_DPRIOOUT636
dprioout[637] <= PLL_RECONFIG.O_DPRIOOUT637
dprioout[638] <= PLL_RECONFIG.O_DPRIOOUT638
dprioout[639] <= PLL_RECONFIG.O_DPRIOOUT639
dprioout[640] <= PLL_RECONFIG.O_DPRIOOUT640
dprioout[641] <= PLL_RECONFIG.O_DPRIOOUT641
dprioout[642] <= PLL_RECONFIG.O_DPRIOOUT642
dprioout[643] <= PLL_RECONFIG.O_DPRIOOUT643
dprioout[644] <= PLL_RECONFIG.O_DPRIOOUT644
dprioout[645] <= PLL_RECONFIG.O_DPRIOOUT645
dprioout[646] <= PLL_RECONFIG.O_DPRIOOUT646
dprioout[647] <= PLL_RECONFIG.O_DPRIOOUT647
dprioout[648] <= PLL_RECONFIG.O_DPRIOOUT648
dprioout[649] <= PLL_RECONFIG.O_DPRIOOUT649
dprioout[650] <= PLL_RECONFIG.O_DPRIOOUT650
dprioout[651] <= PLL_RECONFIG.O_DPRIOOUT651
dprioout[652] <= PLL_RECONFIG.O_DPRIOOUT652
dprioout[653] <= PLL_RECONFIG.O_DPRIOOUT653
dprioout[654] <= PLL_RECONFIG.O_DPRIOOUT654
dprioout[655] <= PLL_RECONFIG.O_DPRIOOUT655
dprioout[656] <= PLL_RECONFIG.O_DPRIOOUT656
dprioout[657] <= PLL_RECONFIG.O_DPRIOOUT657
dprioout[658] <= PLL_RECONFIG.O_DPRIOOUT658
dprioout[659] <= PLL_RECONFIG.O_DPRIOOUT659
dprioout[660] <= PLL_RECONFIG.O_DPRIOOUT660
dprioout[661] <= PLL_RECONFIG.O_DPRIOOUT661
dprioout[662] <= PLL_RECONFIG.O_DPRIOOUT662
dprioout[663] <= PLL_RECONFIG.O_DPRIOOUT663
dprioout[664] <= PLL_RECONFIG.O_DPRIOOUT664
dprioout[665] <= PLL_RECONFIG.O_DPRIOOUT665
dprioout[666] <= PLL_RECONFIG.O_DPRIOOUT666
dprioout[667] <= PLL_RECONFIG.O_DPRIOOUT667
dprioout[668] <= PLL_RECONFIG.O_DPRIOOUT668
dprioout[669] <= PLL_RECONFIG.O_DPRIOOUT669
dprioout[670] <= PLL_RECONFIG.O_DPRIOOUT670
dprioout[671] <= PLL_RECONFIG.O_DPRIOOUT671
dprioout[672] <= PLL_RECONFIG.O_DPRIOOUT672
dprioout[673] <= PLL_RECONFIG.O_DPRIOOUT673
dprioout[674] <= PLL_RECONFIG.O_DPRIOOUT674
dprioout[675] <= PLL_RECONFIG.O_DPRIOOUT675
dprioout[676] <= PLL_RECONFIG.O_DPRIOOUT676
dprioout[677] <= PLL_RECONFIG.O_DPRIOOUT677
dprioout[678] <= PLL_RECONFIG.O_DPRIOOUT678
dprioout[679] <= PLL_RECONFIG.O_DPRIOOUT679
dprioout[680] <= PLL_RECONFIG.O_DPRIOOUT680
dprioout[681] <= PLL_RECONFIG.O_DPRIOOUT681
dprioout[682] <= PLL_RECONFIG.O_DPRIOOUT682
dprioout[683] <= PLL_RECONFIG.O_DPRIOOUT683
dprioout[684] <= PLL_RECONFIG.O_DPRIOOUT684
dprioout[685] <= PLL_RECONFIG.O_DPRIOOUT685
dprioout[686] <= PLL_RECONFIG.O_DPRIOOUT686
dprioout[687] <= PLL_RECONFIG.O_DPRIOOUT687
dprioout[688] <= PLL_RECONFIG.O_DPRIOOUT688
dprioout[689] <= PLL_RECONFIG.O_DPRIOOUT689
dprioout[690] <= PLL_RECONFIG.O_DPRIOOUT690
dprioout[691] <= PLL_RECONFIG.O_DPRIOOUT691
dprioout[692] <= PLL_RECONFIG.O_DPRIOOUT692
dprioout[693] <= PLL_RECONFIG.O_DPRIOOUT693
dprioout[694] <= PLL_RECONFIG.O_DPRIOOUT694
dprioout[695] <= PLL_RECONFIG.O_DPRIOOUT695
dprioout[696] <= PLL_RECONFIG.O_DPRIOOUT696
dprioout[697] <= PLL_RECONFIG.O_DPRIOOUT697
dprioout[698] <= PLL_RECONFIG.O_DPRIOOUT698
dprioout[699] <= PLL_RECONFIG.O_DPRIOOUT699
dprioout[700] <= PLL_RECONFIG.O_DPRIOOUT700
dprioout[701] <= PLL_RECONFIG.O_DPRIOOUT701
dprioout[702] <= PLL_RECONFIG.O_DPRIOOUT702
dprioout[703] <= PLL_RECONFIG.O_DPRIOOUT703
dprioout[704] <= PLL_RECONFIG.O_DPRIOOUT704
dprioout[705] <= PLL_RECONFIG.O_DPRIOOUT705
dprioout[706] <= PLL_RECONFIG.O_DPRIOOUT706
dprioout[707] <= PLL_RECONFIG.O_DPRIOOUT707
dprioout[708] <= PLL_RECONFIG.O_DPRIOOUT708
dprioout[709] <= PLL_RECONFIG.O_DPRIOOUT709
dprioout[710] <= PLL_RECONFIG.O_DPRIOOUT710
dprioout[711] <= PLL_RECONFIG.O_DPRIOOUT711
dprioout[712] <= PLL_RECONFIG.O_DPRIOOUT712
dprioout[713] <= PLL_RECONFIG.O_DPRIOOUT713
dprioout[714] <= PLL_RECONFIG.O_DPRIOOUT714
dprioout[715] <= PLL_RECONFIG.O_DPRIOOUT715
dprioout[716] <= PLL_RECONFIG.O_DPRIOOUT716
dprioout[717] <= PLL_RECONFIG.O_DPRIOOUT717
dprioout[718] <= PLL_RECONFIG.O_DPRIOOUT718
dprioout[719] <= PLL_RECONFIG.O_DPRIOOUT719
dprioout[720] <= PLL_RECONFIG.O_DPRIOOUT720
dprioout[721] <= PLL_RECONFIG.O_DPRIOOUT721
dprioout[722] <= PLL_RECONFIG.O_DPRIOOUT722
dprioout[723] <= PLL_RECONFIG.O_DPRIOOUT723
dprioout[724] <= PLL_RECONFIG.O_DPRIOOUT724
dprioout[725] <= PLL_RECONFIG.O_DPRIOOUT725
dprioout[726] <= PLL_RECONFIG.O_DPRIOOUT726
dprioout[727] <= PLL_RECONFIG.O_DPRIOOUT727
dprioout[728] <= PLL_RECONFIG.O_DPRIOOUT728
dprioout[729] <= PLL_RECONFIG.O_DPRIOOUT729
dprioout[730] <= PLL_RECONFIG.O_DPRIOOUT730
dprioout[731] <= PLL_RECONFIG.O_DPRIOOUT731
dprioout[732] <= PLL_RECONFIG.O_DPRIOOUT732
dprioout[733] <= PLL_RECONFIG.O_DPRIOOUT733
dprioout[734] <= PLL_RECONFIG.O_DPRIOOUT734
dprioout[735] <= PLL_RECONFIG.O_DPRIOOUT735
dprioout[736] <= PLL_RECONFIG.O_DPRIOOUT736
dprioout[737] <= PLL_RECONFIG.O_DPRIOOUT737
dprioout[738] <= PLL_RECONFIG.O_DPRIOOUT738
dprioout[739] <= PLL_RECONFIG.O_DPRIOOUT739
dprioout[740] <= PLL_RECONFIG.O_DPRIOOUT740
dprioout[741] <= PLL_RECONFIG.O_DPRIOOUT741
dprioout[742] <= PLL_RECONFIG.O_DPRIOOUT742
dprioout[743] <= PLL_RECONFIG.O_DPRIOOUT743
dprioout[744] <= PLL_RECONFIG.O_DPRIOOUT744
dprioout[745] <= PLL_RECONFIG.O_DPRIOOUT745
dprioout[746] <= PLL_RECONFIG.O_DPRIOOUT746
dprioout[747] <= PLL_RECONFIG.O_DPRIOOUT747
dprioout[748] <= PLL_RECONFIG.O_DPRIOOUT748
dprioout[749] <= PLL_RECONFIG.O_DPRIOOUT749
dprioout[750] <= PLL_RECONFIG.O_DPRIOOUT750
dprioout[751] <= PLL_RECONFIG.O_DPRIOOUT751
dprioout[752] <= PLL_RECONFIG.O_DPRIOOUT752
dprioout[753] <= PLL_RECONFIG.O_DPRIOOUT753
dprioout[754] <= PLL_RECONFIG.O_DPRIOOUT754
dprioout[755] <= PLL_RECONFIG.O_DPRIOOUT755
dprioout[756] <= PLL_RECONFIG.O_DPRIOOUT756
dprioout[757] <= PLL_RECONFIG.O_DPRIOOUT757
dprioout[758] <= PLL_RECONFIG.O_DPRIOOUT758
dprioout[759] <= PLL_RECONFIG.O_DPRIOOUT759
dprioout[760] <= PLL_RECONFIG.O_DPRIOOUT760
dprioout[761] <= PLL_RECONFIG.O_DPRIOOUT761
dprioout[762] <= PLL_RECONFIG.O_DPRIOOUT762
dprioout[763] <= PLL_RECONFIG.O_DPRIOOUT763
dprioout[764] <= PLL_RECONFIG.O_DPRIOOUT764
dprioout[765] <= PLL_RECONFIG.O_DPRIOOUT765
dprioout[766] <= PLL_RECONFIG.O_DPRIOOUT766
dprioout[767] <= PLL_RECONFIG.O_DPRIOOUT767
dprioout[768] <= PLL_RECONFIG.O_DPRIOOUT768
dprioout[769] <= PLL_RECONFIG.O_DPRIOOUT769
dprioout[770] <= PLL_RECONFIG.O_DPRIOOUT770
dprioout[771] <= PLL_RECONFIG.O_DPRIOOUT771
dprioout[772] <= PLL_RECONFIG.O_DPRIOOUT772
dprioout[773] <= PLL_RECONFIG.O_DPRIOOUT773
dprioout[774] <= PLL_RECONFIG.O_DPRIOOUT774
dprioout[775] <= PLL_RECONFIG.O_DPRIOOUT775
dprioout[776] <= PLL_RECONFIG.O_DPRIOOUT776
dprioout[777] <= PLL_RECONFIG.O_DPRIOOUT777
dprioout[778] <= PLL_RECONFIG.O_DPRIOOUT778
dprioout[779] <= PLL_RECONFIG.O_DPRIOOUT779
dprioout[780] <= PLL_RECONFIG.O_DPRIOOUT780
dprioout[781] <= PLL_RECONFIG.O_DPRIOOUT781
dprioout[782] <= PLL_RECONFIG.O_DPRIOOUT782
dprioout[783] <= PLL_RECONFIG.O_DPRIOOUT783
dprioout[784] <= PLL_RECONFIG.O_DPRIOOUT784
dprioout[785] <= PLL_RECONFIG.O_DPRIOOUT785
dprioout[786] <= PLL_RECONFIG.O_DPRIOOUT786
dprioout[787] <= PLL_RECONFIG.O_DPRIOOUT787
dprioout[788] <= PLL_RECONFIG.O_DPRIOOUT788
dprioout[789] <= PLL_RECONFIG.O_DPRIOOUT789
dprioout[790] <= PLL_RECONFIG.O_DPRIOOUT790
dprioout[791] <= PLL_RECONFIG.O_DPRIOOUT791
dprioout[792] <= PLL_RECONFIG.O_DPRIOOUT792
dprioout[793] <= PLL_RECONFIG.O_DPRIOOUT793
dprioout[794] <= PLL_RECONFIG.O_DPRIOOUT794
dprioout[795] <= PLL_RECONFIG.O_DPRIOOUT795
dprioout[796] <= PLL_RECONFIG.O_DPRIOOUT796
dprioout[797] <= PLL_RECONFIG.O_DPRIOOUT797
dprioout[798] <= PLL_RECONFIG.O_DPRIOOUT798
dprioout[799] <= PLL_RECONFIG.O_DPRIOOUT799
dprioout[800] <= PLL_RECONFIG.O_DPRIOOUT800
dprioout[801] <= PLL_RECONFIG.O_DPRIOOUT801
dprioout[802] <= PLL_RECONFIG.O_DPRIOOUT802
dprioout[803] <= PLL_RECONFIG.O_DPRIOOUT803
dprioout[804] <= PLL_RECONFIG.O_DPRIOOUT804
dprioout[805] <= PLL_RECONFIG.O_DPRIOOUT805
dprioout[806] <= PLL_RECONFIG.O_DPRIOOUT806
dprioout[807] <= PLL_RECONFIG.O_DPRIOOUT807
dprioout[808] <= PLL_RECONFIG.O_DPRIOOUT808
dprioout[809] <= PLL_RECONFIG.O_DPRIOOUT809
dprioout[810] <= PLL_RECONFIG.O_DPRIOOUT810
dprioout[811] <= PLL_RECONFIG.O_DPRIOOUT811
dprioout[812] <= PLL_RECONFIG.O_DPRIOOUT812
dprioout[813] <= PLL_RECONFIG.O_DPRIOOUT813
dprioout[814] <= PLL_RECONFIG.O_DPRIOOUT814
dprioout[815] <= PLL_RECONFIG.O_DPRIOOUT815
shiften[0] <= PLL_RECONFIG.O_SHIFTEN
shiften[1] <= PLL_RECONFIG.O_SHIFTEN1
shiften[2] <= PLL_RECONFIG.O_SHIFTEN2
shiften[3] <= PLL_RECONFIG.O_SHIFTEN3
shiften[4] <= PLL_RECONFIG.O_SHIFTEN4
shiften[5] <= PLL_RECONFIG.O_SHIFTEN5
shiften[6] <= PLL_RECONFIG.O_SHIFTEN6
shiften[7] <= PLL_RECONFIG.O_SHIFTEN7
shiften[8] <= PLL_RECONFIG.O_SHIFTEN8
fbclkfpll => fpll.I_FBCLKFPLL
lvdfbin => fpll.I_LVDSFBIN
nresync => fpll.I_NRESYNC
pfden => fpll.I_PFDEN
shiften_input_port => ~NO_FANOUT~
zdb => fpll.I_ZDB
cntnen <= fpll.O_CNTNEN
fbout_clk <= fpll.O_FBCLK
fblvdsout <= fpll.O_FBLVDSOUT
lock <= fpll.O_LOCK
mcntout <= fpll.O_MCNTOUT
plniotribuf <= fpll.O_PLNIOTRIBUF
shiftdoneout <= fpll.O_SHIFTDONEOUT
tclk <= fpll.O_TCLK
vcoph[0] <= fpll.O_VCOPH
vcoph[1] <= fpll.O_VCOPH1
vcoph[2] <= fpll.O_VCOPH2
vcoph[3] <= fpll.O_VCOPH3
vcoph[4] <= fpll.O_VCOPH4
vcoph[5] <= fpll.O_VCOPH5
vcoph[6] <= fpll.O_VCOPH6
vcoph[7] <= fpll.O_VCOPH7


