/*
* hw_hdmi_dwc_tx.h
*
* Register-level header file for HDMI_DWC_TX
*
* Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
*
*
*  Redistribution and use in source and binary forms, with or without
*  modification, are permitted provided that the following conditions
*  are met:
*
*    Redistributions of source code must retain the above copyright
*    notice, this list of conditions and the following disclaimer.
*
*    Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in the
*    documentation and/or other materials provided with the
*    distribution.
*
*    Neither the name of Texas Instruments Incorporated nor the names of
*    its contributors may be used to endorse or promote products derived
*    from this software without specific prior written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
*  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
#ifndef HW_HDMI_DWC_TX_H_
#define HW_HDMI_DWC_TX_H_

#ifdef __cplusplus
extern "C"
{
#endif


/****************************************************************************************************
* Register Definitions
****************************************************************************************************/
#define HDMI_DWC_TX_DESIGN_ID                                   (0x0U)
#define HDMI_DWC_TX_REVISION_ID                                 (0x4U)
#define HDMI_DWC_TX_PRODUCT_ID0                                 (0x8U)
#define HDMI_DWC_TX_PRODUCT_ID1                                 (0xcU)
#define HDMI_DWC_TX_CONFIG0_ID                                  (0x10U)
#define HDMI_DWC_TX_CONFIG1_ID                                  (0x14U)
#define HDMI_DWC_TX_CONFIG2_ID                                  (0x18U)
#define HDMI_DWC_TX_CONFIG3_ID                                  (0x1cU)
#define HDMI_DWC_TX_IH_FC_STAT0                                 (0x400U)
#define HDMI_DWC_TX_IH_FC_STAT1                                 (0x404U)
#define HDMI_DWC_TX_IH_FC_STAT2                                 (0x408U)
#define HDMI_DWC_TX_IH_AS_STAT0                                 (0x40cU)
#define HDMI_DWC_TX_IH_PHY_STAT0                                (0x410U)
#define HDMI_DWC_TX_IH_I2CM_STAT0                               (0x414U)
#define HDMI_DWC_TX_IH_CEC_STAT0                                (0x418U)
#define HDMI_DWC_TX_IH_VP_STAT0                                 (0x41cU)
#define HDMI_DWC_TX_IH_I2CMPHY_STAT0                            (0x420U)
#define HDMI_DWC_TX_IH_AHBDMAAUD_STAT0                          (0x424U)
#define HDMI_DWC_TX_IH_MUTE_FC_STAT0                            (0x600U)
#define HDMI_DWC_TX_IH_MUTE_FC_STAT1                            (0x604U)
#define HDMI_DWC_TX_IH_MUTE_FC_STAT2                            (0x608U)
#define HDMI_DWC_TX_IH_MUTE_AS_STAT0                            (0x60cU)
#define HDMI_DWC_TX_IH_MUTE_PHY_STAT0                           (0x610U)
#define HDMI_DWC_TX_IH_MUTE_I2CM_STAT0                          (0x614U)
#define HDMI_DWC_TX_IH_MUTE_CEC_STAT0                           (0x618U)
#define HDMI_DWC_TX_IH_MUTE_VP_STAT0                            (0x61cU)
#define HDMI_DWC_TX_IH_MUTE_I2CMPHY_STAT0                       (0x620U)
#define HDMI_DWC_TX_IH_MUTE_AHBDMAAUD_STAT0                     (0x624U)
#define HDMI_DWC_TX_IH_MUTE                                     (0x7fcU)
#define HDMI_DWC_TX_TX_INVID0                                   (0x800U)
#define HDMI_DWC_TX_TX_INSTUFFING                               (0x804U)
#define HDMI_DWC_TX_TX_GYDATA0                                  (0x808U)
#define HDMI_DWC_TX_TX_GYDATA1                                  (0x80cU)
#define HDMI_DWC_TX_TX_RCRDATA0                                 (0x810U)
#define HDMI_DWC_TX_TX_RCRDATA1                                 (0x814U)
#define HDMI_DWC_TX_TX_BCBDATA0                                 (0x818U)
#define HDMI_DWC_TX_TX_BCBDATA1                                 (0x81cU)
#define HDMI_DWC_TX_VP_STATUS                                   (0x2000U)
#define HDMI_DWC_TX_VP_PR_CD                                    (0x2004U)
#define HDMI_DWC_TX_VP_STUFF                                    (0x2008U)
#define HDMI_DWC_TX_VP_REMAP                                    (0x200cU)
#define HDMI_DWC_TX_VP_CONF                                     (0x2010U)
#define HDMI_DWC_TX_VP_MASK                                     (0x201cU)
#define HDMI_DWC_TX_FC_INVIDCONF                                (0x4000U)
#define HDMI_DWC_TX_FC_INHACTIV0                                (0x4004U)
#define HDMI_DWC_TX_FC_INHACTIV1                                (0x4008U)
#define HDMI_DWC_TX_FC_INHBLANK0                                (0x400cU)
#define HDMI_DWC_TX_FC_INHBLANK1                                (0x4010U)
#define HDMI_DWC_TX_FC_INVACTIV0                                (0x4014U)
#define HDMI_DWC_TX_FC_INVACTIV1                                (0x4018U)
#define HDMI_DWC_TX_FC_INVBLANK                                 (0x401cU)
#define HDMI_DWC_TX_FC_HSYNCINDELAY0                            (0x4020U)
#define HDMI_DWC_TX_FC_HSYNCINDELAY1                            (0x4024U)
#define HDMI_DWC_TX_FC_HSYNCINWIDTH0                            (0x4028U)
#define HDMI_DWC_TX_FC_HSYNCINWIDTH1                            (0x402cU)
#define HDMI_DWC_TX_FC_VSYNCINDELAY                             (0x4030U)
#define HDMI_DWC_TX_FC_VSYNCINWIDTH                             (0x4034U)
#define HDMI_DWC_TX_FC_INFREQ0                                  (0x4038U)
#define HDMI_DWC_TX_FC_INFREQ1                                  (0x403cU)
#define HDMI_DWC_TX_FC_INFREQ2                                  (0x4040U)
#define HDMI_DWC_TX_FC_CTRLDUR                                  (0x4044U)
#define HDMI_DWC_TX_FC_EXCTRLDUR                                (0x4048U)
#define HDMI_DWC_TX_FC_EXCTRLSPAC                               (0x404cU)
#define HDMI_DWC_TX_FC_CH0PREAM                                 (0x4050U)
#define HDMI_DWC_TX_FC_CH1PREAM                                 (0x4054U)
#define HDMI_DWC_TX_FC_CH2PREAM                                 (0x4058U)
#define HDMI_DWC_TX_FC_AVICONF3                                 (0x405cU)
#define HDMI_DWC_TX_FC_GCP                                      (0x4060U)
#define HDMI_DWC_TX_FC_AVICONF0                                 (0x4064U)
#define HDMI_DWC_TX_FC_AVICONF1                                 (0x4068U)
#define HDMI_DWC_TX_FC_AVICONF2                                 (0x406cU)
#define HDMI_DWC_TX_FC_AVIVID                                   (0x4070U)
#define HDMI_DWC_TX_FC_AVIETB0                                  (0x4074U)
#define HDMI_DWC_TX_FC_AVIETB1                                  (0x4078U)
#define HDMI_DWC_TX_FC_AVISBB0                                  (0x407cU)
#define HDMI_DWC_TX_FC_AVISBB1                                  (0x4080U)
#define HDMI_DWC_TX_FC_AVIELB0                                  (0x4084U)
#define HDMI_DWC_TX_FC_AVIELB1                                  (0x4088U)
#define HDMI_DWC_TX_FC_AVISRB0                                  (0x408cU)
#define HDMI_DWC_TX_FC_AVISRB1                                  (0x4090U)
#define HDMI_DWC_TX_FC_AUDICONF0                                (0x4094U)
#define HDMI_DWC_TX_FC_AUDICONF1                                (0x4098U)
#define HDMI_DWC_TX_FC_AUDICONF2                                (0x409cU)
#define HDMI_DWC_TX_FC_AUDICONF3                                (0x40a0U)
#define HDMI_DWC_TX_FC_VSDIEEEID0                               (0x40a4U)
#define HDMI_DWC_TX_FC_VSDSIZE                                  (0x40a8U)
#define HDMI_DWC_TX_FC_VSDIEEEID1                               (0x40c0U)
#define HDMI_DWC_TX_FC_VSDIEEEID2                               (0x40c4U)
#define HDMI_DWC_TX_FC_VSDPAYLOAD0                              (0x40c8U)
#define HDMI_DWC_TX_FC_VSDPAYLOAD1                              (0x40ccU)
#define HDMI_DWC_TX_FC_VSDPAYLOAD2                              (0x40d0U)
#define HDMI_DWC_TX_FC_VSDPAYLOAD3                              (0x40d4U)
#define HDMI_DWC_TX_FC_VSDPAYLOAD4                              (0x40d8U)
#define HDMI_DWC_TX_FC_VSDPAYLOAD5                              (0x40dcU)
#define HDMI_DWC_TX_FC_VSDPAYLOAD6                              (0x40e0U)
#define HDMI_DWC_TX_FC_VSDPAYLOAD7                              (0x40e4U)
#define HDMI_DWC_TX_FC_VSDPAYLOAD8                              (0x40e8U)
#define HDMI_DWC_TX_FC_VSDPAYLOAD9                              (0x40ecU)
#define HDMI_DWC_TX_FC_VSDPAYLOAD10                             (0x40f0U)
#define HDMI_DWC_TX_FC_VSDPAYLOAD11                             (0x40f4U)
#define HDMI_DWC_TX_FC_VSDPAYLOAD12                             (0x40f8U)
#define HDMI_DWC_TX_FC_VSDPAYLOAD13                             (0x40fcU)
#define HDMI_DWC_TX_FC_VSDPAYLOAD14                             (0x4100U)
#define HDMI_DWC_TX_FC_VSDPAYLOAD15                             (0x4104U)
#define HDMI_DWC_TX_FC_VSDPAYLOAD16                             (0x4108U)
#define HDMI_DWC_TX_FC_VSDPAYLOAD17                             (0x410cU)
#define HDMI_DWC_TX_FC_VSDPAYLOAD18                             (0x4110U)
#define HDMI_DWC_TX_FC_VSDPAYLOAD19                             (0x4114U)
#define HDMI_DWC_TX_FC_VSDPAYLOAD20                             (0x4118U)
#define HDMI_DWC_TX_FC_VSDPAYLOAD21                             (0x411cU)
#define HDMI_DWC_TX_FC_VSDPAYLOAD22                             (0x4120U)
#define HDMI_DWC_TX_FC_VSDPAYLOAD23                             (0x4124U)
#define HDMI_DWC_TX_FC_SPDVENDORNAME0                           (0x4128U)
#define HDMI_DWC_TX_FC_SPDVENDORNAME1                           (0x412cU)
#define HDMI_DWC_TX_FC_SPDVENDORNAME2                           (0x4130U)
#define HDMI_DWC_TX_FC_SPDVENDORNAME3                           (0x4134U)
#define HDMI_DWC_TX_FC_SPDVENDORNAME4                           (0x4138U)
#define HDMI_DWC_TX_FC_SPDVENDORNAME5                           (0x413cU)
#define HDMI_DWC_TX_FC_SPDVENDORNAME6                           (0x4140U)
#define HDMI_DWC_TX_FC_SPDVENDORNAME7                           (0x4144U)
#define HDMI_DWC_TX_FC_SPDPRODUCTNAME0                          (0x4148U)
#define HDMI_DWC_TX_FC_SPDPRODUCTNAME1                          (0x414cU)
#define HDMI_DWC_TX_FC_SPDPRODUCTNAME2                          (0x4150U)
#define HDMI_DWC_TX_FC_SPDPRODUCTNAME3                          (0x4154U)
#define HDMI_DWC_TX_FC_SPDPRODUCTNAME4                          (0x4158U)
#define HDMI_DWC_TX_FC_SPDPRODUCTNAME5                          (0x415cU)
#define HDMI_DWC_TX_FC_SPDPRODUCTNAME6                          (0x4160U)
#define HDMI_DWC_TX_FC_SPDPRODUCTNAME7                          (0x4164U)
#define HDMI_DWC_TX_FC_SPDPRODUCTNAME8                          (0x4168U)
#define HDMI_DWC_TX_FC_SPDPRODUCTNAME9                          (0x416cU)
#define HDMI_DWC_TX_FC_SPDPRODUCTNAME10                         (0x4170U)
#define HDMI_DWC_TX_FC_SPDPRODUCTNAME11                         (0x4174U)
#define HDMI_DWC_TX_FC_SPDPRODUCTNAME12                         (0x4178U)
#define HDMI_DWC_TX_FC_SPDPRODUCTNAME13                         (0x417cU)
#define HDMI_DWC_TX_FC_SPDPRODUCTNAME14                         (0x4180U)
#define HDMI_DWC_TX_FC_SPDPRODUCTNAME15                         (0x4184U)
#define HDMI_DWC_TX_FC_SPDDEVICEINF                             (0x4188U)
#define HDMI_DWC_TX_FC_AUDSCONF                                 (0x418cU)
#define HDMI_DWC_TX_FC_AUDSSTAT                                 (0x4190U)
#define HDMI_DWC_TX_FC_AUDSV                                    (0x4194U)
#define HDMI_DWC_TX_FC_AUDSU                                    (0x4198U)
#define HDMI_DWC_TX_FC_AUDSCHNLS0                               (0x419cU)
#define HDMI_DWC_TX_FC_AUDSCHNLS1                               (0x41a0U)
#define HDMI_DWC_TX_FC_AUDSCHNLS2                               (0x41a4U)
#define HDMI_DWC_TX_FC_AUDSCHNLS3                               (0x41a8U)
#define HDMI_DWC_TX_FC_AUDSCHNLS4                               (0x41acU)
#define HDMI_DWC_TX_FC_AUDSCHNLS5                               (0x41b0U)
#define HDMI_DWC_TX_FC_AUDSCHNLS6                               (0x41b4U)
#define HDMI_DWC_TX_FC_AUDSCHNLS7                               (0x41b8U)
#define HDMI_DWC_TX_FC_AUDSCHNLS8                               (0x41bcU)
#define HDMI_DWC_TX_FC_CTRLQHIGH                                (0x41ccU)
#define HDMI_DWC_TX_FC_CTRLQLOW                                 (0x41d0U)
#define HDMI_DWC_TX_FC_ACP0                                     (0x41d4U)
#define HDMI_DWC_TX_FC_ACP16                                    (0x4208U)
#define HDMI_DWC_TX_FC_ACP15                                    (0x420cU)
#define HDMI_DWC_TX_FC_ACP14                                    (0x4210U)
#define HDMI_DWC_TX_FC_ACP13                                    (0x4214U)
#define HDMI_DWC_TX_FC_ACP12                                    (0x4218U)
#define HDMI_DWC_TX_FC_ACP11                                    (0x421cU)
#define HDMI_DWC_TX_FC_ACP10                                    (0x4220U)
#define HDMI_DWC_TX_FC_ACP9                                     (0x4224U)
#define HDMI_DWC_TX_FC_ACP8                                     (0x4228U)
#define HDMI_DWC_TX_FC_ACP7                                     (0x422cU)
#define HDMI_DWC_TX_FC_ACP6                                     (0x4230U)
#define HDMI_DWC_TX_FC_ACP5                                     (0x4234U)
#define HDMI_DWC_TX_FC_ACP4                                     (0x4238U)
#define HDMI_DWC_TX_FC_ACP3                                     (0x423cU)
#define HDMI_DWC_TX_FC_ACP2                                     (0x4240U)
#define HDMI_DWC_TX_FC_ACP1                                     (0x4244U)
#define HDMI_DWC_TX_FC_ISCR1_0                                  (0x4248U)
#define HDMI_DWC_TX_FC_ISCR1_16                                 (0x424cU)
#define HDMI_DWC_TX_FC_ISCR1_15                                 (0x4250U)
#define HDMI_DWC_TX_FC_ISCR1_14                                 (0x4254U)
#define HDMI_DWC_TX_FC_ISCR1_13                                 (0x4258U)
#define HDMI_DWC_TX_FC_ISCR1_12                                 (0x425cU)
#define HDMI_DWC_TX_FC_ISCR1_11                                 (0x4260U)
#define HDMI_DWC_TX_FC_ISCR1_10                                 (0x4264U)
#define HDMI_DWC_TX_FC_ISCR1_9                                  (0x4268U)
#define HDMI_DWC_TX_FC_ISCR1_8                                  (0x426cU)
#define HDMI_DWC_TX_FC_ISCR1_7                                  (0x4270U)
#define HDMI_DWC_TX_FC_ISCR1_6                                  (0x4274U)
#define HDMI_DWC_TX_FC_ISCR1_5                                  (0x4278U)
#define HDMI_DWC_TX_FC_ISCR1_4                                  (0x427cU)
#define HDMI_DWC_TX_FC_ISCR1_3                                  (0x4280U)
#define HDMI_DWC_TX_FC_ISCR1_2                                  (0x4284U)
#define HDMI_DWC_TX_FC_ISCR1_1                                  (0x4288U)
#define HDMI_DWC_TX_FC_ISCR2_15                                 (0x428cU)
#define HDMI_DWC_TX_FC_ISCR2_14                                 (0x4290U)
#define HDMI_DWC_TX_FC_ISCR2_13                                 (0x4294U)
#define HDMI_DWC_TX_FC_ISCR2_12                                 (0x4298U)
#define HDMI_DWC_TX_FC_ISCR2_11                                 (0x429cU)
#define HDMI_DWC_TX_FC_ISCR2_10                                 (0x42a0U)
#define HDMI_DWC_TX_FC_ISCR2_9                                  (0x42a4U)
#define HDMI_DWC_TX_FC_ISCR2_8                                  (0x42a8U)
#define HDMI_DWC_TX_FC_ISCR2_7                                  (0x42acU)
#define HDMI_DWC_TX_FC_ISCR2_6                                  (0x42b0U)
#define HDMI_DWC_TX_FC_ISCR2_5                                  (0x42b4U)
#define HDMI_DWC_TX_FC_ISCR2_4                                  (0x42b8U)
#define HDMI_DWC_TX_FC_ISCR2_3                                  (0x42bcU)
#define HDMI_DWC_TX_FC_ISCR2_2                                  (0x42c0U)
#define HDMI_DWC_TX_FC_ISCR2_1                                  (0x42c4U)
#define HDMI_DWC_TX_FC_ISCR2_0                                  (0x42c8U)
#define HDMI_DWC_TX_FC_DATAUTO0                                 (0x42ccU)
#define HDMI_DWC_TX_FC_DATAUTO1                                 (0x42d0U)
#define HDMI_DWC_TX_FC_DATAUTO2                                 (0x42d4U)
#define HDMI_DWC_TX_FC_DATMAN                                   (0x42d8U)
#define HDMI_DWC_TX_FC_DATAUTO3                                 (0x42dcU)
#define HDMI_DWC_TX_FC_RDRB0                                    (0x42e0U)
#define HDMI_DWC_TX_FC_RDRB1                                    (0x42e4U)
#define HDMI_DWC_TX_FC_RDRB2                                    (0x42e8U)
#define HDMI_DWC_TX_FC_RDRB3                                    (0x42ecU)
#define HDMI_DWC_TX_FC_RDRB4                                    (0x42f0U)
#define HDMI_DWC_TX_FC_RDRB5                                    (0x42f4U)
#define HDMI_DWC_TX_FC_RDRB6                                    (0x42f8U)
#define HDMI_DWC_TX_FC_RDRB7                                    (0x42fcU)
#define HDMI_DWC_TX_FC_MASK0                                    (0x4348U)
#define HDMI_DWC_TX_FC_MASK1                                    (0x4358U)
#define HDMI_DWC_TX_FC_MASK2                                    (0x4368U)
#define HDMI_DWC_TX_FC_PRCONF                                   (0x4380U)
#define HDMI_DWC_TX_FC_GMD_STAT                                 (0x4400U)
#define HDMI_DWC_TX_FC_GMD_EN                                   (0x4404U)
#define HDMI_DWC_TX_FC_GMD_UP                                   (0x4408U)
#define HDMI_DWC_TX_FC_GMD_CONF                                 (0x440cU)
#define HDMI_DWC_TX_FC_GMD_HB                                   (0x4410U)
#define HDMI_DWC_TX_FC_GMD_PB0                                  (0x4414U)
#define HDMI_DWC_TX_FC_GMD_PB1                                  (0x4418U)
#define HDMI_DWC_TX_FC_GMD_PB2                                  (0x441cU)
#define HDMI_DWC_TX_FC_GMD_PB3                                  (0x4420U)
#define HDMI_DWC_TX_FC_GMD_PB4                                  (0x4424U)
#define HDMI_DWC_TX_FC_GMD_PB5                                  (0x4428U)
#define HDMI_DWC_TX_FC_GMD_PB6                                  (0x442cU)
#define HDMI_DWC_TX_FC_GMD_PB7                                  (0x4430U)
#define HDMI_DWC_TX_FC_GMD_PB8                                  (0x4434U)
#define HDMI_DWC_TX_FC_GMD_PB9                                  (0x4438U)
#define HDMI_DWC_TX_FC_GMD_PB10                                 (0x443cU)
#define HDMI_DWC_TX_FC_GMD_PB11                                 (0x4440U)
#define HDMI_DWC_TX_FC_GMD_PB12                                 (0x4444U)
#define HDMI_DWC_TX_FC_GMD_PB13                                 (0x4448U)
#define HDMI_DWC_TX_FC_GMD_PB14                                 (0x444cU)
#define HDMI_DWC_TX_FC_GMD_PB15                                 (0x4450U)
#define HDMI_DWC_TX_FC_GMD_PB16                                 (0x4454U)
#define HDMI_DWC_TX_FC_GMD_PB17                                 (0x4458U)
#define HDMI_DWC_TX_FC_GMD_PB18                                 (0x445cU)
#define HDMI_DWC_TX_FC_GMD_PB19                                 (0x4460U)
#define HDMI_DWC_TX_FC_GMD_PB20                                 (0x4464U)
#define HDMI_DWC_TX_FC_GMD_PB21                                 (0x4468U)
#define HDMI_DWC_TX_FC_GMD_PB22                                 (0x446cU)
#define HDMI_DWC_TX_FC_GMD_PB23                                 (0x4470U)
#define HDMI_DWC_TX_FC_GMD_PB24                                 (0x4474U)
#define HDMI_DWC_TX_FC_GMD_PB25                                 (0x4478U)
#define HDMI_DWC_TX_FC_GMD_PB26                                 (0x447cU)
#define HDMI_DWC_TX_FC_GMD_PB27                                 (0x4480U)
#define HDMI_DWC_TX_FC_DBGFORCE                                 (0x4800U)
#define HDMI_DWC_TX_FC_DBGAUD0CH0                               (0x4804U)
#define HDMI_DWC_TX_FC_DBGAUD1CH0                               (0x4808U)
#define HDMI_DWC_TX_FC_DBGAUD2CH0                               (0x480cU)
#define HDMI_DWC_TX_FC_DBGAUD0CH1                               (0x4810U)
#define HDMI_DWC_TX_FC_DBGAUD1CH1                               (0x4814U)
#define HDMI_DWC_TX_FC_DBGAUD2CH1                               (0x4818U)
#define HDMI_DWC_TX_FC_DBGAUD0CH2                               (0x481cU)
#define HDMI_DWC_TX_FC_DBGAUD1CH2                               (0x4820U)
#define HDMI_DWC_TX_FC_DBGAUD2CH2                               (0x4824U)
#define HDMI_DWC_TX_FC_DBGAUD0CH3                               (0x4828U)
#define HDMI_DWC_TX_FC_DBGAUD1CH3                               (0x482cU)
#define HDMI_DWC_TX_FC_DBGAUD2CH3                               (0x4830U)
#define HDMI_DWC_TX_FC_DBGAUD0CH4                               (0x4834U)
#define HDMI_DWC_TX_FC_DBGAUD1CH4                               (0x4838U)
#define HDMI_DWC_TX_FC_DBGAUD2CH4                               (0x483cU)
#define HDMI_DWC_TX_FC_DBGAUD0CH5                               (0x4840U)
#define HDMI_DWC_TX_FC_DBGAUD1CH5                               (0x4844U)
#define HDMI_DWC_TX_FC_DBGAUD2CH5                               (0x4848U)
#define HDMI_DWC_TX_FC_DBGAUD0CH6                               (0x484cU)
#define HDMI_DWC_TX_FC_DBGAUD1CH6                               (0x4850U)
#define HDMI_DWC_TX_FC_DBGAUD2CH6                               (0x4854U)
#define HDMI_DWC_TX_FC_DBGAUD0CH7                               (0x4858U)
#define HDMI_DWC_TX_FC_DBGAUD1CH7                               (0x485cU)
#define HDMI_DWC_TX_FC_DBGAUD2CH7                               (0x4860U)
#define HDMI_DWC_TX_FC_DBGTMDS0                                 (0x4864U)
#define HDMI_DWC_TX_FC_DBGTMDS1                                 (0x4868U)
#define HDMI_DWC_TX_FC_DBGTMDS2                                 (0x486cU)
#define HDMI_DWC_TX_PHY_CONF0                                   (0xc000U)
#define HDMI_DWC_TX_PHY_TST0                                    (0xc004U)
#define HDMI_DWC_TX_PHY_TST1                                    (0xc008U)
#define HDMI_DWC_TX_PHY_TST2                                    (0xc00cU)
#define HDMI_DWC_TX_PHY_STAT0                                   (0xc010U)
#define HDMI_DWC_TX_PHY_INT0                                    (0xc014U)
#define HDMI_DWC_TX_PHY_MASK0                                   (0xc018U)
#define HDMI_DWC_TX_PHY_POL0                                    (0xc01cU)
#define HDMI_DWC_TX_AUD_CONF0                                   (0xc400U)
#define HDMI_DWC_TX_AUD_CONF1                                   (0xc404U)
#define HDMI_DWC_TX_AUD_INT                                     (0xc408U)
#define HDMI_DWC_TX_AUD_CONF2                                   (0xc40cU)
#define HDMI_DWC_TX_AUD_N1                                      (0xc800U)
#define HDMI_DWC_TX_AUD_N2                                      (0xc804U)
#define HDMI_DWC_TX_AUD_N3                                      (0xc808U)
#define HDMI_DWC_TX_AUD_CTS1                                    (0xc80cU)
#define HDMI_DWC_TX_AUD_CTS2                                    (0xc810U)
#define HDMI_DWC_TX_AUD_CTS3                                    (0xc814U)
#define HDMI_DWC_TX_AUD_INPUTCLKFS                              (0xc818U)
#define HDMI_DWC_TX_GP_CONF0                                    (0xd400U)
#define HDMI_DWC_TX_GP_CONF1                                    (0xd404U)
#define HDMI_DWC_TX_GP_CONF2                                    (0xd408U)
#define HDMI_DWC_TX_GP_MASK                                     (0xd418U)
#define HDMI_DWC_TX_MC_CLKDIS                                   (0x10004U)
#define HDMI_DWC_TX_MC_SWRSTZREQ                                (0x10008U)
#define HDMI_DWC_TX_MC_FLOWCTRL                                 (0x10010U)
#define HDMI_DWC_TX_MC_PHYRSTZ                                  (0x10014U)
#define HDMI_DWC_TX_MC_LOCKONCLOCK                              (0x10018U)
#define HDMI_DWC_TX_CSC_CFG                                     (0x10400U)
#define HDMI_DWC_TX_CSC_SCALE                                   (0x10404U)
#define HDMI_DWC_TX_CSC_COEF_A1_MSB                             (0x10408U)
#define HDMI_DWC_TX_CSC_COEF_A1_LSB                             (0x1040cU)
#define HDMI_DWC_TX_CSC_COEF_A2_MSB                             (0x10410U)
#define HDMI_DWC_TX_CSC_COEF_A2_LSB                             (0x10414U)
#define HDMI_DWC_TX_CSC_COEF_A3_MSB                             (0x10418U)
#define HDMI_DWC_TX_CSC_COEF_A3_LSB                             (0x1041cU)
#define HDMI_DWC_TX_CSC_COEF_A4_MSB                             (0x10420U)
#define HDMI_DWC_TX_CSC_COEF_A4_LSB                             (0x10424U)
#define HDMI_DWC_TX_CSC_COEF_B1_MSB                             (0x10428U)
#define HDMI_DWC_TX_CSC_COEF_B1_LSB                             (0x1042cU)
#define HDMI_DWC_TX_CSC_COEF_B2_MSB                             (0x10430U)
#define HDMI_DWC_TX_CSC_COEF_B2_LSB                             (0x10434U)
#define HDMI_DWC_TX_CSC_COEF_B3_MSB                             (0x10438U)
#define HDMI_DWC_TX_CSC_COEF_B3_LSB                             (0x1043cU)
#define HDMI_DWC_TX_CSC_COEF_B4_MSB                             (0x10440U)
#define HDMI_DWC_TX_CSC_COEF_B4_LSB                             (0x10444U)
#define HDMI_DWC_TX_CSC_COEF_C1_MSB                             (0x10448U)
#define HDMI_DWC_TX_CSC_COEF_C1_LSB                             (0x1044cU)
#define HDMI_DWC_TX_CSC_COEF_C2_MSB                             (0x10450U)
#define HDMI_DWC_TX_CSC_COEF_C2_LSB                             (0x10454U)
#define HDMI_DWC_TX_CSC_COEF_C3_MSB                             (0x10458U)
#define HDMI_DWC_TX_CSC_COEF_C3_LSB                             (0x1045cU)
#define HDMI_DWC_TX_CSC_COEFC4_MSB                              (0x10460U)
#define HDMI_DWC_TX_CSC_COEFC4_LSB                              (0x10464U)
#define HDMI_DWC_TX_CEC_CTRL                                    (0x153c8U)
#define HDMI_DWC_TX_CEC_MASK                                    (0x153d0U)
#define HDMI_DWC_TX_CEC_ADDR_L                                  (0x153dcU)
#define HDMI_DWC_TX_CEC_ADDR_H                                  (0x153e0U)
#define HDMI_DWC_TX_CEC_TX_CNT                                  (0x153e4U)
#define HDMI_DWC_TX_CEC_RX_CNT                                  (0x153e8U)
#define HDMI_DWC_TX_CEC_TX_DATA0                                (0x15408U)
#define HDMI_DWC_TX_CEC_TX_DATA1                                (0x1540cU)
#define HDMI_DWC_TX_CEC_TX_DATA2                                (0x15410U)
#define HDMI_DWC_TX_CEC_TX_DATA3                                (0x15414U)
#define HDMI_DWC_TX_CEC_TX_DATA4                                (0x15418U)
#define HDMI_DWC_TX_CEC_TX_DATA5                                (0x1541cU)
#define HDMI_DWC_TX_CEC_TX_DATA6                                (0x15420U)
#define HDMI_DWC_TX_CEC_TX_DATA7                                (0x15424U)
#define HDMI_DWC_TX_CEC_TX_DATA8                                (0x15428U)
#define HDMI_DWC_TX_CEC_TX_DATA9                                (0x1542cU)
#define HDMI_DWC_TX_CEC_TX_DATA10                               (0x15430U)
#define HDMI_DWC_TX_CEC_TX_DATA11                               (0x15434U)
#define HDMI_DWC_TX_CEC_TX_DATA12                               (0x15438U)
#define HDMI_DWC_TX_CEC_TX_DATA13                               (0x1543cU)
#define HDMI_DWC_TX_CEC_TX_DATA14                               (0x15440U)
#define HDMI_DWC_TX_CEC_TX_DATA15                               (0x15444U)
#define HDMI_DWC_TX_CEC_RX_DATA0                                (0x15448U)
#define HDMI_DWC_TX_CEC_RX_DATA1                                (0x1544cU)
#define HDMI_DWC_TX_CEC_RX_DATA2                                (0x15450U)
#define HDMI_DWC_TX_CEC_RX_DATA3                                (0x15454U)
#define HDMI_DWC_TX_CEC_RX_DATA4                                (0x15458U)
#define HDMI_DWC_TX_CEC_RX_DATA5                                (0x1545cU)
#define HDMI_DWC_TX_CEC_RX_DATA6                                (0x15460U)
#define HDMI_DWC_TX_CEC_RX_DATA7                                (0x15464U)
#define HDMI_DWC_TX_CEC_RX_DATA8                                (0x15468U)
#define HDMI_DWC_TX_CEC_RX_DATA9                                (0x1546cU)
#define HDMI_DWC_TX_CEC_RX_DATA10                               (0x15470U)
#define HDMI_DWC_TX_CEC_RX_DATA11                               (0x15474U)
#define HDMI_DWC_TX_CEC_RX_DATA12                               (0x15478U)
#define HDMI_DWC_TX_CEC_RX_DATA13                               (0x1547cU)
#define HDMI_DWC_TX_CEC_RX_DATA14                               (0x15480U)
#define HDMI_DWC_TX_CEC_RX_DATA15                               (0x15484U)
#define HDMI_DWC_TX_CEC_LOCK                                    (0x15488U)
#define HDMI_DWC_TX_CEC_WKUPCTRL                                (0x1548cU)
#define HDMI_DWC_TX_I2CM_SLAVE                                  (0x157c8U)
#define HDMI_DWC_TX_I2CM_ADDRESS                                (0x157ccU)
#define HDMI_DWC_TX_I2CM_DATAO                                  (0x157d0U)
#define HDMI_DWC_TX_I2CM_DATAI                                  (0x157d4U)
#define HDMI_DWC_TX_I2CM_OPERATION                              (0x157d8U)
#define HDMI_DWC_TX_I2CM_INT                                    (0x157dcU)
#define HDMI_DWC_TX_I2CM_CTLINT                                 (0x157e0U)
#define HDMI_DWC_TX_I2CM_DIV                                    (0x157e4U)
#define HDMI_DWC_TX_I2CM_SEGADDR                                (0x157e8U)
#define HDMI_DWC_TX_I2CM_SOFTRSTZ                               (0x157ecU)
#define HDMI_DWC_TX_I2CM_SEGPTR                                 (0x157f0U)
#define HDMI_DWC_TX_I2CM_SS_SCL_HCNT_1_ADDR                     (0x157f4U)
#define HDMI_DWC_TX_I2CM_SS_SCL_HCNT_0_ADDR                     (0x157f8U)
#define HDMI_DWC_TX_I2CM_SS_SCL_LCNT_1_ADDR                     (0x157fcU)
#define HDMI_DWC_TX_I2CM_SS_SCL_LCNT_0_ADDR                     (0x15800U)
#define HDMI_DWC_TX_I2CM_FS_SCL_HCNT_1_ADDR                     (0x15804U)
#define HDMI_DWC_TX_I2CM_FS_SCL_HCNT_0_ADDR                     (0x15808U)
#define HDMI_DWC_TX_I2CM_FS_SCL_LCNT_1_ADDR                     (0x1580cU)
#define HDMI_DWC_TX_I2CM_FS_SCL_LCNT_0_ADDR                     (0x15810U)
#define HDMI_DWC_TX_I2CM_SDA_HOLD_ADDR                          (0x15814U)
#define HDMI_DWC_TX_A_HDCPCFG0                                  (0x18000U)
#define HDMI_DWC_TX_A_HDCPCFG1                                  (0x18004U)
#define HDMI_DWC_TX_A_HDCPOBS0                                  (0x18008U)
#define HDMI_DWC_TX_A_HDCPOBS1                                  (0x1800cU)
#define HDMI_DWC_TX_A_HDCPOBS2                                  (0x18010U)
#define HDMI_DWC_TX_A_HDCPOBS3                                  (0x18014U)
#define HDMI_DWC_TX_A_APIINTCLR                                 (0x18018U)
#define HDMI_DWC_TX_A_APIINTSTAT                                (0x1801cU)
#define HDMI_DWC_TX_A_APIINTMSK                                 (0x18020U)
#define HDMI_DWC_TX_A_VIDPOLCFG                                 (0x18024U)
#define HDMI_DWC_TX_A_OESSWCFG                                  (0x18028U)
#define HDMI_DWC_TX_A_COREVERLSB                                (0x18050U)
#define HDMI_DWC_TX_A_COREVERMSB                                (0x18054U)
#define HDMI_DWC_TX_A_KSVMEMCTRL                                (0x18058U)
#define HDMI_DWC_TX_HDCP_SRM0                                   (0x18080U)
#define HDMI_DWC_TX_HDCP_SRM1                                   (0x18084U)
#define HDMI_DWC_TX_HDCP_SRM2                                   (0x18088U)
#define HDMI_DWC_TX_HDCP_SRM3                                   (0x1808cU)
#define HDMI_DWC_TX_HDCP_SRM4                                   (0x18090U)
#define HDMI_DWC_TX_HDCP_SRM5                                   (0x18094U)
#define HDMI_DWC_TX_HDCP_SRM6                                   (0x18098U)
#define HDMI_DWC_TX_HDCP_SRM7                                   (0x1809cU)
#define HDMI_DWC_TX_HDCP_SRM8                                   (0x180a0U)
#define HDMI_DWC_TX_HDCP_SRM9                                   (0x180a4U)
#define HDMI_DWC_TX_HDCP_SRM10                                  (0x180a8U)
#define HDMI_DWC_TX_HDCP_SRM11                                  (0x180acU)
#define HDMI_DWC_TX_HDCP_SRM12                                  (0x180b0U)
#define HDMI_DWC_TX_HDCP_SRM13                                  (0x180b4U)
#define HDMI_DWC_TX_HDCP_SRM14                                  (0x180b8U)
#define HDMI_DWC_TX_HDCP_SRM15                                  (0x180bcU)
#define HDMI_DWC_TX_HDCP_SRM16                                  (0x180c0U)
#define HDMI_DWC_TX_HDCP_SRM17                                  (0x180c4U)
#define HDMI_DWC_TX_HDCP_SRM18                                  (0x180c8U)
#define HDMI_DWC_TX_HDCP_SRM19                                  (0x180ccU)
#define HDMI_DWC_TX_HDCP_SRM20                                  (0x180d0U)
#define HDMI_DWC_TX_HDCP_SRM21                                  (0x180d4U)
#define HDMI_DWC_TX_HDCP_SRM22                                  (0x180d8U)
#define HDMI_DWC_TX_HDCP_SRM23                                  (0x180dcU)
#define HDMI_DWC_TX_HDCP_SRM24                                  (0x180e0U)
#define HDMI_DWC_TX_HDCP_SRM25                                  (0x180e4U)
#define HDMI_DWC_TX_HDCP_SRM26                                  (0x180e8U)
#define HDMI_DWC_TX_HDCP_SRM27                                  (0x180ecU)
#define HDMI_DWC_TX_HDCP_SRM28                                  (0x180f0U)
#define HDMI_DWC_TX_HDCP_SRM29                                  (0x180f4U)
#define HDMI_DWC_TX_HDCP_SRM30                                  (0x180f8U)
#define HDMI_DWC_TX_HDCP_SRM31                                  (0x180fcU)
#define HDMI_DWC_TX_HDCP_SRM32                                  (0x18100U)
#define HDMI_DWC_TX_HDCP_SRM33                                  (0x18104U)
#define HDMI_DWC_TX_HDCP_SRM34                                  (0x18108U)
#define HDMI_DWC_TX_HDCP_SRM35                                  (0x1810cU)
#define HDMI_DWC_TX_HDCP_SRM36                                  (0x18110U)
#define HDMI_DWC_TX_HDCP_SRM37                                  (0x18114U)
#define HDMI_DWC_TX_HDCP_SRM38                                  (0x18118U)
#define HDMI_DWC_TX_HDCP_SRM39                                  (0x1811cU)
#define HDMI_DWC_TX_HDCP_SRM40                                  (0x18120U)
#define HDMI_DWC_TX_HDCP_SRM41                                  (0x18124U)
#define HDMI_DWC_TX_HDCP_SRM42                                  (0x18128U)
#define HDMI_DWC_TX_HDCP_SRM43                                  (0x1812cU)
#define HDMI_DWC_TX_HDCP_SRM44                                  (0x18130U)
#define HDMI_DWC_TX_HDCP_SRM45                                  (0x18134U)
#define HDMI_DWC_TX_HDCP_SRM46                                  (0x18138U)
#define HDMI_DWC_TX_HDCP_SRM47                                  (0x1813cU)
#define HDMI_DWC_TX_HDCP_SRM48                                  (0x18140U)
#define HDMI_DWC_TX_HDCP_SRM49                                  (0x18144U)
#define HDMI_DWC_TX_HDCP_SRM50                                  (0x18148U)
#define HDMI_DWC_TX_HDCP_SRM51                                  (0x1814cU)
#define HDMI_DWC_TX_HDCP_SRM52                                  (0x18150U)
#define HDMI_DWC_TX_HDCP_SRM53                                  (0x18154U)
#define HDMI_DWC_TX_HDCP_SRM54                                  (0x18158U)
#define HDMI_DWC_TX_HDCP_SRM55                                  (0x1815cU)
#define HDMI_DWC_TX_HDCP_SRM56                                  (0x18160U)
#define HDMI_DWC_TX_HDCP_SRM57                                  (0x18164U)
#define HDMI_DWC_TX_HDCP_SRM58                                  (0x18168U)
#define HDMI_DWC_TX_HDCP_SRM59                                  (0x1816cU)
#define HDMI_DWC_TX_HDCP_SRM60                                  (0x18170U)
#define HDMI_DWC_TX_HDCP_SRM61                                  (0x18174U)
#define HDMI_DWC_TX_HDCP_SRM62                                  (0x18178U)
#define HDMI_DWC_TX_HDCP_SRM63                                  (0x1817cU)
#define HDMI_DWC_TX_HDCP_SRM64                                  (0x18180U)
#define HDMI_DWC_TX_HDCP_SRM65                                  (0x18184U)
#define HDMI_DWC_TX_HDCP_SRM66                                  (0x18188U)
#define HDMI_DWC_TX_HDCP_SRM67                                  (0x1818cU)
#define HDMI_DWC_TX_HDCP_SRM68                                  (0x18190U)
#define HDMI_DWC_TX_HDCP_SRM69                                  (0x18194U)
#define HDMI_DWC_TX_HDCP_SRM70                                  (0x18198U)
#define HDMI_DWC_TX_HDCP_SRM71                                  (0x1819cU)
#define HDMI_DWC_TX_HDCP_SRM72                                  (0x181a0U)
#define HDMI_DWC_TX_HDCP_SRM73                                  (0x181a4U)
#define HDMI_DWC_TX_HDCP_SRM74                                  (0x181a8U)
#define HDMI_DWC_TX_HDCP_SRM75                                  (0x181acU)
#define HDMI_DWC_TX_HDCP_SRM76                                  (0x181b0U)
#define HDMI_DWC_TX_HDCP_SRM77                                  (0x181b4U)
#define HDMI_DWC_TX_HDCP_SRM78                                  (0x181b8U)
#define HDMI_DWC_TX_HDCP_SRM79                                  (0x181bcU)
#define HDMI_DWC_TX_HDCP_SRM80                                  (0x181c0U)
#define HDMI_DWC_TX_HDCP_SRM81                                  (0x181c4U)
#define HDMI_DWC_TX_HDCP_SRM82                                  (0x181c8U)
#define HDMI_DWC_TX_HDCP_SRM83                                  (0x181ccU)
#define HDMI_DWC_TX_HDCP_SRM84                                  (0x181d0U)
#define HDMI_DWC_TX_HDCP_SRM85                                  (0x181d4U)
#define HDMI_DWC_TX_HDCP_SRM86                                  (0x181d8U)
#define HDMI_DWC_TX_HDCP_SRM87                                  (0x181dcU)
#define HDMI_DWC_TX_HDCP_SRM88                                  (0x181e0U)
#define HDMI_DWC_TX_HDCP_SRM89                                  (0x181e4U)
#define HDMI_DWC_TX_HDCP_SRM90                                  (0x181e8U)
#define HDMI_DWC_TX_HDCP_SRM91                                  (0x181ecU)
#define HDMI_DWC_TX_HDCP_SRM92                                  (0x181f0U)
#define HDMI_DWC_TX_HDCP_SRM93                                  (0x181f4U)
#define HDMI_DWC_TX_HDCP_SRM94                                  (0x181f8U)
#define HDMI_DWC_TX_HDCP_SRM95                                  (0x181fcU)
#define HDMI_DWC_TX_HDCP_SRM96                                  (0x18200U)
#define HDMI_DWC_TX_HDCP_SRM97                                  (0x18204U)
#define HDMI_DWC_TX_HDCP_SRM98                                  (0x18208U)
#define HDMI_DWC_TX_HDCP_SRM99                                  (0x1820cU)
#define HDMI_DWC_TX_HDCP_SRM100                                 (0x18210U)
#define HDMI_DWC_TX_HDCP_SRM101                                 (0x18214U)
#define HDMI_DWC_TX_HDCP_SRM102                                 (0x18218U)
#define HDMI_DWC_TX_HDCP_SRM103                                 (0x1821cU)
#define HDMI_DWC_TX_HDCP_SRM104                                 (0x18220U)
#define HDMI_DWC_TX_HDCP_SRM105                                 (0x18224U)
#define HDMI_DWC_TX_HDCP_SRM106                                 (0x18228U)
#define HDMI_DWC_TX_HDCP_SRM107                                 (0x1822cU)
#define HDMI_DWC_TX_HDCP_SRM108                                 (0x18230U)
#define HDMI_DWC_TX_HDCP_SRM109                                 (0x18234U)
#define HDMI_DWC_TX_HDCP_SRM110                                 (0x18238U)
#define HDMI_DWC_TX_HDCP_SRM111                                 (0x1823cU)
#define HDMI_DWC_TX_HDCP_SRM112                                 (0x18240U)
#define HDMI_DWC_TX_HDCP_SRM113                                 (0x18244U)
#define HDMI_DWC_TX_HDCP_SRM114                                 (0x18248U)
#define HDMI_DWC_TX_HDCP_SRM115                                 (0x1824cU)
#define HDMI_DWC_TX_HDCP_SRM116                                 (0x18250U)
#define HDMI_DWC_TX_HDCP_SRM117                                 (0x18254U)
#define HDMI_DWC_TX_HDCP_SRM118                                 (0x18258U)
#define HDMI_DWC_TX_HDCP_SRM119                                 (0x1825cU)
#define HDMI_DWC_TX_HDCP_SRM120                                 (0x18260U)
#define HDMI_DWC_TX_HDCP_SRM121                                 (0x18264U)
#define HDMI_DWC_TX_HDCP_SRM122                                 (0x18268U)
#define HDMI_DWC_TX_HDCP_SRM123                                 (0x1826cU)
#define HDMI_DWC_TX_HDCP_SRM124                                 (0x18270U)
#define HDMI_DWC_TX_HDCP_SRM125                                 (0x18274U)
#define HDMI_DWC_TX_HDCP_SRM126                                 (0x18278U)
#define HDMI_DWC_TX_HDCP_SRM127                                 (0x1827cU)
#define HDMI_DWC_TX_HDCP_SRM128                                 (0x18280U)
#define HDMI_DWC_TX_HDCP_SRM129                                 (0x18284U)
#define HDMI_DWC_TX_HDCP_SRM130                                 (0x18288U)
#define HDMI_DWC_TX_HDCP_SRM131                                 (0x1828cU)
#define HDMI_DWC_TX_HDCP_SRM132                                 (0x18290U)
#define HDMI_DWC_TX_HDCP_SRM133                                 (0x18294U)
#define HDMI_DWC_TX_HDCP_SRM134                                 (0x18298U)
#define HDMI_DWC_TX_HDCP_SRM135                                 (0x1829cU)
#define HDMI_DWC_TX_HDCP_SRM136                                 (0x182a0U)
#define HDMI_DWC_TX_HDCP_SRM137                                 (0x182a4U)
#define HDMI_DWC_TX_HDCP_SRM138                                 (0x182a8U)
#define HDMI_DWC_TX_HDCP_SRM139                                 (0x182acU)
#define HDMI_DWC_TX_HDCP_SRM140                                 (0x182b0U)
#define HDMI_DWC_TX_HDCP_SRM141                                 (0x182b4U)
#define HDMI_DWC_TX_HDCP_SRM142                                 (0x182b8U)
#define HDMI_DWC_TX_HDCP_SRM143                                 (0x182bcU)
#define HDMI_DWC_TX_HDCP_SRM144                                 (0x182c0U)
#define HDMI_DWC_TX_HDCP_SRM145                                 (0x182c4U)
#define HDMI_DWC_TX_HDCP_SRM146                                 (0x182c8U)
#define HDMI_DWC_TX_HDCP_SRM147                                 (0x182ccU)
#define HDMI_DWC_TX_HDCP_SRM148                                 (0x182d0U)
#define HDMI_DWC_TX_HDCP_SRM149                                 (0x182d4U)
#define HDMI_DWC_TX_HDCP_SRM150                                 (0x182d8U)
#define HDMI_DWC_TX_HDCP_SRM151                                 (0x182dcU)
#define HDMI_DWC_TX_HDCP_SRM152                                 (0x182e0U)
#define HDMI_DWC_TX_HDCP_SRM153                                 (0x182e4U)
#define HDMI_DWC_TX_HDCP_SRM154                                 (0x182e8U)
#define HDMI_DWC_TX_HDCP_SRM155                                 (0x182ecU)
#define HDMI_DWC_TX_HDCP_SRM156                                 (0x182f0U)
#define HDMI_DWC_TX_HDCP_SRM157                                 (0x182f4U)
#define HDMI_DWC_TX_HDCP_SRM158                                 (0x182f8U)
#define HDMI_DWC_TX_HDCP_SRM159                                 (0x182fcU)
#define HDMI_DWC_TX_HDCP_SRM160                                 (0x18300U)
#define HDMI_DWC_TX_HDCP_SRM161                                 (0x18304U)
#define HDMI_DWC_TX_HDCP_SRM162                                 (0x18308U)
#define HDMI_DWC_TX_HDCP_SRM163                                 (0x1830cU)
#define HDMI_DWC_TX_HDCP_SRM164                                 (0x18310U)
#define HDMI_DWC_TX_HDCP_SRM165                                 (0x18314U)
#define HDMI_DWC_TX_HDCP_SRM166                                 (0x18318U)
#define HDMI_DWC_TX_HDCP_SRM167                                 (0x1831cU)
#define HDMI_DWC_TX_HDCP_SRM168                                 (0x18320U)
#define HDMI_DWC_TX_HDCP_SRM169                                 (0x18324U)
#define HDMI_DWC_TX_HDCP_SRM170                                 (0x18328U)
#define HDMI_DWC_TX_HDCP_SRM171                                 (0x1832cU)
#define HDMI_DWC_TX_HDCP_SRM172                                 (0x18330U)
#define HDMI_DWC_TX_HDCP_SRM173                                 (0x18334U)
#define HDMI_DWC_TX_HDCP_SRM174                                 (0x18338U)
#define HDMI_DWC_TX_HDCP_SRM175                                 (0x1833cU)
#define HDMI_DWC_TX_HDCP_SRM176                                 (0x18340U)
#define HDMI_DWC_TX_HDCP_SRM177                                 (0x18344U)
#define HDMI_DWC_TX_HDCP_SRM178                                 (0x18348U)
#define HDMI_DWC_TX_HDCP_SRM179                                 (0x1834cU)
#define HDMI_DWC_TX_HDCP_SRM180                                 (0x18350U)
#define HDMI_DWC_TX_HDCP_SRM181                                 (0x18354U)
#define HDMI_DWC_TX_HDCP_SRM182                                 (0x18358U)
#define HDMI_DWC_TX_HDCP_SRM183                                 (0x1835cU)
#define HDMI_DWC_TX_HDCP_SRM184                                 (0x18360U)
#define HDMI_DWC_TX_HDCP_SRM185                                 (0x18364U)
#define HDMI_DWC_TX_HDCP_SRM186                                 (0x18368U)
#define HDMI_DWC_TX_HDCP_SRM187                                 (0x1836cU)
#define HDMI_DWC_TX_HDCP_SRM188                                 (0x18370U)
#define HDMI_DWC_TX_HDCP_SRM189                                 (0x18374U)
#define HDMI_DWC_TX_HDCP_SRM190                                 (0x18378U)
#define HDMI_DWC_TX_HDCP_SRM191                                 (0x1837cU)
#define HDMI_DWC_TX_HDCP_SRM192                                 (0x18380U)
#define HDMI_DWC_TX_HDCP_SRM193                                 (0x18384U)
#define HDMI_DWC_TX_HDCP_SRM194                                 (0x18388U)
#define HDMI_DWC_TX_HDCP_SRM195                                 (0x1838cU)
#define HDMI_DWC_TX_HDCP_SRM196                                 (0x18390U)
#define HDMI_DWC_TX_HDCP_SRM197                                 (0x18394U)
#define HDMI_DWC_TX_HDCP_SRM198                                 (0x18398U)
#define HDMI_DWC_TX_HDCP_SRM199                                 (0x1839cU)
#define HDMI_DWC_TX_HDCP_SRM200                                 (0x183a0U)
#define HDMI_DWC_TX_HDCP_SRM201                                 (0x183a4U)
#define HDMI_DWC_TX_HDCP_SRM202                                 (0x183a8U)
#define HDMI_DWC_TX_HDCP_SRM203                                 (0x183acU)
#define HDMI_DWC_TX_HDCP_SRM204                                 (0x183b0U)
#define HDMI_DWC_TX_HDCP_SRM205                                 (0x183b4U)
#define HDMI_DWC_TX_HDCP_SRM206                                 (0x183b8U)
#define HDMI_DWC_TX_HDCP_SRM207                                 (0x183bcU)
#define HDMI_DWC_TX_HDCP_SRM208                                 (0x183c0U)
#define HDMI_DWC_TX_HDCP_SRM209                                 (0x183c4U)
#define HDMI_DWC_TX_HDCP_SRM210                                 (0x183c8U)
#define HDMI_DWC_TX_HDCP_SRM211                                 (0x183ccU)
#define HDMI_DWC_TX_HDCP_SRM212                                 (0x183d0U)
#define HDMI_DWC_TX_HDCP_SRM213                                 (0x183d4U)
#define HDMI_DWC_TX_HDCP_SRM214                                 (0x183d8U)
#define HDMI_DWC_TX_HDCP_SRM215                                 (0x183dcU)
#define HDMI_DWC_TX_HDCP_SRM216                                 (0x183e0U)
#define HDMI_DWC_TX_HDCP_SRM217                                 (0x183e4U)
#define HDMI_DWC_TX_HDCP_SRM218                                 (0x183e8U)
#define HDMI_DWC_TX_HDCP_SRM219                                 (0x183ecU)
#define HDMI_DWC_TX_HDCP_SRM220                                 (0x183f0U)
#define HDMI_DWC_TX_HDCP_SRM221                                 (0x183f4U)
#define HDMI_DWC_TX_HDCP_SRM222                                 (0x183f8U)
#define HDMI_DWC_TX_HDCP_SRM223                                 (0x183fcU)
#define HDMI_DWC_TX_HDCP_SRM224                                 (0x18400U)
#define HDMI_DWC_TX_HDCP_SRM225                                 (0x18404U)
#define HDMI_DWC_TX_HDCP_SRM226                                 (0x18408U)
#define HDMI_DWC_TX_HDCP_SRM227                                 (0x1840cU)
#define HDMI_DWC_TX_HDCP_SRM228                                 (0x18410U)
#define HDMI_DWC_TX_HDCP_SRM229                                 (0x18414U)
#define HDMI_DWC_TX_HDCP_SRM230                                 (0x18418U)
#define HDMI_DWC_TX_HDCP_SRM231                                 (0x1841cU)
#define HDMI_DWC_TX_HDCP_SRM232                                 (0x18420U)
#define HDMI_DWC_TX_HDCP_SRM233                                 (0x18424U)
#define HDMI_DWC_TX_HDCP_SRM234                                 (0x18428U)
#define HDMI_DWC_TX_HDCP_SRM235                                 (0x1842cU)
#define HDMI_DWC_TX_HDCP_SRM236                                 (0x18430U)
#define HDMI_DWC_TX_HDCP_SRM237                                 (0x18434U)
#define HDMI_DWC_TX_HDCP_SRM238                                 (0x18438U)
#define HDMI_DWC_TX_HDCP_SRM239                                 (0x1843cU)
#define HDMI_DWC_TX_HDCP_SRM240                                 (0x18440U)
#define HDMI_DWC_TX_HDCP_SRM241                                 (0x18444U)
#define HDMI_DWC_TX_HDCP_SRM242                                 (0x18448U)
#define HDMI_DWC_TX_HDCP_SRM243                                 (0x1844cU)
#define HDMI_DWC_TX_HDCP_SRM244                                 (0x18450U)
#define HDMI_DWC_TX_HDCP_SRM245                                 (0x18454U)
#define HDMI_DWC_TX_HDCP_SRM246                                 (0x18458U)
#define HDMI_DWC_TX_HDCP_SRM247                                 (0x1845cU)
#define HDMI_DWC_TX_HDCP_SRM248                                 (0x18460U)
#define HDMI_DWC_TX_HDCP_SRM249                                 (0x18464U)
#define HDMI_DWC_TX_HDCP_SRM250                                 (0x18468U)
#define HDMI_DWC_TX_HDCP_SRM251                                 (0x1846cU)
#define HDMI_DWC_TX_HDCP_SRM252                                 (0x18470U)
#define HDMI_DWC_TX_HDCP_SRM253                                 (0x18474U)
#define HDMI_DWC_TX_HDCP_SRM254                                 (0x18478U)
#define HDMI_DWC_TX_HDCP_SRM255                                 (0x1847cU)
#define HDMI_DWC_TX_HDCP_SRM256                                 (0x18480U)
#define HDMI_DWC_TX_HDCP_SRM257                                 (0x18484U)
#define HDMI_DWC_TX_HDCP_SRM258                                 (0x18488U)
#define HDMI_DWC_TX_HDCP_SRM259                                 (0x1848cU)
#define HDMI_DWC_TX_HDCP_SRM260                                 (0x18490U)
#define HDMI_DWC_TX_HDCP_SRM261                                 (0x18494U)
#define HDMI_DWC_TX_HDCP_SRM262                                 (0x18498U)
#define HDMI_DWC_TX_HDCP_SRM263                                 (0x1849cU)
#define HDMI_DWC_TX_HDCP_SRM264                                 (0x184a0U)
#define HDMI_DWC_TX_HDCP_SRM265                                 (0x184a4U)
#define HDMI_DWC_TX_HDCP_SRM266                                 (0x184a8U)
#define HDMI_DWC_TX_HDCP_SRM267                                 (0x184acU)
#define HDMI_DWC_TX_HDCP_SRM268                                 (0x184b0U)
#define HDMI_DWC_TX_HDCP_SRM269                                 (0x184b4U)
#define HDMI_DWC_TX_HDCP_SRM270                                 (0x184b8U)
#define HDMI_DWC_TX_HDCP_SRM271                                 (0x184bcU)
#define HDMI_DWC_TX_HDCP_SRM272                                 (0x184c0U)
#define HDMI_DWC_TX_HDCP_SRM273                                 (0x184c4U)
#define HDMI_DWC_TX_HDCP_SRM274                                 (0x184c8U)
#define HDMI_DWC_TX_HDCP_SRM275                                 (0x184ccU)
#define HDMI_DWC_TX_HDCP_SRM276                                 (0x184d0U)
#define HDMI_DWC_TX_HDCP_SRM277                                 (0x184d4U)
#define HDMI_DWC_TX_HDCP_SRM278                                 (0x184d8U)
#define HDMI_DWC_TX_HDCP_SRM279                                 (0x184dcU)
#define HDMI_DWC_TX_HDCP_SRM280                                 (0x184e0U)
#define HDMI_DWC_TX_HDCP_SRM281                                 (0x184e4U)
#define HDMI_DWC_TX_HDCP_SRM282                                 (0x184e8U)
#define HDMI_DWC_TX_HDCP_SRM283                                 (0x184ecU)
#define HDMI_DWC_TX_HDCP_SRM284                                 (0x184f0U)
#define HDMI_DWC_TX_HDCP_SRM285                                 (0x184f4U)
#define HDMI_DWC_TX_HDCP_SRM286                                 (0x184f8U)
#define HDMI_DWC_TX_HDCP_SRM287                                 (0x184fcU)
#define HDMI_DWC_TX_HDCP_SRM288                                 (0x18500U)
#define HDMI_DWC_TX_HDCP_SRM289                                 (0x18504U)
#define HDMI_DWC_TX_HDCP_SRM290                                 (0x18508U)
#define HDMI_DWC_TX_HDCP_SRM291                                 (0x1850cU)
#define HDMI_DWC_TX_HDCP_SRM292                                 (0x18510U)
#define HDMI_DWC_TX_HDCP_SRM293                                 (0x18514U)
#define HDMI_DWC_TX_HDCP_SRM294                                 (0x18518U)
#define HDMI_DWC_TX_HDCP_SRM295                                 (0x1851cU)
#define HDMI_DWC_TX_HDCP_SRM296                                 (0x18520U)
#define HDMI_DWC_TX_HDCP_SRM297                                 (0x18524U)
#define HDMI_DWC_TX_HDCP_SRM298                                 (0x18528U)
#define HDMI_DWC_TX_HDCP_SRM299                                 (0x1852cU)
#define HDMI_DWC_TX_HDCP_SRM300                                 (0x18530U)
#define HDMI_DWC_TX_HDCP_SRM301                                 (0x18534U)
#define HDMI_DWC_TX_HDCP_SRM302                                 (0x18538U)
#define HDMI_DWC_TX_HDCP_SRM303                                 (0x1853cU)
#define HDMI_DWC_TX_HDCP_SRM304                                 (0x18540U)
#define HDMI_DWC_TX_HDCP_SRM305                                 (0x18544U)
#define HDMI_DWC_TX_HDCP_SRM306                                 (0x18548U)
#define HDMI_DWC_TX_HDCP_SRM307                                 (0x1854cU)
#define HDMI_DWC_TX_HDCP_SRM308                                 (0x18550U)
#define HDMI_DWC_TX_HDCP_SRM309                                 (0x18554U)
#define HDMI_DWC_TX_HDCP_SRM310                                 (0x18558U)
#define HDMI_DWC_TX_HDCP_SRM311                                 (0x1855cU)
#define HDMI_DWC_TX_HDCP_SRM312                                 (0x18560U)
#define HDMI_DWC_TX_HDCP_SRM313                                 (0x18564U)
#define HDMI_DWC_TX_HDCP_SRM314                                 (0x18568U)
#define HDMI_DWC_TX_HDCP_SRM315                                 (0x1856cU)
#define HDMI_DWC_TX_HDCP_SRM316                                 (0x18570U)
#define HDMI_DWC_TX_HDCP_SRM317                                 (0x18574U)
#define HDMI_DWC_TX_HDCP_SRM318                                 (0x18578U)
#define HDMI_DWC_TX_HDCP_SRM319                                 (0x1857cU)
#define HDMI_DWC_TX_HDCP_SRM320                                 (0x18580U)
#define HDMI_DWC_TX_HDCP_SRM321                                 (0x18584U)
#define HDMI_DWC_TX_HDCP_SRM322                                 (0x18588U)
#define HDMI_DWC_TX_HDCP_SRM323                                 (0x1858cU)
#define HDMI_DWC_TX_HDCP_SRM324                                 (0x18590U)
#define HDMI_DWC_TX_HDCP_SRM325                                 (0x18594U)
#define HDMI_DWC_TX_HDCP_SRM326                                 (0x18598U)
#define HDMI_DWC_TX_HDCP_SRM327                                 (0x1859cU)
#define HDMI_DWC_TX_HDCP_SRM328                                 (0x185a0U)
#define HDMI_DWC_TX_HDCP_SRM329                                 (0x185a4U)
#define HDMI_DWC_TX_HDCP_SRM330                                 (0x185a8U)
#define HDMI_DWC_TX_HDCP_SRM331                                 (0x185acU)
#define HDMI_DWC_TX_HDCP_SRM332                                 (0x185b0U)
#define HDMI_DWC_TX_HDCP_SRM333                                 (0x185b4U)
#define HDMI_DWC_TX_HDCP_SRM334                                 (0x185b8U)
#define HDMI_DWC_TX_HDCP_SRM335                                 (0x185bcU)
#define HDMI_DWC_TX_HDCP_SRM336                                 (0x185c0U)
#define HDMI_DWC_TX_HDCP_SRM337                                 (0x185c4U)
#define HDMI_DWC_TX_HDCP_SRM338                                 (0x185c8U)
#define HDMI_DWC_TX_HDCP_SRM339                                 (0x185ccU)
#define HDMI_DWC_TX_HDCP_SRM340                                 (0x185d0U)
#define HDMI_DWC_TX_HDCP_SRM341                                 (0x185d4U)
#define HDMI_DWC_TX_HDCP_SRM342                                 (0x185d8U)
#define HDMI_DWC_TX_HDCP_SRM343                                 (0x185dcU)
#define HDMI_DWC_TX_HDCP_SRM344                                 (0x185e0U)
#define HDMI_DWC_TX_HDCP_SRM345                                 (0x185e4U)
#define HDMI_DWC_TX_HDCP_SRM346                                 (0x185e8U)
#define HDMI_DWC_TX_HDCP_SRM347                                 (0x185ecU)
#define HDMI_DWC_TX_HDCP_SRM348                                 (0x185f0U)
#define HDMI_DWC_TX_HDCP_SRM349                                 (0x185f4U)
#define HDMI_DWC_TX_HDCP_SRM350                                 (0x185f8U)
#define HDMI_DWC_TX_HDCP_SRM351                                 (0x185fcU)
#define HDMI_DWC_TX_HDCP_SRM352                                 (0x18600U)
#define HDMI_DWC_TX_HDCP_SRM353                                 (0x18604U)
#define HDMI_DWC_TX_HDCP_SRM354                                 (0x18608U)
#define HDMI_DWC_TX_HDCP_SRM355                                 (0x1860cU)
#define HDMI_DWC_TX_HDCP_SRM356                                 (0x18610U)
#define HDMI_DWC_TX_HDCP_SRM357                                 (0x18614U)
#define HDMI_DWC_TX_HDCP_SRM358                                 (0x18618U)
#define HDMI_DWC_TX_HDCP_SRM359                                 (0x1861cU)
#define HDMI_DWC_TX_HDCP_SRM360                                 (0x18620U)
#define HDMI_DWC_TX_HDCP_SRM361                                 (0x18624U)
#define HDMI_DWC_TX_HDCP_SRM362                                 (0x18628U)
#define HDMI_DWC_TX_HDCP_SRM363                                 (0x1862cU)
#define HDMI_DWC_TX_HDCP_SRM364                                 (0x18630U)
#define HDMI_DWC_TX_HDCP_SRM365                                 (0x18634U)
#define HDMI_DWC_TX_HDCP_SRM366                                 (0x18638U)
#define HDMI_DWC_TX_HDCP_SRM367                                 (0x1863cU)
#define HDMI_DWC_TX_HDCP_SRM368                                 (0x18640U)
#define HDMI_DWC_TX_HDCP_SRM369                                 (0x18644U)
#define HDMI_DWC_TX_HDCP_SRM370                                 (0x18648U)
#define HDMI_DWC_TX_HDCP_SRM371                                 (0x1864cU)
#define HDMI_DWC_TX_HDCP_SRM372                                 (0x18650U)
#define HDMI_DWC_TX_HDCP_SRM373                                 (0x18654U)
#define HDMI_DWC_TX_HDCP_SRM374                                 (0x18658U)
#define HDMI_DWC_TX_HDCP_SRM375                                 (0x1865cU)
#define HDMI_DWC_TX_HDCP_SRM376                                 (0x18660U)
#define HDMI_DWC_TX_HDCP_SRM377                                 (0x18664U)
#define HDMI_DWC_TX_HDCP_SRM378                                 (0x18668U)
#define HDMI_DWC_TX_HDCP_SRM379                                 (0x1866cU)
#define HDMI_DWC_TX_HDCP_SRM380                                 (0x18670U)
#define HDMI_DWC_TX_HDCP_SRM381                                 (0x18674U)
#define HDMI_DWC_TX_HDCP_SRM382                                 (0x18678U)
#define HDMI_DWC_TX_HDCP_SRM383                                 (0x1867cU)
#define HDMI_DWC_TX_HDCP_SRM384                                 (0x18680U)
#define HDMI_DWC_TX_HDCP_SRM385                                 (0x18684U)
#define HDMI_DWC_TX_HDCP_SRM386                                 (0x18688U)
#define HDMI_DWC_TX_HDCP_SRM387                                 (0x1868cU)
#define HDMI_DWC_TX_HDCP_SRM388                                 (0x18690U)
#define HDMI_DWC_TX_HDCP_SRM389                                 (0x18694U)
#define HDMI_DWC_TX_HDCP_SRM390                                 (0x18698U)
#define HDMI_DWC_TX_HDCP_SRM391                                 (0x1869cU)
#define HDMI_DWC_TX_HDCP_SRM392                                 (0x186a0U)
#define HDMI_DWC_TX_HDCP_SRM393                                 (0x186a4U)
#define HDMI_DWC_TX_HDCP_SRM394                                 (0x186a8U)
#define HDMI_DWC_TX_HDCP_SRM395                                 (0x186acU)
#define HDMI_DWC_TX_HDCP_SRM396                                 (0x186b0U)
#define HDMI_DWC_TX_HDCP_SRM397                                 (0x186b4U)
#define HDMI_DWC_TX_HDCP_SRM398                                 (0x186b8U)
#define HDMI_DWC_TX_HDCP_SRM399                                 (0x186bcU)
#define HDMI_DWC_TX_HDCP_SRM400                                 (0x186c0U)
#define HDMI_DWC_TX_HDCP_SRM401                                 (0x186c4U)
#define HDMI_DWC_TX_HDCP_SRM402                                 (0x186c8U)
#define HDMI_DWC_TX_HDCP_SRM403                                 (0x186ccU)
#define HDMI_DWC_TX_HDCP_SRM404                                 (0x186d0U)
#define HDMI_DWC_TX_HDCP_SRM405                                 (0x186d4U)
#define HDMI_DWC_TX_HDCP_SRM406                                 (0x186d8U)
#define HDMI_DWC_TX_HDCP_SRM407                                 (0x186dcU)
#define HDMI_DWC_TX_HDCP_SRM408                                 (0x186e0U)
#define HDMI_DWC_TX_HDCP_SRM409                                 (0x186e4U)
#define HDMI_DWC_TX_HDCP_SRM410                                 (0x186e8U)
#define HDMI_DWC_TX_HDCP_SRM411                                 (0x186ecU)
#define HDMI_DWC_TX_HDCP_SRM412                                 (0x186f0U)
#define HDMI_DWC_TX_HDCP_SRM413                                 (0x186f4U)
#define HDMI_DWC_TX_HDCP_SRM414                                 (0x186f8U)
#define HDMI_DWC_TX_HDCP_SRM415                                 (0x186fcU)
#define HDMI_DWC_TX_HDCP_SRM416                                 (0x18700U)
#define HDMI_DWC_TX_HDCP_SRM417                                 (0x18704U)
#define HDMI_DWC_TX_HDCP_SRM418                                 (0x18708U)
#define HDMI_DWC_TX_HDCP_SRM419                                 (0x1870cU)
#define HDMI_DWC_TX_HDCP_SRM420                                 (0x18710U)
#define HDMI_DWC_TX_HDCP_SRM421                                 (0x18714U)
#define HDMI_DWC_TX_HDCP_SRM422                                 (0x18718U)
#define HDMI_DWC_TX_HDCP_SRM423                                 (0x1871cU)
#define HDMI_DWC_TX_HDCP_SRM424                                 (0x18720U)
#define HDMI_DWC_TX_HDCP_SRM425                                 (0x18724U)
#define HDMI_DWC_TX_HDCP_SRM426                                 (0x18728U)
#define HDMI_DWC_TX_HDCP_SRM427                                 (0x1872cU)
#define HDMI_DWC_TX_HDCP_SRM428                                 (0x18730U)
#define HDMI_DWC_TX_HDCP_SRM429                                 (0x18734U)
#define HDMI_DWC_TX_HDCP_SRM430                                 (0x18738U)
#define HDMI_DWC_TX_HDCP_SRM431                                 (0x1873cU)
#define HDMI_DWC_TX_HDCP_SRM432                                 (0x18740U)
#define HDMI_DWC_TX_HDCP_SRM433                                 (0x18744U)
#define HDMI_DWC_TX_HDCP_SRM434                                 (0x18748U)
#define HDMI_DWC_TX_HDCP_SRM435                                 (0x1874cU)
#define HDMI_DWC_TX_HDCP_SRM436                                 (0x18750U)
#define HDMI_DWC_TX_HDCP_SRM437                                 (0x18754U)
#define HDMI_DWC_TX_HDCP_SRM438                                 (0x18758U)
#define HDMI_DWC_TX_HDCP_SRM439                                 (0x1875cU)
#define HDMI_DWC_TX_HDCP_SRM440                                 (0x18760U)
#define HDMI_DWC_TX_HDCP_SRM441                                 (0x18764U)
#define HDMI_DWC_TX_HDCP_SRM442                                 (0x18768U)
#define HDMI_DWC_TX_HDCP_SRM443                                 (0x1876cU)
#define HDMI_DWC_TX_HDCP_SRM444                                 (0x18770U)
#define HDMI_DWC_TX_HDCP_SRM445                                 (0x18774U)
#define HDMI_DWC_TX_HDCP_SRM446                                 (0x18778U)
#define HDMI_DWC_TX_HDCP_SRM447                                 (0x1877cU)
#define HDMI_DWC_TX_HDCP_SRM448                                 (0x18780U)
#define HDMI_DWC_TX_HDCP_SRM449                                 (0x18784U)
#define HDMI_DWC_TX_HDCP_SRM450                                 (0x18788U)
#define HDMI_DWC_TX_HDCP_SRM451                                 (0x1878cU)
#define HDMI_DWC_TX_HDCP_SRM452                                 (0x18790U)
#define HDMI_DWC_TX_HDCP_SRM453                                 (0x18794U)
#define HDMI_DWC_TX_HDCP_SRM454                                 (0x18798U)
#define HDMI_DWC_TX_HDCP_SRM455                                 (0x1879cU)
#define HDMI_DWC_TX_HDCP_SRM456                                 (0x187a0U)
#define HDMI_DWC_TX_HDCP_SRM457                                 (0x187a4U)
#define HDMI_DWC_TX_HDCP_SRM458                                 (0x187a8U)
#define HDMI_DWC_TX_HDCP_SRM459                                 (0x187acU)
#define HDMI_DWC_TX_HDCP_SRM460                                 (0x187b0U)
#define HDMI_DWC_TX_HDCP_SRM461                                 (0x187b4U)
#define HDMI_DWC_TX_HDCP_SRM462                                 (0x187b8U)
#define HDMI_DWC_TX_HDCP_SRM463                                 (0x187bcU)
#define HDMI_DWC_TX_HDCP_SRM464                                 (0x187c0U)
#define HDMI_DWC_TX_HDCP_SRM465                                 (0x187c4U)
#define HDMI_DWC_TX_HDCP_SRM466                                 (0x187c8U)
#define HDMI_DWC_TX_HDCP_SRM467                                 (0x187ccU)
#define HDMI_DWC_TX_HDCP_SRM468                                 (0x187d0U)
#define HDMI_DWC_TX_HDCP_SRM469                                 (0x187d4U)
#define HDMI_DWC_TX_HDCP_SRM470                                 (0x187d8U)
#define HDMI_DWC_TX_HDCP_SRM471                                 (0x187dcU)
#define HDMI_DWC_TX_HDCP_SRM472                                 (0x187e0U)
#define HDMI_DWC_TX_HDCP_SRM473                                 (0x187e4U)
#define HDMI_DWC_TX_HDCP_SRM474                                 (0x187e8U)
#define HDMI_DWC_TX_HDCP_SRM475                                 (0x187ecU)
#define HDMI_DWC_TX_HDCP_SRM476                                 (0x187f0U)
#define HDMI_DWC_TX_HDCP_SRM477                                 (0x187f4U)
#define HDMI_DWC_TX_HDCP_SRM478                                 (0x187f8U)
#define HDMI_DWC_TX_HDCP_SRM479                                 (0x187fcU)
#define HDMI_DWC_TX_HDCP_SRM480                                 (0x18800U)
#define HDMI_DWC_TX_HDCP_SRM481                                 (0x18804U)
#define HDMI_DWC_TX_HDCP_SRM482                                 (0x18808U)
#define HDMI_DWC_TX_HDCP_SRM483                                 (0x1880cU)
#define HDMI_DWC_TX_HDCP_SRM484                                 (0x18810U)
#define HDMI_DWC_TX_HDCP_SRM485                                 (0x18814U)
#define HDMI_DWC_TX_HDCP_SRM486                                 (0x18818U)
#define HDMI_DWC_TX_HDCP_SRM487                                 (0x1881cU)
#define HDMI_DWC_TX_HDCP_SRM488                                 (0x18820U)
#define HDMI_DWC_TX_HDCP_SRM489                                 (0x18824U)
#define HDMI_DWC_TX_HDCP_SRM490                                 (0x18828U)
#define HDMI_DWC_TX_HDCP_SRM491                                 (0x1882cU)
#define HDMI_DWC_TX_HDCP_SRM492                                 (0x18830U)
#define HDMI_DWC_TX_HDCP_SRM493                                 (0x18834U)
#define HDMI_DWC_TX_HDCP_SRM494                                 (0x18838U)
#define HDMI_DWC_TX_HDCP_SRM495                                 (0x1883cU)
#define HDMI_DWC_TX_HDCP_SRM496                                 (0x18840U)
#define HDMI_DWC_TX_HDCP_SRM497                                 (0x18844U)
#define HDMI_DWC_TX_HDCP_SRM498                                 (0x18848U)
#define HDMI_DWC_TX_HDCP_SRM499                                 (0x1884cU)
#define HDMI_DWC_TX_HDCP_SRM500                                 (0x18850U)
#define HDMI_DWC_TX_HDCP_SRM501                                 (0x18854U)
#define HDMI_DWC_TX_HDCP_SRM502                                 (0x18858U)
#define HDMI_DWC_TX_HDCP_SRM503                                 (0x1885cU)
#define HDMI_DWC_TX_HDCP_SRM504                                 (0x18860U)
#define HDMI_DWC_TX_HDCP_SRM505                                 (0x18864U)
#define HDMI_DWC_TX_HDCP_SRM506                                 (0x18868U)
#define HDMI_DWC_TX_HDCP_SRM507                                 (0x1886cU)
#define HDMI_DWC_TX_HDCP_SRM508                                 (0x18870U)
#define HDMI_DWC_TX_HDCP_SRM509                                 (0x18874U)
#define HDMI_DWC_TX_HDCP_SRM510                                 (0x18878U)
#define HDMI_DWC_TX_HDCP_SRM511                                 (0x1887cU)
#define HDMI_DWC_TX_HDCP_SRM512                                 (0x18880U)
#define HDMI_DWC_TX_HDCP_SRM513                                 (0x18884U)
#define HDMI_DWC_TX_HDCP_SRM514                                 (0x18888U)
#define HDMI_DWC_TX_HDCP_SRM515                                 (0x1888cU)
#define HDMI_DWC_TX_HDCP_SRM516                                 (0x18890U)
#define HDMI_DWC_TX_HDCP_SRM517                                 (0x18894U)
#define HDMI_DWC_TX_HDCP_SRM518                                 (0x18898U)
#define HDMI_DWC_TX_HDCP_SRM519                                 (0x1889cU)
#define HDMI_DWC_TX_HDCP_SRM520                                 (0x188a0U)
#define HDMI_DWC_TX_HDCP_SRM521                                 (0x188a4U)
#define HDMI_DWC_TX_HDCP_SRM522                                 (0x188a8U)
#define HDMI_DWC_TX_HDCP_SRM523                                 (0x188acU)
#define HDMI_DWC_TX_HDCP_SRM524                                 (0x188b0U)
#define HDMI_DWC_TX_HDCP_SRM525                                 (0x188b4U)
#define HDMI_DWC_TX_HDCP_SRM526                                 (0x188b8U)
#define HDMI_DWC_TX_HDCP_SRM527                                 (0x188bcU)
#define HDMI_DWC_TX_HDCP_SRM528                                 (0x188c0U)
#define HDMI_DWC_TX_HDCP_SRM529                                 (0x188c4U)
#define HDMI_DWC_TX_HDCP_SRM530                                 (0x188c8U)
#define HDMI_DWC_TX_HDCP_SRM531                                 (0x188ccU)
#define HDMI_DWC_TX_HDCP_SRM532                                 (0x188d0U)
#define HDMI_DWC_TX_HDCP_SRM533                                 (0x188d4U)
#define HDMI_DWC_TX_HDCP_SRM534                                 (0x188d8U)
#define HDMI_DWC_TX_HDCP_SRM535                                 (0x188dcU)
#define HDMI_DWC_TX_HDCP_SRM536                                 (0x188e0U)
#define HDMI_DWC_TX_HDCP_SRM537                                 (0x188e4U)
#define HDMI_DWC_TX_HDCP_SRM538                                 (0x188e8U)
#define HDMI_DWC_TX_HDCP_SRM539                                 (0x188ecU)
#define HDMI_DWC_TX_HDCP_SRM540                                 (0x188f0U)
#define HDMI_DWC_TX_HDCP_SRM541                                 (0x188f4U)
#define HDMI_DWC_TX_HDCP_SRM542                                 (0x188f8U)
#define HDMI_DWC_TX_HDCP_SRM543                                 (0x188fcU)
#define HDMI_DWC_TX_HDCP_SRM544                                 (0x18900U)
#define HDMI_DWC_TX_HDCP_SRM545                                 (0x18904U)
#define HDMI_DWC_TX_HDCP_SRM546                                 (0x18908U)
#define HDMI_DWC_TX_HDCP_SRM547                                 (0x1890cU)
#define HDMI_DWC_TX_HDCP_SRM548                                 (0x18910U)
#define HDMI_DWC_TX_HDCP_SRM549                                 (0x18914U)
#define HDMI_DWC_TX_HDCP_SRM550                                 (0x18918U)
#define HDMI_DWC_TX_HDCP_SRM551                                 (0x1891cU)
#define HDMI_DWC_TX_HDCP_SRM552                                 (0x18920U)
#define HDMI_DWC_TX_HDCP_SRM553                                 (0x18924U)
#define HDMI_DWC_TX_HDCP_SRM554                                 (0x18928U)
#define HDMI_DWC_TX_HDCP_SRM555                                 (0x1892cU)
#define HDMI_DWC_TX_HDCP_SRM556                                 (0x18930U)
#define HDMI_DWC_TX_HDCP_SRM557                                 (0x18934U)
#define HDMI_DWC_TX_HDCP_SRM558                                 (0x18938U)
#define HDMI_DWC_TX_HDCP_SRM559                                 (0x1893cU)
#define HDMI_DWC_TX_HDCP_SRM560                                 (0x18940U)
#define HDMI_DWC_TX_HDCP_SRM561                                 (0x18944U)
#define HDMI_DWC_TX_HDCP_SRM562                                 (0x18948U)
#define HDMI_DWC_TX_HDCP_SRM563                                 (0x1894cU)
#define HDMI_DWC_TX_HDCP_SRM564                                 (0x18950U)
#define HDMI_DWC_TX_HDCP_SRM565                                 (0x18954U)
#define HDMI_DWC_TX_HDCP_SRM566                                 (0x18958U)
#define HDMI_DWC_TX_HDCP_SRM567                                 (0x1895cU)
#define HDMI_DWC_TX_HDCP_SRM568                                 (0x18960U)
#define HDMI_DWC_TX_HDCP_SRM569                                 (0x18964U)
#define HDMI_DWC_TX_HDCP_SRM570                                 (0x18968U)
#define HDMI_DWC_TX_HDCP_SRM571                                 (0x1896cU)
#define HDMI_DWC_TX_HDCP_SRM572                                 (0x18970U)
#define HDMI_DWC_TX_HDCP_SRM573                                 (0x18974U)
#define HDMI_DWC_TX_HDCP_SRM574                                 (0x18978U)
#define HDMI_DWC_TX_HDCP_SRM575                                 (0x1897cU)
#define HDMI_DWC_TX_HDCP_SRM576                                 (0x18980U)
#define HDMI_DWC_TX_HDCP_SRM577                                 (0x18984U)
#define HDMI_DWC_TX_HDCP_SRM578                                 (0x18988U)
#define HDMI_DWC_TX_HDCP_SRM579                                 (0x1898cU)
#define HDMI_DWC_TX_HDCP_SRM580                                 (0x18990U)
#define HDMI_DWC_TX_HDCP_SRM581                                 (0x18994U)
#define HDMI_DWC_TX_HDCP_SRM582                                 (0x18998U)
#define HDMI_DWC_TX_HDCP_SRM583                                 (0x1899cU)
#define HDMI_DWC_TX_HDCP_SRM584                                 (0x189a0U)
#define HDMI_DWC_TX_HDCP_SRM585                                 (0x189a4U)
#define HDMI_DWC_TX_HDCP_SRM586                                 (0x189a8U)
#define HDMI_DWC_TX_HDCP_SRM587                                 (0x189acU)
#define HDMI_DWC_TX_HDCP_SRM588                                 (0x189b0U)
#define HDMI_DWC_TX_HDCP_SRM589                                 (0x189b4U)
#define HDMI_DWC_TX_HDCP_SRM590                                 (0x189b8U)
#define HDMI_DWC_TX_HDCP_SRM591                                 (0x189bcU)
#define HDMI_DWC_TX_HDCP_SRM592                                 (0x189c0U)
#define HDMI_DWC_TX_HDCP_SRM593                                 (0x189c4U)
#define HDMI_DWC_TX_HDCP_SRM594                                 (0x189c8U)
#define HDMI_DWC_TX_HDCP_SRM595                                 (0x189ccU)
#define HDMI_DWC_TX_HDCP_SRM596                                 (0x189d0U)
#define HDMI_DWC_TX_HDCP_SRM597                                 (0x189d4U)
#define HDMI_DWC_TX_HDCP_SRM598                                 (0x189d8U)
#define HDMI_DWC_TX_HDCP_SRM599                                 (0x189dcU)
#define HDMI_DWC_TX_HDCP_SRM600                                 (0x189e0U)
#define HDMI_DWC_TX_HDCP_SRM601                                 (0x189e4U)
#define HDMI_DWC_TX_HDCP_SRM602                                 (0x189e8U)
#define HDMI_DWC_TX_HDCP_SRM603                                 (0x189ecU)
#define HDMI_DWC_TX_HDCP_SRM604                                 (0x189f0U)
#define HDMI_DWC_TX_HDCP_SRM605                                 (0x189f4U)
#define HDMI_DWC_TX_HDCP_SRM606                                 (0x189f8U)
#define HDMI_DWC_TX_HDCP_SRM607                                 (0x189fcU)
#define HDMI_DWC_TX_HDCP_SRM608                                 (0x18a00U)
#define HDMI_DWC_TX_HDCP_SRM609                                 (0x18a04U)
#define HDMI_DWC_TX_HDCP_SRM610                                 (0x18a08U)
#define HDMI_DWC_TX_HDCP_SRM611                                 (0x18a0cU)
#define HDMI_DWC_TX_HDCP_SRM612                                 (0x18a10U)
#define HDMI_DWC_TX_HDCP_SRM613                                 (0x18a14U)
#define HDMI_DWC_TX_HDCP_SRM614                                 (0x18a18U)
#define HDMI_DWC_TX_HDCP_SRM615                                 (0x18a1cU)
#define HDMI_DWC_TX_HDCP_SRM616                                 (0x18a20U)
#define HDMI_DWC_TX_HDCP_SRM617                                 (0x18a24U)
#define HDMI_DWC_TX_HDCP_SRM618                                 (0x18a28U)
#define HDMI_DWC_TX_HDCP_SRM619                                 (0x18a2cU)
#define HDMI_DWC_TX_HDCP_SRM620                                 (0x18a30U)
#define HDMI_DWC_TX_HDCP_SRM621                                 (0x18a34U)
#define HDMI_DWC_TX_HDCP_SRM622                                 (0x18a38U)
#define HDMI_DWC_TX_HDCP_SRM623                                 (0x18a3cU)
#define HDMI_DWC_TX_HDCP_SRM624                                 (0x18a40U)
#define HDMI_DWC_TX_HDCP_SRM625                                 (0x18a44U)
#define HDMI_DWC_TX_HDCP_SRM626                                 (0x18a48U)
#define HDMI_DWC_TX_HDCP_SRM627                                 (0x18a4cU)
#define HDMI_DWC_TX_HDCP_SRM628                                 (0x18a50U)
#define HDMI_DWC_TX_HDCP_SRM629                                 (0x18a54U)
#define HDMI_DWC_TX_HDCP_SRM630                                 (0x18a58U)
#define HDMI_DWC_TX_HDCP_SRM631                                 (0x18a5cU)
#define HDMI_DWC_TX_HDCP_SRM632                                 (0x18a60U)
#define HDMI_DWC_TX_HDCP_SRM633                                 (0x18a64U)
#define HDMI_DWC_TX_HDCP_SRM634                                 (0x18a68U)
#define HDMI_DWC_TX_HDCP_SRM635                                 (0x18a6cU)
#define HDMI_DWC_TX_HDCP_SRM636                                 (0x18a70U)
#define HDMI_DWC_TX_HDCP_SRM637                                 (0x18a74U)
#define HDMI_DWC_TX_HDCP_SRM638                                 (0x18a78U)
#define HDMI_DWC_TX_HDCP_SRM639                                 (0x18a7cU)
#define HDMI_DWC_TX_HDCP_SRM640                                 (0x18a80U)
#define HDMI_DWC_TX_HDCP_SRM641                                 (0x18a84U)
#define HDMI_DWC_TX_HDCP_SRM642                                 (0x18a88U)
#define HDMI_DWC_TX_HDCP_SRM643                                 (0x18a8cU)
#define HDMI_DWC_TX_HDCP_SRM644                                 (0x18a90U)
#define HDMI_DWC_TX_HDCP_SRM645                                 (0x18a94U)
#define HDMI_DWC_TX_HDCP_SRM646                                 (0x18a98U)
#define HDMI_DWC_TX_HDCP_SRM647                                 (0x18a9cU)
#define HDMI_DWC_TX_HDCP_SRM648                                 (0x18aa0U)
#define HDMI_DWC_TX_HDCP_SRM649                                 (0x18aa4U)
#define HDMI_DWC_TX_HDCP_SRM650                                 (0x18aa8U)
#define HDMI_DWC_TX_HDCP_SRM651                                 (0x18aacU)
#define HDMI_DWC_TX_HDCP_SRM652                                 (0x18ab0U)
#define HDMI_DWC_TX_HDCP_SRM653                                 (0x18ab4U)
#define HDMI_DWC_TX_HDCP_SRM654                                 (0x18ab8U)
#define HDMI_DWC_TX_HDCP_SRM655                                 (0x18abcU)
#define HDMI_DWC_TX_HDCP_SRM656                                 (0x18ac0U)
#define HDMI_DWC_TX_HDCP_SRM657                                 (0x18ac4U)
#define HDMI_DWC_TX_HDCP_SRM658                                 (0x18ac8U)
#define HDMI_DWC_TX_HDCP_SRM659                                 (0x18accU)
#define HDMI_DWC_TX_HDCP_SRM660                                 (0x18ad0U)
#define HDMI_DWC_TX_HDCP_SRM661                                 (0x18ad4U)
#define HDMI_DWC_TX_HDCP_SRM662                                 (0x18ad8U)
#define HDMI_DWC_TX_HDCP_SRM663                                 (0x18adcU)
#define HDMI_DWC_TX_HDCP_SRM664                                 (0x18ae0U)
#define HDMI_DWC_TX_HDCPREG_BKSV0                               (0x18ae4U)
#define HDMI_DWC_TX_HDCPREG_BKSV1                               (0x18ae8U)
#define HDMI_DWC_TX_HDCPREG_BKSV2                               (0x18aecU)
#define HDMI_DWC_TX_HDCPREG_BKSV3                               (0x18af0U)
#define HDMI_DWC_TX_HDCPREG_BKSV4                               (0x18af4U)
#define HDMI_DWC_TX_HDCPREG_ANCONF                              (0x18af8U)
#define HDMI_DWC_TX_HDCPREG_AN0                                 (0x18afcU)
#define HDMI_DWC_TX_HDCPREG_AN1                                 (0x18b00U)
#define HDMI_DWC_TX_HDCPREG_AN2                                 (0x18b04U)
#define HDMI_DWC_TX_HDCPREG_AN3                                 (0x18b08U)
#define HDMI_DWC_TX_HDCPREG_AN4                                 (0x18b0cU)
#define HDMI_DWC_TX_HDCPREG_AN5                                 (0x18b10U)
#define HDMI_DWC_TX_HDCPREG_AN6                                 (0x18b14U)
#define HDMI_DWC_TX_HDCPREG_AN7                                 (0x18b18U)


/****************************************************************************************************
* Field Definition Macros
****************************************************************************************************/

#define HDMI_DWC_TX_FC_INVIDCONF_VSYNC_IN_POLARITY_SHIFT        (6U)
#define HDMI_DWC_TX_FC_INVIDCONF_VSYNC_IN_POLARITY_MASK         (0x00000040U)
#define HDMI_DWC_TX_FC_INVIDCONF_HSYNC_IN_POLARITY_SHIFT        (5U)
#define HDMI_DWC_TX_FC_INVIDCONF_HSYNC_IN_POLARITY_MASK         (0x00000020U)
#define HDMI_DWC_TX_FC_INVIDCONF_DE_IN_POLARITY_SHIFT           (4U)
#define HDMI_DWC_TX_FC_INVIDCONF_DE_IN_POLARITY_MASK            (0x00000010U)
#define HDMI_DWC_TX_FC_INVIDCONF_R_V_BLANK_IN_OSC_SHIFT         (1U)
#define HDMI_DWC_TX_FC_INVIDCONF_R_V_BLANK_IN_OSC_MASK          (0x00000002U)
#define HDMI_DWC_TX_FC_INVIDCONF_IN_I_P_SHIFT                   (0U)
#define HDMI_DWC_TX_FC_INVIDCONF_IN_I_P_MASK                    (0x00000001U)
#define HDMI_DWC_TX_FC_INVIDCONF_DVI_MODEZ_SHIFT                (3U)
#define HDMI_DWC_TX_FC_INVIDCONF_DVI_MODEZ_MASK                 (0x00000008U)
#define HDMI_DWC_TX_FC_INHACTIV0_H_IN_ACTIV_0_SHIFT             (0U)
#define HDMI_DWC_TX_FC_INHACTIV0_H_IN_ACTIV_0_MASK              (0x000000ffU)
#define HDMI_DWC_TX_FC_INHACTIV1_H_IN_ACTIV_1_SHIFT             (0U)
#define HDMI_DWC_TX_FC_INHACTIV1_H_IN_ACTIV_1_MASK              (0x0000001fU)
#define HDMI_DWC_TX_FC_INVACTIV0_V_IN_ACTIV_0_SHIFT             (0U)
#define HDMI_DWC_TX_FC_INVACTIV0_V_IN_ACTIV_0_MASK              (0x000000ffU)
#define HDMI_DWC_TX_FC_INVACTIV1_V_IN_ACTIV_1_SHIFT             (0U)
#define HDMI_DWC_TX_FC_INVACTIV1_V_IN_ACTIV_1_MASK              (0x0000001fU)
#define HDMI_DWC_TX_FC_INHBLANK0_H_IN_BLANK_0_SHIFT             (0U)
#define HDMI_DWC_TX_FC_INHBLANK0_H_IN_BLANK_0_MASK              (0x000000ffU)
#define HDMI_DWC_TX_FC_INHBLANK1_H_IN_BLANK_1_SHIFT             (0U)
#define HDMI_DWC_TX_FC_INHBLANK1_H_IN_BLANK_1_MASK              (0x0000001fU)
#define HDMI_DWC_TX_FC_INVBLANK_V_IN_BLANK_SHIFT                (0U)
#define HDMI_DWC_TX_FC_INVBLANK_V_IN_BLANK_MASK                 (0x000000ffU)
#define HDMI_DWC_TX_FC_HSYNCINDELAY1_H_IN_DELAY_1_SHIFT         (0U)
#define HDMI_DWC_TX_FC_HSYNCINDELAY1_H_IN_DELAY_1_MASK          (0x0000001fU)
#define HDMI_DWC_TX_FC_HSYNCINDELAY0_H_IN_DELAY_0_SHIFT         (0U)
#define HDMI_DWC_TX_FC_HSYNCINDELAY0_H_IN_DELAY_0_MASK          (0x000000ffU)
#define HDMI_DWC_TX_FC_VSYNCINDELAY_V_IN_DELAY_SHIFT            (0U)
#define HDMI_DWC_TX_FC_VSYNCINDELAY_V_IN_DELAY_MASK             (0x000000ffU)
#define HDMI_DWC_TX_FC_HSYNCINWIDTH1_H_IN_WIDTH_1_SHIFT         (0U)
#define HDMI_DWC_TX_FC_HSYNCINWIDTH1_H_IN_WIDTH_1_MASK          (0x00000003U)
#define HDMI_DWC_TX_FC_HSYNCINWIDTH0_H_IN_WIDTH_0_SHIFT         (0U)
#define HDMI_DWC_TX_FC_HSYNCINWIDTH0_H_IN_WIDTH_0_MASK          (0x000000ffU)
#define HDMI_DWC_TX_FC_VSYNCINWIDTH_V_IN_WIDTH_SHIFT            (0U)
#define HDMI_DWC_TX_FC_VSYNCINWIDTH_V_IN_WIDTH_MASK             (0x0000003fU)
#define HDMI_DWC_TX_VP_PR_CD_COLOR_DEPTH_SHIFT                  (4U)
#define HDMI_DWC_TX_VP_PR_CD_COLOR_DEPTH_MASK                   (0x000000f0U)
#define HDMI_DWC_TX_VP_CONF_BYPASS_EN_SHIFT                     (6U)
#define HDMI_DWC_TX_VP_CONF_BYPASS_EN_MASK                      (0x00000040U)
#define HDMI_DWC_TX_VP_CONF_PP_EN_SHIFT                         (5U)
#define HDMI_DWC_TX_VP_CONF_PP_EN_MASK                          (0x00000020U)
#define HDMI_DWC_TX_VP_CONF_YCC422_EN_SHIFT                     (3U)
#define HDMI_DWC_TX_VP_CONF_YCC422_EN_MASK                      (0x00000008U)
#define HDMI_DWC_TX_VP_CONF_OUTPUT_SELECTOR_SHIFT               (0U)
#define HDMI_DWC_TX_VP_CONF_OUTPUT_SELECTOR_MASK                (0x00000003U)
#define HDMI_DWC_TX_VP_STUFF_PP_STUFFING_SHIFT                  (1U)
#define HDMI_DWC_TX_VP_STUFF_PP_STUFFING_MASK                   (0x00000002U)
#define HDMI_DWC_TX_VP_STUFF_YCC422_STUFFING_SHIFT              (2U)
#define HDMI_DWC_TX_VP_STUFF_YCC422_STUFFING_MASK               (0x00000004U)
#define HDMI_DWC_TX_TX_INVID0_VIDEO_MAPPING_SHIFT               (0U)
#define HDMI_DWC_TX_TX_INVID0_VIDEO_MAPPING_MASK                (0x0000001fU)
#define HDMI_DWC_TX_FC_AVICONF0_RGB_YCC_INDICATOR_SHIFT         (0U)
#define HDMI_DWC_TX_FC_AVICONF0_RGB_YCC_INDICATOR_MASK          (0x00000003U)
#define HDMI_DWC_TX_FC_AVICONF0_BAR_INFO_SHIFT                  (2U)
#define HDMI_DWC_TX_FC_AVICONF0_BAR_INFO_MASK                   (0x0000000cU)
#define HDMI_DWC_TX_FC_AVICONF0_SCAN_INFORMATION_SHIFT          (4U)
#define HDMI_DWC_TX_FC_AVICONF0_SCAN_INFORMATION_MASK           (0x00000030U)
#define HDMI_DWC_TX_FC_AVICONF0_ACTIVE_FORMAT_INFO_SHIFT        (6U)
#define HDMI_DWC_TX_FC_AVICONF0_ACTIVE_FORMAT_INFO_MASK         (0x00000040U)
#define HDMI_DWC_TX_FC_AVICONF1_ACTIVE_ASPEC_RATIO_SHIFT        (0U)
#define HDMI_DWC_TX_FC_AVICONF1_ACTIVE_ASPEC_RATIO_MASK         (0x0000000fU)
#define HDMI_DWC_TX_FC_AVICONF1_COLORIMETRY_SHIFT               (6U)
#define HDMI_DWC_TX_FC_AVICONF1_COLORIMETRY_MASK                (0x000000c0U)
#define HDMI_DWC_TX_FC_AVICONF1_PICTURE_ASPECT_RATIO_SHIFT      (4U)
#define HDMI_DWC_TX_FC_AVICONF1_PICTURE_ASPECT_RATIO_MASK       (0x00000030U)
#define HDMI_DWC_TX_FC_AVICONF2_ITCONTENT_SHIFT                 (7U)
#define HDMI_DWC_TX_FC_AVICONF2_ITCONTENT_MASK                  (0x00000080U)
#define HDMI_DWC_TX_FC_AVICONF2_EC_SHIFT                        (4U)
#define HDMI_DWC_TX_FC_AVICONF2_EC_MASK                         (0x00000070U)
#define HDMI_DWC_TX_FC_AVICONF2_QUANTIZATION_RANGE_SHIFT        (2U)
#define HDMI_DWC_TX_FC_AVICONF2_QUANTIZATION_RANGE_MASK         (0x0000000cU)
#define HDMI_DWC_TX_FC_AVICONF2_NON_PICTURE_SCALING_SHIFT       (0U)
#define HDMI_DWC_TX_FC_AVICONF2_NON_PICTURE_SCALING_MASK        (0x00000003U)
#define HDMI_DWC_TX_FC_AVIVID_VID_SHIFT                         (0U)
#define HDMI_DWC_TX_FC_AVIVID_VID_MASK                          (0x0000007fU)
#define HDMI_DWC_TX_FC_PRCONF_OUTPUT_PR_FACTOR_SHIFT            (0U)
#define HDMI_DWC_TX_FC_PRCONF_OUTPUT_PR_FACTOR_MASK             (0x0000000fU)
#define HDMI_DWC_TX_CSC_COEF_A1_MSB_A1COEF_MSB_SHIFT            (0U)
#define HDMI_DWC_TX_CSC_COEF_A1_MSB_A1COEF_MSB_MASK             (0x0000007fU)
#define HDMI_DWC_TX_CSC_COEF_A1_LSB_A1COEF_LSB_SHIFT            (0U)
#define HDMI_DWC_TX_CSC_COEF_A1_LSB_A1COEF_LSB_MASK             (0x000000ffU)
#define HDMI_DWC_TX_CSC_COEF_A2_MSB_A2COEF_MSB_SHIFT            (0U)
#define HDMI_DWC_TX_CSC_COEF_A2_MSB_A2COEF_MSB_MASK             (0x0000007fU)
#define HDMI_DWC_TX_CSC_COEF_A2_LSB_A2COEF_LSB_SHIFT            (0U)
#define HDMI_DWC_TX_CSC_COEF_A2_LSB_A2COEF_LSB_MASK             (0x000000ffU)
#define HDMI_DWC_TX_CSC_COEF_A3_MSB_A3COEF_MSB_SHIFT            (0U)
#define HDMI_DWC_TX_CSC_COEF_A3_MSB_A3COEF_MSB_MASK             (0x0000007fU)
#define HDMI_DWC_TX_CSC_COEF_A3_LSB_A3COEF_LSB_SHIFT            (0U)
#define HDMI_DWC_TX_CSC_COEF_A3_LSB_A3COEF_LSB_MASK             (0x000000ffU)
#define HDMI_DWC_TX_CSC_COEF_A4_MSB_A4COEF_MSB_SHIFT            (0U)
#define HDMI_DWC_TX_CSC_COEF_A4_MSB_A4COEF_MSB_MASK             (0x0000007fU)
#define HDMI_DWC_TX_CSC_COEF_A4_LSB_A4COEF_LSB_SHIFT            (0U)
#define HDMI_DWC_TX_CSC_COEF_A4_LSB_A4COEF_LSB_MASK             (0x000000ffU)
#define HDMI_DWC_TX_CSC_COEF_B1_MSB_B1COEF_MSB_SHIFT            (0U)
#define HDMI_DWC_TX_CSC_COEF_B1_MSB_B1COEF_MSB_MASK             (0x0000007fU)
#define HDMI_DWC_TX_CSC_COEF_B1_LSB_B1COEF_LSB_SHIFT            (0U)
#define HDMI_DWC_TX_CSC_COEF_B1_LSB_B1COEF_LSB_MASK             (0x000000ffU)
#define HDMI_DWC_TX_CSC_COEF_B2_MSB_B2COEF_MSB_SHIFT            (0U)
#define HDMI_DWC_TX_CSC_COEF_B2_MSB_B2COEF_MSB_MASK             (0x0000007fU)
#define HDMI_DWC_TX_CSC_COEF_B2_LSB_B2COEF_LSB_SHIFT            (0U)
#define HDMI_DWC_TX_CSC_COEF_B2_LSB_B2COEF_LSB_MASK             (0x000000ffU)
#define HDMI_DWC_TX_CSC_COEF_B3_MSB_B3COEF_MSB_SHIFT            (0U)
#define HDMI_DWC_TX_CSC_COEF_B3_MSB_B3COEF_MSB_MASK             (0x0000007fU)
#define HDMI_DWC_TX_CSC_COEF_B3_LSB_B3COEF_LSB_SHIFT            (0U)
#define HDMI_DWC_TX_CSC_COEF_B3_LSB_B3COEF_LSB_MASK             (0x000000ffU)
#define HDMI_DWC_TX_CSC_COEF_B4_MSB_B4COEF_MSB_SHIFT            (0U)
#define HDMI_DWC_TX_CSC_COEF_B4_MSB_B4COEF_MSB_MASK             (0x0000007fU)
#define HDMI_DWC_TX_CSC_COEF_B4_LSB_B4COEF_LSB_SHIFT            (0U)
#define HDMI_DWC_TX_CSC_COEF_B4_LSB_B4COEF_LSB_MASK             (0x000000ffU)
#define HDMI_DWC_TX_CSC_COEF_C1_MSB_C1COEF_MSB_SHIFT            (0U)
#define HDMI_DWC_TX_CSC_COEF_C1_MSB_C1COEF_MSB_MASK             (0x0000007fU)
#define HDMI_DWC_TX_CSC_COEF_C1_LSB_C1COEF_LSB_SHIFT            (0U)
#define HDMI_DWC_TX_CSC_COEF_C1_LSB_C1COEF_LSB_MASK             (0x000000ffU)
#define HDMI_DWC_TX_CSC_COEF_C2_MSB_C2COEF_MSB_SHIFT            (0U)
#define HDMI_DWC_TX_CSC_COEF_C2_MSB_C2COEF_MSB_MASK             (0x0000007fU)
#define HDMI_DWC_TX_CSC_COEF_C2_LSB_C2COEF_LSB_SHIFT            (0U)
#define HDMI_DWC_TX_CSC_COEF_C2_LSB_C2COEF_LSB_MASK             (0x000000ffU)
#define HDMI_DWC_TX_CSC_COEF_C3_MSB_C3COEF_MSB_SHIFT            (0U)
#define HDMI_DWC_TX_CSC_COEF_C3_MSB_C3COEF_MSB_MASK             (0x0000007fU)
#define HDMI_DWC_TX_CSC_COEF_C3_LSB_C3COEF_LSB_SHIFT            (0U)
#define HDMI_DWC_TX_CSC_COEF_C3_LSB_C3COEF_LSB_MASK             (0x000000ffU)
#define HDMI_DWC_TX_CSC_COEFC4_MSB_C4COEF_MSB_SHIFT             (0U)
#define HDMI_DWC_TX_CSC_COEFC4_MSB_C4COEF_MSB_MASK              (0x0000007fU)
#define HDMI_DWC_TX_CSC_COEFC4_LSB_C4COEF_LSB_SHIFT             (0U)
#define HDMI_DWC_TX_CSC_COEFC4_LSB_C4COEF_LSB_MASK              (0x000000ffU)
#define HDMI_DWC_TX_MC_FLOWCTRL_CSC_FEED_THROUGH_OFF_SHIFT      (0U)
#define HDMI_DWC_TX_MC_FLOWCTRL_CSC_FEED_THROUGH_OFF_MASK       (0x00000001U)
#define HDMI_DWC_TX_FC_EXCTRLSPAC_EXTCTRLPERIODSPACING_SHIFT    (0U)
#define HDMI_DWC_TX_FC_EXCTRLSPAC_EXTCTRLPERIODSPACING_MASK     (0x000000ffU)
#define HDMI_DWC_TX_FC_CH0PREAM_CH0_PREAMBLE_FILTER_SHIFT       (0U)
#define HDMI_DWC_TX_FC_CH0PREAM_CH0_PREAMBLE_FILTER_MASK        (0x000000ffU)
#define HDMI_DWC_TX_FC_CH1PREAM_CH1_PREAMBLE_FILTER_SHIFT       (0U)
#define HDMI_DWC_TX_FC_CH1PREAM_CH1_PREAMBLE_FILTER_MASK        (0x0000003fU)
#define HDMI_DWC_TX_FC_CH2PREAM_CH2_PREAMBLE_FILTER_SHIFT       (0U)
#define HDMI_DWC_TX_FC_CH2PREAM_CH2_PREAMBLE_FILTER_MASK        (0x0000003fU)
#define HDMI_DWC_TX_MC_CLKDIS_PIXELCLK_DISABLE_SHIFT            (0U)
#define HDMI_DWC_TX_MC_CLKDIS_PIXELCLK_DISABLE_MASK             (0x00000001U)
#define HDMI_DWC_TX_CSC_SCALE_CSC_COLORDEPTH_SHIFT              (4U)
#define HDMI_DWC_TX_CSC_SCALE_CSC_COLORDEPTH_MASK               (0x000000f0U)
#define HDMI_DWC_TX_PHY_CONF0_PDZ_SHIFT                         (7U)
#define HDMI_DWC_TX_PHY_CONF0_PDZ_MASK                          (0x00000080U)
#define HDMI_DWC_TX_PHY_CONF0_ENTMDS_SHIFT                      (6U)
#define HDMI_DWC_TX_PHY_CONF0_ENTMDS_MASK                       (0x00000040U)


#ifdef __cplusplus
}
#endif

#endif /* HW_HDMI_DWC_TX_H_ */

