//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23083092
// Cuda compilation tools, release 9.1, V9.1.85
// Based on LLVM 3.4svn
//

.version 6.1
.target sm_30
.address_size 64

	// .globl	firewall_gpu

.visible .entry firewall_gpu(
	.param .u64 firewall_gpu_param_0,
	.param .u64 firewall_gpu_param_1,
	.param .u64 firewall_gpu_param_2,
	.param .u64 firewall_gpu_param_3,
	.param .u64 firewall_gpu_param_4,
	.param .u64 firewall_gpu_param_5,
	.param .u64 firewall_gpu_param_6,
	.param .u32 firewall_gpu_param_7
)
{
	.local .align 4 .b8 	__local_depot0[1000];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<51>;
	.reg .b32 	%r<374>;
	.reg .b64 	%rd<137>;


	mov.u64 	%rd136, __local_depot0;
	cvta.local.u64 	%SP, %rd136;
	ld.param.u64 	%rd30, [firewall_gpu_param_0];
	ld.param.u64 	%rd31, [firewall_gpu_param_1];
	ld.param.u64 	%rd32, [firewall_gpu_param_2];
	ld.param.u64 	%rd33, [firewall_gpu_param_3];
	ld.param.u64 	%rd34, [firewall_gpu_param_4];
	ld.param.u64 	%rd35, [firewall_gpu_param_5];
	ld.param.u64 	%rd36, [firewall_gpu_param_6];
	ld.param.u32 	%r172, [firewall_gpu_param_7];
	add.u64 	%rd37, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd37;
	add.u64 	%rd38, %SP, 500;
	cvta.to.local.u64 	%rd2, %rd38;
	mov.u32 	%r173, %ntid.x;
	mov.u32 	%r174, %ctaid.x;
	mov.u32 	%r175, %tid.x;
	mad.lo.s32 	%r313, %r173, %r174, %r175;
	setp.ge.s32	%p1, %r313, %r172;
	@%p1 bra 	BB0_75;

	cvta.to.global.u64 	%rd79, %rd32;

BB0_2:
	shl.b32 	%r3, %r313, 2;
	cvta.to.global.u64 	%rd39, %rd35;
	mul.wide.s32 	%rd40, %r3, 4;
	add.s64 	%rd41, %rd39, %rd40;
	mov.u32 	%r324, 0;
	st.global.u32 	[%rd41], %r324;
	st.global.u32 	[%rd41+12], %r324;
	mov.u64 	%rd134, 0;
	st.global.u32 	[%rd41+8], %rd134;
	st.global.u32 	[%rd41+4], %rd134;
	cvta.to.global.u64 	%rd43, %rd36;
	mul.wide.s32 	%rd44, %r313, 20;
	add.s64 	%rd3, %rd43, %rd44;
	mov.u32 	%r180, 1;
	mov.u32 	%r325, %r324;
	mov.u32 	%r326, %r324;
	mov.u32 	%r327, %r324;
	mov.u32 	%r8, %r180;
	mov.u32 	%r319, %r324;

BB0_3:
	ld.global.u32 	%r182, [%rd3];
	cvta.to.global.u64 	%rd45, %rd30;
	mul.wide.s32 	%rd46, %r319, 24;
	add.s64 	%rd4, %rd45, %rd46;
	ld.global.u32 	%r183, [%rd4];
	or.b32  	%r327, %r183, %r327;
	st.global.u32 	[%rd41], %r327;
	ld.global.u32 	%r185, [%rd4+4];
	or.b32  	%r326, %r185, %r326;
	st.global.u32 	[%rd41+4], %r326;
	ld.global.u32 	%r186, [%rd4+8];
	or.b32  	%r325, %r186, %r325;
	st.global.u32 	[%rd41+8], %r325;
	ld.global.u32 	%r187, [%rd4+12];
	or.b32  	%r324, %r187, %r324;
	st.global.u32 	[%rd41+12], %r324;
	mov.u32 	%r188, 32;
	sub.s32 	%r189, %r188, %r8;
	shl.b32 	%r191, %r180, %r189;
	and.b32  	%r192, %r182, %r191;
	setp.eq.s32	%p2, %r192, 0;
	@%p2 bra 	BB0_5;
	bra.uni 	BB0_4;

BB0_5:
	ld.global.u32 	%r320, [%rd4+16];
	setp.eq.s32	%p4, %r320, 0;
	@%p4 bra 	BB0_16;
	bra.uni 	BB0_6;

BB0_4:
	ld.global.u32 	%r320, [%rd4+20];
	setp.eq.s32	%p3, %r320, 0;
	@%p3 bra 	BB0_16;

BB0_6:
	ld.global.u32 	%r193, [%rd3];
	mul.wide.s32 	%rd51, %r320, 24;
	add.s64 	%rd5, %rd45, %rd51;
	ld.global.u32 	%r194, [%rd5];
	or.b32  	%r327, %r194, %r327;
	st.global.u32 	[%rd41], %r327;
	ld.global.u32 	%r196, [%rd5+4];
	or.b32  	%r326, %r196, %r326;
	st.global.u32 	[%rd41+4], %r326;
	ld.global.u32 	%r197, [%rd5+8];
	or.b32  	%r325, %r197, %r325;
	st.global.u32 	[%rd41+8], %r325;
	ld.global.u32 	%r198, [%rd5+12];
	or.b32  	%r324, %r198, %r324;
	st.global.u32 	[%rd41+12], %r324;
	mov.u32 	%r199, 31;
	sub.s32 	%r200, %r199, %r8;
	mov.u32 	%r201, 1;
	shl.b32 	%r202, %r201, %r200;
	and.b32  	%r203, %r193, %r202;
	setp.eq.s32	%p5, %r203, 0;
	@%p5 bra 	BB0_8;
	bra.uni 	BB0_7;

BB0_8:
	ld.global.u32 	%r321, [%rd5+16];
	setp.eq.s32	%p7, %r321, 0;
	@%p7 bra 	BB0_16;
	bra.uni 	BB0_9;

BB0_7:
	ld.global.u32 	%r321, [%rd5+20];
	setp.eq.s32	%p6, %r321, 0;
	@%p6 bra 	BB0_16;

BB0_9:
	ld.global.u32 	%r204, [%rd3];
	mul.wide.s32 	%rd56, %r321, 24;
	add.s64 	%rd6, %rd45, %rd56;
	ld.global.u32 	%r205, [%rd6];
	or.b32  	%r327, %r205, %r327;
	st.global.u32 	[%rd41], %r327;
	ld.global.u32 	%r207, [%rd6+4];
	or.b32  	%r326, %r207, %r326;
	st.global.u32 	[%rd41+4], %r326;
	ld.global.u32 	%r208, [%rd6+8];
	or.b32  	%r325, %r208, %r325;
	st.global.u32 	[%rd41+8], %r325;
	ld.global.u32 	%r209, [%rd6+12];
	or.b32  	%r324, %r209, %r324;
	st.global.u32 	[%rd41+12], %r324;
	mov.u32 	%r210, 30;
	sub.s32 	%r211, %r210, %r8;
	shl.b32 	%r213, %r201, %r211;
	and.b32  	%r214, %r204, %r213;
	setp.eq.s32	%p8, %r214, 0;
	@%p8 bra 	BB0_11;
	bra.uni 	BB0_10;

BB0_11:
	ld.global.u32 	%r322, [%rd6+16];
	setp.eq.s32	%p10, %r322, 0;
	@%p10 bra 	BB0_16;
	bra.uni 	BB0_12;

BB0_10:
	ld.global.u32 	%r322, [%rd6+20];
	setp.eq.s32	%p9, %r322, 0;
	@%p9 bra 	BB0_16;

BB0_12:
	ld.global.u32 	%r215, [%rd3];
	mul.wide.s32 	%rd61, %r322, 24;
	add.s64 	%rd7, %rd45, %rd61;
	ld.global.u32 	%r216, [%rd7];
	or.b32  	%r327, %r216, %r327;
	st.global.u32 	[%rd41], %r327;
	ld.global.u32 	%r218, [%rd7+4];
	or.b32  	%r326, %r218, %r326;
	st.global.u32 	[%rd41+4], %r326;
	ld.global.u32 	%r219, [%rd7+8];
	or.b32  	%r325, %r219, %r325;
	st.global.u32 	[%rd41+8], %r325;
	ld.global.u32 	%r220, [%rd7+12];
	or.b32  	%r324, %r220, %r324;
	st.global.u32 	[%rd41+12], %r324;
	mov.u32 	%r221, 29;
	sub.s32 	%r222, %r221, %r8;
	shl.b32 	%r224, %r201, %r222;
	and.b32  	%r225, %r215, %r224;
	setp.eq.s32	%p11, %r225, 0;
	@%p11 bra 	BB0_14;
	bra.uni 	BB0_13;

BB0_14:
	ld.global.u32 	%r319, [%rd7+16];
	setp.eq.s32	%p13, %r319, 0;
	@%p13 bra 	BB0_16;
	bra.uni 	BB0_15;

BB0_13:
	ld.global.u32 	%r319, [%rd7+20];
	setp.eq.s32	%p12, %r319, 0;
	@%p12 bra 	BB0_16;

BB0_15:
	add.s32 	%r8, %r8, 4;
	setp.lt.s32	%p14, %r8, 33;
	@%p14 bra 	BB0_3;

BB0_16:
	ld.global.u32 	%r43, [%rd3+4];
	mov.u32 	%r329, 0;
	mov.u32 	%r226, 1;
	mov.u32 	%r44, %r226;
	mov.u32 	%r341, %r329;
	mov.u32 	%r340, %r329;
	mov.u32 	%r339, %r329;
	mov.u32 	%r338, %r329;

BB0_17:
	cvta.to.global.u64 	%rd65, %rd31;
	mul.wide.s32 	%rd66, %r329, 24;
	add.s64 	%rd8, %rd65, %rd66;
	ld.global.u32 	%r232, [%rd8];
	or.b32  	%r341, %r232, %r341;
	ld.global.u32 	%r233, [%rd8+4];
	or.b32  	%r340, %r233, %r340;
	ld.global.u32 	%r234, [%rd8+8];
	or.b32  	%r339, %r234, %r339;
	ld.global.u32 	%r235, [%rd8+12];
	or.b32  	%r338, %r235, %r338;
	sub.s32 	%r237, %r188, %r44;
	shl.b32 	%r239, %r226, %r237;
	and.b32  	%r240, %r43, %r239;
	setp.eq.s32	%p15, %r240, 0;
	@%p15 bra 	BB0_19;
	bra.uni 	BB0_18;

BB0_19:
	ld.global.u32 	%r334, [%rd8+16];
	setp.eq.s32	%p17, %r334, 0;
	@%p17 bra 	BB0_30;
	bra.uni 	BB0_20;

BB0_18:
	ld.global.u32 	%r334, [%rd8+20];
	setp.eq.s32	%p16, %r334, 0;
	@%p16 bra 	BB0_30;

BB0_20:
	mul.wide.s32 	%rd68, %r334, 24;
	add.s64 	%rd9, %rd65, %rd68;
	ld.global.u32 	%r241, [%rd9];
	or.b32  	%r341, %r241, %r341;
	ld.global.u32 	%r242, [%rd9+4];
	or.b32  	%r340, %r242, %r340;
	ld.global.u32 	%r243, [%rd9+8];
	or.b32  	%r339, %r243, %r339;
	ld.global.u32 	%r244, [%rd9+12];
	or.b32  	%r338, %r244, %r338;
	mov.u32 	%r245, 31;
	sub.s32 	%r246, %r245, %r44;
	mov.u32 	%r247, 1;
	shl.b32 	%r248, %r247, %r246;
	and.b32  	%r249, %r43, %r248;
	setp.eq.s32	%p18, %r249, 0;
	@%p18 bra 	BB0_22;
	bra.uni 	BB0_21;

BB0_22:
	ld.global.u32 	%r335, [%rd9+16];
	setp.eq.s32	%p20, %r335, 0;
	@%p20 bra 	BB0_30;
	bra.uni 	BB0_23;

BB0_21:
	ld.global.u32 	%r335, [%rd9+20];
	setp.eq.s32	%p19, %r335, 0;
	@%p19 bra 	BB0_30;

BB0_23:
	mul.wide.s32 	%rd70, %r335, 24;
	add.s64 	%rd10, %rd65, %rd70;
	ld.global.u32 	%r250, [%rd10];
	or.b32  	%r341, %r250, %r341;
	ld.global.u32 	%r251, [%rd10+4];
	or.b32  	%r340, %r251, %r340;
	ld.global.u32 	%r252, [%rd10+8];
	or.b32  	%r339, %r252, %r339;
	ld.global.u32 	%r253, [%rd10+12];
	or.b32  	%r338, %r253, %r338;
	mov.u32 	%r254, 30;
	sub.s32 	%r255, %r254, %r44;
	shl.b32 	%r257, %r247, %r255;
	and.b32  	%r258, %r43, %r257;
	setp.eq.s32	%p21, %r258, 0;
	@%p21 bra 	BB0_25;
	bra.uni 	BB0_24;

BB0_25:
	ld.global.u32 	%r336, [%rd10+16];
	setp.eq.s32	%p23, %r336, 0;
	@%p23 bra 	BB0_30;
	bra.uni 	BB0_26;

BB0_24:
	ld.global.u32 	%r336, [%rd10+20];
	setp.eq.s32	%p22, %r336, 0;
	@%p22 bra 	BB0_30;

BB0_26:
	mul.wide.s32 	%rd72, %r336, 24;
	add.s64 	%rd11, %rd65, %rd72;
	ld.global.u32 	%r259, [%rd11];
	or.b32  	%r341, %r259, %r341;
	ld.global.u32 	%r260, [%rd11+4];
	or.b32  	%r340, %r260, %r340;
	ld.global.u32 	%r261, [%rd11+8];
	or.b32  	%r339, %r261, %r339;
	ld.global.u32 	%r262, [%rd11+12];
	or.b32  	%r338, %r262, %r338;
	mov.u32 	%r263, 29;
	sub.s32 	%r264, %r263, %r44;
	shl.b32 	%r266, %r247, %r264;
	and.b32  	%r267, %r43, %r266;
	setp.eq.s32	%p24, %r267, 0;
	@%p24 bra 	BB0_28;
	bra.uni 	BB0_27;

BB0_28:
	ld.global.u32 	%r329, [%rd11+16];
	setp.eq.s32	%p26, %r329, 0;
	@%p26 bra 	BB0_30;
	bra.uni 	BB0_29;

BB0_27:
	ld.global.u32 	%r329, [%rd11+20];
	setp.eq.s32	%p25, %r329, 0;
	@%p25 bra 	BB0_30;

BB0_29:
	add.s32 	%r44, %r44, 4;
	setp.lt.s32	%p27, %r44, 33;
	@%p27 bra 	BB0_17;

BB0_30:
	and.b32  	%r269, %r327, %r341;
	st.global.u32 	[%rd41], %r269;
	and.b32  	%r270, %r326, %r340;
	st.global.u32 	[%rd41+4], %r270;
	and.b32  	%r271, %r325, %r339;
	st.global.u32 	[%rd41+8], %r271;
	and.b32  	%r272, %r324, %r338;
	st.global.u32 	[%rd41+12], %r272;
	ld.global.u32 	%r273, [%rd3+16];
	mul.wide.s32 	%rd80, %r273, 4;
	add.s64 	%rd81, %rd79, %rd80;
	ld.global.u32 	%r274, [%rd81];
	and.b32  	%r83, %r274, %r269;
	st.global.u32 	[%rd41], %r83;
	ld.global.u32 	%r275, [%rd3+16];
	add.s32 	%r276, %r275, 4;
	mul.wide.s32 	%rd82, %r276, 4;
	add.s64 	%rd83, %rd79, %rd82;
	ld.global.u32 	%r277, [%rd83];
	and.b32  	%r84, %r277, %r270;
	st.global.u32 	[%rd41+4], %r84;
	ld.global.u32 	%r278, [%rd3+16];
	add.s32 	%r279, %r278, 8;
	mul.wide.s32 	%rd84, %r279, 4;
	add.s64 	%rd85, %rd79, %rd84;
	ld.global.u32 	%r280, [%rd85];
	and.b32  	%r85, %r280, %r271;
	st.global.u32 	[%rd41+8], %r85;
	ld.global.u32 	%r281, [%rd3+16];
	add.s32 	%r282, %r281, 12;
	mul.wide.s32 	%rd86, %r282, 4;
	add.s64 	%rd87, %rd79, %rd86;
	ld.global.u32 	%r283, [%rd87];
	and.b32  	%r86, %r283, %r272;
	st.global.u32 	[%rd41+12], %r86;
	mov.pred 	%p28, 0;
	@%p28 bra 	BB0_32;

BB0_31:
	shl.b64 	%rd88, %rd134, 2;
	add.s64 	%rd89, %rd1, %rd88;
	mov.u32 	%r284, 0;
	st.local.u32 	[%rd89], %r284;
	add.s64 	%rd134, %rd134, 1;
	setp.lt.u64	%p29, %rd134, 125;
	@%p29 bra 	BB0_31;

BB0_32:
	cvta.to.global.u64 	%rd90, %rd33;
	ld.global.u32 	%r89, [%rd90+36];
	st.local.u32 	[%rd1], %r89;
	ld.global.u32 	%r88, [%rd3+8];
	mov.u32 	%r344, 0;
	mov.u32 	%r90, 1;
	mov.u32 	%r356, %r344;
	mov.u32 	%r355, %r344;
	mov.u32 	%r354, %r344;
	mov.u32 	%r353, %r344;
	bra.uni 	BB0_33;

BB0_77:
	ld.local.u32 	%r89, [%rd16+4];
	mov.u32 	%r90, %r357;

BB0_33:
	mul.wide.s32 	%rd91, %r344, 4;
	add.s64 	%rd16, %rd1, %rd91;
	mul.wide.s32 	%rd93, %r89, 44;
	add.s64 	%rd94, %rd90, %rd93;
	add.s64 	%rd17, %rd94, 40;
	ld.global.u32 	%r291, [%rd94+40];
	setp.gt.u32	%p30, %r88, %r291;
	@%p30 bra 	BB0_34;
	bra.uni 	BB0_35;

BB0_34:
	mov.u32 	%r357, %r90;
	bra.uni 	BB0_52;

BB0_35:
	ld.global.u32 	%r292, [%rd17+-8];
	setp.lt.u32	%p31, %r88, %r292;
	@%p31 bra 	BB0_49;
	bra.uni 	BB0_36;

BB0_49:
	ld.global.u32 	%r118, [%rd17+-36];
	setp.eq.s32	%p37, %r118, 0;
	@%p37 bra 	BB0_50;
	bra.uni 	BB0_51;

BB0_50:
	mov.u32 	%r357, %r90;
	bra.uni 	BB0_52;

BB0_36:
	ld.global.u32 	%r293, [%rd17+-4];
	setp.gt.u32	%p32, %r88, %r293;
	@%p32 bra 	BB0_43;
	bra.uni 	BB0_37;

BB0_43:
	ld.global.u32 	%r111, [%rd17+-36];
	setp.eq.s32	%p35, %r111, 0;
	@%p35 bra 	BB0_44;
	bra.uni 	BB0_45;

BB0_44:
	mov.u32 	%r352, %r90;
	bra.uni 	BB0_46;

BB0_51:
	add.s32 	%r357, %r90, 1;
	mul.wide.s32 	%rd109, %r90, 4;
	add.s64 	%rd110, %rd1, %rd109;
	st.local.u32 	[%rd110], %r118;
	bra.uni 	BB0_52;

BB0_37:
	ld.global.u32 	%r96, [%rd17+-24];
	ld.global.u32 	%r97, [%rd17+-20];
	ld.global.u32 	%r98, [%rd17+-16];
	ld.global.u32 	%r99, [%rd17+-12];
	ld.global.u32 	%r100, [%rd17+-36];
	setp.eq.s32	%p33, %r100, 0;
	@%p33 bra 	BB0_38;
	bra.uni 	BB0_39;

BB0_38:
	mov.u32 	%r350, %r90;
	bra.uni 	BB0_40;

BB0_45:
	add.s32 	%r352, %r90, 1;
	mul.wide.s32 	%rd102, %r90, 4;
	add.s64 	%rd103, %rd1, %rd102;
	st.local.u32 	[%rd103], %r111;
	ld.local.u32 	%r89, [%rd16];

BB0_46:
	mul.wide.s32 	%rd105, %r89, 44;
	add.s64 	%rd106, %rd90, %rd105;
	ld.global.u32 	%r116, [%rd106+8];
	setp.eq.s32	%p36, %r116, 0;
	@%p36 bra 	BB0_47;
	bra.uni 	BB0_48;

BB0_47:
	mov.u32 	%r357, %r352;
	bra.uni 	BB0_52;

BB0_39:
	add.s32 	%r350, %r90, 1;
	mul.wide.s32 	%rd95, %r90, 4;
	add.s64 	%rd96, %rd1, %rd95;
	st.local.u32 	[%rd96], %r100;
	ld.local.u32 	%r89, [%rd16];

BB0_40:
	or.b32  	%r356, %r96, %r356;
	or.b32  	%r355, %r97, %r355;
	or.b32  	%r354, %r98, %r354;
	or.b32  	%r353, %r99, %r353;
	mul.wide.s32 	%rd98, %r89, 44;
	add.s64 	%rd99, %rd90, %rd98;
	ld.global.u32 	%r109, [%rd99+8];
	setp.eq.s32	%p34, %r109, 0;
	@%p34 bra 	BB0_41;
	bra.uni 	BB0_42;

BB0_41:
	mov.u32 	%r357, %r350;
	bra.uni 	BB0_52;

BB0_48:
	add.s32 	%r357, %r352, 1;
	mul.wide.s32 	%rd107, %r352, 4;
	add.s64 	%rd108, %rd1, %rd107;
	st.local.u32 	[%rd108], %r116;
	bra.uni 	BB0_52;

BB0_42:
	add.s32 	%r357, %r350, 1;
	mul.wide.s32 	%rd100, %r350, 4;
	add.s64 	%rd101, %rd1, %rd100;
	st.local.u32 	[%rd101], %r109;

BB0_52:
	add.s32 	%r344, %r344, 1;
	sub.s32 	%r294, %r357, %r344;
	setp.gt.s32	%p38, %r294, 0;
	cvta.to.global.u64 	%rd19, %rd34;
	@%p38 bra 	BB0_77;

	and.b32  	%r126, %r83, %r356;
	st.global.u32 	[%rd41], %r126;
	and.b32  	%r127, %r84, %r355;
	st.global.u32 	[%rd41+4], %r127;
	and.b32  	%r128, %r85, %r354;
	st.global.u32 	[%rd41+8], %r128;
	and.b32  	%r129, %r86, %r353;
	st.global.u32 	[%rd41+12], %r129;
	mov.u64 	%rd135, 0;
	@%p28 bra 	BB0_55;

BB0_54:
	shl.b64 	%rd115, %rd135, 2;
	add.s64 	%rd116, %rd2, %rd115;
	mov.u32 	%r295, 0;
	st.local.u32 	[%rd116], %r295;
	add.s64 	%rd135, %rd135, 1;
	setp.lt.u64	%p40, %rd135, 125;
	@%p40 bra 	BB0_54;

BB0_55:
	ld.global.u32 	%r132, [%rd19+36];
	st.local.u32 	[%rd2], %r132;
	ld.global.u32 	%r131, [%rd3+12];
	cvt.s64.s32	%rd26, %r313;
	mov.u32 	%r360, 0;
	mov.u32 	%r133, 1;
	mov.u32 	%r372, %r360;
	mov.u32 	%r371, %r360;
	mov.u32 	%r370, %r360;
	mov.u32 	%r369, %r360;
	bra.uni 	BB0_56;

BB0_76:
	ld.local.u32 	%r132, [%rd27+4];

BB0_56:
	mul.wide.s32 	%rd117, %r360, 4;
	add.s64 	%rd27, %rd2, %rd117;
	mul.wide.s32 	%rd119, %r132, 44;
	add.s64 	%rd120, %rd19, %rd119;
	add.s64 	%rd28, %rd120, 40;
	ld.global.u32 	%r302, [%rd120+40];
	setp.gt.u32	%p41, %r131, %r302;
	@%p41 bra 	BB0_73;

	ld.global.u32 	%r303, [%rd28+-8];
	setp.lt.u32	%p42, %r131, %r303;
	mul.wide.s32 	%rd121, %r133, 4;
	add.s64 	%rd29, %rd2, %rd121;
	@%p42 bra 	BB0_71;
	bra.uni 	BB0_58;

BB0_71:
	ld.global.u32 	%r161, [%rd28+-36];
	setp.eq.s32	%p48, %r161, 0;
	@%p48 bra 	BB0_73;

	add.s32 	%r133, %r133, 1;
	st.local.u32 	[%rd29], %r161;
	bra.uni 	BB0_73;

BB0_58:
	ld.global.u32 	%r304, [%rd28+-4];
	setp.gt.u32	%p43, %r131, %r304;
	@%p43 bra 	BB0_65;
	bra.uni 	BB0_59;

BB0_65:
	ld.global.u32 	%r154, [%rd28+-36];
	setp.eq.s32	%p46, %r154, 0;
	@%p46 bra 	BB0_66;
	bra.uni 	BB0_67;

BB0_66:
	mov.u32 	%r368, %r133;
	bra.uni 	BB0_68;

BB0_59:
	ld.global.u32 	%r139, [%rd28+-24];
	ld.global.u32 	%r140, [%rd28+-20];
	ld.global.u32 	%r141, [%rd28+-16];
	ld.global.u32 	%r142, [%rd28+-12];
	ld.global.u32 	%r143, [%rd28+-36];
	setp.eq.s32	%p44, %r143, 0;
	@%p44 bra 	BB0_60;
	bra.uni 	BB0_61;

BB0_60:
	mov.u32 	%r366, %r133;
	bra.uni 	BB0_62;

BB0_67:
	add.s32 	%r368, %r133, 1;
	st.local.u32 	[%rd29], %r154;
	ld.local.u32 	%r132, [%rd27];

BB0_68:
	mul.wide.s32 	%rd130, %r132, 44;
	add.s64 	%rd131, %rd19, %rd130;
	ld.global.u32 	%r159, [%rd131+8];
	setp.eq.s32	%p47, %r159, 0;
	@%p47 bra 	BB0_69;
	bra.uni 	BB0_70;

BB0_69:
	mov.u32 	%r133, %r368;
	bra.uni 	BB0_73;

BB0_61:
	add.s32 	%r366, %r133, 1;
	st.local.u32 	[%rd29], %r143;
	ld.local.u32 	%r132, [%rd27];

BB0_62:
	or.b32  	%r372, %r139, %r372;
	or.b32  	%r371, %r140, %r371;
	or.b32  	%r370, %r141, %r370;
	or.b32  	%r369, %r142, %r369;
	mul.wide.s32 	%rd125, %r132, 44;
	add.s64 	%rd126, %rd19, %rd125;
	ld.global.u32 	%r152, [%rd126+8];
	setp.eq.s32	%p45, %r152, 0;
	@%p45 bra 	BB0_63;
	bra.uni 	BB0_64;

BB0_63:
	mov.u32 	%r133, %r366;
	bra.uni 	BB0_73;

BB0_70:
	add.s32 	%r133, %r368, 1;
	mul.wide.s32 	%rd132, %r368, 4;
	add.s64 	%rd133, %rd2, %rd132;
	st.local.u32 	[%rd133], %r159;
	bra.uni 	BB0_73;

BB0_64:
	add.s32 	%r133, %r366, 1;
	mul.wide.s32 	%rd127, %r366, 4;
	add.s64 	%rd128, %rd2, %rd127;
	st.local.u32 	[%rd128], %r152;

BB0_73:
	add.s32 	%r360, %r360, 1;
	sub.s32 	%r305, %r133, %r360;
	setp.gt.s32	%p49, %r305, 0;
	@%p49 bra 	BB0_76;

	cvt.u32.u64	%r306, %rd26;
	and.b32  	%r307, %r126, %r372;
	st.global.u32 	[%rd41], %r307;
	and.b32  	%r308, %r127, %r371;
	st.global.u32 	[%rd41+4], %r308;
	and.b32  	%r309, %r128, %r370;
	st.global.u32 	[%rd41+8], %r309;
	and.b32  	%r310, %r129, %r369;
	st.global.u32 	[%rd41+12], %r310;
	mov.u32 	%r312, %nctaid.x;
	mad.lo.s32 	%r313, %r312, %r173, %r306;
	setp.lt.s32	%p50, %r313, %r172;
	@%p50 bra 	BB0_2;

BB0_75:
	ret;
}


