{"vcs1":{"timestamp_begin":1746807260.420405350, "rt":5.78, "ut":5.42, "st":0.30}}
{"vcselab":{"timestamp_begin":1746807266.285794274, "rt":0.30, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1746807266.643012233, "rt":0.29, "ut":0.15, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746807260.100983072}
{"VCS_COMP_START_TIME": 1746807260.100983072}
{"VCS_COMP_END_TIME": 1746807267.004731570}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380392}}
{"vcselab": {"peak_mem": 174920}}
