// Seed: 3479634916
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    output wor id_2,
    input uwire id_3,
    output tri1 id_4,
    input supply1 id_5#(
        .id_13(1),
        .id_14(-1'h0)
    ),
    output wire id_6,
    input supply0 id_7,
    input wire id_8,
    output supply0 id_9,
    output wand id_10,
    input supply0 id_11
);
  assign id_9 = id_8;
endmodule
module module_1 #(
    parameter id_16 = 32'd31
) (
    input wire id_0,
    output uwire id_1,
    output wor id_2,
    output tri1 id_3,
    output supply0 id_4[-1 : id_16],
    output tri0 id_5
    , id_25,
    input tri0 id_6,
    input wand id_7,
    input tri0 id_8,
    output tri0 id_9,
    input tri0 id_10,
    output wor id_11,
    input wand id_12,
    input tri0 id_13,
    input tri id_14,
    output wire id_15,
    input wor _id_16,
    output wand id_17#(
        .id_26(-1),
        .id_27(1),
        .id_28(1)
    ),
    input tri1 id_18,
    output wand id_19,
    output tri0 id_20,
    input wand id_21,
    input tri id_22,
    input wire id_23
);
  logic [7:0][-1 : -1 'b0] id_29, id_30 = 1'b0;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_5,
      id_21,
      id_19,
      id_22,
      id_5,
      id_18,
      id_23,
      id_3,
      id_5,
      id_13
  );
  assign modCall_1.id_8 = 0;
endmodule
