#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jan  6 22:04:06 2019
# Process ID: 7284
# Current directory: E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1592 E:\Xilinx\Artix-7\Workspace-DDR3-DB2\Test08_GMII_Ethernet\project_1.xpr
# Log file: E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/vivado.log
# Journal file: E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.xpr
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {512} CONFIG.data_width {32} CONFIG.memory_type {simple_dual_port_ram}] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 2 dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.ip_user_files -ipstatic_source_dir E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.cache/compile_simlib/modelsim} {questa=E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.cache/compile_simlib/questa} {riviera=E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.cache/compile_simlib/riviera} {activehdl=E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 2
wait_on_run synth_1
file mkdir E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1
file mkdir E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1/new
close [ open E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1/new/GMII_ETH.xdc w ]
add_files -fileset constrs_1 E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1/new/GMII_ETH.xdc
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {e_rxd[7]} {e_rxd[6]} {e_rxd[5]} {e_rxd[4]} {e_rxd[3]} {e_rxd[2]} {e_rxd[1]} {e_rxd[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {e_txd[7]} {e_txd[6]} {e_txd[5]} {e_txd[4]} {e_txd[3]} {e_txd[2]} {e_txd[1]} {e_txd[0]}]]
set_property target_constrs_file E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1/new/GMII_ETH.xdc [current_fileset -constrset]
save_constraints -force
place_ports fpga_gclk N11
place_ports reset_n K5
set_property IOSTANDARD LVCMOS33 [get_ports [list fpga_gclk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list e_txer]]
set_property IOSTANDARD LVCMOS33 [get_ports [list e_txen]]
set_property IOSTANDARD LVCMOS33 [get_ports [list e_txc]]
set_property IOSTANDARD LVCMOS33 [get_ports [list e_rxer]]
set_property IOSTANDARD LVCMOS33 [get_ports [list e_rxdv]]
set_property IOSTANDARD LVCMOS33 [get_ports [list e_rxc]]
set_property IOSTANDARD LVCMOS33 [get_ports [list e_reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list e_mdio]]
set_property IOSTANDARD LVCMOS33 [get_ports [list e_mdc]]
set_property IOSTANDARD LVCMOS33 [get_ports [list e_gtxc]]
save_constraints
place_ports e_gtxc B2
place_ports e_mdc G4
place_ports e_mdio G5
place_ports e_reset C4
place_ports e_rxc F5
place_ports e_rxdv F3
place_ports e_rxer B1
place_ports e_txc A4
place_ports e_txen C2
place_ports e_txer C7
save_constraints
place_ports {e_txd[0]} C3
place_ports {e_txd[1]} D4
place_ports {e_txd[2]} A3
place_ports {e_txd[3]} B4
place_ports {e_txd[4]} A5
place_ports {e_txd[5]} D5
place_ports {e_txd[6]} D6
place_ports {e_txd[7]} C6
save_constraints
place_ports {e_rxd[0]} F4
place_ports {e_rxd[1]} E1
place_ports {e_rxd[2]} F2
place_ports {e_rxd[3]} E5
place_ports {e_rxd[4]} D3
place_ports {e_rxd[5]} E3
place_ports {e_rxd[6]} D1
place_ports {e_rxd[7]} E2
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
close_design
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.runs/impl_1/ethernet_test.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.runs/impl_1/ethernet_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
