// Seed: 2406184656
module module_0 (
    input  tri0  id_0,
    output wand  id_1,
    output wand  id_2,
    input  tri0  id_3,
    output uwire id_4,
    input  tri   id_5,
    output wire  id_6
);
  assign id_4 = (id_0);
  wire id_8;
  wire id_9;
  timeunit 1ps;
endmodule
module module_1 #(
    parameter id_0 = 32'd30,
    parameter id_1 = 32'd73
) (
    input uwire _id_0,
    input wire _id_1,
    input wor id_2,
    output supply1 id_3,
    output supply0 id_4
);
  tri1  [id_0 : 1] id_6;
  logic [ -1 : -1] id_7;
  ;
  integer [-1  ==  id_1 : 1] id_8 = id_1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_4,
      id_2,
      id_4,
      id_2,
      id_3
  );
  assign modCall_1.id_1 = 0;
  assign id_3 = -1;
  assign id_6 = "" | id_8 & -1;
endmodule
