#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\SDKs\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\SDKs\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\SDKs\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\SDKs\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\SDKs\iverilog\lib\ivl\va_math.vpi";
S_000001d126ed65f0 .scope module, "pc_reg_test" "pc_reg_test" 2 3;
 .timescale 0 0;
v000001d126ea2e60_0 .var "clk", 0 0;
v000001d126ea2f00_0 .var "i", 3 0;
v000001d126ea2fa0_0 .net "pc_out", 7 0, v000001d126ea2d20_0;  1 drivers
v000001d126ea3040_0 .var "rst_n", 0 0;
S_000001d126ed6780 .scope module, "U_pc_reg" "pc_reg" 2 11, 3 11 0, S_000001d126ed65f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 8 "pc_out";
v000001d12700bba0_0 .net "clk", 0 0, v000001d126ea2e60_0;  1 drivers
v000001d126ea2d20_0 .var "pc_out", 7 0;
v000001d126ea2dc0_0 .net "rst_n", 0 0, v000001d126ea3040_0;  1 drivers
E_000001d126ec5cb0/0 .event negedge, v000001d126ea2dc0_0;
E_000001d126ec5cb0/1 .event posedge, v000001d12700bba0_0;
E_000001d126ec5cb0 .event/or E_000001d126ec5cb0/0, E_000001d126ec5cb0/1;
    .scope S_000001d126ed6780;
T_0 ;
    %wait E_000001d126ec5cb0;
    %load/vec4 v000001d126ea2dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d126ea2d20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d126ea2d20_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001d126ea2d20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d126ed6780;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d126ea2d20_0, 0;
    %end;
    .thread T_1;
    .scope S_000001d126ed65f0;
T_2 ;
    %delay 1, 0;
    %load/vec4 v000001d126ea2e60_0;
    %inv;
    %assign/vec4 v000001d126ea2e60_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d126ed65f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d126ea2e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d126ea3040_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d126ea2f00_0, 0, 4;
T_3.0 ;
    %load/vec4 v000001d126ea2f00_0;
    %cmpi/u 10, 0, 4;
    %jmp/0xz T_3.1, 5;
    %delay 1, 0;
    %load/vec4 v000001d126ea2f00_0;
    %addi 1, 0, 4;
    %store/vec4 v000001d126ea2f00_0, 0, 4;
    %jmp T_3.0;
T_3.1 ;
    %delay 1, 0;
    %load/vec4 v000001d126ea3040_0;
    %inv;
    %assign/vec4 v000001d126ea3040_0, 0;
    %delay 1, 0;
    %load/vec4 v000001d126ea3040_0;
    %inv;
    %assign/vec4 v000001d126ea3040_0, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d126ea2f00_0, 0, 4;
T_3.2 ;
    %load/vec4 v000001d126ea2f00_0;
    %cmpi/u 10, 0, 4;
    %jmp/0xz T_3.3, 5;
    %delay 1, 0;
    %load/vec4 v000001d126ea2f00_0;
    %addi 1, 0, 4;
    %store/vec4 v000001d126ea2f00_0, 0, 4;
    %jmp T_3.2;
T_3.3 ;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001d126ed65f0;
T_4 ;
    %vpi_call 2 33 "$dumpfile", "pc_reg_test.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d126ed65f0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\pc_reg\pc_reg_test.v";
    "././pc_reg/pc_reg.v";
