
STM32G431_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f34  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00014558  08004114  08004114  00005114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801866c  0801866c  0001a05c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801866c  0801866c  0001966c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018674  08018674  0001a05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018674  08018674  00019674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08018678  08018678  00019678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0801867c  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000360  2000005c  080186d8  0001a05c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003bc  080186d8  0001a3bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001a05c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d27f  00000000  00000000  0001a08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f98  00000000  00000000  0002730b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ed8  00000000  00000000  000292a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0001dff2  00000000  00000000  0002a180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000f9df  00000000  00000000  00048172  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000c2763  00000000  00000000  00057b51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0011a2b4  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 00000b67  00000000  00000000  0011a2f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004350  00000000  00000000  0011ae60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  0011f1b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000005c 	.word	0x2000005c
 80001fc:	00000000 	.word	0x00000000
 8000200:	080040fc 	.word	0x080040fc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000060 	.word	0x20000060
 800021c:	080040fc 	.word	0x080040fc

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <printtime>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void printtime(uint16_t x, uint16_t y, uint16_t color)
{
 80002c0:	b5b0      	push	{r4, r5, r7, lr}
 80002c2:	b08a      	sub	sp, #40	@ 0x28
 80002c4:	af02      	add	r7, sp, #8
 80002c6:	4603      	mov	r3, r0
 80002c8:	80fb      	strh	r3, [r7, #6]
 80002ca:	460b      	mov	r3, r1
 80002cc:	80bb      	strh	r3, [r7, #4]
 80002ce:	4613      	mov	r3, r2
 80002d0:	807b      	strh	r3, [r7, #2]
	char string[20] = {0};
 80002d2:	f107 0308 	add.w	r3, r7, #8
 80002d6:	2200      	movs	r2, #0
 80002d8:	601a      	str	r2, [r3, #0]
 80002da:	605a      	str	r2, [r3, #4]
 80002dc:	609a      	str	r2, [r3, #8]
 80002de:	60da      	str	r2, [r3, #12]
 80002e0:	611a      	str	r2, [r3, #16]
	uint32_t time = timestamp / 1000;
 80002e2:	4b1c      	ldr	r3, [pc, #112]	@ (8000354 <printtime+0x94>)
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	4a1c      	ldr	r2, [pc, #112]	@ (8000358 <printtime+0x98>)
 80002e8:	fba2 2303 	umull	r2, r3, r2, r3
 80002ec:	099b      	lsrs	r3, r3, #6
 80002ee:	61fb      	str	r3, [r7, #28]
	sprintf(string, "%2.2lu:%2.2lu:%2.2lu", time / 3600, (time % 3600) / 60, time % 60);
 80002f0:	69fb      	ldr	r3, [r7, #28]
 80002f2:	4a1a      	ldr	r2, [pc, #104]	@ (800035c <printtime+0x9c>)
 80002f4:	fba2 2303 	umull	r2, r3, r2, r3
 80002f8:	0adc      	lsrs	r4, r3, #11
 80002fa:	69fa      	ldr	r2, [r7, #28]
 80002fc:	4b17      	ldr	r3, [pc, #92]	@ (800035c <printtime+0x9c>)
 80002fe:	fba3 1302 	umull	r1, r3, r3, r2
 8000302:	0adb      	lsrs	r3, r3, #11
 8000304:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8000308:	fb01 f303 	mul.w	r3, r1, r3
 800030c:	1ad3      	subs	r3, r2, r3
 800030e:	4a14      	ldr	r2, [pc, #80]	@ (8000360 <printtime+0xa0>)
 8000310:	fba2 2303 	umull	r2, r3, r2, r3
 8000314:	095d      	lsrs	r5, r3, #5
 8000316:	69f9      	ldr	r1, [r7, #28]
 8000318:	4b11      	ldr	r3, [pc, #68]	@ (8000360 <printtime+0xa0>)
 800031a:	fba3 2301 	umull	r2, r3, r3, r1
 800031e:	095a      	lsrs	r2, r3, #5
 8000320:	4613      	mov	r3, r2
 8000322:	011b      	lsls	r3, r3, #4
 8000324:	1a9b      	subs	r3, r3, r2
 8000326:	009b      	lsls	r3, r3, #2
 8000328:	1aca      	subs	r2, r1, r3
 800032a:	f107 0008 	add.w	r0, r7, #8
 800032e:	9200      	str	r2, [sp, #0]
 8000330:	462b      	mov	r3, r5
 8000332:	4622      	mov	r2, r4
 8000334:	490b      	ldr	r1, [pc, #44]	@ (8000364 <printtime+0xa4>)
 8000336:	f003 fa41 	bl	80037bc <siprintf>
	ST7735_DrawString(x, y, string, color);
 800033a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800033e:	f107 0208 	add.w	r2, r7, #8
 8000342:	88b9      	ldrh	r1, [r7, #4]
 8000344:	88f8      	ldrh	r0, [r7, #6]
 8000346:	f000 fbc5 	bl	8000ad4 <ST7735_DrawString>
}
 800034a:	bf00      	nop
 800034c:	3720      	adds	r7, #32
 800034e:	46bd      	mov	sp, r7
 8000350:	bdb0      	pop	{r4, r5, r7, pc}
 8000352:	bf00      	nop
 8000354:	20000128 	.word	0x20000128
 8000358:	10624dd3 	.word	0x10624dd3
 800035c:	91a2b3c5 	.word	0x91a2b3c5
 8000360:	88888889 	.word	0x88888889
 8000364:	08004114 	.word	0x08004114

08000368 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b086      	sub	sp, #24
 800036c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800036e:	f000 fee2 	bl	8001136 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000372:	f000 f89b 	bl	80004ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000376:	f000 f99b 	bl	80006b0 <MX_GPIO_Init>
  MX_SPI2_Init();
 800037a:	f000 f8e1 	bl	8000540 <MX_SPI2_Init>
  MX_TIM17_Init();
 800037e:	f000 f91d 	bl	80005bc <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */


  uint16_t dutyCycle = 65535;
 8000382:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000386:	807b      	strh	r3, [r7, #2]
  __HAL_TIM_SET_COMPARE(&htim17, TIM_CHANNEL_1, dutyCycle);
 8000388:	4b44      	ldr	r3, [pc, #272]	@ (800049c <main+0x134>)
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	887a      	ldrh	r2, [r7, #2]
 800038e:	635a      	str	r2, [r3, #52]	@ 0x34
  HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
 8000390:	2100      	movs	r1, #0
 8000392:	4842      	ldr	r0, [pc, #264]	@ (800049c <main+0x134>)
 8000394:	f002 fbc0 	bl	8002b18 <HAL_TIM_PWM_Start>
  ST7735_Init();
 8000398:	f000 fa56 	bl	8000848 <ST7735_Init>
  ST7735_FillScreen(0);
 800039c:	2000      	movs	r0, #0
 800039e:	f000 fcdf 	bl	8000d60 <ST7735_FillScreen>
  int16_t x = 0;
 80003a2:	2300      	movs	r3, #0
 80003a4:	81fb      	strh	r3, [r7, #14]
  int16_t y = 0;
 80003a6:	2300      	movs	r3, #0
 80003a8:	81bb      	strh	r3, [r7, #12]
  uint8_t xdir = 1;
 80003aa:	2301      	movs	r3, #1
 80003ac:	72fb      	strb	r3, [r7, #11]
  uint8_t ydir = 1;
 80003ae:	2301      	movs	r3, #1
 80003b0:	72bb      	strb	r3, [r7, #10]
  uint8_t trigger = 0;
 80003b2:	2300      	movs	r3, #0
 80003b4:	727b      	strb	r3, [r7, #9]
  uint32_t temptime = timestamp;
 80003b6:	4b3a      	ldr	r3, [pc, #232]	@ (80004a0 <main+0x138>)
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	607b      	str	r3, [r7, #4]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	if(x > 111) xdir = 0;
 80003bc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80003c0:	2b6f      	cmp	r3, #111	@ 0x6f
 80003c2:	dd01      	ble.n	80003c8 <main+0x60>
 80003c4:	2300      	movs	r3, #0
 80003c6:	72fb      	strb	r3, [r7, #11]
	if(y > 117) ydir = 0;
 80003c8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80003cc:	2b75      	cmp	r3, #117	@ 0x75
 80003ce:	dd01      	ble.n	80003d4 <main+0x6c>
 80003d0:	2300      	movs	r3, #0
 80003d2:	72bb      	strb	r3, [r7, #10]
	if(x < 1) xdir = 1;
 80003d4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80003d8:	2b00      	cmp	r3, #0
 80003da:	dc01      	bgt.n	80003e0 <main+0x78>
 80003dc:	2301      	movs	r3, #1
 80003de:	72fb      	strb	r3, [r7, #11]
	if(y < 1) ydir = 1;
 80003e0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	dc01      	bgt.n	80003ec <main+0x84>
 80003e8:	2301      	movs	r3, #1
 80003ea:	72bb      	strb	r3, [r7, #10]
	if((timestamp - temptime) >= 3000) {
 80003ec:	4b2c      	ldr	r3, [pc, #176]	@ (80004a0 <main+0x138>)
 80003ee:	681a      	ldr	r2, [r3, #0]
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	1ad3      	subs	r3, r2, r3
 80003f4:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80003f8:	4293      	cmp	r3, r2
 80003fa:	d90a      	bls.n	8000412 <main+0xaa>
			temptime = timestamp;
 80003fc:	4b28      	ldr	r3, [pc, #160]	@ (80004a0 <main+0x138>)
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	607b      	str	r3, [r7, #4]
			if(trigger) trigger = 0;
 8000402:	7a7b      	ldrb	r3, [r7, #9]
 8000404:	2b00      	cmp	r3, #0
 8000406:	d002      	beq.n	800040e <main+0xa6>
 8000408:	2300      	movs	r3, #0
 800040a:	727b      	strb	r3, [r7, #9]
 800040c:	e001      	b.n	8000412 <main+0xaa>
			else trigger = 1;
 800040e:	2301      	movs	r3, #1
 8000410:	727b      	strb	r3, [r7, #9]
		}

	if(trigger) printimage(0, 0, 159, 127, gImage_butterfly, 40960);
 8000412:	7a7b      	ldrb	r3, [r7, #9]
 8000414:	2b00      	cmp	r3, #0
 8000416:	d00b      	beq.n	8000430 <main+0xc8>
 8000418:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 800041c:	9301      	str	r3, [sp, #4]
 800041e:	4b21      	ldr	r3, [pc, #132]	@ (80004a4 <main+0x13c>)
 8000420:	9300      	str	r3, [sp, #0]
 8000422:	237f      	movs	r3, #127	@ 0x7f
 8000424:	229f      	movs	r2, #159	@ 0x9f
 8000426:	2100      	movs	r1, #0
 8000428:	2000      	movs	r0, #0
 800042a:	f000 fcab 	bl	8000d84 <printimage>
 800042e:	e00a      	b.n	8000446 <main+0xde>
	else printimage(0, 0, 159, 127, gImage_tiger, 40960);
 8000430:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8000434:	9301      	str	r3, [sp, #4]
 8000436:	4b1c      	ldr	r3, [pc, #112]	@ (80004a8 <main+0x140>)
 8000438:	9300      	str	r3, [sp, #0]
 800043a:	237f      	movs	r3, #127	@ 0x7f
 800043c:	229f      	movs	r2, #159	@ 0x9f
 800043e:	2100      	movs	r1, #0
 8000440:	2000      	movs	r0, #0
 8000442:	f000 fc9f 	bl	8000d84 <printimage>
	//ST7735_FillRectangle(x, y, 48, 1, 0);
	//ST7735_FillRectangle(x, y, 1, 10, 0);
	if(xdir) x++; else x--;
 8000446:	7afb      	ldrb	r3, [r7, #11]
 8000448:	2b00      	cmp	r3, #0
 800044a:	d006      	beq.n	800045a <main+0xf2>
 800044c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000450:	b29b      	uxth	r3, r3
 8000452:	3301      	adds	r3, #1
 8000454:	b29b      	uxth	r3, r3
 8000456:	81fb      	strh	r3, [r7, #14]
 8000458:	e005      	b.n	8000466 <main+0xfe>
 800045a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800045e:	b29b      	uxth	r3, r3
 8000460:	3b01      	subs	r3, #1
 8000462:	b29b      	uxth	r3, r3
 8000464:	81fb      	strh	r3, [r7, #14]
	if(ydir) y++; else y--;
 8000466:	7abb      	ldrb	r3, [r7, #10]
 8000468:	2b00      	cmp	r3, #0
 800046a:	d006      	beq.n	800047a <main+0x112>
 800046c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000470:	b29b      	uxth	r3, r3
 8000472:	3301      	adds	r3, #1
 8000474:	b29b      	uxth	r3, r3
 8000476:	81bb      	strh	r3, [r7, #12]
 8000478:	e005      	b.n	8000486 <main+0x11e>
 800047a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800047e:	b29b      	uxth	r3, r3
 8000480:	3b01      	subs	r3, #1
 8000482:	b29b      	uxth	r3, r3
 8000484:	81bb      	strh	r3, [r7, #12]
	printtime(x, y, ST7735_LIGHTGREEN);
 8000486:	89fb      	ldrh	r3, [r7, #14]
 8000488:	89b9      	ldrh	r1, [r7, #12]
 800048a:	f240 72ef 	movw	r2, #2031	@ 0x7ef
 800048e:	4618      	mov	r0, r3
 8000490:	f7ff ff16 	bl	80002c0 <printtime>
	HAL_Delay(100);
 8000494:	2064      	movs	r0, #100	@ 0x64
 8000496:	f000 fead 	bl	80011f4 <HAL_Delay>
	if(x > 111) xdir = 0;
 800049a:	e78f      	b.n	80003bc <main+0x54>
 800049c:	200000dc 	.word	0x200000dc
 80004a0:	20000128 	.word	0x20000128
 80004a4:	0800e12c 	.word	0x0800e12c
 80004a8:	0800412c 	.word	0x0800412c

080004ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b094      	sub	sp, #80	@ 0x50
 80004b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004b2:	f107 0318 	add.w	r3, r7, #24
 80004b6:	2238      	movs	r2, #56	@ 0x38
 80004b8:	2100      	movs	r1, #0
 80004ba:	4618      	mov	r0, r3
 80004bc:	f003 f9a0 	bl	8003800 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004c0:	1d3b      	adds	r3, r7, #4
 80004c2:	2200      	movs	r2, #0
 80004c4:	601a      	str	r2, [r3, #0]
 80004c6:	605a      	str	r2, [r3, #4]
 80004c8:	609a      	str	r2, [r3, #8]
 80004ca:	60da      	str	r2, [r3, #12]
 80004cc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80004ce:	2000      	movs	r0, #0
 80004d0:	f001 f93a 	bl	8001748 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80004d4:	2301      	movs	r3, #1
 80004d6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80004d8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80004dc:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004de:	2302      	movs	r3, #2
 80004e0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80004e2:	2303      	movs	r3, #3
 80004e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80004e6:	2302      	movs	r3, #2
 80004e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80004ea:	2355      	movs	r3, #85	@ 0x55
 80004ec:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80004ee:	2302      	movs	r3, #2
 80004f0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80004f2:	2302      	movs	r3, #2
 80004f4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80004f6:	2302      	movs	r3, #2
 80004f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004fa:	f107 0318 	add.w	r3, r7, #24
 80004fe:	4618      	mov	r0, r3
 8000500:	f001 f9d6 	bl	80018b0 <HAL_RCC_OscConfig>
 8000504:	4603      	mov	r3, r0
 8000506:	2b00      	cmp	r3, #0
 8000508:	d001      	beq.n	800050e <SystemClock_Config+0x62>
  {
    Error_Handler();
 800050a:	f000 f95f 	bl	80007cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800050e:	230f      	movs	r3, #15
 8000510:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000512:	2303      	movs	r3, #3
 8000514:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000516:	2300      	movs	r3, #0
 8000518:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800051a:	2300      	movs	r3, #0
 800051c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800051e:	2300      	movs	r3, #0
 8000520:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000522:	1d3b      	adds	r3, r7, #4
 8000524:	2104      	movs	r1, #4
 8000526:	4618      	mov	r0, r3
 8000528:	f001 fcd4 	bl	8001ed4 <HAL_RCC_ClockConfig>
 800052c:	4603      	mov	r3, r0
 800052e:	2b00      	cmp	r3, #0
 8000530:	d001      	beq.n	8000536 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000532:	f000 f94b 	bl	80007cc <Error_Handler>
  }
}
 8000536:	bf00      	nop
 8000538:	3750      	adds	r7, #80	@ 0x50
 800053a:	46bd      	mov	sp, r7
 800053c:	bd80      	pop	{r7, pc}
	...

08000540 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000544:	4b1b      	ldr	r3, [pc, #108]	@ (80005b4 <MX_SPI2_Init+0x74>)
 8000546:	4a1c      	ldr	r2, [pc, #112]	@ (80005b8 <MX_SPI2_Init+0x78>)
 8000548:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800054a:	4b1a      	ldr	r3, [pc, #104]	@ (80005b4 <MX_SPI2_Init+0x74>)
 800054c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000550:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000552:	4b18      	ldr	r3, [pc, #96]	@ (80005b4 <MX_SPI2_Init+0x74>)
 8000554:	2200      	movs	r2, #0
 8000556:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000558:	4b16      	ldr	r3, [pc, #88]	@ (80005b4 <MX_SPI2_Init+0x74>)
 800055a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800055e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000560:	4b14      	ldr	r3, [pc, #80]	@ (80005b4 <MX_SPI2_Init+0x74>)
 8000562:	2200      	movs	r2, #0
 8000564:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000566:	4b13      	ldr	r3, [pc, #76]	@ (80005b4 <MX_SPI2_Init+0x74>)
 8000568:	2200      	movs	r2, #0
 800056a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800056c:	4b11      	ldr	r3, [pc, #68]	@ (80005b4 <MX_SPI2_Init+0x74>)
 800056e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000572:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000574:	4b0f      	ldr	r3, [pc, #60]	@ (80005b4 <MX_SPI2_Init+0x74>)
 8000576:	2210      	movs	r2, #16
 8000578:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800057a:	4b0e      	ldr	r3, [pc, #56]	@ (80005b4 <MX_SPI2_Init+0x74>)
 800057c:	2200      	movs	r2, #0
 800057e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000580:	4b0c      	ldr	r3, [pc, #48]	@ (80005b4 <MX_SPI2_Init+0x74>)
 8000582:	2200      	movs	r2, #0
 8000584:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000586:	4b0b      	ldr	r3, [pc, #44]	@ (80005b4 <MX_SPI2_Init+0x74>)
 8000588:	2200      	movs	r2, #0
 800058a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800058c:	4b09      	ldr	r3, [pc, #36]	@ (80005b4 <MX_SPI2_Init+0x74>)
 800058e:	2207      	movs	r2, #7
 8000590:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000592:	4b08      	ldr	r3, [pc, #32]	@ (80005b4 <MX_SPI2_Init+0x74>)
 8000594:	2200      	movs	r2, #0
 8000596:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000598:	4b06      	ldr	r3, [pc, #24]	@ (80005b4 <MX_SPI2_Init+0x74>)
 800059a:	2208      	movs	r2, #8
 800059c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800059e:	4805      	ldr	r0, [pc, #20]	@ (80005b4 <MX_SPI2_Init+0x74>)
 80005a0:	f001 fe7c 	bl	800229c <HAL_SPI_Init>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80005aa:	f000 f90f 	bl	80007cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80005ae:	bf00      	nop
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	bf00      	nop
 80005b4:	20000078 	.word	0x20000078
 80005b8:	40003800 	.word	0x40003800

080005bc <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b094      	sub	sp, #80	@ 0x50
 80005c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80005c2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80005c6:	2200      	movs	r2, #0
 80005c8:	601a      	str	r2, [r3, #0]
 80005ca:	605a      	str	r2, [r3, #4]
 80005cc:	609a      	str	r2, [r3, #8]
 80005ce:	60da      	str	r2, [r3, #12]
 80005d0:	611a      	str	r2, [r3, #16]
 80005d2:	615a      	str	r2, [r3, #20]
 80005d4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80005d6:	463b      	mov	r3, r7
 80005d8:	2234      	movs	r2, #52	@ 0x34
 80005da:	2100      	movs	r1, #0
 80005dc:	4618      	mov	r0, r3
 80005de:	f003 f90f 	bl	8003800 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80005e2:	4b31      	ldr	r3, [pc, #196]	@ (80006a8 <MX_TIM17_Init+0xec>)
 80005e4:	4a31      	ldr	r2, [pc, #196]	@ (80006ac <MX_TIM17_Init+0xf0>)
 80005e6:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 80005e8:	4b2f      	ldr	r3, [pc, #188]	@ (80006a8 <MX_TIM17_Init+0xec>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005ee:	4b2e      	ldr	r3, [pc, #184]	@ (80006a8 <MX_TIM17_Init+0xec>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 80005f4:	4b2c      	ldr	r3, [pc, #176]	@ (80006a8 <MX_TIM17_Init+0xec>)
 80005f6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80005fa:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005fc:	4b2a      	ldr	r3, [pc, #168]	@ (80006a8 <MX_TIM17_Init+0xec>)
 80005fe:	2200      	movs	r2, #0
 8000600:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000602:	4b29      	ldr	r3, [pc, #164]	@ (80006a8 <MX_TIM17_Init+0xec>)
 8000604:	2200      	movs	r2, #0
 8000606:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000608:	4b27      	ldr	r3, [pc, #156]	@ (80006a8 <MX_TIM17_Init+0xec>)
 800060a:	2200      	movs	r2, #0
 800060c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800060e:	4826      	ldr	r0, [pc, #152]	@ (80006a8 <MX_TIM17_Init+0xec>)
 8000610:	f002 f9ca 	bl	80029a8 <HAL_TIM_Base_Init>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d001      	beq.n	800061e <MX_TIM17_Init+0x62>
  {
    Error_Handler();
 800061a:	f000 f8d7 	bl	80007cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 800061e:	4822      	ldr	r0, [pc, #136]	@ (80006a8 <MX_TIM17_Init+0xec>)
 8000620:	f002 fa19 	bl	8002a56 <HAL_TIM_PWM_Init>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <MX_TIM17_Init+0x72>
  {
    Error_Handler();
 800062a:	f000 f8cf 	bl	80007cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800062e:	2360      	movs	r3, #96	@ 0x60
 8000630:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 65535;
 8000632:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000636:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000638:	2300      	movs	r3, #0
 800063a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800063c:	2300      	movs	r3, #0
 800063e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000640:	2300      	movs	r3, #0
 8000642:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000644:	2300      	movs	r3, #0
 8000646:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000648:	2300      	movs	r3, #0
 800064a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800064c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000650:	2200      	movs	r2, #0
 8000652:	4619      	mov	r1, r3
 8000654:	4814      	ldr	r0, [pc, #80]	@ (80006a8 <MX_TIM17_Init+0xec>)
 8000656:	f002 fb5f 	bl	8002d18 <HAL_TIM_PWM_ConfigChannel>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d001      	beq.n	8000664 <MX_TIM17_Init+0xa8>
  {
    Error_Handler();
 8000660:	f000 f8b4 	bl	80007cc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000664:	2300      	movs	r3, #0
 8000666:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000668:	2300      	movs	r3, #0
 800066a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800066c:	2300      	movs	r3, #0
 800066e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000670:	2300      	movs	r3, #0
 8000672:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000674:	2300      	movs	r3, #0
 8000676:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000678:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800067c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800067e:	2300      	movs	r3, #0
 8000680:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000682:	2300      	movs	r3, #0
 8000684:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8000686:	463b      	mov	r3, r7
 8000688:	4619      	mov	r1, r3
 800068a:	4807      	ldr	r0, [pc, #28]	@ (80006a8 <MX_TIM17_Init+0xec>)
 800068c:	f003 f80a 	bl	80036a4 <HAL_TIMEx_ConfigBreakDeadTime>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d001      	beq.n	800069a <MX_TIM17_Init+0xde>
  {
    Error_Handler();
 8000696:	f000 f899 	bl	80007cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 800069a:	4803      	ldr	r0, [pc, #12]	@ (80006a8 <MX_TIM17_Init+0xec>)
 800069c:	f000 fc72 	bl	8000f84 <HAL_TIM_MspPostInit>

}
 80006a0:	bf00      	nop
 80006a2:	3750      	adds	r7, #80	@ 0x50
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	200000dc 	.word	0x200000dc
 80006ac:	40014800 	.word	0x40014800

080006b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b08a      	sub	sp, #40	@ 0x28
 80006b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b6:	f107 0314 	add.w	r3, r7, #20
 80006ba:	2200      	movs	r2, #0
 80006bc:	601a      	str	r2, [r3, #0]
 80006be:	605a      	str	r2, [r3, #4]
 80006c0:	609a      	str	r2, [r3, #8]
 80006c2:	60da      	str	r2, [r3, #12]
 80006c4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006c6:	4b31      	ldr	r3, [pc, #196]	@ (800078c <MX_GPIO_Init+0xdc>)
 80006c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ca:	4a30      	ldr	r2, [pc, #192]	@ (800078c <MX_GPIO_Init+0xdc>)
 80006cc:	f043 0304 	orr.w	r3, r3, #4
 80006d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006d2:	4b2e      	ldr	r3, [pc, #184]	@ (800078c <MX_GPIO_Init+0xdc>)
 80006d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006d6:	f003 0304 	and.w	r3, r3, #4
 80006da:	613b      	str	r3, [r7, #16]
 80006dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006de:	4b2b      	ldr	r3, [pc, #172]	@ (800078c <MX_GPIO_Init+0xdc>)
 80006e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006e2:	4a2a      	ldr	r2, [pc, #168]	@ (800078c <MX_GPIO_Init+0xdc>)
 80006e4:	f043 0320 	orr.w	r3, r3, #32
 80006e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006ea:	4b28      	ldr	r3, [pc, #160]	@ (800078c <MX_GPIO_Init+0xdc>)
 80006ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ee:	f003 0320 	and.w	r3, r3, #32
 80006f2:	60fb      	str	r3, [r7, #12]
 80006f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006f6:	4b25      	ldr	r3, [pc, #148]	@ (800078c <MX_GPIO_Init+0xdc>)
 80006f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006fa:	4a24      	ldr	r2, [pc, #144]	@ (800078c <MX_GPIO_Init+0xdc>)
 80006fc:	f043 0302 	orr.w	r3, r3, #2
 8000700:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000702:	4b22      	ldr	r3, [pc, #136]	@ (800078c <MX_GPIO_Init+0xdc>)
 8000704:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000706:	f003 0302 	and.w	r3, r3, #2
 800070a:	60bb      	str	r3, [r7, #8]
 800070c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800070e:	4b1f      	ldr	r3, [pc, #124]	@ (800078c <MX_GPIO_Init+0xdc>)
 8000710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000712:	4a1e      	ldr	r2, [pc, #120]	@ (800078c <MX_GPIO_Init+0xdc>)
 8000714:	f043 0301 	orr.w	r3, r3, #1
 8000718:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800071a:	4b1c      	ldr	r3, [pc, #112]	@ (800078c <MX_GPIO_Init+0xdc>)
 800071c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800071e:	f003 0301 	and.w	r3, r3, #1
 8000722:	607b      	str	r3, [r7, #4]
 8000724:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DISP_CS_Pin|DISP_RES_Pin|DISP_RS_Pin, GPIO_PIN_RESET);
 8000726:	2200      	movs	r2, #0
 8000728:	f44f 41a2 	mov.w	r1, #20736	@ 0x5100
 800072c:	4818      	ldr	r0, [pc, #96]	@ (8000790 <MX_GPIO_Init+0xe0>)
 800072e:	f000 fff3 	bl	8001718 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN_BOARD_Pin */
  GPIO_InitStruct.Pin = BTN_BOARD_Pin;
 8000732:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000736:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000738:	2300      	movs	r3, #0
 800073a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073c:	2300      	movs	r3, #0
 800073e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_BOARD_GPIO_Port, &GPIO_InitStruct);
 8000740:	f107 0314 	add.w	r3, r7, #20
 8000744:	4619      	mov	r1, r3
 8000746:	4813      	ldr	r0, [pc, #76]	@ (8000794 <MX_GPIO_Init+0xe4>)
 8000748:	f000 fe5a 	bl	8001400 <HAL_GPIO_Init>

  /*Configure GPIO pins : DISP_CS_Pin DISP_RES_Pin DISP_RS_Pin */
  GPIO_InitStruct.Pin = DISP_CS_Pin|DISP_RES_Pin|DISP_RS_Pin;
 800074c:	f44f 43a2 	mov.w	r3, #20736	@ 0x5100
 8000750:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000752:	2301      	movs	r3, #1
 8000754:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000756:	2300      	movs	r3, #0
 8000758:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800075a:	2300      	movs	r3, #0
 800075c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800075e:	f107 0314 	add.w	r3, r7, #20
 8000762:	4619      	mov	r1, r3
 8000764:	480a      	ldr	r0, [pc, #40]	@ (8000790 <MX_GPIO_Init+0xe0>)
 8000766:	f000 fe4b 	bl	8001400 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_UP_Pin BTN_DOWN_Pin BTN_SEL_Pin */
  GPIO_InitStruct.Pin = BTN_UP_Pin|BTN_DOWN_Pin|BTN_SEL_Pin;
 800076a:	23e0      	movs	r3, #224	@ 0xe0
 800076c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800076e:	2300      	movs	r3, #0
 8000770:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000772:	2300      	movs	r3, #0
 8000774:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000776:	f107 0314 	add.w	r3, r7, #20
 800077a:	4619      	mov	r1, r3
 800077c:	4804      	ldr	r0, [pc, #16]	@ (8000790 <MX_GPIO_Init+0xe0>)
 800077e:	f000 fe3f 	bl	8001400 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000782:	bf00      	nop
 8000784:	3728      	adds	r7, #40	@ 0x28
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	40021000 	.word	0x40021000
 8000790:	48000400 	.word	0x48000400
 8000794:	48000800 	.word	0x48000800

08000798 <HAL_IncTick>:

/* USER CODE BEGIN 4 */
void HAL_IncTick(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800079c:	4b08      	ldr	r3, [pc, #32]	@ (80007c0 <HAL_IncTick+0x28>)
 800079e:	681a      	ldr	r2, [r3, #0]
 80007a0:	4b08      	ldr	r3, [pc, #32]	@ (80007c4 <HAL_IncTick+0x2c>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	4413      	add	r3, r2
 80007a6:	4a06      	ldr	r2, [pc, #24]	@ (80007c0 <HAL_IncTick+0x28>)
 80007a8:	6013      	str	r3, [r2, #0]
  timestamp++;
 80007aa:	4b07      	ldr	r3, [pc, #28]	@ (80007c8 <HAL_IncTick+0x30>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	3301      	adds	r3, #1
 80007b0:	4a05      	ldr	r2, [pc, #20]	@ (80007c8 <HAL_IncTick+0x30>)
 80007b2:	6013      	str	r3, [r2, #0]
}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	20000270 	.word	0x20000270
 80007c4:	20000008 	.word	0x20000008
 80007c8:	20000128 	.word	0x20000128

080007cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007d0:	b672      	cpsid	i
}
 80007d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007d4:	bf00      	nop
 80007d6:	e7fd      	b.n	80007d4 <Error_Handler+0x8>

080007d8 <ST7735_SetAddressWindow>:
	uint8_t  u8arr[320];
} tDispString;

tDispString dispbuf;

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 80007d8:	b590      	push	{r4, r7, lr}
 80007da:	b083      	sub	sp, #12
 80007dc:	af00      	add	r7, sp, #0
 80007de:	4604      	mov	r4, r0
 80007e0:	4608      	mov	r0, r1
 80007e2:	4611      	mov	r1, r2
 80007e4:	461a      	mov	r2, r3
 80007e6:	4623      	mov	r3, r4
 80007e8:	71fb      	strb	r3, [r7, #7]
 80007ea:	4603      	mov	r3, r0
 80007ec:	71bb      	strb	r3, [r7, #6]
 80007ee:	460b      	mov	r3, r1
 80007f0:	717b      	strb	r3, [r7, #5]
 80007f2:	4613      	mov	r3, r2
 80007f4:	713b      	strb	r3, [r7, #4]
    lcd7735_sendCmd(ST7735_CASET); // Column addr set
 80007f6:	202a      	movs	r0, #42	@ 0x2a
 80007f8:	f000 fafe 	bl	8000df8 <lcd7735_sendCmd>
		lcd7735_sendData(0x00);            // XS15 ~ XS8
 80007fc:	2000      	movs	r0, #0
 80007fe:	f000 fb11 	bl	8000e24 <lcd7735_sendData>
		lcd7735_sendData(x0+ST7735_XSTART);     // XSTART       XS7 ~ XS0
 8000802:	79fb      	ldrb	r3, [r7, #7]
 8000804:	4618      	mov	r0, r3
 8000806:	f000 fb0d 	bl	8000e24 <lcd7735_sendData>
		lcd7735_sendData(0x00);            // XE15 ~ XE8
 800080a:	2000      	movs	r0, #0
 800080c:	f000 fb0a 	bl	8000e24 <lcd7735_sendData>
		lcd7735_sendData(x1+ST7735_XSTART);     // XEND         XE7 ~ XE0
 8000810:	797b      	ldrb	r3, [r7, #5]
 8000812:	4618      	mov	r0, r3
 8000814:	f000 fb06 	bl	8000e24 <lcd7735_sendData>

		lcd7735_sendCmd(ST7735_RASET); // Row addr set
 8000818:	202b      	movs	r0, #43	@ 0x2b
 800081a:	f000 faed 	bl	8000df8 <lcd7735_sendCmd>
		lcd7735_sendData(0x00);
 800081e:	2000      	movs	r0, #0
 8000820:	f000 fb00 	bl	8000e24 <lcd7735_sendData>
		lcd7735_sendData(y0+ST7735_YSTART);     // YSTART
 8000824:	79bb      	ldrb	r3, [r7, #6]
 8000826:	4618      	mov	r0, r3
 8000828:	f000 fafc 	bl	8000e24 <lcd7735_sendData>
		lcd7735_sendData(0x00);
 800082c:	2000      	movs	r0, #0
 800082e:	f000 faf9 	bl	8000e24 <lcd7735_sendData>
		lcd7735_sendData(y1+ST7735_YSTART);     // YEND
 8000832:	793b      	ldrb	r3, [r7, #4]
 8000834:	4618      	mov	r0, r3
 8000836:	f000 faf5 	bl	8000e24 <lcd7735_sendData>

		lcd7735_sendCmd(ST7735_RAMWR);
 800083a:	202c      	movs	r0, #44	@ 0x2c
 800083c:	f000 fadc 	bl	8000df8 <lcd7735_sendCmd>
}
 8000840:	bf00      	nop
 8000842:	370c      	adds	r7, #12
 8000844:	46bd      	mov	sp, r7
 8000846:	bd90      	pop	{r4, r7, pc}

08000848 <ST7735_Init>:
void ST7735_Init() {
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
    //ST7735_Select();
	  LCD_CS0;
 800084c:	2200      	movs	r2, #0
 800084e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000852:	4810      	ldr	r0, [pc, #64]	@ (8000894 <ST7735_Init+0x4c>)
 8000854:	f000 ff60 	bl	8001718 <HAL_GPIO_WritePin>
    //ST7735_Reset();
	  LCD_RST0;
 8000858:	2200      	movs	r2, #0
 800085a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800085e:	480d      	ldr	r0, [pc, #52]	@ (8000894 <ST7735_Init+0x4c>)
 8000860:	f000 ff5a 	bl	8001718 <HAL_GPIO_WritePin>
		HAL_Delay(7);
 8000864:	2007      	movs	r0, #7
 8000866:	f000 fcc5 	bl	80011f4 <HAL_Delay>
		LCD_RST1;
 800086a:	2201      	movs	r2, #1
 800086c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000870:	4808      	ldr	r0, [pc, #32]	@ (8000894 <ST7735_Init+0x4c>)
 8000872:	f000 ff51 	bl	8001718 <HAL_GPIO_WritePin>

    //ST7735_ExecuteCommandList(init_cmds1);
		ST7735_Init_Command1();
 8000876:	f000 f80f 	bl	8000898 <ST7735_Init_Command1>
    //ST7735_ExecuteCommandList(init_cmds2);
		ST7735_Init_Command2();
 800087a:	f000 f893 	bl	80009a4 <ST7735_Init_Command2>
    //ST7735_ExecuteCommandList(init_cmds3);
		ST7735_Init_Command3();
 800087e:	f000 f8b3 	bl	80009e8 <ST7735_Init_Command3>

    //ST7735_Unselect();
		LCD_CS1;
 8000882:	2201      	movs	r2, #1
 8000884:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000888:	4802      	ldr	r0, [pc, #8]	@ (8000894 <ST7735_Init+0x4c>)
 800088a:	f000 ff45 	bl	8001718 <HAL_GPIO_WritePin>
}
 800088e:	bf00      	nop
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	48000400 	.word	0x48000400

08000898 <ST7735_Init_Command1>:

void ST7735_Init_Command1(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0
	lcd7735_sendCmd(ST7735_SWRESET);		//  1: Software reset
 800089c:	2001      	movs	r0, #1
 800089e:	f000 faab 	bl	8000df8 <lcd7735_sendCmd>
	HAL_Delay(150);
 80008a2:	2096      	movs	r0, #150	@ 0x96
 80008a4:	f000 fca6 	bl	80011f4 <HAL_Delay>
	lcd7735_sendCmd(ST7735_SLPOUT);			//  2: Out of sleep mode
 80008a8:	2011      	movs	r0, #17
 80008aa:	f000 faa5 	bl	8000df8 <lcd7735_sendCmd>
	HAL_Delay(500);
 80008ae:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80008b2:	f000 fc9f 	bl	80011f4 <HAL_Delay>
	lcd7735_sendCmd(ST7735_FRMCTR1);		//  3: Frame rate ctrl - normal mode
 80008b6:	20b1      	movs	r0, #177	@ 0xb1
 80008b8:	f000 fa9e 	bl	8000df8 <lcd7735_sendCmd>
	lcd7735_sendData(0x01);							//     Rate = fosc/(1x2+40) * (LINE+2C+2D)
 80008bc:	2001      	movs	r0, #1
 80008be:	f000 fab1 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x2C);
 80008c2:	202c      	movs	r0, #44	@ 0x2c
 80008c4:	f000 faae 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x2D);
 80008c8:	202d      	movs	r0, #45	@ 0x2d
 80008ca:	f000 faab 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendCmd(ST7735_FRMCTR2);		//  4: Frame rate control - idle mode
 80008ce:	20b2      	movs	r0, #178	@ 0xb2
 80008d0:	f000 fa92 	bl	8000df8 <lcd7735_sendCmd>
	lcd7735_sendData(0x01);							//  Rate = fosc/(1x2+40) * (LINE+2C+2D)
 80008d4:	2001      	movs	r0, #1
 80008d6:	f000 faa5 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x2C);
 80008da:	202c      	movs	r0, #44	@ 0x2c
 80008dc:	f000 faa2 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x2D);
 80008e0:	202d      	movs	r0, #45	@ 0x2d
 80008e2:	f000 fa9f 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendCmd(ST7735_FRMCTR3);		//  5: Frame rate ctrl - partial mode
 80008e6:	20b3      	movs	r0, #179	@ 0xb3
 80008e8:	f000 fa86 	bl	8000df8 <lcd7735_sendCmd>
	lcd7735_sendData(0x01);							//     Dot inversion mode
 80008ec:	2001      	movs	r0, #1
 80008ee:	f000 fa99 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x2C);
 80008f2:	202c      	movs	r0, #44	@ 0x2c
 80008f4:	f000 fa96 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x2D);
 80008f8:	202d      	movs	r0, #45	@ 0x2d
 80008fa:	f000 fa93 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x01);							//     Line inversion mode
 80008fe:	2001      	movs	r0, #1
 8000900:	f000 fa90 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x2C);
 8000904:	202c      	movs	r0, #44	@ 0x2c
 8000906:	f000 fa8d 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x2D);
 800090a:	202d      	movs	r0, #45	@ 0x2d
 800090c:	f000 fa8a 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendCmd(ST7735_INVCTR);			//  6: Display inversion ctrl
 8000910:	20b4      	movs	r0, #180	@ 0xb4
 8000912:	f000 fa71 	bl	8000df8 <lcd7735_sendCmd>
	lcd7735_sendData(0x07);							//     No inversion
 8000916:	2007      	movs	r0, #7
 8000918:	f000 fa84 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendCmd(ST7735_PWCTR1);			//  7: Power control
 800091c:	20c0      	movs	r0, #192	@ 0xc0
 800091e:	f000 fa6b 	bl	8000df8 <lcd7735_sendCmd>
	lcd7735_sendData(0xA2);
 8000922:	20a2      	movs	r0, #162	@ 0xa2
 8000924:	f000 fa7e 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x02);							//     -4.6V
 8000928:	2002      	movs	r0, #2
 800092a:	f000 fa7b 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x84);							//     AUTO mode
 800092e:	2084      	movs	r0, #132	@ 0x84
 8000930:	f000 fa78 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendCmd(ST7735_PWCTR2);			//  8: Power control
 8000934:	20c1      	movs	r0, #193	@ 0xc1
 8000936:	f000 fa5f 	bl	8000df8 <lcd7735_sendCmd>
	lcd7735_sendData(0xC5);							//     VGH25 = 2.4C VGSEL = -10 VGH = 3 * AVDD
 800093a:	20c5      	movs	r0, #197	@ 0xc5
 800093c:	f000 fa72 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendCmd(ST7735_PWCTR3);			//  9: Power control
 8000940:	20c2      	movs	r0, #194	@ 0xc2
 8000942:	f000 fa59 	bl	8000df8 <lcd7735_sendCmd>
	lcd7735_sendData(0x0A);							//     Opamp current small
 8000946:	200a      	movs	r0, #10
 8000948:	f000 fa6c 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x00);							//     Boost frequency
 800094c:	2000      	movs	r0, #0
 800094e:	f000 fa69 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendCmd(ST7735_PWCTR4);			// 10: Power control
 8000952:	20c3      	movs	r0, #195	@ 0xc3
 8000954:	f000 fa50 	bl	8000df8 <lcd7735_sendCmd>
	lcd7735_sendData(0x8A);							//     BCLK/2, Opamp current small & Medium low
 8000958:	208a      	movs	r0, #138	@ 0x8a
 800095a:	f000 fa63 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x2A);
 800095e:	202a      	movs	r0, #42	@ 0x2a
 8000960:	f000 fa60 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendCmd(ST7735_PWCTR5);			// 11: Power control
 8000964:	20c4      	movs	r0, #196	@ 0xc4
 8000966:	f000 fa47 	bl	8000df8 <lcd7735_sendCmd>
	lcd7735_sendData(0x8A);
 800096a:	208a      	movs	r0, #138	@ 0x8a
 800096c:	f000 fa5a 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0xEE);
 8000970:	20ee      	movs	r0, #238	@ 0xee
 8000972:	f000 fa57 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendCmd(ST7735_VMCTR1);			// 12: Power control
 8000976:	20c5      	movs	r0, #197	@ 0xc5
 8000978:	f000 fa3e 	bl	8000df8 <lcd7735_sendCmd>
	lcd7735_sendData(0x0E);
 800097c:	200e      	movs	r0, #14
 800097e:	f000 fa51 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendCmd(ST7735_INVOFF);			// 13: Don't invert display
 8000982:	2020      	movs	r0, #32
 8000984:	f000 fa38 	bl	8000df8 <lcd7735_sendCmd>
	lcd7735_sendCmd(ST7735_MADCTL);			// 14: Memory access control (directions)
 8000988:	2036      	movs	r0, #54	@ 0x36
 800098a:	f000 fa35 	bl	8000df8 <lcd7735_sendCmd>
	lcd7735_sendData(ST7735_ROTATION);	//     row addr/col addr, bottom to top refresh
 800098e:	2060      	movs	r0, #96	@ 0x60
 8000990:	f000 fa48 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendCmd(ST7735_COLMOD);			// 15: set color mode
 8000994:	203a      	movs	r0, #58	@ 0x3a
 8000996:	f000 fa2f 	bl	8000df8 <lcd7735_sendCmd>
	lcd7735_sendData(0x05);							//     16-bit color
 800099a:	2005      	movs	r0, #5
 800099c:	f000 fa42 	bl	8000e24 <lcd7735_sendData>
}
 80009a0:	bf00      	nop
 80009a2:	bd80      	pop	{r7, pc}

080009a4 <ST7735_Init_Command2>:

void ST7735_Init_Command2(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
	lcd7735_sendCmd(ST7735_CASET);			//  1: Column addr set
 80009a8:	202a      	movs	r0, #42	@ 0x2a
 80009aa:	f000 fa25 	bl	8000df8 <lcd7735_sendCmd>
	lcd7735_sendData(0x00);							//     XSTART = 0
 80009ae:	2000      	movs	r0, #0
 80009b0:	f000 fa38 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x00);
 80009b4:	2000      	movs	r0, #0
 80009b6:	f000 fa35 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x00);							//     XEND = 127
 80009ba:	2000      	movs	r0, #0
 80009bc:	f000 fa32 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x7F);
 80009c0:	207f      	movs	r0, #127	@ 0x7f
 80009c2:	f000 fa2f 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendCmd(ST7735_RASET);			//  2: Row addr set
 80009c6:	202b      	movs	r0, #43	@ 0x2b
 80009c8:	f000 fa16 	bl	8000df8 <lcd7735_sendCmd>
	lcd7735_sendData(0x00);							//     XSTART = 0
 80009cc:	2000      	movs	r0, #0
 80009ce:	f000 fa29 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x00);
 80009d2:	2000      	movs	r0, #0
 80009d4:	f000 fa26 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x00);							//     XEND = 127
 80009d8:	2000      	movs	r0, #0
 80009da:	f000 fa23 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x7F);
 80009de:	207f      	movs	r0, #127	@ 0x7f
 80009e0:	f000 fa20 	bl	8000e24 <lcd7735_sendData>
}
 80009e4:	bf00      	nop
 80009e6:	bd80      	pop	{r7, pc}

080009e8 <ST7735_Init_Command3>:

void ST7735_Init_Command3(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
	lcd7735_sendCmd(ST7735_GMCTRP1);  //  1: Magical unicorn dust
 80009ec:	20e0      	movs	r0, #224	@ 0xe0
 80009ee:	f000 fa03 	bl	8000df8 <lcd7735_sendCmd>
	lcd7735_sendData(0x02);
 80009f2:	2002      	movs	r0, #2
 80009f4:	f000 fa16 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x1C);
 80009f8:	201c      	movs	r0, #28
 80009fa:	f000 fa13 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x07);
 80009fe:	2007      	movs	r0, #7
 8000a00:	f000 fa10 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x12);
 8000a04:	2012      	movs	r0, #18
 8000a06:	f000 fa0d 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x37);
 8000a0a:	2037      	movs	r0, #55	@ 0x37
 8000a0c:	f000 fa0a 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x32);
 8000a10:	2032      	movs	r0, #50	@ 0x32
 8000a12:	f000 fa07 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x29);
 8000a16:	2029      	movs	r0, #41	@ 0x29
 8000a18:	f000 fa04 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x2D);
 8000a1c:	202d      	movs	r0, #45	@ 0x2d
 8000a1e:	f000 fa01 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x29);
 8000a22:	2029      	movs	r0, #41	@ 0x29
 8000a24:	f000 f9fe 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x25);
 8000a28:	2025      	movs	r0, #37	@ 0x25
 8000a2a:	f000 f9fb 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x2B);
 8000a2e:	202b      	movs	r0, #43	@ 0x2b
 8000a30:	f000 f9f8 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x39);
 8000a34:	2039      	movs	r0, #57	@ 0x39
 8000a36:	f000 f9f5 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x00);
 8000a3a:	2000      	movs	r0, #0
 8000a3c:	f000 f9f2 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x01);
 8000a40:	2001      	movs	r0, #1
 8000a42:	f000 f9ef 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x03);
 8000a46:	2003      	movs	r0, #3
 8000a48:	f000 f9ec 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x10);
 8000a4c:	2010      	movs	r0, #16
 8000a4e:	f000 f9e9 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendCmd(ST7735_GMCTRN1);  //  2: Sparkles and rainbows
 8000a52:	20e1      	movs	r0, #225	@ 0xe1
 8000a54:	f000 f9d0 	bl	8000df8 <lcd7735_sendCmd>
	lcd7735_sendData(0x03);
 8000a58:	2003      	movs	r0, #3
 8000a5a:	f000 f9e3 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x1D);
 8000a5e:	201d      	movs	r0, #29
 8000a60:	f000 f9e0 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x07);
 8000a64:	2007      	movs	r0, #7
 8000a66:	f000 f9dd 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x06);
 8000a6a:	2006      	movs	r0, #6
 8000a6c:	f000 f9da 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x2E);
 8000a70:	202e      	movs	r0, #46	@ 0x2e
 8000a72:	f000 f9d7 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x2C);
 8000a76:	202c      	movs	r0, #44	@ 0x2c
 8000a78:	f000 f9d4 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x29);
 8000a7c:	2029      	movs	r0, #41	@ 0x29
 8000a7e:	f000 f9d1 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x2D);
 8000a82:	202d      	movs	r0, #45	@ 0x2d
 8000a84:	f000 f9ce 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x2E);
 8000a88:	202e      	movs	r0, #46	@ 0x2e
 8000a8a:	f000 f9cb 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x2E);
 8000a8e:	202e      	movs	r0, #46	@ 0x2e
 8000a90:	f000 f9c8 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x37);
 8000a94:	2037      	movs	r0, #55	@ 0x37
 8000a96:	f000 f9c5 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x3F);
 8000a9a:	203f      	movs	r0, #63	@ 0x3f
 8000a9c:	f000 f9c2 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x00);
 8000aa0:	2000      	movs	r0, #0
 8000aa2:	f000 f9bf 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x00);
 8000aa6:	2000      	movs	r0, #0
 8000aa8:	f000 f9bc 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x02);
 8000aac:	2002      	movs	r0, #2
 8000aae:	f000 f9b9 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendData(0x10);
 8000ab2:	2010      	movs	r0, #16
 8000ab4:	f000 f9b6 	bl	8000e24 <lcd7735_sendData>
	lcd7735_sendCmd(ST7735_NORON);
 8000ab8:	2013      	movs	r0, #19
 8000aba:	f000 f99d 	bl	8000df8 <lcd7735_sendCmd>
	HAL_Delay(10);
 8000abe:	200a      	movs	r0, #10
 8000ac0:	f000 fb98 	bl	80011f4 <HAL_Delay>
	lcd7735_sendCmd(ST7735_DISPON);
 8000ac4:	2029      	movs	r0, #41	@ 0x29
 8000ac6:	f000 f997 	bl	8000df8 <lcd7735_sendCmd>
	HAL_Delay(10);
 8000aca:	200a      	movs	r0, #10
 8000acc:	f000 fb92 	bl	80011f4 <HAL_Delay>
}
 8000ad0:	bf00      	nop
 8000ad2:	bd80      	pop	{r7, pc}

08000ad4 <ST7735_DrawString>:
		lcd7735_sendData(data[0]);
		lcd7735_sendData(data[1]);

    LCD_CS1;  //unselect
}
uint32_t ST7735_DrawString(uint16_t x, uint16_t y, char *pt, int16_t textColor){
 8000ad4:	b590      	push	{r4, r7, lr}
 8000ad6:	b089      	sub	sp, #36	@ 0x24
 8000ad8:	af02      	add	r7, sp, #8
 8000ada:	60ba      	str	r2, [r7, #8]
 8000adc:	461a      	mov	r2, r3
 8000ade:	4603      	mov	r3, r0
 8000ae0:	81fb      	strh	r3, [r7, #14]
 8000ae2:	460b      	mov	r3, r1
 8000ae4:	81bb      	strh	r3, [r7, #12]
 8000ae6:	4613      	mov	r3, r2
 8000ae8:	80fb      	strh	r3, [r7, #6]
  uint32_t count = 0;
 8000aea:	2300      	movs	r3, #0
 8000aec:	617b      	str	r3, [r7, #20]
  if(y>117) return 0;
 8000aee:	89bb      	ldrh	r3, [r7, #12]
 8000af0:	2b75      	cmp	r3, #117	@ 0x75
 8000af2:	d901      	bls.n	8000af8 <ST7735_DrawString+0x24>
 8000af4:	2300      	movs	r3, #0
 8000af6:	e02b      	b.n	8000b50 <ST7735_DrawString+0x7c>
  uint16_t i = 0;
 8000af8:	2300      	movs	r3, #0
 8000afa:	827b      	strh	r3, [r7, #18]
  while(*pt){
 8000afc:	e023      	b.n	8000b46 <ST7735_DrawString+0x72>
    ST7735_DrawCharS((x + i * 6), y, *pt, textColor, ST7735_BLACK, 1);
 8000afe:	8a7b      	ldrh	r3, [r7, #18]
 8000b00:	461a      	mov	r2, r3
 8000b02:	0052      	lsls	r2, r2, #1
 8000b04:	4413      	add	r3, r2
 8000b06:	005b      	lsls	r3, r3, #1
 8000b08:	b29a      	uxth	r2, r3
 8000b0a:	89fb      	ldrh	r3, [r7, #14]
 8000b0c:	4413      	add	r3, r2
 8000b0e:	b29b      	uxth	r3, r3
 8000b10:	b218      	sxth	r0, r3
 8000b12:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8000b16:	68bb      	ldr	r3, [r7, #8]
 8000b18:	781a      	ldrb	r2, [r3, #0]
 8000b1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b1e:	2401      	movs	r4, #1
 8000b20:	9401      	str	r4, [sp, #4]
 8000b22:	2400      	movs	r4, #0
 8000b24:	9400      	str	r4, [sp, #0]
 8000b26:	f000 f817 	bl	8000b58 <ST7735_DrawCharS>
    pt++;
 8000b2a:	68bb      	ldr	r3, [r7, #8]
 8000b2c:	3301      	adds	r3, #1
 8000b2e:	60bb      	str	r3, [r7, #8]
    i++;
 8000b30:	8a7b      	ldrh	r3, [r7, #18]
 8000b32:	3301      	adds	r3, #1
 8000b34:	827b      	strh	r3, [r7, #18]
    if(x>156) return count;  // number of characters printed
 8000b36:	89fb      	ldrh	r3, [r7, #14]
 8000b38:	2b9c      	cmp	r3, #156	@ 0x9c
 8000b3a:	d901      	bls.n	8000b40 <ST7735_DrawString+0x6c>
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	e007      	b.n	8000b50 <ST7735_DrawString+0x7c>
    count++;
 8000b40:	697b      	ldr	r3, [r7, #20]
 8000b42:	3301      	adds	r3, #1
 8000b44:	617b      	str	r3, [r7, #20]
  while(*pt){
 8000b46:	68bb      	ldr	r3, [r7, #8]
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d1d7      	bne.n	8000afe <ST7735_DrawString+0x2a>
  }
  return count;  // number of characters printed
 8000b4e:	697b      	ldr	r3, [r7, #20]
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	371c      	adds	r7, #28
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd90      	pop	{r4, r7, pc}

08000b58 <ST7735_DrawCharS>:
void ST7735_DrawCharS(int16_t x, int16_t y, char c, int16_t textColor, int16_t bgColor, uint8_t size){
 8000b58:	b590      	push	{r4, r7, lr}
 8000b5a:	b089      	sub	sp, #36	@ 0x24
 8000b5c:	af02      	add	r7, sp, #8
 8000b5e:	4604      	mov	r4, r0
 8000b60:	4608      	mov	r0, r1
 8000b62:	4611      	mov	r1, r2
 8000b64:	461a      	mov	r2, r3
 8000b66:	4623      	mov	r3, r4
 8000b68:	80fb      	strh	r3, [r7, #6]
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	80bb      	strh	r3, [r7, #4]
 8000b6e:	460b      	mov	r3, r1
 8000b70:	70fb      	strb	r3, [r7, #3]
 8000b72:	4613      	mov	r3, r2
 8000b74:	803b      	strh	r3, [r7, #0]
  uint8_t line;
  int32_t i, j;
  if((x >= ST7735_WIDTH)            ||
 8000b76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b7a:	2b9f      	cmp	r3, #159	@ 0x9f
 8000b7c:	dc66      	bgt.n	8000c4c <ST7735_DrawCharS+0xf4>
 8000b7e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000b82:	2b7f      	cmp	r3, #127	@ 0x7f
 8000b84:	dc62      	bgt.n	8000c4c <ST7735_DrawCharS+0xf4>
     (y >= ST7735_HEIGHT)           ||
     ((x + 5 * size - 1) < 0) ||
 8000b86:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8000b8a:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8000b8e:	4613      	mov	r3, r2
 8000b90:	009b      	lsls	r3, r3, #2
 8000b92:	4413      	add	r3, r2
 8000b94:	440b      	add	r3, r1
     (y >= ST7735_HEIGHT)           ||
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	dd58      	ble.n	8000c4c <ST7735_DrawCharS+0xf4>
     ((y + 8 * size - 1) < 0))
 8000b9a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000b9e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000ba2:	00db      	lsls	r3, r3, #3
 8000ba4:	4413      	add	r3, r2
     ((x + 5 * size - 1) < 0) ||
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	dd50      	ble.n	8000c4c <ST7735_DrawCharS+0xf4>
    return;

  for (i=0; i<6; i++ ) {
 8000baa:	2300      	movs	r3, #0
 8000bac:	613b      	str	r3, [r7, #16]
 8000bae:	e03b      	b.n	8000c28 <ST7735_DrawCharS+0xd0>

    if (i == 5) line = 0x0;
 8000bb0:	693b      	ldr	r3, [r7, #16]
 8000bb2:	2b05      	cmp	r3, #5
 8000bb4:	d102      	bne.n	8000bbc <ST7735_DrawCharS+0x64>
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	75fb      	strb	r3, [r7, #23]
 8000bba:	e008      	b.n	8000bce <ST7735_DrawCharS+0x76>
    else line = Font[(c*5)+i];
 8000bbc:	78fa      	ldrb	r2, [r7, #3]
 8000bbe:	4613      	mov	r3, r2
 8000bc0:	009b      	lsls	r3, r3, #2
 8000bc2:	441a      	add	r2, r3
 8000bc4:	693b      	ldr	r3, [r7, #16]
 8000bc6:	4413      	add	r3, r2
 8000bc8:	4a22      	ldr	r2, [pc, #136]	@ (8000c54 <ST7735_DrawCharS+0xfc>)
 8000bca:	5cd3      	ldrb	r3, [r2, r3]
 8000bcc:	75fb      	strb	r3, [r7, #23]

    for (j = 0; j<8; j++) {
 8000bce:	2300      	movs	r3, #0
 8000bd0:	60fb      	str	r3, [r7, #12]
 8000bd2:	e023      	b.n	8000c1c <ST7735_DrawCharS+0xc4>
      if (line & 0x1) {
 8000bd4:	7dfb      	ldrb	r3, [r7, #23]
 8000bd6:	f003 0301 	and.w	r3, r3, #1
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d00c      	beq.n	8000bf8 <ST7735_DrawCharS+0xa0>
        /*if (size == 1)
          ST7735_DrawPixel(x+i, y+j, textColor);
        else {
          ST7735_FillRectangle(x+(i*size), y+(j*size), size, size, textColor);
        }*/
    	dispbuf.u16arr[j*6+i] = textColor;
 8000bde:	68fa      	ldr	r2, [r7, #12]
 8000be0:	4613      	mov	r3, r2
 8000be2:	005b      	lsls	r3, r3, #1
 8000be4:	4413      	add	r3, r2
 8000be6:	005b      	lsls	r3, r3, #1
 8000be8:	461a      	mov	r2, r3
 8000bea:	693b      	ldr	r3, [r7, #16]
 8000bec:	4413      	add	r3, r2
 8000bee:	8839      	ldrh	r1, [r7, #0]
 8000bf0:	4a19      	ldr	r2, [pc, #100]	@ (8000c58 <ST7735_DrawCharS+0x100>)
 8000bf2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000bf6:	e00b      	b.n	8000c10 <ST7735_DrawCharS+0xb8>
          	  ST7735_DrawPixel(x+i, y+j, bgColor);
        	else {  // big size
         	 ST7735_FillRectangle(x+i*size, y+j*size, size, size, bgColor);
        		}
      	  	  }*/
    	  dispbuf.u16arr[j*6+i] = bgColor;
 8000bf8:	68fa      	ldr	r2, [r7, #12]
 8000bfa:	4613      	mov	r3, r2
 8000bfc:	005b      	lsls	r3, r3, #1
 8000bfe:	4413      	add	r3, r2
 8000c00:	005b      	lsls	r3, r3, #1
 8000c02:	461a      	mov	r2, r3
 8000c04:	693b      	ldr	r3, [r7, #16]
 8000c06:	4413      	add	r3, r2
 8000c08:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 8000c0a:	4a13      	ldr	r2, [pc, #76]	@ (8000c58 <ST7735_DrawCharS+0x100>)
 8000c0c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      }
      line >>= 1;
 8000c10:	7dfb      	ldrb	r3, [r7, #23]
 8000c12:	085b      	lsrs	r3, r3, #1
 8000c14:	75fb      	strb	r3, [r7, #23]
    for (j = 0; j<8; j++) {
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	3301      	adds	r3, #1
 8000c1a:	60fb      	str	r3, [r7, #12]
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	2b07      	cmp	r3, #7
 8000c20:	ddd8      	ble.n	8000bd4 <ST7735_DrawCharS+0x7c>
  for (i=0; i<6; i++ ) {
 8000c22:	693b      	ldr	r3, [r7, #16]
 8000c24:	3301      	adds	r3, #1
 8000c26:	613b      	str	r3, [r7, #16]
 8000c28:	693b      	ldr	r3, [r7, #16]
 8000c2a:	2b05      	cmp	r3, #5
 8000c2c:	ddc0      	ble.n	8000bb0 <ST7735_DrawCharS+0x58>
    }
  }
  printimage(x, y, x+5, y+7, dispbuf.u8arr, 96);
 8000c2e:	88f8      	ldrh	r0, [r7, #6]
 8000c30:	88b9      	ldrh	r1, [r7, #4]
 8000c32:	88fb      	ldrh	r3, [r7, #6]
 8000c34:	3305      	adds	r3, #5
 8000c36:	b29a      	uxth	r2, r3
 8000c38:	88bb      	ldrh	r3, [r7, #4]
 8000c3a:	3307      	adds	r3, #7
 8000c3c:	b29b      	uxth	r3, r3
 8000c3e:	2460      	movs	r4, #96	@ 0x60
 8000c40:	9401      	str	r4, [sp, #4]
 8000c42:	4c05      	ldr	r4, [pc, #20]	@ (8000c58 <ST7735_DrawCharS+0x100>)
 8000c44:	9400      	str	r4, [sp, #0]
 8000c46:	f000 f89d 	bl	8000d84 <printimage>
 8000c4a:	e000      	b.n	8000c4e <ST7735_DrawCharS+0xf6>
    return;
 8000c4c:	bf00      	nop
}
 8000c4e:	371c      	adds	r7, #28
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd90      	pop	{r4, r7, pc}
 8000c54:	0801812c 	.word	0x0801812c
 8000c58:	2000012c 	.word	0x2000012c

08000c5c <ST7735_FillRectangle>:
    lcd7735_sendData(lo);
  }
	LCD_CS1;
}

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8000c5c:	b590      	push	{r4, r7, lr}
 8000c5e:	b085      	sub	sp, #20
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	4604      	mov	r4, r0
 8000c64:	4608      	mov	r0, r1
 8000c66:	4611      	mov	r1, r2
 8000c68:	461a      	mov	r2, r3
 8000c6a:	4623      	mov	r3, r4
 8000c6c:	80fb      	strh	r3, [r7, #6]
 8000c6e:	4603      	mov	r3, r0
 8000c70:	80bb      	strh	r3, [r7, #4]
 8000c72:	460b      	mov	r3, r1
 8000c74:	807b      	strh	r3, [r7, #2]
 8000c76:	4613      	mov	r3, r2
 8000c78:	803b      	strh	r3, [r7, #0]
    // clipping
	uint16_t i = 0;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	81fb      	strh	r3, [r7, #14]
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8000c7e:	88fb      	ldrh	r3, [r7, #6]
 8000c80:	2b9f      	cmp	r3, #159	@ 0x9f
 8000c82:	d862      	bhi.n	8000d4a <ST7735_FillRectangle+0xee>
 8000c84:	88bb      	ldrh	r3, [r7, #4]
 8000c86:	2b7f      	cmp	r3, #127	@ 0x7f
 8000c88:	d85f      	bhi.n	8000d4a <ST7735_FillRectangle+0xee>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 8000c8a:	88fa      	ldrh	r2, [r7, #6]
 8000c8c:	887b      	ldrh	r3, [r7, #2]
 8000c8e:	4413      	add	r3, r2
 8000c90:	2ba0      	cmp	r3, #160	@ 0xa0
 8000c92:	dd03      	ble.n	8000c9c <ST7735_FillRectangle+0x40>
 8000c94:	88fb      	ldrh	r3, [r7, #6]
 8000c96:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 8000c9a:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 8000c9c:	88ba      	ldrh	r2, [r7, #4]
 8000c9e:	883b      	ldrh	r3, [r7, #0]
 8000ca0:	4413      	add	r3, r2
 8000ca2:	2b80      	cmp	r3, #128	@ 0x80
 8000ca4:	dd03      	ble.n	8000cae <ST7735_FillRectangle+0x52>
 8000ca6:	88bb      	ldrh	r3, [r7, #4]
 8000ca8:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8000cac:	803b      	strh	r3, [r7, #0]

    LCD_CS0;
 8000cae:	2200      	movs	r2, #0
 8000cb0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cb4:	4827      	ldr	r0, [pc, #156]	@ (8000d54 <ST7735_FillRectangle+0xf8>)
 8000cb6:	f000 fd2f 	bl	8001718 <HAL_GPIO_WritePin>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8000cba:	88fb      	ldrh	r3, [r7, #6]
 8000cbc:	b2d8      	uxtb	r0, r3
 8000cbe:	88bb      	ldrh	r3, [r7, #4]
 8000cc0:	b2d9      	uxtb	r1, r3
 8000cc2:	88fb      	ldrh	r3, [r7, #6]
 8000cc4:	b2da      	uxtb	r2, r3
 8000cc6:	887b      	ldrh	r3, [r7, #2]
 8000cc8:	b2db      	uxtb	r3, r3
 8000cca:	4413      	add	r3, r2
 8000ccc:	b2db      	uxtb	r3, r3
 8000cce:	3b01      	subs	r3, #1
 8000cd0:	b2dc      	uxtb	r4, r3
 8000cd2:	88bb      	ldrh	r3, [r7, #4]
 8000cd4:	b2da      	uxtb	r2, r3
 8000cd6:	883b      	ldrh	r3, [r7, #0]
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	4413      	add	r3, r2
 8000cdc:	b2db      	uxtb	r3, r3
 8000cde:	3b01      	subs	r3, #1
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	4622      	mov	r2, r4
 8000ce4:	f7ff fd78 	bl	80007d8 <ST7735_SetAddressWindow>
    LCD_DC1;
 8000ce8:	2201      	movs	r2, #1
 8000cea:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000cee:	4819      	ldr	r0, [pc, #100]	@ (8000d54 <ST7735_FillRectangle+0xf8>)
 8000cf0:	f000 fd12 	bl	8001718 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8000cf4:	883b      	ldrh	r3, [r7, #0]
 8000cf6:	80bb      	strh	r3, [r7, #4]
 8000cf8:	e01d      	b.n	8000d36 <ST7735_FillRectangle+0xda>
    	i = 0;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	81fb      	strh	r3, [r7, #14]
        for(x = w; x > 0; x--) {
 8000cfe:	887b      	ldrh	r3, [r7, #2]
 8000d00:	80fb      	strh	r3, [r7, #6]
 8000d02:	e00a      	b.n	8000d1a <ST7735_FillRectangle+0xbe>
					//lcd7735_sendData(color>>8);
					//lcd7735_sendData(color);
        			dispbuf.u16arr[i] = color;
 8000d04:	89fb      	ldrh	r3, [r7, #14]
 8000d06:	4914      	ldr	r1, [pc, #80]	@ (8000d58 <ST7735_FillRectangle+0xfc>)
 8000d08:	8c3a      	ldrh	r2, [r7, #32]
 8000d0a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
        			i++;
 8000d0e:	89fb      	ldrh	r3, [r7, #14]
 8000d10:	3301      	adds	r3, #1
 8000d12:	81fb      	strh	r3, [r7, #14]
        for(x = w; x > 0; x--) {
 8000d14:	88fb      	ldrh	r3, [r7, #6]
 8000d16:	3b01      	subs	r3, #1
 8000d18:	80fb      	strh	r3, [r7, #6]
 8000d1a:	88fb      	ldrh	r3, [r7, #6]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d1f1      	bne.n	8000d04 <ST7735_FillRectangle+0xa8>
        }
		HAL_SPI_Transmit(&hspi2, dispbuf.u8arr, 2*i, 10);
 8000d20:	89fb      	ldrh	r3, [r7, #14]
 8000d22:	005b      	lsls	r3, r3, #1
 8000d24:	b29a      	uxth	r2, r3
 8000d26:	230a      	movs	r3, #10
 8000d28:	490b      	ldr	r1, [pc, #44]	@ (8000d58 <ST7735_FillRectangle+0xfc>)
 8000d2a:	480c      	ldr	r0, [pc, #48]	@ (8000d5c <ST7735_FillRectangle+0x100>)
 8000d2c:	f001 fb61 	bl	80023f2 <HAL_SPI_Transmit>
    for(y = h; y > 0; y--) {
 8000d30:	88bb      	ldrh	r3, [r7, #4]
 8000d32:	3b01      	subs	r3, #1
 8000d34:	80bb      	strh	r3, [r7, #4]
 8000d36:	88bb      	ldrh	r3, [r7, #4]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d1de      	bne.n	8000cfa <ST7735_FillRectangle+0x9e>
    }

		LCD_CS1;  //Unselect
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d42:	4804      	ldr	r0, [pc, #16]	@ (8000d54 <ST7735_FillRectangle+0xf8>)
 8000d44:	f000 fce8 	bl	8001718 <HAL_GPIO_WritePin>
 8000d48:	e000      	b.n	8000d4c <ST7735_FillRectangle+0xf0>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8000d4a:	bf00      	nop
}
 8000d4c:	3714      	adds	r7, #20
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd90      	pop	{r4, r7, pc}
 8000d52:	bf00      	nop
 8000d54:	48000400 	.word	0x48000400
 8000d58:	2000012c 	.word	0x2000012c
 8000d5c:	20000078 	.word	0x20000078

08000d60 <ST7735_FillScreen>:
void ST7735_FillScreen(uint16_t color) {
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af02      	add	r7, sp, #8
 8000d66:	4603      	mov	r3, r0
 8000d68:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 8000d6a:	88fb      	ldrh	r3, [r7, #6]
 8000d6c:	9300      	str	r3, [sp, #0]
 8000d6e:	2380      	movs	r3, #128	@ 0x80
 8000d70:	22a0      	movs	r2, #160	@ 0xa0
 8000d72:	2100      	movs	r1, #0
 8000d74:	2000      	movs	r0, #0
 8000d76:	f7ff ff71 	bl	8000c5c <ST7735_FillRectangle>
}
 8000d7a:	bf00      	nop
 8000d7c:	3708      	adds	r7, #8
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
	...

08000d84 <printimage>:

void printimage(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, const uint8_t* data, uint16_t size)
{
 8000d84:	b590      	push	{r4, r7, lr}
 8000d86:	b083      	sub	sp, #12
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	4604      	mov	r4, r0
 8000d8c:	4608      	mov	r0, r1
 8000d8e:	4611      	mov	r1, r2
 8000d90:	461a      	mov	r2, r3
 8000d92:	4623      	mov	r3, r4
 8000d94:	80fb      	strh	r3, [r7, #6]
 8000d96:	4603      	mov	r3, r0
 8000d98:	80bb      	strh	r3, [r7, #4]
 8000d9a:	460b      	mov	r3, r1
 8000d9c:	807b      	strh	r3, [r7, #2]
 8000d9e:	4613      	mov	r3, r2
 8000da0:	803b      	strh	r3, [r7, #0]
	  LCD_CS0;
 8000da2:	2200      	movs	r2, #0
 8000da4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000da8:	4811      	ldr	r0, [pc, #68]	@ (8000df0 <printimage+0x6c>)
 8000daa:	f000 fcb5 	bl	8001718 <HAL_GPIO_WritePin>
	  ST7735_SetAddressWindow(x0, y0, x1, y1);
 8000dae:	88fb      	ldrh	r3, [r7, #6]
 8000db0:	b2d8      	uxtb	r0, r3
 8000db2:	88bb      	ldrh	r3, [r7, #4]
 8000db4:	b2d9      	uxtb	r1, r3
 8000db6:	887b      	ldrh	r3, [r7, #2]
 8000db8:	b2da      	uxtb	r2, r3
 8000dba:	883b      	ldrh	r3, [r7, #0]
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	f7ff fd0b 	bl	80007d8 <ST7735_SetAddressWindow>
	  LCD_DC1;
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000dc8:	4809      	ldr	r0, [pc, #36]	@ (8000df0 <printimage+0x6c>)
 8000dca:	f000 fca5 	bl	8001718 <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit(&hspi2, data, size, 20);
 8000dce:	8bba      	ldrh	r2, [r7, #28]
 8000dd0:	2314      	movs	r3, #20
 8000dd2:	69b9      	ldr	r1, [r7, #24]
 8000dd4:	4807      	ldr	r0, [pc, #28]	@ (8000df4 <printimage+0x70>)
 8000dd6:	f001 fb0c 	bl	80023f2 <HAL_SPI_Transmit>
	  LCD_CS1;
 8000dda:	2201      	movs	r2, #1
 8000ddc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000de0:	4803      	ldr	r0, [pc, #12]	@ (8000df0 <printimage+0x6c>)
 8000de2:	f000 fc99 	bl	8001718 <HAL_GPIO_WritePin>
}
 8000de6:	bf00      	nop
 8000de8:	370c      	adds	r7, #12
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd90      	pop	{r4, r7, pc}
 8000dee:	bf00      	nop
 8000df0:	48000400 	.word	0x48000400
 8000df4:	20000078 	.word	0x20000078

08000df8 <lcd7735_sendCmd>:
  //ST7735_WriteCommand(invert ? ST7735_INVON : ST7735_INVOFF);
	lcd7735_sendCmd(invert ? ST7735_INVON : ST7735_INVOFF);
  LCD_CS1;  //Unselect
}

void lcd7735_sendCmd(uint8_t cmd) {  //uint8_t       //unsigned char
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	4603      	mov	r3, r0
 8000e00:	71fb      	strb	r3, [r7, #7]
   LCD_DC0; //Set DC low
 8000e02:	2200      	movs	r2, #0
 8000e04:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e08:	4805      	ldr	r0, [pc, #20]	@ (8000e20 <lcd7735_sendCmd+0x28>)
 8000e0a:	f000 fc85 	bl	8001718 <HAL_GPIO_WritePin>
   lcd7735_senddata(cmd);
 8000e0e:	79fb      	ldrb	r3, [r7, #7]
 8000e10:	4618      	mov	r0, r3
 8000e12:	f000 f81d 	bl	8000e50 <lcd7735_senddata>
}
 8000e16:	bf00      	nop
 8000e18:	3708      	adds	r7, #8
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	48000400 	.word	0x48000400

08000e24 <lcd7735_sendData>:


void lcd7735_sendData(uint8_t data) {  //uint8_t      //unsigned char
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	71fb      	strb	r3, [r7, #7]
   LCD_DC1;//Set DC HIGH
 8000e2e:	2201      	movs	r2, #1
 8000e30:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e34:	4805      	ldr	r0, [pc, #20]	@ (8000e4c <lcd7735_sendData+0x28>)
 8000e36:	f000 fc6f 	bl	8001718 <HAL_GPIO_WritePin>
   lcd7735_senddata(data);
 8000e3a:	79fb      	ldrb	r3, [r7, #7]
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f000 f807 	bl	8000e50 <lcd7735_senddata>
}
 8000e42:	bf00      	nop
 8000e44:	3708      	adds	r7, #8
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	48000400 	.word	0x48000400

08000e50 <lcd7735_senddata>:

void lcd7735_senddata(uint8_t data) {
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	4603      	mov	r3, r0
 8000e58:	71fb      	strb	r3, [r7, #7]
  HAL_SPI_Transmit(&hspi2, &data, sizeof(data), 0x1);
 8000e5a:	1df9      	adds	r1, r7, #7
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	2201      	movs	r2, #1
 8000e60:	4803      	ldr	r0, [pc, #12]	@ (8000e70 <lcd7735_senddata+0x20>)
 8000e62:	f001 fac6 	bl	80023f2 <HAL_SPI_Transmit>
}
 8000e66:	bf00      	nop
 8000e68:	3708      	adds	r7, #8
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	20000078 	.word	0x20000078

08000e74 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e7a:	4b0f      	ldr	r3, [pc, #60]	@ (8000eb8 <HAL_MspInit+0x44>)
 8000e7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e7e:	4a0e      	ldr	r2, [pc, #56]	@ (8000eb8 <HAL_MspInit+0x44>)
 8000e80:	f043 0301 	orr.w	r3, r3, #1
 8000e84:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e86:	4b0c      	ldr	r3, [pc, #48]	@ (8000eb8 <HAL_MspInit+0x44>)
 8000e88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e8a:	f003 0301 	and.w	r3, r3, #1
 8000e8e:	607b      	str	r3, [r7, #4]
 8000e90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e92:	4b09      	ldr	r3, [pc, #36]	@ (8000eb8 <HAL_MspInit+0x44>)
 8000e94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e96:	4a08      	ldr	r2, [pc, #32]	@ (8000eb8 <HAL_MspInit+0x44>)
 8000e98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e9c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e9e:	4b06      	ldr	r3, [pc, #24]	@ (8000eb8 <HAL_MspInit+0x44>)
 8000ea0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ea2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ea6:	603b      	str	r3, [r7, #0]
 8000ea8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000eaa:	f000 fcf1 	bl	8001890 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eae:	bf00      	nop
 8000eb0:	3708      	adds	r7, #8
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	40021000 	.word	0x40021000

08000ebc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b08a      	sub	sp, #40	@ 0x28
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec4:	f107 0314 	add.w	r3, r7, #20
 8000ec8:	2200      	movs	r2, #0
 8000eca:	601a      	str	r2, [r3, #0]
 8000ecc:	605a      	str	r2, [r3, #4]
 8000ece:	609a      	str	r2, [r3, #8]
 8000ed0:	60da      	str	r2, [r3, #12]
 8000ed2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a17      	ldr	r2, [pc, #92]	@ (8000f38 <HAL_SPI_MspInit+0x7c>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d128      	bne.n	8000f30 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000ede:	4b17      	ldr	r3, [pc, #92]	@ (8000f3c <HAL_SPI_MspInit+0x80>)
 8000ee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ee2:	4a16      	ldr	r2, [pc, #88]	@ (8000f3c <HAL_SPI_MspInit+0x80>)
 8000ee4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ee8:	6593      	str	r3, [r2, #88]	@ 0x58
 8000eea:	4b14      	ldr	r3, [pc, #80]	@ (8000f3c <HAL_SPI_MspInit+0x80>)
 8000eec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ef2:	613b      	str	r3, [r7, #16]
 8000ef4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ef6:	4b11      	ldr	r3, [pc, #68]	@ (8000f3c <HAL_SPI_MspInit+0x80>)
 8000ef8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000efa:	4a10      	ldr	r2, [pc, #64]	@ (8000f3c <HAL_SPI_MspInit+0x80>)
 8000efc:	f043 0302 	orr.w	r3, r3, #2
 8000f00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f02:	4b0e      	ldr	r3, [pc, #56]	@ (8000f3c <HAL_SPI_MspInit+0x80>)
 8000f04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f06:	f003 0302 	and.w	r3, r3, #2
 8000f0a:	60fb      	str	r3, [r7, #12]
 8000f0c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = DISP_SCK_Pin|DISP_SDA_Pin;
 8000f0e:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8000f12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f14:	2302      	movs	r3, #2
 8000f16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f20:	2305      	movs	r3, #5
 8000f22:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f24:	f107 0314 	add.w	r3, r7, #20
 8000f28:	4619      	mov	r1, r3
 8000f2a:	4805      	ldr	r0, [pc, #20]	@ (8000f40 <HAL_SPI_MspInit+0x84>)
 8000f2c:	f000 fa68 	bl	8001400 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8000f30:	bf00      	nop
 8000f32:	3728      	adds	r7, #40	@ 0x28
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	40003800 	.word	0x40003800
 8000f3c:	40021000 	.word	0x40021000
 8000f40:	48000400 	.word	0x48000400

08000f44 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b085      	sub	sp, #20
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a0a      	ldr	r2, [pc, #40]	@ (8000f7c <HAL_TIM_Base_MspInit+0x38>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d10b      	bne.n	8000f6e <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM17_MspInit 0 */

    /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8000f56:	4b0a      	ldr	r3, [pc, #40]	@ (8000f80 <HAL_TIM_Base_MspInit+0x3c>)
 8000f58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f5a:	4a09      	ldr	r2, [pc, #36]	@ (8000f80 <HAL_TIM_Base_MspInit+0x3c>)
 8000f5c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f60:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f62:	4b07      	ldr	r3, [pc, #28]	@ (8000f80 <HAL_TIM_Base_MspInit+0x3c>)
 8000f64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f66:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f6a:	60fb      	str	r3, [r7, #12]
 8000f6c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM17_MspInit 1 */

  }

}
 8000f6e:	bf00      	nop
 8000f70:	3714      	adds	r7, #20
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	40014800 	.word	0x40014800
 8000f80:	40021000 	.word	0x40021000

08000f84 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b088      	sub	sp, #32
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f8c:	f107 030c 	add.w	r3, r7, #12
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
 8000f94:	605a      	str	r2, [r3, #4]
 8000f96:	609a      	str	r2, [r3, #8]
 8000f98:	60da      	str	r2, [r3, #12]
 8000f9a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM17)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a11      	ldr	r2, [pc, #68]	@ (8000fe8 <HAL_TIM_MspPostInit+0x64>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d11c      	bne.n	8000fe0 <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM17_MspPostInit 0 */

    /* USER CODE END TIM17_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fa6:	4b11      	ldr	r3, [pc, #68]	@ (8000fec <HAL_TIM_MspPostInit+0x68>)
 8000fa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000faa:	4a10      	ldr	r2, [pc, #64]	@ (8000fec <HAL_TIM_MspPostInit+0x68>)
 8000fac:	f043 0302 	orr.w	r3, r3, #2
 8000fb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fb2:	4b0e      	ldr	r3, [pc, #56]	@ (8000fec <HAL_TIM_MspPostInit+0x68>)
 8000fb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fb6:	f003 0302 	and.w	r3, r3, #2
 8000fba:	60bb      	str	r3, [r7, #8]
 8000fbc:	68bb      	ldr	r3, [r7, #8]
    /**TIM17 GPIO Configuration
    PB9     ------> TIM17_CH1
    */
    GPIO_InitStruct.Pin = DISP_PWM_Pin;
 8000fbe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000fc2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISP_PWM_GPIO_Port, &GPIO_InitStruct);
 8000fd4:	f107 030c 	add.w	r3, r7, #12
 8000fd8:	4619      	mov	r1, r3
 8000fda:	4805      	ldr	r0, [pc, #20]	@ (8000ff0 <HAL_TIM_MspPostInit+0x6c>)
 8000fdc:	f000 fa10 	bl	8001400 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM17_MspPostInit 1 */

    /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8000fe0:	bf00      	nop
 8000fe2:	3720      	adds	r7, #32
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	40014800 	.word	0x40014800
 8000fec:	40021000 	.word	0x40021000
 8000ff0:	48000400 	.word	0x48000400

08000ff4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ff8:	bf00      	nop
 8000ffa:	e7fd      	b.n	8000ff8 <NMI_Handler+0x4>

08000ffc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001000:	bf00      	nop
 8001002:	e7fd      	b.n	8001000 <HardFault_Handler+0x4>

08001004 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001008:	bf00      	nop
 800100a:	e7fd      	b.n	8001008 <MemManage_Handler+0x4>

0800100c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001010:	bf00      	nop
 8001012:	e7fd      	b.n	8001010 <BusFault_Handler+0x4>

08001014 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001018:	bf00      	nop
 800101a:	e7fd      	b.n	8001018 <UsageFault_Handler+0x4>

0800101c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001020:	bf00      	nop
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr

0800102a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800102a:	b480      	push	{r7}
 800102c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800102e:	bf00      	nop
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr

08001038 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800103c:	bf00      	nop
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr

08001046 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001046:	b580      	push	{r7, lr}
 8001048:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800104a:	f7ff fba5 	bl	8000798 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800104e:	bf00      	nop
 8001050:	bd80      	pop	{r7, pc}
	...

08001054 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b086      	sub	sp, #24
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800105c:	4a14      	ldr	r2, [pc, #80]	@ (80010b0 <_sbrk+0x5c>)
 800105e:	4b15      	ldr	r3, [pc, #84]	@ (80010b4 <_sbrk+0x60>)
 8001060:	1ad3      	subs	r3, r2, r3
 8001062:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001068:	4b13      	ldr	r3, [pc, #76]	@ (80010b8 <_sbrk+0x64>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d102      	bne.n	8001076 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001070:	4b11      	ldr	r3, [pc, #68]	@ (80010b8 <_sbrk+0x64>)
 8001072:	4a12      	ldr	r2, [pc, #72]	@ (80010bc <_sbrk+0x68>)
 8001074:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001076:	4b10      	ldr	r3, [pc, #64]	@ (80010b8 <_sbrk+0x64>)
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4413      	add	r3, r2
 800107e:	693a      	ldr	r2, [r7, #16]
 8001080:	429a      	cmp	r2, r3
 8001082:	d207      	bcs.n	8001094 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001084:	f002 fbc4 	bl	8003810 <__errno>
 8001088:	4603      	mov	r3, r0
 800108a:	220c      	movs	r2, #12
 800108c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800108e:	f04f 33ff 	mov.w	r3, #4294967295
 8001092:	e009      	b.n	80010a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001094:	4b08      	ldr	r3, [pc, #32]	@ (80010b8 <_sbrk+0x64>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800109a:	4b07      	ldr	r3, [pc, #28]	@ (80010b8 <_sbrk+0x64>)
 800109c:	681a      	ldr	r2, [r3, #0]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4413      	add	r3, r2
 80010a2:	4a05      	ldr	r2, [pc, #20]	@ (80010b8 <_sbrk+0x64>)
 80010a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010a6:	68fb      	ldr	r3, [r7, #12]
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3718      	adds	r7, #24
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	20008000 	.word	0x20008000
 80010b4:	00000400 	.word	0x00000400
 80010b8:	2000026c 	.word	0x2000026c
 80010bc:	200003c0 	.word	0x200003c0

080010c0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80010c4:	4b06      	ldr	r3, [pc, #24]	@ (80010e0 <SystemInit+0x20>)
 80010c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010ca:	4a05      	ldr	r2, [pc, #20]	@ (80010e0 <SystemInit+0x20>)
 80010cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010d4:	bf00      	nop
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	e000ed00 	.word	0xe000ed00

080010e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80010e4:	480d      	ldr	r0, [pc, #52]	@ (800111c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80010e6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80010e8:	f7ff ffea 	bl	80010c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010ec:	480c      	ldr	r0, [pc, #48]	@ (8001120 <LoopForever+0x6>)
  ldr r1, =_edata
 80010ee:	490d      	ldr	r1, [pc, #52]	@ (8001124 <LoopForever+0xa>)
  ldr r2, =_sidata
 80010f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001128 <LoopForever+0xe>)
  movs r3, #0
 80010f2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80010f4:	e002      	b.n	80010fc <LoopCopyDataInit>

080010f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010fa:	3304      	adds	r3, #4

080010fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001100:	d3f9      	bcc.n	80010f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001102:	4a0a      	ldr	r2, [pc, #40]	@ (800112c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001104:	4c0a      	ldr	r4, [pc, #40]	@ (8001130 <LoopForever+0x16>)
  movs r3, #0
 8001106:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001108:	e001      	b.n	800110e <LoopFillZerobss>

0800110a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800110a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800110c:	3204      	adds	r2, #4

0800110e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800110e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001110:	d3fb      	bcc.n	800110a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001112:	f002 fb83 	bl	800381c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001116:	f7ff f927 	bl	8000368 <main>

0800111a <LoopForever>:

LoopForever:
    b LoopForever
 800111a:	e7fe      	b.n	800111a <LoopForever>
  ldr   r0, =_estack
 800111c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001120:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001124:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001128:	0801867c 	.word	0x0801867c
  ldr r2, =_sbss
 800112c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001130:	200003bc 	.word	0x200003bc

08001134 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001134:	e7fe      	b.n	8001134 <ADC1_2_IRQHandler>

08001136 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001136:	b580      	push	{r7, lr}
 8001138:	b082      	sub	sp, #8
 800113a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800113c:	2300      	movs	r3, #0
 800113e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001140:	2003      	movs	r0, #3
 8001142:	f000 f92b 	bl	800139c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001146:	200f      	movs	r0, #15
 8001148:	f000 f80e 	bl	8001168 <HAL_InitTick>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d002      	beq.n	8001158 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001152:	2301      	movs	r3, #1
 8001154:	71fb      	strb	r3, [r7, #7]
 8001156:	e001      	b.n	800115c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001158:	f7ff fe8c 	bl	8000e74 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800115c:	79fb      	ldrb	r3, [r7, #7]

}
 800115e:	4618      	mov	r0, r3
 8001160:	3708      	adds	r7, #8
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
	...

08001168 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001170:	2300      	movs	r3, #0
 8001172:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001174:	4b16      	ldr	r3, [pc, #88]	@ (80011d0 <HAL_InitTick+0x68>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d022      	beq.n	80011c2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800117c:	4b15      	ldr	r3, [pc, #84]	@ (80011d4 <HAL_InitTick+0x6c>)
 800117e:	681a      	ldr	r2, [r3, #0]
 8001180:	4b13      	ldr	r3, [pc, #76]	@ (80011d0 <HAL_InitTick+0x68>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001188:	fbb1 f3f3 	udiv	r3, r1, r3
 800118c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001190:	4618      	mov	r0, r3
 8001192:	f000 f928 	bl	80013e6 <HAL_SYSTICK_Config>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d10f      	bne.n	80011bc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2b0f      	cmp	r3, #15
 80011a0:	d809      	bhi.n	80011b6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011a2:	2200      	movs	r2, #0
 80011a4:	6879      	ldr	r1, [r7, #4]
 80011a6:	f04f 30ff 	mov.w	r0, #4294967295
 80011aa:	f000 f902 	bl	80013b2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80011ae:	4a0a      	ldr	r2, [pc, #40]	@ (80011d8 <HAL_InitTick+0x70>)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6013      	str	r3, [r2, #0]
 80011b4:	e007      	b.n	80011c6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80011b6:	2301      	movs	r3, #1
 80011b8:	73fb      	strb	r3, [r7, #15]
 80011ba:	e004      	b.n	80011c6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80011bc:	2301      	movs	r3, #1
 80011be:	73fb      	strb	r3, [r7, #15]
 80011c0:	e001      	b.n	80011c6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80011c2:	2301      	movs	r3, #1
 80011c4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80011c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3710      	adds	r7, #16
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	20000008 	.word	0x20000008
 80011d4:	20000000 	.word	0x20000000
 80011d8:	20000004 	.word	0x20000004

080011dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  return uwTick;
 80011e0:	4b03      	ldr	r3, [pc, #12]	@ (80011f0 <HAL_GetTick+0x14>)
 80011e2:	681b      	ldr	r3, [r3, #0]
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	20000270 	.word	0x20000270

080011f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b084      	sub	sp, #16
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011fc:	f7ff ffee 	bl	80011dc <HAL_GetTick>
 8001200:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800120c:	d004      	beq.n	8001218 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800120e:	4b09      	ldr	r3, [pc, #36]	@ (8001234 <HAL_Delay+0x40>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	68fa      	ldr	r2, [r7, #12]
 8001214:	4413      	add	r3, r2
 8001216:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001218:	bf00      	nop
 800121a:	f7ff ffdf 	bl	80011dc <HAL_GetTick>
 800121e:	4602      	mov	r2, r0
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	1ad3      	subs	r3, r2, r3
 8001224:	68fa      	ldr	r2, [r7, #12]
 8001226:	429a      	cmp	r2, r3
 8001228:	d8f7      	bhi.n	800121a <HAL_Delay+0x26>
  {
  }
}
 800122a:	bf00      	nop
 800122c:	bf00      	nop
 800122e:	3710      	adds	r7, #16
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	20000008 	.word	0x20000008

08001238 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001238:	b480      	push	{r7}
 800123a:	b085      	sub	sp, #20
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	f003 0307 	and.w	r3, r3, #7
 8001246:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001248:	4b0c      	ldr	r3, [pc, #48]	@ (800127c <__NVIC_SetPriorityGrouping+0x44>)
 800124a:	68db      	ldr	r3, [r3, #12]
 800124c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800124e:	68ba      	ldr	r2, [r7, #8]
 8001250:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001254:	4013      	ands	r3, r2
 8001256:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001260:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001264:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001268:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800126a:	4a04      	ldr	r2, [pc, #16]	@ (800127c <__NVIC_SetPriorityGrouping+0x44>)
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	60d3      	str	r3, [r2, #12]
}
 8001270:	bf00      	nop
 8001272:	3714      	adds	r7, #20
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr
 800127c:	e000ed00 	.word	0xe000ed00

08001280 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001284:	4b04      	ldr	r3, [pc, #16]	@ (8001298 <__NVIC_GetPriorityGrouping+0x18>)
 8001286:	68db      	ldr	r3, [r3, #12]
 8001288:	0a1b      	lsrs	r3, r3, #8
 800128a:	f003 0307 	and.w	r3, r3, #7
}
 800128e:	4618      	mov	r0, r3
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr
 8001298:	e000ed00 	.word	0xe000ed00

0800129c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	4603      	mov	r3, r0
 80012a4:	6039      	str	r1, [r7, #0]
 80012a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	db0a      	blt.n	80012c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	b2da      	uxtb	r2, r3
 80012b4:	490c      	ldr	r1, [pc, #48]	@ (80012e8 <__NVIC_SetPriority+0x4c>)
 80012b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ba:	0112      	lsls	r2, r2, #4
 80012bc:	b2d2      	uxtb	r2, r2
 80012be:	440b      	add	r3, r1
 80012c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012c4:	e00a      	b.n	80012dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	b2da      	uxtb	r2, r3
 80012ca:	4908      	ldr	r1, [pc, #32]	@ (80012ec <__NVIC_SetPriority+0x50>)
 80012cc:	79fb      	ldrb	r3, [r7, #7]
 80012ce:	f003 030f 	and.w	r3, r3, #15
 80012d2:	3b04      	subs	r3, #4
 80012d4:	0112      	lsls	r2, r2, #4
 80012d6:	b2d2      	uxtb	r2, r2
 80012d8:	440b      	add	r3, r1
 80012da:	761a      	strb	r2, [r3, #24]
}
 80012dc:	bf00      	nop
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr
 80012e8:	e000e100 	.word	0xe000e100
 80012ec:	e000ed00 	.word	0xe000ed00

080012f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b089      	sub	sp, #36	@ 0x24
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	60f8      	str	r0, [r7, #12]
 80012f8:	60b9      	str	r1, [r7, #8]
 80012fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	f003 0307 	and.w	r3, r3, #7
 8001302:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001304:	69fb      	ldr	r3, [r7, #28]
 8001306:	f1c3 0307 	rsb	r3, r3, #7
 800130a:	2b04      	cmp	r3, #4
 800130c:	bf28      	it	cs
 800130e:	2304      	movcs	r3, #4
 8001310:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	3304      	adds	r3, #4
 8001316:	2b06      	cmp	r3, #6
 8001318:	d902      	bls.n	8001320 <NVIC_EncodePriority+0x30>
 800131a:	69fb      	ldr	r3, [r7, #28]
 800131c:	3b03      	subs	r3, #3
 800131e:	e000      	b.n	8001322 <NVIC_EncodePriority+0x32>
 8001320:	2300      	movs	r3, #0
 8001322:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001324:	f04f 32ff 	mov.w	r2, #4294967295
 8001328:	69bb      	ldr	r3, [r7, #24]
 800132a:	fa02 f303 	lsl.w	r3, r2, r3
 800132e:	43da      	mvns	r2, r3
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	401a      	ands	r2, r3
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001338:	f04f 31ff 	mov.w	r1, #4294967295
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	fa01 f303 	lsl.w	r3, r1, r3
 8001342:	43d9      	mvns	r1, r3
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001348:	4313      	orrs	r3, r2
         );
}
 800134a:	4618      	mov	r0, r3
 800134c:	3724      	adds	r7, #36	@ 0x24
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
	...

08001358 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	3b01      	subs	r3, #1
 8001364:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001368:	d301      	bcc.n	800136e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800136a:	2301      	movs	r3, #1
 800136c:	e00f      	b.n	800138e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800136e:	4a0a      	ldr	r2, [pc, #40]	@ (8001398 <SysTick_Config+0x40>)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	3b01      	subs	r3, #1
 8001374:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001376:	210f      	movs	r1, #15
 8001378:	f04f 30ff 	mov.w	r0, #4294967295
 800137c:	f7ff ff8e 	bl	800129c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001380:	4b05      	ldr	r3, [pc, #20]	@ (8001398 <SysTick_Config+0x40>)
 8001382:	2200      	movs	r2, #0
 8001384:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001386:	4b04      	ldr	r3, [pc, #16]	@ (8001398 <SysTick_Config+0x40>)
 8001388:	2207      	movs	r2, #7
 800138a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800138c:	2300      	movs	r3, #0
}
 800138e:	4618      	mov	r0, r3
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	e000e010 	.word	0xe000e010

0800139c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013a4:	6878      	ldr	r0, [r7, #4]
 80013a6:	f7ff ff47 	bl	8001238 <__NVIC_SetPriorityGrouping>
}
 80013aa:	bf00      	nop
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}

080013b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013b2:	b580      	push	{r7, lr}
 80013b4:	b086      	sub	sp, #24
 80013b6:	af00      	add	r7, sp, #0
 80013b8:	4603      	mov	r3, r0
 80013ba:	60b9      	str	r1, [r7, #8]
 80013bc:	607a      	str	r2, [r7, #4]
 80013be:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80013c0:	f7ff ff5e 	bl	8001280 <__NVIC_GetPriorityGrouping>
 80013c4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013c6:	687a      	ldr	r2, [r7, #4]
 80013c8:	68b9      	ldr	r1, [r7, #8]
 80013ca:	6978      	ldr	r0, [r7, #20]
 80013cc:	f7ff ff90 	bl	80012f0 <NVIC_EncodePriority>
 80013d0:	4602      	mov	r2, r0
 80013d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013d6:	4611      	mov	r1, r2
 80013d8:	4618      	mov	r0, r3
 80013da:	f7ff ff5f 	bl	800129c <__NVIC_SetPriority>
}
 80013de:	bf00      	nop
 80013e0:	3718      	adds	r7, #24
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}

080013e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013e6:	b580      	push	{r7, lr}
 80013e8:	b082      	sub	sp, #8
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013ee:	6878      	ldr	r0, [r7, #4]
 80013f0:	f7ff ffb2 	bl	8001358 <SysTick_Config>
 80013f4:	4603      	mov	r3, r0
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	3708      	adds	r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
	...

08001400 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001400:	b480      	push	{r7}
 8001402:	b087      	sub	sp, #28
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800140a:	2300      	movs	r3, #0
 800140c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800140e:	e164      	b.n	80016da <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	2101      	movs	r1, #1
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	fa01 f303 	lsl.w	r3, r1, r3
 800141c:	4013      	ands	r3, r2
 800141e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	2b00      	cmp	r3, #0
 8001424:	f000 8156 	beq.w	80016d4 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f003 0303 	and.w	r3, r3, #3
 8001430:	2b01      	cmp	r3, #1
 8001432:	d005      	beq.n	8001440 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800143c:	2b02      	cmp	r3, #2
 800143e:	d130      	bne.n	80014a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	689b      	ldr	r3, [r3, #8]
 8001444:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001446:	697b      	ldr	r3, [r7, #20]
 8001448:	005b      	lsls	r3, r3, #1
 800144a:	2203      	movs	r2, #3
 800144c:	fa02 f303 	lsl.w	r3, r2, r3
 8001450:	43db      	mvns	r3, r3
 8001452:	693a      	ldr	r2, [r7, #16]
 8001454:	4013      	ands	r3, r2
 8001456:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	68da      	ldr	r2, [r3, #12]
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	005b      	lsls	r3, r3, #1
 8001460:	fa02 f303 	lsl.w	r3, r2, r3
 8001464:	693a      	ldr	r2, [r7, #16]
 8001466:	4313      	orrs	r3, r2
 8001468:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	693a      	ldr	r2, [r7, #16]
 800146e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001476:	2201      	movs	r2, #1
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	fa02 f303 	lsl.w	r3, r2, r3
 800147e:	43db      	mvns	r3, r3
 8001480:	693a      	ldr	r2, [r7, #16]
 8001482:	4013      	ands	r3, r2
 8001484:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	091b      	lsrs	r3, r3, #4
 800148c:	f003 0201 	and.w	r2, r3, #1
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	fa02 f303 	lsl.w	r3, r2, r3
 8001496:	693a      	ldr	r2, [r7, #16]
 8001498:	4313      	orrs	r3, r2
 800149a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	693a      	ldr	r2, [r7, #16]
 80014a0:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	f003 0303 	and.w	r3, r3, #3
 80014aa:	2b03      	cmp	r3, #3
 80014ac:	d109      	bne.n	80014c2 <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 80014b6:	2b03      	cmp	r3, #3
 80014b8:	d11b      	bne.n	80014f2 <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	689b      	ldr	r3, [r3, #8]
 80014be:	2b01      	cmp	r3, #1
 80014c0:	d017      	beq.n	80014f2 <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	68db      	ldr	r3, [r3, #12]
 80014c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	005b      	lsls	r3, r3, #1
 80014cc:	2203      	movs	r2, #3
 80014ce:	fa02 f303 	lsl.w	r3, r2, r3
 80014d2:	43db      	mvns	r3, r3
 80014d4:	693a      	ldr	r2, [r7, #16]
 80014d6:	4013      	ands	r3, r2
 80014d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	689a      	ldr	r2, [r3, #8]
 80014de:	697b      	ldr	r3, [r7, #20]
 80014e0:	005b      	lsls	r3, r3, #1
 80014e2:	fa02 f303 	lsl.w	r3, r2, r3
 80014e6:	693a      	ldr	r2, [r7, #16]
 80014e8:	4313      	orrs	r3, r2
 80014ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	693a      	ldr	r2, [r7, #16]
 80014f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	f003 0303 	and.w	r3, r3, #3
 80014fa:	2b02      	cmp	r3, #2
 80014fc:	d123      	bne.n	8001546 <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	08da      	lsrs	r2, r3, #3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	3208      	adds	r2, #8
 8001506:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800150a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	f003 0307 	and.w	r3, r3, #7
 8001512:	009b      	lsls	r3, r3, #2
 8001514:	220f      	movs	r2, #15
 8001516:	fa02 f303 	lsl.w	r3, r2, r3
 800151a:	43db      	mvns	r3, r3
 800151c:	693a      	ldr	r2, [r7, #16]
 800151e:	4013      	ands	r3, r2
 8001520:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	691a      	ldr	r2, [r3, #16]
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	f003 0307 	and.w	r3, r3, #7
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	fa02 f303 	lsl.w	r3, r2, r3
 8001532:	693a      	ldr	r2, [r7, #16]
 8001534:	4313      	orrs	r3, r2
 8001536:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	08da      	lsrs	r2, r3, #3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	3208      	adds	r2, #8
 8001540:	6939      	ldr	r1, [r7, #16]
 8001542:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	2203      	movs	r2, #3
 8001552:	fa02 f303 	lsl.w	r3, r2, r3
 8001556:	43db      	mvns	r3, r3
 8001558:	693a      	ldr	r2, [r7, #16]
 800155a:	4013      	ands	r3, r2
 800155c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	f003 0203 	and.w	r2, r3, #3
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	005b      	lsls	r3, r3, #1
 800156a:	fa02 f303 	lsl.w	r3, r2, r3
 800156e:	693a      	ldr	r2, [r7, #16]
 8001570:	4313      	orrs	r3, r2
 8001572:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	693a      	ldr	r2, [r7, #16]
 8001578:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001582:	2b00      	cmp	r3, #0
 8001584:	f000 80a6 	beq.w	80016d4 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001588:	4b5b      	ldr	r3, [pc, #364]	@ (80016f8 <HAL_GPIO_Init+0x2f8>)
 800158a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800158c:	4a5a      	ldr	r2, [pc, #360]	@ (80016f8 <HAL_GPIO_Init+0x2f8>)
 800158e:	f043 0301 	orr.w	r3, r3, #1
 8001592:	6613      	str	r3, [r2, #96]	@ 0x60
 8001594:	4b58      	ldr	r3, [pc, #352]	@ (80016f8 <HAL_GPIO_Init+0x2f8>)
 8001596:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001598:	f003 0301 	and.w	r3, r3, #1
 800159c:	60bb      	str	r3, [r7, #8]
 800159e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80015a0:	4a56      	ldr	r2, [pc, #344]	@ (80016fc <HAL_GPIO_Init+0x2fc>)
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	089b      	lsrs	r3, r3, #2
 80015a6:	3302      	adds	r3, #2
 80015a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	f003 0303 	and.w	r3, r3, #3
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	220f      	movs	r2, #15
 80015b8:	fa02 f303 	lsl.w	r3, r2, r3
 80015bc:	43db      	mvns	r3, r3
 80015be:	693a      	ldr	r2, [r7, #16]
 80015c0:	4013      	ands	r3, r2
 80015c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80015ca:	d01f      	beq.n	800160c <HAL_GPIO_Init+0x20c>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	4a4c      	ldr	r2, [pc, #304]	@ (8001700 <HAL_GPIO_Init+0x300>)
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d019      	beq.n	8001608 <HAL_GPIO_Init+0x208>
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	4a4b      	ldr	r2, [pc, #300]	@ (8001704 <HAL_GPIO_Init+0x304>)
 80015d8:	4293      	cmp	r3, r2
 80015da:	d013      	beq.n	8001604 <HAL_GPIO_Init+0x204>
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	4a4a      	ldr	r2, [pc, #296]	@ (8001708 <HAL_GPIO_Init+0x308>)
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d00d      	beq.n	8001600 <HAL_GPIO_Init+0x200>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	4a49      	ldr	r2, [pc, #292]	@ (800170c <HAL_GPIO_Init+0x30c>)
 80015e8:	4293      	cmp	r3, r2
 80015ea:	d007      	beq.n	80015fc <HAL_GPIO_Init+0x1fc>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	4a48      	ldr	r2, [pc, #288]	@ (8001710 <HAL_GPIO_Init+0x310>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d101      	bne.n	80015f8 <HAL_GPIO_Init+0x1f8>
 80015f4:	2305      	movs	r3, #5
 80015f6:	e00a      	b.n	800160e <HAL_GPIO_Init+0x20e>
 80015f8:	2306      	movs	r3, #6
 80015fa:	e008      	b.n	800160e <HAL_GPIO_Init+0x20e>
 80015fc:	2304      	movs	r3, #4
 80015fe:	e006      	b.n	800160e <HAL_GPIO_Init+0x20e>
 8001600:	2303      	movs	r3, #3
 8001602:	e004      	b.n	800160e <HAL_GPIO_Init+0x20e>
 8001604:	2302      	movs	r3, #2
 8001606:	e002      	b.n	800160e <HAL_GPIO_Init+0x20e>
 8001608:	2301      	movs	r3, #1
 800160a:	e000      	b.n	800160e <HAL_GPIO_Init+0x20e>
 800160c:	2300      	movs	r3, #0
 800160e:	697a      	ldr	r2, [r7, #20]
 8001610:	f002 0203 	and.w	r2, r2, #3
 8001614:	0092      	lsls	r2, r2, #2
 8001616:	4093      	lsls	r3, r2
 8001618:	693a      	ldr	r2, [r7, #16]
 800161a:	4313      	orrs	r3, r2
 800161c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800161e:	4937      	ldr	r1, [pc, #220]	@ (80016fc <HAL_GPIO_Init+0x2fc>)
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	089b      	lsrs	r3, r3, #2
 8001624:	3302      	adds	r3, #2
 8001626:	693a      	ldr	r2, [r7, #16]
 8001628:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800162c:	4b39      	ldr	r3, [pc, #228]	@ (8001714 <HAL_GPIO_Init+0x314>)
 800162e:	689b      	ldr	r3, [r3, #8]
 8001630:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	43db      	mvns	r3, r3
 8001636:	693a      	ldr	r2, [r7, #16]
 8001638:	4013      	ands	r3, r2
 800163a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001644:	2b00      	cmp	r3, #0
 8001646:	d003      	beq.n	8001650 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001648:	693a      	ldr	r2, [r7, #16]
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	4313      	orrs	r3, r2
 800164e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001650:	4a30      	ldr	r2, [pc, #192]	@ (8001714 <HAL_GPIO_Init+0x314>)
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001656:	4b2f      	ldr	r3, [pc, #188]	@ (8001714 <HAL_GPIO_Init+0x314>)
 8001658:	68db      	ldr	r3, [r3, #12]
 800165a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	43db      	mvns	r3, r3
 8001660:	693a      	ldr	r2, [r7, #16]
 8001662:	4013      	ands	r3, r2
 8001664:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800166e:	2b00      	cmp	r3, #0
 8001670:	d003      	beq.n	800167a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001672:	693a      	ldr	r2, [r7, #16]
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	4313      	orrs	r3, r2
 8001678:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800167a:	4a26      	ldr	r2, [pc, #152]	@ (8001714 <HAL_GPIO_Init+0x314>)
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001680:	4b24      	ldr	r3, [pc, #144]	@ (8001714 <HAL_GPIO_Init+0x314>)
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	43db      	mvns	r3, r3
 800168a:	693a      	ldr	r2, [r7, #16]
 800168c:	4013      	ands	r3, r2
 800168e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001698:	2b00      	cmp	r3, #0
 800169a:	d003      	beq.n	80016a4 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 800169c:	693a      	ldr	r2, [r7, #16]
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80016a4:	4a1b      	ldr	r2, [pc, #108]	@ (8001714 <HAL_GPIO_Init+0x314>)
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80016aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001714 <HAL_GPIO_Init+0x314>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	43db      	mvns	r3, r3
 80016b4:	693a      	ldr	r2, [r7, #16]
 80016b6:	4013      	ands	r3, r2
 80016b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d003      	beq.n	80016ce <HAL_GPIO_Init+0x2ce>
        {
          temp |= iocurrent;
 80016c6:	693a      	ldr	r2, [r7, #16]
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	4313      	orrs	r3, r2
 80016cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80016ce:	4a11      	ldr	r2, [pc, #68]	@ (8001714 <HAL_GPIO_Init+0x314>)
 80016d0:	693b      	ldr	r3, [r7, #16]
 80016d2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	3301      	adds	r3, #1
 80016d8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	681a      	ldr	r2, [r3, #0]
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	fa22 f303 	lsr.w	r3, r2, r3
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	f47f ae93 	bne.w	8001410 <HAL_GPIO_Init+0x10>
  }
}
 80016ea:	bf00      	nop
 80016ec:	bf00      	nop
 80016ee:	371c      	adds	r7, #28
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr
 80016f8:	40021000 	.word	0x40021000
 80016fc:	40010000 	.word	0x40010000
 8001700:	48000400 	.word	0x48000400
 8001704:	48000800 	.word	0x48000800
 8001708:	48000c00 	.word	0x48000c00
 800170c:	48001000 	.word	0x48001000
 8001710:	48001400 	.word	0x48001400
 8001714:	40010400 	.word	0x40010400

08001718 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	460b      	mov	r3, r1
 8001722:	807b      	strh	r3, [r7, #2]
 8001724:	4613      	mov	r3, r2
 8001726:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001728:	787b      	ldrb	r3, [r7, #1]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d003      	beq.n	8001736 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800172e:	887a      	ldrh	r2, [r7, #2]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001734:	e002      	b.n	800173c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001736:	887a      	ldrh	r2, [r7, #2]
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800173c:	bf00      	nop
 800173e:	370c      	adds	r7, #12
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr

08001748 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001748:	b480      	push	{r7}
 800174a:	b085      	sub	sp, #20
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d141      	bne.n	80017da <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001756:	4b4b      	ldr	r3, [pc, #300]	@ (8001884 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800175e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001762:	d131      	bne.n	80017c8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001764:	4b47      	ldr	r3, [pc, #284]	@ (8001884 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001766:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800176a:	4a46      	ldr	r2, [pc, #280]	@ (8001884 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800176c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001770:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001774:	4b43      	ldr	r3, [pc, #268]	@ (8001884 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800177c:	4a41      	ldr	r2, [pc, #260]	@ (8001884 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800177e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001782:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001784:	4b40      	ldr	r3, [pc, #256]	@ (8001888 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	2232      	movs	r2, #50	@ 0x32
 800178a:	fb02 f303 	mul.w	r3, r2, r3
 800178e:	4a3f      	ldr	r2, [pc, #252]	@ (800188c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001790:	fba2 2303 	umull	r2, r3, r2, r3
 8001794:	0c9b      	lsrs	r3, r3, #18
 8001796:	3301      	adds	r3, #1
 8001798:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800179a:	e002      	b.n	80017a2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	3b01      	subs	r3, #1
 80017a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80017a2:	4b38      	ldr	r3, [pc, #224]	@ (8001884 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017a4:	695b      	ldr	r3, [r3, #20]
 80017a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80017ae:	d102      	bne.n	80017b6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d1f2      	bne.n	800179c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80017b6:	4b33      	ldr	r3, [pc, #204]	@ (8001884 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017b8:	695b      	ldr	r3, [r3, #20]
 80017ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80017c2:	d158      	bne.n	8001876 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80017c4:	2303      	movs	r3, #3
 80017c6:	e057      	b.n	8001878 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80017c8:	4b2e      	ldr	r3, [pc, #184]	@ (8001884 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80017ce:	4a2d      	ldr	r2, [pc, #180]	@ (8001884 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80017d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80017d8:	e04d      	b.n	8001876 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80017e0:	d141      	bne.n	8001866 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80017e2:	4b28      	ldr	r3, [pc, #160]	@ (8001884 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80017ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80017ee:	d131      	bne.n	8001854 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80017f0:	4b24      	ldr	r3, [pc, #144]	@ (8001884 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80017f6:	4a23      	ldr	r2, [pc, #140]	@ (8001884 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017fc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001800:	4b20      	ldr	r3, [pc, #128]	@ (8001884 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001808:	4a1e      	ldr	r2, [pc, #120]	@ (8001884 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800180a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800180e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001810:	4b1d      	ldr	r3, [pc, #116]	@ (8001888 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	2232      	movs	r2, #50	@ 0x32
 8001816:	fb02 f303 	mul.w	r3, r2, r3
 800181a:	4a1c      	ldr	r2, [pc, #112]	@ (800188c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800181c:	fba2 2303 	umull	r2, r3, r2, r3
 8001820:	0c9b      	lsrs	r3, r3, #18
 8001822:	3301      	adds	r3, #1
 8001824:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001826:	e002      	b.n	800182e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	3b01      	subs	r3, #1
 800182c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800182e:	4b15      	ldr	r3, [pc, #84]	@ (8001884 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001830:	695b      	ldr	r3, [r3, #20]
 8001832:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001836:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800183a:	d102      	bne.n	8001842 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d1f2      	bne.n	8001828 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001842:	4b10      	ldr	r3, [pc, #64]	@ (8001884 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001844:	695b      	ldr	r3, [r3, #20]
 8001846:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800184a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800184e:	d112      	bne.n	8001876 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001850:	2303      	movs	r3, #3
 8001852:	e011      	b.n	8001878 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001854:	4b0b      	ldr	r3, [pc, #44]	@ (8001884 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001856:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800185a:	4a0a      	ldr	r2, [pc, #40]	@ (8001884 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800185c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001860:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001864:	e007      	b.n	8001876 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001866:	4b07      	ldr	r3, [pc, #28]	@ (8001884 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800186e:	4a05      	ldr	r2, [pc, #20]	@ (8001884 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001870:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001874:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001876:	2300      	movs	r3, #0
}
 8001878:	4618      	mov	r0, r3
 800187a:	3714      	adds	r7, #20
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr
 8001884:	40007000 	.word	0x40007000
 8001888:	20000000 	.word	0x20000000
 800188c:	431bde83 	.word	0x431bde83

08001890 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001894:	4b05      	ldr	r3, [pc, #20]	@ (80018ac <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	4a04      	ldr	r2, [pc, #16]	@ (80018ac <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800189a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800189e:	6093      	str	r3, [r2, #8]
}
 80018a0:	bf00      	nop
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	40007000 	.word	0x40007000

080018b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b088      	sub	sp, #32
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d101      	bne.n	80018c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018be:	2301      	movs	r3, #1
 80018c0:	e2fe      	b.n	8001ec0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f003 0301 	and.w	r3, r3, #1
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d075      	beq.n	80019ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018ce:	4b97      	ldr	r3, [pc, #604]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 80018d0:	689b      	ldr	r3, [r3, #8]
 80018d2:	f003 030c 	and.w	r3, r3, #12
 80018d6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018d8:	4b94      	ldr	r3, [pc, #592]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 80018da:	68db      	ldr	r3, [r3, #12]
 80018dc:	f003 0303 	and.w	r3, r3, #3
 80018e0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80018e2:	69bb      	ldr	r3, [r7, #24]
 80018e4:	2b0c      	cmp	r3, #12
 80018e6:	d102      	bne.n	80018ee <HAL_RCC_OscConfig+0x3e>
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	2b03      	cmp	r3, #3
 80018ec:	d002      	beq.n	80018f4 <HAL_RCC_OscConfig+0x44>
 80018ee:	69bb      	ldr	r3, [r7, #24]
 80018f0:	2b08      	cmp	r3, #8
 80018f2:	d10b      	bne.n	800190c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018f4:	4b8d      	ldr	r3, [pc, #564]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d05b      	beq.n	80019b8 <HAL_RCC_OscConfig+0x108>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d157      	bne.n	80019b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	e2d9      	b.n	8001ec0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001914:	d106      	bne.n	8001924 <HAL_RCC_OscConfig+0x74>
 8001916:	4b85      	ldr	r3, [pc, #532]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a84      	ldr	r2, [pc, #528]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 800191c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001920:	6013      	str	r3, [r2, #0]
 8001922:	e01d      	b.n	8001960 <HAL_RCC_OscConfig+0xb0>
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800192c:	d10c      	bne.n	8001948 <HAL_RCC_OscConfig+0x98>
 800192e:	4b7f      	ldr	r3, [pc, #508]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4a7e      	ldr	r2, [pc, #504]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 8001934:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001938:	6013      	str	r3, [r2, #0]
 800193a:	4b7c      	ldr	r3, [pc, #496]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4a7b      	ldr	r2, [pc, #492]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 8001940:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001944:	6013      	str	r3, [r2, #0]
 8001946:	e00b      	b.n	8001960 <HAL_RCC_OscConfig+0xb0>
 8001948:	4b78      	ldr	r3, [pc, #480]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a77      	ldr	r2, [pc, #476]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 800194e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001952:	6013      	str	r3, [r2, #0]
 8001954:	4b75      	ldr	r3, [pc, #468]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a74      	ldr	r2, [pc, #464]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 800195a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800195e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d013      	beq.n	8001990 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001968:	f7ff fc38 	bl	80011dc <HAL_GetTick>
 800196c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800196e:	e008      	b.n	8001982 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001970:	f7ff fc34 	bl	80011dc <HAL_GetTick>
 8001974:	4602      	mov	r2, r0
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	1ad3      	subs	r3, r2, r3
 800197a:	2b64      	cmp	r3, #100	@ 0x64
 800197c:	d901      	bls.n	8001982 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800197e:	2303      	movs	r3, #3
 8001980:	e29e      	b.n	8001ec0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001982:	4b6a      	ldr	r3, [pc, #424]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800198a:	2b00      	cmp	r3, #0
 800198c:	d0f0      	beq.n	8001970 <HAL_RCC_OscConfig+0xc0>
 800198e:	e014      	b.n	80019ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001990:	f7ff fc24 	bl	80011dc <HAL_GetTick>
 8001994:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001996:	e008      	b.n	80019aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001998:	f7ff fc20 	bl	80011dc <HAL_GetTick>
 800199c:	4602      	mov	r2, r0
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	1ad3      	subs	r3, r2, r3
 80019a2:	2b64      	cmp	r3, #100	@ 0x64
 80019a4:	d901      	bls.n	80019aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80019a6:	2303      	movs	r3, #3
 80019a8:	e28a      	b.n	8001ec0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80019aa:	4b60      	ldr	r3, [pc, #384]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d1f0      	bne.n	8001998 <HAL_RCC_OscConfig+0xe8>
 80019b6:	e000      	b.n	80019ba <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0302 	and.w	r3, r3, #2
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d075      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019c6:	4b59      	ldr	r3, [pc, #356]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 80019c8:	689b      	ldr	r3, [r3, #8]
 80019ca:	f003 030c 	and.w	r3, r3, #12
 80019ce:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80019d0:	4b56      	ldr	r3, [pc, #344]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	f003 0303 	and.w	r3, r3, #3
 80019d8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80019da:	69bb      	ldr	r3, [r7, #24]
 80019dc:	2b0c      	cmp	r3, #12
 80019de:	d102      	bne.n	80019e6 <HAL_RCC_OscConfig+0x136>
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	2b02      	cmp	r3, #2
 80019e4:	d002      	beq.n	80019ec <HAL_RCC_OscConfig+0x13c>
 80019e6:	69bb      	ldr	r3, [r7, #24]
 80019e8:	2b04      	cmp	r3, #4
 80019ea:	d11f      	bne.n	8001a2c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80019ec:	4b4f      	ldr	r3, [pc, #316]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d005      	beq.n	8001a04 <HAL_RCC_OscConfig+0x154>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d101      	bne.n	8001a04 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001a00:	2301      	movs	r3, #1
 8001a02:	e25d      	b.n	8001ec0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a04:	4b49      	ldr	r3, [pc, #292]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	691b      	ldr	r3, [r3, #16]
 8001a10:	061b      	lsls	r3, r3, #24
 8001a12:	4946      	ldr	r1, [pc, #280]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 8001a14:	4313      	orrs	r3, r2
 8001a16:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001a18:	4b45      	ldr	r3, [pc, #276]	@ (8001b30 <HAL_RCC_OscConfig+0x280>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7ff fba3 	bl	8001168 <HAL_InitTick>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d043      	beq.n	8001ab0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	e249      	b.n	8001ec0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	68db      	ldr	r3, [r3, #12]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d023      	beq.n	8001a7c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a34:	4b3d      	ldr	r3, [pc, #244]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a3c      	ldr	r2, [pc, #240]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 8001a3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a40:	f7ff fbcc 	bl	80011dc <HAL_GetTick>
 8001a44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a46:	e008      	b.n	8001a5a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a48:	f7ff fbc8 	bl	80011dc <HAL_GetTick>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	1ad3      	subs	r3, r2, r3
 8001a52:	2b02      	cmp	r3, #2
 8001a54:	d901      	bls.n	8001a5a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001a56:	2303      	movs	r3, #3
 8001a58:	e232      	b.n	8001ec0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a5a:	4b34      	ldr	r3, [pc, #208]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d0f0      	beq.n	8001a48 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a66:	4b31      	ldr	r3, [pc, #196]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	691b      	ldr	r3, [r3, #16]
 8001a72:	061b      	lsls	r3, r3, #24
 8001a74:	492d      	ldr	r1, [pc, #180]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 8001a76:	4313      	orrs	r3, r2
 8001a78:	604b      	str	r3, [r1, #4]
 8001a7a:	e01a      	b.n	8001ab2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a7c:	4b2b      	ldr	r3, [pc, #172]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a2a      	ldr	r2, [pc, #168]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 8001a82:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001a86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a88:	f7ff fba8 	bl	80011dc <HAL_GetTick>
 8001a8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a8e:	e008      	b.n	8001aa2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a90:	f7ff fba4 	bl	80011dc <HAL_GetTick>
 8001a94:	4602      	mov	r2, r0
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	2b02      	cmp	r3, #2
 8001a9c:	d901      	bls.n	8001aa2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	e20e      	b.n	8001ec0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001aa2:	4b22      	ldr	r3, [pc, #136]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d1f0      	bne.n	8001a90 <HAL_RCC_OscConfig+0x1e0>
 8001aae:	e000      	b.n	8001ab2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ab0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f003 0308 	and.w	r3, r3, #8
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d041      	beq.n	8001b42 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	695b      	ldr	r3, [r3, #20]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d01c      	beq.n	8001b00 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ac6:	4b19      	ldr	r3, [pc, #100]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 8001ac8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001acc:	4a17      	ldr	r2, [pc, #92]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 8001ace:	f043 0301 	orr.w	r3, r3, #1
 8001ad2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ad6:	f7ff fb81 	bl	80011dc <HAL_GetTick>
 8001ada:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001adc:	e008      	b.n	8001af0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ade:	f7ff fb7d 	bl	80011dc <HAL_GetTick>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	1ad3      	subs	r3, r2, r3
 8001ae8:	2b02      	cmp	r3, #2
 8001aea:	d901      	bls.n	8001af0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001aec:	2303      	movs	r3, #3
 8001aee:	e1e7      	b.n	8001ec0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001af0:	4b0e      	ldr	r3, [pc, #56]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 8001af2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001af6:	f003 0302 	and.w	r3, r3, #2
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d0ef      	beq.n	8001ade <HAL_RCC_OscConfig+0x22e>
 8001afe:	e020      	b.n	8001b42 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b00:	4b0a      	ldr	r3, [pc, #40]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 8001b02:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b06:	4a09      	ldr	r2, [pc, #36]	@ (8001b2c <HAL_RCC_OscConfig+0x27c>)
 8001b08:	f023 0301 	bic.w	r3, r3, #1
 8001b0c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b10:	f7ff fb64 	bl	80011dc <HAL_GetTick>
 8001b14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001b16:	e00d      	b.n	8001b34 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b18:	f7ff fb60 	bl	80011dc <HAL_GetTick>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	2b02      	cmp	r3, #2
 8001b24:	d906      	bls.n	8001b34 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e1ca      	b.n	8001ec0 <HAL_RCC_OscConfig+0x610>
 8001b2a:	bf00      	nop
 8001b2c:	40021000 	.word	0x40021000
 8001b30:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001b34:	4b8c      	ldr	r3, [pc, #560]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001b36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b3a:	f003 0302 	and.w	r3, r3, #2
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d1ea      	bne.n	8001b18 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f003 0304 	and.w	r3, r3, #4
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	f000 80a6 	beq.w	8001c9c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b50:	2300      	movs	r3, #0
 8001b52:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001b54:	4b84      	ldr	r3, [pc, #528]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001b56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d101      	bne.n	8001b64 <HAL_RCC_OscConfig+0x2b4>
 8001b60:	2301      	movs	r3, #1
 8001b62:	e000      	b.n	8001b66 <HAL_RCC_OscConfig+0x2b6>
 8001b64:	2300      	movs	r3, #0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d00d      	beq.n	8001b86 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b6a:	4b7f      	ldr	r3, [pc, #508]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001b6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b6e:	4a7e      	ldr	r2, [pc, #504]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001b70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b74:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b76:	4b7c      	ldr	r3, [pc, #496]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001b78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b7e:	60fb      	str	r3, [r7, #12]
 8001b80:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001b82:	2301      	movs	r3, #1
 8001b84:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b86:	4b79      	ldr	r3, [pc, #484]	@ (8001d6c <HAL_RCC_OscConfig+0x4bc>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d118      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b92:	4b76      	ldr	r3, [pc, #472]	@ (8001d6c <HAL_RCC_OscConfig+0x4bc>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a75      	ldr	r2, [pc, #468]	@ (8001d6c <HAL_RCC_OscConfig+0x4bc>)
 8001b98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b9e:	f7ff fb1d 	bl	80011dc <HAL_GetTick>
 8001ba2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ba4:	e008      	b.n	8001bb8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ba6:	f7ff fb19 	bl	80011dc <HAL_GetTick>
 8001baa:	4602      	mov	r2, r0
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	1ad3      	subs	r3, r2, r3
 8001bb0:	2b02      	cmp	r3, #2
 8001bb2:	d901      	bls.n	8001bb8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	e183      	b.n	8001ec0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001bb8:	4b6c      	ldr	r3, [pc, #432]	@ (8001d6c <HAL_RCC_OscConfig+0x4bc>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d0f0      	beq.n	8001ba6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d108      	bne.n	8001bde <HAL_RCC_OscConfig+0x32e>
 8001bcc:	4b66      	ldr	r3, [pc, #408]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bd2:	4a65      	ldr	r2, [pc, #404]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001bd4:	f043 0301 	orr.w	r3, r3, #1
 8001bd8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001bdc:	e024      	b.n	8001c28 <HAL_RCC_OscConfig+0x378>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	2b05      	cmp	r3, #5
 8001be4:	d110      	bne.n	8001c08 <HAL_RCC_OscConfig+0x358>
 8001be6:	4b60      	ldr	r3, [pc, #384]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001be8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bec:	4a5e      	ldr	r2, [pc, #376]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001bee:	f043 0304 	orr.w	r3, r3, #4
 8001bf2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001bf6:	4b5c      	ldr	r3, [pc, #368]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001bf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bfc:	4a5a      	ldr	r2, [pc, #360]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001bfe:	f043 0301 	orr.w	r3, r3, #1
 8001c02:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001c06:	e00f      	b.n	8001c28 <HAL_RCC_OscConfig+0x378>
 8001c08:	4b57      	ldr	r3, [pc, #348]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c0e:	4a56      	ldr	r2, [pc, #344]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001c10:	f023 0301 	bic.w	r3, r3, #1
 8001c14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001c18:	4b53      	ldr	r3, [pc, #332]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c1e:	4a52      	ldr	r2, [pc, #328]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001c20:	f023 0304 	bic.w	r3, r3, #4
 8001c24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d016      	beq.n	8001c5e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c30:	f7ff fad4 	bl	80011dc <HAL_GetTick>
 8001c34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c36:	e00a      	b.n	8001c4e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c38:	f7ff fad0 	bl	80011dc <HAL_GetTick>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d901      	bls.n	8001c4e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	e138      	b.n	8001ec0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c4e:	4b46      	ldr	r3, [pc, #280]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001c50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c54:	f003 0302 	and.w	r3, r3, #2
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d0ed      	beq.n	8001c38 <HAL_RCC_OscConfig+0x388>
 8001c5c:	e015      	b.n	8001c8a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c5e:	f7ff fabd 	bl	80011dc <HAL_GetTick>
 8001c62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c64:	e00a      	b.n	8001c7c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c66:	f7ff fab9 	bl	80011dc <HAL_GetTick>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	1ad3      	subs	r3, r2, r3
 8001c70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d901      	bls.n	8001c7c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001c78:	2303      	movs	r3, #3
 8001c7a:	e121      	b.n	8001ec0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c7c:	4b3a      	ldr	r3, [pc, #232]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c82:	f003 0302 	and.w	r3, r3, #2
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d1ed      	bne.n	8001c66 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001c8a:	7ffb      	ldrb	r3, [r7, #31]
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d105      	bne.n	8001c9c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c90:	4b35      	ldr	r3, [pc, #212]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001c92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c94:	4a34      	ldr	r2, [pc, #208]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001c96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c9a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f003 0320 	and.w	r3, r3, #32
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d03c      	beq.n	8001d22 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	699b      	ldr	r3, [r3, #24]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d01c      	beq.n	8001cea <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001cb0:	4b2d      	ldr	r3, [pc, #180]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001cb2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001cb6:	4a2c      	ldr	r2, [pc, #176]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001cb8:	f043 0301 	orr.w	r3, r3, #1
 8001cbc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cc0:	f7ff fa8c 	bl	80011dc <HAL_GetTick>
 8001cc4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001cc6:	e008      	b.n	8001cda <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001cc8:	f7ff fa88 	bl	80011dc <HAL_GetTick>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	2b02      	cmp	r3, #2
 8001cd4:	d901      	bls.n	8001cda <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001cd6:	2303      	movs	r3, #3
 8001cd8:	e0f2      	b.n	8001ec0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001cda:	4b23      	ldr	r3, [pc, #140]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001cdc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001ce0:	f003 0302 	and.w	r3, r3, #2
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d0ef      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x418>
 8001ce8:	e01b      	b.n	8001d22 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001cea:	4b1f      	ldr	r3, [pc, #124]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001cec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001cf0:	4a1d      	ldr	r2, [pc, #116]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001cf2:	f023 0301 	bic.w	r3, r3, #1
 8001cf6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cfa:	f7ff fa6f 	bl	80011dc <HAL_GetTick>
 8001cfe:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001d00:	e008      	b.n	8001d14 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d02:	f7ff fa6b 	bl	80011dc <HAL_GetTick>
 8001d06:	4602      	mov	r2, r0
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	1ad3      	subs	r3, r2, r3
 8001d0c:	2b02      	cmp	r3, #2
 8001d0e:	d901      	bls.n	8001d14 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001d10:	2303      	movs	r3, #3
 8001d12:	e0d5      	b.n	8001ec0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001d14:	4b14      	ldr	r3, [pc, #80]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001d16:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001d1a:	f003 0302 	and.w	r3, r3, #2
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d1ef      	bne.n	8001d02 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	69db      	ldr	r3, [r3, #28]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	f000 80c9 	beq.w	8001ebe <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d2c:	4b0e      	ldr	r3, [pc, #56]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	f003 030c 	and.w	r3, r3, #12
 8001d34:	2b0c      	cmp	r3, #12
 8001d36:	f000 8083 	beq.w	8001e40 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	69db      	ldr	r3, [r3, #28]
 8001d3e:	2b02      	cmp	r3, #2
 8001d40:	d15e      	bne.n	8001e00 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d42:	4b09      	ldr	r3, [pc, #36]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a08      	ldr	r2, [pc, #32]	@ (8001d68 <HAL_RCC_OscConfig+0x4b8>)
 8001d48:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001d4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d4e:	f7ff fa45 	bl	80011dc <HAL_GetTick>
 8001d52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d54:	e00c      	b.n	8001d70 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d56:	f7ff fa41 	bl	80011dc <HAL_GetTick>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	2b02      	cmp	r3, #2
 8001d62:	d905      	bls.n	8001d70 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001d64:	2303      	movs	r3, #3
 8001d66:	e0ab      	b.n	8001ec0 <HAL_RCC_OscConfig+0x610>
 8001d68:	40021000 	.word	0x40021000
 8001d6c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d70:	4b55      	ldr	r3, [pc, #340]	@ (8001ec8 <HAL_RCC_OscConfig+0x618>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d1ec      	bne.n	8001d56 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d7c:	4b52      	ldr	r3, [pc, #328]	@ (8001ec8 <HAL_RCC_OscConfig+0x618>)
 8001d7e:	68da      	ldr	r2, [r3, #12]
 8001d80:	4b52      	ldr	r3, [pc, #328]	@ (8001ecc <HAL_RCC_OscConfig+0x61c>)
 8001d82:	4013      	ands	r3, r2
 8001d84:	687a      	ldr	r2, [r7, #4]
 8001d86:	6a11      	ldr	r1, [r2, #32]
 8001d88:	687a      	ldr	r2, [r7, #4]
 8001d8a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001d8c:	3a01      	subs	r2, #1
 8001d8e:	0112      	lsls	r2, r2, #4
 8001d90:	4311      	orrs	r1, r2
 8001d92:	687a      	ldr	r2, [r7, #4]
 8001d94:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001d96:	0212      	lsls	r2, r2, #8
 8001d98:	4311      	orrs	r1, r2
 8001d9a:	687a      	ldr	r2, [r7, #4]
 8001d9c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001d9e:	0852      	lsrs	r2, r2, #1
 8001da0:	3a01      	subs	r2, #1
 8001da2:	0552      	lsls	r2, r2, #21
 8001da4:	4311      	orrs	r1, r2
 8001da6:	687a      	ldr	r2, [r7, #4]
 8001da8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001daa:	0852      	lsrs	r2, r2, #1
 8001dac:	3a01      	subs	r2, #1
 8001dae:	0652      	lsls	r2, r2, #25
 8001db0:	4311      	orrs	r1, r2
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001db6:	06d2      	lsls	r2, r2, #27
 8001db8:	430a      	orrs	r2, r1
 8001dba:	4943      	ldr	r1, [pc, #268]	@ (8001ec8 <HAL_RCC_OscConfig+0x618>)
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001dc0:	4b41      	ldr	r3, [pc, #260]	@ (8001ec8 <HAL_RCC_OscConfig+0x618>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a40      	ldr	r2, [pc, #256]	@ (8001ec8 <HAL_RCC_OscConfig+0x618>)
 8001dc6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001dca:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001dcc:	4b3e      	ldr	r3, [pc, #248]	@ (8001ec8 <HAL_RCC_OscConfig+0x618>)
 8001dce:	68db      	ldr	r3, [r3, #12]
 8001dd0:	4a3d      	ldr	r2, [pc, #244]	@ (8001ec8 <HAL_RCC_OscConfig+0x618>)
 8001dd2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001dd6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dd8:	f7ff fa00 	bl	80011dc <HAL_GetTick>
 8001ddc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001dde:	e008      	b.n	8001df2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001de0:	f7ff f9fc 	bl	80011dc <HAL_GetTick>
 8001de4:	4602      	mov	r2, r0
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	2b02      	cmp	r3, #2
 8001dec:	d901      	bls.n	8001df2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001dee:	2303      	movs	r3, #3
 8001df0:	e066      	b.n	8001ec0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001df2:	4b35      	ldr	r3, [pc, #212]	@ (8001ec8 <HAL_RCC_OscConfig+0x618>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d0f0      	beq.n	8001de0 <HAL_RCC_OscConfig+0x530>
 8001dfe:	e05e      	b.n	8001ebe <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e00:	4b31      	ldr	r3, [pc, #196]	@ (8001ec8 <HAL_RCC_OscConfig+0x618>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a30      	ldr	r2, [pc, #192]	@ (8001ec8 <HAL_RCC_OscConfig+0x618>)
 8001e06:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001e0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e0c:	f7ff f9e6 	bl	80011dc <HAL_GetTick>
 8001e10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e12:	e008      	b.n	8001e26 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e14:	f7ff f9e2 	bl	80011dc <HAL_GetTick>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	2b02      	cmp	r3, #2
 8001e20:	d901      	bls.n	8001e26 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001e22:	2303      	movs	r3, #3
 8001e24:	e04c      	b.n	8001ec0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e26:	4b28      	ldr	r3, [pc, #160]	@ (8001ec8 <HAL_RCC_OscConfig+0x618>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d1f0      	bne.n	8001e14 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001e32:	4b25      	ldr	r3, [pc, #148]	@ (8001ec8 <HAL_RCC_OscConfig+0x618>)
 8001e34:	68da      	ldr	r2, [r3, #12]
 8001e36:	4924      	ldr	r1, [pc, #144]	@ (8001ec8 <HAL_RCC_OscConfig+0x618>)
 8001e38:	4b25      	ldr	r3, [pc, #148]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	60cb      	str	r3, [r1, #12]
 8001e3e:	e03e      	b.n	8001ebe <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	69db      	ldr	r3, [r3, #28]
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d101      	bne.n	8001e4c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e039      	b.n	8001ec0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001e4c:	4b1e      	ldr	r3, [pc, #120]	@ (8001ec8 <HAL_RCC_OscConfig+0x618>)
 8001e4e:	68db      	ldr	r3, [r3, #12]
 8001e50:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	f003 0203 	and.w	r2, r3, #3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6a1b      	ldr	r3, [r3, #32]
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d12c      	bne.n	8001eba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e60:	697b      	ldr	r3, [r7, #20]
 8001e62:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e6a:	3b01      	subs	r3, #1
 8001e6c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e6e:	429a      	cmp	r2, r3
 8001e70:	d123      	bne.n	8001eba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e7c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	d11b      	bne.n	8001eba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e8c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d113      	bne.n	8001eba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9c:	085b      	lsrs	r3, r3, #1
 8001e9e:	3b01      	subs	r3, #1
 8001ea0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001ea2:	429a      	cmp	r2, r3
 8001ea4:	d109      	bne.n	8001eba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eb0:	085b      	lsrs	r3, r3, #1
 8001eb2:	3b01      	subs	r3, #1
 8001eb4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	d001      	beq.n	8001ebe <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e000      	b.n	8001ec0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001ebe:	2300      	movs	r3, #0
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3720      	adds	r7, #32
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	40021000 	.word	0x40021000
 8001ecc:	019f800c 	.word	0x019f800c
 8001ed0:	feeefffc 	.word	0xfeeefffc

08001ed4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b086      	sub	sp, #24
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d101      	bne.n	8001eec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	e11e      	b.n	800212a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001eec:	4b91      	ldr	r3, [pc, #580]	@ (8002134 <HAL_RCC_ClockConfig+0x260>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f003 030f 	and.w	r3, r3, #15
 8001ef4:	683a      	ldr	r2, [r7, #0]
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d910      	bls.n	8001f1c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001efa:	4b8e      	ldr	r3, [pc, #568]	@ (8002134 <HAL_RCC_ClockConfig+0x260>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f023 020f 	bic.w	r2, r3, #15
 8001f02:	498c      	ldr	r1, [pc, #560]	@ (8002134 <HAL_RCC_ClockConfig+0x260>)
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	4313      	orrs	r3, r2
 8001f08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f0a:	4b8a      	ldr	r3, [pc, #552]	@ (8002134 <HAL_RCC_ClockConfig+0x260>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 030f 	and.w	r3, r3, #15
 8001f12:	683a      	ldr	r2, [r7, #0]
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d001      	beq.n	8001f1c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	e106      	b.n	800212a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f003 0301 	and.w	r3, r3, #1
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d073      	beq.n	8002010 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	2b03      	cmp	r3, #3
 8001f2e:	d129      	bne.n	8001f84 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f30:	4b81      	ldr	r3, [pc, #516]	@ (8002138 <HAL_RCC_ClockConfig+0x264>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d101      	bne.n	8001f40 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	e0f4      	b.n	800212a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001f40:	f000 f966 	bl	8002210 <RCC_GetSysClockFreqFromPLLSource>
 8001f44:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	4a7c      	ldr	r2, [pc, #496]	@ (800213c <HAL_RCC_ClockConfig+0x268>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d93f      	bls.n	8001fce <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001f4e:	4b7a      	ldr	r3, [pc, #488]	@ (8002138 <HAL_RCC_ClockConfig+0x264>)
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d009      	beq.n	8001f6e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d033      	beq.n	8001fce <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d12f      	bne.n	8001fce <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001f6e:	4b72      	ldr	r3, [pc, #456]	@ (8002138 <HAL_RCC_ClockConfig+0x264>)
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001f76:	4a70      	ldr	r2, [pc, #448]	@ (8002138 <HAL_RCC_ClockConfig+0x264>)
 8001f78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f7c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001f7e:	2380      	movs	r3, #128	@ 0x80
 8001f80:	617b      	str	r3, [r7, #20]
 8001f82:	e024      	b.n	8001fce <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	2b02      	cmp	r3, #2
 8001f8a:	d107      	bne.n	8001f9c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f8c:	4b6a      	ldr	r3, [pc, #424]	@ (8002138 <HAL_RCC_ClockConfig+0x264>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d109      	bne.n	8001fac <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	e0c6      	b.n	800212a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f9c:	4b66      	ldr	r3, [pc, #408]	@ (8002138 <HAL_RCC_ClockConfig+0x264>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d101      	bne.n	8001fac <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e0be      	b.n	800212a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001fac:	f000 f8ce 	bl	800214c <HAL_RCC_GetSysClockFreq>
 8001fb0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	4a61      	ldr	r2, [pc, #388]	@ (800213c <HAL_RCC_ClockConfig+0x268>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d909      	bls.n	8001fce <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001fba:	4b5f      	ldr	r3, [pc, #380]	@ (8002138 <HAL_RCC_ClockConfig+0x264>)
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001fc2:	4a5d      	ldr	r2, [pc, #372]	@ (8002138 <HAL_RCC_ClockConfig+0x264>)
 8001fc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fc8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001fca:	2380      	movs	r3, #128	@ 0x80
 8001fcc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001fce:	4b5a      	ldr	r3, [pc, #360]	@ (8002138 <HAL_RCC_ClockConfig+0x264>)
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	f023 0203 	bic.w	r2, r3, #3
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	4957      	ldr	r1, [pc, #348]	@ (8002138 <HAL_RCC_ClockConfig+0x264>)
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001fe0:	f7ff f8fc 	bl	80011dc <HAL_GetTick>
 8001fe4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fe6:	e00a      	b.n	8001ffe <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fe8:	f7ff f8f8 	bl	80011dc <HAL_GetTick>
 8001fec:	4602      	mov	r2, r0
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d901      	bls.n	8001ffe <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e095      	b.n	800212a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ffe:	4b4e      	ldr	r3, [pc, #312]	@ (8002138 <HAL_RCC_ClockConfig+0x264>)
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	f003 020c 	and.w	r2, r3, #12
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	009b      	lsls	r3, r3, #2
 800200c:	429a      	cmp	r2, r3
 800200e:	d1eb      	bne.n	8001fe8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0302 	and.w	r3, r3, #2
 8002018:	2b00      	cmp	r3, #0
 800201a:	d023      	beq.n	8002064 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f003 0304 	and.w	r3, r3, #4
 8002024:	2b00      	cmp	r3, #0
 8002026:	d005      	beq.n	8002034 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002028:	4b43      	ldr	r3, [pc, #268]	@ (8002138 <HAL_RCC_ClockConfig+0x264>)
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	4a42      	ldr	r2, [pc, #264]	@ (8002138 <HAL_RCC_ClockConfig+0x264>)
 800202e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002032:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 0308 	and.w	r3, r3, #8
 800203c:	2b00      	cmp	r3, #0
 800203e:	d007      	beq.n	8002050 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002040:	4b3d      	ldr	r3, [pc, #244]	@ (8002138 <HAL_RCC_ClockConfig+0x264>)
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002048:	4a3b      	ldr	r2, [pc, #236]	@ (8002138 <HAL_RCC_ClockConfig+0x264>)
 800204a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800204e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002050:	4b39      	ldr	r3, [pc, #228]	@ (8002138 <HAL_RCC_ClockConfig+0x264>)
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	4936      	ldr	r1, [pc, #216]	@ (8002138 <HAL_RCC_ClockConfig+0x264>)
 800205e:	4313      	orrs	r3, r2
 8002060:	608b      	str	r3, [r1, #8]
 8002062:	e008      	b.n	8002076 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	2b80      	cmp	r3, #128	@ 0x80
 8002068:	d105      	bne.n	8002076 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800206a:	4b33      	ldr	r3, [pc, #204]	@ (8002138 <HAL_RCC_ClockConfig+0x264>)
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	4a32      	ldr	r2, [pc, #200]	@ (8002138 <HAL_RCC_ClockConfig+0x264>)
 8002070:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002074:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002076:	4b2f      	ldr	r3, [pc, #188]	@ (8002134 <HAL_RCC_ClockConfig+0x260>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 030f 	and.w	r3, r3, #15
 800207e:	683a      	ldr	r2, [r7, #0]
 8002080:	429a      	cmp	r2, r3
 8002082:	d21d      	bcs.n	80020c0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002084:	4b2b      	ldr	r3, [pc, #172]	@ (8002134 <HAL_RCC_ClockConfig+0x260>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f023 020f 	bic.w	r2, r3, #15
 800208c:	4929      	ldr	r1, [pc, #164]	@ (8002134 <HAL_RCC_ClockConfig+0x260>)
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	4313      	orrs	r3, r2
 8002092:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002094:	f7ff f8a2 	bl	80011dc <HAL_GetTick>
 8002098:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800209a:	e00a      	b.n	80020b2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800209c:	f7ff f89e 	bl	80011dc <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d901      	bls.n	80020b2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	e03b      	b.n	800212a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020b2:	4b20      	ldr	r3, [pc, #128]	@ (8002134 <HAL_RCC_ClockConfig+0x260>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 030f 	and.w	r3, r3, #15
 80020ba:	683a      	ldr	r2, [r7, #0]
 80020bc:	429a      	cmp	r2, r3
 80020be:	d1ed      	bne.n	800209c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f003 0304 	and.w	r3, r3, #4
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d008      	beq.n	80020de <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020cc:	4b1a      	ldr	r3, [pc, #104]	@ (8002138 <HAL_RCC_ClockConfig+0x264>)
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	4917      	ldr	r1, [pc, #92]	@ (8002138 <HAL_RCC_ClockConfig+0x264>)
 80020da:	4313      	orrs	r3, r2
 80020dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0308 	and.w	r3, r3, #8
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d009      	beq.n	80020fe <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80020ea:	4b13      	ldr	r3, [pc, #76]	@ (8002138 <HAL_RCC_ClockConfig+0x264>)
 80020ec:	689b      	ldr	r3, [r3, #8]
 80020ee:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	691b      	ldr	r3, [r3, #16]
 80020f6:	00db      	lsls	r3, r3, #3
 80020f8:	490f      	ldr	r1, [pc, #60]	@ (8002138 <HAL_RCC_ClockConfig+0x264>)
 80020fa:	4313      	orrs	r3, r2
 80020fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80020fe:	f000 f825 	bl	800214c <HAL_RCC_GetSysClockFreq>
 8002102:	4602      	mov	r2, r0
 8002104:	4b0c      	ldr	r3, [pc, #48]	@ (8002138 <HAL_RCC_ClockConfig+0x264>)
 8002106:	689b      	ldr	r3, [r3, #8]
 8002108:	091b      	lsrs	r3, r3, #4
 800210a:	f003 030f 	and.w	r3, r3, #15
 800210e:	490c      	ldr	r1, [pc, #48]	@ (8002140 <HAL_RCC_ClockConfig+0x26c>)
 8002110:	5ccb      	ldrb	r3, [r1, r3]
 8002112:	f003 031f 	and.w	r3, r3, #31
 8002116:	fa22 f303 	lsr.w	r3, r2, r3
 800211a:	4a0a      	ldr	r2, [pc, #40]	@ (8002144 <HAL_RCC_ClockConfig+0x270>)
 800211c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800211e:	4b0a      	ldr	r3, [pc, #40]	@ (8002148 <HAL_RCC_ClockConfig+0x274>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4618      	mov	r0, r3
 8002124:	f7ff f820 	bl	8001168 <HAL_InitTick>
 8002128:	4603      	mov	r3, r0
}
 800212a:	4618      	mov	r0, r3
 800212c:	3718      	adds	r7, #24
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	40022000 	.word	0x40022000
 8002138:	40021000 	.word	0x40021000
 800213c:	04c4b400 	.word	0x04c4b400
 8002140:	08018628 	.word	0x08018628
 8002144:	20000000 	.word	0x20000000
 8002148:	20000004 	.word	0x20000004

0800214c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800214c:	b480      	push	{r7}
 800214e:	b087      	sub	sp, #28
 8002150:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002152:	4b2c      	ldr	r3, [pc, #176]	@ (8002204 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	f003 030c 	and.w	r3, r3, #12
 800215a:	2b04      	cmp	r3, #4
 800215c:	d102      	bne.n	8002164 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800215e:	4b2a      	ldr	r3, [pc, #168]	@ (8002208 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002160:	613b      	str	r3, [r7, #16]
 8002162:	e047      	b.n	80021f4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002164:	4b27      	ldr	r3, [pc, #156]	@ (8002204 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	f003 030c 	and.w	r3, r3, #12
 800216c:	2b08      	cmp	r3, #8
 800216e:	d102      	bne.n	8002176 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002170:	4b26      	ldr	r3, [pc, #152]	@ (800220c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002172:	613b      	str	r3, [r7, #16]
 8002174:	e03e      	b.n	80021f4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002176:	4b23      	ldr	r3, [pc, #140]	@ (8002204 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	f003 030c 	and.w	r3, r3, #12
 800217e:	2b0c      	cmp	r3, #12
 8002180:	d136      	bne.n	80021f0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002182:	4b20      	ldr	r3, [pc, #128]	@ (8002204 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002184:	68db      	ldr	r3, [r3, #12]
 8002186:	f003 0303 	and.w	r3, r3, #3
 800218a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800218c:	4b1d      	ldr	r3, [pc, #116]	@ (8002204 <HAL_RCC_GetSysClockFreq+0xb8>)
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	091b      	lsrs	r3, r3, #4
 8002192:	f003 030f 	and.w	r3, r3, #15
 8002196:	3301      	adds	r3, #1
 8002198:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	2b03      	cmp	r3, #3
 800219e:	d10c      	bne.n	80021ba <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80021a0:	4a1a      	ldr	r2, [pc, #104]	@ (800220c <HAL_RCC_GetSysClockFreq+0xc0>)
 80021a2:	68bb      	ldr	r3, [r7, #8]
 80021a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80021a8:	4a16      	ldr	r2, [pc, #88]	@ (8002204 <HAL_RCC_GetSysClockFreq+0xb8>)
 80021aa:	68d2      	ldr	r2, [r2, #12]
 80021ac:	0a12      	lsrs	r2, r2, #8
 80021ae:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80021b2:	fb02 f303 	mul.w	r3, r2, r3
 80021b6:	617b      	str	r3, [r7, #20]
      break;
 80021b8:	e00c      	b.n	80021d4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80021ba:	4a13      	ldr	r2, [pc, #76]	@ (8002208 <HAL_RCC_GetSysClockFreq+0xbc>)
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	fbb2 f3f3 	udiv	r3, r2, r3
 80021c2:	4a10      	ldr	r2, [pc, #64]	@ (8002204 <HAL_RCC_GetSysClockFreq+0xb8>)
 80021c4:	68d2      	ldr	r2, [r2, #12]
 80021c6:	0a12      	lsrs	r2, r2, #8
 80021c8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80021cc:	fb02 f303 	mul.w	r3, r2, r3
 80021d0:	617b      	str	r3, [r7, #20]
      break;
 80021d2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80021d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002204 <HAL_RCC_GetSysClockFreq+0xb8>)
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	0e5b      	lsrs	r3, r3, #25
 80021da:	f003 0303 	and.w	r3, r3, #3
 80021de:	3301      	adds	r3, #1
 80021e0:	005b      	lsls	r3, r3, #1
 80021e2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80021e4:	697a      	ldr	r2, [r7, #20]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ec:	613b      	str	r3, [r7, #16]
 80021ee:	e001      	b.n	80021f4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80021f0:	2300      	movs	r3, #0
 80021f2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80021f4:	693b      	ldr	r3, [r7, #16]
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	371c      	adds	r7, #28
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
 8002202:	bf00      	nop
 8002204:	40021000 	.word	0x40021000
 8002208:	00f42400 	.word	0x00f42400
 800220c:	007a1200 	.word	0x007a1200

08002210 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002210:	b480      	push	{r7}
 8002212:	b087      	sub	sp, #28
 8002214:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002216:	4b1e      	ldr	r3, [pc, #120]	@ (8002290 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002218:	68db      	ldr	r3, [r3, #12]
 800221a:	f003 0303 	and.w	r3, r3, #3
 800221e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002220:	4b1b      	ldr	r3, [pc, #108]	@ (8002290 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	091b      	lsrs	r3, r3, #4
 8002226:	f003 030f 	and.w	r3, r3, #15
 800222a:	3301      	adds	r3, #1
 800222c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	2b03      	cmp	r3, #3
 8002232:	d10c      	bne.n	800224e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002234:	4a17      	ldr	r2, [pc, #92]	@ (8002294 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	fbb2 f3f3 	udiv	r3, r2, r3
 800223c:	4a14      	ldr	r2, [pc, #80]	@ (8002290 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800223e:	68d2      	ldr	r2, [r2, #12]
 8002240:	0a12      	lsrs	r2, r2, #8
 8002242:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002246:	fb02 f303 	mul.w	r3, r2, r3
 800224a:	617b      	str	r3, [r7, #20]
    break;
 800224c:	e00c      	b.n	8002268 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800224e:	4a12      	ldr	r2, [pc, #72]	@ (8002298 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	fbb2 f3f3 	udiv	r3, r2, r3
 8002256:	4a0e      	ldr	r2, [pc, #56]	@ (8002290 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002258:	68d2      	ldr	r2, [r2, #12]
 800225a:	0a12      	lsrs	r2, r2, #8
 800225c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002260:	fb02 f303 	mul.w	r3, r2, r3
 8002264:	617b      	str	r3, [r7, #20]
    break;
 8002266:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002268:	4b09      	ldr	r3, [pc, #36]	@ (8002290 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	0e5b      	lsrs	r3, r3, #25
 800226e:	f003 0303 	and.w	r3, r3, #3
 8002272:	3301      	adds	r3, #1
 8002274:	005b      	lsls	r3, r3, #1
 8002276:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002278:	697a      	ldr	r2, [r7, #20]
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002280:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002282:	687b      	ldr	r3, [r7, #4]
}
 8002284:	4618      	mov	r0, r3
 8002286:	371c      	adds	r7, #28
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr
 8002290:	40021000 	.word	0x40021000
 8002294:	007a1200 	.word	0x007a1200
 8002298:	00f42400 	.word	0x00f42400

0800229c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b084      	sub	sp, #16
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d101      	bne.n	80022ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e09d      	b.n	80023ea <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d108      	bne.n	80022c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80022be:	d009      	beq.n	80022d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2200      	movs	r2, #0
 80022c4:	61da      	str	r2, [r3, #28]
 80022c6:	e005      	b.n	80022d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2200      	movs	r2, #0
 80022cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2200      	movs	r2, #0
 80022d2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2200      	movs	r2, #0
 80022d8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d106      	bne.n	80022f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2200      	movs	r2, #0
 80022ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f7fe fde4 	bl	8000ebc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2202      	movs	r2, #2
 80022f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800230a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002314:	d902      	bls.n	800231c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002316:	2300      	movs	r3, #0
 8002318:	60fb      	str	r3, [r7, #12]
 800231a:	e002      	b.n	8002322 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800231c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002320:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	68db      	ldr	r3, [r3, #12]
 8002326:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800232a:	d007      	beq.n	800233c <HAL_SPI_Init+0xa0>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002334:	d002      	beq.n	800233c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2200      	movs	r2, #0
 800233a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	689b      	ldr	r3, [r3, #8]
 8002348:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800234c:	431a      	orrs	r2, r3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	691b      	ldr	r3, [r3, #16]
 8002352:	f003 0302 	and.w	r3, r3, #2
 8002356:	431a      	orrs	r2, r3
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	695b      	ldr	r3, [r3, #20]
 800235c:	f003 0301 	and.w	r3, r3, #1
 8002360:	431a      	orrs	r2, r3
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	699b      	ldr	r3, [r3, #24]
 8002366:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800236a:	431a      	orrs	r2, r3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	69db      	ldr	r3, [r3, #28]
 8002370:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002374:	431a      	orrs	r2, r3
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6a1b      	ldr	r3, [r3, #32]
 800237a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800237e:	ea42 0103 	orr.w	r1, r2, r3
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002386:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	430a      	orrs	r2, r1
 8002390:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	699b      	ldr	r3, [r3, #24]
 8002396:	0c1b      	lsrs	r3, r3, #16
 8002398:	f003 0204 	and.w	r2, r3, #4
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a0:	f003 0310 	and.w	r3, r3, #16
 80023a4:	431a      	orrs	r2, r3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023aa:	f003 0308 	and.w	r3, r3, #8
 80023ae:	431a      	orrs	r2, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80023b8:	ea42 0103 	orr.w	r1, r2, r3
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	430a      	orrs	r2, r1
 80023c8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	69da      	ldr	r2, [r3, #28]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023d8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2200      	movs	r2, #0
 80023de:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2201      	movs	r2, #1
 80023e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80023e8:	2300      	movs	r3, #0
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	3710      	adds	r7, #16
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}

080023f2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023f2:	b580      	push	{r7, lr}
 80023f4:	b088      	sub	sp, #32
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	60f8      	str	r0, [r7, #12]
 80023fa:	60b9      	str	r1, [r7, #8]
 80023fc:	603b      	str	r3, [r7, #0]
 80023fe:	4613      	mov	r3, r2
 8002400:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002402:	f7fe feeb 	bl	80011dc <HAL_GetTick>
 8002406:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002408:	88fb      	ldrh	r3, [r7, #6]
 800240a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002412:	b2db      	uxtb	r3, r3
 8002414:	2b01      	cmp	r3, #1
 8002416:	d001      	beq.n	800241c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002418:	2302      	movs	r3, #2
 800241a:	e15c      	b.n	80026d6 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d002      	beq.n	8002428 <HAL_SPI_Transmit+0x36>
 8002422:	88fb      	ldrh	r3, [r7, #6]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d101      	bne.n	800242c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002428:	2301      	movs	r3, #1
 800242a:	e154      	b.n	80026d6 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002432:	2b01      	cmp	r3, #1
 8002434:	d101      	bne.n	800243a <HAL_SPI_Transmit+0x48>
 8002436:	2302      	movs	r3, #2
 8002438:	e14d      	b.n	80026d6 <HAL_SPI_Transmit+0x2e4>
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	2201      	movs	r2, #1
 800243e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	2203      	movs	r2, #3
 8002446:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	2200      	movs	r2, #0
 800244e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	68ba      	ldr	r2, [r7, #8]
 8002454:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	88fa      	ldrh	r2, [r7, #6]
 800245a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	88fa      	ldrh	r2, [r7, #6]
 8002460:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2200      	movs	r2, #0
 8002466:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2200      	movs	r2, #0
 800246c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	2200      	movs	r2, #0
 8002474:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	2200      	movs	r2, #0
 800247c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	2200      	movs	r2, #0
 8002482:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800248c:	d10f      	bne.n	80024ae <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	681a      	ldr	r2, [r3, #0]
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800249c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	681a      	ldr	r2, [r3, #0]
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80024ac:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024b8:	2b40      	cmp	r3, #64	@ 0x40
 80024ba:	d007      	beq.n	80024cc <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80024ca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	68db      	ldr	r3, [r3, #12]
 80024d0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80024d4:	d952      	bls.n	800257c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d002      	beq.n	80024e4 <HAL_SPI_Transmit+0xf2>
 80024de:	8b7b      	ldrh	r3, [r7, #26]
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d145      	bne.n	8002570 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024e8:	881a      	ldrh	r2, [r3, #0]
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024f4:	1c9a      	adds	r2, r3, #2
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80024fe:	b29b      	uxth	r3, r3
 8002500:	3b01      	subs	r3, #1
 8002502:	b29a      	uxth	r2, r3
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002508:	e032      	b.n	8002570 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	f003 0302 	and.w	r3, r3, #2
 8002514:	2b02      	cmp	r3, #2
 8002516:	d112      	bne.n	800253e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800251c:	881a      	ldrh	r2, [r3, #0]
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002528:	1c9a      	adds	r2, r3, #2
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002532:	b29b      	uxth	r3, r3
 8002534:	3b01      	subs	r3, #1
 8002536:	b29a      	uxth	r2, r3
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800253c:	e018      	b.n	8002570 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800253e:	f7fe fe4d 	bl	80011dc <HAL_GetTick>
 8002542:	4602      	mov	r2, r0
 8002544:	69fb      	ldr	r3, [r7, #28]
 8002546:	1ad3      	subs	r3, r2, r3
 8002548:	683a      	ldr	r2, [r7, #0]
 800254a:	429a      	cmp	r2, r3
 800254c:	d803      	bhi.n	8002556 <HAL_SPI_Transmit+0x164>
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002554:	d102      	bne.n	800255c <HAL_SPI_Transmit+0x16a>
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d109      	bne.n	8002570 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	2201      	movs	r2, #1
 8002560:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	2200      	movs	r2, #0
 8002568:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800256c:	2303      	movs	r3, #3
 800256e:	e0b2      	b.n	80026d6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002574:	b29b      	uxth	r3, r3
 8002576:	2b00      	cmp	r3, #0
 8002578:	d1c7      	bne.n	800250a <HAL_SPI_Transmit+0x118>
 800257a:	e083      	b.n	8002684 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d002      	beq.n	800258a <HAL_SPI_Transmit+0x198>
 8002584:	8b7b      	ldrh	r3, [r7, #26]
 8002586:	2b01      	cmp	r3, #1
 8002588:	d177      	bne.n	800267a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800258e:	b29b      	uxth	r3, r3
 8002590:	2b01      	cmp	r3, #1
 8002592:	d912      	bls.n	80025ba <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002598:	881a      	ldrh	r2, [r3, #0]
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025a4:	1c9a      	adds	r2, r3, #2
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80025ae:	b29b      	uxth	r3, r3
 80025b0:	3b02      	subs	r3, #2
 80025b2:	b29a      	uxth	r2, r3
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80025b8:	e05f      	b.n	800267a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	330c      	adds	r3, #12
 80025c4:	7812      	ldrb	r2, [r2, #0]
 80025c6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025cc:	1c5a      	adds	r2, r3, #1
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80025d6:	b29b      	uxth	r3, r3
 80025d8:	3b01      	subs	r3, #1
 80025da:	b29a      	uxth	r2, r3
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80025e0:	e04b      	b.n	800267a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	f003 0302 	and.w	r3, r3, #2
 80025ec:	2b02      	cmp	r3, #2
 80025ee:	d12b      	bne.n	8002648 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80025f4:	b29b      	uxth	r3, r3
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d912      	bls.n	8002620 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025fe:	881a      	ldrh	r2, [r3, #0]
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800260a:	1c9a      	adds	r2, r3, #2
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002614:	b29b      	uxth	r3, r3
 8002616:	3b02      	subs	r3, #2
 8002618:	b29a      	uxth	r2, r3
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800261e:	e02c      	b.n	800267a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	330c      	adds	r3, #12
 800262a:	7812      	ldrb	r2, [r2, #0]
 800262c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002632:	1c5a      	adds	r2, r3, #1
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800263c:	b29b      	uxth	r3, r3
 800263e:	3b01      	subs	r3, #1
 8002640:	b29a      	uxth	r2, r3
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002646:	e018      	b.n	800267a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002648:	f7fe fdc8 	bl	80011dc <HAL_GetTick>
 800264c:	4602      	mov	r2, r0
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	683a      	ldr	r2, [r7, #0]
 8002654:	429a      	cmp	r2, r3
 8002656:	d803      	bhi.n	8002660 <HAL_SPI_Transmit+0x26e>
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800265e:	d102      	bne.n	8002666 <HAL_SPI_Transmit+0x274>
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d109      	bne.n	800267a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2201      	movs	r2, #1
 800266a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2200      	movs	r2, #0
 8002672:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8002676:	2303      	movs	r3, #3
 8002678:	e02d      	b.n	80026d6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800267e:	b29b      	uxth	r3, r3
 8002680:	2b00      	cmp	r3, #0
 8002682:	d1ae      	bne.n	80025e2 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002684:	69fa      	ldr	r2, [r7, #28]
 8002686:	6839      	ldr	r1, [r7, #0]
 8002688:	68f8      	ldr	r0, [r7, #12]
 800268a:	f000 f947 	bl	800291c <SPI_EndRxTxTransaction>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d002      	beq.n	800269a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2220      	movs	r2, #32
 8002698:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d10a      	bne.n	80026b8 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80026a2:	2300      	movs	r3, #0
 80026a4:	617b      	str	r3, [r7, #20]
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	617b      	str	r3, [r7, #20]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	617b      	str	r3, [r7, #20]
 80026b6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	2200      	movs	r2, #0
 80026c4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d001      	beq.n	80026d4 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	e000      	b.n	80026d6 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80026d4:	2300      	movs	r3, #0
  }
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3720      	adds	r7, #32
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
	...

080026e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b088      	sub	sp, #32
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	60f8      	str	r0, [r7, #12]
 80026e8:	60b9      	str	r1, [r7, #8]
 80026ea:	603b      	str	r3, [r7, #0]
 80026ec:	4613      	mov	r3, r2
 80026ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80026f0:	f7fe fd74 	bl	80011dc <HAL_GetTick>
 80026f4:	4602      	mov	r2, r0
 80026f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026f8:	1a9b      	subs	r3, r3, r2
 80026fa:	683a      	ldr	r2, [r7, #0]
 80026fc:	4413      	add	r3, r2
 80026fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002700:	f7fe fd6c 	bl	80011dc <HAL_GetTick>
 8002704:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002706:	4b39      	ldr	r3, [pc, #228]	@ (80027ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	015b      	lsls	r3, r3, #5
 800270c:	0d1b      	lsrs	r3, r3, #20
 800270e:	69fa      	ldr	r2, [r7, #28]
 8002710:	fb02 f303 	mul.w	r3, r2, r3
 8002714:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002716:	e054      	b.n	80027c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800271e:	d050      	beq.n	80027c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002720:	f7fe fd5c 	bl	80011dc <HAL_GetTick>
 8002724:	4602      	mov	r2, r0
 8002726:	69bb      	ldr	r3, [r7, #24]
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	69fa      	ldr	r2, [r7, #28]
 800272c:	429a      	cmp	r2, r3
 800272e:	d902      	bls.n	8002736 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d13d      	bne.n	80027b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	685a      	ldr	r2, [r3, #4]
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002744:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800274e:	d111      	bne.n	8002774 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002758:	d004      	beq.n	8002764 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002762:	d107      	bne.n	8002774 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002772:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002778:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800277c:	d10f      	bne.n	800279e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800278c:	601a      	str	r2, [r3, #0]
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800279c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	2201      	movs	r2, #1
 80027a2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2200      	movs	r2, #0
 80027aa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80027ae:	2303      	movs	r3, #3
 80027b0:	e017      	b.n	80027e2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d101      	bne.n	80027bc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80027b8:	2300      	movs	r3, #0
 80027ba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	3b01      	subs	r3, #1
 80027c0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	689a      	ldr	r2, [r3, #8]
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	4013      	ands	r3, r2
 80027cc:	68ba      	ldr	r2, [r7, #8]
 80027ce:	429a      	cmp	r2, r3
 80027d0:	bf0c      	ite	eq
 80027d2:	2301      	moveq	r3, #1
 80027d4:	2300      	movne	r3, #0
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	461a      	mov	r2, r3
 80027da:	79fb      	ldrb	r3, [r7, #7]
 80027dc:	429a      	cmp	r2, r3
 80027de:	d19b      	bne.n	8002718 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80027e0:	2300      	movs	r3, #0
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3720      	adds	r7, #32
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	20000000 	.word	0x20000000

080027f0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b08a      	sub	sp, #40	@ 0x28
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	60f8      	str	r0, [r7, #12]
 80027f8:	60b9      	str	r1, [r7, #8]
 80027fa:	607a      	str	r2, [r7, #4]
 80027fc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80027fe:	2300      	movs	r3, #0
 8002800:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002802:	f7fe fceb 	bl	80011dc <HAL_GetTick>
 8002806:	4602      	mov	r2, r0
 8002808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800280a:	1a9b      	subs	r3, r3, r2
 800280c:	683a      	ldr	r2, [r7, #0]
 800280e:	4413      	add	r3, r2
 8002810:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8002812:	f7fe fce3 	bl	80011dc <HAL_GetTick>
 8002816:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	330c      	adds	r3, #12
 800281e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002820:	4b3d      	ldr	r3, [pc, #244]	@ (8002918 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	4613      	mov	r3, r2
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	4413      	add	r3, r2
 800282a:	00da      	lsls	r2, r3, #3
 800282c:	1ad3      	subs	r3, r2, r3
 800282e:	0d1b      	lsrs	r3, r3, #20
 8002830:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002832:	fb02 f303 	mul.w	r3, r2, r3
 8002836:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002838:	e060      	b.n	80028fc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8002840:	d107      	bne.n	8002852 <SPI_WaitFifoStateUntilTimeout+0x62>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d104      	bne.n	8002852 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002848:	69fb      	ldr	r3, [r7, #28]
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	b2db      	uxtb	r3, r3
 800284e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002850:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002858:	d050      	beq.n	80028fc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800285a:	f7fe fcbf 	bl	80011dc <HAL_GetTick>
 800285e:	4602      	mov	r2, r0
 8002860:	6a3b      	ldr	r3, [r7, #32]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002866:	429a      	cmp	r2, r3
 8002868:	d902      	bls.n	8002870 <SPI_WaitFifoStateUntilTimeout+0x80>
 800286a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800286c:	2b00      	cmp	r3, #0
 800286e:	d13d      	bne.n	80028ec <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	685a      	ldr	r2, [r3, #4]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800287e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002888:	d111      	bne.n	80028ae <SPI_WaitFifoStateUntilTimeout+0xbe>
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002892:	d004      	beq.n	800289e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800289c:	d107      	bne.n	80028ae <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80028ac:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80028b6:	d10f      	bne.n	80028d8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80028c6:	601a      	str	r2, [r3, #0]
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80028d6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2201      	movs	r2, #1
 80028dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2200      	movs	r2, #0
 80028e4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80028e8:	2303      	movs	r3, #3
 80028ea:	e010      	b.n	800290e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80028ec:	69bb      	ldr	r3, [r7, #24]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d101      	bne.n	80028f6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80028f2:	2300      	movs	r3, #0
 80028f4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80028f6:	69bb      	ldr	r3, [r7, #24]
 80028f8:	3b01      	subs	r3, #1
 80028fa:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	689a      	ldr	r2, [r3, #8]
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	4013      	ands	r3, r2
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	429a      	cmp	r2, r3
 800290a:	d196      	bne.n	800283a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800290c:	2300      	movs	r3, #0
}
 800290e:	4618      	mov	r0, r3
 8002910:	3728      	adds	r7, #40	@ 0x28
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	20000000 	.word	0x20000000

0800291c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b086      	sub	sp, #24
 8002920:	af02      	add	r7, sp, #8
 8002922:	60f8      	str	r0, [r7, #12]
 8002924:	60b9      	str	r1, [r7, #8]
 8002926:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	9300      	str	r3, [sp, #0]
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	2200      	movs	r2, #0
 8002930:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8002934:	68f8      	ldr	r0, [r7, #12]
 8002936:	f7ff ff5b 	bl	80027f0 <SPI_WaitFifoStateUntilTimeout>
 800293a:	4603      	mov	r3, r0
 800293c:	2b00      	cmp	r3, #0
 800293e:	d007      	beq.n	8002950 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002944:	f043 0220 	orr.w	r2, r3, #32
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800294c:	2303      	movs	r3, #3
 800294e:	e027      	b.n	80029a0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	9300      	str	r3, [sp, #0]
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	2200      	movs	r2, #0
 8002958:	2180      	movs	r1, #128	@ 0x80
 800295a:	68f8      	ldr	r0, [r7, #12]
 800295c:	f7ff fec0 	bl	80026e0 <SPI_WaitFlagStateUntilTimeout>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d007      	beq.n	8002976 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800296a:	f043 0220 	orr.w	r2, r3, #32
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002972:	2303      	movs	r3, #3
 8002974:	e014      	b.n	80029a0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	9300      	str	r3, [sp, #0]
 800297a:	68bb      	ldr	r3, [r7, #8]
 800297c:	2200      	movs	r2, #0
 800297e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8002982:	68f8      	ldr	r0, [r7, #12]
 8002984:	f7ff ff34 	bl	80027f0 <SPI_WaitFifoStateUntilTimeout>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d007      	beq.n	800299e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002992:	f043 0220 	orr.w	r2, r3, #32
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e000      	b.n	80029a0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800299e:	2300      	movs	r3, #0
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3710      	adds	r7, #16
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}

080029a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b082      	sub	sp, #8
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d101      	bne.n	80029ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e049      	b.n	8002a4e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d106      	bne.n	80029d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f7fe fab8 	bl	8000f44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2202      	movs	r2, #2
 80029d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	3304      	adds	r3, #4
 80029e4:	4619      	mov	r1, r3
 80029e6:	4610      	mov	r0, r2
 80029e8:	f000 faaa 	bl	8002f40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2201      	movs	r2, #1
 80029f0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2201      	movs	r2, #1
 80029f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2201      	movs	r2, #1
 8002a18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2201      	movs	r2, #1
 8002a20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2201      	movs	r2, #1
 8002a28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2201      	movs	r2, #1
 8002a30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2201      	movs	r2, #1
 8002a38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2201      	movs	r2, #1
 8002a40:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2201      	movs	r2, #1
 8002a48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002a4c:	2300      	movs	r3, #0
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3708      	adds	r7, #8
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}

08002a56 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002a56:	b580      	push	{r7, lr}
 8002a58:	b082      	sub	sp, #8
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d101      	bne.n	8002a68 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	e049      	b.n	8002afc <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d106      	bne.n	8002a82 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2200      	movs	r2, #0
 8002a78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f000 f841 	bl	8002b04 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2202      	movs	r2, #2
 8002a86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	3304      	adds	r3, #4
 8002a92:	4619      	mov	r1, r3
 8002a94:	4610      	mov	r0, r2
 8002a96:	f000 fa53 	bl	8002f40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2201      	movs	r2, #1
 8002aae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2201      	movs	r2, #1
 8002abe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2201      	movs	r2, #1
 8002ace:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2201      	movs	r2, #1
 8002ade:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2201      	movs	r2, #1
 8002aee:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2201      	movs	r2, #1
 8002af6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002afa:	2300      	movs	r3, #0
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	3708      	adds	r7, #8
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}

08002b04 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002b0c:	bf00      	nop
 8002b0e:	370c      	adds	r7, #12
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr

08002b18 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b084      	sub	sp, #16
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d109      	bne.n	8002b3c <HAL_TIM_PWM_Start+0x24>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	bf14      	ite	ne
 8002b34:	2301      	movne	r3, #1
 8002b36:	2300      	moveq	r3, #0
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	e03c      	b.n	8002bb6 <HAL_TIM_PWM_Start+0x9e>
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	2b04      	cmp	r3, #4
 8002b40:	d109      	bne.n	8002b56 <HAL_TIM_PWM_Start+0x3e>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	bf14      	ite	ne
 8002b4e:	2301      	movne	r3, #1
 8002b50:	2300      	moveq	r3, #0
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	e02f      	b.n	8002bb6 <HAL_TIM_PWM_Start+0x9e>
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	2b08      	cmp	r3, #8
 8002b5a:	d109      	bne.n	8002b70 <HAL_TIM_PWM_Start+0x58>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	bf14      	ite	ne
 8002b68:	2301      	movne	r3, #1
 8002b6a:	2300      	moveq	r3, #0
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	e022      	b.n	8002bb6 <HAL_TIM_PWM_Start+0x9e>
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	2b0c      	cmp	r3, #12
 8002b74:	d109      	bne.n	8002b8a <HAL_TIM_PWM_Start+0x72>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	bf14      	ite	ne
 8002b82:	2301      	movne	r3, #1
 8002b84:	2300      	moveq	r3, #0
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	e015      	b.n	8002bb6 <HAL_TIM_PWM_Start+0x9e>
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	2b10      	cmp	r3, #16
 8002b8e:	d109      	bne.n	8002ba4 <HAL_TIM_PWM_Start+0x8c>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	bf14      	ite	ne
 8002b9c:	2301      	movne	r3, #1
 8002b9e:	2300      	moveq	r3, #0
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	e008      	b.n	8002bb6 <HAL_TIM_PWM_Start+0x9e>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002baa:	b2db      	uxtb	r3, r3
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	bf14      	ite	ne
 8002bb0:	2301      	movne	r3, #1
 8002bb2:	2300      	moveq	r3, #0
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d001      	beq.n	8002bbe <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e097      	b.n	8002cee <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d104      	bne.n	8002bce <HAL_TIM_PWM_Start+0xb6>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2202      	movs	r2, #2
 8002bc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002bcc:	e023      	b.n	8002c16 <HAL_TIM_PWM_Start+0xfe>
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	2b04      	cmp	r3, #4
 8002bd2:	d104      	bne.n	8002bde <HAL_TIM_PWM_Start+0xc6>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2202      	movs	r2, #2
 8002bd8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002bdc:	e01b      	b.n	8002c16 <HAL_TIM_PWM_Start+0xfe>
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	2b08      	cmp	r3, #8
 8002be2:	d104      	bne.n	8002bee <HAL_TIM_PWM_Start+0xd6>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2202      	movs	r2, #2
 8002be8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002bec:	e013      	b.n	8002c16 <HAL_TIM_PWM_Start+0xfe>
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	2b0c      	cmp	r3, #12
 8002bf2:	d104      	bne.n	8002bfe <HAL_TIM_PWM_Start+0xe6>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2202      	movs	r2, #2
 8002bf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002bfc:	e00b      	b.n	8002c16 <HAL_TIM_PWM_Start+0xfe>
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	2b10      	cmp	r3, #16
 8002c02:	d104      	bne.n	8002c0e <HAL_TIM_PWM_Start+0xf6>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2202      	movs	r2, #2
 8002c08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002c0c:	e003      	b.n	8002c16 <HAL_TIM_PWM_Start+0xfe>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2202      	movs	r2, #2
 8002c12:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	6839      	ldr	r1, [r7, #0]
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f000 fd1a 	bl	8003658 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a33      	ldr	r2, [pc, #204]	@ (8002cf8 <HAL_TIM_PWM_Start+0x1e0>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d013      	beq.n	8002c56 <HAL_TIM_PWM_Start+0x13e>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a32      	ldr	r2, [pc, #200]	@ (8002cfc <HAL_TIM_PWM_Start+0x1e4>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d00e      	beq.n	8002c56 <HAL_TIM_PWM_Start+0x13e>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a30      	ldr	r2, [pc, #192]	@ (8002d00 <HAL_TIM_PWM_Start+0x1e8>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d009      	beq.n	8002c56 <HAL_TIM_PWM_Start+0x13e>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a2f      	ldr	r2, [pc, #188]	@ (8002d04 <HAL_TIM_PWM_Start+0x1ec>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d004      	beq.n	8002c56 <HAL_TIM_PWM_Start+0x13e>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a2d      	ldr	r2, [pc, #180]	@ (8002d08 <HAL_TIM_PWM_Start+0x1f0>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d101      	bne.n	8002c5a <HAL_TIM_PWM_Start+0x142>
 8002c56:	2301      	movs	r3, #1
 8002c58:	e000      	b.n	8002c5c <HAL_TIM_PWM_Start+0x144>
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d007      	beq.n	8002c70 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c6e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a20      	ldr	r2, [pc, #128]	@ (8002cf8 <HAL_TIM_PWM_Start+0x1e0>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d018      	beq.n	8002cac <HAL_TIM_PWM_Start+0x194>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c82:	d013      	beq.n	8002cac <HAL_TIM_PWM_Start+0x194>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a20      	ldr	r2, [pc, #128]	@ (8002d0c <HAL_TIM_PWM_Start+0x1f4>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d00e      	beq.n	8002cac <HAL_TIM_PWM_Start+0x194>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a1f      	ldr	r2, [pc, #124]	@ (8002d10 <HAL_TIM_PWM_Start+0x1f8>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d009      	beq.n	8002cac <HAL_TIM_PWM_Start+0x194>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a17      	ldr	r2, [pc, #92]	@ (8002cfc <HAL_TIM_PWM_Start+0x1e4>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d004      	beq.n	8002cac <HAL_TIM_PWM_Start+0x194>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a16      	ldr	r2, [pc, #88]	@ (8002d00 <HAL_TIM_PWM_Start+0x1e8>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d115      	bne.n	8002cd8 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	689a      	ldr	r2, [r3, #8]
 8002cb2:	4b18      	ldr	r3, [pc, #96]	@ (8002d14 <HAL_TIM_PWM_Start+0x1fc>)
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	2b06      	cmp	r3, #6
 8002cbc:	d015      	beq.n	8002cea <HAL_TIM_PWM_Start+0x1d2>
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cc4:	d011      	beq.n	8002cea <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f042 0201 	orr.w	r2, r2, #1
 8002cd4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cd6:	e008      	b.n	8002cea <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f042 0201 	orr.w	r2, r2, #1
 8002ce6:	601a      	str	r2, [r3, #0]
 8002ce8:	e000      	b.n	8002cec <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cea:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002cec:	2300      	movs	r3, #0
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3710      	adds	r7, #16
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	40012c00 	.word	0x40012c00
 8002cfc:	40013400 	.word	0x40013400
 8002d00:	40014000 	.word	0x40014000
 8002d04:	40014400 	.word	0x40014400
 8002d08:	40014800 	.word	0x40014800
 8002d0c:	40000400 	.word	0x40000400
 8002d10:	40000800 	.word	0x40000800
 8002d14:	00010007 	.word	0x00010007

08002d18 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b086      	sub	sp, #24
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	60f8      	str	r0, [r7, #12]
 8002d20:	60b9      	str	r1, [r7, #8]
 8002d22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d24:	2300      	movs	r3, #0
 8002d26:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d101      	bne.n	8002d36 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002d32:	2302      	movs	r3, #2
 8002d34:	e0ff      	b.n	8002f36 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	2201      	movs	r2, #1
 8002d3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2b14      	cmp	r3, #20
 8002d42:	f200 80f0 	bhi.w	8002f26 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8002d46:	a201      	add	r2, pc, #4	@ (adr r2, 8002d4c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d4c:	08002da1 	.word	0x08002da1
 8002d50:	08002f27 	.word	0x08002f27
 8002d54:	08002f27 	.word	0x08002f27
 8002d58:	08002f27 	.word	0x08002f27
 8002d5c:	08002de1 	.word	0x08002de1
 8002d60:	08002f27 	.word	0x08002f27
 8002d64:	08002f27 	.word	0x08002f27
 8002d68:	08002f27 	.word	0x08002f27
 8002d6c:	08002e23 	.word	0x08002e23
 8002d70:	08002f27 	.word	0x08002f27
 8002d74:	08002f27 	.word	0x08002f27
 8002d78:	08002f27 	.word	0x08002f27
 8002d7c:	08002e63 	.word	0x08002e63
 8002d80:	08002f27 	.word	0x08002f27
 8002d84:	08002f27 	.word	0x08002f27
 8002d88:	08002f27 	.word	0x08002f27
 8002d8c:	08002ea5 	.word	0x08002ea5
 8002d90:	08002f27 	.word	0x08002f27
 8002d94:	08002f27 	.word	0x08002f27
 8002d98:	08002f27 	.word	0x08002f27
 8002d9c:	08002ee5 	.word	0x08002ee5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	68b9      	ldr	r1, [r7, #8]
 8002da6:	4618      	mov	r0, r3
 8002da8:	f000 f960 	bl	800306c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	699a      	ldr	r2, [r3, #24]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f042 0208 	orr.w	r2, r2, #8
 8002dba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	699a      	ldr	r2, [r3, #24]
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f022 0204 	bic.w	r2, r2, #4
 8002dca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	6999      	ldr	r1, [r3, #24]
 8002dd2:	68bb      	ldr	r3, [r7, #8]
 8002dd4:	691a      	ldr	r2, [r3, #16]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	430a      	orrs	r2, r1
 8002ddc:	619a      	str	r2, [r3, #24]
      break;
 8002dde:	e0a5      	b.n	8002f2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	68b9      	ldr	r1, [r7, #8]
 8002de6:	4618      	mov	r0, r3
 8002de8:	f000 f9d0 	bl	800318c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	699a      	ldr	r2, [r3, #24]
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002dfa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	699a      	ldr	r2, [r3, #24]
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	6999      	ldr	r1, [r3, #24]
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	691b      	ldr	r3, [r3, #16]
 8002e16:	021a      	lsls	r2, r3, #8
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	430a      	orrs	r2, r1
 8002e1e:	619a      	str	r2, [r3, #24]
      break;
 8002e20:	e084      	b.n	8002f2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	68b9      	ldr	r1, [r7, #8]
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f000 fa39 	bl	80032a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	69da      	ldr	r2, [r3, #28]
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f042 0208 	orr.w	r2, r2, #8
 8002e3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	69da      	ldr	r2, [r3, #28]
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f022 0204 	bic.w	r2, r2, #4
 8002e4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	69d9      	ldr	r1, [r3, #28]
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	691a      	ldr	r2, [r3, #16]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	430a      	orrs	r2, r1
 8002e5e:	61da      	str	r2, [r3, #28]
      break;
 8002e60:	e064      	b.n	8002f2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	68b9      	ldr	r1, [r7, #8]
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f000 faa1 	bl	80033b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	69da      	ldr	r2, [r3, #28]
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	69da      	ldr	r2, [r3, #28]
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	69d9      	ldr	r1, [r3, #28]
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	691b      	ldr	r3, [r3, #16]
 8002e98:	021a      	lsls	r2, r3, #8
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	430a      	orrs	r2, r1
 8002ea0:	61da      	str	r2, [r3, #28]
      break;
 8002ea2:	e043      	b.n	8002f2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	68b9      	ldr	r1, [r7, #8]
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f000 fb0a 	bl	80034c4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f042 0208 	orr.w	r2, r2, #8
 8002ebe:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f022 0204 	bic.w	r2, r2, #4
 8002ece:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	691a      	ldr	r2, [r3, #16]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	430a      	orrs	r2, r1
 8002ee0:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8002ee2:	e023      	b.n	8002f2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	68b9      	ldr	r1, [r7, #8]
 8002eea:	4618      	mov	r0, r3
 8002eec:	f000 fb4e 	bl	800358c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002efe:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f0e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	691b      	ldr	r3, [r3, #16]
 8002f1a:	021a      	lsls	r2, r3, #8
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	430a      	orrs	r2, r1
 8002f22:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8002f24:	e002      	b.n	8002f2c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
 8002f28:	75fb      	strb	r3, [r7, #23]
      break;
 8002f2a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002f34:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3718      	adds	r7, #24
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop

08002f40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b085      	sub	sp, #20
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
 8002f48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	4a3f      	ldr	r2, [pc, #252]	@ (8003050 <TIM_Base_SetConfig+0x110>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d00f      	beq.n	8002f78 <TIM_Base_SetConfig+0x38>
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f5e:	d00b      	beq.n	8002f78 <TIM_Base_SetConfig+0x38>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	4a3c      	ldr	r2, [pc, #240]	@ (8003054 <TIM_Base_SetConfig+0x114>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d007      	beq.n	8002f78 <TIM_Base_SetConfig+0x38>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	4a3b      	ldr	r2, [pc, #236]	@ (8003058 <TIM_Base_SetConfig+0x118>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d003      	beq.n	8002f78 <TIM_Base_SetConfig+0x38>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	4a3a      	ldr	r2, [pc, #232]	@ (800305c <TIM_Base_SetConfig+0x11c>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d108      	bne.n	8002f8a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	68fa      	ldr	r2, [r7, #12]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	4a30      	ldr	r2, [pc, #192]	@ (8003050 <TIM_Base_SetConfig+0x110>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d01b      	beq.n	8002fca <TIM_Base_SetConfig+0x8a>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f98:	d017      	beq.n	8002fca <TIM_Base_SetConfig+0x8a>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a2d      	ldr	r2, [pc, #180]	@ (8003054 <TIM_Base_SetConfig+0x114>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d013      	beq.n	8002fca <TIM_Base_SetConfig+0x8a>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a2c      	ldr	r2, [pc, #176]	@ (8003058 <TIM_Base_SetConfig+0x118>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d00f      	beq.n	8002fca <TIM_Base_SetConfig+0x8a>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4a2b      	ldr	r2, [pc, #172]	@ (800305c <TIM_Base_SetConfig+0x11c>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d00b      	beq.n	8002fca <TIM_Base_SetConfig+0x8a>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	4a2a      	ldr	r2, [pc, #168]	@ (8003060 <TIM_Base_SetConfig+0x120>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d007      	beq.n	8002fca <TIM_Base_SetConfig+0x8a>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	4a29      	ldr	r2, [pc, #164]	@ (8003064 <TIM_Base_SetConfig+0x124>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d003      	beq.n	8002fca <TIM_Base_SetConfig+0x8a>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	4a28      	ldr	r2, [pc, #160]	@ (8003068 <TIM_Base_SetConfig+0x128>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d108      	bne.n	8002fdc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002fd0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	68db      	ldr	r3, [r3, #12]
 8002fd6:	68fa      	ldr	r2, [r7, #12]
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	695b      	ldr	r3, [r3, #20]
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	689a      	ldr	r2, [r3, #8]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	4a14      	ldr	r2, [pc, #80]	@ (8003050 <TIM_Base_SetConfig+0x110>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d00f      	beq.n	8003022 <TIM_Base_SetConfig+0xe2>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	4a15      	ldr	r2, [pc, #84]	@ (800305c <TIM_Base_SetConfig+0x11c>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d00b      	beq.n	8003022 <TIM_Base_SetConfig+0xe2>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	4a14      	ldr	r2, [pc, #80]	@ (8003060 <TIM_Base_SetConfig+0x120>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d007      	beq.n	8003022 <TIM_Base_SetConfig+0xe2>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	4a13      	ldr	r2, [pc, #76]	@ (8003064 <TIM_Base_SetConfig+0x124>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d003      	beq.n	8003022 <TIM_Base_SetConfig+0xe2>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	4a12      	ldr	r2, [pc, #72]	@ (8003068 <TIM_Base_SetConfig+0x128>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d103      	bne.n	800302a <TIM_Base_SetConfig+0xea>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	691a      	ldr	r2, [r3, #16]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f043 0204 	orr.w	r2, r3, #4
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2201      	movs	r2, #1
 800303a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	68fa      	ldr	r2, [r7, #12]
 8003040:	601a      	str	r2, [r3, #0]
}
 8003042:	bf00      	nop
 8003044:	3714      	adds	r7, #20
 8003046:	46bd      	mov	sp, r7
 8003048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304c:	4770      	bx	lr
 800304e:	bf00      	nop
 8003050:	40012c00 	.word	0x40012c00
 8003054:	40000400 	.word	0x40000400
 8003058:	40000800 	.word	0x40000800
 800305c:	40013400 	.word	0x40013400
 8003060:	40014000 	.word	0x40014000
 8003064:	40014400 	.word	0x40014400
 8003068:	40014800 	.word	0x40014800

0800306c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800306c:	b480      	push	{r7}
 800306e:	b087      	sub	sp, #28
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
 8003074:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6a1b      	ldr	r3, [r3, #32]
 800307a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6a1b      	ldr	r3, [r3, #32]
 8003080:	f023 0201 	bic.w	r2, r3, #1
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	699b      	ldr	r3, [r3, #24]
 8003092:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800309a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800309e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	f023 0303 	bic.w	r3, r3, #3
 80030a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	68fa      	ldr	r2, [r7, #12]
 80030ae:	4313      	orrs	r3, r2
 80030b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	f023 0302 	bic.w	r3, r3, #2
 80030b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	697a      	ldr	r2, [r7, #20]
 80030c0:	4313      	orrs	r3, r2
 80030c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	4a2c      	ldr	r2, [pc, #176]	@ (8003178 <TIM_OC1_SetConfig+0x10c>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d00f      	beq.n	80030ec <TIM_OC1_SetConfig+0x80>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	4a2b      	ldr	r2, [pc, #172]	@ (800317c <TIM_OC1_SetConfig+0x110>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d00b      	beq.n	80030ec <TIM_OC1_SetConfig+0x80>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	4a2a      	ldr	r2, [pc, #168]	@ (8003180 <TIM_OC1_SetConfig+0x114>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d007      	beq.n	80030ec <TIM_OC1_SetConfig+0x80>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	4a29      	ldr	r2, [pc, #164]	@ (8003184 <TIM_OC1_SetConfig+0x118>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d003      	beq.n	80030ec <TIM_OC1_SetConfig+0x80>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	4a28      	ldr	r2, [pc, #160]	@ (8003188 <TIM_OC1_SetConfig+0x11c>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d10c      	bne.n	8003106 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	f023 0308 	bic.w	r3, r3, #8
 80030f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	68db      	ldr	r3, [r3, #12]
 80030f8:	697a      	ldr	r2, [r7, #20]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	f023 0304 	bic.w	r3, r3, #4
 8003104:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	4a1b      	ldr	r2, [pc, #108]	@ (8003178 <TIM_OC1_SetConfig+0x10c>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d00f      	beq.n	800312e <TIM_OC1_SetConfig+0xc2>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	4a1a      	ldr	r2, [pc, #104]	@ (800317c <TIM_OC1_SetConfig+0x110>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d00b      	beq.n	800312e <TIM_OC1_SetConfig+0xc2>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	4a19      	ldr	r2, [pc, #100]	@ (8003180 <TIM_OC1_SetConfig+0x114>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d007      	beq.n	800312e <TIM_OC1_SetConfig+0xc2>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	4a18      	ldr	r2, [pc, #96]	@ (8003184 <TIM_OC1_SetConfig+0x118>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d003      	beq.n	800312e <TIM_OC1_SetConfig+0xc2>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	4a17      	ldr	r2, [pc, #92]	@ (8003188 <TIM_OC1_SetConfig+0x11c>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d111      	bne.n	8003152 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003134:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800313c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	695b      	ldr	r3, [r3, #20]
 8003142:	693a      	ldr	r2, [r7, #16]
 8003144:	4313      	orrs	r3, r2
 8003146:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	699b      	ldr	r3, [r3, #24]
 800314c:	693a      	ldr	r2, [r7, #16]
 800314e:	4313      	orrs	r3, r2
 8003150:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	693a      	ldr	r2, [r7, #16]
 8003156:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	68fa      	ldr	r2, [r7, #12]
 800315c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	685a      	ldr	r2, [r3, #4]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	697a      	ldr	r2, [r7, #20]
 800316a:	621a      	str	r2, [r3, #32]
}
 800316c:	bf00      	nop
 800316e:	371c      	adds	r7, #28
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr
 8003178:	40012c00 	.word	0x40012c00
 800317c:	40013400 	.word	0x40013400
 8003180:	40014000 	.word	0x40014000
 8003184:	40014400 	.word	0x40014400
 8003188:	40014800 	.word	0x40014800

0800318c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800318c:	b480      	push	{r7}
 800318e:	b087      	sub	sp, #28
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
 8003194:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6a1b      	ldr	r3, [r3, #32]
 800319a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6a1b      	ldr	r3, [r3, #32]
 80031a0:	f023 0210 	bic.w	r2, r3, #16
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	699b      	ldr	r3, [r3, #24]
 80031b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80031ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80031be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80031c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	021b      	lsls	r3, r3, #8
 80031ce:	68fa      	ldr	r2, [r7, #12]
 80031d0:	4313      	orrs	r3, r2
 80031d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	f023 0320 	bic.w	r3, r3, #32
 80031da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	011b      	lsls	r3, r3, #4
 80031e2:	697a      	ldr	r2, [r7, #20]
 80031e4:	4313      	orrs	r3, r2
 80031e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	4a28      	ldr	r2, [pc, #160]	@ (800328c <TIM_OC2_SetConfig+0x100>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d003      	beq.n	80031f8 <TIM_OC2_SetConfig+0x6c>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	4a27      	ldr	r2, [pc, #156]	@ (8003290 <TIM_OC2_SetConfig+0x104>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d10d      	bne.n	8003214 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80031fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	68db      	ldr	r3, [r3, #12]
 8003204:	011b      	lsls	r3, r3, #4
 8003206:	697a      	ldr	r2, [r7, #20]
 8003208:	4313      	orrs	r3, r2
 800320a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003212:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	4a1d      	ldr	r2, [pc, #116]	@ (800328c <TIM_OC2_SetConfig+0x100>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d00f      	beq.n	800323c <TIM_OC2_SetConfig+0xb0>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	4a1c      	ldr	r2, [pc, #112]	@ (8003290 <TIM_OC2_SetConfig+0x104>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d00b      	beq.n	800323c <TIM_OC2_SetConfig+0xb0>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	4a1b      	ldr	r2, [pc, #108]	@ (8003294 <TIM_OC2_SetConfig+0x108>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d007      	beq.n	800323c <TIM_OC2_SetConfig+0xb0>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	4a1a      	ldr	r2, [pc, #104]	@ (8003298 <TIM_OC2_SetConfig+0x10c>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d003      	beq.n	800323c <TIM_OC2_SetConfig+0xb0>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	4a19      	ldr	r2, [pc, #100]	@ (800329c <TIM_OC2_SetConfig+0x110>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d113      	bne.n	8003264 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003242:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800324a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	695b      	ldr	r3, [r3, #20]
 8003250:	009b      	lsls	r3, r3, #2
 8003252:	693a      	ldr	r2, [r7, #16]
 8003254:	4313      	orrs	r3, r2
 8003256:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	699b      	ldr	r3, [r3, #24]
 800325c:	009b      	lsls	r3, r3, #2
 800325e:	693a      	ldr	r2, [r7, #16]
 8003260:	4313      	orrs	r3, r2
 8003262:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	693a      	ldr	r2, [r7, #16]
 8003268:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	68fa      	ldr	r2, [r7, #12]
 800326e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	685a      	ldr	r2, [r3, #4]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	697a      	ldr	r2, [r7, #20]
 800327c:	621a      	str	r2, [r3, #32]
}
 800327e:	bf00      	nop
 8003280:	371c      	adds	r7, #28
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop
 800328c:	40012c00 	.word	0x40012c00
 8003290:	40013400 	.word	0x40013400
 8003294:	40014000 	.word	0x40014000
 8003298:	40014400 	.word	0x40014400
 800329c:	40014800 	.word	0x40014800

080032a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b087      	sub	sp, #28
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
 80032a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6a1b      	ldr	r3, [r3, #32]
 80032ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6a1b      	ldr	r3, [r3, #32]
 80032b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	69db      	ldr	r3, [r3, #28]
 80032c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	f023 0303 	bic.w	r3, r3, #3
 80032da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	68fa      	ldr	r2, [r7, #12]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80032ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	021b      	lsls	r3, r3, #8
 80032f4:	697a      	ldr	r2, [r7, #20]
 80032f6:	4313      	orrs	r3, r2
 80032f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	4a27      	ldr	r2, [pc, #156]	@ (800339c <TIM_OC3_SetConfig+0xfc>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d003      	beq.n	800330a <TIM_OC3_SetConfig+0x6a>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	4a26      	ldr	r2, [pc, #152]	@ (80033a0 <TIM_OC3_SetConfig+0x100>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d10d      	bne.n	8003326 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003310:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	68db      	ldr	r3, [r3, #12]
 8003316:	021b      	lsls	r3, r3, #8
 8003318:	697a      	ldr	r2, [r7, #20]
 800331a:	4313      	orrs	r3, r2
 800331c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003324:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	4a1c      	ldr	r2, [pc, #112]	@ (800339c <TIM_OC3_SetConfig+0xfc>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d00f      	beq.n	800334e <TIM_OC3_SetConfig+0xae>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	4a1b      	ldr	r2, [pc, #108]	@ (80033a0 <TIM_OC3_SetConfig+0x100>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d00b      	beq.n	800334e <TIM_OC3_SetConfig+0xae>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	4a1a      	ldr	r2, [pc, #104]	@ (80033a4 <TIM_OC3_SetConfig+0x104>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d007      	beq.n	800334e <TIM_OC3_SetConfig+0xae>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	4a19      	ldr	r2, [pc, #100]	@ (80033a8 <TIM_OC3_SetConfig+0x108>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d003      	beq.n	800334e <TIM_OC3_SetConfig+0xae>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	4a18      	ldr	r2, [pc, #96]	@ (80033ac <TIM_OC3_SetConfig+0x10c>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d113      	bne.n	8003376 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003354:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800335c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	695b      	ldr	r3, [r3, #20]
 8003362:	011b      	lsls	r3, r3, #4
 8003364:	693a      	ldr	r2, [r7, #16]
 8003366:	4313      	orrs	r3, r2
 8003368:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	699b      	ldr	r3, [r3, #24]
 800336e:	011b      	lsls	r3, r3, #4
 8003370:	693a      	ldr	r2, [r7, #16]
 8003372:	4313      	orrs	r3, r2
 8003374:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	693a      	ldr	r2, [r7, #16]
 800337a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	68fa      	ldr	r2, [r7, #12]
 8003380:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	685a      	ldr	r2, [r3, #4]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	697a      	ldr	r2, [r7, #20]
 800338e:	621a      	str	r2, [r3, #32]
}
 8003390:	bf00      	nop
 8003392:	371c      	adds	r7, #28
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr
 800339c:	40012c00 	.word	0x40012c00
 80033a0:	40013400 	.word	0x40013400
 80033a4:	40014000 	.word	0x40014000
 80033a8:	40014400 	.word	0x40014400
 80033ac:	40014800 	.word	0x40014800

080033b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b087      	sub	sp, #28
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6a1b      	ldr	r3, [r3, #32]
 80033be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6a1b      	ldr	r3, [r3, #32]
 80033c4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	69db      	ldr	r3, [r3, #28]
 80033d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80033de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80033e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	021b      	lsls	r3, r3, #8
 80033f2:	68fa      	ldr	r2, [r7, #12]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80033fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	031b      	lsls	r3, r3, #12
 8003406:	697a      	ldr	r2, [r7, #20]
 8003408:	4313      	orrs	r3, r2
 800340a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	4a28      	ldr	r2, [pc, #160]	@ (80034b0 <TIM_OC4_SetConfig+0x100>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d003      	beq.n	800341c <TIM_OC4_SetConfig+0x6c>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	4a27      	ldr	r2, [pc, #156]	@ (80034b4 <TIM_OC4_SetConfig+0x104>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d10d      	bne.n	8003438 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003422:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	031b      	lsls	r3, r3, #12
 800342a:	697a      	ldr	r2, [r7, #20]
 800342c:	4313      	orrs	r3, r2
 800342e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003436:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	4a1d      	ldr	r2, [pc, #116]	@ (80034b0 <TIM_OC4_SetConfig+0x100>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d00f      	beq.n	8003460 <TIM_OC4_SetConfig+0xb0>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	4a1c      	ldr	r2, [pc, #112]	@ (80034b4 <TIM_OC4_SetConfig+0x104>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d00b      	beq.n	8003460 <TIM_OC4_SetConfig+0xb0>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	4a1b      	ldr	r2, [pc, #108]	@ (80034b8 <TIM_OC4_SetConfig+0x108>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d007      	beq.n	8003460 <TIM_OC4_SetConfig+0xb0>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	4a1a      	ldr	r2, [pc, #104]	@ (80034bc <TIM_OC4_SetConfig+0x10c>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d003      	beq.n	8003460 <TIM_OC4_SetConfig+0xb0>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	4a19      	ldr	r2, [pc, #100]	@ (80034c0 <TIM_OC4_SetConfig+0x110>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d113      	bne.n	8003488 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003466:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800346e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	695b      	ldr	r3, [r3, #20]
 8003474:	019b      	lsls	r3, r3, #6
 8003476:	693a      	ldr	r2, [r7, #16]
 8003478:	4313      	orrs	r3, r2
 800347a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	699b      	ldr	r3, [r3, #24]
 8003480:	019b      	lsls	r3, r3, #6
 8003482:	693a      	ldr	r2, [r7, #16]
 8003484:	4313      	orrs	r3, r2
 8003486:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	693a      	ldr	r2, [r7, #16]
 800348c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	68fa      	ldr	r2, [r7, #12]
 8003492:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	685a      	ldr	r2, [r3, #4]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	697a      	ldr	r2, [r7, #20]
 80034a0:	621a      	str	r2, [r3, #32]
}
 80034a2:	bf00      	nop
 80034a4:	371c      	adds	r7, #28
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr
 80034ae:	bf00      	nop
 80034b0:	40012c00 	.word	0x40012c00
 80034b4:	40013400 	.word	0x40013400
 80034b8:	40014000 	.word	0x40014000
 80034bc:	40014400 	.word	0x40014400
 80034c0:	40014800 	.word	0x40014800

080034c4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b087      	sub	sp, #28
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
 80034cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a1b      	ldr	r3, [r3, #32]
 80034d2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6a1b      	ldr	r3, [r3, #32]
 80034d8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	68fa      	ldr	r2, [r7, #12]
 80034fe:	4313      	orrs	r3, r2
 8003500:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003508:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	041b      	lsls	r3, r3, #16
 8003510:	693a      	ldr	r2, [r7, #16]
 8003512:	4313      	orrs	r3, r2
 8003514:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	4a17      	ldr	r2, [pc, #92]	@ (8003578 <TIM_OC5_SetConfig+0xb4>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d00f      	beq.n	800353e <TIM_OC5_SetConfig+0x7a>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	4a16      	ldr	r2, [pc, #88]	@ (800357c <TIM_OC5_SetConfig+0xb8>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d00b      	beq.n	800353e <TIM_OC5_SetConfig+0x7a>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4a15      	ldr	r2, [pc, #84]	@ (8003580 <TIM_OC5_SetConfig+0xbc>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d007      	beq.n	800353e <TIM_OC5_SetConfig+0x7a>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	4a14      	ldr	r2, [pc, #80]	@ (8003584 <TIM_OC5_SetConfig+0xc0>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d003      	beq.n	800353e <TIM_OC5_SetConfig+0x7a>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	4a13      	ldr	r2, [pc, #76]	@ (8003588 <TIM_OC5_SetConfig+0xc4>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d109      	bne.n	8003552 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003544:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	695b      	ldr	r3, [r3, #20]
 800354a:	021b      	lsls	r3, r3, #8
 800354c:	697a      	ldr	r2, [r7, #20]
 800354e:	4313      	orrs	r3, r2
 8003550:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	697a      	ldr	r2, [r7, #20]
 8003556:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	68fa      	ldr	r2, [r7, #12]
 800355c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	685a      	ldr	r2, [r3, #4]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	693a      	ldr	r2, [r7, #16]
 800356a:	621a      	str	r2, [r3, #32]
}
 800356c:	bf00      	nop
 800356e:	371c      	adds	r7, #28
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr
 8003578:	40012c00 	.word	0x40012c00
 800357c:	40013400 	.word	0x40013400
 8003580:	40014000 	.word	0x40014000
 8003584:	40014400 	.word	0x40014400
 8003588:	40014800 	.word	0x40014800

0800358c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800358c:	b480      	push	{r7}
 800358e:	b087      	sub	sp, #28
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6a1b      	ldr	r3, [r3, #32]
 800359a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6a1b      	ldr	r3, [r3, #32]
 80035a0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80035ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80035be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	021b      	lsls	r3, r3, #8
 80035c6:	68fa      	ldr	r2, [r7, #12]
 80035c8:	4313      	orrs	r3, r2
 80035ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80035d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	051b      	lsls	r3, r3, #20
 80035da:	693a      	ldr	r2, [r7, #16]
 80035dc:	4313      	orrs	r3, r2
 80035de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	4a18      	ldr	r2, [pc, #96]	@ (8003644 <TIM_OC6_SetConfig+0xb8>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d00f      	beq.n	8003608 <TIM_OC6_SetConfig+0x7c>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	4a17      	ldr	r2, [pc, #92]	@ (8003648 <TIM_OC6_SetConfig+0xbc>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d00b      	beq.n	8003608 <TIM_OC6_SetConfig+0x7c>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	4a16      	ldr	r2, [pc, #88]	@ (800364c <TIM_OC6_SetConfig+0xc0>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d007      	beq.n	8003608 <TIM_OC6_SetConfig+0x7c>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	4a15      	ldr	r2, [pc, #84]	@ (8003650 <TIM_OC6_SetConfig+0xc4>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d003      	beq.n	8003608 <TIM_OC6_SetConfig+0x7c>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	4a14      	ldr	r2, [pc, #80]	@ (8003654 <TIM_OC6_SetConfig+0xc8>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d109      	bne.n	800361c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800360e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	695b      	ldr	r3, [r3, #20]
 8003614:	029b      	lsls	r3, r3, #10
 8003616:	697a      	ldr	r2, [r7, #20]
 8003618:	4313      	orrs	r3, r2
 800361a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	697a      	ldr	r2, [r7, #20]
 8003620:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	68fa      	ldr	r2, [r7, #12]
 8003626:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	685a      	ldr	r2, [r3, #4]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	693a      	ldr	r2, [r7, #16]
 8003634:	621a      	str	r2, [r3, #32]
}
 8003636:	bf00      	nop
 8003638:	371c      	adds	r7, #28
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr
 8003642:	bf00      	nop
 8003644:	40012c00 	.word	0x40012c00
 8003648:	40013400 	.word	0x40013400
 800364c:	40014000 	.word	0x40014000
 8003650:	40014400 	.word	0x40014400
 8003654:	40014800 	.word	0x40014800

08003658 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003658:	b480      	push	{r7}
 800365a:	b087      	sub	sp, #28
 800365c:	af00      	add	r7, sp, #0
 800365e:	60f8      	str	r0, [r7, #12]
 8003660:	60b9      	str	r1, [r7, #8]
 8003662:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	f003 031f 	and.w	r3, r3, #31
 800366a:	2201      	movs	r2, #1
 800366c:	fa02 f303 	lsl.w	r3, r2, r3
 8003670:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	6a1a      	ldr	r2, [r3, #32]
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	43db      	mvns	r3, r3
 800367a:	401a      	ands	r2, r3
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6a1a      	ldr	r2, [r3, #32]
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	f003 031f 	and.w	r3, r3, #31
 800368a:	6879      	ldr	r1, [r7, #4]
 800368c:	fa01 f303 	lsl.w	r3, r1, r3
 8003690:	431a      	orrs	r2, r3
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	621a      	str	r2, [r3, #32]
}
 8003696:	bf00      	nop
 8003698:	371c      	adds	r7, #28
 800369a:	46bd      	mov	sp, r7
 800369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a0:	4770      	bx	lr
	...

080036a4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b085      	sub	sp, #20
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80036ae:	2300      	movs	r3, #0
 80036b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d101      	bne.n	80036c0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80036bc:	2302      	movs	r3, #2
 80036be:	e073      	b.n	80037a8 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2201      	movs	r2, #1
 80036c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	68db      	ldr	r3, [r3, #12]
 80036d2:	4313      	orrs	r3, r2
 80036d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	4313      	orrs	r3, r2
 80036e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	4313      	orrs	r3, r2
 80036f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	691b      	ldr	r3, [r3, #16]
 800370a:	4313      	orrs	r3, r2
 800370c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	695b      	ldr	r3, [r3, #20]
 8003718:	4313      	orrs	r3, r2
 800371a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003726:	4313      	orrs	r3, r2
 8003728:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	699b      	ldr	r3, [r3, #24]
 8003734:	041b      	lsls	r3, r3, #16
 8003736:	4313      	orrs	r3, r2
 8003738:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	69db      	ldr	r3, [r3, #28]
 8003744:	4313      	orrs	r3, r2
 8003746:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a19      	ldr	r2, [pc, #100]	@ (80037b4 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d004      	beq.n	800375c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a18      	ldr	r2, [pc, #96]	@ (80037b8 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d11c      	bne.n	8003796 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003766:	051b      	lsls	r3, r3, #20
 8003768:	4313      	orrs	r3, r2
 800376a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	6a1b      	ldr	r3, [r3, #32]
 8003776:	4313      	orrs	r3, r2
 8003778:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003784:	4313      	orrs	r3, r2
 8003786:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003792:	4313      	orrs	r3, r2
 8003794:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	68fa      	ldr	r2, [r7, #12]
 800379c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2200      	movs	r2, #0
 80037a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80037a6:	2300      	movs	r3, #0
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3714      	adds	r7, #20
 80037ac:	46bd      	mov	sp, r7
 80037ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b2:	4770      	bx	lr
 80037b4:	40012c00 	.word	0x40012c00
 80037b8:	40013400 	.word	0x40013400

080037bc <siprintf>:
 80037bc:	b40e      	push	{r1, r2, r3}
 80037be:	b510      	push	{r4, lr}
 80037c0:	b09d      	sub	sp, #116	@ 0x74
 80037c2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80037c4:	9002      	str	r0, [sp, #8]
 80037c6:	9006      	str	r0, [sp, #24]
 80037c8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80037cc:	480a      	ldr	r0, [pc, #40]	@ (80037f8 <siprintf+0x3c>)
 80037ce:	9107      	str	r1, [sp, #28]
 80037d0:	9104      	str	r1, [sp, #16]
 80037d2:	490a      	ldr	r1, [pc, #40]	@ (80037fc <siprintf+0x40>)
 80037d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80037d8:	9105      	str	r1, [sp, #20]
 80037da:	2400      	movs	r4, #0
 80037dc:	a902      	add	r1, sp, #8
 80037de:	6800      	ldr	r0, [r0, #0]
 80037e0:	9301      	str	r3, [sp, #4]
 80037e2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80037e4:	f000 f994 	bl	8003b10 <_svfiprintf_r>
 80037e8:	9b02      	ldr	r3, [sp, #8]
 80037ea:	701c      	strb	r4, [r3, #0]
 80037ec:	b01d      	add	sp, #116	@ 0x74
 80037ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037f2:	b003      	add	sp, #12
 80037f4:	4770      	bx	lr
 80037f6:	bf00      	nop
 80037f8:	2000000c 	.word	0x2000000c
 80037fc:	ffff0208 	.word	0xffff0208

08003800 <memset>:
 8003800:	4402      	add	r2, r0
 8003802:	4603      	mov	r3, r0
 8003804:	4293      	cmp	r3, r2
 8003806:	d100      	bne.n	800380a <memset+0xa>
 8003808:	4770      	bx	lr
 800380a:	f803 1b01 	strb.w	r1, [r3], #1
 800380e:	e7f9      	b.n	8003804 <memset+0x4>

08003810 <__errno>:
 8003810:	4b01      	ldr	r3, [pc, #4]	@ (8003818 <__errno+0x8>)
 8003812:	6818      	ldr	r0, [r3, #0]
 8003814:	4770      	bx	lr
 8003816:	bf00      	nop
 8003818:	2000000c 	.word	0x2000000c

0800381c <__libc_init_array>:
 800381c:	b570      	push	{r4, r5, r6, lr}
 800381e:	4d0d      	ldr	r5, [pc, #52]	@ (8003854 <__libc_init_array+0x38>)
 8003820:	4c0d      	ldr	r4, [pc, #52]	@ (8003858 <__libc_init_array+0x3c>)
 8003822:	1b64      	subs	r4, r4, r5
 8003824:	10a4      	asrs	r4, r4, #2
 8003826:	2600      	movs	r6, #0
 8003828:	42a6      	cmp	r6, r4
 800382a:	d109      	bne.n	8003840 <__libc_init_array+0x24>
 800382c:	4d0b      	ldr	r5, [pc, #44]	@ (800385c <__libc_init_array+0x40>)
 800382e:	4c0c      	ldr	r4, [pc, #48]	@ (8003860 <__libc_init_array+0x44>)
 8003830:	f000 fc64 	bl	80040fc <_init>
 8003834:	1b64      	subs	r4, r4, r5
 8003836:	10a4      	asrs	r4, r4, #2
 8003838:	2600      	movs	r6, #0
 800383a:	42a6      	cmp	r6, r4
 800383c:	d105      	bne.n	800384a <__libc_init_array+0x2e>
 800383e:	bd70      	pop	{r4, r5, r6, pc}
 8003840:	f855 3b04 	ldr.w	r3, [r5], #4
 8003844:	4798      	blx	r3
 8003846:	3601      	adds	r6, #1
 8003848:	e7ee      	b.n	8003828 <__libc_init_array+0xc>
 800384a:	f855 3b04 	ldr.w	r3, [r5], #4
 800384e:	4798      	blx	r3
 8003850:	3601      	adds	r6, #1
 8003852:	e7f2      	b.n	800383a <__libc_init_array+0x1e>
 8003854:	08018674 	.word	0x08018674
 8003858:	08018674 	.word	0x08018674
 800385c:	08018674 	.word	0x08018674
 8003860:	08018678 	.word	0x08018678

08003864 <__retarget_lock_acquire_recursive>:
 8003864:	4770      	bx	lr

08003866 <__retarget_lock_release_recursive>:
 8003866:	4770      	bx	lr

08003868 <_free_r>:
 8003868:	b538      	push	{r3, r4, r5, lr}
 800386a:	4605      	mov	r5, r0
 800386c:	2900      	cmp	r1, #0
 800386e:	d041      	beq.n	80038f4 <_free_r+0x8c>
 8003870:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003874:	1f0c      	subs	r4, r1, #4
 8003876:	2b00      	cmp	r3, #0
 8003878:	bfb8      	it	lt
 800387a:	18e4      	addlt	r4, r4, r3
 800387c:	f000 f8e0 	bl	8003a40 <__malloc_lock>
 8003880:	4a1d      	ldr	r2, [pc, #116]	@ (80038f8 <_free_r+0x90>)
 8003882:	6813      	ldr	r3, [r2, #0]
 8003884:	b933      	cbnz	r3, 8003894 <_free_r+0x2c>
 8003886:	6063      	str	r3, [r4, #4]
 8003888:	6014      	str	r4, [r2, #0]
 800388a:	4628      	mov	r0, r5
 800388c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003890:	f000 b8dc 	b.w	8003a4c <__malloc_unlock>
 8003894:	42a3      	cmp	r3, r4
 8003896:	d908      	bls.n	80038aa <_free_r+0x42>
 8003898:	6820      	ldr	r0, [r4, #0]
 800389a:	1821      	adds	r1, r4, r0
 800389c:	428b      	cmp	r3, r1
 800389e:	bf01      	itttt	eq
 80038a0:	6819      	ldreq	r1, [r3, #0]
 80038a2:	685b      	ldreq	r3, [r3, #4]
 80038a4:	1809      	addeq	r1, r1, r0
 80038a6:	6021      	streq	r1, [r4, #0]
 80038a8:	e7ed      	b.n	8003886 <_free_r+0x1e>
 80038aa:	461a      	mov	r2, r3
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	b10b      	cbz	r3, 80038b4 <_free_r+0x4c>
 80038b0:	42a3      	cmp	r3, r4
 80038b2:	d9fa      	bls.n	80038aa <_free_r+0x42>
 80038b4:	6811      	ldr	r1, [r2, #0]
 80038b6:	1850      	adds	r0, r2, r1
 80038b8:	42a0      	cmp	r0, r4
 80038ba:	d10b      	bne.n	80038d4 <_free_r+0x6c>
 80038bc:	6820      	ldr	r0, [r4, #0]
 80038be:	4401      	add	r1, r0
 80038c0:	1850      	adds	r0, r2, r1
 80038c2:	4283      	cmp	r3, r0
 80038c4:	6011      	str	r1, [r2, #0]
 80038c6:	d1e0      	bne.n	800388a <_free_r+0x22>
 80038c8:	6818      	ldr	r0, [r3, #0]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	6053      	str	r3, [r2, #4]
 80038ce:	4408      	add	r0, r1
 80038d0:	6010      	str	r0, [r2, #0]
 80038d2:	e7da      	b.n	800388a <_free_r+0x22>
 80038d4:	d902      	bls.n	80038dc <_free_r+0x74>
 80038d6:	230c      	movs	r3, #12
 80038d8:	602b      	str	r3, [r5, #0]
 80038da:	e7d6      	b.n	800388a <_free_r+0x22>
 80038dc:	6820      	ldr	r0, [r4, #0]
 80038de:	1821      	adds	r1, r4, r0
 80038e0:	428b      	cmp	r3, r1
 80038e2:	bf04      	itt	eq
 80038e4:	6819      	ldreq	r1, [r3, #0]
 80038e6:	685b      	ldreq	r3, [r3, #4]
 80038e8:	6063      	str	r3, [r4, #4]
 80038ea:	bf04      	itt	eq
 80038ec:	1809      	addeq	r1, r1, r0
 80038ee:	6021      	streq	r1, [r4, #0]
 80038f0:	6054      	str	r4, [r2, #4]
 80038f2:	e7ca      	b.n	800388a <_free_r+0x22>
 80038f4:	bd38      	pop	{r3, r4, r5, pc}
 80038f6:	bf00      	nop
 80038f8:	200003b8 	.word	0x200003b8

080038fc <sbrk_aligned>:
 80038fc:	b570      	push	{r4, r5, r6, lr}
 80038fe:	4e0f      	ldr	r6, [pc, #60]	@ (800393c <sbrk_aligned+0x40>)
 8003900:	460c      	mov	r4, r1
 8003902:	6831      	ldr	r1, [r6, #0]
 8003904:	4605      	mov	r5, r0
 8003906:	b911      	cbnz	r1, 800390e <sbrk_aligned+0x12>
 8003908:	f000 fba4 	bl	8004054 <_sbrk_r>
 800390c:	6030      	str	r0, [r6, #0]
 800390e:	4621      	mov	r1, r4
 8003910:	4628      	mov	r0, r5
 8003912:	f000 fb9f 	bl	8004054 <_sbrk_r>
 8003916:	1c43      	adds	r3, r0, #1
 8003918:	d103      	bne.n	8003922 <sbrk_aligned+0x26>
 800391a:	f04f 34ff 	mov.w	r4, #4294967295
 800391e:	4620      	mov	r0, r4
 8003920:	bd70      	pop	{r4, r5, r6, pc}
 8003922:	1cc4      	adds	r4, r0, #3
 8003924:	f024 0403 	bic.w	r4, r4, #3
 8003928:	42a0      	cmp	r0, r4
 800392a:	d0f8      	beq.n	800391e <sbrk_aligned+0x22>
 800392c:	1a21      	subs	r1, r4, r0
 800392e:	4628      	mov	r0, r5
 8003930:	f000 fb90 	bl	8004054 <_sbrk_r>
 8003934:	3001      	adds	r0, #1
 8003936:	d1f2      	bne.n	800391e <sbrk_aligned+0x22>
 8003938:	e7ef      	b.n	800391a <sbrk_aligned+0x1e>
 800393a:	bf00      	nop
 800393c:	200003b4 	.word	0x200003b4

08003940 <_malloc_r>:
 8003940:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003944:	1ccd      	adds	r5, r1, #3
 8003946:	f025 0503 	bic.w	r5, r5, #3
 800394a:	3508      	adds	r5, #8
 800394c:	2d0c      	cmp	r5, #12
 800394e:	bf38      	it	cc
 8003950:	250c      	movcc	r5, #12
 8003952:	2d00      	cmp	r5, #0
 8003954:	4606      	mov	r6, r0
 8003956:	db01      	blt.n	800395c <_malloc_r+0x1c>
 8003958:	42a9      	cmp	r1, r5
 800395a:	d904      	bls.n	8003966 <_malloc_r+0x26>
 800395c:	230c      	movs	r3, #12
 800395e:	6033      	str	r3, [r6, #0]
 8003960:	2000      	movs	r0, #0
 8003962:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003966:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003a3c <_malloc_r+0xfc>
 800396a:	f000 f869 	bl	8003a40 <__malloc_lock>
 800396e:	f8d8 3000 	ldr.w	r3, [r8]
 8003972:	461c      	mov	r4, r3
 8003974:	bb44      	cbnz	r4, 80039c8 <_malloc_r+0x88>
 8003976:	4629      	mov	r1, r5
 8003978:	4630      	mov	r0, r6
 800397a:	f7ff ffbf 	bl	80038fc <sbrk_aligned>
 800397e:	1c43      	adds	r3, r0, #1
 8003980:	4604      	mov	r4, r0
 8003982:	d158      	bne.n	8003a36 <_malloc_r+0xf6>
 8003984:	f8d8 4000 	ldr.w	r4, [r8]
 8003988:	4627      	mov	r7, r4
 800398a:	2f00      	cmp	r7, #0
 800398c:	d143      	bne.n	8003a16 <_malloc_r+0xd6>
 800398e:	2c00      	cmp	r4, #0
 8003990:	d04b      	beq.n	8003a2a <_malloc_r+0xea>
 8003992:	6823      	ldr	r3, [r4, #0]
 8003994:	4639      	mov	r1, r7
 8003996:	4630      	mov	r0, r6
 8003998:	eb04 0903 	add.w	r9, r4, r3
 800399c:	f000 fb5a 	bl	8004054 <_sbrk_r>
 80039a0:	4581      	cmp	r9, r0
 80039a2:	d142      	bne.n	8003a2a <_malloc_r+0xea>
 80039a4:	6821      	ldr	r1, [r4, #0]
 80039a6:	1a6d      	subs	r5, r5, r1
 80039a8:	4629      	mov	r1, r5
 80039aa:	4630      	mov	r0, r6
 80039ac:	f7ff ffa6 	bl	80038fc <sbrk_aligned>
 80039b0:	3001      	adds	r0, #1
 80039b2:	d03a      	beq.n	8003a2a <_malloc_r+0xea>
 80039b4:	6823      	ldr	r3, [r4, #0]
 80039b6:	442b      	add	r3, r5
 80039b8:	6023      	str	r3, [r4, #0]
 80039ba:	f8d8 3000 	ldr.w	r3, [r8]
 80039be:	685a      	ldr	r2, [r3, #4]
 80039c0:	bb62      	cbnz	r2, 8003a1c <_malloc_r+0xdc>
 80039c2:	f8c8 7000 	str.w	r7, [r8]
 80039c6:	e00f      	b.n	80039e8 <_malloc_r+0xa8>
 80039c8:	6822      	ldr	r2, [r4, #0]
 80039ca:	1b52      	subs	r2, r2, r5
 80039cc:	d420      	bmi.n	8003a10 <_malloc_r+0xd0>
 80039ce:	2a0b      	cmp	r2, #11
 80039d0:	d917      	bls.n	8003a02 <_malloc_r+0xc2>
 80039d2:	1961      	adds	r1, r4, r5
 80039d4:	42a3      	cmp	r3, r4
 80039d6:	6025      	str	r5, [r4, #0]
 80039d8:	bf18      	it	ne
 80039da:	6059      	strne	r1, [r3, #4]
 80039dc:	6863      	ldr	r3, [r4, #4]
 80039de:	bf08      	it	eq
 80039e0:	f8c8 1000 	streq.w	r1, [r8]
 80039e4:	5162      	str	r2, [r4, r5]
 80039e6:	604b      	str	r3, [r1, #4]
 80039e8:	4630      	mov	r0, r6
 80039ea:	f000 f82f 	bl	8003a4c <__malloc_unlock>
 80039ee:	f104 000b 	add.w	r0, r4, #11
 80039f2:	1d23      	adds	r3, r4, #4
 80039f4:	f020 0007 	bic.w	r0, r0, #7
 80039f8:	1ac2      	subs	r2, r0, r3
 80039fa:	bf1c      	itt	ne
 80039fc:	1a1b      	subne	r3, r3, r0
 80039fe:	50a3      	strne	r3, [r4, r2]
 8003a00:	e7af      	b.n	8003962 <_malloc_r+0x22>
 8003a02:	6862      	ldr	r2, [r4, #4]
 8003a04:	42a3      	cmp	r3, r4
 8003a06:	bf0c      	ite	eq
 8003a08:	f8c8 2000 	streq.w	r2, [r8]
 8003a0c:	605a      	strne	r2, [r3, #4]
 8003a0e:	e7eb      	b.n	80039e8 <_malloc_r+0xa8>
 8003a10:	4623      	mov	r3, r4
 8003a12:	6864      	ldr	r4, [r4, #4]
 8003a14:	e7ae      	b.n	8003974 <_malloc_r+0x34>
 8003a16:	463c      	mov	r4, r7
 8003a18:	687f      	ldr	r7, [r7, #4]
 8003a1a:	e7b6      	b.n	800398a <_malloc_r+0x4a>
 8003a1c:	461a      	mov	r2, r3
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	42a3      	cmp	r3, r4
 8003a22:	d1fb      	bne.n	8003a1c <_malloc_r+0xdc>
 8003a24:	2300      	movs	r3, #0
 8003a26:	6053      	str	r3, [r2, #4]
 8003a28:	e7de      	b.n	80039e8 <_malloc_r+0xa8>
 8003a2a:	230c      	movs	r3, #12
 8003a2c:	6033      	str	r3, [r6, #0]
 8003a2e:	4630      	mov	r0, r6
 8003a30:	f000 f80c 	bl	8003a4c <__malloc_unlock>
 8003a34:	e794      	b.n	8003960 <_malloc_r+0x20>
 8003a36:	6005      	str	r5, [r0, #0]
 8003a38:	e7d6      	b.n	80039e8 <_malloc_r+0xa8>
 8003a3a:	bf00      	nop
 8003a3c:	200003b8 	.word	0x200003b8

08003a40 <__malloc_lock>:
 8003a40:	4801      	ldr	r0, [pc, #4]	@ (8003a48 <__malloc_lock+0x8>)
 8003a42:	f7ff bf0f 	b.w	8003864 <__retarget_lock_acquire_recursive>
 8003a46:	bf00      	nop
 8003a48:	200003b0 	.word	0x200003b0

08003a4c <__malloc_unlock>:
 8003a4c:	4801      	ldr	r0, [pc, #4]	@ (8003a54 <__malloc_unlock+0x8>)
 8003a4e:	f7ff bf0a 	b.w	8003866 <__retarget_lock_release_recursive>
 8003a52:	bf00      	nop
 8003a54:	200003b0 	.word	0x200003b0

08003a58 <__ssputs_r>:
 8003a58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a5c:	688e      	ldr	r6, [r1, #8]
 8003a5e:	461f      	mov	r7, r3
 8003a60:	42be      	cmp	r6, r7
 8003a62:	680b      	ldr	r3, [r1, #0]
 8003a64:	4682      	mov	sl, r0
 8003a66:	460c      	mov	r4, r1
 8003a68:	4690      	mov	r8, r2
 8003a6a:	d82d      	bhi.n	8003ac8 <__ssputs_r+0x70>
 8003a6c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003a70:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003a74:	d026      	beq.n	8003ac4 <__ssputs_r+0x6c>
 8003a76:	6965      	ldr	r5, [r4, #20]
 8003a78:	6909      	ldr	r1, [r1, #16]
 8003a7a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003a7e:	eba3 0901 	sub.w	r9, r3, r1
 8003a82:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003a86:	1c7b      	adds	r3, r7, #1
 8003a88:	444b      	add	r3, r9
 8003a8a:	106d      	asrs	r5, r5, #1
 8003a8c:	429d      	cmp	r5, r3
 8003a8e:	bf38      	it	cc
 8003a90:	461d      	movcc	r5, r3
 8003a92:	0553      	lsls	r3, r2, #21
 8003a94:	d527      	bpl.n	8003ae6 <__ssputs_r+0x8e>
 8003a96:	4629      	mov	r1, r5
 8003a98:	f7ff ff52 	bl	8003940 <_malloc_r>
 8003a9c:	4606      	mov	r6, r0
 8003a9e:	b360      	cbz	r0, 8003afa <__ssputs_r+0xa2>
 8003aa0:	6921      	ldr	r1, [r4, #16]
 8003aa2:	464a      	mov	r2, r9
 8003aa4:	f000 fae6 	bl	8004074 <memcpy>
 8003aa8:	89a3      	ldrh	r3, [r4, #12]
 8003aaa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003aae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ab2:	81a3      	strh	r3, [r4, #12]
 8003ab4:	6126      	str	r6, [r4, #16]
 8003ab6:	6165      	str	r5, [r4, #20]
 8003ab8:	444e      	add	r6, r9
 8003aba:	eba5 0509 	sub.w	r5, r5, r9
 8003abe:	6026      	str	r6, [r4, #0]
 8003ac0:	60a5      	str	r5, [r4, #8]
 8003ac2:	463e      	mov	r6, r7
 8003ac4:	42be      	cmp	r6, r7
 8003ac6:	d900      	bls.n	8003aca <__ssputs_r+0x72>
 8003ac8:	463e      	mov	r6, r7
 8003aca:	6820      	ldr	r0, [r4, #0]
 8003acc:	4632      	mov	r2, r6
 8003ace:	4641      	mov	r1, r8
 8003ad0:	f000 faa6 	bl	8004020 <memmove>
 8003ad4:	68a3      	ldr	r3, [r4, #8]
 8003ad6:	1b9b      	subs	r3, r3, r6
 8003ad8:	60a3      	str	r3, [r4, #8]
 8003ada:	6823      	ldr	r3, [r4, #0]
 8003adc:	4433      	add	r3, r6
 8003ade:	6023      	str	r3, [r4, #0]
 8003ae0:	2000      	movs	r0, #0
 8003ae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ae6:	462a      	mov	r2, r5
 8003ae8:	f000 fad2 	bl	8004090 <_realloc_r>
 8003aec:	4606      	mov	r6, r0
 8003aee:	2800      	cmp	r0, #0
 8003af0:	d1e0      	bne.n	8003ab4 <__ssputs_r+0x5c>
 8003af2:	6921      	ldr	r1, [r4, #16]
 8003af4:	4650      	mov	r0, sl
 8003af6:	f7ff feb7 	bl	8003868 <_free_r>
 8003afa:	230c      	movs	r3, #12
 8003afc:	f8ca 3000 	str.w	r3, [sl]
 8003b00:	89a3      	ldrh	r3, [r4, #12]
 8003b02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003b06:	81a3      	strh	r3, [r4, #12]
 8003b08:	f04f 30ff 	mov.w	r0, #4294967295
 8003b0c:	e7e9      	b.n	8003ae2 <__ssputs_r+0x8a>
	...

08003b10 <_svfiprintf_r>:
 8003b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b14:	4698      	mov	r8, r3
 8003b16:	898b      	ldrh	r3, [r1, #12]
 8003b18:	061b      	lsls	r3, r3, #24
 8003b1a:	b09d      	sub	sp, #116	@ 0x74
 8003b1c:	4607      	mov	r7, r0
 8003b1e:	460d      	mov	r5, r1
 8003b20:	4614      	mov	r4, r2
 8003b22:	d510      	bpl.n	8003b46 <_svfiprintf_r+0x36>
 8003b24:	690b      	ldr	r3, [r1, #16]
 8003b26:	b973      	cbnz	r3, 8003b46 <_svfiprintf_r+0x36>
 8003b28:	2140      	movs	r1, #64	@ 0x40
 8003b2a:	f7ff ff09 	bl	8003940 <_malloc_r>
 8003b2e:	6028      	str	r0, [r5, #0]
 8003b30:	6128      	str	r0, [r5, #16]
 8003b32:	b930      	cbnz	r0, 8003b42 <_svfiprintf_r+0x32>
 8003b34:	230c      	movs	r3, #12
 8003b36:	603b      	str	r3, [r7, #0]
 8003b38:	f04f 30ff 	mov.w	r0, #4294967295
 8003b3c:	b01d      	add	sp, #116	@ 0x74
 8003b3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b42:	2340      	movs	r3, #64	@ 0x40
 8003b44:	616b      	str	r3, [r5, #20]
 8003b46:	2300      	movs	r3, #0
 8003b48:	9309      	str	r3, [sp, #36]	@ 0x24
 8003b4a:	2320      	movs	r3, #32
 8003b4c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003b50:	f8cd 800c 	str.w	r8, [sp, #12]
 8003b54:	2330      	movs	r3, #48	@ 0x30
 8003b56:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003cf4 <_svfiprintf_r+0x1e4>
 8003b5a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003b5e:	f04f 0901 	mov.w	r9, #1
 8003b62:	4623      	mov	r3, r4
 8003b64:	469a      	mov	sl, r3
 8003b66:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003b6a:	b10a      	cbz	r2, 8003b70 <_svfiprintf_r+0x60>
 8003b6c:	2a25      	cmp	r2, #37	@ 0x25
 8003b6e:	d1f9      	bne.n	8003b64 <_svfiprintf_r+0x54>
 8003b70:	ebba 0b04 	subs.w	fp, sl, r4
 8003b74:	d00b      	beq.n	8003b8e <_svfiprintf_r+0x7e>
 8003b76:	465b      	mov	r3, fp
 8003b78:	4622      	mov	r2, r4
 8003b7a:	4629      	mov	r1, r5
 8003b7c:	4638      	mov	r0, r7
 8003b7e:	f7ff ff6b 	bl	8003a58 <__ssputs_r>
 8003b82:	3001      	adds	r0, #1
 8003b84:	f000 80a7 	beq.w	8003cd6 <_svfiprintf_r+0x1c6>
 8003b88:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003b8a:	445a      	add	r2, fp
 8003b8c:	9209      	str	r2, [sp, #36]	@ 0x24
 8003b8e:	f89a 3000 	ldrb.w	r3, [sl]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	f000 809f 	beq.w	8003cd6 <_svfiprintf_r+0x1c6>
 8003b98:	2300      	movs	r3, #0
 8003b9a:	f04f 32ff 	mov.w	r2, #4294967295
 8003b9e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003ba2:	f10a 0a01 	add.w	sl, sl, #1
 8003ba6:	9304      	str	r3, [sp, #16]
 8003ba8:	9307      	str	r3, [sp, #28]
 8003baa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003bae:	931a      	str	r3, [sp, #104]	@ 0x68
 8003bb0:	4654      	mov	r4, sl
 8003bb2:	2205      	movs	r2, #5
 8003bb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003bb8:	484e      	ldr	r0, [pc, #312]	@ (8003cf4 <_svfiprintf_r+0x1e4>)
 8003bba:	f7fc fb31 	bl	8000220 <memchr>
 8003bbe:	9a04      	ldr	r2, [sp, #16]
 8003bc0:	b9d8      	cbnz	r0, 8003bfa <_svfiprintf_r+0xea>
 8003bc2:	06d0      	lsls	r0, r2, #27
 8003bc4:	bf44      	itt	mi
 8003bc6:	2320      	movmi	r3, #32
 8003bc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003bcc:	0711      	lsls	r1, r2, #28
 8003bce:	bf44      	itt	mi
 8003bd0:	232b      	movmi	r3, #43	@ 0x2b
 8003bd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003bd6:	f89a 3000 	ldrb.w	r3, [sl]
 8003bda:	2b2a      	cmp	r3, #42	@ 0x2a
 8003bdc:	d015      	beq.n	8003c0a <_svfiprintf_r+0xfa>
 8003bde:	9a07      	ldr	r2, [sp, #28]
 8003be0:	4654      	mov	r4, sl
 8003be2:	2000      	movs	r0, #0
 8003be4:	f04f 0c0a 	mov.w	ip, #10
 8003be8:	4621      	mov	r1, r4
 8003bea:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003bee:	3b30      	subs	r3, #48	@ 0x30
 8003bf0:	2b09      	cmp	r3, #9
 8003bf2:	d94b      	bls.n	8003c8c <_svfiprintf_r+0x17c>
 8003bf4:	b1b0      	cbz	r0, 8003c24 <_svfiprintf_r+0x114>
 8003bf6:	9207      	str	r2, [sp, #28]
 8003bf8:	e014      	b.n	8003c24 <_svfiprintf_r+0x114>
 8003bfa:	eba0 0308 	sub.w	r3, r0, r8
 8003bfe:	fa09 f303 	lsl.w	r3, r9, r3
 8003c02:	4313      	orrs	r3, r2
 8003c04:	9304      	str	r3, [sp, #16]
 8003c06:	46a2      	mov	sl, r4
 8003c08:	e7d2      	b.n	8003bb0 <_svfiprintf_r+0xa0>
 8003c0a:	9b03      	ldr	r3, [sp, #12]
 8003c0c:	1d19      	adds	r1, r3, #4
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	9103      	str	r1, [sp, #12]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	bfbb      	ittet	lt
 8003c16:	425b      	neglt	r3, r3
 8003c18:	f042 0202 	orrlt.w	r2, r2, #2
 8003c1c:	9307      	strge	r3, [sp, #28]
 8003c1e:	9307      	strlt	r3, [sp, #28]
 8003c20:	bfb8      	it	lt
 8003c22:	9204      	strlt	r2, [sp, #16]
 8003c24:	7823      	ldrb	r3, [r4, #0]
 8003c26:	2b2e      	cmp	r3, #46	@ 0x2e
 8003c28:	d10a      	bne.n	8003c40 <_svfiprintf_r+0x130>
 8003c2a:	7863      	ldrb	r3, [r4, #1]
 8003c2c:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c2e:	d132      	bne.n	8003c96 <_svfiprintf_r+0x186>
 8003c30:	9b03      	ldr	r3, [sp, #12]
 8003c32:	1d1a      	adds	r2, r3, #4
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	9203      	str	r2, [sp, #12]
 8003c38:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003c3c:	3402      	adds	r4, #2
 8003c3e:	9305      	str	r3, [sp, #20]
 8003c40:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003d04 <_svfiprintf_r+0x1f4>
 8003c44:	7821      	ldrb	r1, [r4, #0]
 8003c46:	2203      	movs	r2, #3
 8003c48:	4650      	mov	r0, sl
 8003c4a:	f7fc fae9 	bl	8000220 <memchr>
 8003c4e:	b138      	cbz	r0, 8003c60 <_svfiprintf_r+0x150>
 8003c50:	9b04      	ldr	r3, [sp, #16]
 8003c52:	eba0 000a 	sub.w	r0, r0, sl
 8003c56:	2240      	movs	r2, #64	@ 0x40
 8003c58:	4082      	lsls	r2, r0
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	3401      	adds	r4, #1
 8003c5e:	9304      	str	r3, [sp, #16]
 8003c60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c64:	4824      	ldr	r0, [pc, #144]	@ (8003cf8 <_svfiprintf_r+0x1e8>)
 8003c66:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003c6a:	2206      	movs	r2, #6
 8003c6c:	f7fc fad8 	bl	8000220 <memchr>
 8003c70:	2800      	cmp	r0, #0
 8003c72:	d036      	beq.n	8003ce2 <_svfiprintf_r+0x1d2>
 8003c74:	4b21      	ldr	r3, [pc, #132]	@ (8003cfc <_svfiprintf_r+0x1ec>)
 8003c76:	bb1b      	cbnz	r3, 8003cc0 <_svfiprintf_r+0x1b0>
 8003c78:	9b03      	ldr	r3, [sp, #12]
 8003c7a:	3307      	adds	r3, #7
 8003c7c:	f023 0307 	bic.w	r3, r3, #7
 8003c80:	3308      	adds	r3, #8
 8003c82:	9303      	str	r3, [sp, #12]
 8003c84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c86:	4433      	add	r3, r6
 8003c88:	9309      	str	r3, [sp, #36]	@ 0x24
 8003c8a:	e76a      	b.n	8003b62 <_svfiprintf_r+0x52>
 8003c8c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003c90:	460c      	mov	r4, r1
 8003c92:	2001      	movs	r0, #1
 8003c94:	e7a8      	b.n	8003be8 <_svfiprintf_r+0xd8>
 8003c96:	2300      	movs	r3, #0
 8003c98:	3401      	adds	r4, #1
 8003c9a:	9305      	str	r3, [sp, #20]
 8003c9c:	4619      	mov	r1, r3
 8003c9e:	f04f 0c0a 	mov.w	ip, #10
 8003ca2:	4620      	mov	r0, r4
 8003ca4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003ca8:	3a30      	subs	r2, #48	@ 0x30
 8003caa:	2a09      	cmp	r2, #9
 8003cac:	d903      	bls.n	8003cb6 <_svfiprintf_r+0x1a6>
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d0c6      	beq.n	8003c40 <_svfiprintf_r+0x130>
 8003cb2:	9105      	str	r1, [sp, #20]
 8003cb4:	e7c4      	b.n	8003c40 <_svfiprintf_r+0x130>
 8003cb6:	fb0c 2101 	mla	r1, ip, r1, r2
 8003cba:	4604      	mov	r4, r0
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	e7f0      	b.n	8003ca2 <_svfiprintf_r+0x192>
 8003cc0:	ab03      	add	r3, sp, #12
 8003cc2:	9300      	str	r3, [sp, #0]
 8003cc4:	462a      	mov	r2, r5
 8003cc6:	4b0e      	ldr	r3, [pc, #56]	@ (8003d00 <_svfiprintf_r+0x1f0>)
 8003cc8:	a904      	add	r1, sp, #16
 8003cca:	4638      	mov	r0, r7
 8003ccc:	f3af 8000 	nop.w
 8003cd0:	1c42      	adds	r2, r0, #1
 8003cd2:	4606      	mov	r6, r0
 8003cd4:	d1d6      	bne.n	8003c84 <_svfiprintf_r+0x174>
 8003cd6:	89ab      	ldrh	r3, [r5, #12]
 8003cd8:	065b      	lsls	r3, r3, #25
 8003cda:	f53f af2d 	bmi.w	8003b38 <_svfiprintf_r+0x28>
 8003cde:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003ce0:	e72c      	b.n	8003b3c <_svfiprintf_r+0x2c>
 8003ce2:	ab03      	add	r3, sp, #12
 8003ce4:	9300      	str	r3, [sp, #0]
 8003ce6:	462a      	mov	r2, r5
 8003ce8:	4b05      	ldr	r3, [pc, #20]	@ (8003d00 <_svfiprintf_r+0x1f0>)
 8003cea:	a904      	add	r1, sp, #16
 8003cec:	4638      	mov	r0, r7
 8003cee:	f000 f879 	bl	8003de4 <_printf_i>
 8003cf2:	e7ed      	b.n	8003cd0 <_svfiprintf_r+0x1c0>
 8003cf4:	08018638 	.word	0x08018638
 8003cf8:	08018642 	.word	0x08018642
 8003cfc:	00000000 	.word	0x00000000
 8003d00:	08003a59 	.word	0x08003a59
 8003d04:	0801863e 	.word	0x0801863e

08003d08 <_printf_common>:
 8003d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d0c:	4616      	mov	r6, r2
 8003d0e:	4698      	mov	r8, r3
 8003d10:	688a      	ldr	r2, [r1, #8]
 8003d12:	690b      	ldr	r3, [r1, #16]
 8003d14:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	bfb8      	it	lt
 8003d1c:	4613      	movlt	r3, r2
 8003d1e:	6033      	str	r3, [r6, #0]
 8003d20:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003d24:	4607      	mov	r7, r0
 8003d26:	460c      	mov	r4, r1
 8003d28:	b10a      	cbz	r2, 8003d2e <_printf_common+0x26>
 8003d2a:	3301      	adds	r3, #1
 8003d2c:	6033      	str	r3, [r6, #0]
 8003d2e:	6823      	ldr	r3, [r4, #0]
 8003d30:	0699      	lsls	r1, r3, #26
 8003d32:	bf42      	ittt	mi
 8003d34:	6833      	ldrmi	r3, [r6, #0]
 8003d36:	3302      	addmi	r3, #2
 8003d38:	6033      	strmi	r3, [r6, #0]
 8003d3a:	6825      	ldr	r5, [r4, #0]
 8003d3c:	f015 0506 	ands.w	r5, r5, #6
 8003d40:	d106      	bne.n	8003d50 <_printf_common+0x48>
 8003d42:	f104 0a19 	add.w	sl, r4, #25
 8003d46:	68e3      	ldr	r3, [r4, #12]
 8003d48:	6832      	ldr	r2, [r6, #0]
 8003d4a:	1a9b      	subs	r3, r3, r2
 8003d4c:	42ab      	cmp	r3, r5
 8003d4e:	dc26      	bgt.n	8003d9e <_printf_common+0x96>
 8003d50:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003d54:	6822      	ldr	r2, [r4, #0]
 8003d56:	3b00      	subs	r3, #0
 8003d58:	bf18      	it	ne
 8003d5a:	2301      	movne	r3, #1
 8003d5c:	0692      	lsls	r2, r2, #26
 8003d5e:	d42b      	bmi.n	8003db8 <_printf_common+0xb0>
 8003d60:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003d64:	4641      	mov	r1, r8
 8003d66:	4638      	mov	r0, r7
 8003d68:	47c8      	blx	r9
 8003d6a:	3001      	adds	r0, #1
 8003d6c:	d01e      	beq.n	8003dac <_printf_common+0xa4>
 8003d6e:	6823      	ldr	r3, [r4, #0]
 8003d70:	6922      	ldr	r2, [r4, #16]
 8003d72:	f003 0306 	and.w	r3, r3, #6
 8003d76:	2b04      	cmp	r3, #4
 8003d78:	bf02      	ittt	eq
 8003d7a:	68e5      	ldreq	r5, [r4, #12]
 8003d7c:	6833      	ldreq	r3, [r6, #0]
 8003d7e:	1aed      	subeq	r5, r5, r3
 8003d80:	68a3      	ldr	r3, [r4, #8]
 8003d82:	bf0c      	ite	eq
 8003d84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d88:	2500      	movne	r5, #0
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	bfc4      	itt	gt
 8003d8e:	1a9b      	subgt	r3, r3, r2
 8003d90:	18ed      	addgt	r5, r5, r3
 8003d92:	2600      	movs	r6, #0
 8003d94:	341a      	adds	r4, #26
 8003d96:	42b5      	cmp	r5, r6
 8003d98:	d11a      	bne.n	8003dd0 <_printf_common+0xc8>
 8003d9a:	2000      	movs	r0, #0
 8003d9c:	e008      	b.n	8003db0 <_printf_common+0xa8>
 8003d9e:	2301      	movs	r3, #1
 8003da0:	4652      	mov	r2, sl
 8003da2:	4641      	mov	r1, r8
 8003da4:	4638      	mov	r0, r7
 8003da6:	47c8      	blx	r9
 8003da8:	3001      	adds	r0, #1
 8003daa:	d103      	bne.n	8003db4 <_printf_common+0xac>
 8003dac:	f04f 30ff 	mov.w	r0, #4294967295
 8003db0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003db4:	3501      	adds	r5, #1
 8003db6:	e7c6      	b.n	8003d46 <_printf_common+0x3e>
 8003db8:	18e1      	adds	r1, r4, r3
 8003dba:	1c5a      	adds	r2, r3, #1
 8003dbc:	2030      	movs	r0, #48	@ 0x30
 8003dbe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003dc2:	4422      	add	r2, r4
 8003dc4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003dc8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003dcc:	3302      	adds	r3, #2
 8003dce:	e7c7      	b.n	8003d60 <_printf_common+0x58>
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	4622      	mov	r2, r4
 8003dd4:	4641      	mov	r1, r8
 8003dd6:	4638      	mov	r0, r7
 8003dd8:	47c8      	blx	r9
 8003dda:	3001      	adds	r0, #1
 8003ddc:	d0e6      	beq.n	8003dac <_printf_common+0xa4>
 8003dde:	3601      	adds	r6, #1
 8003de0:	e7d9      	b.n	8003d96 <_printf_common+0x8e>
	...

08003de4 <_printf_i>:
 8003de4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003de8:	7e0f      	ldrb	r7, [r1, #24]
 8003dea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003dec:	2f78      	cmp	r7, #120	@ 0x78
 8003dee:	4691      	mov	r9, r2
 8003df0:	4680      	mov	r8, r0
 8003df2:	460c      	mov	r4, r1
 8003df4:	469a      	mov	sl, r3
 8003df6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003dfa:	d807      	bhi.n	8003e0c <_printf_i+0x28>
 8003dfc:	2f62      	cmp	r7, #98	@ 0x62
 8003dfe:	d80a      	bhi.n	8003e16 <_printf_i+0x32>
 8003e00:	2f00      	cmp	r7, #0
 8003e02:	f000 80d1 	beq.w	8003fa8 <_printf_i+0x1c4>
 8003e06:	2f58      	cmp	r7, #88	@ 0x58
 8003e08:	f000 80b8 	beq.w	8003f7c <_printf_i+0x198>
 8003e0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003e10:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003e14:	e03a      	b.n	8003e8c <_printf_i+0xa8>
 8003e16:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003e1a:	2b15      	cmp	r3, #21
 8003e1c:	d8f6      	bhi.n	8003e0c <_printf_i+0x28>
 8003e1e:	a101      	add	r1, pc, #4	@ (adr r1, 8003e24 <_printf_i+0x40>)
 8003e20:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003e24:	08003e7d 	.word	0x08003e7d
 8003e28:	08003e91 	.word	0x08003e91
 8003e2c:	08003e0d 	.word	0x08003e0d
 8003e30:	08003e0d 	.word	0x08003e0d
 8003e34:	08003e0d 	.word	0x08003e0d
 8003e38:	08003e0d 	.word	0x08003e0d
 8003e3c:	08003e91 	.word	0x08003e91
 8003e40:	08003e0d 	.word	0x08003e0d
 8003e44:	08003e0d 	.word	0x08003e0d
 8003e48:	08003e0d 	.word	0x08003e0d
 8003e4c:	08003e0d 	.word	0x08003e0d
 8003e50:	08003f8f 	.word	0x08003f8f
 8003e54:	08003ebb 	.word	0x08003ebb
 8003e58:	08003f49 	.word	0x08003f49
 8003e5c:	08003e0d 	.word	0x08003e0d
 8003e60:	08003e0d 	.word	0x08003e0d
 8003e64:	08003fb1 	.word	0x08003fb1
 8003e68:	08003e0d 	.word	0x08003e0d
 8003e6c:	08003ebb 	.word	0x08003ebb
 8003e70:	08003e0d 	.word	0x08003e0d
 8003e74:	08003e0d 	.word	0x08003e0d
 8003e78:	08003f51 	.word	0x08003f51
 8003e7c:	6833      	ldr	r3, [r6, #0]
 8003e7e:	1d1a      	adds	r2, r3, #4
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	6032      	str	r2, [r6, #0]
 8003e84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003e88:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e09c      	b.n	8003fca <_printf_i+0x1e6>
 8003e90:	6833      	ldr	r3, [r6, #0]
 8003e92:	6820      	ldr	r0, [r4, #0]
 8003e94:	1d19      	adds	r1, r3, #4
 8003e96:	6031      	str	r1, [r6, #0]
 8003e98:	0606      	lsls	r6, r0, #24
 8003e9a:	d501      	bpl.n	8003ea0 <_printf_i+0xbc>
 8003e9c:	681d      	ldr	r5, [r3, #0]
 8003e9e:	e003      	b.n	8003ea8 <_printf_i+0xc4>
 8003ea0:	0645      	lsls	r5, r0, #25
 8003ea2:	d5fb      	bpl.n	8003e9c <_printf_i+0xb8>
 8003ea4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003ea8:	2d00      	cmp	r5, #0
 8003eaa:	da03      	bge.n	8003eb4 <_printf_i+0xd0>
 8003eac:	232d      	movs	r3, #45	@ 0x2d
 8003eae:	426d      	negs	r5, r5
 8003eb0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003eb4:	4858      	ldr	r0, [pc, #352]	@ (8004018 <_printf_i+0x234>)
 8003eb6:	230a      	movs	r3, #10
 8003eb8:	e011      	b.n	8003ede <_printf_i+0xfa>
 8003eba:	6821      	ldr	r1, [r4, #0]
 8003ebc:	6833      	ldr	r3, [r6, #0]
 8003ebe:	0608      	lsls	r0, r1, #24
 8003ec0:	f853 5b04 	ldr.w	r5, [r3], #4
 8003ec4:	d402      	bmi.n	8003ecc <_printf_i+0xe8>
 8003ec6:	0649      	lsls	r1, r1, #25
 8003ec8:	bf48      	it	mi
 8003eca:	b2ad      	uxthmi	r5, r5
 8003ecc:	2f6f      	cmp	r7, #111	@ 0x6f
 8003ece:	4852      	ldr	r0, [pc, #328]	@ (8004018 <_printf_i+0x234>)
 8003ed0:	6033      	str	r3, [r6, #0]
 8003ed2:	bf14      	ite	ne
 8003ed4:	230a      	movne	r3, #10
 8003ed6:	2308      	moveq	r3, #8
 8003ed8:	2100      	movs	r1, #0
 8003eda:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003ede:	6866      	ldr	r6, [r4, #4]
 8003ee0:	60a6      	str	r6, [r4, #8]
 8003ee2:	2e00      	cmp	r6, #0
 8003ee4:	db05      	blt.n	8003ef2 <_printf_i+0x10e>
 8003ee6:	6821      	ldr	r1, [r4, #0]
 8003ee8:	432e      	orrs	r6, r5
 8003eea:	f021 0104 	bic.w	r1, r1, #4
 8003eee:	6021      	str	r1, [r4, #0]
 8003ef0:	d04b      	beq.n	8003f8a <_printf_i+0x1a6>
 8003ef2:	4616      	mov	r6, r2
 8003ef4:	fbb5 f1f3 	udiv	r1, r5, r3
 8003ef8:	fb03 5711 	mls	r7, r3, r1, r5
 8003efc:	5dc7      	ldrb	r7, [r0, r7]
 8003efe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003f02:	462f      	mov	r7, r5
 8003f04:	42bb      	cmp	r3, r7
 8003f06:	460d      	mov	r5, r1
 8003f08:	d9f4      	bls.n	8003ef4 <_printf_i+0x110>
 8003f0a:	2b08      	cmp	r3, #8
 8003f0c:	d10b      	bne.n	8003f26 <_printf_i+0x142>
 8003f0e:	6823      	ldr	r3, [r4, #0]
 8003f10:	07df      	lsls	r7, r3, #31
 8003f12:	d508      	bpl.n	8003f26 <_printf_i+0x142>
 8003f14:	6923      	ldr	r3, [r4, #16]
 8003f16:	6861      	ldr	r1, [r4, #4]
 8003f18:	4299      	cmp	r1, r3
 8003f1a:	bfde      	ittt	le
 8003f1c:	2330      	movle	r3, #48	@ 0x30
 8003f1e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003f22:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003f26:	1b92      	subs	r2, r2, r6
 8003f28:	6122      	str	r2, [r4, #16]
 8003f2a:	f8cd a000 	str.w	sl, [sp]
 8003f2e:	464b      	mov	r3, r9
 8003f30:	aa03      	add	r2, sp, #12
 8003f32:	4621      	mov	r1, r4
 8003f34:	4640      	mov	r0, r8
 8003f36:	f7ff fee7 	bl	8003d08 <_printf_common>
 8003f3a:	3001      	adds	r0, #1
 8003f3c:	d14a      	bne.n	8003fd4 <_printf_i+0x1f0>
 8003f3e:	f04f 30ff 	mov.w	r0, #4294967295
 8003f42:	b004      	add	sp, #16
 8003f44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f48:	6823      	ldr	r3, [r4, #0]
 8003f4a:	f043 0320 	orr.w	r3, r3, #32
 8003f4e:	6023      	str	r3, [r4, #0]
 8003f50:	4832      	ldr	r0, [pc, #200]	@ (800401c <_printf_i+0x238>)
 8003f52:	2778      	movs	r7, #120	@ 0x78
 8003f54:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003f58:	6823      	ldr	r3, [r4, #0]
 8003f5a:	6831      	ldr	r1, [r6, #0]
 8003f5c:	061f      	lsls	r7, r3, #24
 8003f5e:	f851 5b04 	ldr.w	r5, [r1], #4
 8003f62:	d402      	bmi.n	8003f6a <_printf_i+0x186>
 8003f64:	065f      	lsls	r7, r3, #25
 8003f66:	bf48      	it	mi
 8003f68:	b2ad      	uxthmi	r5, r5
 8003f6a:	6031      	str	r1, [r6, #0]
 8003f6c:	07d9      	lsls	r1, r3, #31
 8003f6e:	bf44      	itt	mi
 8003f70:	f043 0320 	orrmi.w	r3, r3, #32
 8003f74:	6023      	strmi	r3, [r4, #0]
 8003f76:	b11d      	cbz	r5, 8003f80 <_printf_i+0x19c>
 8003f78:	2310      	movs	r3, #16
 8003f7a:	e7ad      	b.n	8003ed8 <_printf_i+0xf4>
 8003f7c:	4826      	ldr	r0, [pc, #152]	@ (8004018 <_printf_i+0x234>)
 8003f7e:	e7e9      	b.n	8003f54 <_printf_i+0x170>
 8003f80:	6823      	ldr	r3, [r4, #0]
 8003f82:	f023 0320 	bic.w	r3, r3, #32
 8003f86:	6023      	str	r3, [r4, #0]
 8003f88:	e7f6      	b.n	8003f78 <_printf_i+0x194>
 8003f8a:	4616      	mov	r6, r2
 8003f8c:	e7bd      	b.n	8003f0a <_printf_i+0x126>
 8003f8e:	6833      	ldr	r3, [r6, #0]
 8003f90:	6825      	ldr	r5, [r4, #0]
 8003f92:	6961      	ldr	r1, [r4, #20]
 8003f94:	1d18      	adds	r0, r3, #4
 8003f96:	6030      	str	r0, [r6, #0]
 8003f98:	062e      	lsls	r6, r5, #24
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	d501      	bpl.n	8003fa2 <_printf_i+0x1be>
 8003f9e:	6019      	str	r1, [r3, #0]
 8003fa0:	e002      	b.n	8003fa8 <_printf_i+0x1c4>
 8003fa2:	0668      	lsls	r0, r5, #25
 8003fa4:	d5fb      	bpl.n	8003f9e <_printf_i+0x1ba>
 8003fa6:	8019      	strh	r1, [r3, #0]
 8003fa8:	2300      	movs	r3, #0
 8003faa:	6123      	str	r3, [r4, #16]
 8003fac:	4616      	mov	r6, r2
 8003fae:	e7bc      	b.n	8003f2a <_printf_i+0x146>
 8003fb0:	6833      	ldr	r3, [r6, #0]
 8003fb2:	1d1a      	adds	r2, r3, #4
 8003fb4:	6032      	str	r2, [r6, #0]
 8003fb6:	681e      	ldr	r6, [r3, #0]
 8003fb8:	6862      	ldr	r2, [r4, #4]
 8003fba:	2100      	movs	r1, #0
 8003fbc:	4630      	mov	r0, r6
 8003fbe:	f7fc f92f 	bl	8000220 <memchr>
 8003fc2:	b108      	cbz	r0, 8003fc8 <_printf_i+0x1e4>
 8003fc4:	1b80      	subs	r0, r0, r6
 8003fc6:	6060      	str	r0, [r4, #4]
 8003fc8:	6863      	ldr	r3, [r4, #4]
 8003fca:	6123      	str	r3, [r4, #16]
 8003fcc:	2300      	movs	r3, #0
 8003fce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003fd2:	e7aa      	b.n	8003f2a <_printf_i+0x146>
 8003fd4:	6923      	ldr	r3, [r4, #16]
 8003fd6:	4632      	mov	r2, r6
 8003fd8:	4649      	mov	r1, r9
 8003fda:	4640      	mov	r0, r8
 8003fdc:	47d0      	blx	sl
 8003fde:	3001      	adds	r0, #1
 8003fe0:	d0ad      	beq.n	8003f3e <_printf_i+0x15a>
 8003fe2:	6823      	ldr	r3, [r4, #0]
 8003fe4:	079b      	lsls	r3, r3, #30
 8003fe6:	d413      	bmi.n	8004010 <_printf_i+0x22c>
 8003fe8:	68e0      	ldr	r0, [r4, #12]
 8003fea:	9b03      	ldr	r3, [sp, #12]
 8003fec:	4298      	cmp	r0, r3
 8003fee:	bfb8      	it	lt
 8003ff0:	4618      	movlt	r0, r3
 8003ff2:	e7a6      	b.n	8003f42 <_printf_i+0x15e>
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	4632      	mov	r2, r6
 8003ff8:	4649      	mov	r1, r9
 8003ffa:	4640      	mov	r0, r8
 8003ffc:	47d0      	blx	sl
 8003ffe:	3001      	adds	r0, #1
 8004000:	d09d      	beq.n	8003f3e <_printf_i+0x15a>
 8004002:	3501      	adds	r5, #1
 8004004:	68e3      	ldr	r3, [r4, #12]
 8004006:	9903      	ldr	r1, [sp, #12]
 8004008:	1a5b      	subs	r3, r3, r1
 800400a:	42ab      	cmp	r3, r5
 800400c:	dcf2      	bgt.n	8003ff4 <_printf_i+0x210>
 800400e:	e7eb      	b.n	8003fe8 <_printf_i+0x204>
 8004010:	2500      	movs	r5, #0
 8004012:	f104 0619 	add.w	r6, r4, #25
 8004016:	e7f5      	b.n	8004004 <_printf_i+0x220>
 8004018:	08018649 	.word	0x08018649
 800401c:	0801865a 	.word	0x0801865a

08004020 <memmove>:
 8004020:	4288      	cmp	r0, r1
 8004022:	b510      	push	{r4, lr}
 8004024:	eb01 0402 	add.w	r4, r1, r2
 8004028:	d902      	bls.n	8004030 <memmove+0x10>
 800402a:	4284      	cmp	r4, r0
 800402c:	4623      	mov	r3, r4
 800402e:	d807      	bhi.n	8004040 <memmove+0x20>
 8004030:	1e43      	subs	r3, r0, #1
 8004032:	42a1      	cmp	r1, r4
 8004034:	d008      	beq.n	8004048 <memmove+0x28>
 8004036:	f811 2b01 	ldrb.w	r2, [r1], #1
 800403a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800403e:	e7f8      	b.n	8004032 <memmove+0x12>
 8004040:	4402      	add	r2, r0
 8004042:	4601      	mov	r1, r0
 8004044:	428a      	cmp	r2, r1
 8004046:	d100      	bne.n	800404a <memmove+0x2a>
 8004048:	bd10      	pop	{r4, pc}
 800404a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800404e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004052:	e7f7      	b.n	8004044 <memmove+0x24>

08004054 <_sbrk_r>:
 8004054:	b538      	push	{r3, r4, r5, lr}
 8004056:	4d06      	ldr	r5, [pc, #24]	@ (8004070 <_sbrk_r+0x1c>)
 8004058:	2300      	movs	r3, #0
 800405a:	4604      	mov	r4, r0
 800405c:	4608      	mov	r0, r1
 800405e:	602b      	str	r3, [r5, #0]
 8004060:	f7fc fff8 	bl	8001054 <_sbrk>
 8004064:	1c43      	adds	r3, r0, #1
 8004066:	d102      	bne.n	800406e <_sbrk_r+0x1a>
 8004068:	682b      	ldr	r3, [r5, #0]
 800406a:	b103      	cbz	r3, 800406e <_sbrk_r+0x1a>
 800406c:	6023      	str	r3, [r4, #0]
 800406e:	bd38      	pop	{r3, r4, r5, pc}
 8004070:	200003ac 	.word	0x200003ac

08004074 <memcpy>:
 8004074:	440a      	add	r2, r1
 8004076:	4291      	cmp	r1, r2
 8004078:	f100 33ff 	add.w	r3, r0, #4294967295
 800407c:	d100      	bne.n	8004080 <memcpy+0xc>
 800407e:	4770      	bx	lr
 8004080:	b510      	push	{r4, lr}
 8004082:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004086:	f803 4f01 	strb.w	r4, [r3, #1]!
 800408a:	4291      	cmp	r1, r2
 800408c:	d1f9      	bne.n	8004082 <memcpy+0xe>
 800408e:	bd10      	pop	{r4, pc}

08004090 <_realloc_r>:
 8004090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004094:	4607      	mov	r7, r0
 8004096:	4614      	mov	r4, r2
 8004098:	460d      	mov	r5, r1
 800409a:	b921      	cbnz	r1, 80040a6 <_realloc_r+0x16>
 800409c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80040a0:	4611      	mov	r1, r2
 80040a2:	f7ff bc4d 	b.w	8003940 <_malloc_r>
 80040a6:	b92a      	cbnz	r2, 80040b4 <_realloc_r+0x24>
 80040a8:	f7ff fbde 	bl	8003868 <_free_r>
 80040ac:	4625      	mov	r5, r4
 80040ae:	4628      	mov	r0, r5
 80040b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80040b4:	f000 f81a 	bl	80040ec <_malloc_usable_size_r>
 80040b8:	4284      	cmp	r4, r0
 80040ba:	4606      	mov	r6, r0
 80040bc:	d802      	bhi.n	80040c4 <_realloc_r+0x34>
 80040be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80040c2:	d8f4      	bhi.n	80040ae <_realloc_r+0x1e>
 80040c4:	4621      	mov	r1, r4
 80040c6:	4638      	mov	r0, r7
 80040c8:	f7ff fc3a 	bl	8003940 <_malloc_r>
 80040cc:	4680      	mov	r8, r0
 80040ce:	b908      	cbnz	r0, 80040d4 <_realloc_r+0x44>
 80040d0:	4645      	mov	r5, r8
 80040d2:	e7ec      	b.n	80040ae <_realloc_r+0x1e>
 80040d4:	42b4      	cmp	r4, r6
 80040d6:	4622      	mov	r2, r4
 80040d8:	4629      	mov	r1, r5
 80040da:	bf28      	it	cs
 80040dc:	4632      	movcs	r2, r6
 80040de:	f7ff ffc9 	bl	8004074 <memcpy>
 80040e2:	4629      	mov	r1, r5
 80040e4:	4638      	mov	r0, r7
 80040e6:	f7ff fbbf 	bl	8003868 <_free_r>
 80040ea:	e7f1      	b.n	80040d0 <_realloc_r+0x40>

080040ec <_malloc_usable_size_r>:
 80040ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80040f0:	1f18      	subs	r0, r3, #4
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	bfbc      	itt	lt
 80040f6:	580b      	ldrlt	r3, [r1, r0]
 80040f8:	18c0      	addlt	r0, r0, r3
 80040fa:	4770      	bx	lr

080040fc <_init>:
 80040fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040fe:	bf00      	nop
 8004100:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004102:	bc08      	pop	{r3}
 8004104:	469e      	mov	lr, r3
 8004106:	4770      	bx	lr

08004108 <_fini>:
 8004108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800410a:	bf00      	nop
 800410c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800410e:	bc08      	pop	{r3}
 8004110:	469e      	mov	lr, r3
 8004112:	4770      	bx	lr
