Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Jan 18 15:55:04 2024
| Host         : DESKTOP-DBLLDSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Single_Cycle_RISCV32I_timing_summary_routed.rpt -pb Single_Cycle_RISCV32I_timing_summary_routed.pb -rpx Single_Cycle_RISCV32I_timing_summary_routed.rpx -warn_on_violation
| Design       : Single_Cycle_RISCV32I
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        
TIMING-20  Warning           Non-clocked latch            88          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7405)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16107)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7405)
---------------------------
 There are 6805 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/Divider/valid_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ALU/Multiplier/valid_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Control_Unit/ImmSrc_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Control_Unit/ImmSrc_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Control_Unit/ImmSrc_reg[2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: Decode_Stage/Alu_Control_id_reg_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Decode_Stage/Alu_Control_id_reg_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Decode_Stage/Alu_Control_id_reg_reg[2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Decode_Stage/Alu_Control_id_reg_reg[3]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: Decode_Stage/Alu_Control_id_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Fetch_Stage/instruction_if_id_reg_reg[12]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Fetch_Stage/instruction_if_id_reg_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Fetch_Stage/instruction_if_id_reg_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Fetch_Stage/instruction_if_id_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Fetch_Stage/instruction_if_id_reg_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Fetch_Stage/instruction_if_id_reg_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Fetch_Stage/instruction_if_id_reg_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Fetch_Stage/instruction_if_id_reg_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Fetch_Stage/instruction_if_id_reg_reg[29]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Fetch_Stage/instruction_if_id_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Fetch_Stage/instruction_if_id_reg_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Fetch_Stage/instruction_if_id_reg_reg[31]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Fetch_Stage/instruction_if_id_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Fetch_Stage/instruction_if_id_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Fetch_Stage/instruction_if_id_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Fetch_Stage/instruction_if_id_reg_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16107)
----------------------------------------------------
 There are 16107 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                16108          inf        0.000                      0                16108           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         16108 Endpoints
Min Delay         16108 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Execute_Stage/alu_result_ex_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Data_Memory/data_memory_reg[27][16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.089ns  (logic 1.975ns (6.155%)  route 30.114ns (93.845%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE                         0.000     0.000 r  Execute_Stage/alu_result_ex_reg_reg[0]/C
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Execute_Stage/alu_result_ex_reg_reg[0]/Q
                         net (fo=1298, routed)       18.488    19.006    Data_Memory/alu_result_ex_mem_wire[0]
    SLICE_X9Y22          LUT6 (Prop_lut6_I4_O)        0.124    19.130 r  Data_Memory/rd_mem_reg[16]_i_59/O
                         net (fo=1, routed)           0.000    19.130    Data_Memory/rd_mem_reg[16]_i_59_n_2
    SLICE_X9Y22          MUXF7 (Prop_muxf7_I1_O)      0.245    19.375 r  Data_Memory/rd_mem_reg_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    19.375    Data_Memory/rd_mem_reg_reg[16]_i_32_n_2
    SLICE_X9Y22          MUXF8 (Prop_muxf8_I0_O)      0.104    19.479 r  Data_Memory/rd_mem_reg_reg[16]_i_15/O
                         net (fo=1, routed)           1.105    20.584    Data_Memory/rd_mem_reg_reg[16]_i_15_n_2
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.316    20.900 r  Data_Memory/rd_mem_reg[16]_i_6/O
                         net (fo=1, routed)           0.000    20.900    Data_Memory/rd_mem_reg[16]_i_6_n_2
    SLICE_X19Y26         MUXF7 (Prop_muxf7_I1_O)      0.217    21.117 r  Data_Memory/rd_mem_reg_reg[16]_i_2/O
                         net (fo=1, routed)           1.618    22.735    Data_Memory/rd_mem_reg_reg[16]_i_2_n_2
    SLICE_X30Y52         LUT6 (Prop_lut6_I0_O)        0.299    23.034 r  Data_Memory/rd_mem_reg[16]_i_1/O
                         net (fo=2, routed)           1.291    24.325    Execute_Stage/data_memory_reg[8][31][13]
    SLICE_X41Y56         LUT3 (Prop_lut3_I0_O)        0.152    24.477 r  Execute_Stage/data_memory[0][16]_i_1/O
                         net (fo=151, routed)         7.612    32.089    Data_Memory/D[16]
    SLICE_X17Y20         FDSE                                         r  Data_Memory/data_memory_reg[27][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_Stage/alu_result_ex_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Data_Memory/data_memory_reg[26][16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.814ns  (logic 1.975ns (6.208%)  route 29.839ns (93.792%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE                         0.000     0.000 r  Execute_Stage/alu_result_ex_reg_reg[0]/C
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Execute_Stage/alu_result_ex_reg_reg[0]/Q
                         net (fo=1298, routed)       18.488    19.006    Data_Memory/alu_result_ex_mem_wire[0]
    SLICE_X9Y22          LUT6 (Prop_lut6_I4_O)        0.124    19.130 r  Data_Memory/rd_mem_reg[16]_i_59/O
                         net (fo=1, routed)           0.000    19.130    Data_Memory/rd_mem_reg[16]_i_59_n_2
    SLICE_X9Y22          MUXF7 (Prop_muxf7_I1_O)      0.245    19.375 r  Data_Memory/rd_mem_reg_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    19.375    Data_Memory/rd_mem_reg_reg[16]_i_32_n_2
    SLICE_X9Y22          MUXF8 (Prop_muxf8_I0_O)      0.104    19.479 r  Data_Memory/rd_mem_reg_reg[16]_i_15/O
                         net (fo=1, routed)           1.105    20.584    Data_Memory/rd_mem_reg_reg[16]_i_15_n_2
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.316    20.900 r  Data_Memory/rd_mem_reg[16]_i_6/O
                         net (fo=1, routed)           0.000    20.900    Data_Memory/rd_mem_reg[16]_i_6_n_2
    SLICE_X19Y26         MUXF7 (Prop_muxf7_I1_O)      0.217    21.117 r  Data_Memory/rd_mem_reg_reg[16]_i_2/O
                         net (fo=1, routed)           1.618    22.735    Data_Memory/rd_mem_reg_reg[16]_i_2_n_2
    SLICE_X30Y52         LUT6 (Prop_lut6_I0_O)        0.299    23.034 r  Data_Memory/rd_mem_reg[16]_i_1/O
                         net (fo=2, routed)           1.291    24.325    Execute_Stage/data_memory_reg[8][31][13]
    SLICE_X41Y56         LUT3 (Prop_lut3_I0_O)        0.152    24.477 r  Execute_Stage/data_memory[0][16]_i_1/O
                         net (fo=151, routed)         7.337    31.814    Data_Memory/D[16]
    SLICE_X19Y20         FDSE                                         r  Data_Memory/data_memory_reg[26][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_Stage/alu_result_ex_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Data_Memory/data_memory_reg[25][16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.753ns  (logic 1.975ns (6.220%)  route 29.778ns (93.780%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE                         0.000     0.000 r  Execute_Stage/alu_result_ex_reg_reg[0]/C
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Execute_Stage/alu_result_ex_reg_reg[0]/Q
                         net (fo=1298, routed)       18.488    19.006    Data_Memory/alu_result_ex_mem_wire[0]
    SLICE_X9Y22          LUT6 (Prop_lut6_I4_O)        0.124    19.130 r  Data_Memory/rd_mem_reg[16]_i_59/O
                         net (fo=1, routed)           0.000    19.130    Data_Memory/rd_mem_reg[16]_i_59_n_2
    SLICE_X9Y22          MUXF7 (Prop_muxf7_I1_O)      0.245    19.375 r  Data_Memory/rd_mem_reg_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    19.375    Data_Memory/rd_mem_reg_reg[16]_i_32_n_2
    SLICE_X9Y22          MUXF8 (Prop_muxf8_I0_O)      0.104    19.479 r  Data_Memory/rd_mem_reg_reg[16]_i_15/O
                         net (fo=1, routed)           1.105    20.584    Data_Memory/rd_mem_reg_reg[16]_i_15_n_2
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.316    20.900 r  Data_Memory/rd_mem_reg[16]_i_6/O
                         net (fo=1, routed)           0.000    20.900    Data_Memory/rd_mem_reg[16]_i_6_n_2
    SLICE_X19Y26         MUXF7 (Prop_muxf7_I1_O)      0.217    21.117 r  Data_Memory/rd_mem_reg_reg[16]_i_2/O
                         net (fo=1, routed)           1.618    22.735    Data_Memory/rd_mem_reg_reg[16]_i_2_n_2
    SLICE_X30Y52         LUT6 (Prop_lut6_I0_O)        0.299    23.034 r  Data_Memory/rd_mem_reg[16]_i_1/O
                         net (fo=2, routed)           1.291    24.325    Execute_Stage/data_memory_reg[8][31][13]
    SLICE_X41Y56         LUT3 (Prop_lut3_I0_O)        0.152    24.477 r  Execute_Stage/data_memory[0][16]_i_1/O
                         net (fo=151, routed)         7.277    31.753    Data_Memory/D[16]
    SLICE_X30Y24         FDSE                                         r  Data_Memory/data_memory_reg[25][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_Stage/alu_result_ex_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Data_Memory/data_memory_reg[74][16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.701ns  (logic 1.975ns (6.230%)  route 29.726ns (93.770%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE                         0.000     0.000 r  Execute_Stage/alu_result_ex_reg_reg[0]/C
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Execute_Stage/alu_result_ex_reg_reg[0]/Q
                         net (fo=1298, routed)       18.488    19.006    Data_Memory/alu_result_ex_mem_wire[0]
    SLICE_X9Y22          LUT6 (Prop_lut6_I4_O)        0.124    19.130 r  Data_Memory/rd_mem_reg[16]_i_59/O
                         net (fo=1, routed)           0.000    19.130    Data_Memory/rd_mem_reg[16]_i_59_n_2
    SLICE_X9Y22          MUXF7 (Prop_muxf7_I1_O)      0.245    19.375 r  Data_Memory/rd_mem_reg_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    19.375    Data_Memory/rd_mem_reg_reg[16]_i_32_n_2
    SLICE_X9Y22          MUXF8 (Prop_muxf8_I0_O)      0.104    19.479 r  Data_Memory/rd_mem_reg_reg[16]_i_15/O
                         net (fo=1, routed)           1.105    20.584    Data_Memory/rd_mem_reg_reg[16]_i_15_n_2
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.316    20.900 r  Data_Memory/rd_mem_reg[16]_i_6/O
                         net (fo=1, routed)           0.000    20.900    Data_Memory/rd_mem_reg[16]_i_6_n_2
    SLICE_X19Y26         MUXF7 (Prop_muxf7_I1_O)      0.217    21.117 r  Data_Memory/rd_mem_reg_reg[16]_i_2/O
                         net (fo=1, routed)           1.618    22.735    Data_Memory/rd_mem_reg_reg[16]_i_2_n_2
    SLICE_X30Y52         LUT6 (Prop_lut6_I0_O)        0.299    23.034 r  Data_Memory/rd_mem_reg[16]_i_1/O
                         net (fo=2, routed)           1.291    24.325    Execute_Stage/data_memory_reg[8][31][13]
    SLICE_X41Y56         LUT3 (Prop_lut3_I0_O)        0.152    24.477 r  Execute_Stage/data_memory[0][16]_i_1/O
                         net (fo=151, routed)         7.224    31.701    Data_Memory/D[16]
    SLICE_X20Y18         FDRE                                         r  Data_Memory/data_memory_reg[74][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_Stage/alu_result_ex_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Data_Memory/data_memory_reg[73][16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.695ns  (logic 1.975ns (6.231%)  route 29.720ns (93.769%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE                         0.000     0.000 r  Execute_Stage/alu_result_ex_reg_reg[0]/C
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Execute_Stage/alu_result_ex_reg_reg[0]/Q
                         net (fo=1298, routed)       18.488    19.006    Data_Memory/alu_result_ex_mem_wire[0]
    SLICE_X9Y22          LUT6 (Prop_lut6_I4_O)        0.124    19.130 r  Data_Memory/rd_mem_reg[16]_i_59/O
                         net (fo=1, routed)           0.000    19.130    Data_Memory/rd_mem_reg[16]_i_59_n_2
    SLICE_X9Y22          MUXF7 (Prop_muxf7_I1_O)      0.245    19.375 r  Data_Memory/rd_mem_reg_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    19.375    Data_Memory/rd_mem_reg_reg[16]_i_32_n_2
    SLICE_X9Y22          MUXF8 (Prop_muxf8_I0_O)      0.104    19.479 r  Data_Memory/rd_mem_reg_reg[16]_i_15/O
                         net (fo=1, routed)           1.105    20.584    Data_Memory/rd_mem_reg_reg[16]_i_15_n_2
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.316    20.900 r  Data_Memory/rd_mem_reg[16]_i_6/O
                         net (fo=1, routed)           0.000    20.900    Data_Memory/rd_mem_reg[16]_i_6_n_2
    SLICE_X19Y26         MUXF7 (Prop_muxf7_I1_O)      0.217    21.117 r  Data_Memory/rd_mem_reg_reg[16]_i_2/O
                         net (fo=1, routed)           1.618    22.735    Data_Memory/rd_mem_reg_reg[16]_i_2_n_2
    SLICE_X30Y52         LUT6 (Prop_lut6_I0_O)        0.299    23.034 r  Data_Memory/rd_mem_reg[16]_i_1/O
                         net (fo=2, routed)           1.291    24.325    Execute_Stage/data_memory_reg[8][31][13]
    SLICE_X41Y56         LUT3 (Prop_lut3_I0_O)        0.152    24.477 r  Execute_Stage/data_memory[0][16]_i_1/O
                         net (fo=151, routed)         7.218    31.695    Data_Memory/D[16]
    SLICE_X21Y18         FDRE                                         r  Data_Memory/data_memory_reg[73][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_Stage/alu_result_ex_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Data_Memory/data_memory_reg[66][16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.694ns  (logic 1.975ns (6.231%)  route 29.719ns (93.769%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE                         0.000     0.000 r  Execute_Stage/alu_result_ex_reg_reg[0]/C
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Execute_Stage/alu_result_ex_reg_reg[0]/Q
                         net (fo=1298, routed)       18.488    19.006    Data_Memory/alu_result_ex_mem_wire[0]
    SLICE_X9Y22          LUT6 (Prop_lut6_I4_O)        0.124    19.130 r  Data_Memory/rd_mem_reg[16]_i_59/O
                         net (fo=1, routed)           0.000    19.130    Data_Memory/rd_mem_reg[16]_i_59_n_2
    SLICE_X9Y22          MUXF7 (Prop_muxf7_I1_O)      0.245    19.375 r  Data_Memory/rd_mem_reg_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    19.375    Data_Memory/rd_mem_reg_reg[16]_i_32_n_2
    SLICE_X9Y22          MUXF8 (Prop_muxf8_I0_O)      0.104    19.479 r  Data_Memory/rd_mem_reg_reg[16]_i_15/O
                         net (fo=1, routed)           1.105    20.584    Data_Memory/rd_mem_reg_reg[16]_i_15_n_2
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.316    20.900 r  Data_Memory/rd_mem_reg[16]_i_6/O
                         net (fo=1, routed)           0.000    20.900    Data_Memory/rd_mem_reg[16]_i_6_n_2
    SLICE_X19Y26         MUXF7 (Prop_muxf7_I1_O)      0.217    21.117 r  Data_Memory/rd_mem_reg_reg[16]_i_2/O
                         net (fo=1, routed)           1.618    22.735    Data_Memory/rd_mem_reg_reg[16]_i_2_n_2
    SLICE_X30Y52         LUT6 (Prop_lut6_I0_O)        0.299    23.034 r  Data_Memory/rd_mem_reg[16]_i_1/O
                         net (fo=2, routed)           1.291    24.325    Execute_Stage/data_memory_reg[8][31][13]
    SLICE_X41Y56         LUT3 (Prop_lut3_I0_O)        0.152    24.477 r  Execute_Stage/data_memory[0][16]_i_1/O
                         net (fo=151, routed)         7.218    31.694    Data_Memory/D[16]
    SLICE_X22Y18         FDRE                                         r  Data_Memory/data_memory_reg[66][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_Stage/alu_result_ex_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Data_Memory/data_memory_reg[78][16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.689ns  (logic 1.975ns (6.233%)  route 29.714ns (93.767%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE                         0.000     0.000 r  Execute_Stage/alu_result_ex_reg_reg[0]/C
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Execute_Stage/alu_result_ex_reg_reg[0]/Q
                         net (fo=1298, routed)       18.488    19.006    Data_Memory/alu_result_ex_mem_wire[0]
    SLICE_X9Y22          LUT6 (Prop_lut6_I4_O)        0.124    19.130 r  Data_Memory/rd_mem_reg[16]_i_59/O
                         net (fo=1, routed)           0.000    19.130    Data_Memory/rd_mem_reg[16]_i_59_n_2
    SLICE_X9Y22          MUXF7 (Prop_muxf7_I1_O)      0.245    19.375 r  Data_Memory/rd_mem_reg_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    19.375    Data_Memory/rd_mem_reg_reg[16]_i_32_n_2
    SLICE_X9Y22          MUXF8 (Prop_muxf8_I0_O)      0.104    19.479 r  Data_Memory/rd_mem_reg_reg[16]_i_15/O
                         net (fo=1, routed)           1.105    20.584    Data_Memory/rd_mem_reg_reg[16]_i_15_n_2
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.316    20.900 r  Data_Memory/rd_mem_reg[16]_i_6/O
                         net (fo=1, routed)           0.000    20.900    Data_Memory/rd_mem_reg[16]_i_6_n_2
    SLICE_X19Y26         MUXF7 (Prop_muxf7_I1_O)      0.217    21.117 r  Data_Memory/rd_mem_reg_reg[16]_i_2/O
                         net (fo=1, routed)           1.618    22.735    Data_Memory/rd_mem_reg_reg[16]_i_2_n_2
    SLICE_X30Y52         LUT6 (Prop_lut6_I0_O)        0.299    23.034 r  Data_Memory/rd_mem_reg[16]_i_1/O
                         net (fo=2, routed)           1.291    24.325    Execute_Stage/data_memory_reg[8][31][13]
    SLICE_X41Y56         LUT3 (Prop_lut3_I0_O)        0.152    24.477 r  Execute_Stage/data_memory[0][16]_i_1/O
                         net (fo=151, routed)         7.212    31.689    Data_Memory/D[16]
    SLICE_X23Y18         FDRE                                         r  Data_Memory/data_memory_reg[78][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_Stage/alu_result_ex_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Data_Memory/data_memory_reg[16][16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.655ns  (logic 1.975ns (6.239%)  route 29.680ns (93.761%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE                         0.000     0.000 r  Execute_Stage/alu_result_ex_reg_reg[0]/C
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Execute_Stage/alu_result_ex_reg_reg[0]/Q
                         net (fo=1298, routed)       18.488    19.006    Data_Memory/alu_result_ex_mem_wire[0]
    SLICE_X9Y22          LUT6 (Prop_lut6_I4_O)        0.124    19.130 r  Data_Memory/rd_mem_reg[16]_i_59/O
                         net (fo=1, routed)           0.000    19.130    Data_Memory/rd_mem_reg[16]_i_59_n_2
    SLICE_X9Y22          MUXF7 (Prop_muxf7_I1_O)      0.245    19.375 r  Data_Memory/rd_mem_reg_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    19.375    Data_Memory/rd_mem_reg_reg[16]_i_32_n_2
    SLICE_X9Y22          MUXF8 (Prop_muxf8_I0_O)      0.104    19.479 r  Data_Memory/rd_mem_reg_reg[16]_i_15/O
                         net (fo=1, routed)           1.105    20.584    Data_Memory/rd_mem_reg_reg[16]_i_15_n_2
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.316    20.900 r  Data_Memory/rd_mem_reg[16]_i_6/O
                         net (fo=1, routed)           0.000    20.900    Data_Memory/rd_mem_reg[16]_i_6_n_2
    SLICE_X19Y26         MUXF7 (Prop_muxf7_I1_O)      0.217    21.117 r  Data_Memory/rd_mem_reg_reg[16]_i_2/O
                         net (fo=1, routed)           1.618    22.735    Data_Memory/rd_mem_reg_reg[16]_i_2_n_2
    SLICE_X30Y52         LUT6 (Prop_lut6_I0_O)        0.299    23.034 r  Data_Memory/rd_mem_reg[16]_i_1/O
                         net (fo=2, routed)           1.291    24.325    Execute_Stage/data_memory_reg[8][31][13]
    SLICE_X41Y56         LUT3 (Prop_lut3_I0_O)        0.152    24.477 r  Execute_Stage/data_memory[0][16]_i_1/O
                         net (fo=151, routed)         7.178    31.655    Data_Memory/D[16]
    SLICE_X20Y20         FDRE                                         r  Data_Memory/data_memory_reg[16][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_Stage/alu_result_ex_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Data_Memory/data_memory_reg[68][16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.552ns  (logic 1.975ns (6.260%)  route 29.577ns (93.740%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE                         0.000     0.000 r  Execute_Stage/alu_result_ex_reg_reg[0]/C
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Execute_Stage/alu_result_ex_reg_reg[0]/Q
                         net (fo=1298, routed)       18.488    19.006    Data_Memory/alu_result_ex_mem_wire[0]
    SLICE_X9Y22          LUT6 (Prop_lut6_I4_O)        0.124    19.130 r  Data_Memory/rd_mem_reg[16]_i_59/O
                         net (fo=1, routed)           0.000    19.130    Data_Memory/rd_mem_reg[16]_i_59_n_2
    SLICE_X9Y22          MUXF7 (Prop_muxf7_I1_O)      0.245    19.375 r  Data_Memory/rd_mem_reg_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    19.375    Data_Memory/rd_mem_reg_reg[16]_i_32_n_2
    SLICE_X9Y22          MUXF8 (Prop_muxf8_I0_O)      0.104    19.479 r  Data_Memory/rd_mem_reg_reg[16]_i_15/O
                         net (fo=1, routed)           1.105    20.584    Data_Memory/rd_mem_reg_reg[16]_i_15_n_2
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.316    20.900 r  Data_Memory/rd_mem_reg[16]_i_6/O
                         net (fo=1, routed)           0.000    20.900    Data_Memory/rd_mem_reg[16]_i_6_n_2
    SLICE_X19Y26         MUXF7 (Prop_muxf7_I1_O)      0.217    21.117 r  Data_Memory/rd_mem_reg_reg[16]_i_2/O
                         net (fo=1, routed)           1.618    22.735    Data_Memory/rd_mem_reg_reg[16]_i_2_n_2
    SLICE_X30Y52         LUT6 (Prop_lut6_I0_O)        0.299    23.034 r  Data_Memory/rd_mem_reg[16]_i_1/O
                         net (fo=2, routed)           1.291    24.325    Execute_Stage/data_memory_reg[8][31][13]
    SLICE_X41Y56         LUT3 (Prop_lut3_I0_O)        0.152    24.477 r  Execute_Stage/data_memory[0][16]_i_1/O
                         net (fo=151, routed)         7.075    31.552    Data_Memory/D[16]
    SLICE_X24Y19         FDRE                                         r  Data_Memory/data_memory_reg[68][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_Stage/alu_result_ex_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Data_Memory/data_memory_reg[64][16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.546ns  (logic 1.975ns (6.261%)  route 29.571ns (93.739%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE                         0.000     0.000 r  Execute_Stage/alu_result_ex_reg_reg[0]/C
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Execute_Stage/alu_result_ex_reg_reg[0]/Q
                         net (fo=1298, routed)       18.488    19.006    Data_Memory/alu_result_ex_mem_wire[0]
    SLICE_X9Y22          LUT6 (Prop_lut6_I4_O)        0.124    19.130 r  Data_Memory/rd_mem_reg[16]_i_59/O
                         net (fo=1, routed)           0.000    19.130    Data_Memory/rd_mem_reg[16]_i_59_n_2
    SLICE_X9Y22          MUXF7 (Prop_muxf7_I1_O)      0.245    19.375 r  Data_Memory/rd_mem_reg_reg[16]_i_32/O
                         net (fo=1, routed)           0.000    19.375    Data_Memory/rd_mem_reg_reg[16]_i_32_n_2
    SLICE_X9Y22          MUXF8 (Prop_muxf8_I0_O)      0.104    19.479 r  Data_Memory/rd_mem_reg_reg[16]_i_15/O
                         net (fo=1, routed)           1.105    20.584    Data_Memory/rd_mem_reg_reg[16]_i_15_n_2
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.316    20.900 r  Data_Memory/rd_mem_reg[16]_i_6/O
                         net (fo=1, routed)           0.000    20.900    Data_Memory/rd_mem_reg[16]_i_6_n_2
    SLICE_X19Y26         MUXF7 (Prop_muxf7_I1_O)      0.217    21.117 r  Data_Memory/rd_mem_reg_reg[16]_i_2/O
                         net (fo=1, routed)           1.618    22.735    Data_Memory/rd_mem_reg_reg[16]_i_2_n_2
    SLICE_X30Y52         LUT6 (Prop_lut6_I0_O)        0.299    23.034 r  Data_Memory/rd_mem_reg[16]_i_1/O
                         net (fo=2, routed)           1.291    24.325    Execute_Stage/data_memory_reg[8][31][13]
    SLICE_X41Y56         LUT3 (Prop_lut3_I0_O)        0.152    24.477 r  Execute_Stage/data_memory[0][16]_i_1/O
                         net (fo=151, routed)         7.069    31.546    Data_Memory/D[16]
    SLICE_X22Y19         FDRE                                         r  Data_Memory/data_memory_reg[64][16]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Fetch_Stage/pc_if_id_reg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Decode_Stage/pc_id_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE                         0.000     0.000 r  Fetch_Stage/pc_if_id_reg_reg[15]/C
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Fetch_Stage/pc_if_id_reg_reg[15]/Q
                         net (fo=1, routed)           0.059     0.187    Decode_Stage/pc_if_id_reg[15]
    SLICE_X52Y69         FDRE                                         r  Decode_Stage/pc_id_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_Stage/immediate_extended_ex_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Memory_Access_Stage/immediate_extended_mem_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE                         0.000     0.000 r  Execute_Stage/immediate_extended_ex_reg_reg[6]/C
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Execute_Stage/immediate_extended_ex_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     0.197    Memory_Access_Stage/immediate_extended_ex_reg[6]
    SLICE_X53Y63         FDRE                                         r  Memory_Access_Stage/immediate_extended_mem_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_Stage/pc_plus_4_ex_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Memory_Access_Stage/pc_plus_4_mem_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDRE                         0.000     0.000 r  Execute_Stage/pc_plus_4_ex_reg_reg[3]/C
    SLICE_X52Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Execute_Stage/pc_plus_4_ex_reg_reg[3]/Q
                         net (fo=1, routed)           0.058     0.199    Memory_Access_Stage/pc_plus_4_ex_reg[3]
    SLICE_X52Y61         FDRE                                         r  Memory_Access_Stage/pc_plus_4_mem_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fetch_Stage/pc_plus_4_if_id_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Decode_Stage/pc_plus_4_id_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE                         0.000     0.000 r  Fetch_Stage/pc_plus_4_if_id_reg_reg[2]/C
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Fetch_Stage/pc_plus_4_if_id_reg_reg[2]/Q
                         net (fo=1, routed)           0.058     0.199    Decode_Stage/pc_plus_4_id_reg_reg[31]_1[1]
    SLICE_X52Y67         FDRE                                         r  Decode_Stage/pc_plus_4_id_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_Stage/immediate_extended_ex_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Memory_Access_Stage/immediate_extended_mem_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDRE                         0.000     0.000 r  Execute_Stage/immediate_extended_ex_reg_reg[3]/C
    SLICE_X52Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Execute_Stage/immediate_extended_ex_reg_reg[3]/Q
                         net (fo=1, routed)           0.065     0.206    Memory_Access_Stage/immediate_extended_ex_reg[3]
    SLICE_X52Y61         FDRE                                         r  Memory_Access_Stage/immediate_extended_mem_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_Stage/alu_result_ex_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Memory_Access_Stage/alu_result_mem_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE                         0.000     0.000 r  Execute_Stage/alu_result_ex_reg_reg[6]/C
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Execute_Stage/alu_result_ex_reg_reg[6]/Q
                         net (fo=67, routed)          0.069     0.210    Memory_Access_Stage/alu_result_ex_mem_wire[6]
    SLICE_X53Y63         FDRE                                         r  Memory_Access_Stage/alu_result_mem_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fetch_Stage/pc_if_id_reg_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Decode_Stage/pc_id_reg_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.230ns  (logic 0.128ns (55.758%)  route 0.102ns (44.242%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDRE                         0.000     0.000 r  Fetch_Stage/pc_if_id_reg_reg[28]/C
    SLICE_X53Y74         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Fetch_Stage/pc_if_id_reg_reg[28]/Q
                         net (fo=1, routed)           0.102     0.230    Decode_Stage/pc_if_id_reg[28]
    SLICE_X54Y74         FDRE                                         r  Decode_Stage/pc_id_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fetch_Stage/pc_if_id_reg_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Decode_Stage/pc_id_reg_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.128ns (55.430%)  route 0.103ns (44.570%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDRE                         0.000     0.000 r  Fetch_Stage/pc_if_id_reg_reg[27]/C
    SLICE_X53Y74         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Fetch_Stage/pc_if_id_reg_reg[27]/Q
                         net (fo=1, routed)           0.103     0.231    Decode_Stage/pc_if_id_reg[27]
    SLICE_X54Y74         FDRE                                         r  Decode_Stage/pc_id_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fetch_Stage/pc_if_id_reg_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Decode_Stage/pc_id_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.394%)  route 0.116ns (47.606%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE                         0.000     0.000 r  Fetch_Stage/pc_if_id_reg_reg[13]/C
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Fetch_Stage/pc_if_id_reg_reg[13]/Q
                         net (fo=1, routed)           0.116     0.244    Decode_Stage/pc_if_id_reg[13]
    SLICE_X52Y70         FDRE                                         r  Decode_Stage/pc_id_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fetch_Stage/pc_if_id_reg_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Decode_Stage/pc_id_reg_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.387%)  route 0.116ns (47.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE                         0.000     0.000 r  Fetch_Stage/pc_if_id_reg_reg[18]/C
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Fetch_Stage/pc_if_id_reg_reg[18]/Q
                         net (fo=1, routed)           0.116     0.244    Decode_Stage/pc_if_id_reg[18]
    SLICE_X52Y70         FDRE                                         r  Decode_Stage/pc_id_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------





