# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"Controller_tb_func_synth.v" \
"../../../../../labs5-8.srcs/sources_1/new/Controller.v" \
"../../../../../labs5-8.srcs/sim_1/new/Controller_tb.v" \

# Do not sort compile order
nosort
