{
  "design": {
    "design_info": {
      "boundary_crc": "0x18ADBC8BA00410C1",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1",
      "name": "bd_labProject_part1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "ClkDomainCrossing": {
        "CDC_ADC": "",
        "CDC_DAC": "",
        "CLK_GEN": "",
        "twosComplement": {
          "util_vector_logic_0": "",
          "xlconstant_0": ""
        }
      },
      "TriggerLogic": {
        "crossLevelTrigger": "",
        "delayShiftReg": "",
        "oneShotTimer": "",
        "pulsePositiveEdge": "",
        "ringBuffer": "",
        "timerAlwaysOn": "",
        "util_vector_logic_0": ""
      },
      "comblock_0": "",
      "processing_system7_0": "",
      "ps7_0_axi_periph": {
        "s00_couplers": {
          "auto_pc": ""
        }
      },
      "rst_ps7_0_50M": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      }
    },
    "ports": {
      "adc_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/ClkDomainCrossing/CLK_GEN_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "adc_data": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "dac_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/ClkDomainCrossing/CLK_GEN_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "134.0",
            "value_src": "ip_prop"
          }
        }
      },
      "dac_data": {
        "type": "data",
        "direction": "O",
        "left": "13",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "ClkDomainCrossing": {
        "ports": {
          "adc_clk": {
            "direction": "O"
          },
          "adc_data": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "adc_data_cdc": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "clk_dpp": {
            "direction": "O"
          },
          "clk_ps7": {
            "type": "clk",
            "direction": "I"
          },
          "dac_clk": {
            "direction": "O"
          },
          "dac_data_cdc": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        },
        "components": {
          "CDC_ADC": {
            "vlnv": "IAEA:user:CDCC:1.0",
            "xci_name": "bd_labProject_part1_CDC_ADC_0",
            "xci_path": "ip/bd_labProject_part1_CDC_ADC_0/bd_labProject_part1_CDC_ADC_0.xci",
            "inst_hier_path": "ClkDomainCrossing/CDC_ADC"
          },
          "CDC_DAC": {
            "vlnv": "IAEA:user:CDCC:1.0",
            "xci_name": "bd_labProject_part1_CDC_DAC_0",
            "xci_path": "ip/bd_labProject_part1_CDC_DAC_0/bd_labProject_part1_CDC_DAC_0.xci",
            "inst_hier_path": "ClkDomainCrossing/CDC_DAC"
          },
          "CLK_GEN": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "bd_labProject_part1_CLK_GEN_0",
            "xci_path": "ip/bd_labProject_part1_CLK_GEN_0/bd_labProject_part1_CLK_GEN_0.xci",
            "inst_hier_path": "ClkDomainCrossing/CLK_GEN",
            "parameters": {
              "CLKOUT1_JITTER": {
                "value": "169.678"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "158.301"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "50"
              },
              "CLKOUT1_REQUESTED_PHASE": {
                "value": "94"
              },
              "CLKOUT2_JITTER": {
                "value": "169.678"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "158.301"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "50"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLKOUT3_JITTER": {
                "value": "169.678"
              },
              "CLKOUT3_PHASE_ERROR": {
                "value": "158.301"
              },
              "CLKOUT3_REQUESTED_OUT_FREQ": {
                "value": "50"
              },
              "CLKOUT3_REQUESTED_PHASE": {
                "value": "134"
              },
              "CLKOUT3_USED": {
                "value": "true"
              },
              "CLK_OUT1_PORT": {
                "value": "clk_dpp"
              },
              "CLK_OUT2_PORT": {
                "value": "clk_adc"
              },
              "CLK_OUT3_PORT": {
                "value": "clk_dac"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "23.000"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "23.000"
              },
              "MMCM_CLKOUT0_PHASE": {
                "value": "93.913"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "23"
              },
              "MMCM_CLKOUT2_DIVIDE": {
                "value": "23"
              },
              "MMCM_CLKOUT2_PHASE": {
                "value": "133.043"
              },
              "NUM_OUT_CLKS": {
                "value": "3"
              },
              "RESET_PORT": {
                "value": "resetn"
              },
              "RESET_TYPE": {
                "value": "ACTIVE_LOW"
              },
              "USE_FREQ_SYNTH": {
                "value": "true"
              },
              "USE_LOCKED": {
                "value": "false"
              }
            }
          },
          "twosComplement": {
            "ports": {
              "Op1": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "adc_data_cdc": {
                "direction": "O",
                "left": "13",
                "right": "0"
              }
            },
            "components": {
              "util_vector_logic_0": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "bd_labProject_part1_util_vector_logic_0_0",
                "xci_path": "ip/bd_labProject_part1_util_vector_logic_0_0/bd_labProject_part1_util_vector_logic_0_0.xci",
                "inst_hier_path": "ClkDomainCrossing/twosComplement/util_vector_logic_0",
                "parameters": {
                  "C_OPERATION": {
                    "value": "xor"
                  },
                  "C_SIZE": {
                    "value": "14"
                  }
                }
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bd_labProject_part1_xlconstant_0_0",
                "xci_path": "ip/bd_labProject_part1_xlconstant_0_0/bd_labProject_part1_xlconstant_0_0.xci",
                "inst_hier_path": "ClkDomainCrossing/twosComplement/xlconstant_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "8192"
                  },
                  "CONST_WIDTH": {
                    "value": "14"
                  }
                }
              }
            },
            "nets": {
              "CDCC_0_data_out": {
                "ports": [
                  "util_vector_logic_0/Res",
                  "adc_data_cdc"
                ]
              },
              "CDC_ADC_data_out": {
                "ports": [
                  "Op1",
                  "util_vector_logic_0/Op1"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "xlconstant_0/dout",
                  "util_vector_logic_0/Op2"
                ]
              }
            }
          }
        },
        "nets": {
          "CDCC_0_data_out": {
            "ports": [
              "twosComplement/adc_data_cdc",
              "adc_data_cdc",
              "CDC_DAC/data_in"
            ]
          },
          "CDCC_1_data_out": {
            "ports": [
              "CDC_DAC/data_out",
              "dac_data_cdc"
            ]
          },
          "CDC_ADC_data_out": {
            "ports": [
              "CDC_ADC/data_out",
              "twosComplement/Op1"
            ]
          },
          "clk_wiz_0_clk_adc": {
            "ports": [
              "CLK_GEN/clk_adc",
              "adc_clk",
              "CDC_ADC/clk_src"
            ]
          },
          "clk_wiz_0_clk_dac": {
            "ports": [
              "CLK_GEN/clk_dac",
              "dac_clk",
              "CDC_DAC/clk_dst"
            ]
          },
          "clk_wiz_0_clk_dpp": {
            "ports": [
              "CLK_GEN/clk_dpp",
              "clk_dpp",
              "CDC_ADC/clk_dst",
              "CDC_DAC/clk_src"
            ]
          },
          "data_in_0_1": {
            "ports": [
              "adc_data",
              "CDC_ADC/data_in"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "clk_ps7",
              "CLK_GEN/clk_in1"
            ]
          },
          "rst_ps7_0_50M_peripheral_aresetn": {
            "ports": [
              "aresetn",
              "CLK_GEN/resetn"
            ]
          }
        }
      },
      "TriggerLogic": {
        "ports": {
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "cb_fifo_afull_o": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "clk_dpp": {
            "type": "clk",
            "direction": "I"
          },
          "data_in_adc": {
            "type": "data",
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "data_out": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "data_valid_out": {
            "direction": "O"
          },
          "pulse_len": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "samples_before_trigger": {
            "type": "data",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "threshold_level": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "crossLevelTrigger": {
            "vlnv": "xilinx.com:module_ref:crossLevelTriggerBlock:1.0",
            "xci_name": "bd_labProject_part1_crossLevelTrigger_0",
            "xci_path": "ip/bd_labProject_part1_crossLevelTrigger_0/bd_labProject_part1_crossLevelTrigger_0.xci",
            "inst_hier_path": "TriggerLogic/crossLevelTrigger",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "crossLevelTriggerBlock",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "aresetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "50000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "94.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/ClkDomainCrossing/CLK_GEN_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "dIn": {
                "direction": "I",
                "left": "13",
                "right": "0",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "threshold": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "edgeSel": {
                "direction": "I"
              },
              "trigger": {
                "direction": "O"
              }
            }
          },
          "delayShiftReg": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "bd_labProject_part1_delayShiftReg_0",
            "xci_path": "ip/bd_labProject_part1_delayShiftReg_0/bd_labProject_part1_delayShiftReg_0.xci",
            "inst_hier_path": "TriggerLogic/delayShiftReg",
            "parameters": {
              "CE": {
                "value": "false"
              },
              "DefaultDataRadix": {
                "value": "16"
              },
              "Depth": {
                "value": "1024"
              },
              "OptGoal": {
                "value": "Resources"
              },
              "RegLastBit": {
                "value": "true"
              },
              "ShiftRegType": {
                "value": "Variable_Length_Lossless"
              },
              "Width": {
                "value": "14"
              }
            }
          },
          "oneShotTimer": {
            "vlnv": "xilinx.com:module_ref:oneShotTimer:1.0",
            "xci_name": "bd_labProject_part1_oneShotTimer_0",
            "xci_path": "ip/bd_labProject_part1_oneShotTimer_0/bd_labProject_part1_oneShotTimer_0.xci",
            "inst_hier_path": "TriggerLogic/oneShotTimer",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "oneShotTimer",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "aresetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "50000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "94.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/ClkDomainCrossing/CLK_GEN_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "ce": {
                "direction": "I"
              },
              "trig_in": {
                "direction": "I"
              },
              "pulse_len": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "trig_out": {
                "direction": "O"
              }
            }
          },
          "pulsePositiveEdge": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bd_labProject_part1_pulsePositiveEdge_0",
            "xci_path": "ip/bd_labProject_part1_pulsePositiveEdge_0/bd_labProject_part1_pulsePositiveEdge_0.xci",
            "inst_hier_path": "TriggerLogic/pulsePositiveEdge",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "ringBuffer": {
            "vlnv": "xilinx.com:module_ref:ring_buffer:1.0",
            "xci_name": "bd_labProject_part1_ringBuffer_0",
            "xci_path": "ip/bd_labProject_part1_ringBuffer_0/bd_labProject_part1_ringBuffer_0.xci",
            "inst_hier_path": "TriggerLogic/ringBuffer",
            "parameters": {
              "RAM_DEPTH": {
                "value": "2048"
              },
              "RAM_WIDTH": {
                "value": "14"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ring_buffer",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "aresetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "50000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "94.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/ClkDomainCrossing/CLK_GEN_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "wr_en": {
                "direction": "I"
              },
              "wr_data": {
                "direction": "I",
                "left": "13",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long",
                      "minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 14",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                }
              },
              "rd_en": {
                "direction": "I",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rd_valid": {
                "direction": "O"
              },
              "rd_data": {
                "direction": "O",
                "left": "13",
                "right": "0"
              }
            }
          },
          "timerAlwaysOn": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bd_labProject_part1_timerAlwaysOn_0",
            "xci_path": "ip/bd_labProject_part1_timerAlwaysOn_0/bd_labProject_part1_timerAlwaysOn_0.xci",
            "inst_hier_path": "TriggerLogic/timerAlwaysOn"
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "bd_labProject_part1_util_vector_logic_0_1",
            "xci_path": "ip/bd_labProject_part1_util_vector_logic_0_1/bd_labProject_part1_util_vector_logic_0_1.xci",
            "inst_hier_path": "TriggerLogic/util_vector_logic_0",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          }
        },
        "nets": {
          "CDCC_0_data_out": {
            "ports": [
              "data_in_adc",
              "crossLevelTrigger/dIn",
              "delayShiftReg/D"
            ]
          },
          "c_shift_ram_0_Q": {
            "ports": [
              "delayShiftReg/Q",
              "ringBuffer/wr_data"
            ]
          },
          "clk_wiz_0_clk_dpp": {
            "ports": [
              "clk_dpp",
              "crossLevelTrigger/clk",
              "delayShiftReg/CLK",
              "oneShotTimer/clk",
              "ringBuffer/clk"
            ]
          },
          "comblock_0_fifo_afull_o": {
            "ports": [
              "cb_fifo_afull_o",
              "util_vector_logic_0/Op1"
            ]
          },
          "comblock_0_reg0_o": {
            "ports": [
              "threshold_level",
              "crossLevelTrigger/threshold"
            ]
          },
          "comblock_0_reg1_o": {
            "ports": [
              "samples_before_trigger",
              "delayShiftReg/A"
            ]
          },
          "comblock_0_reg2_o": {
            "ports": [
              "pulse_len",
              "oneShotTimer/pulse_len"
            ]
          },
          "crossLevelTriggerBlo_0_trigger": {
            "ports": [
              "crossLevelTrigger/trigger",
              "oneShotTimer/trig_in"
            ]
          },
          "oneShotTimer_0_trig_out": {
            "ports": [
              "oneShotTimer/trig_out",
              "ringBuffer/wr_en"
            ]
          },
          "ring_buffer_0_rd_data": {
            "ports": [
              "ringBuffer/rd_data",
              "data_out"
            ]
          },
          "ring_buffer_0_rd_valid": {
            "ports": [
              "ringBuffer/rd_valid",
              "data_valid_out"
            ]
          },
          "rst_ps7_0_50M_interconnect_aresetn": {
            "ports": [
              "aresetn",
              "crossLevelTrigger/aresetn",
              "oneShotTimer/aresetn",
              "ringBuffer/aresetn"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "ringBuffer/rd_en"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "timerAlwaysOn/dout",
              "oneShotTimer/ce"
            ]
          },
          "xlconstant_2_dout": {
            "ports": [
              "pulsePositiveEdge/dout",
              "crossLevelTrigger/edgeSel"
            ]
          }
        }
      },
      "comblock_0": {
        "vlnv": "www.ictp.it:user:comblock:2.0",
        "xci_name": "bd_labProject_part1_comblock_0_0",
        "xci_path": "ip/bd_labProject_part1_comblock_0_0/bd_labProject_part1_comblock_0_0.xci",
        "inst_hier_path": "comblock_0",
        "parameters": {
          "DRAM_IO_ENA": {
            "value": "false"
          },
          "FIFO_IN_DEPTH": {
            "value": "2048"
          },
          "FIFO_IN_DWIDTH": {
            "value": "14"
          },
          "REGS_IN_ENA": {
            "value": "false"
          },
          "REGS_OUT_DEPTH": {
            "value": "3"
          }
        }
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "bd_labProject_part1_processing_system7_0_0",
        "xci_path": "ip/bd_labProject_part1_processing_system7_0_0/bd_labProject_part1_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666667"
          },
          "PCW_CLK0_FREQ": {
            "value": "50000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_QSPI": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "0"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "150.000000"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": [
              "GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet",
              "0#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0"
            ]
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#gpio[1]#gpio[2]#gpio[3]#gpio[4]#gpio[5]#gpio[6]#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#gpio[28]#gpio[29]#gpio[30]#gpio[31]#gpio[32]#gpio[33]#gpio[34]#gpio[35]#gpio[36]#gpio[37]#gpio[38]#gpio[39]#gpio[40]#gpio[41]#gpio[42]#gpio[43]#gpio[44]#gpio[45]#gpio[46]#gpio[47]#tx#rx#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_NAND_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_NOR_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.41"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.411"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.341"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.358"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.025"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.028"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.001"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.001"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333313"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J128M16 HA-15E"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "1"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "preset": {
            "value": "ZedBoard"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "ps7_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/bd_labProject_part1_ps7_0_axi_periph_0/bd_labProject_part1_ps7_0_axi_periph_0.xci",
        "inst_hier_path": "ps7_0_axi_periph",
        "xci_name": "bd_labProject_part1_ps7_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bd_labProject_part1_auto_pc_0",
                "xci_path": "ip/bd_labProject_part1_auto_pc_0/bd_labProject_part1_auto_pc_0.xci",
                "inst_hier_path": "ps7_0_axi_periph/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "ps7_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "ps7_0_axi_periph_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "ps7_0_axi_periph_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "rst_ps7_0_50M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_labProject_part1_rst_ps7_0_50M_0",
        "xci_path": "ip/bd_labProject_part1_rst_ps7_0_50M_0/bd_labProject_part1_rst_ps7_0_50M_0.xci",
        "inst_hier_path": "rst_ps7_0_50M"
      }
    },
    "interface_nets": {
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "ps7_0_axi_periph/S00_AXI"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "comblock_0/AXIL",
          "ps7_0_axi_periph/M00_AXI"
        ]
      }
    },
    "nets": {
      "CDCC_0_data_out": {
        "ports": [
          "ClkDomainCrossing/adc_data_cdc",
          "TriggerLogic/data_in_adc"
        ]
      },
      "CDCC_1_data_out": {
        "ports": [
          "ClkDomainCrossing/dac_data_cdc",
          "dac_data"
        ]
      },
      "TriggerLogic_data_out": {
        "ports": [
          "TriggerLogic/data_out",
          "comblock_0/fifo_data_i"
        ]
      },
      "TriggerLogic_data_valid_out": {
        "ports": [
          "TriggerLogic/data_valid_out",
          "comblock_0/fifo_we_i"
        ]
      },
      "clk_wiz_0_clk_adc": {
        "ports": [
          "ClkDomainCrossing/adc_clk",
          "adc_clk"
        ]
      },
      "clk_wiz_0_clk_dac": {
        "ports": [
          "ClkDomainCrossing/dac_clk",
          "dac_clk"
        ]
      },
      "clk_wiz_0_clk_dpp": {
        "ports": [
          "ClkDomainCrossing/clk_dpp",
          "TriggerLogic/clk_dpp",
          "comblock_0/fifo_clk_i"
        ]
      },
      "comblock_0_fifo_afull_o": {
        "ports": [
          "comblock_0/fifo_afull_o",
          "TriggerLogic/cb_fifo_afull_o"
        ]
      },
      "data_in_0_1": {
        "ports": [
          "adc_data",
          "ClkDomainCrossing/adc_data"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "ClkDomainCrossing/clk_ps7",
          "comblock_0/axil_aclk",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "ps7_0_axi_periph/ACLK",
          "ps7_0_axi_periph/M00_ACLK",
          "ps7_0_axi_periph/S00_ACLK",
          "rst_ps7_0_50M/slowest_sync_clk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_50M/ext_reset_in"
        ]
      },
      "pulse_len_1": {
        "ports": [
          "comblock_0/reg0_o",
          "TriggerLogic/pulse_len"
        ]
      },
      "rst_ps7_0_50M_interconnect_aresetn": {
        "ports": [
          "rst_ps7_0_50M/interconnect_aresetn",
          "TriggerLogic/aresetn"
        ]
      },
      "rst_ps7_0_50M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_50M/peripheral_aresetn",
          "ClkDomainCrossing/aresetn",
          "comblock_0/axil_aresetn",
          "ps7_0_axi_periph/ARESETN",
          "ps7_0_axi_periph/M00_ARESETN",
          "ps7_0_axi_periph/S00_ARESETN"
        ]
      },
      "samples_before_trigger_1": {
        "ports": [
          "comblock_0/reg1_o",
          "TriggerLogic/samples_before_trigger"
        ]
      },
      "threshold_level_1": {
        "ports": [
          "comblock_0/reg2_o",
          "TriggerLogic/threshold_level"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_comblock_0_AXIL": {
                "address_block": "/comblock_0/AXIL/AXIL",
                "offset": "0x43C00000",
                "range": "64K",
                "offset_base_param": "C_AXIL_BASEADDR",
                "offset_high_param": "C_AXIL_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}