
---------- Begin Simulation Statistics ----------
final_tick                               1620819266500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 138019                       # Simulator instruction rate (inst/s)
host_mem_usage                                 883368                       # Number of bytes of host memory used
host_op_rate                                   242574                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10927.37                       # Real time elapsed on the host
host_tick_rate                               41699267                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1508182731                       # Number of instructions simulated
sim_ops                                    2650694200                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.455663                       # Number of seconds simulated
sim_ticks                                455663288250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          552                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1063                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     40569087                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    386037349                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     44742446                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    234517291                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses    189774845                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     410826481                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      16132947                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted     24366749                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       776645706                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      554316093                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     40569098                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         75762633                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     33176225                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           30                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts   2176888067                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    408182728                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    704621233                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    611555905                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.152178                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.065191                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    356903347     58.36%     58.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    125241298     20.48%     78.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     31956648      5.23%     84.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     27072972      4.43%     88.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     25892752      4.23%     92.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      6259215      1.02%     93.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      1403296      0.23%     93.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3650152      0.60%     94.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     33176225      5.42%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    611555905                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts             9312                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls        45035                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       704572318                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           127627705                       # Number of loads committed
system.switch_cpus_1.commit.membars                20                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        43463      0.01%      0.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    559996561     79.47%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        31704      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc         2716      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd         1164      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt         2716      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult         1552      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    127626541     18.11%     97.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     16913652      2.40%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead         1164      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    704621233                       # Class of committed instruction
system.switch_cpus_1.commit.refs            144541357                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         408182728                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           704621233                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     2.232644                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.232644                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    267681348                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   3737359458                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      117169915                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       413448643                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     40577784                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     72448803                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         422384847                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             2325275                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         100963110                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                1620                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         410826481                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       280361170                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           830970160                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes           66                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           2439614828                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.ItlbSquashes             9                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_1.fetch.MiscStallCycles           11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles        87672                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      81155568                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles               31                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.450801                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     39690844                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     60875393                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.676993                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    911326502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     4.838487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.545713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      235511679     25.84%     25.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       65351633      7.17%     33.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       12515997      1.37%     34.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       37440467      4.11%     38.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       39588997      4.34%     42.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       20779691      2.28%     45.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       13749838      1.51%     46.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       29122519      3.20%     49.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      457265681     50.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    911326502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads           16647                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes           8808                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                    74                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     47000164                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      137014068                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.278695                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          526993834                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        100963110                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     259223285                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    602685890                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          809                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        58506                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    192564825                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   2881482490                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    426030724                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts    130050095                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   2076635084                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         7025                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents        40588                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     40577784                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        44266                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       729466                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads       174980                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses          747                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        13262                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           47                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    475058185                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores    175651173                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        13262                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     40407511                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      6592653                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2323988326                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1996383979                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.678949                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1577870097                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.190635                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           2051502569                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     3290661578                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1812308190                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.447900                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.447900                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      2799123      0.13%      0.13% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   1613309796     73.11%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        36824      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc         2835      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd         1164      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt         2832      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult         1553      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     73.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    477207177     21.63%     94.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    113322673      5.14%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead         1202      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   2206685179                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses          9586                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads        19172                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses         9584                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes        15310                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          34110543                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.015458                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      26484759     77.64%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      7555303     22.15%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        70481      0.21%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   2237987013                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   5380828291                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1996374395                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   5058340900                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       2881480086                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      2206685179                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         2404                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined   2176861257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     22040060                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         2374                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined   2979746651                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    911326502                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.421399                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.986456                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    483780305     53.09%     53.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     32867903      3.61%     56.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     32053848      3.52%     60.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     49106651      5.39%     65.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     45572239      5.00%     70.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     48688109      5.34%     75.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     75214261      8.25%     84.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     66970928      7.35%     91.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     77072258      8.46%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    911326502                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.421399                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         280384484                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               23327                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     39471592                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     25710354                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    602685890                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    192564825                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     899341764                       # number of misc regfile reads
system.switch_cpus_1.numCycles              911326576                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     260576832                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    841174677                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      1619653                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      154206660                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      6550198                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1769185                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   9255754421                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   3442163058                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   3877623100                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       447405582                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents         2141                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     40577784                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles      8558711                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     3036448423                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups        23444                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   6010856934                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          924                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts           33                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        29884638                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           33                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         3459888980                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        6065115877                       # The number of ROB writes
system.switch_cpus_1.timesIdled                     6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10046717                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          409                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     19490938                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            409                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1157248                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2314496                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops              5                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                156                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          428                       # Transaction distribution
system.membus.trans_dist::CleanEvict              124                       # Transaction distribution
system.membus.trans_dist::ReadExReq               355                       # Transaction distribution
system.membus.trans_dist::ReadExResp              355                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           156                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port         1574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total         1574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port        60096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total        60096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   60096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               511                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     511    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 511                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2908000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2725250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1620819266500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1620819266500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1620819266500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1620819266500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1620819266500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1620819266500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1620819266500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9358808                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5861494                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4740320                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          602496                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         602496                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85413                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85413                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            46                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9358762                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     29537517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              29537655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         5888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    928696512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              928702400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1157639                       # Total snoops (count)
system.tol2bus.snoopTraffic                  50866304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11204356                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000037                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006042                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11203947    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    409      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11204356                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14812223000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14467510500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             69000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1620819266500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data      8286973                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8286973                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data      8286973                       # number of overall hits
system.l2.overall_hits::total                 8286973                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1157202                       # number of demand (read+write) misses
system.l2.demand_misses::total                1157248                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           46                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1157202                       # number of overall misses
system.l2.overall_misses::total               1157248                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      4248500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  24980167000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24984415500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      4248500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  24980167000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24984415500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      9444175                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9444221                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      9444175                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9444221                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.122531                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.122535                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.122531                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.122535                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 92358.695652                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 21586.695322                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 21589.508472                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 92358.695652                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 21586.695322                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 21589.508472                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              794786                       # number of writebacks
system.l2.writebacks::total                    794786                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1157202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1157248                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1157202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1157248                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      4018500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  19194157000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19198175500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      4018500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  19194157000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19198175500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.122531                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.122535                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.122531                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.122535                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 87358.695652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 16586.695322                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 16589.508472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 87358.695652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 16586.695322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 16589.508472                       # average overall mshr miss latency
system.l2.replacements                        1157634                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5066708                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5066708                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5066708                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5066708                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       602496                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               602496                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       602496                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           602496                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data        81648                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 81648                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data         3765                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3765                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data    105367000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     105367000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data        85413                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             85413                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.044080                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.044080                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 27985.922975                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 27985.922975                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data         3765                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3765                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data     86542000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     86542000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.044080                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.044080                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 22985.922975                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 22985.922975                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      4248500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4248500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           46                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             46                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 92358.695652                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92358.695652                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      4018500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4018500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 87358.695652                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87358.695652                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      8205325                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8205325                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      1153437                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1153437                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  24874800000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  24874800000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      9358762                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9358762                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.123247                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.123247                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 21565.807235                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 21565.807235                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      1153437                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1153437                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  19107615000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19107615000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.123247                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.123247                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 16565.807235                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 16565.807235                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1620819266500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    19588016                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1161730                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.861074                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.824739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.001112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    15.093155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.214954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  4068.866039                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.003685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.993375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1602                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 157085138                       # Number of tag accesses
system.l2.tags.data_accesses                157085138                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1620819266500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      1156737                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1156737                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      1156737                       # number of overall hits
system.l3.overall_hits::total                 1156737                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           46                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data          465                       # number of demand (read+write) misses
system.l3.demand_misses::total                    511                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           46                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data          465                       # number of overall misses
system.l3.overall_misses::total                   511                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      3740000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data     38077500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total         41817500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      3740000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data     38077500                       # number of overall miss cycles
system.l3.overall_miss_latency::total        41817500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           46                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1157202                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1157248                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           46                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1157202                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1157248                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.000402                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.000442                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.000402                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.000442                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 81304.347826                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 81887.096774                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 81834.637965                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 81304.347826                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 81887.096774                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 81834.637965                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks                 428                       # number of writebacks
system.l3.writebacks::total                       428                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           46                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data          465                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total               511                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           46                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data          465                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total              511                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      3280000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data     33427500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total     36707500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      3280000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data     33427500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total     36707500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.000402                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.000442                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.000402                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.000442                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 71304.347826                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 71887.096774                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 71834.637965                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 71304.347826                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 71887.096774                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 71834.637965                       # average overall mshr miss latency
system.l3.replacements                            511                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       794786                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           794786                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       794786                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       794786                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks           46                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            46                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_hits::.switch_cpus_1.data         3410                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  3410                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data          355                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                 355                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data     28044500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total      28044500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data         3765                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              3765                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.094290                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.094290                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 78998.591549                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 78998.591549                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data          355                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total            355                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data     24494500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total     24494500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.094290                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.094290                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 68998.591549                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 68998.591549                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.data      1153327                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1153327                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst           46                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data          110                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             156                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst      3740000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data     10033000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     13773000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst           46                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data      1153437                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1153483                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.000095                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000135                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 81304.347826                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 91209.090909                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 88288.461538                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst           46                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data          110                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          156                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst      3280000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data      8933000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     12213000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.000095                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000135                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 71304.347826                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 81209.090909                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 78288.461538                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1620819266500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     5960013                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     33279                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    179.092310                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks              3                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst        74.854122                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     32322.032000                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data           55                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    42.246396                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data   270.867482                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000092                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.002284                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.986390                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.001678                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.001289                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.008266                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32768                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  37032447                       # Number of tag accesses
system.l3.tags.data_accesses                 37032447                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1620819266500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           1153483                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       795214                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          362545                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             3765                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            3765                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1153483                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3471744                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    124930176                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                             511                       # Total snoops (count)
system.tol3bus.snoopTraffic                     27392                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1157759                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000004                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.002078                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1157754    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      5      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1157759                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1952034000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1735872000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1620819266500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data        29760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              32704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        27392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           27392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data          465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          428                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                428                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst         6461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data        65311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 71772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst         6461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             6461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          60115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                60115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          60115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst         6461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data        65311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               131887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples       465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.270863478500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           23                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           23                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              118483                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                387                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         511                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        428                       # Number of write requests accepted
system.mem_ctrls.readBursts                       511                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      428                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               37                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      6113000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                15694250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11962.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30712.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      326                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      10                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 2.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   511                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  428                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          583                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    100.885077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    81.167735                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    97.051863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          475     81.48%     81.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           36      6.17%     87.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           19      3.26%     90.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           11      1.89%     92.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           13      2.23%     95.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           11      1.89%     96.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            8      1.37%     98.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            6      1.03%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-639            4      0.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          583                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           23                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean             22                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.517537                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.443929                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17             1      4.35%      4.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19             6     26.09%     30.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21             9     39.13%     69.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23             1      4.35%     73.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25             3     13.04%     86.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27             1      4.35%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29             1      4.35%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43             1      4.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            23                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           23                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.739130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.725579                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.688700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     13.04%     13.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               20     86.96%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            23                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  32704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   26112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   32704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                27392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  525961438000                       # Total gap between requests
system.mem_ctrls.avgGap                  560129326.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data        29760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        26112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 6460.911106766126                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 65311.384014048883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 57305.472425229986                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data          465                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          428                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      1380250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data     14314000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10152552394000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     30005.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     30782.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 23720916808.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    35.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2606100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1385175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2220540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            1362420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     35969347440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6750048300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     169290451680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       212017421655                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.294061                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 440054609500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  15215460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    393218750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1556520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               827310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1428000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             767340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     35969347440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6706756800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     169326907680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       212007591090                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.272486                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 440149669500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  15215460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    298158750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1620819266500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1342215104                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    140475239                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    280361104                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1763051447                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1342215104                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    140475239                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    280361104                       # number of overall hits
system.cpu.icache.overall_hits::total      1763051447                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1492                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           66                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1558                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1492                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           66                       # number of overall misses
system.cpu.icache.overall_misses::total          1558                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      5791000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5791000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      5791000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5791000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1342216596                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    140475239                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    280361170                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1763053005                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1342216596                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    140475239                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    280361170                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1763053005                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 87742.424242                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  3716.944801                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 87742.424242                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  3716.944801                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1026                       # number of writebacks
system.cpu.icache.writebacks::total              1026                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           20                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           46                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      4296000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4296000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      4296000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4296000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 93391.304348                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93391.304348                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 93391.304348                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93391.304348                       # average overall mshr miss latency
system.cpu.icache.replacements                   1026                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1342215104                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    140475239                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    280361104                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1763051447                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1492                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           66                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1558                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      5791000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5791000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1342216596                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    140475239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    280361170                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1763053005                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 87742.424242                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  3716.944801                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      4296000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4296000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 93391.304348                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93391.304348                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1620819266500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.953602                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1763052985                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1538                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1146328.338752                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   500.076811                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    11.876791                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.976713                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.023197                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999909                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        7052213558                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       7052213558                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1620819266500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1620819266500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1620819266500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1620819266500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1620819266500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1620819266500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1620819266500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    348752228                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     33091180                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    419184895                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        801028303                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    348752228                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     33091180                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    419184895                       # number of overall hits
system.cpu.dcache.overall_hits::total       801028303                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     16620777                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2344062                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     19328374                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       38293213                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     16765205                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2344062                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     19328374                       # number of overall misses
system.cpu.dcache.overall_misses::total      38437641                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  20532308000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 155972074343                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 176504382343                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  20532308000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 155972074343                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 176504382343                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    365373005                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     35435242                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    438513269                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    839321516                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    365517433                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     35435242                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    438513269                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    839465944                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.045490                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.066151                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.044077                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045624                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.045867                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.066151                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.044077                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045788                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  8759.285377                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data  8069.591076                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  4609.286307                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  8759.285377                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data  8069.591076                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  4591.967086                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3211658                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            760402                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.223632                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     16156821                       # number of writebacks
system.cpu.dcache.writebacks::total          16156821                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      9281748                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      9281748                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      9281748                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      9281748                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2344062                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     10046626                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12390688                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2344062                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     10046626                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12390688                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  19360277000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  86244056343                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 105604333343                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  19360277000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  86244056343                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 105604333343                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.066151                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.022911                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014763                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.066151                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.022911                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014760                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  8259.285377                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data  8584.380104                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  8522.878903                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  8259.285377                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data  8584.380104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  8522.878903                       # average overall mshr miss latency
system.cpu.dcache.replacements               28417289                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    290086272                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     29092083                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    402959152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       722137507                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     15687633                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2189736                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     18640465                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      36517834                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  19437078000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 151039799000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 170476877000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    305773905                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     31281819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    421599617                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    758655341                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.051305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.070000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.044214                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.048135                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  8876.448120                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data  8102.791373                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4668.318417                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      9281703                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      9281703                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2189736                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      9358762                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     11548498                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  18342210000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  81655735500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  99997945500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.070000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.022198                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015222                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  8376.448120                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data  8725.057385                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8658.956818                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     58665956                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3999097                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     16225743                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       78890796                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       933144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       154326                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       687909                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1775379                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1095230000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   4932275343                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6027505343                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     59599100                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4153423                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     16913652                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     80666175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015657                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037156                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.040672                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022009                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data  7096.859894                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data  7169.953210                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  3395.052743                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           45                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       154326                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       687864                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       842190                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1018067000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   4588320843                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5606387843                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.037156                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.040669                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010440                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data  6596.859894                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data  6670.389558                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  6656.915711                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_misses::.cpu.data       144428                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       144428                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       144428                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       144428                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1620819266500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993936                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           830256358                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          28417801                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.216066                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   335.301497                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    33.888566                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   142.803873                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.654886                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.066189                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.278914                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3386281577                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3386281577                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1620819266500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1057830034500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 562989232000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
