
SMHome_2RelayBoardRound_v12_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e34  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08005f40  08005f40  00015f40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005fb4  08005fb4  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  08005fb4  08005fb4  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005fb4  08005fb4  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005fb4  08005fb4  00015fb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005fb8  08005fb8  00015fb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08005fbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c4  2000005c  08006018  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000320  08006018  00020320  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010a28  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000037b5  00000000  00000000  00030af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010f8  00000000  00000000  000342a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cdf  00000000  00000000  000353a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b492  00000000  00000000  0003607f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016b65  00000000  00000000  00051511  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00090e00  00000000  00000000  00068076  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000046b0  00000000  00000000  000f8e78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000fd528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08005f28 	.word	0x08005f28

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08005f28 	.word	0x08005f28

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b084      	sub	sp, #16
 8000160:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000162:	1d3b      	adds	r3, r7, #4
 8000164:	2200      	movs	r2, #0
 8000166:	601a      	str	r2, [r3, #0]
 8000168:	605a      	str	r2, [r3, #4]
 800016a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800016c:	4b20      	ldr	r3, [pc, #128]	; (80001f0 <MX_ADC1_Init+0x94>)
 800016e:	4a21      	ldr	r2, [pc, #132]	; (80001f4 <MX_ADC1_Init+0x98>)
 8000170:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000172:	4b1f      	ldr	r3, [pc, #124]	; (80001f0 <MX_ADC1_Init+0x94>)
 8000174:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000178:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800017a:	4b1d      	ldr	r3, [pc, #116]	; (80001f0 <MX_ADC1_Init+0x94>)
 800017c:	2201      	movs	r2, #1
 800017e:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000180:	4b1b      	ldr	r3, [pc, #108]	; (80001f0 <MX_ADC1_Init+0x94>)
 8000182:	2200      	movs	r2, #0
 8000184:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000186:	4b1a      	ldr	r3, [pc, #104]	; (80001f0 <MX_ADC1_Init+0x94>)
 8000188:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800018c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800018e:	4b18      	ldr	r3, [pc, #96]	; (80001f0 <MX_ADC1_Init+0x94>)
 8000190:	2200      	movs	r2, #0
 8000192:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000194:	4b16      	ldr	r3, [pc, #88]	; (80001f0 <MX_ADC1_Init+0x94>)
 8000196:	2202      	movs	r2, #2
 8000198:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800019a:	4815      	ldr	r0, [pc, #84]	; (80001f0 <MX_ADC1_Init+0x94>)
 800019c:	f002 f8bc 	bl	8002318 <HAL_ADC_Init>
 80001a0:	4603      	mov	r3, r0
 80001a2:	2b00      	cmp	r3, #0
 80001a4:	d001      	beq.n	80001aa <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80001a6:	f000 fcc9 	bl	8000b3c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80001aa:	2311      	movs	r3, #17
 80001ac:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80001ae:	2301      	movs	r3, #1
 80001b0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 80001b2:	2304      	movs	r3, #4
 80001b4:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80001b6:	1d3b      	adds	r3, r7, #4
 80001b8:	4619      	mov	r1, r3
 80001ba:	480d      	ldr	r0, [pc, #52]	; (80001f0 <MX_ADC1_Init+0x94>)
 80001bc:	f002 fb8c 	bl	80028d8 <HAL_ADC_ConfigChannel>
 80001c0:	4603      	mov	r3, r0
 80001c2:	2b00      	cmp	r3, #0
 80001c4:	d001      	beq.n	80001ca <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80001c6:	f000 fcb9 	bl	8000b3c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80001ca:	2310      	movs	r3, #16
 80001cc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80001ce:	2302      	movs	r3, #2
 80001d0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80001d2:	1d3b      	adds	r3, r7, #4
 80001d4:	4619      	mov	r1, r3
 80001d6:	4806      	ldr	r0, [pc, #24]	; (80001f0 <MX_ADC1_Init+0x94>)
 80001d8:	f002 fb7e 	bl	80028d8 <HAL_ADC_ConfigChannel>
 80001dc:	4603      	mov	r3, r0
 80001de:	2b00      	cmp	r3, #0
 80001e0:	d001      	beq.n	80001e6 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80001e2:	f000 fcab 	bl	8000b3c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80001e6:	bf00      	nop
 80001e8:	3710      	adds	r7, #16
 80001ea:	46bd      	mov	sp, r7
 80001ec:	bd80      	pop	{r7, pc}
 80001ee:	bf00      	nop
 80001f0:	20000078 	.word	0x20000078
 80001f4:	40012400 	.word	0x40012400

080001f8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b084      	sub	sp, #16
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC1)
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	681b      	ldr	r3, [r3, #0]
 8000204:	4a1d      	ldr	r2, [pc, #116]	; (800027c <HAL_ADC_MspInit+0x84>)
 8000206:	4293      	cmp	r3, r2
 8000208:	d133      	bne.n	8000272 <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800020a:	4b1d      	ldr	r3, [pc, #116]	; (8000280 <HAL_ADC_MspInit+0x88>)
 800020c:	699b      	ldr	r3, [r3, #24]
 800020e:	4a1c      	ldr	r2, [pc, #112]	; (8000280 <HAL_ADC_MspInit+0x88>)
 8000210:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000214:	6193      	str	r3, [r2, #24]
 8000216:	4b1a      	ldr	r3, [pc, #104]	; (8000280 <HAL_ADC_MspInit+0x88>)
 8000218:	699b      	ldr	r3, [r3, #24]
 800021a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800021e:	60fb      	str	r3, [r7, #12]
 8000220:	68fb      	ldr	r3, [r7, #12]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000222:	4b18      	ldr	r3, [pc, #96]	; (8000284 <HAL_ADC_MspInit+0x8c>)
 8000224:	4a18      	ldr	r2, [pc, #96]	; (8000288 <HAL_ADC_MspInit+0x90>)
 8000226:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000228:	4b16      	ldr	r3, [pc, #88]	; (8000284 <HAL_ADC_MspInit+0x8c>)
 800022a:	2200      	movs	r2, #0
 800022c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800022e:	4b15      	ldr	r3, [pc, #84]	; (8000284 <HAL_ADC_MspInit+0x8c>)
 8000230:	2200      	movs	r2, #0
 8000232:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000234:	4b13      	ldr	r3, [pc, #76]	; (8000284 <HAL_ADC_MspInit+0x8c>)
 8000236:	2280      	movs	r2, #128	; 0x80
 8000238:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800023a:	4b12      	ldr	r3, [pc, #72]	; (8000284 <HAL_ADC_MspInit+0x8c>)
 800023c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000240:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000242:	4b10      	ldr	r3, [pc, #64]	; (8000284 <HAL_ADC_MspInit+0x8c>)
 8000244:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000248:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800024a:	4b0e      	ldr	r3, [pc, #56]	; (8000284 <HAL_ADC_MspInit+0x8c>)
 800024c:	2220      	movs	r2, #32
 800024e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000250:	4b0c      	ldr	r3, [pc, #48]	; (8000284 <HAL_ADC_MspInit+0x8c>)
 8000252:	2200      	movs	r2, #0
 8000254:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000256:	480b      	ldr	r0, [pc, #44]	; (8000284 <HAL_ADC_MspInit+0x8c>)
 8000258:	f003 fd92 	bl	8003d80 <HAL_DMA_Init>
 800025c:	4603      	mov	r3, r0
 800025e:	2b00      	cmp	r3, #0
 8000260:	d001      	beq.n	8000266 <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8000262:	f000 fc6b 	bl	8000b3c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	4a06      	ldr	r2, [pc, #24]	; (8000284 <HAL_ADC_MspInit+0x8c>)
 800026a:	621a      	str	r2, [r3, #32]
 800026c:	4a05      	ldr	r2, [pc, #20]	; (8000284 <HAL_ADC_MspInit+0x8c>)
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000272:	bf00      	nop
 8000274:	3710      	adds	r7, #16
 8000276:	46bd      	mov	sp, r7
 8000278:	bd80      	pop	{r7, pc}
 800027a:	bf00      	nop
 800027c:	40012400 	.word	0x40012400
 8000280:	40021000 	.word	0x40021000
 8000284:	200000a8 	.word	0x200000a8
 8000288:	40020008 	.word	0x40020008

0800028c <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	b082      	sub	sp, #8
 8000290:	af00      	add	r7, sp, #0
 8000292:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC1)
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	4a08      	ldr	r2, [pc, #32]	; (80002bc <HAL_ADC_MspDeInit+0x30>)
 800029a:	4293      	cmp	r3, r2
 800029c:	d10a      	bne.n	80002b4 <HAL_ADC_MspDeInit+0x28>
  {
  /* USER CODE BEGIN ADC1_MspDeInit 0 */

  /* USER CODE END ADC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC1_CLK_DISABLE();
 800029e:	4b08      	ldr	r3, [pc, #32]	; (80002c0 <HAL_ADC_MspDeInit+0x34>)
 80002a0:	699b      	ldr	r3, [r3, #24]
 80002a2:	4a07      	ldr	r2, [pc, #28]	; (80002c0 <HAL_ADC_MspDeInit+0x34>)
 80002a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80002a8:	6193      	str	r3, [r2, #24]

    /* ADC1 DMA DeInit */
    HAL_DMA_DeInit(adcHandle->DMA_Handle);
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	6a1b      	ldr	r3, [r3, #32]
 80002ae:	4618      	mov	r0, r3
 80002b0:	f003 fdc0 	bl	8003e34 <HAL_DMA_DeInit>
  /* USER CODE BEGIN ADC1_MspDeInit 1 */

  /* USER CODE END ADC1_MspDeInit 1 */
  }
}
 80002b4:	bf00      	nop
 80002b6:	3708      	adds	r7, #8
 80002b8:	46bd      	mov	sp, r7
 80002ba:	bd80      	pop	{r7, pc}
 80002bc:	40012400 	.word	0x40012400
 80002c0:	40021000 	.word	0x40021000

080002c4 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80002c8:	4b17      	ldr	r3, [pc, #92]	; (8000328 <MX_CAN_Init+0x64>)
 80002ca:	4a18      	ldr	r2, [pc, #96]	; (800032c <MX_CAN_Init+0x68>)
 80002cc:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 9;
 80002ce:	4b16      	ldr	r3, [pc, #88]	; (8000328 <MX_CAN_Init+0x64>)
 80002d0:	2209      	movs	r2, #9
 80002d2:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80002d4:	4b14      	ldr	r3, [pc, #80]	; (8000328 <MX_CAN_Init+0x64>)
 80002d6:	2200      	movs	r2, #0
 80002d8:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80002da:	4b13      	ldr	r3, [pc, #76]	; (8000328 <MX_CAN_Init+0x64>)
 80002dc:	2200      	movs	r2, #0
 80002de:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_3TQ;
 80002e0:	4b11      	ldr	r3, [pc, #68]	; (8000328 <MX_CAN_Init+0x64>)
 80002e2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80002e6:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 80002e8:	4b0f      	ldr	r3, [pc, #60]	; (8000328 <MX_CAN_Init+0x64>)
 80002ea:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 80002ee:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80002f0:	4b0d      	ldr	r3, [pc, #52]	; (8000328 <MX_CAN_Init+0x64>)
 80002f2:	2200      	movs	r2, #0
 80002f4:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80002f6:	4b0c      	ldr	r3, [pc, #48]	; (8000328 <MX_CAN_Init+0x64>)
 80002f8:	2200      	movs	r2, #0
 80002fa:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80002fc:	4b0a      	ldr	r3, [pc, #40]	; (8000328 <MX_CAN_Init+0x64>)
 80002fe:	2200      	movs	r2, #0
 8000300:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000302:	4b09      	ldr	r3, [pc, #36]	; (8000328 <MX_CAN_Init+0x64>)
 8000304:	2200      	movs	r2, #0
 8000306:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000308:	4b07      	ldr	r3, [pc, #28]	; (8000328 <MX_CAN_Init+0x64>)
 800030a:	2200      	movs	r2, #0
 800030c:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800030e:	4b06      	ldr	r3, [pc, #24]	; (8000328 <MX_CAN_Init+0x64>)
 8000310:	2200      	movs	r2, #0
 8000312:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000314:	4804      	ldr	r0, [pc, #16]	; (8000328 <MX_CAN_Init+0x64>)
 8000316:	f002 fd87 	bl	8002e28 <HAL_CAN_Init>
 800031a:	4603      	mov	r3, r0
 800031c:	2b00      	cmp	r3, #0
 800031e:	d001      	beq.n	8000324 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000320:	f000 fc0c 	bl	8000b3c <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000324:	bf00      	nop
 8000326:	bd80      	pop	{r7, pc}
 8000328:	200000f0 	.word	0x200000f0
 800032c:	40006400 	.word	0x40006400

08000330 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b088      	sub	sp, #32
 8000334:	af00      	add	r7, sp, #0
 8000336:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000338:	f107 0310 	add.w	r3, r7, #16
 800033c:	2200      	movs	r2, #0
 800033e:	601a      	str	r2, [r3, #0]
 8000340:	605a      	str	r2, [r3, #4]
 8000342:	609a      	str	r2, [r3, #8]
 8000344:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	4a24      	ldr	r2, [pc, #144]	; (80003dc <HAL_CAN_MspInit+0xac>)
 800034c:	4293      	cmp	r3, r2
 800034e:	d141      	bne.n	80003d4 <HAL_CAN_MspInit+0xa4>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000350:	4b23      	ldr	r3, [pc, #140]	; (80003e0 <HAL_CAN_MspInit+0xb0>)
 8000352:	69db      	ldr	r3, [r3, #28]
 8000354:	4a22      	ldr	r2, [pc, #136]	; (80003e0 <HAL_CAN_MspInit+0xb0>)
 8000356:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800035a:	61d3      	str	r3, [r2, #28]
 800035c:	4b20      	ldr	r3, [pc, #128]	; (80003e0 <HAL_CAN_MspInit+0xb0>)
 800035e:	69db      	ldr	r3, [r3, #28]
 8000360:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000364:	60fb      	str	r3, [r7, #12]
 8000366:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000368:	4b1d      	ldr	r3, [pc, #116]	; (80003e0 <HAL_CAN_MspInit+0xb0>)
 800036a:	699b      	ldr	r3, [r3, #24]
 800036c:	4a1c      	ldr	r2, [pc, #112]	; (80003e0 <HAL_CAN_MspInit+0xb0>)
 800036e:	f043 0304 	orr.w	r3, r3, #4
 8000372:	6193      	str	r3, [r2, #24]
 8000374:	4b1a      	ldr	r3, [pc, #104]	; (80003e0 <HAL_CAN_MspInit+0xb0>)
 8000376:	699b      	ldr	r3, [r3, #24]
 8000378:	f003 0304 	and.w	r3, r3, #4
 800037c:	60bb      	str	r3, [r7, #8]
 800037e:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000380:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000384:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000386:	2300      	movs	r3, #0
 8000388:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800038a:	2300      	movs	r3, #0
 800038c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800038e:	f107 0310 	add.w	r3, r7, #16
 8000392:	4619      	mov	r1, r3
 8000394:	4813      	ldr	r0, [pc, #76]	; (80003e4 <HAL_CAN_MspInit+0xb4>)
 8000396:	f003 ff79 	bl	800428c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800039a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800039e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80003a0:	2302      	movs	r3, #2
 80003a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003a4:	2303      	movs	r3, #3
 80003a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003a8:	f107 0310 	add.w	r3, r7, #16
 80003ac:	4619      	mov	r1, r3
 80003ae:	480d      	ldr	r0, [pc, #52]	; (80003e4 <HAL_CAN_MspInit+0xb4>)
 80003b0:	f003 ff6c 	bl	800428c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80003b4:	2200      	movs	r2, #0
 80003b6:	2100      	movs	r1, #0
 80003b8:	2014      	movs	r0, #20
 80003ba:	f003 fc9c 	bl	8003cf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80003be:	2014      	movs	r0, #20
 80003c0:	f003 fcb5 	bl	8003d2e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 80003c4:	2200      	movs	r2, #0
 80003c6:	2100      	movs	r1, #0
 80003c8:	2016      	movs	r0, #22
 80003ca:	f003 fc94 	bl	8003cf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 80003ce:	2016      	movs	r0, #22
 80003d0:	f003 fcad 	bl	8003d2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80003d4:	bf00      	nop
 80003d6:	3720      	adds	r7, #32
 80003d8:	46bd      	mov	sp, r7
 80003da:	bd80      	pop	{r7, pc}
 80003dc:	40006400 	.word	0x40006400
 80003e0:	40021000 	.word	0x40021000
 80003e4:	40010800 	.word	0x40010800

080003e8 <CAN_ListenFilter_Init>:
 * Prepare filter for incoming CAN packets.  Set two filter bank
 * first for this board ID and second for broadcast.
 *
 * @param hcan
 */
void  CAN_ListenFilter_Init(CAN_HandleTypeDef *hcan, uint8_t myAddr) {
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b08e      	sub	sp, #56	; 0x38
 80003ec:	af00      	add	r7, sp, #0
 80003ee:	6078      	str	r0, [r7, #4]
 80003f0:	460b      	mov	r3, r1
 80003f2:	70fb      	strb	r3, [r7, #3]

	CAN_FilterTypeDef sFilterConfig;

	uint32_t FilterMask = 0x00 | CANID_SET_ADDR(0xFF);
 80003f4:	f04f 53ff 	mov.w	r3, #534773760	; 0x1fe00000
 80003f8:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t FilterID   = 0x00 | CANID_SET_ADDR(myAddr);
 80003fa:	78fb      	ldrb	r3, [r7, #3]
 80003fc:	055b      	lsls	r3, r3, #21
 80003fe:	633b      	str	r3, [r7, #48]	; 0x30
//			BYTE_TO_BINARY(FilterMask>>24), BYTE_TO_BINARY(FilterMask>>16),
//			BYTE_TO_BINARY(FilterMask>>8), BYTE_TO_BINARY(FilterMask));


	//  Configure Filter for Ext ID in bank 1
	sFilterConfig.FilterActivation = CAN_FILTER_ENABLE;
 8000400:	2301      	movs	r3, #1
 8000402:	62bb      	str	r3, [r7, #40]	; 0x28
	sFilterConfig.FilterBank = 0;
 8000404:	2300      	movs	r3, #0
 8000406:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000408:	2300      	movs	r3, #0
 800040a:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800040c:	2301      	movs	r3, #1
 800040e:	627b      	str	r3, [r7, #36]	; 0x24
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000410:	2300      	movs	r3, #0
 8000412:	61bb      	str	r3, [r7, #24]

	sFilterConfig.FilterIdHigh = (uint16_t)(FilterID >> 13);            // старшая часть первого "регистра фильтра"
 8000414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000416:	0b5b      	lsrs	r3, r3, #13
 8000418:	b29b      	uxth	r3, r3
 800041a:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterIdLow = (uint16_t)(FilterID << 3) | 0x04;       // младшая часть первого "регистра фильтра"
 800041c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800041e:	b29b      	uxth	r3, r3
 8000420:	00db      	lsls	r3, r3, #3
 8000422:	b29b      	uxth	r3, r3
 8000424:	f043 0304 	orr.w	r3, r3, #4
 8000428:	b29b      	uxth	r3, r3
 800042a:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdHigh = (uint16_t)(FilterMask >> 13);      // старшая часть второго "регистра фильтра"
 800042c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800042e:	0b5b      	lsrs	r3, r3, #13
 8000430:	b29b      	uxth	r3, r3
 8000432:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterMaskIdLow = (uint16_t)(FilterMask << 3) | 0x04; // младшая часть второго "регистра фильтра"
 8000434:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000436:	b29b      	uxth	r3, r3
 8000438:	00db      	lsls	r3, r3, #3
 800043a:	b29b      	uxth	r3, r3
 800043c:	f043 0304 	orr.w	r3, r3, #4
 8000440:	b29b      	uxth	r3, r3
 8000442:	617b      	str	r3, [r7, #20]

	if (HAL_CAN_ConfigFilter(hcan, &sFilterConfig) != HAL_OK)
 8000444:	f107 0308 	add.w	r3, r7, #8
 8000448:	4619      	mov	r1, r3
 800044a:	6878      	ldr	r0, [r7, #4]
 800044c:	f002 fde7 	bl	800301e <HAL_CAN_ConfigFilter>
 8000450:	4603      	mov	r3, r0
 8000452:	2b00      	cmp	r3, #0
 8000454:	d001      	beq.n	800045a <CAN_ListenFilter_Init+0x72>
	{
	    Error_Handler();
 8000456:	f000 fb71 	bl	8000b3c <Error_Handler>
	}


	//  Configure Filter for get Broadcast in bank 2

	FilterID   = 0x00 | CANID_SET_ADDR(0xFF);
 800045a:	f04f 53ff 	mov.w	r3, #534773760	; 0x1fe00000
 800045e:	633b      	str	r3, [r7, #48]	; 0x30

	sFilterConfig.FilterBank = 1;                                       // which filter bank to use from the assigned ones
 8000460:	2301      	movs	r3, #1
 8000462:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000464:	2300      	movs	r3, #0
 8000466:	61bb      	str	r3, [r7, #24]

	sFilterConfig.FilterIdHigh = (uint16_t)(FilterID >> 13);            // старшая часть первого "регистра фильтра"
 8000468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800046a:	0b5b      	lsrs	r3, r3, #13
 800046c:	b29b      	uxth	r3, r3
 800046e:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterIdLow = (uint16_t)(FilterID << 3) | 0x04;       // младшая часть первого "регистра фильтра"
 8000470:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000472:	b29b      	uxth	r3, r3
 8000474:	00db      	lsls	r3, r3, #3
 8000476:	b29b      	uxth	r3, r3
 8000478:	f043 0304 	orr.w	r3, r3, #4
 800047c:	b29b      	uxth	r3, r3
 800047e:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdHigh = (uint16_t)(FilterMask >> 13);      // старшая часть второго "регистра фильтра"
 8000480:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000482:	0b5b      	lsrs	r3, r3, #13
 8000484:	b29b      	uxth	r3, r3
 8000486:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterMaskIdLow = (uint16_t)(FilterMask << 3) | 0x04; // младшая часть второго "регистра фильтра"
 8000488:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800048a:	b29b      	uxth	r3, r3
 800048c:	00db      	lsls	r3, r3, #3
 800048e:	b29b      	uxth	r3, r3
 8000490:	f043 0304 	orr.w	r3, r3, #4
 8000494:	b29b      	uxth	r3, r3
 8000496:	617b      	str	r3, [r7, #20]

	if (HAL_CAN_ConfigFilter(hcan, &sFilterConfig) != HAL_OK)
 8000498:	f107 0308 	add.w	r3, r7, #8
 800049c:	4619      	mov	r1, r3
 800049e:	6878      	ldr	r0, [r7, #4]
 80004a0:	f002 fdbd 	bl	800301e <HAL_CAN_ConfigFilter>
 80004a4:	4603      	mov	r3, r0
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d001      	beq.n	80004ae <CAN_ListenFilter_Init+0xc6>
	{
	    Error_Handler();
 80004aa:	f000 fb47 	bl	8000b3c <Error_Handler>
	}



}
 80004ae:	bf00      	nop
 80004b0:	3738      	adds	r7, #56	; 0x38
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bd80      	pop	{r7, pc}

080004b6 <HAL_CAN_ErrorCallback>:
 *
 * Handle error during CAN send/receive process.  Print error code to DEBUG/UART output.
 * @param hcan
 */
void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80004b6:	b480      	push	{r7}
 80004b8:	b083      	sub	sp, #12
 80004ba:	af00      	add	r7, sp, #0
 80004bc:	6078      	str	r0, [r7, #4]
#ifdef DEBUG_PRINT_UART
			uint32_t er = HAL_CAN_GetError(hcan);
			println("ER CAN %lu %08lX", er, er);
#endif
	}
}
 80004be:	bf00      	nop
 80004c0:	370c      	adds	r7, #12
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bc80      	pop	{r7}
 80004c6:	4770      	bx	lr

080004c8 <HAL_CAN_RxFifo0MsgPendingCallback>:
 * Handle interrupt when can packet arrived.  Load data, and place to queue.
 * @param hcan
 *
 */

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b090      	sub	sp, #64	; 0x40
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]

	CAN_RxHeaderTypeDef RxHeader;
	CanPacket pkt;
	uint8_t RxData[8];

	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 80004d0:	f107 0308 	add.w	r3, r7, #8
 80004d4:	f107 0220 	add.w	r2, r7, #32
 80004d8:	2100      	movs	r1, #0
 80004da:	6878      	ldr	r0, [r7, #4]
 80004dc:	f002 ffaf 	bl	800343e <HAL_CAN_GetRxMessage>
 80004e0:	4603      	mov	r3, r0
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d002      	beq.n	80004ec <HAL_CAN_RxFifo0MsgPendingCallback+0x24>
	{
#ifdef DEBUG_PRINT_UART
		println("Cannot receive CAN message.");
#endif
		Error_Handler();
 80004e6:	f000 fb29 	bl	8000b3c <Error_Handler>

		//  Put new packet in queue
		q_Push(&pkt);

	}
}
 80004ea:	e039      	b.n	8000560 <HAL_CAN_RxFifo0MsgPendingCallback+0x98>
		pkt.dest.addr = CANID_GET_ADDR(RxHeader.ExtId);
 80004ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004ee:	0d5b      	lsrs	r3, r3, #21
 80004f0:	b2db      	uxtb	r3, r3
 80004f2:	743b      	strb	r3, [r7, #16]
		pkt.dest.port = CANID_GET_PORT(RxHeader.ExtId);
 80004f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004f6:	0c5b      	lsrs	r3, r3, #17
 80004f8:	b2db      	uxtb	r3, r3
 80004fa:	f003 030f 	and.w	r3, r3, #15
 80004fe:	b2db      	uxtb	r3, r3
 8000500:	747b      	strb	r3, [r7, #17]
		pkt.src.addr = CANID_GET_ADDR_S(RxHeader.ExtId);
 8000502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000504:	0a5b      	lsrs	r3, r3, #9
 8000506:	b2db      	uxtb	r3, r3
 8000508:	74bb      	strb	r3, [r7, #18]
		pkt.src.port = CANID_GET_PORT_S(RxHeader.ExtId);
 800050a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800050c:	095b      	lsrs	r3, r3, #5
 800050e:	b2db      	uxtb	r3, r3
 8000510:	f003 030f 	and.w	r3, r3, #15
 8000514:	b2db      	uxtb	r3, r3
 8000516:	74fb      	strb	r3, [r7, #19]
		pkt.cmd = CANID_GET_CMD(RxHeader.ExtId);
 8000518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800051a:	b2db      	uxtb	r3, r3
 800051c:	f003 031f 	and.w	r3, r3, #31
 8000520:	b2db      	uxtb	r3, r3
 8000522:	753b      	strb	r3, [r7, #20]
		pkt.len = RxHeader.DLC;
 8000524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000526:	b2db      	uxtb	r3, r3
 8000528:	777b      	strb	r3, [r7, #29]
		for (int i=0; i < pkt.len; i++) {
 800052a:	2300      	movs	r3, #0
 800052c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800052e:	e00d      	b.n	800054c <HAL_CAN_RxFifo0MsgPendingCallback+0x84>
			pkt.data[i] = RxData[i];
 8000530:	f107 0208 	add.w	r2, r7, #8
 8000534:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000536:	4413      	add	r3, r2
 8000538:	7819      	ldrb	r1, [r3, #0]
 800053a:	f107 0215 	add.w	r2, r7, #21
 800053e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000540:	4413      	add	r3, r2
 8000542:	460a      	mov	r2, r1
 8000544:	701a      	strb	r2, [r3, #0]
		for (int i=0; i < pkt.len; i++) {
 8000546:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000548:	3301      	adds	r3, #1
 800054a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800054c:	7f7b      	ldrb	r3, [r7, #29]
 800054e:	461a      	mov	r2, r3
 8000550:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000552:	4293      	cmp	r3, r2
 8000554:	dbec      	blt.n	8000530 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>
		q_Push(&pkt);
 8000556:	f107 0310 	add.w	r3, r7, #16
 800055a:	4618      	mov	r0, r3
 800055c:	f000 f872 	bl	8000644 <q_Push>
}
 8000560:	bf00      	nop
 8000562:	3740      	adds	r7, #64	; 0x40
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}

08000568 <CAN_Send_Packet>:
 * Handle CAN packet send.
 * @param TxHeader
 * @param TxData
 * @return
 */
uint8_t CAN_Send_Packet(CAN_TxHeaderTypeDef *TxHeader, uint8_t *TxData ) {
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
 8000570:	6039      	str	r1, [r7, #0]

	while(HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0);
 8000572:	bf00      	nop
 8000574:	480b      	ldr	r0, [pc, #44]	; (80005a4 <CAN_Send_Packet+0x3c>)
 8000576:	f002 ff2e 	bl	80033d6 <HAL_CAN_GetTxMailboxesFreeLevel>
 800057a:	4603      	mov	r3, r0
 800057c:	2b00      	cmp	r3, #0
 800057e:	d0f9      	beq.n	8000574 <CAN_Send_Packet+0xc>

    if(HAL_CAN_AddTxMessage(&hcan, TxHeader, TxData, &TxMailbox) != HAL_OK)
 8000580:	4b09      	ldr	r3, [pc, #36]	; (80005a8 <CAN_Send_Packet+0x40>)
 8000582:	683a      	ldr	r2, [r7, #0]
 8000584:	6879      	ldr	r1, [r7, #4]
 8000586:	4807      	ldr	r0, [pc, #28]	; (80005a4 <CAN_Send_Packet+0x3c>)
 8000588:	f002 fe56 	bl	8003238 <HAL_CAN_AddTxMessage>
 800058c:	4603      	mov	r3, r0
 800058e:	2b00      	cmp	r3, #0
 8000590:	d003      	beq.n	800059a <CAN_Send_Packet+0x32>
    {
#ifdef DEBUG_PRINT_UART

            println("ER SEND %u %08lX", 8, hcan.ErrorCode);
#endif
            return hcan.ErrorCode;
 8000592:	4b04      	ldr	r3, [pc, #16]	; (80005a4 <CAN_Send_Packet+0x3c>)
 8000594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000596:	b2db      	uxtb	r3, r3
 8000598:	e000      	b.n	800059c <CAN_Send_Packet+0x34>
    }
    else return IS_OK;
 800059a:	2300      	movs	r3, #0

}
 800059c:	4618      	mov	r0, r3
 800059e:	3708      	adds	r7, #8
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	200000f0 	.word	0x200000f0
 80005a8:	200000ec 	.word	0x200000ec

080005ac <q_Init>:

/**
 * Initialize queue
 * @param q_size
 */
void q_Init(int q_size) {
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
	qpkt.size = q_size;
 80005b4:	4a08      	ldr	r2, [pc, #32]	; (80005d8 <q_Init+0x2c>)
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	60d3      	str	r3, [r2, #12]
	qpkt.count = 0;
 80005ba:	4b07      	ldr	r3, [pc, #28]	; (80005d8 <q_Init+0x2c>)
 80005bc:	2200      	movs	r2, #0
 80005be:	609a      	str	r2, [r3, #8]
	qpkt.first = NULL;
 80005c0:	4b05      	ldr	r3, [pc, #20]	; (80005d8 <q_Init+0x2c>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	601a      	str	r2, [r3, #0]
	qpkt.last = NULL;
 80005c6:	4b04      	ldr	r3, [pc, #16]	; (80005d8 <q_Init+0x2c>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	605a      	str	r2, [r3, #4]
}
 80005cc:	bf00      	nop
 80005ce:	370c      	adds	r7, #12
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bc80      	pop	{r7}
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	20000118 	.word	0x20000118

080005dc <q_CreateEl>:
 *
 * Create new queue element and copy packet contents in it
 * @param pkt
 * @return
 */
QueueEl* q_CreateEl(CanPacket* pkt) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]

	QueueEl* el = malloc(sizeof(QueueEl));
 80005e4:	2008      	movs	r0, #8
 80005e6:	f005 fb49 	bl	8005c7c <malloc>
 80005ea:	4603      	mov	r3, r0
 80005ec:	60fb      	str	r3, [r7, #12]
	if (el == NULL) { SMHome_error(RC_NO_MEM); }
 80005ee:	68fb      	ldr	r3, [r7, #12]
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d102      	bne.n	80005fa <q_CreateEl+0x1e>
 80005f4:	206a      	movs	r0, #106	; 0x6a
 80005f6:	f000 fb19 	bl	8000c2c <SMHome_error>

	el->pkt = malloc(sizeof(CanPacket));
 80005fa:	200e      	movs	r0, #14
 80005fc:	f005 fb3e 	bl	8005c7c <malloc>
 8000600:	4603      	mov	r3, r0
 8000602:	461a      	mov	r2, r3
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	601a      	str	r2, [r3, #0]
	if (el->pkt == NULL) { SMHome_error(RC_NO_MEM); }
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	2b00      	cmp	r3, #0
 800060e:	d102      	bne.n	8000616 <q_CreateEl+0x3a>
 8000610:	206a      	movs	r0, #106	; 0x6a
 8000612:	f000 fb0b 	bl	8000c2c <SMHome_error>

	memcpy(el->pkt, pkt, sizeof(CanPacket));
 8000616:	68fb      	ldr	r3, [r7, #12]
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	220e      	movs	r2, #14
 800061c:	6879      	ldr	r1, [r7, #4]
 800061e:	4618      	mov	r0, r3
 8000620:	f005 fc2c 	bl	8005e7c <memcpy>
//		memcpy(el->pkt->data, pkt->data, pkt->len);
//	}
//	else {
//		el->pkt->data  = NULL;
//	}
	return el;
 8000624:	68fb      	ldr	r3, [r7, #12]
}
 8000626:	4618      	mov	r0, r3
 8000628:	3710      	adds	r7, #16
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}

0800062e <q_ClearPkt>:
/**
 *
 * Free memory of packet saved in queue
 * @param el
 */
void q_ClearPkt(CanPacket* pkt) {
 800062e:	b580      	push	{r7, lr}
 8000630:	b082      	sub	sp, #8
 8000632:	af00      	add	r7, sp, #0
 8000634:	6078      	str	r0, [r7, #4]
//	if ((pkt->len > 0 ) && (pkt->data != NULL)) {
//		free(pkt->data);
//	}
	free(pkt);
 8000636:	6878      	ldr	r0, [r7, #4]
 8000638:	f005 fb28 	bl	8005c8c <free>
}
 800063c:	bf00      	nop
 800063e:	3708      	adds	r7, #8
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}

08000644 <q_Push>:
 *
 * Insert new packet in queue.
 * @param the packed
 * @return queue element with new packet or NULL in queue is full
 */
QueueEl* q_Push(CanPacket* pkt) {
 8000644:	b580      	push	{r7, lr}
 8000646:	b084      	sub	sp, #16
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
	QueueEl* el = NULL;
 800064c:	2300      	movs	r3, #0
 800064e:	60fb      	str	r3, [r7, #12]

	if (qpkt.count < qpkt.size) {
 8000650:	4b14      	ldr	r3, [pc, #80]	; (80006a4 <q_Push+0x60>)
 8000652:	689a      	ldr	r2, [r3, #8]
 8000654:	4b13      	ldr	r3, [pc, #76]	; (80006a4 <q_Push+0x60>)
 8000656:	68db      	ldr	r3, [r3, #12]
 8000658:	429a      	cmp	r2, r3
 800065a:	da1d      	bge.n	8000698 <q_Push+0x54>
		el = q_CreateEl(pkt);
 800065c:	6878      	ldr	r0, [r7, #4]
 800065e:	f7ff ffbd 	bl	80005dc <q_CreateEl>
 8000662:	60f8      	str	r0, [r7, #12]
		el->next = NULL;
 8000664:	68fb      	ldr	r3, [r7, #12]
 8000666:	2200      	movs	r2, #0
 8000668:	605a      	str	r2, [r3, #4]

		if ( qpkt.count == 0 ) {
 800066a:	4b0e      	ldr	r3, [pc, #56]	; (80006a4 <q_Push+0x60>)
 800066c:	689b      	ldr	r3, [r3, #8]
 800066e:	2b00      	cmp	r3, #0
 8000670:	d106      	bne.n	8000680 <q_Push+0x3c>
			qpkt.last = el;
 8000672:	4a0c      	ldr	r2, [pc, #48]	; (80006a4 <q_Push+0x60>)
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	6053      	str	r3, [r2, #4]
			qpkt.first = el;
 8000678:	4a0a      	ldr	r2, [pc, #40]	; (80006a4 <q_Push+0x60>)
 800067a:	68fb      	ldr	r3, [r7, #12]
 800067c:	6013      	str	r3, [r2, #0]
 800067e:	e006      	b.n	800068e <q_Push+0x4a>
		}
		else {
			qpkt.last->next = el;
 8000680:	4b08      	ldr	r3, [pc, #32]	; (80006a4 <q_Push+0x60>)
 8000682:	685b      	ldr	r3, [r3, #4]
 8000684:	68fa      	ldr	r2, [r7, #12]
 8000686:	605a      	str	r2, [r3, #4]
			qpkt.last = el;
 8000688:	4a06      	ldr	r2, [pc, #24]	; (80006a4 <q_Push+0x60>)
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	6053      	str	r3, [r2, #4]
		}

		qpkt.count++;
 800068e:	4b05      	ldr	r3, [pc, #20]	; (80006a4 <q_Push+0x60>)
 8000690:	689b      	ldr	r3, [r3, #8]
 8000692:	3301      	adds	r3, #1
 8000694:	4a03      	ldr	r2, [pc, #12]	; (80006a4 <q_Push+0x60>)
 8000696:	6093      	str	r3, [r2, #8]
	}
	return el;
 8000698:	68fb      	ldr	r3, [r7, #12]
}
 800069a:	4618      	mov	r0, r3
 800069c:	3710      	adds	r7, #16
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	20000118 	.word	0x20000118

080006a8 <q_Pop>:
 *
 *   Remove first saved element in queue and free elements memory.
 *   Packet steel need to be removed by  q_ClearPkt
 * @return saved packet
 */
CanPacket* q_Pop() {
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af00      	add	r7, sp, #0
	if ((qpkt.count > 0 ) && (qpkt.first != NULL)) {
 80006ae:	4b12      	ldr	r3, [pc, #72]	; (80006f8 <q_Pop+0x50>)
 80006b0:	689b      	ldr	r3, [r3, #8]
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	dd1a      	ble.n	80006ec <q_Pop+0x44>
 80006b6:	4b10      	ldr	r3, [pc, #64]	; (80006f8 <q_Pop+0x50>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d016      	beq.n	80006ec <q_Pop+0x44>
		QueueEl* el = qpkt.first;
 80006be:	4b0e      	ldr	r3, [pc, #56]	; (80006f8 <q_Pop+0x50>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	607b      	str	r3, [r7, #4]
		qpkt.first = el->next;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	685b      	ldr	r3, [r3, #4]
 80006c8:	4a0b      	ldr	r2, [pc, #44]	; (80006f8 <q_Pop+0x50>)
 80006ca:	6013      	str	r3, [r2, #0]
		el->next = NULL;
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	2200      	movs	r2, #0
 80006d0:	605a      	str	r2, [r3, #4]
		qpkt.count--;
 80006d2:	4b09      	ldr	r3, [pc, #36]	; (80006f8 <q_Pop+0x50>)
 80006d4:	689b      	ldr	r3, [r3, #8]
 80006d6:	3b01      	subs	r3, #1
 80006d8:	4a07      	ldr	r2, [pc, #28]	; (80006f8 <q_Pop+0x50>)
 80006da:	6093      	str	r3, [r2, #8]

		CanPacket* ret = el->pkt;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	603b      	str	r3, [r7, #0]
		free(el);
 80006e2:	6878      	ldr	r0, [r7, #4]
 80006e4:	f005 fad2 	bl	8005c8c <free>
		return ret;
 80006e8:	683b      	ldr	r3, [r7, #0]
 80006ea:	e000      	b.n	80006ee <q_Pop+0x46>
	}
	return NULL;
 80006ec:	2300      	movs	r3, #0
}
 80006ee:	4618      	mov	r0, r3
 80006f0:	3708      	adds	r7, #8
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	20000118 	.word	0x20000118

080006fc <q_isEmpty>:

bool q_isFull() {
	return qpkt.size == qpkt.count;
}

bool q_isEmpty() {
 80006fc:	b480      	push	{r7}
 80006fe:	af00      	add	r7, sp, #0
	if (qpkt.count == 0 ) return true;
 8000700:	4b05      	ldr	r3, [pc, #20]	; (8000718 <q_isEmpty+0x1c>)
 8000702:	689b      	ldr	r3, [r3, #8]
 8000704:	2b00      	cmp	r3, #0
 8000706:	d101      	bne.n	800070c <q_isEmpty+0x10>
 8000708:	2301      	movs	r3, #1
 800070a:	e000      	b.n	800070e <q_isEmpty+0x12>
	return false;
 800070c:	2300      	movs	r3, #0
}
 800070e:	4618      	mov	r0, r3
 8000710:	46bd      	mov	sp, r7
 8000712:	bc80      	pop	{r7}
 8000714:	4770      	bx	lr
 8000716:	bf00      	nop
 8000718:	20000118 	.word	0x20000118

0800071c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000722:	4b0c      	ldr	r3, [pc, #48]	; (8000754 <MX_DMA_Init+0x38>)
 8000724:	695b      	ldr	r3, [r3, #20]
 8000726:	4a0b      	ldr	r2, [pc, #44]	; (8000754 <MX_DMA_Init+0x38>)
 8000728:	f043 0301 	orr.w	r3, r3, #1
 800072c:	6153      	str	r3, [r2, #20]
 800072e:	4b09      	ldr	r3, [pc, #36]	; (8000754 <MX_DMA_Init+0x38>)
 8000730:	695b      	ldr	r3, [r3, #20]
 8000732:	f003 0301 	and.w	r3, r3, #1
 8000736:	607b      	str	r3, [r7, #4]
 8000738:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800073a:	2200      	movs	r2, #0
 800073c:	2100      	movs	r1, #0
 800073e:	200b      	movs	r0, #11
 8000740:	f003 fad9 	bl	8003cf6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000744:	200b      	movs	r0, #11
 8000746:	f003 faf2 	bl	8003d2e <HAL_NVIC_EnableIRQ>

}
 800074a:	bf00      	nop
 800074c:	3708      	adds	r7, #8
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	40021000 	.word	0x40021000

08000758 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b088      	sub	sp, #32
 800075c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800075e:	f107 0310 	add.w	r3, r7, #16
 8000762:	2200      	movs	r2, #0
 8000764:	601a      	str	r2, [r3, #0]
 8000766:	605a      	str	r2, [r3, #4]
 8000768:	609a      	str	r2, [r3, #8]
 800076a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800076c:	4b37      	ldr	r3, [pc, #220]	; (800084c <MX_GPIO_Init+0xf4>)
 800076e:	699b      	ldr	r3, [r3, #24]
 8000770:	4a36      	ldr	r2, [pc, #216]	; (800084c <MX_GPIO_Init+0xf4>)
 8000772:	f043 0320 	orr.w	r3, r3, #32
 8000776:	6193      	str	r3, [r2, #24]
 8000778:	4b34      	ldr	r3, [pc, #208]	; (800084c <MX_GPIO_Init+0xf4>)
 800077a:	699b      	ldr	r3, [r3, #24]
 800077c:	f003 0320 	and.w	r3, r3, #32
 8000780:	60fb      	str	r3, [r7, #12]
 8000782:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000784:	4b31      	ldr	r3, [pc, #196]	; (800084c <MX_GPIO_Init+0xf4>)
 8000786:	699b      	ldr	r3, [r3, #24]
 8000788:	4a30      	ldr	r2, [pc, #192]	; (800084c <MX_GPIO_Init+0xf4>)
 800078a:	f043 0308 	orr.w	r3, r3, #8
 800078e:	6193      	str	r3, [r2, #24]
 8000790:	4b2e      	ldr	r3, [pc, #184]	; (800084c <MX_GPIO_Init+0xf4>)
 8000792:	699b      	ldr	r3, [r3, #24]
 8000794:	f003 0308 	and.w	r3, r3, #8
 8000798:	60bb      	str	r3, [r7, #8]
 800079a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800079c:	4b2b      	ldr	r3, [pc, #172]	; (800084c <MX_GPIO_Init+0xf4>)
 800079e:	699b      	ldr	r3, [r3, #24]
 80007a0:	4a2a      	ldr	r2, [pc, #168]	; (800084c <MX_GPIO_Init+0xf4>)
 80007a2:	f043 0304 	orr.w	r3, r3, #4
 80007a6:	6193      	str	r3, [r2, #24]
 80007a8:	4b28      	ldr	r3, [pc, #160]	; (800084c <MX_GPIO_Init+0xf4>)
 80007aa:	699b      	ldr	r3, [r3, #24]
 80007ac:	f003 0304 	and.w	r3, r3, #4
 80007b0:	607b      	str	r3, [r7, #4]
 80007b2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SIG_RL2_Pin|SIG_RL1_Pin, GPIO_PIN_RESET);
 80007b4:	2200      	movs	r2, #0
 80007b6:	f44f 7140 	mov.w	r1, #768	; 0x300
 80007ba:	4825      	ldr	r0, [pc, #148]	; (8000850 <MX_GPIO_Init+0xf8>)
 80007bc:	f003 ffad 	bl	800471a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SW2_Pin|SW1_Pin;
 80007c0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80007c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007c6:	2300      	movs	r3, #0
 80007c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ca:	2300      	movs	r3, #0
 80007cc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007ce:	f107 0310 	add.w	r3, r7, #16
 80007d2:	4619      	mov	r1, r3
 80007d4:	481e      	ldr	r0, [pc, #120]	; (8000850 <MX_GPIO_Init+0xf8>)
 80007d6:	f003 fd59 	bl	800428c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = ADDR_B8_Pin|ADDR_B7_Pin|ADDR_B6_Pin|ADDR_B5_Pin
 80007da:	f24f 0320 	movw	r3, #61472	; 0xf020
 80007de:	613b      	str	r3, [r7, #16]
                          |ADDR_B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007e0:	2300      	movs	r3, #0
 80007e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007e4:	2301      	movs	r3, #1
 80007e6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007e8:	f107 0310 	add.w	r3, r7, #16
 80007ec:	4619      	mov	r1, r3
 80007ee:	4818      	ldr	r0, [pc, #96]	; (8000850 <MX_GPIO_Init+0xf8>)
 80007f0:	f003 fd4c 	bl	800428c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = ADDR_B4_Pin|ADDR_B3_Pin|ADDR_B2_Pin;
 80007f4:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80007f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007fa:	2300      	movs	r3, #0
 80007fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007fe:	2301      	movs	r3, #1
 8000800:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000802:	f107 0310 	add.w	r3, r7, #16
 8000806:	4619      	mov	r1, r3
 8000808:	4812      	ldr	r0, [pc, #72]	; (8000854 <MX_GPIO_Init+0xfc>)
 800080a:	f003 fd3f 	bl	800428c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800080e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000812:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000814:	2303      	movs	r3, #3
 8000816:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000818:	f107 0310 	add.w	r3, r7, #16
 800081c:	4619      	mov	r1, r3
 800081e:	480d      	ldr	r0, [pc, #52]	; (8000854 <MX_GPIO_Init+0xfc>)
 8000820:	f003 fd34 	bl	800428c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SIG_RL2_Pin|SIG_RL1_Pin;
 8000824:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000828:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800082a:	2301      	movs	r3, #1
 800082c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800082e:	2302      	movs	r3, #2
 8000830:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000832:	2302      	movs	r3, #2
 8000834:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000836:	f107 0310 	add.w	r3, r7, #16
 800083a:	4619      	mov	r1, r3
 800083c:	4804      	ldr	r0, [pc, #16]	; (8000850 <MX_GPIO_Init+0xf8>)
 800083e:	f003 fd25 	bl	800428c <HAL_GPIO_Init>

}
 8000842:	bf00      	nop
 8000844:	3720      	adds	r7, #32
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	40021000 	.word	0x40021000
 8000850:	40010c00 	.word	0x40010c00
 8000854:	40010800 	.word	0x40010800

08000858 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	#define LOCAL_UID_BASE 0x1FFFF7E8

	idBase0 = (uint16_t*)(LOCAL_UID_BASE);
 800085e:	4b68      	ldr	r3, [pc, #416]	; (8000a00 <main+0x1a8>)
 8000860:	4a68      	ldr	r2, [pc, #416]	; (8000a04 <main+0x1ac>)
 8000862:	601a      	str	r2, [r3, #0]
	idBase1 = (uint16_t*)(LOCAL_UID_BASE + 0x02);
 8000864:	4b68      	ldr	r3, [pc, #416]	; (8000a08 <main+0x1b0>)
 8000866:	4a69      	ldr	r2, [pc, #420]	; (8000a0c <main+0x1b4>)
 8000868:	601a      	str	r2, [r3, #0]
	idBase2 = (uint32_t*)(LOCAL_UID_BASE + 0x04);
 800086a:	4b69      	ldr	r3, [pc, #420]	; (8000a10 <main+0x1b8>)
 800086c:	4a69      	ldr	r2, [pc, #420]	; (8000a14 <main+0x1bc>)
 800086e:	601a      	str	r2, [r3, #0]
	idBase3 = (uint32_t*)(LOCAL_UID_BASE + 0x08);
 8000870:	4b69      	ldr	r3, [pc, #420]	; (8000a18 <main+0x1c0>)
 8000872:	4a6a      	ldr	r2, [pc, #424]	; (8000a1c <main+0x1c4>)
 8000874:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000876:	f001 fcd1 	bl	800221c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800087a:	f000 f8e1 	bl	8000a40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800087e:	f7ff ff6b 	bl	8000758 <MX_GPIO_Init>
  MX_DMA_Init();
 8000882:	f7ff ff4b 	bl	800071c <MX_DMA_Init>
  MX_CAN_Init();
 8000886:	f7ff fd1d 	bl	80002c4 <MX_CAN_Init>
  MX_TIM2_Init();
 800088a:	f001 fc1b 	bl	80020c4 <MX_TIM2_Init>
  MX_ADC1_Init();
 800088e:	f7ff fc65 	bl	800015c <MX_ADC1_Init>
  MX_RTC_Init();
 8000892:	f000 f959 	bl	8000b48 <MX_RTC_Init>
//	println("Init done.");
//	println("UID: %4x-%4x-%8lx-%8lx", *idBase0, *idBase1, *idBase2, *idBase3);


	//***   Read CAN address
	THIS_CANID = 0x0;
 8000896:	4b62      	ldr	r3, [pc, #392]	; (8000a20 <main+0x1c8>)
 8000898:	2200      	movs	r2, #0
 800089a:	701a      	strb	r2, [r3, #0]
	//  Set can master addr to broadcast
	CAN_Masters[0] = 0xFF;
 800089c:	4b61      	ldr	r3, [pc, #388]	; (8000a24 <main+0x1cc>)
 800089e:	22ff      	movs	r2, #255	; 0xff
 80008a0:	701a      	strb	r2, [r3, #0]

	if ( HAL_GPIO_ReadPin(GPIOB, ADDR_B1_Pin) == GPIO_PIN_RESET) {
 80008a2:	2120      	movs	r1, #32
 80008a4:	4860      	ldr	r0, [pc, #384]	; (8000a28 <main+0x1d0>)
 80008a6:	f003 ff21 	bl	80046ec <HAL_GPIO_ReadPin>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d106      	bne.n	80008be <main+0x66>
		THIS_CANID = THIS_CANID | 1;
 80008b0:	4b5b      	ldr	r3, [pc, #364]	; (8000a20 <main+0x1c8>)
 80008b2:	781b      	ldrb	r3, [r3, #0]
 80008b4:	f043 0301 	orr.w	r3, r3, #1
 80008b8:	b2da      	uxtb	r2, r3
 80008ba:	4b59      	ldr	r3, [pc, #356]	; (8000a20 <main+0x1c8>)
 80008bc:	701a      	strb	r2, [r3, #0]
	}
	if ( HAL_GPIO_ReadPin(GPIOA, ADDR_B2_Pin) == GPIO_PIN_RESET) {
 80008be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008c2:	485a      	ldr	r0, [pc, #360]	; (8000a2c <main+0x1d4>)
 80008c4:	f003 ff12 	bl	80046ec <HAL_GPIO_ReadPin>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d106      	bne.n	80008dc <main+0x84>
		THIS_CANID = THIS_CANID | (1 << 1);
 80008ce:	4b54      	ldr	r3, [pc, #336]	; (8000a20 <main+0x1c8>)
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	f043 0302 	orr.w	r3, r3, #2
 80008d6:	b2da      	uxtb	r2, r3
 80008d8:	4b51      	ldr	r3, [pc, #324]	; (8000a20 <main+0x1c8>)
 80008da:	701a      	strb	r2, [r3, #0]
	}
	if ( HAL_GPIO_ReadPin(GPIOA, ADDR_B3_Pin) == GPIO_PIN_RESET) {
 80008dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008e0:	4852      	ldr	r0, [pc, #328]	; (8000a2c <main+0x1d4>)
 80008e2:	f003 ff03 	bl	80046ec <HAL_GPIO_ReadPin>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d106      	bne.n	80008fa <main+0xa2>
		THIS_CANID = THIS_CANID | (1 << 2);
 80008ec:	4b4c      	ldr	r3, [pc, #304]	; (8000a20 <main+0x1c8>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	f043 0304 	orr.w	r3, r3, #4
 80008f4:	b2da      	uxtb	r2, r3
 80008f6:	4b4a      	ldr	r3, [pc, #296]	; (8000a20 <main+0x1c8>)
 80008f8:	701a      	strb	r2, [r3, #0]
	}
	if ( HAL_GPIO_ReadPin(GPIOA, ADDR_B4_Pin) == GPIO_PIN_RESET) {
 80008fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008fe:	484b      	ldr	r0, [pc, #300]	; (8000a2c <main+0x1d4>)
 8000900:	f003 fef4 	bl	80046ec <HAL_GPIO_ReadPin>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d106      	bne.n	8000918 <main+0xc0>
		THIS_CANID = THIS_CANID | (1 << 3);
 800090a:	4b45      	ldr	r3, [pc, #276]	; (8000a20 <main+0x1c8>)
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	f043 0308 	orr.w	r3, r3, #8
 8000912:	b2da      	uxtb	r2, r3
 8000914:	4b42      	ldr	r3, [pc, #264]	; (8000a20 <main+0x1c8>)
 8000916:	701a      	strb	r2, [r3, #0]
	}
	if ( HAL_GPIO_ReadPin(GPIOB, ADDR_B5_Pin) == GPIO_PIN_RESET) {
 8000918:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800091c:	4842      	ldr	r0, [pc, #264]	; (8000a28 <main+0x1d0>)
 800091e:	f003 fee5 	bl	80046ec <HAL_GPIO_ReadPin>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d106      	bne.n	8000936 <main+0xde>
		THIS_CANID = THIS_CANID | (1 << 4);
 8000928:	4b3d      	ldr	r3, [pc, #244]	; (8000a20 <main+0x1c8>)
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	f043 0310 	orr.w	r3, r3, #16
 8000930:	b2da      	uxtb	r2, r3
 8000932:	4b3b      	ldr	r3, [pc, #236]	; (8000a20 <main+0x1c8>)
 8000934:	701a      	strb	r2, [r3, #0]
	}
	if ( HAL_GPIO_ReadPin(GPIOB, ADDR_B6_Pin) == GPIO_PIN_RESET) {
 8000936:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800093a:	483b      	ldr	r0, [pc, #236]	; (8000a28 <main+0x1d0>)
 800093c:	f003 fed6 	bl	80046ec <HAL_GPIO_ReadPin>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d106      	bne.n	8000954 <main+0xfc>
		THIS_CANID = THIS_CANID | (1 << 5);
 8000946:	4b36      	ldr	r3, [pc, #216]	; (8000a20 <main+0x1c8>)
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	f043 0320 	orr.w	r3, r3, #32
 800094e:	b2da      	uxtb	r2, r3
 8000950:	4b33      	ldr	r3, [pc, #204]	; (8000a20 <main+0x1c8>)
 8000952:	701a      	strb	r2, [r3, #0]
	}
	if ( HAL_GPIO_ReadPin(GPIOB, ADDR_B7_Pin) == GPIO_PIN_RESET) {
 8000954:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000958:	4833      	ldr	r0, [pc, #204]	; (8000a28 <main+0x1d0>)
 800095a:	f003 fec7 	bl	80046ec <HAL_GPIO_ReadPin>
 800095e:	4603      	mov	r3, r0
 8000960:	2b00      	cmp	r3, #0
 8000962:	d106      	bne.n	8000972 <main+0x11a>
		THIS_CANID = THIS_CANID | (1 << 6);
 8000964:	4b2e      	ldr	r3, [pc, #184]	; (8000a20 <main+0x1c8>)
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800096c:	b2da      	uxtb	r2, r3
 800096e:	4b2c      	ldr	r3, [pc, #176]	; (8000a20 <main+0x1c8>)
 8000970:	701a      	strb	r2, [r3, #0]
	}
	if ( HAL_GPIO_ReadPin(GPIOB, ADDR_B8_Pin) == GPIO_PIN_RESET) {
 8000972:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000976:	482c      	ldr	r0, [pc, #176]	; (8000a28 <main+0x1d0>)
 8000978:	f003 feb8 	bl	80046ec <HAL_GPIO_ReadPin>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d106      	bne.n	8000990 <main+0x138>
		THIS_CANID = THIS_CANID | (1 << 7);;
 8000982:	4b27      	ldr	r3, [pc, #156]	; (8000a20 <main+0x1c8>)
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800098a:	b2da      	uxtb	r2, r3
 800098c:	4b24      	ldr	r3, [pc, #144]	; (8000a20 <main+0x1c8>)
 800098e:	701a      	strb	r2, [r3, #0]
	}


	//  Sensors DB Init
	Sensor_DB_Init();
 8000990:	f000 fd70 	bl	8001474 <Sensor_DB_Init>
	q_Init(CAN_RX_STCK_SIZE);
 8000994:	2005      	movs	r0, #5
 8000996:	f7ff fe09 	bl	80005ac <q_Init>

	// CAN interface start
	//  See https://www.youtube.com/watch?v=KHNRftBa1Vc&list=PLGJHXpiemDq2U8F76MoQS7IdQG_yxS1WB&index=24
	HAL_CAN_Start(&hcan);
 800099a:	4825      	ldr	r0, [pc, #148]	; (8000a30 <main+0x1d8>)
 800099c:	f002 fc08 	bl	80031b0 <HAL_CAN_Start>
	CAN_ListenFilter_Init(&hcan, THIS_CANID);
 80009a0:	4b1f      	ldr	r3, [pc, #124]	; (8000a20 <main+0x1c8>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	4619      	mov	r1, r3
 80009a6:	4822      	ldr	r0, [pc, #136]	; (8000a30 <main+0x1d8>)
 80009a8:	f7ff fd1e 	bl	80003e8 <CAN_ListenFilter_Init>
	HAL_CAN_ActivateNotification(&hcan,CAN_IT_RX_FIFO0_MSG_PENDING);
 80009ac:	2102      	movs	r1, #2
 80009ae:	4820      	ldr	r0, [pc, #128]	; (8000a30 <main+0x1d8>)
 80009b0:	f002 fe66 	bl	8003680 <HAL_CAN_ActivateNotification>

	HAL_ADCEx_Calibration_Start(&hadc1);
 80009b4:	481f      	ldr	r0, [pc, #124]	; (8000a34 <main+0x1dc>)
 80009b6:	f002 f989 	bl	8002ccc <HAL_ADCEx_Calibration_Start>

	SMH_ADC_RunConversation();
 80009ba:	f001 f8dd 	bl	8001b78 <SMH_ADC_RunConversation>

	//TODO: Load saved configuration.

	// https://www.micropeta.com/video62
	// Start timer for 1 sec. interrupt.
	HAL_TIM_Base_Start_IT(&htim2);
 80009be:	481e      	ldr	r0, [pc, #120]	; (8000a38 <main+0x1e0>)
 80009c0:	f004 fdc4 	bl	800554c <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	sleepMode();
 80009c4:	f000 f89c 	bl	8000b00 <sleepMode>

	while (!q_isEmpty()) {
 80009c8:	e008      	b.n	80009dc <main+0x184>
		CanPacket* pkt = q_Pop();
 80009ca:	f7ff fe6d 	bl	80006a8 <q_Pop>
 80009ce:	6078      	str	r0, [r7, #4]
		SMHome_InputSelector(pkt);
 80009d0:	6878      	ldr	r0, [r7, #4]
 80009d2:	f000 f931 	bl	8000c38 <SMHome_InputSelector>
		q_ClearPkt(pkt);
 80009d6:	6878      	ldr	r0, [r7, #4]
 80009d8:	f7ff fe29 	bl	800062e <q_ClearPkt>
	while (!q_isEmpty()) {
 80009dc:	f7ff fe8e 	bl	80006fc <q_isEmpty>
 80009e0:	4603      	mov	r3, r0
 80009e2:	f083 0301 	eor.w	r3, r3, #1
 80009e6:	b2db      	uxtb	r3, r3
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d1ee      	bne.n	80009ca <main+0x172>
	}

	if (doPolling) {
 80009ec:	4b13      	ldr	r3, [pc, #76]	; (8000a3c <main+0x1e4>)
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d0e7      	beq.n	80009c4 <main+0x16c>
		SMH_SensorDOPolling();
 80009f4:	f001 f984 	bl	8001d00 <SMH_SensorDOPolling>
		doPolling = false;
 80009f8:	4b10      	ldr	r3, [pc, #64]	; (8000a3c <main+0x1e4>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	701a      	strb	r2, [r3, #0]
	sleepMode();
 80009fe:	e7e1      	b.n	80009c4 <main+0x16c>
 8000a00:	20000128 	.word	0x20000128
 8000a04:	1ffff7e8 	.word	0x1ffff7e8
 8000a08:	2000012c 	.word	0x2000012c
 8000a0c:	1ffff7ea 	.word	0x1ffff7ea
 8000a10:	20000130 	.word	0x20000130
 8000a14:	1ffff7ec 	.word	0x1ffff7ec
 8000a18:	20000134 	.word	0x20000134
 8000a1c:	1ffff7f0 	.word	0x1ffff7f0
 8000a20:	20000138 	.word	0x20000138
 8000a24:	2000013c 	.word	0x2000013c
 8000a28:	40010c00 	.word	0x40010c00
 8000a2c:	40010800 	.word	0x40010800
 8000a30:	200000f0 	.word	0x200000f0
 8000a34:	20000078 	.word	0x20000078
 8000a38:	2000018c 	.word	0x2000018c
 8000a3c:	20000139 	.word	0x20000139

08000a40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b094      	sub	sp, #80	; 0x50
 8000a44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a46:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a4a:	2228      	movs	r2, #40	; 0x28
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f005 f9d0 	bl	8005df4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a54:	f107 0314 	add.w	r3, r7, #20
 8000a58:	2200      	movs	r2, #0
 8000a5a:	601a      	str	r2, [r3, #0]
 8000a5c:	605a      	str	r2, [r3, #4]
 8000a5e:	609a      	str	r2, [r3, #8]
 8000a60:	60da      	str	r2, [r3, #12]
 8000a62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a64:	1d3b      	adds	r3, r7, #4
 8000a66:	2200      	movs	r2, #0
 8000a68:	601a      	str	r2, [r3, #0]
 8000a6a:	605a      	str	r2, [r3, #4]
 8000a6c:	609a      	str	r2, [r3, #8]
 8000a6e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000a70:	2309      	movs	r3, #9
 8000a72:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a74:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a78:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000a82:	2301      	movs	r3, #1
 8000a84:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a86:	2302      	movs	r3, #2
 8000a88:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a8a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a8e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000a90:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000a94:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a96:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f003 fe96 	bl	80047cc <HAL_RCC_OscConfig>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000aa6:	f000 f849 	bl	8000b3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aaa:	230f      	movs	r3, #15
 8000aac:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000aae:	2302      	movs	r3, #2
 8000ab0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ab6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000aba:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000abc:	2300      	movs	r3, #0
 8000abe:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ac0:	f107 0314 	add.w	r3, r7, #20
 8000ac4:	2102      	movs	r1, #2
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f004 f902 	bl	8004cd0 <HAL_RCC_ClockConfig>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d001      	beq.n	8000ad6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000ad2:	f000 f833 	bl	8000b3c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 8000ad6:	2303      	movs	r3, #3
 8000ad8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000ada:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ade:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000ae0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ae4:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ae6:	1d3b      	adds	r3, r7, #4
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f004 fa6b 	bl	8004fc4 <HAL_RCCEx_PeriphCLKConfig>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d001      	beq.n	8000af8 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000af4:	f000 f822 	bl	8000b3c <Error_Handler>
  }
}
 8000af8:	bf00      	nop
 8000afa:	3750      	adds	r7, #80	; 0x50
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}

08000b00 <sleepMode>:
/**
  * @brief  Put CPU in sleep mode
  * @param  None
  * @retval None
  */
void sleepMode() {
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
#ifdef DEBUG_PRINT_UART
	HAL_UART_DeInit(&huart2);
#endif

	/* Stopping  Systick */
	HAL_SuspendTick();
 8000b06:	f001 fbeb 	bl	80022e0 <HAL_SuspendTick>

	__HAL_RCC_PWR_CLK_ENABLE();
 8000b0a:	4b0b      	ldr	r3, [pc, #44]	; (8000b38 <sleepMode+0x38>)
 8000b0c:	69db      	ldr	r3, [r3, #28]
 8000b0e:	4a0a      	ldr	r2, [pc, #40]	; (8000b38 <sleepMode+0x38>)
 8000b10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b14:	61d3      	str	r3, [r2, #28]
 8000b16:	4b08      	ldr	r3, [pc, #32]	; (8000b38 <sleepMode+0x38>)
 8000b18:	69db      	ldr	r3, [r3, #28]
 8000b1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b1e:	607b      	str	r3, [r7, #4]
 8000b20:	687b      	ldr	r3, [r7, #4]
	HAL_PWR_EnterSLEEPMode(0, PWR_SLEEPENTRY_WFE);
 8000b22:	2102      	movs	r1, #2
 8000b24:	2000      	movs	r0, #0
 8000b26:	f003 fe35 	bl	8004794 <HAL_PWR_EnterSLEEPMode>

	/* Starting Systick */
	HAL_ResumeTick();
 8000b2a:	f001 fbe7 	bl	80022fc <HAL_ResumeTick>

#ifdef DEBUG_PRINT_UART
	MX_USART2_UART_Init();
#endif
}
 8000b2e:	bf00      	nop
 8000b30:	3708      	adds	r7, #8
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	40021000 	.word	0x40021000

08000b3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b40:	b672      	cpsid	i
}
 8000b42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
//  println(" Global error. Halt.");
  while (1)
 8000b44:	e7fe      	b.n	8000b44 <Error_Handler+0x8>
	...

08000b48 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000b4c:	4b0a      	ldr	r3, [pc, #40]	; (8000b78 <MX_RTC_Init+0x30>)
 8000b4e:	4a0b      	ldr	r2, [pc, #44]	; (8000b7c <MX_RTC_Init+0x34>)
 8000b50:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8000b52:	4b09      	ldr	r3, [pc, #36]	; (8000b78 <MX_RTC_Init+0x30>)
 8000b54:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000b58:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8000b5a:	4b07      	ldr	r3, [pc, #28]	; (8000b78 <MX_RTC_Init+0x30>)
 8000b5c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b60:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000b62:	4805      	ldr	r0, [pc, #20]	; (8000b78 <MX_RTC_Init+0x30>)
 8000b64:	f004 fb9a 	bl	800529c <HAL_RTC_Init>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <MX_RTC_Init+0x2a>
  {
    Error_Handler();
 8000b6e:	f7ff ffe5 	bl	8000b3c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000b72:	bf00      	nop
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	20000140 	.word	0x20000140
 8000b7c:	40002800 	.word	0x40002800

08000b80 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b084      	sub	sp, #16
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a0b      	ldr	r2, [pc, #44]	; (8000bbc <HAL_RTC_MspInit+0x3c>)
 8000b8e:	4293      	cmp	r3, r2
 8000b90:	d110      	bne.n	8000bb4 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8000b92:	f003 fdf3 	bl	800477c <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8000b96:	4b0a      	ldr	r3, [pc, #40]	; (8000bc0 <HAL_RTC_MspInit+0x40>)
 8000b98:	69db      	ldr	r3, [r3, #28]
 8000b9a:	4a09      	ldr	r2, [pc, #36]	; (8000bc0 <HAL_RTC_MspInit+0x40>)
 8000b9c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000ba0:	61d3      	str	r3, [r2, #28]
 8000ba2:	4b07      	ldr	r3, [pc, #28]	; (8000bc0 <HAL_RTC_MspInit+0x40>)
 8000ba4:	69db      	ldr	r3, [r3, #28]
 8000ba6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000baa:	60fb      	str	r3, [r7, #12]
 8000bac:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000bae:	4b05      	ldr	r3, [pc, #20]	; (8000bc4 <HAL_RTC_MspInit+0x44>)
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000bb4:	bf00      	nop
 8000bb6:	3710      	adds	r7, #16
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	40002800 	.word	0x40002800
 8000bc0:	40021000 	.word	0x40021000
 8000bc4:	4242043c 	.word	0x4242043c

08000bc8 <getUpTime>:
  * @brief  Read the time counter available in RTC_CNT registers.
  *                the configuration information for RTC.
  * @retval Time counter
  */
uint32_t getUpTime()
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b085      	sub	sp, #20
 8000bcc:	af00      	add	r7, sp, #0
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	817b      	strh	r3, [r7, #10]
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	813b      	strh	r3, [r7, #8]
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	80fb      	strh	r3, [r7, #6]
  uint32_t timecounter = 0U;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	60fb      	str	r3, [r7, #12]

  high1 = READ_REG(hrtc.Instance->CNTH & RTC_CNTH_RTC_CNT);
 8000bde:	4b12      	ldr	r3, [pc, #72]	; (8000c28 <getUpTime+0x60>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	699b      	ldr	r3, [r3, #24]
 8000be4:	817b      	strh	r3, [r7, #10]
  low   = READ_REG(hrtc.Instance->CNTL & RTC_CNTL_RTC_CNT);
 8000be6:	4b10      	ldr	r3, [pc, #64]	; (8000c28 <getUpTime+0x60>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	69db      	ldr	r3, [r3, #28]
 8000bec:	80fb      	strh	r3, [r7, #6]
  high2 = READ_REG(hrtc.Instance->CNTH & RTC_CNTH_RTC_CNT);
 8000bee:	4b0e      	ldr	r3, [pc, #56]	; (8000c28 <getUpTime+0x60>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	699b      	ldr	r3, [r3, #24]
 8000bf4:	813b      	strh	r3, [r7, #8]

  if (high1 != high2)
 8000bf6:	897a      	ldrh	r2, [r7, #10]
 8000bf8:	893b      	ldrh	r3, [r7, #8]
 8000bfa:	429a      	cmp	r2, r3
 8000bfc:	d008      	beq.n	8000c10 <getUpTime+0x48>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc.Instance->CNTL & RTC_CNTL_RTC_CNT));
 8000bfe:	893b      	ldrh	r3, [r7, #8]
 8000c00:	041a      	lsls	r2, r3, #16
 8000c02:	4b09      	ldr	r3, [pc, #36]	; (8000c28 <getUpTime+0x60>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	69db      	ldr	r3, [r3, #28]
 8000c08:	b29b      	uxth	r3, r3
 8000c0a:	4313      	orrs	r3, r2
 8000c0c:	60fb      	str	r3, [r7, #12]
 8000c0e:	e004      	b.n	8000c1a <getUpTime+0x52>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8000c10:	897b      	ldrh	r3, [r7, #10]
 8000c12:	041a      	lsls	r2, r3, #16
 8000c14:	88fb      	ldrh	r3, [r7, #6]
 8000c16:	4313      	orrs	r3, r2
 8000c18:	60fb      	str	r3, [r7, #12]
  }

  return timecounter;
 8000c1a:	68fb      	ldr	r3, [r7, #12]
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	3714      	adds	r7, #20
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bc80      	pop	{r7}
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	20000140 	.word	0x20000140

08000c2c <SMHome_error>:
 */

#include "smhome_errors.h"
#include "main.h"

void SMHome_error(int error_num) {
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]

	  while (1) {
 8000c34:	e7fe      	b.n	8000c34 <SMHome_error+0x8>
	...

08000c38 <SMHome_InputSelector>:
 * Main entry pint for select action by received CAN packet.
 * Processed one packet (first in queue). After processed^ packet deleted from queue.
 *
 * @param q_get
 */
void SMHome_InputSelector(CanPacket* pkt) {
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b086      	sub	sp, #24
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]

	uint8_t rc = 0;
 8000c40:	2300      	movs	r3, #0
 8000c42:	75fb      	strb	r3, [r7, #23]

	CanAddr from_me;
	from_me.port = pkt->dest.port; // We receive request for this port (sensor)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	785b      	ldrb	r3, [r3, #1]
 8000c48:	727b      	strb	r3, [r7, #9]
	from_me.addr = THIS_CANID;
 8000c4a:	4b34      	ldr	r3, [pc, #208]	; (8000d1c <SMHome_InputSelector+0xe4>)
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	723b      	strb	r3, [r7, #8]
	CanAddr* reply_to_addr = &(pkt->src);
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	3302      	adds	r3, #2
 8000c54:	613b      	str	r3, [r7, #16]
	CanAddr* from = &from_me;
 8000c56:	f107 0308 	add.w	r3, r7, #8
 8000c5a:	60fb      	str	r3, [r7, #12]

	switch (pkt->cmd) {
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	791b      	ldrb	r3, [r3, #4]
 8000c60:	2b08      	cmp	r3, #8
 8000c62:	d84a      	bhi.n	8000cfa <SMHome_InputSelector+0xc2>
 8000c64:	a201      	add	r2, pc, #4	; (adr r2, 8000c6c <SMHome_InputSelector+0x34>)
 8000c66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c6a:	bf00      	nop
 8000c6c:	08000c9f 	.word	0x08000c9f
 8000c70:	08000c91 	.word	0x08000c91
 8000c74:	08000cfb 	.word	0x08000cfb
 8000c78:	08000c9f 	.word	0x08000c9f
 8000c7c:	08000cc1 	.word	0x08000cc1
 8000c80:	08000cfb 	.word	0x08000cfb
 8000c84:	08000cfb 	.word	0x08000cfb
 8000c88:	08000cd9 	.word	0x08000cd9
 8000c8c:	08000ce7 	.word	0x08000ce7
	case CAN_CMD_GET_UID:
		rc = SMHome_SendUID(reply_to_addr, from);
 8000c90:	68f9      	ldr	r1, [r7, #12]
 8000c92:	6938      	ldr	r0, [r7, #16]
 8000c94:	f000 f88e 	bl	8000db4 <SMHome_SendUID>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	75fb      	strb	r3, [r7, #23]
		break;
 8000c9c:	e02f      	b.n	8000cfe <SMHome_InputSelector+0xc6>

	case CAN_CMD_GET_CONFIG:
	case CAN_CMD_GET_STATE:
		if ( pkt->dest.port == (SensorID_t)BOARD ) {
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	785b      	ldrb	r3, [r3, #1]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d106      	bne.n	8000cb4 <SMHome_InputSelector+0x7c>
			rc = SMHome_SendUpTime(reply_to_addr, from);
 8000ca6:	68f9      	ldr	r1, [r7, #12]
 8000ca8:	6938      	ldr	r0, [r7, #16]
 8000caa:	f000 f95b 	bl	8000f64 <SMHome_SendUpTime>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	75fb      	strb	r3, [r7, #23]
 8000cb2:	e005      	b.n	8000cc0 <SMHome_InputSelector+0x88>
		}
		else
			rc = SMHome_SendSensorConf(reply_to_addr,from);
 8000cb4:	68f9      	ldr	r1, [r7, #12]
 8000cb6:	6938      	ldr	r0, [r7, #16]
 8000cb8:	f000 fa44 	bl	8001144 <SMHome_SendSensorConf>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	75fb      	strb	r3, [r7, #23]

	case CAN_CMD_SET_CONFIG:
		rc = SMHome_NetConf(reply_to_addr, pkt->dest.port, pkt->data, pkt->len);
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	7859      	ldrb	r1, [r3, #1]
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	1d5a      	adds	r2, r3, #5
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	7b5b      	ldrb	r3, [r3, #13]
 8000ccc:	6938      	ldr	r0, [r7, #16]
 8000cce:	f000 f983 	bl	8000fd8 <SMHome_NetConf>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	75fb      	strb	r3, [r7, #23]
		break;
 8000cd6:	e012      	b.n	8000cfe <SMHome_InputSelector+0xc6>

	case CAN_CMD_SEND_SENS_VALUE:
		rc = SMHome_ReplySensorValue(reply_to_addr,from);
 8000cd8:	68f9      	ldr	r1, [r7, #12]
 8000cda:	6938      	ldr	r0, [r7, #16]
 8000cdc:	f000 fab4 	bl	8001248 <SMHome_ReplySensorValue>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	75fb      	strb	r3, [r7, #23]
		break;
 8000ce4:	e00b      	b.n	8000cfe <SMHome_InputSelector+0xc6>

	case CAN_CMD_SET_SENS_VALUE:
		rc = SMHome_SwitchSensorState(reply_to_addr,from,pkt->data[0]);
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	795b      	ldrb	r3, [r3, #5]
 8000cea:	461a      	mov	r2, r3
 8000cec:	68f9      	ldr	r1, [r7, #12]
 8000cee:	6938      	ldr	r0, [r7, #16]
 8000cf0:	f000 fb4a 	bl	8001388 <SMHome_SwitchSensorState>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	75fb      	strb	r3, [r7, #23]
		break;
 8000cf8:	e001      	b.n	8000cfe <SMHome_InputSelector+0xc6>

//	case CAN_CMD_LINK_SENS:
//		rc = SMHome_SensorLink(reply_to_addr, pkt->dest.port, pkt->data, pkt->len);
//		break;
	default:
		rc = RC_CAN_UNKNOWN_CMD;
 8000cfa:	2368      	movs	r3, #104	; 0x68
 8000cfc:	75fb      	strb	r3, [r7, #23]
	}

	if (rc != IS_OK ){
 8000cfe:	7dfb      	ldrb	r3, [r7, #23]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d006      	beq.n	8000d12 <SMHome_InputSelector+0xda>
		SMHome_SendError(reply_to_addr,from,rc);
 8000d04:	7dfb      	ldrb	r3, [r7, #23]
 8000d06:	b29b      	uxth	r3, r3
 8000d08:	461a      	mov	r2, r3
 8000d0a:	68f9      	ldr	r1, [r7, #12]
 8000d0c:	6938      	ldr	r0, [r7, #16]
 8000d0e:	f000 fb65 	bl	80013dc <SMHome_SendError>
//		println ("ER CAN_ERROR CMD.");
	}
}
 8000d12:	bf00      	nop
 8000d14:	3718      	adds	r7, #24
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	20000138 	.word	0x20000138

08000d20 <CAN_TxHeader_Create>:
 * @param dest - Destination address and port
 * @param cmd -  Packet type, command
 * @return - prepared header
 *
 */
CAN_TxHeaderTypeDef *CAN_TxHeader_Create(CanAddr* dest, CanAddr* src, CAN_cmd cmd, bool is_reply) {
 8000d20:	b480      	push	{r7}
 8000d22:	b087      	sub	sp, #28
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	60f8      	str	r0, [r7, #12]
 8000d28:	60b9      	str	r1, [r7, #8]
 8000d2a:	4611      	mov	r1, r2
 8000d2c:	461a      	mov	r2, r3
 8000d2e:	460b      	mov	r3, r1
 8000d30:	71fb      	strb	r3, [r7, #7]
 8000d32:	4613      	mov	r3, r2
 8000d34:	71bb      	strb	r3, [r7, #6]

	uint32_t ReplyID=0;
 8000d36:	2300      	movs	r3, #0
 8000d38:	617b      	str	r3, [r7, #20]

	ReplyID = ReplyID | CANID_SET_ADDR(dest->addr);
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	781b      	ldrb	r3, [r3, #0]
 8000d3e:	055b      	lsls	r3, r3, #21
 8000d40:	461a      	mov	r2, r3
 8000d42:	697b      	ldr	r3, [r7, #20]
 8000d44:	4313      	orrs	r3, r2
 8000d46:	617b      	str	r3, [r7, #20]
	ReplyID = ReplyID | CANID_SET_PORT(dest->port);
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	785b      	ldrb	r3, [r3, #1]
 8000d4c:	045b      	lsls	r3, r3, #17
 8000d4e:	f403 13f0 	and.w	r3, r3, #1966080	; 0x1e0000
 8000d52:	697a      	ldr	r2, [r7, #20]
 8000d54:	4313      	orrs	r3, r2
 8000d56:	617b      	str	r3, [r7, #20]
	ReplyID = ReplyID | CANID_SET_ADDR_S(THIS_CANID);
 8000d58:	4b14      	ldr	r3, [pc, #80]	; (8000dac <CAN_TxHeader_Create+0x8c>)
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	025b      	lsls	r3, r3, #9
 8000d5e:	461a      	mov	r2, r3
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	4313      	orrs	r3, r2
 8000d64:	617b      	str	r3, [r7, #20]
	ReplyID = ReplyID | CANID_SET_PORT_S(src->port);
 8000d66:	68bb      	ldr	r3, [r7, #8]
 8000d68:	785b      	ldrb	r3, [r3, #1]
 8000d6a:	015b      	lsls	r3, r3, #5
 8000d6c:	f403 73f0 	and.w	r3, r3, #480	; 0x1e0
 8000d70:	697a      	ldr	r2, [r7, #20]
 8000d72:	4313      	orrs	r3, r2
 8000d74:	617b      	str	r3, [r7, #20]
	ReplyID = ReplyID | CANID_SET_CMD(cmd);
 8000d76:	79fb      	ldrb	r3, [r7, #7]
 8000d78:	f003 031f 	and.w	r3, r3, #31
 8000d7c:	697a      	ldr	r2, [r7, #20]
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	617b      	str	r3, [r7, #20]

	// Prepare reply packet for send

	TxHeader.StdId = 0;
 8000d82:	4b0b      	ldr	r3, [pc, #44]	; (8000db0 <CAN_TxHeader_Create+0x90>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	601a      	str	r2, [r3, #0]
	TxHeader.ExtId = ReplyID;    // Receiver's address and port
 8000d88:	4a09      	ldr	r2, [pc, #36]	; (8000db0 <CAN_TxHeader_Create+0x90>)
 8000d8a:	697b      	ldr	r3, [r7, #20]
 8000d8c:	6053      	str	r3, [r2, #4]
	TxHeader.RTR = CAN_RTR_DATA; //CAN_RTR_REMOTE
 8000d8e:	4b08      	ldr	r3, [pc, #32]	; (8000db0 <CAN_TxHeader_Create+0x90>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	60da      	str	r2, [r3, #12]
	TxHeader.IDE = CAN_ID_EXT;   // Use extended Can ID
 8000d94:	4b06      	ldr	r3, [pc, #24]	; (8000db0 <CAN_TxHeader_Create+0x90>)
 8000d96:	2204      	movs	r2, #4
 8000d98:	609a      	str	r2, [r3, #8]
	TxHeader.TransmitGlobalTime = 0;
 8000d9a:	4b05      	ldr	r3, [pc, #20]	; (8000db0 <CAN_TxHeader_Create+0x90>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	751a      	strb	r2, [r3, #20]

	return &TxHeader;
 8000da0:	4b03      	ldr	r3, [pc, #12]	; (8000db0 <CAN_TxHeader_Create+0x90>)
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	371c      	adds	r7, #28
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bc80      	pop	{r7}
 8000daa:	4770      	bx	lr
 8000dac:	20000138 	.word	0x20000138
 8000db0:	20000154 	.word	0x20000154

08000db4 <SMHome_SendUID>:
 * @param src
 * @param dest
 * @param is_reply
 * @return
 */
uint8_t SMHome_SendUID(CanAddr *send_to, CanAddr *from) {
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b084      	sub	sp, #16
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
 8000dbc:	6039      	str	r1, [r7, #0]

	CAN_TxHeaderTypeDef *TxHeaderPtr;
	//Get Random sequence number

	uint16_t short_randval =(uint16_t)(*idBase2 & *idBase3 & *idBase0 & *idBase0 ) & 0x3FFF;
 8000dbe:	4b64      	ldr	r3, [pc, #400]	; (8000f50 <SMHome_SendUID+0x19c>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	b29a      	uxth	r2, r3
 8000dc6:	4b63      	ldr	r3, [pc, #396]	; (8000f54 <SMHome_SendUID+0x1a0>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	b29b      	uxth	r3, r3
 8000dce:	4013      	ands	r3, r2
 8000dd0:	b29a      	uxth	r2, r3
 8000dd2:	4b61      	ldr	r3, [pc, #388]	; (8000f58 <SMHome_SendUID+0x1a4>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	881b      	ldrh	r3, [r3, #0]
 8000dd8:	4013      	ands	r3, r2
 8000dda:	b29b      	uxth	r3, r3
 8000ddc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8000de0:	81fb      	strh	r3, [r7, #14]
//	uint16_t short_randval = (uint16_t)(TM_RNG_Get() & 0x3FFF);

	TxHeaderPtr = CAN_TxHeader_Create(send_to, from, CAN_CMD_GET_UID, true);    // switch source and dest on reply packet
 8000de2:	2301      	movs	r3, #1
 8000de4:	2201      	movs	r2, #1
 8000de6:	6839      	ldr	r1, [r7, #0]
 8000de8:	6878      	ldr	r0, [r7, #4]
 8000dea:	f7ff ff99 	bl	8000d20 <CAN_TxHeader_Create>
 8000dee:	60b8      	str	r0, [r7, #8]
//	TxHeaderPtr->ExtId = TxHeaderPtr->ExtId | CANID_SET_REPLY(1);

	//  Prepare send data

	//  PACKET 1
	TxData[0] =  3;
 8000df0:	4b5a      	ldr	r3, [pc, #360]	; (8000f5c <SMHome_SendUID+0x1a8>)
 8000df2:	2203      	movs	r2, #3
 8000df4:	701a      	strb	r2, [r3, #0]
	TxData[1] = (uint8_t) (short_randval >> 8);
 8000df6:	89fb      	ldrh	r3, [r7, #14]
 8000df8:	0a1b      	lsrs	r3, r3, #8
 8000dfa:	b29b      	uxth	r3, r3
 8000dfc:	b2da      	uxtb	r2, r3
 8000dfe:	4b57      	ldr	r3, [pc, #348]	; (8000f5c <SMHome_SendUID+0x1a8>)
 8000e00:	705a      	strb	r2, [r3, #1]
	TxData[2] = (uint8_t)  short_randval;
 8000e02:	89fb      	ldrh	r3, [r7, #14]
 8000e04:	b2da      	uxtb	r2, r3
 8000e06:	4b55      	ldr	r3, [pc, #340]	; (8000f5c <SMHome_SendUID+0x1a8>)
 8000e08:	709a      	strb	r2, [r3, #2]

	TxData[3] = (uint8_t) (*idBase0 >> 8);
 8000e0a:	4b53      	ldr	r3, [pc, #332]	; (8000f58 <SMHome_SendUID+0x1a4>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	881b      	ldrh	r3, [r3, #0]
 8000e10:	0a1b      	lsrs	r3, r3, #8
 8000e12:	b29b      	uxth	r3, r3
 8000e14:	b2da      	uxtb	r2, r3
 8000e16:	4b51      	ldr	r3, [pc, #324]	; (8000f5c <SMHome_SendUID+0x1a8>)
 8000e18:	70da      	strb	r2, [r3, #3]
	TxData[4] = (uint8_t) (*idBase0);
 8000e1a:	4b4f      	ldr	r3, [pc, #316]	; (8000f58 <SMHome_SendUID+0x1a4>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	881b      	ldrh	r3, [r3, #0]
 8000e20:	b2da      	uxtb	r2, r3
 8000e22:	4b4e      	ldr	r3, [pc, #312]	; (8000f5c <SMHome_SendUID+0x1a8>)
 8000e24:	711a      	strb	r2, [r3, #4]
	TxData[5] = (uint8_t) (*idBase1 >> 8);
 8000e26:	4b4e      	ldr	r3, [pc, #312]	; (8000f60 <SMHome_SendUID+0x1ac>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	881b      	ldrh	r3, [r3, #0]
 8000e2c:	0a1b      	lsrs	r3, r3, #8
 8000e2e:	b29b      	uxth	r3, r3
 8000e30:	b2da      	uxtb	r2, r3
 8000e32:	4b4a      	ldr	r3, [pc, #296]	; (8000f5c <SMHome_SendUID+0x1a8>)
 8000e34:	715a      	strb	r2, [r3, #5]
	TxData[6] = (uint8_t) (*idBase1);
 8000e36:	4b4a      	ldr	r3, [pc, #296]	; (8000f60 <SMHome_SendUID+0x1ac>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	881b      	ldrh	r3, [r3, #0]
 8000e3c:	b2da      	uxtb	r2, r3
 8000e3e:	4b47      	ldr	r3, [pc, #284]	; (8000f5c <SMHome_SendUID+0x1a8>)
 8000e40:	719a      	strb	r2, [r3, #6]

	TxHeaderPtr->DLC = 7;
 8000e42:	68bb      	ldr	r3, [r7, #8]
 8000e44:	2207      	movs	r2, #7
 8000e46:	611a      	str	r2, [r3, #16]

    if ( CAN_Send_Packet(TxHeaderPtr,TxData) != IS_OK) {
 8000e48:	4944      	ldr	r1, [pc, #272]	; (8000f5c <SMHome_SendUID+0x1a8>)
 8000e4a:	68b8      	ldr	r0, [r7, #8]
 8000e4c:	f7ff fb8c 	bl	8000568 <CAN_Send_Packet>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <SMHome_SendUID+0xa6>
    	return RC_CAN_TRANSMIT_ERR;
 8000e56:	2369      	movs	r3, #105	; 0x69
 8000e58:	e076      	b.n	8000f48 <SMHome_SendUID+0x194>
    }

    //  PACKET 2
    short_randval++;
 8000e5a:	89fb      	ldrh	r3, [r7, #14]
 8000e5c:	3301      	adds	r3, #1
 8000e5e:	81fb      	strh	r3, [r7, #14]

	TxData[0] = 1 << 7;  //  Set reply bit
 8000e60:	4b3e      	ldr	r3, [pc, #248]	; (8000f5c <SMHome_SendUID+0x1a8>)
 8000e62:	2280      	movs	r2, #128	; 0x80
 8000e64:	701a      	strb	r2, [r3, #0]
	TxData[0] = TxData[0] | (uint8_t) (short_randval >> 8);
 8000e66:	4b3d      	ldr	r3, [pc, #244]	; (8000f5c <SMHome_SendUID+0x1a8>)
 8000e68:	781a      	ldrb	r2, [r3, #0]
 8000e6a:	89fb      	ldrh	r3, [r7, #14]
 8000e6c:	0a1b      	lsrs	r3, r3, #8
 8000e6e:	b29b      	uxth	r3, r3
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	4313      	orrs	r3, r2
 8000e74:	b2da      	uxtb	r2, r3
 8000e76:	4b39      	ldr	r3, [pc, #228]	; (8000f5c <SMHome_SendUID+0x1a8>)
 8000e78:	701a      	strb	r2, [r3, #0]
	TxData[1] = (uint8_t)  short_randval;
 8000e7a:	89fb      	ldrh	r3, [r7, #14]
 8000e7c:	b2da      	uxtb	r2, r3
 8000e7e:	4b37      	ldr	r3, [pc, #220]	; (8000f5c <SMHome_SendUID+0x1a8>)
 8000e80:	705a      	strb	r2, [r3, #1]

	TxData[2] = (uint8_t) (*idBase2 >> 24);
 8000e82:	4b33      	ldr	r3, [pc, #204]	; (8000f50 <SMHome_SendUID+0x19c>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	0e1b      	lsrs	r3, r3, #24
 8000e8a:	b2da      	uxtb	r2, r3
 8000e8c:	4b33      	ldr	r3, [pc, #204]	; (8000f5c <SMHome_SendUID+0x1a8>)
 8000e8e:	709a      	strb	r2, [r3, #2]
	TxData[3] = (uint8_t) (*idBase2 >> 16);
 8000e90:	4b2f      	ldr	r3, [pc, #188]	; (8000f50 <SMHome_SendUID+0x19c>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	0c1b      	lsrs	r3, r3, #16
 8000e98:	b2da      	uxtb	r2, r3
 8000e9a:	4b30      	ldr	r3, [pc, #192]	; (8000f5c <SMHome_SendUID+0x1a8>)
 8000e9c:	70da      	strb	r2, [r3, #3]
	TxData[4] = (uint8_t) (*idBase2 >> 8);
 8000e9e:	4b2c      	ldr	r3, [pc, #176]	; (8000f50 <SMHome_SendUID+0x19c>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	0a1b      	lsrs	r3, r3, #8
 8000ea6:	b2da      	uxtb	r2, r3
 8000ea8:	4b2c      	ldr	r3, [pc, #176]	; (8000f5c <SMHome_SendUID+0x1a8>)
 8000eaa:	711a      	strb	r2, [r3, #4]
	TxData[5] = (uint8_t) (*idBase2);
 8000eac:	4b28      	ldr	r3, [pc, #160]	; (8000f50 <SMHome_SendUID+0x19c>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	b2da      	uxtb	r2, r3
 8000eb4:	4b29      	ldr	r3, [pc, #164]	; (8000f5c <SMHome_SendUID+0x1a8>)
 8000eb6:	715a      	strb	r2, [r3, #5]
	TxHeaderPtr->DLC = 6;
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	2206      	movs	r2, #6
 8000ebc:	611a      	str	r2, [r3, #16]

    if ( CAN_Send_Packet(TxHeaderPtr,TxData) != IS_OK) {
 8000ebe:	4927      	ldr	r1, [pc, #156]	; (8000f5c <SMHome_SendUID+0x1a8>)
 8000ec0:	68b8      	ldr	r0, [r7, #8]
 8000ec2:	f7ff fb51 	bl	8000568 <CAN_Send_Packet>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <SMHome_SendUID+0x11c>
    	return RC_CAN_TRANSMIT_ERR;
 8000ecc:	2369      	movs	r3, #105	; 0x69
 8000ece:	e03b      	b.n	8000f48 <SMHome_SendUID+0x194>
    }

    //  PACKET 3
    short_randval++;
 8000ed0:	89fb      	ldrh	r3, [r7, #14]
 8000ed2:	3301      	adds	r3, #1
 8000ed4:	81fb      	strh	r3, [r7, #14]

	TxData[0] = 1 << 7;  //  Set reply bit
 8000ed6:	4b21      	ldr	r3, [pc, #132]	; (8000f5c <SMHome_SendUID+0x1a8>)
 8000ed8:	2280      	movs	r2, #128	; 0x80
 8000eda:	701a      	strb	r2, [r3, #0]
	TxData[0] = TxData[0] | (uint8_t) (short_randval >> 8);
 8000edc:	4b1f      	ldr	r3, [pc, #124]	; (8000f5c <SMHome_SendUID+0x1a8>)
 8000ede:	781a      	ldrb	r2, [r3, #0]
 8000ee0:	89fb      	ldrh	r3, [r7, #14]
 8000ee2:	0a1b      	lsrs	r3, r3, #8
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	b2db      	uxtb	r3, r3
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	b2da      	uxtb	r2, r3
 8000eec:	4b1b      	ldr	r3, [pc, #108]	; (8000f5c <SMHome_SendUID+0x1a8>)
 8000eee:	701a      	strb	r2, [r3, #0]
	TxData[1] = (uint8_t)  short_randval;
 8000ef0:	89fb      	ldrh	r3, [r7, #14]
 8000ef2:	b2da      	uxtb	r2, r3
 8000ef4:	4b19      	ldr	r3, [pc, #100]	; (8000f5c <SMHome_SendUID+0x1a8>)
 8000ef6:	705a      	strb	r2, [r3, #1]

	TxData[2] = (uint8_t) (*idBase3 >> 24);
 8000ef8:	4b16      	ldr	r3, [pc, #88]	; (8000f54 <SMHome_SendUID+0x1a0>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	0e1b      	lsrs	r3, r3, #24
 8000f00:	b2da      	uxtb	r2, r3
 8000f02:	4b16      	ldr	r3, [pc, #88]	; (8000f5c <SMHome_SendUID+0x1a8>)
 8000f04:	709a      	strb	r2, [r3, #2]
	TxData[3] = (uint8_t) (*idBase3 >> 16);
 8000f06:	4b13      	ldr	r3, [pc, #76]	; (8000f54 <SMHome_SendUID+0x1a0>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	0c1b      	lsrs	r3, r3, #16
 8000f0e:	b2da      	uxtb	r2, r3
 8000f10:	4b12      	ldr	r3, [pc, #72]	; (8000f5c <SMHome_SendUID+0x1a8>)
 8000f12:	70da      	strb	r2, [r3, #3]
	TxData[4] = (uint8_t) (*idBase3 >> 8);
 8000f14:	4b0f      	ldr	r3, [pc, #60]	; (8000f54 <SMHome_SendUID+0x1a0>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	0a1b      	lsrs	r3, r3, #8
 8000f1c:	b2da      	uxtb	r2, r3
 8000f1e:	4b0f      	ldr	r3, [pc, #60]	; (8000f5c <SMHome_SendUID+0x1a8>)
 8000f20:	711a      	strb	r2, [r3, #4]
	TxData[5] = (uint8_t) (*idBase3);
 8000f22:	4b0c      	ldr	r3, [pc, #48]	; (8000f54 <SMHome_SendUID+0x1a0>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	b2da      	uxtb	r2, r3
 8000f2a:	4b0c      	ldr	r3, [pc, #48]	; (8000f5c <SMHome_SendUID+0x1a8>)
 8000f2c:	715a      	strb	r2, [r3, #5]
	TxHeaderPtr->DLC = 6;
 8000f2e:	68bb      	ldr	r3, [r7, #8]
 8000f30:	2206      	movs	r2, #6
 8000f32:	611a      	str	r2, [r3, #16]

    if ( CAN_Send_Packet(TxHeaderPtr,TxData) != IS_OK) {
 8000f34:	4909      	ldr	r1, [pc, #36]	; (8000f5c <SMHome_SendUID+0x1a8>)
 8000f36:	68b8      	ldr	r0, [r7, #8]
 8000f38:	f7ff fb16 	bl	8000568 <CAN_Send_Packet>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <SMHome_SendUID+0x192>
    	return RC_CAN_TRANSMIT_ERR;
 8000f42:	2369      	movs	r3, #105	; 0x69
 8000f44:	e000      	b.n	8000f48 <SMHome_SendUID+0x194>
    }

    return IS_OK;
 8000f46:	2300      	movs	r3, #0
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	3710      	adds	r7, #16
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	20000130 	.word	0x20000130
 8000f54:	20000134 	.word	0x20000134
 8000f58:	20000128 	.word	0x20000128
 8000f5c:	2000016c 	.word	0x2000016c
 8000f60:	2000012c 	.word	0x2000012c

08000f64 <SMHome_SendUpTime>:
 * @param src
 * @param dest
 * @param is_reply
 * @return
 */
uint8_t SMHome_SendUpTime(CanAddr *send_to, CanAddr *from) {
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b084      	sub	sp, #16
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	6039      	str	r1, [r7, #0]
	CAN_TxHeaderTypeDef *TxHeaderPtr;

	TxHeaderPtr = CAN_TxHeader_Create(send_to, from, CAN_CMD_GET_STATE, true);
 8000f6e:	2301      	movs	r3, #1
 8000f70:	2200      	movs	r2, #0
 8000f72:	6839      	ldr	r1, [r7, #0]
 8000f74:	6878      	ldr	r0, [r7, #4]
 8000f76:	f7ff fed3 	bl	8000d20 <CAN_TxHeader_Create>
 8000f7a:	60f8      	str	r0, [r7, #12]

	uint32_t uptime_counter = getUpTime();
 8000f7c:	f7ff fe24 	bl	8000bc8 <getUpTime>
 8000f80:	60b8      	str	r0, [r7, #8]

	TxData[0] = TxData[0] | (uint8_t) (uptime_counter >> 24);
 8000f82:	4b14      	ldr	r3, [pc, #80]	; (8000fd4 <SMHome_SendUpTime+0x70>)
 8000f84:	781a      	ldrb	r2, [r3, #0]
 8000f86:	68bb      	ldr	r3, [r7, #8]
 8000f88:	0e1b      	lsrs	r3, r3, #24
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	4313      	orrs	r3, r2
 8000f8e:	b2da      	uxtb	r2, r3
 8000f90:	4b10      	ldr	r3, [pc, #64]	; (8000fd4 <SMHome_SendUpTime+0x70>)
 8000f92:	701a      	strb	r2, [r3, #0]
	TxData[1] = (uint8_t) (uptime_counter >> 16);
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	0c1b      	lsrs	r3, r3, #16
 8000f98:	b2da      	uxtb	r2, r3
 8000f9a:	4b0e      	ldr	r3, [pc, #56]	; (8000fd4 <SMHome_SendUpTime+0x70>)
 8000f9c:	705a      	strb	r2, [r3, #1]
	TxData[2] = (uint8_t) (uptime_counter >> 8);
 8000f9e:	68bb      	ldr	r3, [r7, #8]
 8000fa0:	0a1b      	lsrs	r3, r3, #8
 8000fa2:	b2da      	uxtb	r2, r3
 8000fa4:	4b0b      	ldr	r3, [pc, #44]	; (8000fd4 <SMHome_SendUpTime+0x70>)
 8000fa6:	709a      	strb	r2, [r3, #2]
	TxData[3] = (uint8_t) uptime_counter;
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	b2da      	uxtb	r2, r3
 8000fac:	4b09      	ldr	r3, [pc, #36]	; (8000fd4 <SMHome_SendUpTime+0x70>)
 8000fae:	70da      	strb	r2, [r3, #3]

	TxHeaderPtr->DLC = 4;
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	2204      	movs	r2, #4
 8000fb4:	611a      	str	r2, [r3, #16]

    if ( CAN_Send_Packet(TxHeaderPtr,TxData) != IS_OK) {
 8000fb6:	4907      	ldr	r1, [pc, #28]	; (8000fd4 <SMHome_SendUpTime+0x70>)
 8000fb8:	68f8      	ldr	r0, [r7, #12]
 8000fba:	f7ff fad5 	bl	8000568 <CAN_Send_Packet>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d001      	beq.n	8000fc8 <SMHome_SendUpTime+0x64>
    	return RC_CAN_TRANSMIT_ERR;
 8000fc4:	2369      	movs	r3, #105	; 0x69
 8000fc6:	e000      	b.n	8000fca <SMHome_SendUpTime+0x66>
    }
    return IS_OK;
 8000fc8:	2300      	movs	r3, #0
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3710      	adds	r7, #16
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	2000016c 	.word	0x2000016c

08000fd8 <SMHome_NetConf>:
 * @param data  received data
 * @param len   received data length
 * @return
 */

uint8_t SMHome_NetConf(CanAddr* reply_to, SensorID_t id, uint8_t data[] , uint8_t len){
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b088      	sub	sp, #32
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	60f8      	str	r0, [r7, #12]
 8000fe0:	607a      	str	r2, [r7, #4]
 8000fe2:	461a      	mov	r2, r3
 8000fe4:	460b      	mov	r3, r1
 8000fe6:	72fb      	strb	r3, [r7, #11]
 8000fe8:	4613      	mov	r3, r2
 8000fea:	72bb      	strb	r3, [r7, #10]
	uint8_t rc = IS_OK;
 8000fec:	2300      	movs	r3, #0
 8000fee:	77fb      	strb	r3, [r7, #31]
	CanAddr from;
	from.addr = THIS_CANID;
 8000ff0:	4b52      	ldr	r3, [pc, #328]	; (800113c <SMHome_NetConf+0x164>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	753b      	strb	r3, [r7, #20]
	from.port = id;
 8000ff6:	7afb      	ldrb	r3, [r7, #11]
 8000ff8:	757b      	strb	r3, [r7, #21]

	if (id == (SensorID_t)BOARD) {
 8000ffa:	7afb      	ldrb	r3, [r7, #11]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d108      	bne.n	8001012 <SMHome_NetConf+0x3a>
		CAN_Masters[0] = data[2];
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	789a      	ldrb	r2, [r3, #2]
 8001004:	4b4e      	ldr	r3, [pc, #312]	; (8001140 <SMHome_NetConf+0x168>)
 8001006:	701a      	strb	r2, [r3, #0]
		CAN_Masters[1] = data[3];
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	78da      	ldrb	r2, [r3, #3]
 800100c:	4b4c      	ldr	r3, [pc, #304]	; (8001140 <SMHome_NetConf+0x168>)
 800100e:	705a      	strb	r2, [r3, #1]
 8001010:	e07c      	b.n	800110c <SMHome_NetConf+0x134>
	}
	else {

		//  Check if request from master
		SMH_SensorDescrTypeDef *sensor;
		sensor = GetSensorByID(id);
 8001012:	7afb      	ldrb	r3, [r7, #11]
 8001014:	4618      	mov	r0, r3
 8001016:	f000 fd69 	bl	8001aec <GetSensorByID>
 800101a:	61b8      	str	r0, [r7, #24]

		if (sensor == NULL) {
 800101c:	69bb      	ldr	r3, [r7, #24]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d102      	bne.n	8001028 <SMHome_NetConf+0x50>
			rc =  RC_SENSOR_NOT_FOUND;
 8001022:	2364      	movs	r3, #100	; 0x64
 8001024:	77fb      	strb	r3, [r7, #31]
 8001026:	e071      	b.n	800110c <SMHome_NetConf+0x134>
		}
		else {
			// Get SensorType
			sensor->SType = (SensorType_t) data[1];
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	3301      	adds	r3, #1
 800102c:	781a      	ldrb	r2, [r3, #0]
 800102e:	69bb      	ldr	r3, [r7, #24]
 8001030:	72da      	strb	r2, [r3, #11]

			if ( ! sensor->Locked) {
 8001032:	69bb      	ldr	r3, [r7, #24]
 8001034:	799b      	ldrb	r3, [r3, #6]
 8001036:	f083 0301 	eor.w	r3, r3, #1
 800103a:	b2db      	uxtb	r3, r3
 800103c:	2b00      	cmp	r3, #0
 800103e:	d019      	beq.n	8001074 <SMHome_NetConf+0x9c>

				if ( IS_SENS_ANALOG(data[0]) )
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	f003 0302 	and.w	r3, r3, #2
 8001048:	2b00      	cmp	r3, #0
 800104a:	d003      	beq.n	8001054 <SMHome_NetConf+0x7c>
					sensor->isAnalog = true;
 800104c:	69bb      	ldr	r3, [r7, #24]
 800104e:	2201      	movs	r2, #1
 8001050:	70da      	strb	r2, [r3, #3]
 8001052:	e002      	b.n	800105a <SMHome_NetConf+0x82>
				else
					sensor->isAnalog = false;
 8001054:	69bb      	ldr	r3, [r7, #24]
 8001056:	2200      	movs	r2, #0
 8001058:	70da      	strb	r2, [r3, #3]

				if (IS_SENS_IN(data[0]))
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	f003 0301 	and.w	r3, r3, #1
 8001062:	2b00      	cmp	r3, #0
 8001064:	d003      	beq.n	800106e <SMHome_NetConf+0x96>
					sensor->Direction = SENSOR_IN;
 8001066:	69bb      	ldr	r3, [r7, #24]
 8001068:	2201      	movs	r2, #1
 800106a:	711a      	strb	r2, [r3, #4]
 800106c:	e002      	b.n	8001074 <SMHome_NetConf+0x9c>
				else
					sensor->Direction = SENSOR_OUT;
 800106e:	69bb      	ldr	r3, [r7, #24]
 8001070:	2200      	movs	r2, #0
 8001072:	711a      	strb	r2, [r3, #4]
			}

			if ( len >=6 ) {  // Get Timeout
 8001074:	7abb      	ldrb	r3, [r7, #10]
 8001076:	2b05      	cmp	r3, #5
 8001078:	d90e      	bls.n	8001098 <SMHome_NetConf+0xc0>
				sensor->CheckTime = (data[4] << 8) | data[5];
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	3304      	adds	r3, #4
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	021b      	lsls	r3, r3, #8
 8001082:	b21a      	sxth	r2, r3
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	3305      	adds	r3, #5
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	b21b      	sxth	r3, r3
 800108c:	4313      	orrs	r3, r2
 800108e:	b21b      	sxth	r3, r3
 8001090:	b29a      	uxth	r2, r3
 8001092:	69bb      	ldr	r3, [r7, #24]
 8001094:	81da      	strh	r2, [r3, #14]
 8001096:	e002      	b.n	800109e <SMHome_NetConf+0xc6>
			}
			else {
				sensor->CheckTime = 0;
 8001098:	69bb      	ldr	r3, [r7, #24]
 800109a:	2200      	movs	r2, #0
 800109c:	81da      	strh	r2, [r3, #14]
			}

			if ((sensor->Direction == SENSOR_IN ) &&
 800109e:	69bb      	ldr	r3, [r7, #24]
 80010a0:	791b      	ldrb	r3, [r3, #4]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d01e      	beq.n	80010e4 <SMHome_NetConf+0x10c>
					(IS_SENS_EVT_ON(data[0]) != sensor->SendEvents )) {
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	f003 0304 	and.w	r3, r3, #4
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	bf14      	ite	ne
 80010b2:	2301      	movne	r3, #1
 80010b4:	2300      	moveq	r3, #0
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	461a      	mov	r2, r3
 80010ba:	69bb      	ldr	r3, [r7, #24]
 80010bc:	789b      	ldrb	r3, [r3, #2]
			if ((sensor->Direction == SENSOR_IN ) &&
 80010be:	429a      	cmp	r2, r3
 80010c0:	d010      	beq.n	80010e4 <SMHome_NetConf+0x10c>

//				if (IS_SENS_EVT_ON(data[0])) {
				rc = Sensor_SetPollingOn(sensor, sensor->CheckTime, IS_SENS_EVT_ON(data[0]));
 80010c2:	69bb      	ldr	r3, [r7, #24]
 80010c4:	89d9      	ldrh	r1, [r3, #14]
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	f003 0304 	and.w	r3, r3, #4
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	bf14      	ite	ne
 80010d2:	2301      	movne	r3, #1
 80010d4:	2300      	moveq	r3, #0
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	461a      	mov	r2, r3
 80010da:	69b8      	ldr	r0, [r7, #24]
 80010dc:	f000 fce2 	bl	8001aa4 <Sensor_SetPollingOn>
 80010e0:	4603      	mov	r3, r0
 80010e2:	77fb      	strb	r3, [r7, #31]
//				if (sensor->isAnalog)
//					SMH_ADC_RunConversation();

			}

			if (rc == IS_OK) {
 80010e4:	7ffb      	ldrb	r3, [r7, #31]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d110      	bne.n	800110c <SMHome_NetConf+0x134>
				if ( IS_SENS_ON(data[0])) {
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	f003 0308 	and.w	r3, r3, #8
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d005      	beq.n	8001102 <SMHome_NetConf+0x12a>
					rc = Sensor_ON(sensor);
 80010f6:	69b8      	ldr	r0, [r7, #24]
 80010f8:	f000 fc3e 	bl	8001978 <Sensor_ON>
 80010fc:	4603      	mov	r3, r0
 80010fe:	77fb      	strb	r3, [r7, #31]
 8001100:	e004      	b.n	800110c <SMHome_NetConf+0x134>
				}
				else {
					rc = Sensor_OFF(sensor);
 8001102:	69b8      	ldr	r0, [r7, #24]
 8001104:	f000 fc16 	bl	8001934 <Sensor_OFF>
 8001108:	4603      	mov	r3, r0
 800110a:	77fb      	strb	r3, [r7, #31]
				}
			}
		}
	}
	if (rc == IS_OK) {
 800110c:	7ffb      	ldrb	r3, [r7, #31]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d106      	bne.n	8001120 <SMHome_NetConf+0x148>
		SMHome_SendSensorConf(reply_to, &from);
 8001112:	f107 0314 	add.w	r3, r7, #20
 8001116:	4619      	mov	r1, r3
 8001118:	68f8      	ldr	r0, [r7, #12]
 800111a:	f000 f813 	bl	8001144 <SMHome_SendSensorConf>
 800111e:	e007      	b.n	8001130 <SMHome_NetConf+0x158>
	}
	else {
		SMHome_SendError(reply_to, &from, rc);
 8001120:	7ffb      	ldrb	r3, [r7, #31]
 8001122:	b29a      	uxth	r2, r3
 8001124:	f107 0314 	add.w	r3, r7, #20
 8001128:	4619      	mov	r1, r3
 800112a:	68f8      	ldr	r0, [r7, #12]
 800112c:	f000 f956 	bl	80013dc <SMHome_SendError>
	}

	return rc;
 8001130:	7ffb      	ldrb	r3, [r7, #31]

}
 8001132:	4618      	mov	r0, r3
 8001134:	3720      	adds	r7, #32
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	20000138 	.word	0x20000138
 8001140:	2000013c 	.word	0x2000013c

08001144 <SMHome_SendSensorConf>:
 *  Send current sensor configuration
 * @param send_to requester or master address
 * @param id sensor id ( will send as source port)
 * @return
 */
uint8_t SMHome_SendSensorConf(CanAddr* send_to, CanAddr* from) {
 8001144:	b580      	push	{r7, lr}
 8001146:	b086      	sub	sp, #24
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
 800114c:	6039      	str	r1, [r7, #0]
	CAN_TxHeaderTypeDef *TxHeaderPtr;
	SMH_SensorDescrTypeDef *sensor;
	sensor = GetSensorByID((SensorID_t)from->port);
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	785b      	ldrb	r3, [r3, #1]
 8001152:	4618      	mov	r0, r3
 8001154:	f000 fcca 	bl	8001aec <GetSensorByID>
 8001158:	6138      	str	r0, [r7, #16]

//	TxHeaderPtr = CAN_TxHeader_Create(send_to, from, CAN_CMD_GET_STATE, true);
	TxHeaderPtr = CAN_TxHeader_Create(send_to, from, CAN_CMD_GET_CONFIG, true);
 800115a:	2301      	movs	r3, #1
 800115c:	2203      	movs	r2, #3
 800115e:	6839      	ldr	r1, [r7, #0]
 8001160:	6878      	ldr	r0, [r7, #4]
 8001162:	f7ff fddd 	bl	8000d20 <CAN_TxHeader_Create>
 8001166:	60f8      	str	r0, [r7, #12]
//	TxHeaderPtr->ExtId = TxHeaderPtr->ExtId | CANID_SET_REPLY(1);  // CAN_CMD_GET_CONFIG

	for (int i=0; i < 8; i++) {
 8001168:	2300      	movs	r3, #0
 800116a:	617b      	str	r3, [r7, #20]
 800116c:	e007      	b.n	800117e <SMHome_SendSensorConf+0x3a>
		TxData[i] = 0;
 800116e:	4a35      	ldr	r2, [pc, #212]	; (8001244 <SMHome_SendSensorConf+0x100>)
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	4413      	add	r3, r2
 8001174:	2200      	movs	r2, #0
 8001176:	701a      	strb	r2, [r3, #0]
	for (int i=0; i < 8; i++) {
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	3301      	adds	r3, #1
 800117c:	617b      	str	r3, [r7, #20]
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	2b07      	cmp	r3, #7
 8001182:	ddf4      	ble.n	800116e <SMHome_SendSensorConf+0x2a>
	}

	if ( sensor->Direction == SENSOR_IN) {
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	791b      	ldrb	r3, [r3, #4]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d006      	beq.n	800119a <SMHome_SendSensorConf+0x56>
		TxData[0] =  TxData[0] | 0x1;
 800118c:	4b2d      	ldr	r3, [pc, #180]	; (8001244 <SMHome_SendSensorConf+0x100>)
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	f043 0301 	orr.w	r3, r3, #1
 8001194:	b2da      	uxtb	r2, r3
 8001196:	4b2b      	ldr	r3, [pc, #172]	; (8001244 <SMHome_SendSensorConf+0x100>)
 8001198:	701a      	strb	r2, [r3, #0]
	}
	if ( sensor->isAnalog) {
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	78db      	ldrb	r3, [r3, #3]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d006      	beq.n	80011b0 <SMHome_SendSensorConf+0x6c>
		TxData[0] =  TxData[0] | 0b10;
 80011a2:	4b28      	ldr	r3, [pc, #160]	; (8001244 <SMHome_SendSensorConf+0x100>)
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	f043 0302 	orr.w	r3, r3, #2
 80011aa:	b2da      	uxtb	r2, r3
 80011ac:	4b25      	ldr	r3, [pc, #148]	; (8001244 <SMHome_SendSensorConf+0x100>)
 80011ae:	701a      	strb	r2, [r3, #0]
	}
	if (  sensor->SendEvents == SENSOR_EVT_ON ) {
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	789b      	ldrb	r3, [r3, #2]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d006      	beq.n	80011c6 <SMHome_SendSensorConf+0x82>
		TxData[0] =  TxData[0] | 0b100;
 80011b8:	4b22      	ldr	r3, [pc, #136]	; (8001244 <SMHome_SendSensorConf+0x100>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	f043 0304 	orr.w	r3, r3, #4
 80011c0:	b2da      	uxtb	r2, r3
 80011c2:	4b20      	ldr	r3, [pc, #128]	; (8001244 <SMHome_SendSensorConf+0x100>)
 80011c4:	701a      	strb	r2, [r3, #0]
	}
	if ( sensor->Status == SENSOR_UP ) {
 80011c6:	693b      	ldr	r3, [r7, #16]
 80011c8:	785b      	ldrb	r3, [r3, #1]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d006      	beq.n	80011dc <SMHome_SendSensorConf+0x98>
		TxData[0] =  TxData[0] | 0b1000;
 80011ce:	4b1d      	ldr	r3, [pc, #116]	; (8001244 <SMHome_SendSensorConf+0x100>)
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	f043 0308 	orr.w	r3, r3, #8
 80011d6:	b2da      	uxtb	r2, r3
 80011d8:	4b1a      	ldr	r3, [pc, #104]	; (8001244 <SMHome_SendSensorConf+0x100>)
 80011da:	701a      	strb	r2, [r3, #0]
	}

	TxData[1] = sensor->SType & 0xff;
 80011dc:	693b      	ldr	r3, [r7, #16]
 80011de:	7ada      	ldrb	r2, [r3, #11]
 80011e0:	4b18      	ldr	r3, [pc, #96]	; (8001244 <SMHome_SendSensorConf+0x100>)
 80011e2:	705a      	strb	r2, [r3, #1]

	// Get Timeout
	TxData[4] = sensor->CheckTime >> 8;
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	89db      	ldrh	r3, [r3, #14]
 80011e8:	0a1b      	lsrs	r3, r3, #8
 80011ea:	b29b      	uxth	r3, r3
 80011ec:	b2da      	uxtb	r2, r3
 80011ee:	4b15      	ldr	r3, [pc, #84]	; (8001244 <SMHome_SendSensorConf+0x100>)
 80011f0:	711a      	strb	r2, [r3, #4]
	TxData[5] = sensor->CheckTime & 0xf;
 80011f2:	693b      	ldr	r3, [r7, #16]
 80011f4:	89db      	ldrh	r3, [r3, #14]
 80011f6:	b2db      	uxtb	r3, r3
 80011f8:	f003 030f 	and.w	r3, r3, #15
 80011fc:	b2da      	uxtb	r2, r3
 80011fe:	4b11      	ldr	r3, [pc, #68]	; (8001244 <SMHome_SendSensorConf+0x100>)
 8001200:	715a      	strb	r2, [r3, #5]

	TxData[6] = sensor->ValMultiplyer >> 8;
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	899b      	ldrh	r3, [r3, #12]
 8001206:	0a1b      	lsrs	r3, r3, #8
 8001208:	b29b      	uxth	r3, r3
 800120a:	b2da      	uxtb	r2, r3
 800120c:	4b0d      	ldr	r3, [pc, #52]	; (8001244 <SMHome_SendSensorConf+0x100>)
 800120e:	719a      	strb	r2, [r3, #6]
	TxData[7] = sensor->ValMultiplyer & 0xf;
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	899b      	ldrh	r3, [r3, #12]
 8001214:	b2db      	uxtb	r3, r3
 8001216:	f003 030f 	and.w	r3, r3, #15
 800121a:	b2da      	uxtb	r2, r3
 800121c:	4b09      	ldr	r3, [pc, #36]	; (8001244 <SMHome_SendSensorConf+0x100>)
 800121e:	71da      	strb	r2, [r3, #7]

	TxHeaderPtr->DLC = 8;
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	2208      	movs	r2, #8
 8001224:	611a      	str	r2, [r3, #16]

    if ( CAN_Send_Packet(TxHeaderPtr,TxData) != IS_OK) {
 8001226:	4907      	ldr	r1, [pc, #28]	; (8001244 <SMHome_SendSensorConf+0x100>)
 8001228:	68f8      	ldr	r0, [r7, #12]
 800122a:	f7ff f99d 	bl	8000568 <CAN_Send_Packet>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <SMHome_SendSensorConf+0xf4>
    	return RC_CAN_TRANSMIT_ERR;
 8001234:	2369      	movs	r3, #105	; 0x69
 8001236:	e000      	b.n	800123a <SMHome_SendSensorConf+0xf6>
    }

    return IS_OK;
 8001238:	2300      	movs	r3, #0
}
 800123a:	4618      	mov	r0, r3
 800123c:	3718      	adds	r7, #24
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	2000016c 	.word	0x2000016c

08001248 <SMHome_ReplySensorValue>:
 * @param send_to
 * @param from
 * @return
 */

uint8_t SMHome_ReplySensorValue(CanAddr* send_to, CanAddr* from) {
 8001248:	b580      	push	{r7, lr}
 800124a:	b086      	sub	sp, #24
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	6039      	str	r1, [r7, #0]
	uint8_t rc=IS_OK;
 8001252:	2300      	movs	r3, #0
 8001254:	75fb      	strb	r3, [r7, #23]
	CAN_TxHeaderTypeDef *TxHeaderPtr;
	SMH_SensorDescrTypeDef *sensor;
	sensor = GetSensorByID((SensorID_t)from->port);
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	785b      	ldrb	r3, [r3, #1]
 800125a:	4618      	mov	r0, r3
 800125c:	f000 fc46 	bl	8001aec <GetSensorByID>
 8001260:	6138      	str	r0, [r7, #16]

	SMH_SensValueReply_t* current = SMH_SensorGetValue(sensor);
 8001262:	6938      	ldr	r0, [r7, #16]
 8001264:	f000 fdc0 	bl	8001de8 <SMH_SensorGetValue>
 8001268:	60f8      	str	r0, [r7, #12]

	TxHeaderPtr = CAN_TxHeader_Create(send_to, from, CAN_CMD_SEND_SENS_VALUE, true);
 800126a:	2301      	movs	r3, #1
 800126c:	2207      	movs	r2, #7
 800126e:	6839      	ldr	r1, [r7, #0]
 8001270:	6878      	ldr	r0, [r7, #4]
 8001272:	f7ff fd55 	bl	8000d20 <CAN_TxHeader_Create>
 8001276:	60b8      	str	r0, [r7, #8]

	TxData[0] = EVT_REPLY_VALUE;
 8001278:	4b18      	ldr	r3, [pc, #96]	; (80012dc <SMHome_ReplySensorValue+0x94>)
 800127a:	2201      	movs	r2, #1
 800127c:	701a      	strb	r2, [r3, #0]
	TxData[1] = current->power_of_ten;
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8001284:	b2da      	uxtb	r2, r3
 8001286:	4b15      	ldr	r3, [pc, #84]	; (80012dc <SMHome_ReplySensorValue+0x94>)
 8001288:	705a      	strb	r2, [r3, #1]
	TxData[2] = (uint8_t) (current->value >> 8);
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	881b      	ldrh	r3, [r3, #0]
 800128e:	0a1b      	lsrs	r3, r3, #8
 8001290:	b29b      	uxth	r3, r3
 8001292:	b2da      	uxtb	r2, r3
 8001294:	4b11      	ldr	r3, [pc, #68]	; (80012dc <SMHome_ReplySensorValue+0x94>)
 8001296:	709a      	strb	r2, [r3, #2]
	TxData[3] = (uint8_t) current->value;
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	881b      	ldrh	r3, [r3, #0]
 800129c:	b2da      	uxtb	r2, r3
 800129e:	4b0f      	ldr	r3, [pc, #60]	; (80012dc <SMHome_ReplySensorValue+0x94>)
 80012a0:	70da      	strb	r2, [r3, #3]
	TxData[4] = (uint8_t) (current->vref >> 8);
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	885b      	ldrh	r3, [r3, #2]
 80012a6:	0a1b      	lsrs	r3, r3, #8
 80012a8:	b29b      	uxth	r3, r3
 80012aa:	b2da      	uxtb	r2, r3
 80012ac:	4b0b      	ldr	r3, [pc, #44]	; (80012dc <SMHome_ReplySensorValue+0x94>)
 80012ae:	711a      	strb	r2, [r3, #4]
	TxData[5] = (uint8_t) current->vref;
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	885b      	ldrh	r3, [r3, #2]
 80012b4:	b2da      	uxtb	r2, r3
 80012b6:	4b09      	ldr	r3, [pc, #36]	; (80012dc <SMHome_ReplySensorValue+0x94>)
 80012b8:	715a      	strb	r2, [r3, #5]

	TxHeaderPtr->DLC = 6;
 80012ba:	68bb      	ldr	r3, [r7, #8]
 80012bc:	2206      	movs	r2, #6
 80012be:	611a      	str	r2, [r3, #16]

    if ( CAN_Send_Packet(TxHeaderPtr,TxData) != IS_OK) {
 80012c0:	4906      	ldr	r1, [pc, #24]	; (80012dc <SMHome_ReplySensorValue+0x94>)
 80012c2:	68b8      	ldr	r0, [r7, #8]
 80012c4:	f7ff f950 	bl	8000568 <CAN_Send_Packet>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <SMHome_ReplySensorValue+0x8a>
    	rc=RC_CAN_TRANSMIT_ERR;
 80012ce:	2369      	movs	r3, #105	; 0x69
 80012d0:	75fb      	strb	r3, [r7, #23]
    }

//    free(current);
	return rc;
 80012d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	3718      	adds	r7, #24
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	2000016c 	.word	0x2000016c

080012e0 <SMHome_SendSensorValue>:
 * Send sensor/port value for specified sensor
 * @param sensor_id
 * @param value
 * @return
 */
uint8_t SMHome_SendSensorValue(SensorID_t sensor_id, SMH_SensValueReply_t* polled) {
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b086      	sub	sp, #24
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	4603      	mov	r3, r0
 80012e8:	6039      	str	r1, [r7, #0]
 80012ea:	71fb      	strb	r3, [r7, #7]
	uint8_t rc = IS_OK;
 80012ec:	2300      	movs	r3, #0
 80012ee:	75fb      	strb	r3, [r7, #23]
	CanAddr send_to, from;
	CAN_TxHeaderTypeDef *TxHeaderPtr;

	send_to.addr = CAN_Masters[0];
 80012f0:	4b22      	ldr	r3, [pc, #136]	; (800137c <SMHome_SendSensorValue+0x9c>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	733b      	strb	r3, [r7, #12]
	send_to.port = 0xFF;
 80012f6:	23ff      	movs	r3, #255	; 0xff
 80012f8:	737b      	strb	r3, [r7, #13]
	from.addr = THIS_CANID;
 80012fa:	4b21      	ldr	r3, [pc, #132]	; (8001380 <SMHome_SendSensorValue+0xa0>)
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	723b      	strb	r3, [r7, #8]
	from.port= (uint8_t)sensor_id;
 8001300:	79fb      	ldrb	r3, [r7, #7]
 8001302:	727b      	strb	r3, [r7, #9]

	TxHeaderPtr = CAN_TxHeader_Create(&send_to, &from, CAN_CMD_SEND_SENS_VALUE, true);
 8001304:	f107 0108 	add.w	r1, r7, #8
 8001308:	f107 000c 	add.w	r0, r7, #12
 800130c:	2301      	movs	r3, #1
 800130e:	2207      	movs	r2, #7
 8001310:	f7ff fd06 	bl	8000d20 <CAN_TxHeader_Create>
 8001314:	6138      	str	r0, [r7, #16]

	TxData[0] = EVT_POOLING_VALUE;
 8001316:	4b1b      	ldr	r3, [pc, #108]	; (8001384 <SMHome_SendSensorValue+0xa4>)
 8001318:	2200      	movs	r2, #0
 800131a:	701a      	strb	r2, [r3, #0]
	TxData[1] = polled->power_of_ten;
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8001322:	b2da      	uxtb	r2, r3
 8001324:	4b17      	ldr	r3, [pc, #92]	; (8001384 <SMHome_SendSensorValue+0xa4>)
 8001326:	705a      	strb	r2, [r3, #1]
	TxData[2] = (uint8_t) (polled->value >> 8);
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	881b      	ldrh	r3, [r3, #0]
 800132c:	0a1b      	lsrs	r3, r3, #8
 800132e:	b29b      	uxth	r3, r3
 8001330:	b2da      	uxtb	r2, r3
 8001332:	4b14      	ldr	r3, [pc, #80]	; (8001384 <SMHome_SendSensorValue+0xa4>)
 8001334:	709a      	strb	r2, [r3, #2]
	TxData[3] = (uint8_t) (polled->value );
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	881b      	ldrh	r3, [r3, #0]
 800133a:	b2da      	uxtb	r2, r3
 800133c:	4b11      	ldr	r3, [pc, #68]	; (8001384 <SMHome_SendSensorValue+0xa4>)
 800133e:	70da      	strb	r2, [r3, #3]
	TxData[4] = (uint8_t) (polled->vref >> 8);
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	885b      	ldrh	r3, [r3, #2]
 8001344:	0a1b      	lsrs	r3, r3, #8
 8001346:	b29b      	uxth	r3, r3
 8001348:	b2da      	uxtb	r2, r3
 800134a:	4b0e      	ldr	r3, [pc, #56]	; (8001384 <SMHome_SendSensorValue+0xa4>)
 800134c:	711a      	strb	r2, [r3, #4]
	TxData[5] = (uint8_t) polled->vref;
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	885b      	ldrh	r3, [r3, #2]
 8001352:	b2da      	uxtb	r2, r3
 8001354:	4b0b      	ldr	r3, [pc, #44]	; (8001384 <SMHome_SendSensorValue+0xa4>)
 8001356:	715a      	strb	r2, [r3, #5]

	TxHeaderPtr->DLC = 6;
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	2206      	movs	r2, #6
 800135c:	611a      	str	r2, [r3, #16]

    if ( CAN_Send_Packet(TxHeaderPtr,TxData) != IS_OK) {
 800135e:	4909      	ldr	r1, [pc, #36]	; (8001384 <SMHome_SendSensorValue+0xa4>)
 8001360:	6938      	ldr	r0, [r7, #16]
 8001362:	f7ff f901 	bl	8000568 <CAN_Send_Packet>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <SMHome_SendSensorValue+0x90>
    	return RC_CAN_TRANSMIT_ERR;
 800136c:	2369      	movs	r3, #105	; 0x69
 800136e:	e000      	b.n	8001372 <SMHome_SendSensorValue+0x92>
    }

	return rc;
 8001370:	7dfb      	ldrb	r3, [r7, #23]
}
 8001372:	4618      	mov	r0, r3
 8001374:	3718      	adds	r7, #24
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	2000013c 	.word	0x2000013c
 8001380:	20000138 	.word	0x20000138
 8001384:	2000016c 	.word	0x2000016c

08001388 <SMHome_SwitchSensorState>:
 *
 * @param send_to
 * @param from
 * @return
 */
uint8_t SMHome_SwitchSensorState(CanAddr* send_to, CanAddr* from, uint8_t value) {
 8001388:	b580      	push	{r7, lr}
 800138a:	b086      	sub	sp, #24
 800138c:	af00      	add	r7, sp, #0
 800138e:	60f8      	str	r0, [r7, #12]
 8001390:	60b9      	str	r1, [r7, #8]
 8001392:	4613      	mov	r3, r2
 8001394:	71fb      	strb	r3, [r7, #7]
	uint8_t rc = IS_OK;
 8001396:	2300      	movs	r3, #0
 8001398:	75fb      	strb	r3, [r7, #23]
	SMH_SensorDescrTypeDef *sensor;
	sensor = GetSensorByID((SensorID_t)from->port);
 800139a:	68bb      	ldr	r3, [r7, #8]
 800139c:	785b      	ldrb	r3, [r3, #1]
 800139e:	4618      	mov	r0, r3
 80013a0:	f000 fba4 	bl	8001aec <GetSensorByID>
 80013a4:	6138      	str	r0, [r7, #16]

	if (sensor->Status == SENSOR_ON)
 80013a6:	693b      	ldr	r3, [r7, #16]
 80013a8:	785b      	ldrb	r3, [r3, #1]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d007      	beq.n	80013be <SMHome_SwitchSensorState+0x36>
		rc = SMH_SensorSwitch(sensor, value);
 80013ae:	79fb      	ldrb	r3, [r7, #7]
 80013b0:	4619      	mov	r1, r3
 80013b2:	6938      	ldr	r0, [r7, #16]
 80013b4:	f000 fd94 	bl	8001ee0 <SMH_SensorSwitch>
 80013b8:	4603      	mov	r3, r0
 80013ba:	75fb      	strb	r3, [r7, #23]
 80013bc:	e001      	b.n	80013c2 <SMHome_SwitchSensorState+0x3a>
	else {
		rc = RC_SENSOR_OFF_ERR;
 80013be:	236b      	movs	r3, #107	; 0x6b
 80013c0:	75fb      	strb	r3, [r7, #23]
	}
	SMHome_SendError(send_to, from, rc);
 80013c2:	7dfb      	ldrb	r3, [r7, #23]
 80013c4:	b29b      	uxth	r3, r3
 80013c6:	461a      	mov	r2, r3
 80013c8:	68b9      	ldr	r1, [r7, #8]
 80013ca:	68f8      	ldr	r0, [r7, #12]
 80013cc:	f000 f806 	bl	80013dc <SMHome_SendError>

	return rc;
 80013d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3718      	adds	r7, #24
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
	...

080013dc <SMHome_SendError>:
 * @param send_to
 * @param from
 * @param rc
 * @return
 */
uint8_t SMHome_SendError(CanAddr* send_to, CanAddr* from, uint16_t rc_value) {
 80013dc:	b580      	push	{r7, lr}
 80013de:	b088      	sub	sp, #32
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	60f8      	str	r0, [r7, #12]
 80013e4:	60b9      	str	r1, [r7, #8]
 80013e6:	4613      	mov	r3, r2
 80013e8:	80fb      	strh	r3, [r7, #6]

	CanAddr local_send_to, local_from;
	CAN_TxHeaderTypeDef *TxHeaderPtr;

	if (send_to == NULL) {
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d105      	bne.n	80013fc <SMHome_SendError+0x20>
		local_send_to.addr = CAN_Masters[0];
 80013f0:	4b1d      	ldr	r3, [pc, #116]	; (8001468 <SMHome_SendError+0x8c>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	763b      	strb	r3, [r7, #24]
		local_send_to.port = 0xF;
 80013f6:	230f      	movs	r3, #15
 80013f8:	767b      	strb	r3, [r7, #25]
 80013fa:	e005      	b.n	8001408 <SMHome_SendError+0x2c>
	}
	else {
		local_send_to.addr = send_to->addr;
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	763b      	strb	r3, [r7, #24]
		local_send_to.port = send_to->port;
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	785b      	ldrb	r3, [r3, #1]
 8001406:	767b      	strb	r3, [r7, #25]
	}

	local_from.addr = THIS_CANID;
 8001408:	4b18      	ldr	r3, [pc, #96]	; (800146c <SMHome_SendError+0x90>)
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	753b      	strb	r3, [r7, #20]
	if (from == NULL) {
 800140e:	68bb      	ldr	r3, [r7, #8]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d102      	bne.n	800141a <SMHome_SendError+0x3e>
		local_from.port = 0xF;
 8001414:	230f      	movs	r3, #15
 8001416:	757b      	strb	r3, [r7, #21]
 8001418:	e002      	b.n	8001420 <SMHome_SendError+0x44>
	}
	else {
		local_from.port=from->port;
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	785b      	ldrb	r3, [r3, #1]
 800141e:	757b      	strb	r3, [r7, #21]
	}

	TxHeaderPtr = CAN_TxHeader_Create(&local_send_to, &local_from, CAN_CMD_ERROR, true);
 8001420:	f107 0114 	add.w	r1, r7, #20
 8001424:	f107 0018 	add.w	r0, r7, #24
 8001428:	2301      	movs	r3, #1
 800142a:	2209      	movs	r2, #9
 800142c:	f7ff fc78 	bl	8000d20 <CAN_TxHeader_Create>
 8001430:	61f8      	str	r0, [r7, #28]
	TxData[0] = (uint8_t) (rc_value >> 8);
 8001432:	88fb      	ldrh	r3, [r7, #6]
 8001434:	0a1b      	lsrs	r3, r3, #8
 8001436:	b29b      	uxth	r3, r3
 8001438:	b2da      	uxtb	r2, r3
 800143a:	4b0d      	ldr	r3, [pc, #52]	; (8001470 <SMHome_SendError+0x94>)
 800143c:	701a      	strb	r2, [r3, #0]
	TxData[1] = (uint8_t) rc_value;
 800143e:	88fb      	ldrh	r3, [r7, #6]
 8001440:	b2da      	uxtb	r2, r3
 8001442:	4b0b      	ldr	r3, [pc, #44]	; (8001470 <SMHome_SendError+0x94>)
 8001444:	705a      	strb	r2, [r3, #1]
	TxHeaderPtr->DLC = 2;
 8001446:	69fb      	ldr	r3, [r7, #28]
 8001448:	2202      	movs	r2, #2
 800144a:	611a      	str	r2, [r3, #16]

    if ( CAN_Send_Packet(TxHeaderPtr,TxData) != IS_OK) {
 800144c:	4908      	ldr	r1, [pc, #32]	; (8001470 <SMHome_SendError+0x94>)
 800144e:	69f8      	ldr	r0, [r7, #28]
 8001450:	f7ff f88a 	bl	8000568 <CAN_Send_Packet>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <SMHome_SendError+0x82>
    	return RC_CAN_TRANSMIT_ERR;
 800145a:	2369      	movs	r3, #105	; 0x69
 800145c:	e000      	b.n	8001460 <SMHome_SendError+0x84>
    }

	return IS_OK;
 800145e:	2300      	movs	r3, #0
}
 8001460:	4618      	mov	r0, r3
 8001462:	3720      	adds	r7, #32
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	2000013c 	.word	0x2000013c
 800146c:	20000138 	.word	0x20000138
 8001470:	2000016c 	.word	0x2000016c

08001474 <Sensor_DB_Init>:
uint8_t SMH_ADC_TotChannels = 0;

/**
 *    Initialize in mem sensor DB
 */
void Sensor_DB_Init() {
 8001474:	b580      	push	{r7, lr}
 8001476:	b08a      	sub	sp, #40	; 0x28
 8001478:	af08      	add	r7, sp, #32
	SMH_SensorListElTypeDef* cur_el;
	SMH_SensorDescrTypeDef* record;

	SENSOR_DB = (SMH_SensorListElTypeDef*) malloc(sizeof(SMH_SensorListElTypeDef));
 800147a:	2008      	movs	r0, #8
 800147c:	f004 fbfe 	bl	8005c7c <malloc>
 8001480:	4603      	mov	r3, r0
 8001482:	461a      	mov	r2, r3
 8001484:	4b9f      	ldr	r3, [pc, #636]	; (8001704 <Sensor_DB_Init+0x290>)
 8001486:	601a      	str	r2, [r3, #0]


	record = Sensor_Init(SW1,"SW1",SENSOR_DIGITAL,SENSOR_IN,SENSOR_EXT,SENSOR_EVT_OFF,SMH_SENS_TYPE_UNKNOWN,0,0,GPIO_PIN_11,'B', ADC_CHANNEL_0);
 8001488:	2300      	movs	r3, #0
 800148a:	9307      	str	r3, [sp, #28]
 800148c:	2342      	movs	r3, #66	; 0x42
 800148e:	9306      	str	r3, [sp, #24]
 8001490:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001494:	9305      	str	r3, [sp, #20]
 8001496:	2300      	movs	r3, #0
 8001498:	9304      	str	r3, [sp, #16]
 800149a:	2300      	movs	r3, #0
 800149c:	9303      	str	r3, [sp, #12]
 800149e:	2300      	movs	r3, #0
 80014a0:	9302      	str	r3, [sp, #8]
 80014a2:	2300      	movs	r3, #0
 80014a4:	9301      	str	r3, [sp, #4]
 80014a6:	2300      	movs	r3, #0
 80014a8:	9300      	str	r3, [sp, #0]
 80014aa:	2301      	movs	r3, #1
 80014ac:	2200      	movs	r2, #0
 80014ae:	4996      	ldr	r1, [pc, #600]	; (8001708 <Sensor_DB_Init+0x294>)
 80014b0:	2001      	movs	r0, #1
 80014b2:	f000 f9cf 	bl	8001854 <Sensor_Init>
 80014b6:	6078      	str	r0, [r7, #4]
	SENSOR_DB->el = record;
 80014b8:	4b92      	ldr	r3, [pc, #584]	; (8001704 <Sensor_DB_Init+0x290>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	687a      	ldr	r2, [r7, #4]
 80014be:	601a      	str	r2, [r3, #0]

	record = Sensor_Init(SW2,"SW2",SENSOR_DIGITAL,SENSOR_IN,SENSOR_EXT,SENSOR_EVT_OFF,SMH_SENS_TYPE_UNKNOWN,0,0,GPIO_PIN_10,'B', ADC_CHANNEL_0);
 80014c0:	2300      	movs	r3, #0
 80014c2:	9307      	str	r3, [sp, #28]
 80014c4:	2342      	movs	r3, #66	; 0x42
 80014c6:	9306      	str	r3, [sp, #24]
 80014c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014cc:	9305      	str	r3, [sp, #20]
 80014ce:	2300      	movs	r3, #0
 80014d0:	9304      	str	r3, [sp, #16]
 80014d2:	2300      	movs	r3, #0
 80014d4:	9303      	str	r3, [sp, #12]
 80014d6:	2300      	movs	r3, #0
 80014d8:	9302      	str	r3, [sp, #8]
 80014da:	2300      	movs	r3, #0
 80014dc:	9301      	str	r3, [sp, #4]
 80014de:	2300      	movs	r3, #0
 80014e0:	9300      	str	r3, [sp, #0]
 80014e2:	2301      	movs	r3, #1
 80014e4:	2200      	movs	r2, #0
 80014e6:	4989      	ldr	r1, [pc, #548]	; (800170c <Sensor_DB_Init+0x298>)
 80014e8:	2002      	movs	r0, #2
 80014ea:	f000 f9b3 	bl	8001854 <Sensor_Init>
 80014ee:	6078      	str	r0, [r7, #4]
	cur_el = SMH_SensorDB_Add(SENSOR_DB,record);
 80014f0:	4b84      	ldr	r3, [pc, #528]	; (8001704 <Sensor_DB_Init+0x290>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	6879      	ldr	r1, [r7, #4]
 80014f6:	4618      	mov	r0, r3
 80014f8:	f000 f994 	bl	8001824 <SMH_SensorDB_Add>
 80014fc:	6038      	str	r0, [r7, #0]

	record = Sensor_Init(SN1,"SN1",SENSOR_DIGITAL,SENSOR_IN,SENSOR_EXT,SENSOR_EVT_OFF,SMH_SENS_TYPE_UNKNOWN,0,0,GPIO_PIN_2,'B', ADC_CHANNEL_0);
 80014fe:	2300      	movs	r3, #0
 8001500:	9307      	str	r3, [sp, #28]
 8001502:	2342      	movs	r3, #66	; 0x42
 8001504:	9306      	str	r3, [sp, #24]
 8001506:	2304      	movs	r3, #4
 8001508:	9305      	str	r3, [sp, #20]
 800150a:	2300      	movs	r3, #0
 800150c:	9304      	str	r3, [sp, #16]
 800150e:	2300      	movs	r3, #0
 8001510:	9303      	str	r3, [sp, #12]
 8001512:	2300      	movs	r3, #0
 8001514:	9302      	str	r3, [sp, #8]
 8001516:	2300      	movs	r3, #0
 8001518:	9301      	str	r3, [sp, #4]
 800151a:	2300      	movs	r3, #0
 800151c:	9300      	str	r3, [sp, #0]
 800151e:	2301      	movs	r3, #1
 8001520:	2200      	movs	r2, #0
 8001522:	497b      	ldr	r1, [pc, #492]	; (8001710 <Sensor_DB_Init+0x29c>)
 8001524:	2003      	movs	r0, #3
 8001526:	f000 f995 	bl	8001854 <Sensor_Init>
 800152a:	6078      	str	r0, [r7, #4]
	cur_el = SMH_SensorDB_Add(cur_el,record);
 800152c:	6879      	ldr	r1, [r7, #4]
 800152e:	6838      	ldr	r0, [r7, #0]
 8001530:	f000 f978 	bl	8001824 <SMH_SensorDB_Add>
 8001534:	6038      	str	r0, [r7, #0]

	record = Sensor_Init(SN2,"SN2",SENSOR_DIGITAL,SENSOR_IN,SENSOR_EXT,SENSOR_EVT_OFF,SMH_SENS_TYPE_UNKNOWN,0,0,GPIO_PIN_1,'B', ADC_CHANNEL_9);
 8001536:	2309      	movs	r3, #9
 8001538:	9307      	str	r3, [sp, #28]
 800153a:	2342      	movs	r3, #66	; 0x42
 800153c:	9306      	str	r3, [sp, #24]
 800153e:	2302      	movs	r3, #2
 8001540:	9305      	str	r3, [sp, #20]
 8001542:	2300      	movs	r3, #0
 8001544:	9304      	str	r3, [sp, #16]
 8001546:	2300      	movs	r3, #0
 8001548:	9303      	str	r3, [sp, #12]
 800154a:	2300      	movs	r3, #0
 800154c:	9302      	str	r3, [sp, #8]
 800154e:	2300      	movs	r3, #0
 8001550:	9301      	str	r3, [sp, #4]
 8001552:	2300      	movs	r3, #0
 8001554:	9300      	str	r3, [sp, #0]
 8001556:	2301      	movs	r3, #1
 8001558:	2200      	movs	r2, #0
 800155a:	496e      	ldr	r1, [pc, #440]	; (8001714 <Sensor_DB_Init+0x2a0>)
 800155c:	2004      	movs	r0, #4
 800155e:	f000 f979 	bl	8001854 <Sensor_Init>
 8001562:	6078      	str	r0, [r7, #4]
	cur_el = SMH_SensorDB_Add(cur_el,record);
 8001564:	6879      	ldr	r1, [r7, #4]
 8001566:	6838      	ldr	r0, [r7, #0]
 8001568:	f000 f95c 	bl	8001824 <SMH_SensorDB_Add>
 800156c:	6038      	str	r0, [r7, #0]

	record = Sensor_Init(UTX,"UTX",SENSOR_ANALOG,SENSOR_OUT,SENSOR_EXT,SENSOR_EVT_OFF,SMH_SENS_TYPE_UNKNOWN,0,0,GPIO_PIN_2,'A', ADC_CHANNEL_2);
 800156e:	2302      	movs	r3, #2
 8001570:	9307      	str	r3, [sp, #28]
 8001572:	2341      	movs	r3, #65	; 0x41
 8001574:	9306      	str	r3, [sp, #24]
 8001576:	2304      	movs	r3, #4
 8001578:	9305      	str	r3, [sp, #20]
 800157a:	2300      	movs	r3, #0
 800157c:	9304      	str	r3, [sp, #16]
 800157e:	2300      	movs	r3, #0
 8001580:	9303      	str	r3, [sp, #12]
 8001582:	2300      	movs	r3, #0
 8001584:	9302      	str	r3, [sp, #8]
 8001586:	2300      	movs	r3, #0
 8001588:	9301      	str	r3, [sp, #4]
 800158a:	2300      	movs	r3, #0
 800158c:	9300      	str	r3, [sp, #0]
 800158e:	2300      	movs	r3, #0
 8001590:	2201      	movs	r2, #1
 8001592:	4961      	ldr	r1, [pc, #388]	; (8001718 <Sensor_DB_Init+0x2a4>)
 8001594:	2005      	movs	r0, #5
 8001596:	f000 f95d 	bl	8001854 <Sensor_Init>
 800159a:	6078      	str	r0, [r7, #4]
	cur_el = SMH_SensorDB_Add(cur_el,record);
 800159c:	6879      	ldr	r1, [r7, #4]
 800159e:	6838      	ldr	r0, [r7, #0]
 80015a0:	f000 f940 	bl	8001824 <SMH_SensorDB_Add>
 80015a4:	6038      	str	r0, [r7, #0]

	record = Sensor_Init(RL1,"RL1",SENSOR_DIGITAL,SENSOR_OUT,SENSOR_EXT,SENSOR_EVT_OFF,SMH_SENS_TYPE_RELAY,0,0,GPIO_PIN_9,'B', ADC_CHANNEL_0);
 80015a6:	2300      	movs	r3, #0
 80015a8:	9307      	str	r3, [sp, #28]
 80015aa:	2342      	movs	r3, #66	; 0x42
 80015ac:	9306      	str	r3, [sp, #24]
 80015ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015b2:	9305      	str	r3, [sp, #20]
 80015b4:	2300      	movs	r3, #0
 80015b6:	9304      	str	r3, [sp, #16]
 80015b8:	2300      	movs	r3, #0
 80015ba:	9303      	str	r3, [sp, #12]
 80015bc:	230e      	movs	r3, #14
 80015be:	9302      	str	r3, [sp, #8]
 80015c0:	2300      	movs	r3, #0
 80015c2:	9301      	str	r3, [sp, #4]
 80015c4:	2300      	movs	r3, #0
 80015c6:	9300      	str	r3, [sp, #0]
 80015c8:	2300      	movs	r3, #0
 80015ca:	2200      	movs	r2, #0
 80015cc:	4953      	ldr	r1, [pc, #332]	; (800171c <Sensor_DB_Init+0x2a8>)
 80015ce:	2006      	movs	r0, #6
 80015d0:	f000 f940 	bl	8001854 <Sensor_Init>
 80015d4:	6078      	str	r0, [r7, #4]
	cur_el = SMH_SensorDB_Add(cur_el,record);
 80015d6:	6879      	ldr	r1, [r7, #4]
 80015d8:	6838      	ldr	r0, [r7, #0]
 80015da:	f000 f923 	bl	8001824 <SMH_SensorDB_Add>
 80015de:	6038      	str	r0, [r7, #0]
	record->Locked = true;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2201      	movs	r2, #1
 80015e4:	719a      	strb	r2, [r3, #6]

	record= Sensor_Init(RL2,"RL2",SENSOR_DIGITAL,SENSOR_OUT,SENSOR_EXT,SENSOR_EVT_OFF,SMH_SENS_TYPE_RELAY,0,0,GPIO_PIN_8,'B', ADC_CHANNEL_0);
 80015e6:	2300      	movs	r3, #0
 80015e8:	9307      	str	r3, [sp, #28]
 80015ea:	2342      	movs	r3, #66	; 0x42
 80015ec:	9306      	str	r3, [sp, #24]
 80015ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015f2:	9305      	str	r3, [sp, #20]
 80015f4:	2300      	movs	r3, #0
 80015f6:	9304      	str	r3, [sp, #16]
 80015f8:	2300      	movs	r3, #0
 80015fa:	9303      	str	r3, [sp, #12]
 80015fc:	230e      	movs	r3, #14
 80015fe:	9302      	str	r3, [sp, #8]
 8001600:	2300      	movs	r3, #0
 8001602:	9301      	str	r3, [sp, #4]
 8001604:	2300      	movs	r3, #0
 8001606:	9300      	str	r3, [sp, #0]
 8001608:	2300      	movs	r3, #0
 800160a:	2200      	movs	r2, #0
 800160c:	4944      	ldr	r1, [pc, #272]	; (8001720 <Sensor_DB_Init+0x2ac>)
 800160e:	2007      	movs	r0, #7
 8001610:	f000 f920 	bl	8001854 <Sensor_Init>
 8001614:	6078      	str	r0, [r7, #4]
	cur_el = SMH_SensorDB_Add(cur_el,record);
 8001616:	6879      	ldr	r1, [r7, #4]
 8001618:	6838      	ldr	r0, [r7, #0]
 800161a:	f000 f903 	bl	8001824 <SMH_SensorDB_Add>
 800161e:	6038      	str	r0, [r7, #0]
	record->Locked = true;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2201      	movs	r2, #1
 8001624:	719a      	strb	r2, [r3, #6]

	//   PA15 port;  pin  on chip 38
	record = Sensor_Init(ACSENS,"ACSN",SENSOR_ANALOG,SENSOR_IN,SENSOR_EXT,SENSOR_EVT_OFF,SMH_SENS_TYPE_CURRENT,0,0,GPIO_PIN_15,'A',ADC_CHANNEL_0);
 8001626:	2300      	movs	r3, #0
 8001628:	9307      	str	r3, [sp, #28]
 800162a:	2341      	movs	r3, #65	; 0x41
 800162c:	9306      	str	r3, [sp, #24]
 800162e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001632:	9305      	str	r3, [sp, #20]
 8001634:	2300      	movs	r3, #0
 8001636:	9304      	str	r3, [sp, #16]
 8001638:	2300      	movs	r3, #0
 800163a:	9303      	str	r3, [sp, #12]
 800163c:	230a      	movs	r3, #10
 800163e:	9302      	str	r3, [sp, #8]
 8001640:	2300      	movs	r3, #0
 8001642:	9301      	str	r3, [sp, #4]
 8001644:	2300      	movs	r3, #0
 8001646:	9300      	str	r3, [sp, #0]
 8001648:	2301      	movs	r3, #1
 800164a:	2201      	movs	r2, #1
 800164c:	4935      	ldr	r1, [pc, #212]	; (8001724 <Sensor_DB_Init+0x2b0>)
 800164e:	2009      	movs	r0, #9
 8001650:	f000 f900 	bl	8001854 <Sensor_Init>
 8001654:	6078      	str	r0, [r7, #4]
	record->Locked = true;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2201      	movs	r2, #1
 800165a:	719a      	strb	r2, [r3, #6]
	cur_el = SMH_SensorDB_Add(cur_el,record);
 800165c:	6879      	ldr	r1, [r7, #4]
 800165e:	6838      	ldr	r0, [r7, #0]
 8001660:	f000 f8e0 	bl	8001824 <SMH_SensorDB_Add>
 8001664:	6038      	str	r0, [r7, #0]


	record = Sensor_Init(TEMP1,"TEMP1",SENSOR_ANALOG,SENSOR_IN,SENSOR_INT,SENSOR_EVT_OFF,SMH_SENS_TYPE_TEMP,0,5,0,'-',ADC_CHANNEL_TEMPSENSOR);
 8001666:	2310      	movs	r3, #16
 8001668:	9307      	str	r3, [sp, #28]
 800166a:	232d      	movs	r3, #45	; 0x2d
 800166c:	9306      	str	r3, [sp, #24]
 800166e:	2300      	movs	r3, #0
 8001670:	9305      	str	r3, [sp, #20]
 8001672:	2305      	movs	r3, #5
 8001674:	9304      	str	r3, [sp, #16]
 8001676:	2300      	movs	r3, #0
 8001678:	9303      	str	r3, [sp, #12]
 800167a:	2301      	movs	r3, #1
 800167c:	9302      	str	r3, [sp, #8]
 800167e:	2300      	movs	r3, #0
 8001680:	9301      	str	r3, [sp, #4]
 8001682:	2300      	movs	r3, #0
 8001684:	9300      	str	r3, [sp, #0]
 8001686:	2301      	movs	r3, #1
 8001688:	2201      	movs	r2, #1
 800168a:	4927      	ldr	r1, [pc, #156]	; (8001728 <Sensor_DB_Init+0x2b4>)
 800168c:	2008      	movs	r0, #8
 800168e:	f000 f8e1 	bl	8001854 <Sensor_Init>
 8001692:	6078      	str	r0, [r7, #4]
	record->Locked = true;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2201      	movs	r2, #1
 8001698:	719a      	strb	r2, [r3, #6]
	record->Status = SENSOR_UP;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2201      	movs	r2, #1
 800169e:	705a      	strb	r2, [r3, #1]
	record->SendEvents =true;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2201      	movs	r2, #1
 80016a4:	709a      	strb	r2, [r3, #2]
	cur_el = SMH_SensorDB_Add(cur_el,record);
 80016a6:	6879      	ldr	r1, [r7, #4]
 80016a8:	6838      	ldr	r0, [r7, #0]
 80016aa:	f000 f8bb 	bl	8001824 <SMH_SensorDB_Add>
 80016ae:	6038      	str	r0, [r7, #0]

	record = Sensor_Init(VREF,"VREF",SENSOR_ANALOG,SENSOR_IN,SENSOR_INT,SENSOR_EVT_OFF,SMH_SENS_TYPE_VOLTAGE,0,0,0,'-',ADC_CHANNEL_VREFINT);
 80016b0:	2311      	movs	r3, #17
 80016b2:	9307      	str	r3, [sp, #28]
 80016b4:	232d      	movs	r3, #45	; 0x2d
 80016b6:	9306      	str	r3, [sp, #24]
 80016b8:	2300      	movs	r3, #0
 80016ba:	9305      	str	r3, [sp, #20]
 80016bc:	2300      	movs	r3, #0
 80016be:	9304      	str	r3, [sp, #16]
 80016c0:	2300      	movs	r3, #0
 80016c2:	9303      	str	r3, [sp, #12]
 80016c4:	2309      	movs	r3, #9
 80016c6:	9302      	str	r3, [sp, #8]
 80016c8:	2300      	movs	r3, #0
 80016ca:	9301      	str	r3, [sp, #4]
 80016cc:	2300      	movs	r3, #0
 80016ce:	9300      	str	r3, [sp, #0]
 80016d0:	2301      	movs	r3, #1
 80016d2:	2201      	movs	r2, #1
 80016d4:	4915      	ldr	r1, [pc, #84]	; (800172c <Sensor_DB_Init+0x2b8>)
 80016d6:	200a      	movs	r0, #10
 80016d8:	f000 f8bc 	bl	8001854 <Sensor_Init>
 80016dc:	6078      	str	r0, [r7, #4]
	record->Locked = true;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2201      	movs	r2, #1
 80016e2:	719a      	strb	r2, [r3, #6]
	record->Status = SENSOR_UP;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2201      	movs	r2, #1
 80016e8:	705a      	strb	r2, [r3, #1]
	record->SendEvents = true;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2201      	movs	r2, #1
 80016ee:	709a      	strb	r2, [r3, #2]
	cur_el = SMH_SensorDB_Add(cur_el,record);
 80016f0:	6879      	ldr	r1, [r7, #4]
 80016f2:	6838      	ldr	r0, [r7, #0]
 80016f4:	f000 f896 	bl	8001824 <SMH_SensorDB_Add>
 80016f8:	6038      	str	r0, [r7, #0]
//	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
//	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
//	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
//	HAL_NVIC_EnableIRQ(EXTI2_IRQn);

}
 80016fa:	bf00      	nop
 80016fc:	3708      	adds	r7, #8
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	20000174 	.word	0x20000174
 8001708:	08005f40 	.word	0x08005f40
 800170c:	08005f44 	.word	0x08005f44
 8001710:	08005f48 	.word	0x08005f48
 8001714:	08005f4c 	.word	0x08005f4c
 8001718:	08005f50 	.word	0x08005f50
 800171c:	08005f54 	.word	0x08005f54
 8001720:	08005f58 	.word	0x08005f58
 8001724:	08005f5c 	.word	0x08005f5c
 8001728:	08005f64 	.word	0x08005f64
 800172c:	08005f6c 	.word	0x08005f6c

08001730 <EXTI15_10_IRQHandler>:


/**
 *    Common interrupt handler for all activated PINS. ( Check By DB )
 */
void EXTI15_10_IRQHandler(void) {
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0

	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8001734:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001738:	f003 f808 	bl	800474c <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 800173c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001740:	f003 f804 	bl	800474c <HAL_GPIO_EXTI_IRQHandler>

}
 8001744:	bf00      	nop
 8001746:	bd80      	pop	{r7, pc}

08001748 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void) {
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0

	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800174c:	2001      	movs	r0, #1
 800174e:	f002 fffd 	bl	800474c <HAL_GPIO_EXTI_IRQHandler>

}
 8001752:	bf00      	nop
 8001754:	bd80      	pop	{r7, pc}

08001756 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void) {
 8001756:	b580      	push	{r7, lr}
 8001758:	af00      	add	r7, sp, #0

	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800175a:	2002      	movs	r0, #2
 800175c:	f002 fff6 	bl	800474c <HAL_GPIO_EXTI_IRQHandler>

}
 8001760:	bf00      	nop
 8001762:	bd80      	pop	{r7, pc}

08001764 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void) {
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0

	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8001768:	2004      	movs	r0, #4
 800176a:	f002 ffef 	bl	800474c <HAL_GPIO_EXTI_IRQHandler>

}
 800176e:	bf00      	nop
 8001770:	bd80      	pop	{r7, pc}

08001772 <HAL_GPIO_EXTI_Callback>:
 *    Final callback for interrupt handling.
 *    Used for sending event when digital input PIN was switched UP/DOWN
 * @param GPIO_Pin
 */
//void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001772:	b590      	push	{r4, r7, lr}
 8001774:	b085      	sub	sp, #20
 8001776:	af00      	add	r7, sp, #0
 8001778:	4603      	mov	r3, r0
 800177a:	80fb      	strh	r3, [r7, #6]

	SMH_SensorDescrTypeDef* sensor = GetSensorByPinNum(GPIO_Pin);
 800177c:	88fb      	ldrh	r3, [r7, #6]
 800177e:	4618      	mov	r0, r3
 8001780:	f000 f9d4 	bl	8001b2c <GetSensorByPinNum>
 8001784:	60f8      	str	r0, [r7, #12]

	if ((sensor != NULL) && ( ! sensor->isAnalog) && (sensor->Direction == SENSOR_IN )) {
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d027      	beq.n	80017dc <HAL_GPIO_EXTI_Callback+0x6a>
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	78db      	ldrb	r3, [r3, #3]
 8001790:	f083 0301 	eor.w	r3, r3, #1
 8001794:	b2db      	uxtb	r3, r3
 8001796:	2b00      	cmp	r3, #0
 8001798:	d020      	beq.n	80017dc <HAL_GPIO_EXTI_Callback+0x6a>
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	791b      	ldrb	r3, [r3, #4]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d01c      	beq.n	80017dc <HAL_GPIO_EXTI_Callback+0x6a>

		if ((sensor->SwTime - getUpTime()) > 200 ) {
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	69dc      	ldr	r4, [r3, #28]
 80017a6:	f7ff fa0f 	bl	8000bc8 <getUpTime>
 80017aa:	4603      	mov	r3, r0
 80017ac:	1ae3      	subs	r3, r4, r3
 80017ae:	2bc8      	cmp	r3, #200	; 0xc8
 80017b0:	d914      	bls.n	80017dc <HAL_GPIO_EXTI_Callback+0x6a>
			SMH_SensValueReply_t* polled = SMH_SensorGetValue(sensor);
 80017b2:	68f8      	ldr	r0, [r7, #12]
 80017b4:	f000 fb18 	bl	8001de8 <SMH_SensorGetValue>
 80017b8:	60b8      	str	r0, [r7, #8]
			SMHome_SendSensorValue(sensor->id, polled);
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	68b9      	ldr	r1, [r7, #8]
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7ff fd8d 	bl	80012e0 <SMHome_SendSensorValue>
			sensor->SwCurState = polled->value;
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	881b      	ldrh	r3, [r3, #0]
 80017ca:	b2da      	uxtb	r2, r3
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	f883 2020 	strb.w	r2, [r3, #32]
			sensor->SwTime = getUpTime();
 80017d2:	f7ff f9f9 	bl	8000bc8 <getUpTime>
 80017d6:	4602      	mov	r2, r0
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	61da      	str	r2, [r3, #28]
		}
	}
}
 80017dc:	bf00      	nop
 80017de:	3714      	adds	r7, #20
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd90      	pop	{r4, r7, pc}

080017e4 <GetPortNum>:
/**
 *  Convert PORT letter to internal port id
 * @param portName
 * @return
 */
GPIO_TypeDef* GetPortNum(char portName) {
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	4603      	mov	r3, r0
 80017ec:	71fb      	strb	r3, [r7, #7]

	if (portName == 'A') {
 80017ee:	79fb      	ldrb	r3, [r7, #7]
 80017f0:	2b41      	cmp	r3, #65	; 0x41
 80017f2:	d101      	bne.n	80017f8 <GetPortNum+0x14>
		return GPIOA;
 80017f4:	4b08      	ldr	r3, [pc, #32]	; (8001818 <GetPortNum+0x34>)
 80017f6:	e00a      	b.n	800180e <GetPortNum+0x2a>
	}
	else if (portName == 'B') {
 80017f8:	79fb      	ldrb	r3, [r7, #7]
 80017fa:	2b42      	cmp	r3, #66	; 0x42
 80017fc:	d101      	bne.n	8001802 <GetPortNum+0x1e>
		return GPIOB;
 80017fe:	4b07      	ldr	r3, [pc, #28]	; (800181c <GetPortNum+0x38>)
 8001800:	e005      	b.n	800180e <GetPortNum+0x2a>
	}
	else if (portName == 'C') {
 8001802:	79fb      	ldrb	r3, [r7, #7]
 8001804:	2b43      	cmp	r3, #67	; 0x43
 8001806:	d101      	bne.n	800180c <GetPortNum+0x28>
		return GPIOC;
 8001808:	4b05      	ldr	r3, [pc, #20]	; (8001820 <GetPortNum+0x3c>)
 800180a:	e000      	b.n	800180e <GetPortNum+0x2a>
	}
	return GPIOB;
 800180c:	4b03      	ldr	r3, [pc, #12]	; (800181c <GetPortNum+0x38>)
}
 800180e:	4618      	mov	r0, r3
 8001810:	370c      	adds	r7, #12
 8001812:	46bd      	mov	sp, r7
 8001814:	bc80      	pop	{r7}
 8001816:	4770      	bx	lr
 8001818:	40010800 	.word	0x40010800
 800181c:	40010c00 	.word	0x40010c00
 8001820:	40011000 	.word	0x40011000

08001824 <SMH_SensorDB_Add>:
 * Append sensor record in DB
 * @param last_el
 * @param SensorDescr
 * @return
 */
SMH_SensorListElTypeDef* SMH_SensorDB_Add(SMH_SensorListElTypeDef* last_el, SMH_SensorDescrTypeDef *SensorDescr) {
 8001824:	b580      	push	{r7, lr}
 8001826:	b084      	sub	sp, #16
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
 800182c:	6039      	str	r1, [r7, #0]

	SMH_SensorListElTypeDef* el = (SMH_SensorListElTypeDef*) malloc(sizeof(SMH_SensorListElTypeDef));
 800182e:	2008      	movs	r0, #8
 8001830:	f004 fa24 	bl	8005c7c <malloc>
 8001834:	4603      	mov	r3, r0
 8001836:	60fb      	str	r3, [r7, #12]
	last_el->next = el;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	68fa      	ldr	r2, [r7, #12]
 800183c:	605a      	str	r2, [r3, #4]
	el->el = SensorDescr;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	683a      	ldr	r2, [r7, #0]
 8001842:	601a      	str	r2, [r3, #0]
	el->next = NULL;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	2200      	movs	r2, #0
 8001848:	605a      	str	r2, [r3, #4]
	return el;
 800184a:	68fb      	ldr	r3, [r7, #12]
}
 800184c:	4618      	mov	r0, r3
 800184e:	3710      	adds	r7, #16
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}

08001854 <Sensor_Init>:
		uint16_t time, // pollin period
		uint16_t pin,
		char port,
		uint32_t adc_channel
	)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	6039      	str	r1, [r7, #0]
 800185c:	4611      	mov	r1, r2
 800185e:	461a      	mov	r2, r3
 8001860:	4603      	mov	r3, r0
 8001862:	71fb      	strb	r3, [r7, #7]
 8001864:	460b      	mov	r3, r1
 8001866:	71bb      	strb	r3, [r7, #6]
 8001868:	4613      	mov	r3, r2
 800186a:	717b      	strb	r3, [r7, #5]

	SMH_SensorDescrTypeDef* Sensor = (SMH_SensorDescrTypeDef*) malloc(sizeof(SMH_SensorDescrTypeDef));
 800186c:	2024      	movs	r0, #36	; 0x24
 800186e:	f004 fa05 	bl	8005c7c <malloc>
 8001872:	4603      	mov	r3, r0
 8001874:	60bb      	str	r3, [r7, #8]
	if (Sensor != NULL) {
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d053      	beq.n	8001924 <Sensor_Init+0xd0>
		Sensor->id = id;
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	79fa      	ldrb	r2, [r7, #7]
 8001880:	701a      	strb	r2, [r3, #0]
		for ( int i=0; i < SENSOR_NAME_LEN ; i++ ) {
 8001882:	2300      	movs	r3, #0
 8001884:	60fb      	str	r3, [r7, #12]
 8001886:	e01a      	b.n	80018be <Sensor_Init+0x6a>
			if ( i >= strlen(name)) {
 8001888:	6838      	ldr	r0, [r7, #0]
 800188a:	f7fe fc5f 	bl	800014c <strlen>
 800188e:	4602      	mov	r2, r0
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	429a      	cmp	r2, r3
 8001894:	d806      	bhi.n	80018a4 <Sensor_Init+0x50>
				Sensor->Name[i] = ' ';
 8001896:	68ba      	ldr	r2, [r7, #8]
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	4413      	add	r3, r2
 800189c:	3307      	adds	r3, #7
 800189e:	2220      	movs	r2, #32
 80018a0:	701a      	strb	r2, [r3, #0]
 80018a2:	e009      	b.n	80018b8 <Sensor_Init+0x64>
			}
			else {
				Sensor->Name[i] = name[i];
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	683a      	ldr	r2, [r7, #0]
 80018a8:	4413      	add	r3, r2
 80018aa:	7819      	ldrb	r1, [r3, #0]
 80018ac:	68ba      	ldr	r2, [r7, #8]
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	4413      	add	r3, r2
 80018b2:	3307      	adds	r3, #7
 80018b4:	460a      	mov	r2, r1
 80018b6:	701a      	strb	r2, [r3, #0]
		for ( int i=0; i < SENSOR_NAME_LEN ; i++ ) {
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	3301      	adds	r3, #1
 80018bc:	60fb      	str	r3, [r7, #12]
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	2b03      	cmp	r3, #3
 80018c2:	dde1      	ble.n	8001888 <Sensor_Init+0x34>
			}
		}
		Sensor->Status = SENSOR_DOWN;
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	2200      	movs	r2, #0
 80018c8:	705a      	strb	r2, [r3, #1]
		Sensor->Direction = InOut;
 80018ca:	68bb      	ldr	r3, [r7, #8]
 80018cc:	797a      	ldrb	r2, [r7, #5]
 80018ce:	711a      	strb	r2, [r3, #4]
		Sensor->Locked = false;
 80018d0:	68bb      	ldr	r3, [r7, #8]
 80018d2:	2200      	movs	r2, #0
 80018d4:	719a      	strb	r2, [r3, #6]
		Sensor->SType = SensType;
 80018d6:	68bb      	ldr	r3, [r7, #8]
 80018d8:	f897 2020 	ldrb.w	r2, [r7, #32]
 80018dc:	72da      	strb	r2, [r3, #11]
		Sensor->Location = Location;
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	7e3a      	ldrb	r2, [r7, #24]
 80018e2:	715a      	strb	r2, [r3, #5]
		Sensor->SendEvents = Evt;
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	7f3a      	ldrb	r2, [r7, #28]
 80018e8:	709a      	strb	r2, [r3, #2]
		Sensor->isAnalog = SigType;
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	79ba      	ldrb	r2, [r7, #6]
 80018ee:	70da      	strb	r2, [r3, #3]
		Sensor->ValMultiplyer = multi;
 80018f0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80018f4:	b29a      	uxth	r2, r3
 80018f6:	68bb      	ldr	r3, [r7, #8]
 80018f8:	819a      	strh	r2, [r3, #12]
		Sensor->CheckTime = time;
 80018fa:	68bb      	ldr	r3, [r7, #8]
 80018fc:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80018fe:	81da      	strh	r2, [r3, #14]
		Sensor->PinNum = pin;
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001904:	821a      	strh	r2, [r3, #16]
		Sensor->PinPort = port;
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800190c:	749a      	strb	r2, [r3, #18]
		Sensor->TimeCount = 0;
 800190e:	68bb      	ldr	r3, [r7, #8]
 8001910:	2200      	movs	r2, #0
 8001912:	829a      	strh	r2, [r3, #20]
		Sensor->adc_ch = adc_channel;
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001918:	619a      	str	r2, [r3, #24]
		Sensor->adc_rank = 0;
 800191a:	68bb      	ldr	r3, [r7, #8]
 800191c:	2200      	movs	r2, #0
 800191e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 8001922:	e002      	b.n	800192a <Sensor_Init+0xd6>
	}
	else {
		SMHome_error(RC_NO_MEM);
 8001924:	206a      	movs	r0, #106	; 0x6a
 8001926:	f7ff f981 	bl	8000c2c <SMHome_error>
	}

	return 	Sensor;
 800192a:	68bb      	ldr	r3, [r7, #8]
}
 800192c:	4618      	mov	r0, r3
 800192e:	3710      	adds	r7, #16
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}

08001934 <Sensor_OFF>:
 *
 * @param sensor
 * @return
 */

uint8_t Sensor_OFF(SMH_SensorDescrTypeDef* sensor) {
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]

//	sensor->SendEvents = SENSOR_EVT_OFF;
	sensor->ValMultiplyer = 0;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2200      	movs	r2, #0
 8001940:	819a      	strh	r2, [r3, #12]
	sensor->CheckTime = 0;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2200      	movs	r2, #0
 8001946:	81da      	strh	r2, [r3, #14]

	if ( sensor->PinPort != '-') {
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	7c9b      	ldrb	r3, [r3, #18]
 800194c:	2b2d      	cmp	r3, #45	; 0x2d
 800194e:	d00b      	beq.n	8001968 <Sensor_OFF+0x34>
		HAL_GPIO_DeInit(GetPortNum(sensor->PinPort), sensor->PinNum);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	7c9b      	ldrb	r3, [r3, #18]
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff ff45 	bl	80017e4 <GetPortNum>
 800195a:	4602      	mov	r2, r0
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	8a1b      	ldrh	r3, [r3, #16]
 8001960:	4619      	mov	r1, r3
 8001962:	4610      	mov	r0, r2
 8001964:	f002 fe0e 	bl	8004584 <HAL_GPIO_DeInit>
#ifdef DEBUG_PRINT_UART
	if ( sensor->id == UTX ) {
		HAL_UART_MspInit(&huart2);
	}
#endif
	sensor->Status = SENSOR_DOWN;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2200      	movs	r2, #0
 800196c:	705a      	strb	r2, [r3, #1]
	return IS_OK;
 800196e:	2300      	movs	r3, #0
}
 8001970:	4618      	mov	r0, r3
 8001972:	3708      	adds	r7, #8
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}

08001978 <Sensor_ON>:
 * Switch sensor ON
 *
 * @param sensor
 * @return
 */
uint8_t Sensor_ON(SMH_SensorDescrTypeDef* sensor) {
 8001978:	b580      	push	{r7, lr}
 800197a:	b086      	sub	sp, #24
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001980:	f107 0308 	add.w	r3, r7, #8
 8001984:	2200      	movs	r2, #0
 8001986:	601a      	str	r2, [r3, #0]
 8001988:	605a      	str	r2, [r3, #4]
 800198a:	609a      	str	r2, [r3, #8]
 800198c:	60da      	str	r2, [r3, #12]

	if ( sensor->PinPort == '-') {
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	7c9b      	ldrb	r3, [r3, #18]
 8001992:	2b2d      	cmp	r3, #45	; 0x2d
 8001994:	d104      	bne.n	80019a0 <Sensor_ON+0x28>
		sensor->Status = SENSOR_UP;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2201      	movs	r2, #1
 800199a:	705a      	strb	r2, [r3, #1]
		return IS_OK;
 800199c:	2300      	movs	r3, #0
 800199e:	e07a      	b.n	8001a96 <Sensor_ON+0x11e>
#endif

	/**
	 *   Clear current pin settings
	 */
	HAL_GPIO_DeInit(GetPortNum(sensor->PinPort),sensor->PinPort);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	7c9b      	ldrb	r3, [r3, #18]
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7ff ff1d 	bl	80017e4 <GetPortNum>
 80019aa:	4602      	mov	r2, r0
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	7c9b      	ldrb	r3, [r3, #18]
 80019b0:	4619      	mov	r1, r3
 80019b2:	4610      	mov	r0, r2
 80019b4:	f002 fde6 	bl	8004584 <HAL_GPIO_DeInit>
	GPIO_InitStruct.Pin = sensor->PinNum;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	8a1b      	ldrh	r3, [r3, #16]
 80019bc:	60bb      	str	r3, [r7, #8]
	if ( sensor->PinNum == GPIO_PIN_1 ) {
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	8a1b      	ldrh	r3, [r3, #16]
 80019c2:	2b02      	cmp	r3, #2
 80019c4:	d103      	bne.n	80019ce <Sensor_ON+0x56>
		HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 80019c6:	2007      	movs	r0, #7
 80019c8:	f002 f9bf 	bl	8003d4a <HAL_NVIC_DisableIRQ>
 80019cc:	e006      	b.n	80019dc <Sensor_ON+0x64>
	}
	else if (sensor->PinNum == GPIO_PIN_2 ) {
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	8a1b      	ldrh	r3, [r3, #16]
 80019d2:	2b04      	cmp	r3, #4
 80019d4:	d102      	bne.n	80019dc <Sensor_ON+0x64>
		HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 80019d6:	2008      	movs	r0, #8
 80019d8:	f002 f9b7 	bl	8003d4a <HAL_NVIC_DisableIRQ>


	/**
	*     Setup ANALOG pin/port settings
	*/
	if (sensor->isAnalog) {
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	78db      	ldrb	r3, [r3, #3]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d002      	beq.n	80019ea <Sensor_ON+0x72>
		GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019e4:	2303      	movs	r3, #3
 80019e6:	60fb      	str	r3, [r7, #12]
 80019e8:	e045      	b.n	8001a76 <Sensor_ON+0xfe>
	/**
	*     Setup DIGITAL pin/port settings
	*/
	else {
		/**   Digital Input */
		if (sensor->Direction == SENSOR_IN) {
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	791b      	ldrb	r3, [r3, #4]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d030      	beq.n	8001a54 <Sensor_ON+0xdc>
			GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;  // GPIO_MODE_IT_RISING_FALLING | GPIO_MODE_IT_RISING
 80019f2:	4b2b      	ldr	r3, [pc, #172]	; (8001aa0 <Sensor_ON+0x128>)
 80019f4:	60fb      	str	r3, [r7, #12]
			GPIO_InitStruct.Pull = GPIO_NOPULL;                  //
 80019f6:	2300      	movs	r3, #0
 80019f8:	613b      	str	r3, [r7, #16]

			if ( sensor->PinNum == GPIO_PIN_1 ) {
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	8a1b      	ldrh	r3, [r3, #16]
 80019fe:	2b02      	cmp	r3, #2
 8001a00:	d108      	bne.n	8001a14 <Sensor_ON+0x9c>
				HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001a02:	2007      	movs	r0, #7
 8001a04:	f002 f993 	bl	8003d2e <HAL_NVIC_EnableIRQ>
				HAL_NVIC_SetPriority(EXTI1_IRQn, 0x1, 0);
 8001a08:	2200      	movs	r2, #0
 8001a0a:	2101      	movs	r1, #1
 8001a0c:	2007      	movs	r0, #7
 8001a0e:	f002 f972 	bl	8003cf6 <HAL_NVIC_SetPriority>
 8001a12:	e030      	b.n	8001a76 <Sensor_ON+0xfe>
			} else if (sensor->PinNum == GPIO_PIN_2 ) {
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	8a1b      	ldrh	r3, [r3, #16]
 8001a18:	2b04      	cmp	r3, #4
 8001a1a:	d108      	bne.n	8001a2e <Sensor_ON+0xb6>
				HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001a1c:	2008      	movs	r0, #8
 8001a1e:	f002 f986 	bl	8003d2e <HAL_NVIC_EnableIRQ>
				HAL_NVIC_SetPriority(EXTI2_IRQn, 0x1, 0);
 8001a22:	2200      	movs	r2, #0
 8001a24:	2101      	movs	r1, #1
 8001a26:	2008      	movs	r0, #8
 8001a28:	f002 f965 	bl	8003cf6 <HAL_NVIC_SetPriority>
 8001a2c:	e023      	b.n	8001a76 <Sensor_ON+0xfe>
			} else if ((sensor->PinNum >= GPIO_PIN_10 ) && (sensor->PinNum <=  GPIO_PIN_15)) {
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	8a1b      	ldrh	r3, [r3, #16]
 8001a32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a36:	d31e      	bcc.n	8001a76 <Sensor_ON+0xfe>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	8a1b      	ldrh	r3, [r3, #16]
 8001a3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001a40:	d819      	bhi.n	8001a76 <Sensor_ON+0xfe>
				HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001a42:	2028      	movs	r0, #40	; 0x28
 8001a44:	f002 f973 	bl	8003d2e <HAL_NVIC_EnableIRQ>
				HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0x1, 0);
 8001a48:	2200      	movs	r2, #0
 8001a4a:	2101      	movs	r1, #1
 8001a4c:	2028      	movs	r0, #40	; 0x28
 8001a4e:	f002 f952 	bl	8003cf6 <HAL_NVIC_SetPriority>
 8001a52:	e010      	b.n	8001a76 <Sensor_ON+0xfe>
			}

		  }
		  /**   Digital Output */
		  else {
			  HAL_GPIO_WritePin(GetPortNum(sensor->PinPort), sensor->PinNum, GPIO_PIN_RESET);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	7c9b      	ldrb	r3, [r3, #18]
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7ff fec3 	bl	80017e4 <GetPortNum>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	8a1b      	ldrh	r3, [r3, #16]
 8001a62:	2200      	movs	r2, #0
 8001a64:	4619      	mov	r1, r3
 8001a66:	f002 fe58 	bl	800471a <HAL_GPIO_WritePin>
			  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	60fb      	str	r3, [r7, #12]
			  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a6e:	2302      	movs	r3, #2
 8001a70:	613b      	str	r3, [r7, #16]
			  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a72:	2302      	movs	r3, #2
 8001a74:	617b      	str	r3, [r7, #20]
		 }
	}

	HAL_GPIO_Init(GetPortNum(sensor->PinPort), &GPIO_InitStruct);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	7c9b      	ldrb	r3, [r3, #18]
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7ff feb2 	bl	80017e4 <GetPortNum>
 8001a80:	4602      	mov	r2, r0
 8001a82:	f107 0308 	add.w	r3, r7, #8
 8001a86:	4619      	mov	r1, r3
 8001a88:	4610      	mov	r0, r2
 8001a8a:	f002 fbff 	bl	800428c <HAL_GPIO_Init>

	sensor->Status = SENSOR_UP;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2201      	movs	r2, #1
 8001a92:	705a      	strb	r2, [r3, #1]
	return IS_OK;
 8001a94:	2300      	movs	r3, #0
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3718      	adds	r7, #24
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	10310000 	.word	0x10310000

08001aa4 <Sensor_SetPollingOn>:
 * @param time_interval
 * @param sendEvent. Send or not event to network
 * @return
 *
 */
uint8_t Sensor_SetPollingOn(SMH_SensorDescrTypeDef* sensor, uint16_t time_interval, bool sendEvent) {
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
 8001aac:	460b      	mov	r3, r1
 8001aae:	807b      	strh	r3, [r7, #2]
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	707b      	strb	r3, [r7, #1]

	if (sensor->Direction == SENSOR_IN) {
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	791b      	ldrb	r3, [r3, #4]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d011      	beq.n	8001ae0 <Sensor_SetPollingOn+0x3c>
		sensor->SendEvents = sendEvent;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	787a      	ldrb	r2, [r7, #1]
 8001ac0:	709a      	strb	r2, [r3, #2]

		if (sensor->isAnalog) {
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	78db      	ldrb	r3, [r3, #3]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d005      	beq.n	8001ad6 <Sensor_SetPollingOn+0x32>
			sensor->CheckTime = time_interval;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	887a      	ldrh	r2, [r7, #2]
 8001ace:	81da      	strh	r2, [r3, #14]
			SMH_ADC_RunConversation();
 8001ad0:	f000 f852 	bl	8001b78 <SMH_ADC_RunConversation>
 8001ad4:	e002      	b.n	8001adc <Sensor_SetPollingOn+0x38>
		}
		else {
			sensor->CheckTime = 0;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	81da      	strh	r2, [r3, #14]
			//   Switch on interrupt generation


		}

		return IS_OK;
 8001adc:	2300      	movs	r3, #0
 8001ade:	e000      	b.n	8001ae2 <Sensor_SetPollingOn+0x3e>
	}
	else {
		return RC_SENSOR_WRONG_TYPE;
 8001ae0:	2365      	movs	r3, #101	; 0x65
	}
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3708      	adds	r7, #8
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
	...

08001aec <GetSensorByID>:
 * Search sensor definition by its ID
 *
 * @param sensor id
 * @return
 */
SMH_SensorDescrTypeDef* GetSensorByID(SensorID_t id) {
 8001aec:	b480      	push	{r7}
 8001aee:	b085      	sub	sp, #20
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	4603      	mov	r3, r0
 8001af4:	71fb      	strb	r3, [r7, #7]

	SMH_SensorListElTypeDef* cur = SENSOR_DB;
 8001af6:	4b0c      	ldr	r3, [pc, #48]	; (8001b28 <GetSensorByID+0x3c>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	60fb      	str	r3, [r7, #12]

	while  (cur != 0) {
 8001afc:	e00b      	b.n	8001b16 <GetSensorByID+0x2a>
		if ( cur->el->id == id ) {
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	79fa      	ldrb	r2, [r7, #7]
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d102      	bne.n	8001b10 <GetSensorByID+0x24>
			return cur->el;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	e006      	b.n	8001b1e <GetSensorByID+0x32>
		}
		cur = cur->next;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	60fb      	str	r3, [r7, #12]
	while  (cur != 0) {
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d1f0      	bne.n	8001afe <GetSensorByID+0x12>
	}
	return NULL;
 8001b1c:	2300      	movs	r3, #0
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3714      	adds	r7, #20
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bc80      	pop	{r7}
 8001b26:	4770      	bx	lr
 8001b28:	20000174 	.word	0x20000174

08001b2c <GetSensorByPinNum>:
 *   Select sensor by pin number
 *
 * @param sensors pin
 * @return
 */
SMH_SensorDescrTypeDef* GetSensorByPinNum(uint16_t pin) {
 8001b2c:	b480      	push	{r7}
 8001b2e:	b085      	sub	sp, #20
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	4603      	mov	r3, r0
 8001b34:	80fb      	strh	r3, [r7, #6]

	SMH_SensorListElTypeDef* cur = SENSOR_DB;
 8001b36:	4b0f      	ldr	r3, [pc, #60]	; (8001b74 <GetSensorByPinNum+0x48>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	60fb      	str	r3, [r7, #12]

	while  (cur != 0) {
 8001b3c:	e010      	b.n	8001b60 <GetSensorByPinNum+0x34>
		if ( cur->el->PinNum == pin ) {
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	8a1b      	ldrh	r3, [r3, #16]
 8001b44:	88fa      	ldrh	r2, [r7, #6]
 8001b46:	429a      	cmp	r2, r3
 8001b48:	d107      	bne.n	8001b5a <GetSensorByPinNum+0x2e>
			if (cur->el->PinPort == 'B' ) {
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	7c9b      	ldrb	r3, [r3, #18]
 8001b50:	2b42      	cmp	r3, #66	; 0x42
 8001b52:	d102      	bne.n	8001b5a <GetSensorByPinNum+0x2e>
				return cur->el;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	e006      	b.n	8001b68 <GetSensorByPinNum+0x3c>
			}
		}
		cur = cur->next;
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	60fb      	str	r3, [r7, #12]
	while  (cur != 0) {
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d1eb      	bne.n	8001b3e <GetSensorByPinNum+0x12>
	}
	return NULL;
 8001b66:	2300      	movs	r3, #0
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3714      	adds	r7, #20
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bc80      	pop	{r7}
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	20000174 	.word	0x20000174

08001b78 <SMH_ADC_RunConversation>:
/**
 *
 *    Configure  ADC Scan channels based on sensors params
 *
 */
void SMH_ADC_RunConversation() {
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af00      	add	r7, sp, #0
	SMH_SensorListElTypeDef* cur = SENSOR_DB;
 8001b7e:	4b5b      	ldr	r3, [pc, #364]	; (8001cec <SMH_ADC_RunConversation+0x174>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	617b      	str	r3, [r7, #20]
	SMH_SensorDescrTypeDef* sensor;
	ADC_ChannelConfTypeDef sConfig = {0};
 8001b84:	463b      	mov	r3, r7
 8001b86:	2200      	movs	r2, #0
 8001b88:	601a      	str	r2, [r3, #0]
 8001b8a:	605a      	str	r2, [r3, #4]
 8001b8c:	609a      	str	r2, [r3, #8]
	uint8_t ch_total_count = 0;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	74fb      	strb	r3, [r7, #19]


	if ( SMH_ConvResultArray != NULL) {
 8001b92:	4b57      	ldr	r3, [pc, #348]	; (8001cf0 <SMH_ADC_RunConversation+0x178>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d004      	beq.n	8001ba4 <SMH_ADC_RunConversation+0x2c>
		free(SMH_ConvResultArray);
 8001b9a:	4b55      	ldr	r3, [pc, #340]	; (8001cf0 <SMH_ADC_RunConversation+0x178>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f004 f874 	bl	8005c8c <free>
	}

//	HAL_ADC_MspDeInit(&hadc1);
    HAL_ADC_Stop_DMA(&hadc1);
 8001ba4:	4853      	ldr	r0, [pc, #332]	; (8001cf4 <SMH_ADC_RunConversation+0x17c>)
 8001ba6:	f000 fe2f 	bl	8002808 <HAL_ADC_Stop_DMA>
    HAL_ADC_DeInit(&hadc1);
 8001baa:	4852      	ldr	r0, [pc, #328]	; (8001cf4 <SMH_ADC_RunConversation+0x17c>)
 8001bac:	f000 fc8c 	bl	80024c8 <HAL_ADC_DeInit>

    /** Calculate amount of conversion channels
     */
	while  (cur != 0) {
 8001bb0:	e017      	b.n	8001be2 <SMH_ADC_RunConversation+0x6a>
		sensor = cur->el;
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	60fb      	str	r3, [r7, #12]
		if ((sensor->isAnalog) &&
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	78db      	ldrb	r3, [r3, #3]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d00d      	beq.n	8001bdc <SMH_ADC_RunConversation+0x64>
				(sensor->Direction == SENSOR_IN) &&
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	791b      	ldrb	r3, [r3, #4]
		if ((sensor->isAnalog) &&
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d009      	beq.n	8001bdc <SMH_ADC_RunConversation+0x64>
				(sensor->adc_ch != ADC_CHANNEL_0) &&
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	699b      	ldr	r3, [r3, #24]
				(sensor->Direction == SENSOR_IN) &&
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d005      	beq.n	8001bdc <SMH_ADC_RunConversation+0x64>
				(sensor->Status = SENSOR_UP)
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	705a      	strb	r2, [r3, #1]
				){
			ch_total_count++;
 8001bd6:	7cfb      	ldrb	r3, [r7, #19]
 8001bd8:	3301      	adds	r3, #1
 8001bda:	74fb      	strb	r3, [r7, #19]
		}
		cur = cur->next;
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	617b      	str	r3, [r7, #20]
	while  (cur != 0) {
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d1e4      	bne.n	8001bb2 <SMH_ADC_RunConversation+0x3a>
	}

    /** Configure ADC1
    */
    hadc1.Instance = ADC1;
 8001be8:	4b42      	ldr	r3, [pc, #264]	; (8001cf4 <SMH_ADC_RunConversation+0x17c>)
 8001bea:	4a43      	ldr	r2, [pc, #268]	; (8001cf8 <SMH_ADC_RunConversation+0x180>)
 8001bec:	601a      	str	r2, [r3, #0]
    hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001bee:	4b41      	ldr	r3, [pc, #260]	; (8001cf4 <SMH_ADC_RunConversation+0x17c>)
 8001bf0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001bf4:	609a      	str	r2, [r3, #8]
    hadc1.Init.ContinuousConvMode = ENABLE;
 8001bf6:	4b3f      	ldr	r3, [pc, #252]	; (8001cf4 <SMH_ADC_RunConversation+0x17c>)
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	731a      	strb	r2, [r3, #12]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001bfc:	4b3d      	ldr	r3, [pc, #244]	; (8001cf4 <SMH_ADC_RunConversation+0x17c>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	751a      	strb	r2, [r3, #20]
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c02:	4b3c      	ldr	r3, [pc, #240]	; (8001cf4 <SMH_ADC_RunConversation+0x17c>)
 8001c04:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001c08:	61da      	str	r2, [r3, #28]
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c0a:	4b3a      	ldr	r3, [pc, #232]	; (8001cf4 <SMH_ADC_RunConversation+0x17c>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	605a      	str	r2, [r3, #4]
    hadc1.Init.NbrOfConversion = ch_total_count;
 8001c10:	7cfb      	ldrb	r3, [r7, #19]
 8001c12:	4a38      	ldr	r2, [pc, #224]	; (8001cf4 <SMH_ADC_RunConversation+0x17c>)
 8001c14:	6113      	str	r3, [r2, #16]

    if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001c16:	4837      	ldr	r0, [pc, #220]	; (8001cf4 <SMH_ADC_RunConversation+0x17c>)
 8001c18:	f000 fb7e 	bl	8002318 <HAL_ADC_Init>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d004      	beq.n	8001c2c <SMH_ADC_RunConversation+0xb4>
    	SMHome_SendError(NULL, NULL, RC_SENSOR_CHCONF_ERR);
 8001c22:	226d      	movs	r2, #109	; 0x6d
 8001c24:	2100      	movs	r1, #0
 8001c26:	2000      	movs	r0, #0
 8001c28:	f7ff fbd8 	bl	80013dc <SMHome_SendError>
    }

    /** Configure Channels
    */
	cur = SENSOR_DB;
 8001c2c:	4b2f      	ldr	r3, [pc, #188]	; (8001cec <SMH_ADC_RunConversation+0x174>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	617b      	str	r3, [r7, #20]
	uint8_t cur_adc_rank = 1;
 8001c32:	2301      	movs	r3, #1
 8001c34:	74bb      	strb	r3, [r7, #18]

	while  (cur != 0) {
 8001c36:	e030      	b.n	8001c9a <SMH_ADC_RunConversation+0x122>
		sensor = cur->el;
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	60fb      	str	r3, [r7, #12]
		if ((sensor->isAnalog) &&
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	78db      	ldrb	r3, [r3, #3]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d026      	beq.n	8001c94 <SMH_ADC_RunConversation+0x11c>
				(sensor->Direction == SENSOR_IN) &&
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	791b      	ldrb	r3, [r3, #4]
		if ((sensor->isAnalog) &&
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d022      	beq.n	8001c94 <SMH_ADC_RunConversation+0x11c>
				(sensor->adc_ch != ADC_CHANNEL_0) &&
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	699b      	ldr	r3, [r3, #24]
				(sensor->Direction == SENSOR_IN) &&
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d01e      	beq.n	8001c94 <SMH_ADC_RunConversation+0x11c>
				(sensor->Status = SENSOR_UP)
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	2201      	movs	r2, #1
 8001c5a:	705a      	strb	r2, [r3, #1]
				){

			  sConfig.Channel = sensor->adc_ch;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	699b      	ldr	r3, [r3, #24]
 8001c60:	603b      	str	r3, [r7, #0]
			  sConfig.Rank = cur_adc_rank;
 8001c62:	7cbb      	ldrb	r3, [r7, #18]
 8001c64:	607b      	str	r3, [r7, #4]
			  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 8001c66:	2304      	movs	r3, #4
 8001c68:	60bb      	str	r3, [r7, #8]

			  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) == HAL_OK) {
 8001c6a:	463b      	mov	r3, r7
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4821      	ldr	r0, [pc, #132]	; (8001cf4 <SMH_ADC_RunConversation+0x17c>)
 8001c70:	f000 fe32 	bl	80028d8 <HAL_ADC_ConfigChannel>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d107      	bne.n	8001c8a <SMH_ADC_RunConversation+0x112>
				  sensor->adc_rank = cur_adc_rank;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	7cba      	ldrb	r2, [r7, #18]
 8001c7e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				  cur_adc_rank++;
 8001c82:	7cbb      	ldrb	r3, [r7, #18]
 8001c84:	3301      	adds	r3, #1
 8001c86:	74bb      	strb	r3, [r7, #18]
 8001c88:	e004      	b.n	8001c94 <SMH_ADC_RunConversation+0x11c>
			  }
			  else {
				  SMHome_SendError(NULL, NULL, RC_SENSOR_CHCONF_ERR);
 8001c8a:	226d      	movs	r2, #109	; 0x6d
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	2000      	movs	r0, #0
 8001c90:	f7ff fba4 	bl	80013dc <SMHome_SendError>
			  }
		}
		cur = cur->next;
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	617b      	str	r3, [r7, #20]
	while  (cur != 0) {
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d1cb      	bne.n	8001c38 <SMH_ADC_RunConversation+0xc0>
	}

	SMH_ADC_TotChannels = cur_adc_rank - 1;
 8001ca0:	7cbb      	ldrb	r3, [r7, #18]
 8001ca2:	3b01      	subs	r3, #1
 8001ca4:	b2da      	uxtb	r2, r3
 8001ca6:	4b15      	ldr	r3, [pc, #84]	; (8001cfc <SMH_ADC_RunConversation+0x184>)
 8001ca8:	701a      	strb	r2, [r3, #0]

    /** Prepare buffer for store result and start DMS conversation save
    */

	SMH_ConvResultArray = (uint16_t*) malloc(sizeof(uint16_t) * SMH_ADC_TotChannels);
 8001caa:	4b14      	ldr	r3, [pc, #80]	; (8001cfc <SMH_ADC_RunConversation+0x184>)
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	005b      	lsls	r3, r3, #1
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f003 ffe3 	bl	8005c7c <malloc>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	461a      	mov	r2, r3
 8001cba:	4b0d      	ldr	r3, [pc, #52]	; (8001cf0 <SMH_ADC_RunConversation+0x178>)
 8001cbc:	601a      	str	r2, [r3, #0]
	if ( SMH_ConvResultArray == NULL) {
 8001cbe:	4b0c      	ldr	r3, [pc, #48]	; (8001cf0 <SMH_ADC_RunConversation+0x178>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d105      	bne.n	8001cd2 <SMH_ADC_RunConversation+0x15a>
		SMHome_SendError(NULL, NULL, RC_NO_MEM);
 8001cc6:	226a      	movs	r2, #106	; 0x6a
 8001cc8:	2100      	movs	r1, #0
 8001cca:	2000      	movs	r0, #0
 8001ccc:	f7ff fb86 	bl	80013dc <SMHome_SendError>
	}
	else {
//		HAL_ADC_MspInit(&hadc1);
		HAL_ADC_Start_DMA(&hadc1,(uint32_t*)SMH_ConvResultArray,SMH_ADC_TotChannels);
	}
}
 8001cd0:	e007      	b.n	8001ce2 <SMH_ADC_RunConversation+0x16a>
		HAL_ADC_Start_DMA(&hadc1,(uint32_t*)SMH_ConvResultArray,SMH_ADC_TotChannels);
 8001cd2:	4b07      	ldr	r3, [pc, #28]	; (8001cf0 <SMH_ADC_RunConversation+0x178>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a09      	ldr	r2, [pc, #36]	; (8001cfc <SMH_ADC_RunConversation+0x184>)
 8001cd8:	7812      	ldrb	r2, [r2, #0]
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4805      	ldr	r0, [pc, #20]	; (8001cf4 <SMH_ADC_RunConversation+0x17c>)
 8001cde:	f000 fcb5 	bl	800264c <HAL_ADC_Start_DMA>
}
 8001ce2:	bf00      	nop
 8001ce4:	3718      	adds	r7, #24
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	20000174 	.word	0x20000174
 8001cf0:	20000180 	.word	0x20000180
 8001cf4:	20000078 	.word	0x20000078
 8001cf8:	40012400 	.word	0x40012400
 8001cfc:	20000184 	.word	0x20000184

08001d00 <SMH_SensorDOPolling>:
 *
 *  Loop through all pulling sensors, get value end send over CAN
 *  Called from main loop.
 *
 */
void SMH_SensorDOPolling() {
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b086      	sub	sp, #24
 8001d04:	af00      	add	r7, sp, #0

	SMH_SensorListElTypeDef* sensor_ptr = SENSOR_DB;
 8001d06:	4b36      	ldr	r3, [pc, #216]	; (8001de0 <SMH_SensorDOPolling+0xe0>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	617b      	str	r3, [r7, #20]
	SMH_SensorDescrTypeDef* sensor;
	SMH_SensorDescrTypeDef* vref_sensor = GetSensorByID(VREF);
 8001d0c:	200a      	movs	r0, #10
 8001d0e:	f7ff feed 	bl	8001aec <GetSensorByID>
 8001d12:	6138      	str	r0, [r7, #16]

	while  (sensor_ptr != 0) {
 8001d14:	e05b      	b.n	8001dce <SMH_SensorDOPolling+0xce>
		sensor = sensor_ptr->el;
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	60fb      	str	r3, [r7, #12]
		if ((sensor->Direction == SENSOR_IN) &&
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	791b      	ldrb	r3, [r3, #4]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d051      	beq.n	8001dc8 <SMH_SensorDOPolling+0xc8>
				sensor->SendEvents &&
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	789b      	ldrb	r3, [r3, #2]
		if ((sensor->Direction == SENSOR_IN) &&
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d04d      	beq.n	8001dc8 <SMH_SensorDOPolling+0xc8>
				(sensor->CheckTime > 0) ) {
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	89db      	ldrh	r3, [r3, #14]
				sensor->SendEvents &&
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d049      	beq.n	8001dc8 <SMH_SensorDOPolling+0xc8>

			sensor->TimeCount++;
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	8a9b      	ldrh	r3, [r3, #20]
 8001d38:	3301      	adds	r3, #1
 8001d3a:	b29a      	uxth	r2, r3
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	829a      	strh	r2, [r3, #20]
			if (sensor->TimeCount > sensor->CheckTime ) {
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	8a9a      	ldrh	r2, [r3, #20]
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	89db      	ldrh	r3, [r3, #14]
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	d93d      	bls.n	8001dc8 <SMH_SensorDOPolling+0xc8>

				/**
				 *   Time to send polled value for this sensor.
				 */
				SMH_SensValueReply_t polled = {0,0,0};
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	80bb      	strh	r3, [r7, #4]
 8001d50:	2300      	movs	r3, #0
 8001d52:	80fb      	strh	r3, [r7, #6]
 8001d54:	2300      	movs	r3, #0
 8001d56:	723b      	strb	r3, [r7, #8]
				if (vref_sensor->adc_rank > 0)
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d00b      	beq.n	8001d7a <SMH_SensorDOPolling+0x7a>
					polled.vref = SMH_ConvResultArray[vref_sensor->adc_rank-1];
 8001d62:	4b20      	ldr	r3, [pc, #128]	; (8001de4 <SMH_SensorDOPolling+0xe4>)
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001d6c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8001d70:	3b01      	subs	r3, #1
 8001d72:	005b      	lsls	r3, r3, #1
 8001d74:	4413      	add	r3, r2
 8001d76:	881b      	ldrh	r3, [r3, #0]
 8001d78:	80fb      	strh	r3, [r7, #6]

				if (sensor->adc_rank > 0) {
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d017      	beq.n	8001db4 <SMH_SensorDOPolling+0xb4>
					polled.value = SMH_ConvResultArray[sensor->adc_rank-1];
 8001d84:	4b17      	ldr	r3, [pc, #92]	; (8001de4 <SMH_SensorDOPolling+0xe4>)
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001d8e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8001d92:	3b01      	subs	r3, #1
 8001d94:	005b      	lsls	r3, r3, #1
 8001d96:	4413      	add	r3, r2
 8001d98:	881b      	ldrh	r3, [r3, #0]
 8001d9a:	80bb      	strh	r3, [r7, #4]
					SMH_ConvResultArray[sensor->adc_rank-1] = 0;
 8001d9c:	4b11      	ldr	r3, [pc, #68]	; (8001de4 <SMH_SensorDOPolling+0xe4>)
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001da6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8001daa:	3b01      	subs	r3, #1
 8001dac:	005b      	lsls	r3, r3, #1
 8001dae:	4413      	add	r3, r2
 8001db0:	2200      	movs	r2, #0
 8001db2:	801a      	strh	r2, [r3, #0]
				}

				SMHome_SendSensorValue(sensor->id, &polled);
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	1d3a      	adds	r2, r7, #4
 8001dba:	4611      	mov	r1, r2
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7ff fa8f 	bl	80012e0 <SMHome_SendSensorValue>
				sensor->TimeCount=0;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	829a      	strh	r2, [r3, #20]
			}
		}
		sensor_ptr = sensor_ptr->next;
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	617b      	str	r3, [r7, #20]
	while  (sensor_ptr != 0) {
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d1a0      	bne.n	8001d16 <SMH_SensorDOPolling+0x16>
	}
}
 8001dd4:	bf00      	nop
 8001dd6:	bf00      	nop
 8001dd8:	3718      	adds	r7, #24
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	20000174 	.word	0x20000174
 8001de4:	20000180 	.word	0x20000180

08001de8 <SMH_SensorGetValue>:
 * Get sensor value for analog or digital input
 *
 * @param sensor
 * @return
 */
SMH_SensValueReply_t* SMH_SensorGetValue(SMH_SensorDescrTypeDef* sensor) {
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b084      	sub	sp, #16
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]

	cur_sens_val.value = 0;
 8001df0:	4b39      	ldr	r3, [pc, #228]	; (8001ed8 <SMH_SensorGetValue+0xf0>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	801a      	strh	r2, [r3, #0]
	cur_sens_val.vref = 0;
 8001df6:	4b38      	ldr	r3, [pc, #224]	; (8001ed8 <SMH_SensorGetValue+0xf0>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	805a      	strh	r2, [r3, #2]
	cur_sens_val.power_of_ten = 0;
 8001dfc:	4b36      	ldr	r3, [pc, #216]	; (8001ed8 <SMH_SensorGetValue+0xf0>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	711a      	strb	r2, [r3, #4]

	SMH_SensorDescrTypeDef* vref_sensor = GetSensorByID(VREF);
 8001e02:	200a      	movs	r0, #10
 8001e04:	f7ff fe72 	bl	8001aec <GetSensorByID>
 8001e08:	60f8      	str	r0, [r7, #12]

	if ((sensor->Direction == SENSOR_IN )&& (sensor->Status = SENSOR_UP)) {
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	791b      	ldrb	r3, [r3, #4]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d05d      	beq.n	8001ece <SMH_SensorGetValue+0xe6>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2201      	movs	r2, #1
 8001e16:	705a      	strb	r2, [r3, #1]
		if (( sensor->isAnalog ) && (sensor->adc_ch != ADC_CHANNEL_0 )) {
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	78db      	ldrb	r3, [r3, #3]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d028      	beq.n	8001e72 <SMH_SensorGetValue+0x8a>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	699b      	ldr	r3, [r3, #24]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d024      	beq.n	8001e72 <SMH_SensorGetValue+0x8a>

			if (vref_sensor->adc_rank > 0)
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d00c      	beq.n	8001e4c <SMH_SensorGetValue+0x64>
				cur_sens_val.vref = SMH_ConvResultArray[vref_sensor->adc_rank-1];
 8001e32:	4b2a      	ldr	r3, [pc, #168]	; (8001edc <SMH_SensorGetValue+0xf4>)
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001e3c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8001e40:	3b01      	subs	r3, #1
 8001e42:	005b      	lsls	r3, r3, #1
 8001e44:	4413      	add	r3, r2
 8001e46:	881a      	ldrh	r2, [r3, #0]
 8001e48:	4b23      	ldr	r3, [pc, #140]	; (8001ed8 <SMH_SensorGetValue+0xf0>)
 8001e4a:	805a      	strh	r2, [r3, #2]
			if (sensor->adc_rank > 0)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d03b      	beq.n	8001ece <SMH_SensorGetValue+0xe6>
				cur_sens_val.value = SMH_ConvResultArray[sensor->adc_rank-1];
 8001e56:	4b21      	ldr	r3, [pc, #132]	; (8001edc <SMH_SensorGetValue+0xf4>)
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001e60:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8001e64:	3b01      	subs	r3, #1
 8001e66:	005b      	lsls	r3, r3, #1
 8001e68:	4413      	add	r3, r2
 8001e6a:	881a      	ldrh	r2, [r3, #0]
 8001e6c:	4b1a      	ldr	r3, [pc, #104]	; (8001ed8 <SMH_SensorGetValue+0xf0>)
 8001e6e:	801a      	strh	r2, [r3, #0]
			if (sensor->adc_rank > 0)
 8001e70:	e02d      	b.n	8001ece <SMH_SensorGetValue+0xe6>
				cur_sens_val.value = (uint16_t) TMPSENSOR_getTemperature(cur_sens_val.value,cur_sens_val.vref) * 100;
				cur_sens_val.power_of_ten = -2;
			}
#endif
		}
		else if(( ! sensor->isAnalog ) ) {
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	78db      	ldrb	r3, [r3, #3]
 8001e76:	f083 0301 	eor.w	r3, r3, #1
 8001e7a:	b2db      	uxtb	r3, r3
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d010      	beq.n	8001ea2 <SMH_SensorGetValue+0xba>
			cur_sens_val.value = HAL_GPIO_ReadPin(GetPortNum(sensor->PinPort), sensor->PinNum);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	7c9b      	ldrb	r3, [r3, #18]
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7ff fcad 	bl	80017e4 <GetPortNum>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	8a1b      	ldrh	r3, [r3, #16]
 8001e90:	4619      	mov	r1, r3
 8001e92:	4610      	mov	r0, r2
 8001e94:	f002 fc2a 	bl	80046ec <HAL_GPIO_ReadPin>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	b29a      	uxth	r2, r3
 8001e9c:	4b0e      	ldr	r3, [pc, #56]	; (8001ed8 <SMH_SensorGetValue+0xf0>)
 8001e9e:	801a      	strh	r2, [r3, #0]
 8001ea0:	e015      	b.n	8001ece <SMH_SensorGetValue+0xe6>
		}
		else if (sensor->adc_ch == ADC_CHANNEL_0) {
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	699b      	ldr	r3, [r3, #24]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d105      	bne.n	8001eb6 <SMH_SensorGetValue+0xce>
			SMHome_SendError(NULL, NULL, RC_ADC_CH_UNUSED);
 8001eaa:	226f      	movs	r2, #111	; 0x6f
 8001eac:	2100      	movs	r1, #0
 8001eae:	2000      	movs	r0, #0
 8001eb0:	f7ff fa94 	bl	80013dc <SMHome_SendError>
 8001eb4:	e00b      	b.n	8001ece <SMH_SensorGetValue+0xe6>
		}
		else if (sensor->Status == SENSOR_DOWN) {
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	785b      	ldrb	r3, [r3, #1]
 8001eba:	f083 0301 	eor.w	r3, r3, #1
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d004      	beq.n	8001ece <SMH_SensorGetValue+0xe6>
			SMHome_SendError(NULL, NULL, RC_ADC_CH_DOWN);
 8001ec4:	2270      	movs	r2, #112	; 0x70
 8001ec6:	2100      	movs	r1, #0
 8001ec8:	2000      	movs	r0, #0
 8001eca:	f7ff fa87 	bl	80013dc <SMHome_SendError>
		}
	}
    return &cur_sens_val;
 8001ece:	4b02      	ldr	r3, [pc, #8]	; (8001ed8 <SMH_SensorGetValue+0xf0>)
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	3710      	adds	r7, #16
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	20000178 	.word	0x20000178
 8001edc:	20000180 	.word	0x20000180

08001ee0 <SMH_SensorSwitch>:
 * Switch sensor state 1/0  for digital output sensor
 *
 * @param sensor
 * @return
 */
uint8_t SMH_SensorSwitch(SMH_SensorDescrTypeDef* sensor, uint8_t value) {
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
 8001ee8:	460b      	mov	r3, r1
 8001eea:	70fb      	strb	r3, [r7, #3]

	if ((! sensor->isAnalog) && (sensor->Direction == SENSOR_OUT )) {
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	78db      	ldrb	r3, [r3, #3]
 8001ef0:	f083 0301 	eor.w	r3, r3, #1
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d020      	beq.n	8001f3c <SMH_SensorSwitch+0x5c>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	791b      	ldrb	r3, [r3, #4]
 8001efe:	f083 0301 	eor.w	r3, r3, #1
 8001f02:	b2db      	uxtb	r3, r3
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d019      	beq.n	8001f3c <SMH_SensorSwitch+0x5c>
		if ( value == 1 ) {
 8001f08:	78fb      	ldrb	r3, [r7, #3]
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d10b      	bne.n	8001f26 <SMH_SensorSwitch+0x46>
			HAL_GPIO_WritePin(GetPortNum(sensor->PinPort), sensor->PinNum, GPIO_PIN_SET);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	7c9b      	ldrb	r3, [r3, #18]
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7ff fc66 	bl	80017e4 <GetPortNum>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	8a1b      	ldrh	r3, [r3, #16]
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	4619      	mov	r1, r3
 8001f20:	f002 fbfb 	bl	800471a <HAL_GPIO_WritePin>
 8001f24:	e00a      	b.n	8001f3c <SMH_SensorSwitch+0x5c>
		}
		else {
			HAL_GPIO_WritePin(GetPortNum(sensor->PinPort), sensor->PinNum, GPIO_PIN_RESET);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	7c9b      	ldrb	r3, [r3, #18]
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7ff fc5a 	bl	80017e4 <GetPortNum>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	8a1b      	ldrh	r3, [r3, #16]
 8001f34:	2200      	movs	r2, #0
 8001f36:	4619      	mov	r1, r3
 8001f38:	f002 fbef 	bl	800471a <HAL_GPIO_WritePin>
		}
//		rc = HAL_GPIO_TogglePin(GetPortNum(sensor->PinPort), sensor->PinNum);
	}

	return IS_OK;
 8001f3c:	2300      	movs	r3, #0
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3708      	adds	r7, #8
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
	...

08001f48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001f4e:	4b15      	ldr	r3, [pc, #84]	; (8001fa4 <HAL_MspInit+0x5c>)
 8001f50:	699b      	ldr	r3, [r3, #24]
 8001f52:	4a14      	ldr	r2, [pc, #80]	; (8001fa4 <HAL_MspInit+0x5c>)
 8001f54:	f043 0301 	orr.w	r3, r3, #1
 8001f58:	6193      	str	r3, [r2, #24]
 8001f5a:	4b12      	ldr	r3, [pc, #72]	; (8001fa4 <HAL_MspInit+0x5c>)
 8001f5c:	699b      	ldr	r3, [r3, #24]
 8001f5e:	f003 0301 	and.w	r3, r3, #1
 8001f62:	60bb      	str	r3, [r7, #8]
 8001f64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f66:	4b0f      	ldr	r3, [pc, #60]	; (8001fa4 <HAL_MspInit+0x5c>)
 8001f68:	69db      	ldr	r3, [r3, #28]
 8001f6a:	4a0e      	ldr	r2, [pc, #56]	; (8001fa4 <HAL_MspInit+0x5c>)
 8001f6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f70:	61d3      	str	r3, [r2, #28]
 8001f72:	4b0c      	ldr	r3, [pc, #48]	; (8001fa4 <HAL_MspInit+0x5c>)
 8001f74:	69db      	ldr	r3, [r3, #28]
 8001f76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f7a:	607b      	str	r3, [r7, #4]
 8001f7c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001f7e:	4b0a      	ldr	r3, [pc, #40]	; (8001fa8 <HAL_MspInit+0x60>)
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	60fb      	str	r3, [r7, #12]
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001f92:	60fb      	str	r3, [r7, #12]
 8001f94:	4a04      	ldr	r2, [pc, #16]	; (8001fa8 <HAL_MspInit+0x60>)
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f9a:	bf00      	nop
 8001f9c:	3714      	adds	r7, #20
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bc80      	pop	{r7}
 8001fa2:	4770      	bx	lr
 8001fa4:	40021000 	.word	0x40021000
 8001fa8:	40010000 	.word	0x40010000

08001fac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fb0:	e7fe      	b.n	8001fb0 <NMI_Handler+0x4>

08001fb2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fb2:	b480      	push	{r7}
 8001fb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fb6:	e7fe      	b.n	8001fb6 <HardFault_Handler+0x4>

08001fb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fbc:	e7fe      	b.n	8001fbc <MemManage_Handler+0x4>

08001fbe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fbe:	b480      	push	{r7}
 8001fc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fc2:	e7fe      	b.n	8001fc2 <BusFault_Handler+0x4>

08001fc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fc8:	e7fe      	b.n	8001fc8 <UsageFault_Handler+0x4>

08001fca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fca:	b480      	push	{r7}
 8001fcc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fce:	bf00      	nop
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bc80      	pop	{r7}
 8001fd4:	4770      	bx	lr

08001fd6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fd6:	b480      	push	{r7}
 8001fd8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fda:	bf00      	nop
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bc80      	pop	{r7}
 8001fe0:	4770      	bx	lr

08001fe2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fe2:	b480      	push	{r7}
 8001fe4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fe6:	bf00      	nop
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bc80      	pop	{r7}
 8001fec:	4770      	bx	lr

08001fee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fee:	b580      	push	{r7, lr}
 8001ff0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ff2:	f000 f959 	bl	80022a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ff6:	bf00      	nop
 8001ff8:	bd80      	pop	{r7, pc}
	...

08001ffc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002000:	4802      	ldr	r0, [pc, #8]	; (800200c <DMA1_Channel1_IRQHandler+0x10>)
 8002002:	f002 f80f 	bl	8004024 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002006:	bf00      	nop
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	200000a8 	.word	0x200000a8

08002010 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002014:	4802      	ldr	r0, [pc, #8]	; (8002020 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8002016:	f001 fb58 	bl	80036ca <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800201a:	bf00      	nop
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	200000f0 	.word	0x200000f0

08002024 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002028:	4802      	ldr	r0, [pc, #8]	; (8002034 <CAN1_SCE_IRQHandler+0x10>)
 800202a:	f001 fb4e 	bl	80036ca <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 800202e:	bf00      	nop
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	200000f0 	.word	0x200000f0

08002038 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800203c:	4802      	ldr	r0, [pc, #8]	; (8002048 <TIM2_IRQHandler+0x10>)
 800203e:	f003 fad1 	bl	80055e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002042:	bf00      	nop
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	2000018c 	.word	0x2000018c

0800204c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b086      	sub	sp, #24
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002054:	4a14      	ldr	r2, [pc, #80]	; (80020a8 <_sbrk+0x5c>)
 8002056:	4b15      	ldr	r3, [pc, #84]	; (80020ac <_sbrk+0x60>)
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002060:	4b13      	ldr	r3, [pc, #76]	; (80020b0 <_sbrk+0x64>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d102      	bne.n	800206e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002068:	4b11      	ldr	r3, [pc, #68]	; (80020b0 <_sbrk+0x64>)
 800206a:	4a12      	ldr	r2, [pc, #72]	; (80020b4 <_sbrk+0x68>)
 800206c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800206e:	4b10      	ldr	r3, [pc, #64]	; (80020b0 <_sbrk+0x64>)
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	4413      	add	r3, r2
 8002076:	693a      	ldr	r2, [r7, #16]
 8002078:	429a      	cmp	r2, r3
 800207a:	d207      	bcs.n	800208c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800207c:	f003 fed2 	bl	8005e24 <__errno>
 8002080:	4603      	mov	r3, r0
 8002082:	220c      	movs	r2, #12
 8002084:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002086:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800208a:	e009      	b.n	80020a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800208c:	4b08      	ldr	r3, [pc, #32]	; (80020b0 <_sbrk+0x64>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002092:	4b07      	ldr	r3, [pc, #28]	; (80020b0 <_sbrk+0x64>)
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4413      	add	r3, r2
 800209a:	4a05      	ldr	r2, [pc, #20]	; (80020b0 <_sbrk+0x64>)
 800209c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800209e:	68fb      	ldr	r3, [r7, #12]
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3718      	adds	r7, #24
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	20002800 	.word	0x20002800
 80020ac:	00000400 	.word	0x00000400
 80020b0:	20000188 	.word	0x20000188
 80020b4:	20000320 	.word	0x20000320

080020b8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020bc:	bf00      	nop
 80020be:	46bd      	mov	sp, r7
 80020c0:	bc80      	pop	{r7}
 80020c2:	4770      	bx	lr

080020c4 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b086      	sub	sp, #24
 80020c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020ca:	f107 0308 	add.w	r3, r7, #8
 80020ce:	2200      	movs	r2, #0
 80020d0:	601a      	str	r2, [r3, #0]
 80020d2:	605a      	str	r2, [r3, #4]
 80020d4:	609a      	str	r2, [r3, #8]
 80020d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020d8:	463b      	mov	r3, r7
 80020da:	2200      	movs	r2, #0
 80020dc:	601a      	str	r2, [r3, #0]
 80020de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80020e0:	4b1e      	ldr	r3, [pc, #120]	; (800215c <MX_TIM2_Init+0x98>)
 80020e2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020e6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7200-1;
 80020e8:	4b1c      	ldr	r3, [pc, #112]	; (800215c <MX_TIM2_Init+0x98>)
 80020ea:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80020ee:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020f0:	4b1a      	ldr	r3, [pc, #104]	; (800215c <MX_TIM2_Init+0x98>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 80020f6:	4b19      	ldr	r3, [pc, #100]	; (800215c <MX_TIM2_Init+0x98>)
 80020f8:	f242 7210 	movw	r2, #10000	; 0x2710
 80020fc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020fe:	4b17      	ldr	r3, [pc, #92]	; (800215c <MX_TIM2_Init+0x98>)
 8002100:	2200      	movs	r2, #0
 8002102:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002104:	4b15      	ldr	r3, [pc, #84]	; (800215c <MX_TIM2_Init+0x98>)
 8002106:	2200      	movs	r2, #0
 8002108:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800210a:	4814      	ldr	r0, [pc, #80]	; (800215c <MX_TIM2_Init+0x98>)
 800210c:	f003 f9cf 	bl	80054ae <HAL_TIM_Base_Init>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d001      	beq.n	800211a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002116:	f7fe fd11 	bl	8000b3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800211a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800211e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002120:	f107 0308 	add.w	r3, r7, #8
 8002124:	4619      	mov	r1, r3
 8002126:	480d      	ldr	r0, [pc, #52]	; (800215c <MX_TIM2_Init+0x98>)
 8002128:	f003 fb64 	bl	80057f4 <HAL_TIM_ConfigClockSource>
 800212c:	4603      	mov	r3, r0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002132:	f7fe fd03 	bl	8000b3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002136:	2300      	movs	r3, #0
 8002138:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800213a:	2300      	movs	r3, #0
 800213c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800213e:	463b      	mov	r3, r7
 8002140:	4619      	mov	r1, r3
 8002142:	4806      	ldr	r0, [pc, #24]	; (800215c <MX_TIM2_Init+0x98>)
 8002144:	f003 fd30 	bl	8005ba8 <HAL_TIMEx_MasterConfigSynchronization>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800214e:	f7fe fcf5 	bl	8000b3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002152:	bf00      	nop
 8002154:	3718      	adds	r7, #24
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	2000018c 	.word	0x2000018c

08002160 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b084      	sub	sp, #16
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002170:	d113      	bne.n	800219a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002172:	4b0c      	ldr	r3, [pc, #48]	; (80021a4 <HAL_TIM_Base_MspInit+0x44>)
 8002174:	69db      	ldr	r3, [r3, #28]
 8002176:	4a0b      	ldr	r2, [pc, #44]	; (80021a4 <HAL_TIM_Base_MspInit+0x44>)
 8002178:	f043 0301 	orr.w	r3, r3, #1
 800217c:	61d3      	str	r3, [r2, #28]
 800217e:	4b09      	ldr	r3, [pc, #36]	; (80021a4 <HAL_TIM_Base_MspInit+0x44>)
 8002180:	69db      	ldr	r3, [r3, #28]
 8002182:	f003 0301 	and.w	r3, r3, #1
 8002186:	60fb      	str	r3, [r7, #12]
 8002188:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 800218a:	2200      	movs	r2, #0
 800218c:	2101      	movs	r1, #1
 800218e:	201c      	movs	r0, #28
 8002190:	f001 fdb1 	bl	8003cf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002194:	201c      	movs	r0, #28
 8002196:	f001 fdca 	bl	8003d2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800219a:	bf00      	nop
 800219c:	3710      	adds	r7, #16
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	40021000 	.word	0x40021000

080021a8 <HAL_TIM_PeriodElapsedCallback>:
}

/* USER CODE BEGIN 1 */
//  Wake up 1 sec
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b083      	sub	sp, #12
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021b8:	d102      	bne.n	80021c0 <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		doPolling = true;
 80021ba:	4b04      	ldr	r3, [pc, #16]	; (80021cc <HAL_TIM_PeriodElapsedCallback+0x24>)
 80021bc:	2201      	movs	r2, #1
 80021be:	701a      	strb	r2, [r3, #0]
	}

}
 80021c0:	bf00      	nop
 80021c2:	370c      	adds	r7, #12
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bc80      	pop	{r7}
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	20000139 	.word	0x20000139

080021d0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80021d0:	f7ff ff72 	bl	80020b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80021d4:	480b      	ldr	r0, [pc, #44]	; (8002204 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80021d6:	490c      	ldr	r1, [pc, #48]	; (8002208 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80021d8:	4a0c      	ldr	r2, [pc, #48]	; (800220c <LoopFillZerobss+0x16>)
  movs r3, #0
 80021da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021dc:	e002      	b.n	80021e4 <LoopCopyDataInit>

080021de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021e2:	3304      	adds	r3, #4

080021e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021e8:	d3f9      	bcc.n	80021de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021ea:	4a09      	ldr	r2, [pc, #36]	; (8002210 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80021ec:	4c09      	ldr	r4, [pc, #36]	; (8002214 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80021ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021f0:	e001      	b.n	80021f6 <LoopFillZerobss>

080021f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021f4:	3204      	adds	r2, #4

080021f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021f8:	d3fb      	bcc.n	80021f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021fa:	f003 fe19 	bl	8005e30 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80021fe:	f7fe fb2b 	bl	8000858 <main>
  bx lr
 8002202:	4770      	bx	lr
  ldr r0, =_sdata
 8002204:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002208:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800220c:	08005fbc 	.word	0x08005fbc
  ldr r2, =_sbss
 8002210:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8002214:	20000320 	.word	0x20000320

08002218 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002218:	e7fe      	b.n	8002218 <ADC1_2_IRQHandler>
	...

0800221c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002220:	4b08      	ldr	r3, [pc, #32]	; (8002244 <HAL_Init+0x28>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a07      	ldr	r2, [pc, #28]	; (8002244 <HAL_Init+0x28>)
 8002226:	f043 0310 	orr.w	r3, r3, #16
 800222a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800222c:	2003      	movs	r0, #3
 800222e:	f001 fd57 	bl	8003ce0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002232:	200f      	movs	r0, #15
 8002234:	f000 f808 	bl	8002248 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002238:	f7ff fe86 	bl	8001f48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800223c:	2300      	movs	r3, #0
}
 800223e:	4618      	mov	r0, r3
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	40022000 	.word	0x40022000

08002248 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002250:	4b12      	ldr	r3, [pc, #72]	; (800229c <HAL_InitTick+0x54>)
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	4b12      	ldr	r3, [pc, #72]	; (80022a0 <HAL_InitTick+0x58>)
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	4619      	mov	r1, r3
 800225a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800225e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002262:	fbb2 f3f3 	udiv	r3, r2, r3
 8002266:	4618      	mov	r0, r3
 8002268:	f001 fd7d 	bl	8003d66 <HAL_SYSTICK_Config>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d001      	beq.n	8002276 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e00e      	b.n	8002294 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2b0f      	cmp	r3, #15
 800227a:	d80a      	bhi.n	8002292 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800227c:	2200      	movs	r2, #0
 800227e:	6879      	ldr	r1, [r7, #4]
 8002280:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002284:	f001 fd37 	bl	8003cf6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002288:	4a06      	ldr	r2, [pc, #24]	; (80022a4 <HAL_InitTick+0x5c>)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800228e:	2300      	movs	r3, #0
 8002290:	e000      	b.n	8002294 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
}
 8002294:	4618      	mov	r0, r3
 8002296:	3708      	adds	r7, #8
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	20000000 	.word	0x20000000
 80022a0:	20000008 	.word	0x20000008
 80022a4:	20000004 	.word	0x20000004

080022a8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022ac:	4b05      	ldr	r3, [pc, #20]	; (80022c4 <HAL_IncTick+0x1c>)
 80022ae:	781b      	ldrb	r3, [r3, #0]
 80022b0:	461a      	mov	r2, r3
 80022b2:	4b05      	ldr	r3, [pc, #20]	; (80022c8 <HAL_IncTick+0x20>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4413      	add	r3, r2
 80022b8:	4a03      	ldr	r2, [pc, #12]	; (80022c8 <HAL_IncTick+0x20>)
 80022ba:	6013      	str	r3, [r2, #0]
}
 80022bc:	bf00      	nop
 80022be:	46bd      	mov	sp, r7
 80022c0:	bc80      	pop	{r7}
 80022c2:	4770      	bx	lr
 80022c4:	20000008 	.word	0x20000008
 80022c8:	200001d4 	.word	0x200001d4

080022cc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0
  return uwTick;
 80022d0:	4b02      	ldr	r3, [pc, #8]	; (80022dc <HAL_GetTick+0x10>)
 80022d2:	681b      	ldr	r3, [r3, #0]
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bc80      	pop	{r7}
 80022da:	4770      	bx	lr
 80022dc:	200001d4 	.word	0x200001d4

080022e0 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80022e4:	4b04      	ldr	r3, [pc, #16]	; (80022f8 <HAL_SuspendTick+0x18>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a03      	ldr	r2, [pc, #12]	; (80022f8 <HAL_SuspendTick+0x18>)
 80022ea:	f023 0302 	bic.w	r3, r3, #2
 80022ee:	6013      	str	r3, [r2, #0]
}
 80022f0:	bf00      	nop
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bc80      	pop	{r7}
 80022f6:	4770      	bx	lr
 80022f8:	e000e010 	.word	0xe000e010

080022fc <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002300:	4b04      	ldr	r3, [pc, #16]	; (8002314 <HAL_ResumeTick+0x18>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a03      	ldr	r2, [pc, #12]	; (8002314 <HAL_ResumeTick+0x18>)
 8002306:	f043 0302 	orr.w	r3, r3, #2
 800230a:	6013      	str	r3, [r2, #0]
}
 800230c:	bf00      	nop
 800230e:	46bd      	mov	sp, r7
 8002310:	bc80      	pop	{r7}
 8002312:	4770      	bx	lr
 8002314:	e000e010 	.word	0xe000e010

08002318 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b086      	sub	sp, #24
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002320:	2300      	movs	r3, #0
 8002322:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002324:	2300      	movs	r3, #0
 8002326:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002328:	2300      	movs	r3, #0
 800232a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800232c:	2300      	movs	r3, #0
 800232e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d101      	bne.n	800233a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e0be      	b.n	80024b8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002344:	2b00      	cmp	r3, #0
 8002346:	d109      	bne.n	800235c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2200      	movs	r2, #0
 800234c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2200      	movs	r2, #0
 8002352:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	f7fd ff4e 	bl	80001f8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f000 fc0d 	bl	8002b7c <ADC_ConversionStop_Disable>
 8002362:	4603      	mov	r3, r0
 8002364:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800236a:	f003 0310 	and.w	r3, r3, #16
 800236e:	2b00      	cmp	r3, #0
 8002370:	f040 8099 	bne.w	80024a6 <HAL_ADC_Init+0x18e>
 8002374:	7dfb      	ldrb	r3, [r7, #23]
 8002376:	2b00      	cmp	r3, #0
 8002378:	f040 8095 	bne.w	80024a6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002380:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002384:	f023 0302 	bic.w	r3, r3, #2
 8002388:	f043 0202 	orr.w	r2, r3, #2
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002398:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	7b1b      	ldrb	r3, [r3, #12]
 800239e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80023a0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80023a2:	68ba      	ldr	r2, [r7, #8]
 80023a4:	4313      	orrs	r3, r2
 80023a6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80023b0:	d003      	beq.n	80023ba <HAL_ADC_Init+0xa2>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d102      	bne.n	80023c0 <HAL_ADC_Init+0xa8>
 80023ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023be:	e000      	b.n	80023c2 <HAL_ADC_Init+0xaa>
 80023c0:	2300      	movs	r3, #0
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	4313      	orrs	r3, r2
 80023c6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	7d1b      	ldrb	r3, [r3, #20]
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d119      	bne.n	8002404 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	7b1b      	ldrb	r3, [r3, #12]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d109      	bne.n	80023ec <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	699b      	ldr	r3, [r3, #24]
 80023dc:	3b01      	subs	r3, #1
 80023de:	035a      	lsls	r2, r3, #13
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	4313      	orrs	r3, r2
 80023e4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80023e8:	613b      	str	r3, [r7, #16]
 80023ea:	e00b      	b.n	8002404 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023f0:	f043 0220 	orr.w	r2, r3, #32
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023fc:	f043 0201 	orr.w	r2, r3, #1
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	693a      	ldr	r2, [r7, #16]
 8002414:	430a      	orrs	r2, r1
 8002416:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	689a      	ldr	r2, [r3, #8]
 800241e:	4b28      	ldr	r3, [pc, #160]	; (80024c0 <HAL_ADC_Init+0x1a8>)
 8002420:	4013      	ands	r3, r2
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	6812      	ldr	r2, [r2, #0]
 8002426:	68b9      	ldr	r1, [r7, #8]
 8002428:	430b      	orrs	r3, r1
 800242a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002434:	d003      	beq.n	800243e <HAL_ADC_Init+0x126>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	2b01      	cmp	r3, #1
 800243c:	d104      	bne.n	8002448 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	691b      	ldr	r3, [r3, #16]
 8002442:	3b01      	subs	r3, #1
 8002444:	051b      	lsls	r3, r3, #20
 8002446:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800244e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	68fa      	ldr	r2, [r7, #12]
 8002458:	430a      	orrs	r2, r1
 800245a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	689a      	ldr	r2, [r3, #8]
 8002462:	4b18      	ldr	r3, [pc, #96]	; (80024c4 <HAL_ADC_Init+0x1ac>)
 8002464:	4013      	ands	r3, r2
 8002466:	68ba      	ldr	r2, [r7, #8]
 8002468:	429a      	cmp	r2, r3
 800246a:	d10b      	bne.n	8002484 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2200      	movs	r2, #0
 8002470:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002476:	f023 0303 	bic.w	r3, r3, #3
 800247a:	f043 0201 	orr.w	r2, r3, #1
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002482:	e018      	b.n	80024b6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002488:	f023 0312 	bic.w	r3, r3, #18
 800248c:	f043 0210 	orr.w	r2, r3, #16
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002498:	f043 0201 	orr.w	r2, r3, #1
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80024a4:	e007      	b.n	80024b6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024aa:	f043 0210 	orr.w	r2, r3, #16
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80024b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3718      	adds	r7, #24
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	ffe1f7fd 	.word	0xffe1f7fd
 80024c4:	ff1f0efe 	.word	0xff1f0efe

080024c8 <HAL_ADC_DeInit>:
  *         function HAL_ADC_MspDeInit().
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef* hadc)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024d0:	2300      	movs	r3, #0
 80024d2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d101      	bne.n	80024de <HAL_ADC_DeInit+0x16>
  {
     return HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	e0ad      	b.n	800263a <HAL_ADC_DeInit+0x172>
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024e2:	f043 0202 	orr.w	r2, r3, #2
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f000 fb46 	bl	8002b7c <ADC_ConversionStop_Disable>
 80024f0:	4603      	mov	r3, r0
 80024f2:	73fb      	strb	r3, [r7, #15]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (tmp_hal_status == HAL_OK)
 80024f4:	7bfb      	ldrb	r3, [r7, #15]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	f040 809a 	bne.w	8002630 <HAL_ADC_DeInit+0x168>




    /* Reset register SR */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD | ADC_FLAG_JEOC | ADC_FLAG_EOC |
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f06f 021f 	mvn.w	r2, #31
 8002504:	601a      	str	r2, [r3, #0]
                                ADC_FLAG_JSTRT | ADC_FLAG_STRT));
                         
    /* Reset register CR1 */
    CLEAR_BIT(hadc->Instance->CR1, (ADC_CR1_AWDEN   | ADC_CR1_JAWDEN | ADC_CR1_DISCNUM | 
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	6859      	ldr	r1, [r3, #4]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	4b4c      	ldr	r3, [pc, #304]	; (8002644 <HAL_ADC_DeInit+0x17c>)
 8002512:	400b      	ands	r3, r1
 8002514:	6053      	str	r3, [r2, #4]
                                    ADC_CR1_JDISCEN | ADC_CR1_DISCEN | ADC_CR1_JAUTO   | 
                                    ADC_CR1_AWDSGL  | ADC_CR1_SCAN   | ADC_CR1_JEOCIE  |   
                                    ADC_CR1_AWDIE   | ADC_CR1_EOCIE  | ADC_CR1_AWDCH    ));
    
    /* Reset register CR2 */
    CLEAR_BIT(hadc->Instance->CR2, (ADC_CR2_TSVREFE | ADC_CR2_SWSTART | ADC_CR2_JSWSTART | 
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	6899      	ldr	r1, [r3, #8]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	4b49      	ldr	r3, [pc, #292]	; (8002648 <HAL_ADC_DeInit+0x180>)
 8002522:	400b      	ands	r3, r1
 8002524:	6093      	str	r3, [r2, #8]
                                    ADC_CR2_JEXTSEL | ADC_CR2_ALIGN   | ADC_CR2_DMA      |        
                                    ADC_CR2_RSTCAL  | ADC_CR2_CAL     | ADC_CR2_CONT     |          
                                    ADC_CR2_ADON                                          ));
    
    /* Reset register SMPR1 */
    CLEAR_BIT(hadc->Instance->SMPR1, (ADC_SMPR1_SMP17 | ADC_SMPR1_SMP16 | ADC_SMPR1_SMP15 | 
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	68da      	ldr	r2, [r3, #12]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8002534:	60da      	str	r2, [r3, #12]
                                      ADC_SMPR1_SMP14 | ADC_SMPR1_SMP13 | ADC_SMPR1_SMP12 | 
                                      ADC_SMPR1_SMP11 | ADC_SMPR1_SMP10                    ));
    
    /* Reset register SMPR2 */
    CLEAR_BIT(hadc->Instance->SMPR2, (ADC_SMPR2_SMP9 | ADC_SMPR2_SMP8 | ADC_SMPR2_SMP7 | 
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	691a      	ldr	r2, [r3, #16]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f002 4240 	and.w	r2, r2, #3221225472	; 0xc0000000
 8002544:	611a      	str	r2, [r3, #16]
                                      ADC_SMPR2_SMP6 | ADC_SMPR2_SMP5 | ADC_SMPR2_SMP4 | 
                                      ADC_SMPR2_SMP3 | ADC_SMPR2_SMP2 | ADC_SMPR2_SMP1 | 
                                      ADC_SMPR2_SMP0                                    ));

    /* Reset register JOFR1 */
    CLEAR_BIT(hadc->Instance->JOFR1, ADC_JOFR1_JOFFSET1);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	695b      	ldr	r3, [r3, #20]
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	6812      	ldr	r2, [r2, #0]
 8002550:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8002554:	f023 030f 	bic.w	r3, r3, #15
 8002558:	6153      	str	r3, [r2, #20]
    /* Reset register JOFR2 */
    CLEAR_BIT(hadc->Instance->JOFR2, ADC_JOFR2_JOFFSET2);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	699b      	ldr	r3, [r3, #24]
 8002560:	687a      	ldr	r2, [r7, #4]
 8002562:	6812      	ldr	r2, [r2, #0]
 8002564:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8002568:	f023 030f 	bic.w	r3, r3, #15
 800256c:	6193      	str	r3, [r2, #24]
    /* Reset register JOFR3 */
    CLEAR_BIT(hadc->Instance->JOFR3, ADC_JOFR3_JOFFSET3);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	69db      	ldr	r3, [r3, #28]
 8002574:	687a      	ldr	r2, [r7, #4]
 8002576:	6812      	ldr	r2, [r2, #0]
 8002578:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800257c:	f023 030f 	bic.w	r3, r3, #15
 8002580:	61d3      	str	r3, [r2, #28]
    /* Reset register JOFR4 */
    CLEAR_BIT(hadc->Instance->JOFR4, ADC_JOFR4_JOFFSET4);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	6a1b      	ldr	r3, [r3, #32]
 8002588:	687a      	ldr	r2, [r7, #4]
 800258a:	6812      	ldr	r2, [r2, #0]
 800258c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8002590:	f023 030f 	bic.w	r3, r3, #15
 8002594:	6213      	str	r3, [r2, #32]
    
    /* Reset register HTR */
    CLEAR_BIT(hadc->Instance->HTR, ADC_HTR_HT);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800259c:	687a      	ldr	r2, [r7, #4]
 800259e:	6812      	ldr	r2, [r2, #0]
 80025a0:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80025a4:	f023 030f 	bic.w	r3, r3, #15
 80025a8:	6253      	str	r3, [r2, #36]	; 0x24
    /* Reset register LTR */
    CLEAR_BIT(hadc->Instance->LTR, ADC_LTR_LT);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025b0:	687a      	ldr	r2, [r7, #4]
 80025b2:	6812      	ldr	r2, [r2, #0]
 80025b4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80025b8:	f023 030f 	bic.w	r3, r3, #15
 80025bc:	6293      	str	r3, [r2, #40]	; 0x28
    
    /* Reset register SQR1 */
    CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L    |
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80025cc:	62da      	str	r2, [r3, #44]	; 0x2c
                                    ADC_SQR1_SQ16 | ADC_SQR1_SQ15 | 
                                    ADC_SQR1_SQ14 | ADC_SQR1_SQ13  );
    
    /* Reset register SQR1 */
    CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L    |
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80025dc:	62da      	str	r2, [r3, #44]	; 0x2c
                                    ADC_SQR1_SQ16 | ADC_SQR1_SQ15 | 
                                    ADC_SQR1_SQ14 | ADC_SQR1_SQ13  );
    
    /* Reset register SQR2 */
    CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ12 | ADC_SQR2_SQ11 | ADC_SQR2_SQ10 | 
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f002 4240 	and.w	r2, r2, #3221225472	; 0xc0000000
 80025ec:	631a      	str	r2, [r3, #48]	; 0x30
                                    ADC_SQR2_SQ9  | ADC_SQR2_SQ8  | ADC_SQR2_SQ7   );
    
    /* Reset register SQR3 */
    CLEAR_BIT(hadc->Instance->SQR3, ADC_SQR3_SQ6 | ADC_SQR3_SQ5 | ADC_SQR3_SQ4 | 
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f002 4240 	and.w	r2, r2, #3221225472	; 0xc0000000
 80025fc:	635a      	str	r2, [r3, #52]	; 0x34
                                    ADC_SQR3_SQ3 | ADC_SQR3_SQ2 | ADC_SQR3_SQ1  );
    
    /* Reset register JSQR */
    CLEAR_BIT(hadc->Instance->JSQR, ADC_JSQR_JL |
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002604:	687a      	ldr	r2, [r7, #4]
 8002606:	6812      	ldr	r2, [r2, #0]
 8002608:	0d9b      	lsrs	r3, r3, #22
 800260a:	059b      	lsls	r3, r3, #22
 800260c:	6393      	str	r3, [r2, #56]	; 0x38
                                    ADC_JSQR_JSQ4 | ADC_JSQR_JSQ3 | 
                                    ADC_JSQR_JSQ2 | ADC_JSQR_JSQ1  );
    
    /* Reset register JSQR */
    CLEAR_BIT(hadc->Instance->JSQR, ADC_JSQR_JL |
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002614:	687a      	ldr	r2, [r7, #4]
 8002616:	6812      	ldr	r2, [r2, #0]
 8002618:	0d9b      	lsrs	r3, r3, #22
 800261a:	059b      	lsls	r3, r3, #22
 800261c:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* DeInit the low level hardware */
    hadc->MspDeInitCallback(hadc);
#else
    /* DeInit the low level hardware */
    HAL_ADC_MspDeInit(hadc);
 800261e:	6878      	ldr	r0, [r7, #4]
 8002620:	f7fd fe34 	bl	800028c <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2200      	movs	r2, #0
 8002628:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set ADC state */
    hadc->State = HAL_ADC_STATE_RESET; 
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2200      	movs	r2, #0
 800262e:	629a      	str	r2, [r3, #40]	; 0x28
  
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002638:	7bfb      	ldrb	r3, [r7, #15]
}
 800263a:	4618      	mov	r0, r3
 800263c:	3710      	adds	r7, #16
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	ff3f0000 	.word	0xff3f0000
 8002648:	ff0106f0 	.word	0xff0106f0

0800264c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
 8002652:	60f8      	str	r0, [r7, #12]
 8002654:	60b9      	str	r1, [r7, #8]
 8002656:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002658:	2300      	movs	r3, #0
 800265a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a64      	ldr	r2, [pc, #400]	; (80027f4 <HAL_ADC_Start_DMA+0x1a8>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d004      	beq.n	8002670 <HAL_ADC_Start_DMA+0x24>
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a63      	ldr	r2, [pc, #396]	; (80027f8 <HAL_ADC_Start_DMA+0x1ac>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d106      	bne.n	800267e <HAL_ADC_Start_DMA+0x32>
 8002670:	4b60      	ldr	r3, [pc, #384]	; (80027f4 <HAL_ADC_Start_DMA+0x1a8>)
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002678:	2b00      	cmp	r3, #0
 800267a:	f040 80b3 	bne.w	80027e4 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002684:	2b01      	cmp	r3, #1
 8002686:	d101      	bne.n	800268c <HAL_ADC_Start_DMA+0x40>
 8002688:	2302      	movs	r3, #2
 800268a:	e0ae      	b.n	80027ea <HAL_ADC_Start_DMA+0x19e>
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2201      	movs	r2, #1
 8002690:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002694:	68f8      	ldr	r0, [r7, #12]
 8002696:	f000 fa17 	bl	8002ac8 <ADC_Enable>
 800269a:	4603      	mov	r3, r0
 800269c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800269e:	7dfb      	ldrb	r3, [r7, #23]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	f040 809a 	bne.w	80027da <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026aa:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80026ae:	f023 0301 	bic.w	r3, r3, #1
 80026b2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a4e      	ldr	r2, [pc, #312]	; (80027f8 <HAL_ADC_Start_DMA+0x1ac>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d105      	bne.n	80026d0 <HAL_ADC_Start_DMA+0x84>
 80026c4:	4b4b      	ldr	r3, [pc, #300]	; (80027f4 <HAL_ADC_Start_DMA+0x1a8>)
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d115      	bne.n	80026fc <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026d4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d026      	beq.n	8002738 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ee:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80026f2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80026fa:	e01d      	b.n	8002738 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002700:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a39      	ldr	r2, [pc, #228]	; (80027f4 <HAL_ADC_Start_DMA+0x1a8>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d004      	beq.n	800271c <HAL_ADC_Start_DMA+0xd0>
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a38      	ldr	r2, [pc, #224]	; (80027f8 <HAL_ADC_Start_DMA+0x1ac>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d10d      	bne.n	8002738 <HAL_ADC_Start_DMA+0xec>
 800271c:	4b35      	ldr	r3, [pc, #212]	; (80027f4 <HAL_ADC_Start_DMA+0x1a8>)
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002724:	2b00      	cmp	r3, #0
 8002726:	d007      	beq.n	8002738 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800272c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002730:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800273c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002740:	2b00      	cmp	r3, #0
 8002742:	d006      	beq.n	8002752 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002748:	f023 0206 	bic.w	r2, r3, #6
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	62da      	str	r2, [r3, #44]	; 0x2c
 8002750:	e002      	b.n	8002758 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	2200      	movs	r2, #0
 8002756:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2200      	movs	r2, #0
 800275c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	6a1b      	ldr	r3, [r3, #32]
 8002764:	4a25      	ldr	r2, [pc, #148]	; (80027fc <HAL_ADC_Start_DMA+0x1b0>)
 8002766:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	6a1b      	ldr	r3, [r3, #32]
 800276c:	4a24      	ldr	r2, [pc, #144]	; (8002800 <HAL_ADC_Start_DMA+0x1b4>)
 800276e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	6a1b      	ldr	r3, [r3, #32]
 8002774:	4a23      	ldr	r2, [pc, #140]	; (8002804 <HAL_ADC_Start_DMA+0x1b8>)
 8002776:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f06f 0202 	mvn.w	r2, #2
 8002780:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	689a      	ldr	r2, [r3, #8]
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002790:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	6a18      	ldr	r0, [r3, #32]
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	334c      	adds	r3, #76	; 0x4c
 800279c:	4619      	mov	r1, r3
 800279e:	68ba      	ldr	r2, [r7, #8]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	f001 fba3 	bl	8003eec <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80027b0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80027b4:	d108      	bne.n	80027c8 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	689a      	ldr	r2, [r3, #8]
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80027c4:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80027c6:	e00f      	b.n	80027e8 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	689a      	ldr	r2, [r3, #8]
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80027d6:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80027d8:	e006      	b.n	80027e8 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2200      	movs	r2, #0
 80027de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80027e2:	e001      	b.n	80027e8 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80027e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3718      	adds	r7, #24
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	40012400 	.word	0x40012400
 80027f8:	40012800 	.word	0x40012800
 80027fc:	08002bff 	.word	0x08002bff
 8002800:	08002c7b 	.word	0x08002c7b
 8002804:	08002c97 	.word	0x08002c97

08002808 <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002810:	2300      	movs	r3, #0
 8002812:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800281a:	2b01      	cmp	r3, #1
 800281c:	d101      	bne.n	8002822 <HAL_ADC_Stop_DMA+0x1a>
 800281e:	2302      	movs	r3, #2
 8002820:	e03a      	b.n	8002898 <HAL_ADC_Stop_DMA+0x90>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2201      	movs	r2, #1
 8002826:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f000 f9a6 	bl	8002b7c <ADC_ConversionStop_Disable>
 8002830:	4603      	mov	r3, r0
 8002832:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002834:	7bfb      	ldrb	r3, [r7, #15]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d129      	bne.n	800288e <HAL_ADC_Stop_DMA+0x86>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	689a      	ldr	r2, [r3, #8]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002848:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6a1b      	ldr	r3, [r3, #32]
 800284e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002852:	b2db      	uxtb	r3, r3
 8002854:	2b02      	cmp	r3, #2
 8002856:	d11a      	bne.n	800288e <HAL_ADC_Stop_DMA+0x86>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6a1b      	ldr	r3, [r3, #32]
 800285c:	4618      	mov	r0, r3
 800285e:	f001 fba5 	bl	8003fac <HAL_DMA_Abort>
 8002862:	4603      	mov	r3, r0
 8002864:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status == HAL_OK)
 8002866:	7bfb      	ldrb	r3, [r7, #15]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d10a      	bne.n	8002882 <HAL_ADC_Stop_DMA+0x7a>
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002870:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002874:	f023 0301 	bic.w	r3, r3, #1
 8002878:	f043 0201 	orr.w	r2, r3, #1
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	629a      	str	r2, [r3, #40]	; 0x28
 8002880:	e005      	b.n	800288e <HAL_ADC_Stop_DMA+0x86>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002886:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2200      	movs	r2, #0
 8002892:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Return function status */
  return tmp_hal_status;
 8002896:	7bfb      	ldrb	r3, [r7, #15]
}
 8002898:	4618      	mov	r0, r3
 800289a:	3710      	adds	r7, #16
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}

080028a0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80028a8:	bf00      	nop
 80028aa:	370c      	adds	r7, #12
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bc80      	pop	{r7}
 80028b0:	4770      	bx	lr

080028b2 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80028b2:	b480      	push	{r7}
 80028b4:	b083      	sub	sp, #12
 80028b6:	af00      	add	r7, sp, #0
 80028b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80028ba:	bf00      	nop
 80028bc:	370c      	adds	r7, #12
 80028be:	46bd      	mov	sp, r7
 80028c0:	bc80      	pop	{r7}
 80028c2:	4770      	bx	lr

080028c4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80028cc:	bf00      	nop
 80028ce:	370c      	adds	r7, #12
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bc80      	pop	{r7}
 80028d4:	4770      	bx	lr
	...

080028d8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80028d8:	b480      	push	{r7}
 80028da:	b085      	sub	sp, #20
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028e2:	2300      	movs	r3, #0
 80028e4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80028e6:	2300      	movs	r3, #0
 80028e8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d101      	bne.n	80028f8 <HAL_ADC_ConfigChannel+0x20>
 80028f4:	2302      	movs	r3, #2
 80028f6:	e0dc      	b.n	8002ab2 <HAL_ADC_ConfigChannel+0x1da>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2201      	movs	r2, #1
 80028fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	2b06      	cmp	r3, #6
 8002906:	d81c      	bhi.n	8002942 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	685a      	ldr	r2, [r3, #4]
 8002912:	4613      	mov	r3, r2
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	4413      	add	r3, r2
 8002918:	3b05      	subs	r3, #5
 800291a:	221f      	movs	r2, #31
 800291c:	fa02 f303 	lsl.w	r3, r2, r3
 8002920:	43db      	mvns	r3, r3
 8002922:	4019      	ands	r1, r3
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	6818      	ldr	r0, [r3, #0]
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685a      	ldr	r2, [r3, #4]
 800292c:	4613      	mov	r3, r2
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	4413      	add	r3, r2
 8002932:	3b05      	subs	r3, #5
 8002934:	fa00 f203 	lsl.w	r2, r0, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	430a      	orrs	r2, r1
 800293e:	635a      	str	r2, [r3, #52]	; 0x34
 8002940:	e03c      	b.n	80029bc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	2b0c      	cmp	r3, #12
 8002948:	d81c      	bhi.n	8002984 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	685a      	ldr	r2, [r3, #4]
 8002954:	4613      	mov	r3, r2
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	4413      	add	r3, r2
 800295a:	3b23      	subs	r3, #35	; 0x23
 800295c:	221f      	movs	r2, #31
 800295e:	fa02 f303 	lsl.w	r3, r2, r3
 8002962:	43db      	mvns	r3, r3
 8002964:	4019      	ands	r1, r3
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	6818      	ldr	r0, [r3, #0]
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	685a      	ldr	r2, [r3, #4]
 800296e:	4613      	mov	r3, r2
 8002970:	009b      	lsls	r3, r3, #2
 8002972:	4413      	add	r3, r2
 8002974:	3b23      	subs	r3, #35	; 0x23
 8002976:	fa00 f203 	lsl.w	r2, r0, r3
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	430a      	orrs	r2, r1
 8002980:	631a      	str	r2, [r3, #48]	; 0x30
 8002982:	e01b      	b.n	80029bc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	685a      	ldr	r2, [r3, #4]
 800298e:	4613      	mov	r3, r2
 8002990:	009b      	lsls	r3, r3, #2
 8002992:	4413      	add	r3, r2
 8002994:	3b41      	subs	r3, #65	; 0x41
 8002996:	221f      	movs	r2, #31
 8002998:	fa02 f303 	lsl.w	r3, r2, r3
 800299c:	43db      	mvns	r3, r3
 800299e:	4019      	ands	r1, r3
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	6818      	ldr	r0, [r3, #0]
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685a      	ldr	r2, [r3, #4]
 80029a8:	4613      	mov	r3, r2
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	4413      	add	r3, r2
 80029ae:	3b41      	subs	r3, #65	; 0x41
 80029b0:	fa00 f203 	lsl.w	r2, r0, r3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	430a      	orrs	r2, r1
 80029ba:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2b09      	cmp	r3, #9
 80029c2:	d91c      	bls.n	80029fe <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	68d9      	ldr	r1, [r3, #12]
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	4613      	mov	r3, r2
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	4413      	add	r3, r2
 80029d4:	3b1e      	subs	r3, #30
 80029d6:	2207      	movs	r2, #7
 80029d8:	fa02 f303 	lsl.w	r3, r2, r3
 80029dc:	43db      	mvns	r3, r3
 80029de:	4019      	ands	r1, r3
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	6898      	ldr	r0, [r3, #8]
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	4613      	mov	r3, r2
 80029ea:	005b      	lsls	r3, r3, #1
 80029ec:	4413      	add	r3, r2
 80029ee:	3b1e      	subs	r3, #30
 80029f0:	fa00 f203 	lsl.w	r2, r0, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	430a      	orrs	r2, r1
 80029fa:	60da      	str	r2, [r3, #12]
 80029fc:	e019      	b.n	8002a32 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	6919      	ldr	r1, [r3, #16]
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	4613      	mov	r3, r2
 8002a0a:	005b      	lsls	r3, r3, #1
 8002a0c:	4413      	add	r3, r2
 8002a0e:	2207      	movs	r2, #7
 8002a10:	fa02 f303 	lsl.w	r3, r2, r3
 8002a14:	43db      	mvns	r3, r3
 8002a16:	4019      	ands	r1, r3
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	6898      	ldr	r0, [r3, #8]
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	4613      	mov	r3, r2
 8002a22:	005b      	lsls	r3, r3, #1
 8002a24:	4413      	add	r3, r2
 8002a26:	fa00 f203 	lsl.w	r2, r0, r3
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	430a      	orrs	r2, r1
 8002a30:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	2b10      	cmp	r3, #16
 8002a38:	d003      	beq.n	8002a42 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002a3e:	2b11      	cmp	r3, #17
 8002a40:	d132      	bne.n	8002aa8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a1d      	ldr	r2, [pc, #116]	; (8002abc <HAL_ADC_ConfigChannel+0x1e4>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d125      	bne.n	8002a98 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d126      	bne.n	8002aa8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	689a      	ldr	r2, [r3, #8]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002a68:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	2b10      	cmp	r3, #16
 8002a70:	d11a      	bne.n	8002aa8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a72:	4b13      	ldr	r3, [pc, #76]	; (8002ac0 <HAL_ADC_ConfigChannel+0x1e8>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a13      	ldr	r2, [pc, #76]	; (8002ac4 <HAL_ADC_ConfigChannel+0x1ec>)
 8002a78:	fba2 2303 	umull	r2, r3, r2, r3
 8002a7c:	0c9a      	lsrs	r2, r3, #18
 8002a7e:	4613      	mov	r3, r2
 8002a80:	009b      	lsls	r3, r3, #2
 8002a82:	4413      	add	r3, r2
 8002a84:	005b      	lsls	r3, r3, #1
 8002a86:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a88:	e002      	b.n	8002a90 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	3b01      	subs	r3, #1
 8002a8e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d1f9      	bne.n	8002a8a <HAL_ADC_ConfigChannel+0x1b2>
 8002a96:	e007      	b.n	8002aa8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a9c:	f043 0220 	orr.w	r2, r3, #32
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002ab0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3714      	adds	r7, #20
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bc80      	pop	{r7}
 8002aba:	4770      	bx	lr
 8002abc:	40012400 	.word	0x40012400
 8002ac0:	20000000 	.word	0x20000000
 8002ac4:	431bde83 	.word	0x431bde83

08002ac8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f003 0301 	and.w	r3, r3, #1
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d040      	beq.n	8002b68 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	689a      	ldr	r2, [r3, #8]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f042 0201 	orr.w	r2, r2, #1
 8002af4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002af6:	4b1f      	ldr	r3, [pc, #124]	; (8002b74 <ADC_Enable+0xac>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a1f      	ldr	r2, [pc, #124]	; (8002b78 <ADC_Enable+0xb0>)
 8002afc:	fba2 2303 	umull	r2, r3, r2, r3
 8002b00:	0c9b      	lsrs	r3, r3, #18
 8002b02:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002b04:	e002      	b.n	8002b0c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	3b01      	subs	r3, #1
 8002b0a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d1f9      	bne.n	8002b06 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002b12:	f7ff fbdb 	bl	80022cc <HAL_GetTick>
 8002b16:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002b18:	e01f      	b.n	8002b5a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002b1a:	f7ff fbd7 	bl	80022cc <HAL_GetTick>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	2b02      	cmp	r3, #2
 8002b26:	d918      	bls.n	8002b5a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	f003 0301 	and.w	r3, r3, #1
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d011      	beq.n	8002b5a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b3a:	f043 0210 	orr.w	r2, r3, #16
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b46:	f043 0201 	orr.w	r2, r3, #1
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2200      	movs	r2, #0
 8002b52:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e007      	b.n	8002b6a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	f003 0301 	and.w	r3, r3, #1
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d1d8      	bne.n	8002b1a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002b68:	2300      	movs	r3, #0
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3710      	adds	r7, #16
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	20000000 	.word	0x20000000
 8002b78:	431bde83 	.word	0x431bde83

08002b7c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b084      	sub	sp, #16
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b84:	2300      	movs	r3, #0
 8002b86:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	f003 0301 	and.w	r3, r3, #1
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d12e      	bne.n	8002bf4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	689a      	ldr	r2, [r3, #8]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f022 0201 	bic.w	r2, r2, #1
 8002ba4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002ba6:	f7ff fb91 	bl	80022cc <HAL_GetTick>
 8002baa:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002bac:	e01b      	b.n	8002be6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002bae:	f7ff fb8d 	bl	80022cc <HAL_GetTick>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	2b02      	cmp	r3, #2
 8002bba:	d914      	bls.n	8002be6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	f003 0301 	and.w	r3, r3, #1
 8002bc6:	2b01      	cmp	r3, #1
 8002bc8:	d10d      	bne.n	8002be6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bce:	f043 0210 	orr.w	r2, r3, #16
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bda:	f043 0201 	orr.w	r2, r3, #1
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e007      	b.n	8002bf6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	f003 0301 	and.w	r3, r3, #1
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d0dc      	beq.n	8002bae <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002bf4:	2300      	movs	r3, #0
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3710      	adds	r7, #16
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}

08002bfe <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002bfe:	b580      	push	{r7, lr}
 8002c00:	b084      	sub	sp, #16
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c0a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c10:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d127      	bne.n	8002c68 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c1c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002c2e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002c32:	d115      	bne.n	8002c60 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d111      	bne.n	8002c60 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c40:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c4c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d105      	bne.n	8002c60 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c58:	f043 0201 	orr.w	r2, r3, #1
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002c60:	68f8      	ldr	r0, [r7, #12]
 8002c62:	f7ff fe1d 	bl	80028a0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002c66:	e004      	b.n	8002c72 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	6a1b      	ldr	r3, [r3, #32]
 8002c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c6e:	6878      	ldr	r0, [r7, #4]
 8002c70:	4798      	blx	r3
}
 8002c72:	bf00      	nop
 8002c74:	3710      	adds	r7, #16
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}

08002c7a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002c7a:	b580      	push	{r7, lr}
 8002c7c:	b084      	sub	sp, #16
 8002c7e:	af00      	add	r7, sp, #0
 8002c80:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c86:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002c88:	68f8      	ldr	r0, [r7, #12]
 8002c8a:	f7ff fe12 	bl	80028b2 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002c8e:	bf00      	nop
 8002c90:	3710      	adds	r7, #16
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}

08002c96 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002c96:	b580      	push	{r7, lr}
 8002c98:	b084      	sub	sp, #16
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ca8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cb4:	f043 0204 	orr.w	r2, r3, #4
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002cbc:	68f8      	ldr	r0, [r7, #12]
 8002cbe:	f7ff fe01 	bl	80028c4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002cc2:	bf00      	nop
 8002cc4:	3710      	adds	r7, #16
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
	...

08002ccc <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002ccc:	b590      	push	{r4, r7, lr}
 8002cce:	b087      	sub	sp, #28
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d101      	bne.n	8002cea <HAL_ADCEx_Calibration_Start+0x1e>
 8002ce6:	2302      	movs	r3, #2
 8002ce8:	e097      	b.n	8002e1a <HAL_ADCEx_Calibration_Start+0x14e>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2201      	movs	r2, #1
 8002cee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f7ff ff42 	bl	8002b7c <ADC_ConversionStop_Disable>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8002cfc:	6878      	ldr	r0, [r7, #4]
 8002cfe:	f7ff fee3 	bl	8002ac8 <ADC_Enable>
 8002d02:	4603      	mov	r3, r0
 8002d04:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8002d06:	7dfb      	ldrb	r3, [r7, #23]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	f040 8081 	bne.w	8002e10 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d12:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002d16:	f023 0302 	bic.w	r3, r3, #2
 8002d1a:	f043 0202 	orr.w	r2, r3, #2
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002d22:	4b40      	ldr	r3, [pc, #256]	; (8002e24 <HAL_ADCEx_Calibration_Start+0x158>)
 8002d24:	681c      	ldr	r4, [r3, #0]
 8002d26:	2002      	movs	r0, #2
 8002d28:	f002 fa02 	bl	8005130 <HAL_RCCEx_GetPeriphCLKFreq>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002d32:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002d34:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002d36:	e002      	b.n	8002d3e <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	3b01      	subs	r3, #1
 8002d3c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d1f9      	bne.n	8002d38 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	689a      	ldr	r2, [r3, #8]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f042 0208 	orr.w	r2, r2, #8
 8002d52:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002d54:	f7ff faba 	bl	80022cc <HAL_GetTick>
 8002d58:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002d5a:	e01b      	b.n	8002d94 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002d5c:	f7ff fab6 	bl	80022cc <HAL_GetTick>
 8002d60:	4602      	mov	r2, r0
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	2b0a      	cmp	r3, #10
 8002d68:	d914      	bls.n	8002d94 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	f003 0308 	and.w	r3, r3, #8
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d00d      	beq.n	8002d94 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d7c:	f023 0312 	bic.w	r3, r3, #18
 8002d80:	f043 0210 	orr.w	r2, r3, #16
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e042      	b.n	8002e1a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	f003 0308 	and.w	r3, r3, #8
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d1dc      	bne.n	8002d5c <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	689a      	ldr	r2, [r3, #8]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f042 0204 	orr.w	r2, r2, #4
 8002db0:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002db2:	f7ff fa8b 	bl	80022cc <HAL_GetTick>
 8002db6:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002db8:	e01b      	b.n	8002df2 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002dba:	f7ff fa87 	bl	80022cc <HAL_GetTick>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	1ad3      	subs	r3, r2, r3
 8002dc4:	2b0a      	cmp	r3, #10
 8002dc6:	d914      	bls.n	8002df2 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	f003 0304 	and.w	r3, r3, #4
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d00d      	beq.n	8002df2 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dda:	f023 0312 	bic.w	r3, r3, #18
 8002dde:	f043 0210 	orr.w	r2, r3, #16
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2200      	movs	r2, #0
 8002dea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e013      	b.n	8002e1a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	f003 0304 	and.w	r3, r3, #4
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d1dc      	bne.n	8002dba <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e04:	f023 0303 	bic.w	r3, r3, #3
 8002e08:	f043 0201 	orr.w	r2, r3, #1
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2200      	movs	r2, #0
 8002e14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002e18:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	371c      	adds	r7, #28
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd90      	pop	{r4, r7, pc}
 8002e22:	bf00      	nop
 8002e24:	20000000 	.word	0x20000000

08002e28 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d101      	bne.n	8002e3a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e0ed      	b.n	8003016 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d102      	bne.n	8002e4c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002e46:	6878      	ldr	r0, [r7, #4]
 8002e48:	f7fd fa72 	bl	8000330 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f042 0201 	orr.w	r2, r2, #1
 8002e5a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e5c:	f7ff fa36 	bl	80022cc <HAL_GetTick>
 8002e60:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002e62:	e012      	b.n	8002e8a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002e64:	f7ff fa32 	bl	80022cc <HAL_GetTick>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	2b0a      	cmp	r3, #10
 8002e70:	d90b      	bls.n	8002e8a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e76:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2205      	movs	r2, #5
 8002e82:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e0c5      	b.n	8003016 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	f003 0301 	and.w	r3, r3, #1
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d0e5      	beq.n	8002e64 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f022 0202 	bic.w	r2, r2, #2
 8002ea6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ea8:	f7ff fa10 	bl	80022cc <HAL_GetTick>
 8002eac:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002eae:	e012      	b.n	8002ed6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002eb0:	f7ff fa0c 	bl	80022cc <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	2b0a      	cmp	r3, #10
 8002ebc:	d90b      	bls.n	8002ed6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2205      	movs	r2, #5
 8002ece:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e09f      	b.n	8003016 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f003 0302 	and.w	r3, r3, #2
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d1e5      	bne.n	8002eb0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	7e1b      	ldrb	r3, [r3, #24]
 8002ee8:	2b01      	cmp	r3, #1
 8002eea:	d108      	bne.n	8002efe <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002efa:	601a      	str	r2, [r3, #0]
 8002efc:	e007      	b.n	8002f0e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f0c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	7e5b      	ldrb	r3, [r3, #25]
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d108      	bne.n	8002f28 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f24:	601a      	str	r2, [r3, #0]
 8002f26:	e007      	b.n	8002f38 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f36:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	7e9b      	ldrb	r3, [r3, #26]
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d108      	bne.n	8002f52 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f042 0220 	orr.w	r2, r2, #32
 8002f4e:	601a      	str	r2, [r3, #0]
 8002f50:	e007      	b.n	8002f62 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f022 0220 	bic.w	r2, r2, #32
 8002f60:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	7edb      	ldrb	r3, [r3, #27]
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d108      	bne.n	8002f7c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f022 0210 	bic.w	r2, r2, #16
 8002f78:	601a      	str	r2, [r3, #0]
 8002f7a:	e007      	b.n	8002f8c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f042 0210 	orr.w	r2, r2, #16
 8002f8a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	7f1b      	ldrb	r3, [r3, #28]
 8002f90:	2b01      	cmp	r3, #1
 8002f92:	d108      	bne.n	8002fa6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f042 0208 	orr.w	r2, r2, #8
 8002fa2:	601a      	str	r2, [r3, #0]
 8002fa4:	e007      	b.n	8002fb6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f022 0208 	bic.w	r2, r2, #8
 8002fb4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	7f5b      	ldrb	r3, [r3, #29]
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d108      	bne.n	8002fd0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f042 0204 	orr.w	r2, r2, #4
 8002fcc:	601a      	str	r2, [r3, #0]
 8002fce:	e007      	b.n	8002fe0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f022 0204 	bic.w	r2, r2, #4
 8002fde:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	689a      	ldr	r2, [r3, #8]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	431a      	orrs	r2, r3
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	691b      	ldr	r3, [r3, #16]
 8002fee:	431a      	orrs	r2, r3
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	695b      	ldr	r3, [r3, #20]
 8002ff4:	ea42 0103 	orr.w	r1, r2, r3
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	1e5a      	subs	r2, r3, #1
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	430a      	orrs	r2, r1
 8003004:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2200      	movs	r2, #0
 800300a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2201      	movs	r2, #1
 8003010:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003014:	2300      	movs	r3, #0
}
 8003016:	4618      	mov	r0, r3
 8003018:	3710      	adds	r7, #16
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}

0800301e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800301e:	b480      	push	{r7}
 8003020:	b087      	sub	sp, #28
 8003022:	af00      	add	r7, sp, #0
 8003024:	6078      	str	r0, [r7, #4]
 8003026:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003034:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003036:	7cfb      	ldrb	r3, [r7, #19]
 8003038:	2b01      	cmp	r3, #1
 800303a:	d003      	beq.n	8003044 <HAL_CAN_ConfigFilter+0x26>
 800303c:	7cfb      	ldrb	r3, [r7, #19]
 800303e:	2b02      	cmp	r3, #2
 8003040:	f040 80aa 	bne.w	8003198 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800304a:	f043 0201 	orr.w	r2, r3, #1
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	695b      	ldr	r3, [r3, #20]
 8003058:	f003 031f 	and.w	r3, r3, #31
 800305c:	2201      	movs	r2, #1
 800305e:	fa02 f303 	lsl.w	r3, r2, r3
 8003062:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	43db      	mvns	r3, r3
 800306e:	401a      	ands	r2, r3
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	69db      	ldr	r3, [r3, #28]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d123      	bne.n	80030c6 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	43db      	mvns	r3, r3
 8003088:	401a      	ands	r2, r3
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800309c:	683a      	ldr	r2, [r7, #0]
 800309e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80030a0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	3248      	adds	r2, #72	; 0x48
 80030a6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80030ba:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80030bc:	6979      	ldr	r1, [r7, #20]
 80030be:	3348      	adds	r3, #72	; 0x48
 80030c0:	00db      	lsls	r3, r3, #3
 80030c2:	440b      	add	r3, r1
 80030c4:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	69db      	ldr	r3, [r3, #28]
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d122      	bne.n	8003114 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	431a      	orrs	r2, r3
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80030ea:	683a      	ldr	r2, [r7, #0]
 80030ec:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80030ee:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80030f0:	697b      	ldr	r3, [r7, #20]
 80030f2:	3248      	adds	r2, #72	; 0x48
 80030f4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	68db      	ldr	r3, [r3, #12]
 8003102:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003108:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800310a:	6979      	ldr	r1, [r7, #20]
 800310c:	3348      	adds	r3, #72	; 0x48
 800310e:	00db      	lsls	r3, r3, #3
 8003110:	440b      	add	r3, r1
 8003112:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	699b      	ldr	r3, [r3, #24]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d109      	bne.n	8003130 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	43db      	mvns	r3, r3
 8003126:	401a      	ands	r2, r3
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800312e:	e007      	b.n	8003140 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	431a      	orrs	r2, r3
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	691b      	ldr	r3, [r3, #16]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d109      	bne.n	800315c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	43db      	mvns	r3, r3
 8003152:	401a      	ands	r2, r3
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800315a:	e007      	b.n	800316c <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	431a      	orrs	r2, r3
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	6a1b      	ldr	r3, [r3, #32]
 8003170:	2b01      	cmp	r3, #1
 8003172:	d107      	bne.n	8003184 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	431a      	orrs	r2, r3
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800318a:	f023 0201 	bic.w	r2, r3, #1
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003194:	2300      	movs	r3, #0
 8003196:	e006      	b.n	80031a6 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
  }
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	371c      	adds	r7, #28
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bc80      	pop	{r7}
 80031ae:	4770      	bx	lr

080031b0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b084      	sub	sp, #16
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d12e      	bne.n	8003222 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2202      	movs	r2, #2
 80031c8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f022 0201 	bic.w	r2, r2, #1
 80031da:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80031dc:	f7ff f876 	bl	80022cc <HAL_GetTick>
 80031e0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80031e2:	e012      	b.n	800320a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80031e4:	f7ff f872 	bl	80022cc <HAL_GetTick>
 80031e8:	4602      	mov	r2, r0
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	1ad3      	subs	r3, r2, r3
 80031ee:	2b0a      	cmp	r3, #10
 80031f0:	d90b      	bls.n	800320a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2205      	movs	r2, #5
 8003202:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e012      	b.n	8003230 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	f003 0301 	and.w	r3, r3, #1
 8003214:	2b00      	cmp	r3, #0
 8003216:	d1e5      	bne.n	80031e4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800321e:	2300      	movs	r3, #0
 8003220:	e006      	b.n	8003230 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003226:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
  }
}
 8003230:	4618      	mov	r0, r3
 8003232:	3710      	adds	r7, #16
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}

08003238 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8003238:	b480      	push	{r7}
 800323a:	b089      	sub	sp, #36	; 0x24
 800323c:	af00      	add	r7, sp, #0
 800323e:	60f8      	str	r0, [r7, #12]
 8003240:	60b9      	str	r1, [r7, #8]
 8003242:	607a      	str	r2, [r7, #4]
 8003244:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	f893 3020 	ldrb.w	r3, [r3, #32]
 800324c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003256:	7ffb      	ldrb	r3, [r7, #31]
 8003258:	2b01      	cmp	r3, #1
 800325a:	d003      	beq.n	8003264 <HAL_CAN_AddTxMessage+0x2c>
 800325c:	7ffb      	ldrb	r3, [r7, #31]
 800325e:	2b02      	cmp	r3, #2
 8003260:	f040 80ad 	bne.w	80033be <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003264:	69bb      	ldr	r3, [r7, #24]
 8003266:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d10a      	bne.n	8003284 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800326e:	69bb      	ldr	r3, [r7, #24]
 8003270:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003274:	2b00      	cmp	r3, #0
 8003276:	d105      	bne.n	8003284 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003278:	69bb      	ldr	r3, [r7, #24]
 800327a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800327e:	2b00      	cmp	r3, #0
 8003280:	f000 8095 	beq.w	80033ae <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003284:	69bb      	ldr	r3, [r7, #24]
 8003286:	0e1b      	lsrs	r3, r3, #24
 8003288:	f003 0303 	and.w	r3, r3, #3
 800328c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800328e:	2201      	movs	r2, #1
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	409a      	lsls	r2, r3
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d10d      	bne.n	80032bc <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80032aa:	68f9      	ldr	r1, [r7, #12]
 80032ac:	6809      	ldr	r1, [r1, #0]
 80032ae:	431a      	orrs	r2, r3
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	3318      	adds	r3, #24
 80032b4:	011b      	lsls	r3, r3, #4
 80032b6:	440b      	add	r3, r1
 80032b8:	601a      	str	r2, [r3, #0]
 80032ba:	e00f      	b.n	80032dc <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80032c6:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80032cc:	68f9      	ldr	r1, [r7, #12]
 80032ce:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80032d0:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	3318      	adds	r3, #24
 80032d6:	011b      	lsls	r3, r3, #4
 80032d8:	440b      	add	r3, r1
 80032da:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	6819      	ldr	r1, [r3, #0]
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	691a      	ldr	r2, [r3, #16]
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	3318      	adds	r3, #24
 80032e8:	011b      	lsls	r3, r3, #4
 80032ea:	440b      	add	r3, r1
 80032ec:	3304      	adds	r3, #4
 80032ee:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	7d1b      	ldrb	r3, [r3, #20]
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d111      	bne.n	800331c <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	3318      	adds	r3, #24
 8003300:	011b      	lsls	r3, r3, #4
 8003302:	4413      	add	r3, r2
 8003304:	3304      	adds	r3, #4
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	68fa      	ldr	r2, [r7, #12]
 800330a:	6811      	ldr	r1, [r2, #0]
 800330c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	3318      	adds	r3, #24
 8003314:	011b      	lsls	r3, r3, #4
 8003316:	440b      	add	r3, r1
 8003318:	3304      	adds	r3, #4
 800331a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	3307      	adds	r3, #7
 8003320:	781b      	ldrb	r3, [r3, #0]
 8003322:	061a      	lsls	r2, r3, #24
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	3306      	adds	r3, #6
 8003328:	781b      	ldrb	r3, [r3, #0]
 800332a:	041b      	lsls	r3, r3, #16
 800332c:	431a      	orrs	r2, r3
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	3305      	adds	r3, #5
 8003332:	781b      	ldrb	r3, [r3, #0]
 8003334:	021b      	lsls	r3, r3, #8
 8003336:	4313      	orrs	r3, r2
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	3204      	adds	r2, #4
 800333c:	7812      	ldrb	r2, [r2, #0]
 800333e:	4610      	mov	r0, r2
 8003340:	68fa      	ldr	r2, [r7, #12]
 8003342:	6811      	ldr	r1, [r2, #0]
 8003344:	ea43 0200 	orr.w	r2, r3, r0
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	011b      	lsls	r3, r3, #4
 800334c:	440b      	add	r3, r1
 800334e:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003352:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	3303      	adds	r3, #3
 8003358:	781b      	ldrb	r3, [r3, #0]
 800335a:	061a      	lsls	r2, r3, #24
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	3302      	adds	r3, #2
 8003360:	781b      	ldrb	r3, [r3, #0]
 8003362:	041b      	lsls	r3, r3, #16
 8003364:	431a      	orrs	r2, r3
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	3301      	adds	r3, #1
 800336a:	781b      	ldrb	r3, [r3, #0]
 800336c:	021b      	lsls	r3, r3, #8
 800336e:	4313      	orrs	r3, r2
 8003370:	687a      	ldr	r2, [r7, #4]
 8003372:	7812      	ldrb	r2, [r2, #0]
 8003374:	4610      	mov	r0, r2
 8003376:	68fa      	ldr	r2, [r7, #12]
 8003378:	6811      	ldr	r1, [r2, #0]
 800337a:	ea43 0200 	orr.w	r2, r3, r0
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	011b      	lsls	r3, r3, #4
 8003382:	440b      	add	r3, r1
 8003384:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003388:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	3318      	adds	r3, #24
 8003392:	011b      	lsls	r3, r3, #4
 8003394:	4413      	add	r3, r2
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	68fa      	ldr	r2, [r7, #12]
 800339a:	6811      	ldr	r1, [r2, #0]
 800339c:	f043 0201 	orr.w	r2, r3, #1
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	3318      	adds	r3, #24
 80033a4:	011b      	lsls	r3, r3, #4
 80033a6:	440b      	add	r3, r1
 80033a8:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80033aa:	2300      	movs	r3, #0
 80033ac:	e00e      	b.n	80033cc <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e006      	b.n	80033cc <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
  }
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	3724      	adds	r7, #36	; 0x24
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bc80      	pop	{r7}
 80033d4:	4770      	bx	lr

080033d6 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 80033d6:	b480      	push	{r7}
 80033d8:	b085      	sub	sp, #20
 80033da:	af00      	add	r7, sp, #0
 80033dc:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80033de:	2300      	movs	r3, #0
 80033e0:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033e8:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80033ea:	7afb      	ldrb	r3, [r7, #11]
 80033ec:	2b01      	cmp	r3, #1
 80033ee:	d002      	beq.n	80033f6 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80033f0:	7afb      	ldrb	r3, [r7, #11]
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d11d      	bne.n	8003432 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003400:	2b00      	cmp	r3, #0
 8003402:	d002      	beq.n	800340a <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	3301      	adds	r3, #1
 8003408:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003414:	2b00      	cmp	r3, #0
 8003416:	d002      	beq.n	800341e <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	3301      	adds	r3, #1
 800341c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d002      	beq.n	8003432 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	3301      	adds	r3, #1
 8003430:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8003432:	68fb      	ldr	r3, [r7, #12]
}
 8003434:	4618      	mov	r0, r3
 8003436:	3714      	adds	r7, #20
 8003438:	46bd      	mov	sp, r7
 800343a:	bc80      	pop	{r7}
 800343c:	4770      	bx	lr

0800343e <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800343e:	b480      	push	{r7}
 8003440:	b087      	sub	sp, #28
 8003442:	af00      	add	r7, sp, #0
 8003444:	60f8      	str	r0, [r7, #12]
 8003446:	60b9      	str	r1, [r7, #8]
 8003448:	607a      	str	r2, [r7, #4]
 800344a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003452:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003454:	7dfb      	ldrb	r3, [r7, #23]
 8003456:	2b01      	cmp	r3, #1
 8003458:	d003      	beq.n	8003462 <HAL_CAN_GetRxMessage+0x24>
 800345a:	7dfb      	ldrb	r3, [r7, #23]
 800345c:	2b02      	cmp	r3, #2
 800345e:	f040 8103 	bne.w	8003668 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d10e      	bne.n	8003486 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	68db      	ldr	r3, [r3, #12]
 800346e:	f003 0303 	and.w	r3, r3, #3
 8003472:	2b00      	cmp	r3, #0
 8003474:	d116      	bne.n	80034a4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800347a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e0f7      	b.n	8003676 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	691b      	ldr	r3, [r3, #16]
 800348c:	f003 0303 	and.w	r3, r3, #3
 8003490:	2b00      	cmp	r3, #0
 8003492:	d107      	bne.n	80034a4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003498:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	e0e8      	b.n	8003676 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	331b      	adds	r3, #27
 80034ac:	011b      	lsls	r3, r3, #4
 80034ae:	4413      	add	r3, r2
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0204 	and.w	r2, r3, #4
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d10c      	bne.n	80034dc <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	331b      	adds	r3, #27
 80034ca:	011b      	lsls	r3, r3, #4
 80034cc:	4413      	add	r3, r2
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	0d5b      	lsrs	r3, r3, #21
 80034d2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	601a      	str	r2, [r3, #0]
 80034da:	e00b      	b.n	80034f4 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	331b      	adds	r3, #27
 80034e4:	011b      	lsls	r3, r3, #4
 80034e6:	4413      	add	r3, r2
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	08db      	lsrs	r3, r3, #3
 80034ec:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	331b      	adds	r3, #27
 80034fc:	011b      	lsls	r3, r3, #4
 80034fe:	4413      	add	r3, r2
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 0202 	and.w	r2, r3, #2
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	68bb      	ldr	r3, [r7, #8]
 8003510:	331b      	adds	r3, #27
 8003512:	011b      	lsls	r3, r3, #4
 8003514:	4413      	add	r3, r2
 8003516:	3304      	adds	r3, #4
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 0308 	and.w	r3, r3, #8
 800351e:	2b00      	cmp	r3, #0
 8003520:	d003      	beq.n	800352a <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2208      	movs	r2, #8
 8003526:	611a      	str	r2, [r3, #16]
 8003528:	e00b      	b.n	8003542 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	331b      	adds	r3, #27
 8003532:	011b      	lsls	r3, r3, #4
 8003534:	4413      	add	r3, r2
 8003536:	3304      	adds	r3, #4
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 020f 	and.w	r2, r3, #15
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	331b      	adds	r3, #27
 800354a:	011b      	lsls	r3, r3, #4
 800354c:	4413      	add	r3, r2
 800354e:	3304      	adds	r3, #4
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	0a1b      	lsrs	r3, r3, #8
 8003554:	b2da      	uxtb	r2, r3
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	331b      	adds	r3, #27
 8003562:	011b      	lsls	r3, r3, #4
 8003564:	4413      	add	r3, r2
 8003566:	3304      	adds	r3, #4
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	0c1b      	lsrs	r3, r3, #16
 800356c:	b29a      	uxth	r2, r3
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	011b      	lsls	r3, r3, #4
 800357a:	4413      	add	r3, r2
 800357c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	b2da      	uxtb	r2, r3
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	011b      	lsls	r3, r3, #4
 8003590:	4413      	add	r3, r2
 8003592:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	0a1a      	lsrs	r2, r3, #8
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	3301      	adds	r3, #1
 800359e:	b2d2      	uxtb	r2, r2
 80035a0:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	011b      	lsls	r3, r3, #4
 80035aa:	4413      	add	r3, r2
 80035ac:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	0c1a      	lsrs	r2, r3, #16
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	3302      	adds	r3, #2
 80035b8:	b2d2      	uxtb	r2, r2
 80035ba:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	011b      	lsls	r3, r3, #4
 80035c4:	4413      	add	r3, r2
 80035c6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	0e1a      	lsrs	r2, r3, #24
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	3303      	adds	r3, #3
 80035d2:	b2d2      	uxtb	r2, r2
 80035d4:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	011b      	lsls	r3, r3, #4
 80035de:	4413      	add	r3, r2
 80035e0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	3304      	adds	r3, #4
 80035ea:	b2d2      	uxtb	r2, r2
 80035ec:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	011b      	lsls	r3, r3, #4
 80035f6:	4413      	add	r3, r2
 80035f8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	0a1a      	lsrs	r2, r3, #8
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	3305      	adds	r3, #5
 8003604:	b2d2      	uxtb	r2, r2
 8003606:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681a      	ldr	r2, [r3, #0]
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	011b      	lsls	r3, r3, #4
 8003610:	4413      	add	r3, r2
 8003612:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	0c1a      	lsrs	r2, r3, #16
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	3306      	adds	r3, #6
 800361e:	b2d2      	uxtb	r2, r2
 8003620:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	011b      	lsls	r3, r3, #4
 800362a:	4413      	add	r3, r2
 800362c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	0e1a      	lsrs	r2, r3, #24
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	3307      	adds	r3, #7
 8003638:	b2d2      	uxtb	r2, r2
 800363a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d108      	bne.n	8003654 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	68da      	ldr	r2, [r3, #12]
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f042 0220 	orr.w	r2, r2, #32
 8003650:	60da      	str	r2, [r3, #12]
 8003652:	e007      	b.n	8003664 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	691a      	ldr	r2, [r3, #16]
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f042 0220 	orr.w	r2, r2, #32
 8003662:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003664:	2300      	movs	r3, #0
 8003666:	e006      	b.n	8003676 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800366c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
  }
}
 8003676:	4618      	mov	r0, r3
 8003678:	371c      	adds	r7, #28
 800367a:	46bd      	mov	sp, r7
 800367c:	bc80      	pop	{r7}
 800367e:	4770      	bx	lr

08003680 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003680:	b480      	push	{r7}
 8003682:	b085      	sub	sp, #20
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003690:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003692:	7bfb      	ldrb	r3, [r7, #15]
 8003694:	2b01      	cmp	r3, #1
 8003696:	d002      	beq.n	800369e <HAL_CAN_ActivateNotification+0x1e>
 8003698:	7bfb      	ldrb	r3, [r7, #15]
 800369a:	2b02      	cmp	r3, #2
 800369c:	d109      	bne.n	80036b2 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	6959      	ldr	r1, [r3, #20]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	683a      	ldr	r2, [r7, #0]
 80036aa:	430a      	orrs	r2, r1
 80036ac:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80036ae:	2300      	movs	r3, #0
 80036b0:	e006      	b.n	80036c0 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
  }
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	3714      	adds	r7, #20
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bc80      	pop	{r7}
 80036c8:	4770      	bx	lr

080036ca <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80036ca:	b580      	push	{r7, lr}
 80036cc:	b08a      	sub	sp, #40	; 0x28
 80036ce:	af00      	add	r7, sp, #0
 80036d0:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80036d2:	2300      	movs	r3, #0
 80036d4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	695b      	ldr	r3, [r3, #20]
 80036dc:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	689b      	ldr	r3, [r3, #8]
 80036ec:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	68db      	ldr	r3, [r3, #12]
 80036f4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	691b      	ldr	r3, [r3, #16]
 80036fc:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	699b      	ldr	r3, [r3, #24]
 8003704:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003706:	6a3b      	ldr	r3, [r7, #32]
 8003708:	f003 0301 	and.w	r3, r3, #1
 800370c:	2b00      	cmp	r3, #0
 800370e:	d07c      	beq.n	800380a <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003710:	69bb      	ldr	r3, [r7, #24]
 8003712:	f003 0301 	and.w	r3, r3, #1
 8003716:	2b00      	cmp	r3, #0
 8003718:	d023      	beq.n	8003762 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	2201      	movs	r2, #1
 8003720:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003722:	69bb      	ldr	r3, [r7, #24]
 8003724:	f003 0302 	and.w	r3, r3, #2
 8003728:	2b00      	cmp	r3, #0
 800372a:	d003      	beq.n	8003734 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800372c:	6878      	ldr	r0, [r7, #4]
 800372e:	f000 f983 	bl	8003a38 <HAL_CAN_TxMailbox0CompleteCallback>
 8003732:	e016      	b.n	8003762 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003734:	69bb      	ldr	r3, [r7, #24]
 8003736:	f003 0304 	and.w	r3, r3, #4
 800373a:	2b00      	cmp	r3, #0
 800373c:	d004      	beq.n	8003748 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800373e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003740:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003744:	627b      	str	r3, [r7, #36]	; 0x24
 8003746:	e00c      	b.n	8003762 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003748:	69bb      	ldr	r3, [r7, #24]
 800374a:	f003 0308 	and.w	r3, r3, #8
 800374e:	2b00      	cmp	r3, #0
 8003750:	d004      	beq.n	800375c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003754:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003758:	627b      	str	r3, [r7, #36]	; 0x24
 800375a:	e002      	b.n	8003762 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800375c:	6878      	ldr	r0, [r7, #4]
 800375e:	f000 f986 	bl	8003a6e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003762:	69bb      	ldr	r3, [r7, #24]
 8003764:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003768:	2b00      	cmp	r3, #0
 800376a:	d024      	beq.n	80037b6 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003774:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003776:	69bb      	ldr	r3, [r7, #24]
 8003778:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800377c:	2b00      	cmp	r3, #0
 800377e:	d003      	beq.n	8003788 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003780:	6878      	ldr	r0, [r7, #4]
 8003782:	f000 f962 	bl	8003a4a <HAL_CAN_TxMailbox1CompleteCallback>
 8003786:	e016      	b.n	80037b6 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003788:	69bb      	ldr	r3, [r7, #24]
 800378a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800378e:	2b00      	cmp	r3, #0
 8003790:	d004      	beq.n	800379c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003794:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003798:	627b      	str	r3, [r7, #36]	; 0x24
 800379a:	e00c      	b.n	80037b6 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800379c:	69bb      	ldr	r3, [r7, #24]
 800379e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d004      	beq.n	80037b0 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80037a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80037ac:	627b      	str	r3, [r7, #36]	; 0x24
 80037ae:	e002      	b.n	80037b6 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80037b0:	6878      	ldr	r0, [r7, #4]
 80037b2:	f000 f965 	bl	8003a80 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80037b6:	69bb      	ldr	r3, [r7, #24]
 80037b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d024      	beq.n	800380a <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80037c8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80037ca:	69bb      	ldr	r3, [r7, #24]
 80037cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d003      	beq.n	80037dc <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80037d4:	6878      	ldr	r0, [r7, #4]
 80037d6:	f000 f941 	bl	8003a5c <HAL_CAN_TxMailbox2CompleteCallback>
 80037da:	e016      	b.n	800380a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80037dc:	69bb      	ldr	r3, [r7, #24]
 80037de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d004      	beq.n	80037f0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80037e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80037ec:	627b      	str	r3, [r7, #36]	; 0x24
 80037ee:	e00c      	b.n	800380a <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80037f0:	69bb      	ldr	r3, [r7, #24]
 80037f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d004      	beq.n	8003804 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80037fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003800:	627b      	str	r3, [r7, #36]	; 0x24
 8003802:	e002      	b.n	800380a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003804:	6878      	ldr	r0, [r7, #4]
 8003806:	f000 f944 	bl	8003a92 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800380a:	6a3b      	ldr	r3, [r7, #32]
 800380c:	f003 0308 	and.w	r3, r3, #8
 8003810:	2b00      	cmp	r3, #0
 8003812:	d00c      	beq.n	800382e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	f003 0310 	and.w	r3, r3, #16
 800381a:	2b00      	cmp	r3, #0
 800381c:	d007      	beq.n	800382e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800381e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003820:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003824:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	2210      	movs	r2, #16
 800382c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800382e:	6a3b      	ldr	r3, [r7, #32]
 8003830:	f003 0304 	and.w	r3, r3, #4
 8003834:	2b00      	cmp	r3, #0
 8003836:	d00b      	beq.n	8003850 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	f003 0308 	and.w	r3, r3, #8
 800383e:	2b00      	cmp	r3, #0
 8003840:	d006      	beq.n	8003850 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	2208      	movs	r2, #8
 8003848:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f000 f92a 	bl	8003aa4 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003850:	6a3b      	ldr	r3, [r7, #32]
 8003852:	f003 0302 	and.w	r3, r3, #2
 8003856:	2b00      	cmp	r3, #0
 8003858:	d009      	beq.n	800386e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	68db      	ldr	r3, [r3, #12]
 8003860:	f003 0303 	and.w	r3, r3, #3
 8003864:	2b00      	cmp	r3, #0
 8003866:	d002      	beq.n	800386e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003868:	6878      	ldr	r0, [r7, #4]
 800386a:	f7fc fe2d 	bl	80004c8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800386e:	6a3b      	ldr	r3, [r7, #32]
 8003870:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003874:	2b00      	cmp	r3, #0
 8003876:	d00c      	beq.n	8003892 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	f003 0310 	and.w	r3, r3, #16
 800387e:	2b00      	cmp	r3, #0
 8003880:	d007      	beq.n	8003892 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003884:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003888:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	2210      	movs	r2, #16
 8003890:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003892:	6a3b      	ldr	r3, [r7, #32]
 8003894:	f003 0320 	and.w	r3, r3, #32
 8003898:	2b00      	cmp	r3, #0
 800389a:	d00b      	beq.n	80038b4 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	f003 0308 	and.w	r3, r3, #8
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d006      	beq.n	80038b4 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	2208      	movs	r2, #8
 80038ac:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80038ae:	6878      	ldr	r0, [r7, #4]
 80038b0:	f000 f90a 	bl	8003ac8 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80038b4:	6a3b      	ldr	r3, [r7, #32]
 80038b6:	f003 0310 	and.w	r3, r3, #16
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d009      	beq.n	80038d2 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	691b      	ldr	r3, [r3, #16]
 80038c4:	f003 0303 	and.w	r3, r3, #3
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d002      	beq.n	80038d2 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80038cc:	6878      	ldr	r0, [r7, #4]
 80038ce:	f000 f8f2 	bl	8003ab6 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80038d2:	6a3b      	ldr	r3, [r7, #32]
 80038d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d00b      	beq.n	80038f4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	f003 0310 	and.w	r3, r3, #16
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d006      	beq.n	80038f4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	2210      	movs	r2, #16
 80038ec:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f000 f8f3 	bl	8003ada <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80038f4:	6a3b      	ldr	r3, [r7, #32]
 80038f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d00b      	beq.n	8003916 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80038fe:	69fb      	ldr	r3, [r7, #28]
 8003900:	f003 0308 	and.w	r3, r3, #8
 8003904:	2b00      	cmp	r3, #0
 8003906:	d006      	beq.n	8003916 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	2208      	movs	r2, #8
 800390e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	f000 f8eb 	bl	8003aec <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003916:	6a3b      	ldr	r3, [r7, #32]
 8003918:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d07b      	beq.n	8003a18 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003920:	69fb      	ldr	r3, [r7, #28]
 8003922:	f003 0304 	and.w	r3, r3, #4
 8003926:	2b00      	cmp	r3, #0
 8003928:	d072      	beq.n	8003a10 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800392a:	6a3b      	ldr	r3, [r7, #32]
 800392c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003930:	2b00      	cmp	r3, #0
 8003932:	d008      	beq.n	8003946 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800393a:	2b00      	cmp	r3, #0
 800393c:	d003      	beq.n	8003946 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800393e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003940:	f043 0301 	orr.w	r3, r3, #1
 8003944:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003946:	6a3b      	ldr	r3, [r7, #32]
 8003948:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800394c:	2b00      	cmp	r3, #0
 800394e:	d008      	beq.n	8003962 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003956:	2b00      	cmp	r3, #0
 8003958:	d003      	beq.n	8003962 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800395a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800395c:	f043 0302 	orr.w	r3, r3, #2
 8003960:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003962:	6a3b      	ldr	r3, [r7, #32]
 8003964:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003968:	2b00      	cmp	r3, #0
 800396a:	d008      	beq.n	800397e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003972:	2b00      	cmp	r3, #0
 8003974:	d003      	beq.n	800397e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003978:	f043 0304 	orr.w	r3, r3, #4
 800397c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800397e:	6a3b      	ldr	r3, [r7, #32]
 8003980:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003984:	2b00      	cmp	r3, #0
 8003986:	d043      	beq.n	8003a10 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800398e:	2b00      	cmp	r3, #0
 8003990:	d03e      	beq.n	8003a10 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003998:	2b60      	cmp	r3, #96	; 0x60
 800399a:	d02b      	beq.n	80039f4 <HAL_CAN_IRQHandler+0x32a>
 800399c:	2b60      	cmp	r3, #96	; 0x60
 800399e:	d82e      	bhi.n	80039fe <HAL_CAN_IRQHandler+0x334>
 80039a0:	2b50      	cmp	r3, #80	; 0x50
 80039a2:	d022      	beq.n	80039ea <HAL_CAN_IRQHandler+0x320>
 80039a4:	2b50      	cmp	r3, #80	; 0x50
 80039a6:	d82a      	bhi.n	80039fe <HAL_CAN_IRQHandler+0x334>
 80039a8:	2b40      	cmp	r3, #64	; 0x40
 80039aa:	d019      	beq.n	80039e0 <HAL_CAN_IRQHandler+0x316>
 80039ac:	2b40      	cmp	r3, #64	; 0x40
 80039ae:	d826      	bhi.n	80039fe <HAL_CAN_IRQHandler+0x334>
 80039b0:	2b30      	cmp	r3, #48	; 0x30
 80039b2:	d010      	beq.n	80039d6 <HAL_CAN_IRQHandler+0x30c>
 80039b4:	2b30      	cmp	r3, #48	; 0x30
 80039b6:	d822      	bhi.n	80039fe <HAL_CAN_IRQHandler+0x334>
 80039b8:	2b10      	cmp	r3, #16
 80039ba:	d002      	beq.n	80039c2 <HAL_CAN_IRQHandler+0x2f8>
 80039bc:	2b20      	cmp	r3, #32
 80039be:	d005      	beq.n	80039cc <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80039c0:	e01d      	b.n	80039fe <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80039c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c4:	f043 0308 	orr.w	r3, r3, #8
 80039c8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039ca:	e019      	b.n	8003a00 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80039cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ce:	f043 0310 	orr.w	r3, r3, #16
 80039d2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039d4:	e014      	b.n	8003a00 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80039d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d8:	f043 0320 	orr.w	r3, r3, #32
 80039dc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039de:	e00f      	b.n	8003a00 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80039e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039e6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039e8:	e00a      	b.n	8003a00 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80039ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039f0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039f2:	e005      	b.n	8003a00 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80039f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039fa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039fc:	e000      	b.n	8003a00 <HAL_CAN_IRQHandler+0x336>
            break;
 80039fe:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	699a      	ldr	r2, [r3, #24]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003a0e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	2204      	movs	r2, #4
 8003a16:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d008      	beq.n	8003a30 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a24:	431a      	orrs	r2, r3
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	f7fc fd43 	bl	80004b6 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003a30:	bf00      	nop
 8003a32:	3728      	adds	r7, #40	; 0x28
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}

08003a38 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b083      	sub	sp, #12
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003a40:	bf00      	nop
 8003a42:	370c      	adds	r7, #12
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bc80      	pop	{r7}
 8003a48:	4770      	bx	lr

08003a4a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003a4a:	b480      	push	{r7}
 8003a4c:	b083      	sub	sp, #12
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003a52:	bf00      	nop
 8003a54:	370c      	adds	r7, #12
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bc80      	pop	{r7}
 8003a5a:	4770      	bx	lr

08003a5c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003a64:	bf00      	nop
 8003a66:	370c      	adds	r7, #12
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bc80      	pop	{r7}
 8003a6c:	4770      	bx	lr

08003a6e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003a6e:	b480      	push	{r7}
 8003a70:	b083      	sub	sp, #12
 8003a72:	af00      	add	r7, sp, #0
 8003a74:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003a76:	bf00      	nop
 8003a78:	370c      	adds	r7, #12
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bc80      	pop	{r7}
 8003a7e:	4770      	bx	lr

08003a80 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003a88:	bf00      	nop
 8003a8a:	370c      	adds	r7, #12
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bc80      	pop	{r7}
 8003a90:	4770      	bx	lr

08003a92 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003a92:	b480      	push	{r7}
 8003a94:	b083      	sub	sp, #12
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003a9a:	bf00      	nop
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bc80      	pop	{r7}
 8003aa2:	4770      	bx	lr

08003aa4 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003aac:	bf00      	nop
 8003aae:	370c      	adds	r7, #12
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bc80      	pop	{r7}
 8003ab4:	4770      	bx	lr

08003ab6 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003ab6:	b480      	push	{r7}
 8003ab8:	b083      	sub	sp, #12
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003abe:	bf00      	nop
 8003ac0:	370c      	adds	r7, #12
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bc80      	pop	{r7}
 8003ac6:	4770      	bx	lr

08003ac8 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b083      	sub	sp, #12
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003ad0:	bf00      	nop
 8003ad2:	370c      	adds	r7, #12
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bc80      	pop	{r7}
 8003ad8:	4770      	bx	lr

08003ada <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003ada:	b480      	push	{r7}
 8003adc:	b083      	sub	sp, #12
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003ae2:	bf00      	nop
 8003ae4:	370c      	adds	r7, #12
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bc80      	pop	{r7}
 8003aea:	4770      	bx	lr

08003aec <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003af4:	bf00      	nop
 8003af6:	370c      	adds	r7, #12
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bc80      	pop	{r7}
 8003afc:	4770      	bx	lr
	...

08003b00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b085      	sub	sp, #20
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	f003 0307 	and.w	r3, r3, #7
 8003b0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b10:	4b0c      	ldr	r3, [pc, #48]	; (8003b44 <__NVIC_SetPriorityGrouping+0x44>)
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b16:	68ba      	ldr	r2, [r7, #8]
 8003b18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003b2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b32:	4a04      	ldr	r2, [pc, #16]	; (8003b44 <__NVIC_SetPriorityGrouping+0x44>)
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	60d3      	str	r3, [r2, #12]
}
 8003b38:	bf00      	nop
 8003b3a:	3714      	adds	r7, #20
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bc80      	pop	{r7}
 8003b40:	4770      	bx	lr
 8003b42:	bf00      	nop
 8003b44:	e000ed00 	.word	0xe000ed00

08003b48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b4c:	4b04      	ldr	r3, [pc, #16]	; (8003b60 <__NVIC_GetPriorityGrouping+0x18>)
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	0a1b      	lsrs	r3, r3, #8
 8003b52:	f003 0307 	and.w	r3, r3, #7
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bc80      	pop	{r7}
 8003b5c:	4770      	bx	lr
 8003b5e:	bf00      	nop
 8003b60:	e000ed00 	.word	0xe000ed00

08003b64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b083      	sub	sp, #12
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	db0b      	blt.n	8003b8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b76:	79fb      	ldrb	r3, [r7, #7]
 8003b78:	f003 021f 	and.w	r2, r3, #31
 8003b7c:	4906      	ldr	r1, [pc, #24]	; (8003b98 <__NVIC_EnableIRQ+0x34>)
 8003b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b82:	095b      	lsrs	r3, r3, #5
 8003b84:	2001      	movs	r0, #1
 8003b86:	fa00 f202 	lsl.w	r2, r0, r2
 8003b8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003b8e:	bf00      	nop
 8003b90:	370c      	adds	r7, #12
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bc80      	pop	{r7}
 8003b96:	4770      	bx	lr
 8003b98:	e000e100 	.word	0xe000e100

08003b9c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b083      	sub	sp, #12
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	db12      	blt.n	8003bd4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003bae:	79fb      	ldrb	r3, [r7, #7]
 8003bb0:	f003 021f 	and.w	r2, r3, #31
 8003bb4:	490a      	ldr	r1, [pc, #40]	; (8003be0 <__NVIC_DisableIRQ+0x44>)
 8003bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bba:	095b      	lsrs	r3, r3, #5
 8003bbc:	2001      	movs	r0, #1
 8003bbe:	fa00 f202 	lsl.w	r2, r0, r2
 8003bc2:	3320      	adds	r3, #32
 8003bc4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003bc8:	f3bf 8f4f 	dsb	sy
}
 8003bcc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003bce:	f3bf 8f6f 	isb	sy
}
 8003bd2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003bd4:	bf00      	nop
 8003bd6:	370c      	adds	r7, #12
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bc80      	pop	{r7}
 8003bdc:	4770      	bx	lr
 8003bde:	bf00      	nop
 8003be0:	e000e100 	.word	0xe000e100

08003be4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b083      	sub	sp, #12
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	4603      	mov	r3, r0
 8003bec:	6039      	str	r1, [r7, #0]
 8003bee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	db0a      	blt.n	8003c0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	b2da      	uxtb	r2, r3
 8003bfc:	490c      	ldr	r1, [pc, #48]	; (8003c30 <__NVIC_SetPriority+0x4c>)
 8003bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c02:	0112      	lsls	r2, r2, #4
 8003c04:	b2d2      	uxtb	r2, r2
 8003c06:	440b      	add	r3, r1
 8003c08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c0c:	e00a      	b.n	8003c24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	b2da      	uxtb	r2, r3
 8003c12:	4908      	ldr	r1, [pc, #32]	; (8003c34 <__NVIC_SetPriority+0x50>)
 8003c14:	79fb      	ldrb	r3, [r7, #7]
 8003c16:	f003 030f 	and.w	r3, r3, #15
 8003c1a:	3b04      	subs	r3, #4
 8003c1c:	0112      	lsls	r2, r2, #4
 8003c1e:	b2d2      	uxtb	r2, r2
 8003c20:	440b      	add	r3, r1
 8003c22:	761a      	strb	r2, [r3, #24]
}
 8003c24:	bf00      	nop
 8003c26:	370c      	adds	r7, #12
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bc80      	pop	{r7}
 8003c2c:	4770      	bx	lr
 8003c2e:	bf00      	nop
 8003c30:	e000e100 	.word	0xe000e100
 8003c34:	e000ed00 	.word	0xe000ed00

08003c38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b089      	sub	sp, #36	; 0x24
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	60f8      	str	r0, [r7, #12]
 8003c40:	60b9      	str	r1, [r7, #8]
 8003c42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	f003 0307 	and.w	r3, r3, #7
 8003c4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c4c:	69fb      	ldr	r3, [r7, #28]
 8003c4e:	f1c3 0307 	rsb	r3, r3, #7
 8003c52:	2b04      	cmp	r3, #4
 8003c54:	bf28      	it	cs
 8003c56:	2304      	movcs	r3, #4
 8003c58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	3304      	adds	r3, #4
 8003c5e:	2b06      	cmp	r3, #6
 8003c60:	d902      	bls.n	8003c68 <NVIC_EncodePriority+0x30>
 8003c62:	69fb      	ldr	r3, [r7, #28]
 8003c64:	3b03      	subs	r3, #3
 8003c66:	e000      	b.n	8003c6a <NVIC_EncodePriority+0x32>
 8003c68:	2300      	movs	r3, #0
 8003c6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c6c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003c70:	69bb      	ldr	r3, [r7, #24]
 8003c72:	fa02 f303 	lsl.w	r3, r2, r3
 8003c76:	43da      	mvns	r2, r3
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	401a      	ands	r2, r3
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c80:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	fa01 f303 	lsl.w	r3, r1, r3
 8003c8a:	43d9      	mvns	r1, r3
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c90:	4313      	orrs	r3, r2
         );
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	3724      	adds	r7, #36	; 0x24
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bc80      	pop	{r7}
 8003c9a:	4770      	bx	lr

08003c9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b082      	sub	sp, #8
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	3b01      	subs	r3, #1
 8003ca8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003cac:	d301      	bcc.n	8003cb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e00f      	b.n	8003cd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003cb2:	4a0a      	ldr	r2, [pc, #40]	; (8003cdc <SysTick_Config+0x40>)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	3b01      	subs	r3, #1
 8003cb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003cba:	210f      	movs	r1, #15
 8003cbc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003cc0:	f7ff ff90 	bl	8003be4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003cc4:	4b05      	ldr	r3, [pc, #20]	; (8003cdc <SysTick_Config+0x40>)
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003cca:	4b04      	ldr	r3, [pc, #16]	; (8003cdc <SysTick_Config+0x40>)
 8003ccc:	2207      	movs	r2, #7
 8003cce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003cd0:	2300      	movs	r3, #0
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3708      	adds	r7, #8
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	bf00      	nop
 8003cdc:	e000e010 	.word	0xe000e010

08003ce0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b082      	sub	sp, #8
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f7ff ff09 	bl	8003b00 <__NVIC_SetPriorityGrouping>
}
 8003cee:	bf00      	nop
 8003cf0:	3708      	adds	r7, #8
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}

08003cf6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003cf6:	b580      	push	{r7, lr}
 8003cf8:	b086      	sub	sp, #24
 8003cfa:	af00      	add	r7, sp, #0
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	60b9      	str	r1, [r7, #8]
 8003d00:	607a      	str	r2, [r7, #4]
 8003d02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d04:	2300      	movs	r3, #0
 8003d06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d08:	f7ff ff1e 	bl	8003b48 <__NVIC_GetPriorityGrouping>
 8003d0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d0e:	687a      	ldr	r2, [r7, #4]
 8003d10:	68b9      	ldr	r1, [r7, #8]
 8003d12:	6978      	ldr	r0, [r7, #20]
 8003d14:	f7ff ff90 	bl	8003c38 <NVIC_EncodePriority>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d1e:	4611      	mov	r1, r2
 8003d20:	4618      	mov	r0, r3
 8003d22:	f7ff ff5f 	bl	8003be4 <__NVIC_SetPriority>
}
 8003d26:	bf00      	nop
 8003d28:	3718      	adds	r7, #24
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}

08003d2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d2e:	b580      	push	{r7, lr}
 8003d30:	b082      	sub	sp, #8
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	4603      	mov	r3, r0
 8003d36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f7ff ff11 	bl	8003b64 <__NVIC_EnableIRQ>
}
 8003d42:	bf00      	nop
 8003d44:	3708      	adds	r7, #8
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}

08003d4a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003d4a:	b580      	push	{r7, lr}
 8003d4c:	b082      	sub	sp, #8
 8003d4e:	af00      	add	r7, sp, #0
 8003d50:	4603      	mov	r3, r0
 8003d52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003d54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f7ff ff1f 	bl	8003b9c <__NVIC_DisableIRQ>
}
 8003d5e:	bf00      	nop
 8003d60:	3708      	adds	r7, #8
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}

08003d66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d66:	b580      	push	{r7, lr}
 8003d68:	b082      	sub	sp, #8
 8003d6a:	af00      	add	r7, sp, #0
 8003d6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f7ff ff94 	bl	8003c9c <SysTick_Config>
 8003d74:	4603      	mov	r3, r0
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	3708      	adds	r7, #8
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}
	...

08003d80 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b085      	sub	sp, #20
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d101      	bne.n	8003d96 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	e043      	b.n	8003e1e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	4b22      	ldr	r3, [pc, #136]	; (8003e28 <HAL_DMA_Init+0xa8>)
 8003d9e:	4413      	add	r3, r2
 8003da0:	4a22      	ldr	r2, [pc, #136]	; (8003e2c <HAL_DMA_Init+0xac>)
 8003da2:	fba2 2303 	umull	r2, r3, r2, r3
 8003da6:	091b      	lsrs	r3, r3, #4
 8003da8:	009a      	lsls	r2, r3, #2
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	4a1f      	ldr	r2, [pc, #124]	; (8003e30 <HAL_DMA_Init+0xb0>)
 8003db2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2202      	movs	r2, #2
 8003db8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003dca:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003dce:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003dd8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	68db      	ldr	r3, [r3, #12]
 8003dde:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003de4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	695b      	ldr	r3, [r3, #20]
 8003dea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003df0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	69db      	ldr	r3, [r3, #28]
 8003df6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003df8:	68fa      	ldr	r2, [r7, #12]
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	68fa      	ldr	r2, [r7, #12]
 8003e04:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2200      	movs	r2, #0
 8003e18:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003e1c:	2300      	movs	r3, #0
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3714      	adds	r7, #20
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bc80      	pop	{r7}
 8003e26:	4770      	bx	lr
 8003e28:	bffdfff8 	.word	0xbffdfff8
 8003e2c:	cccccccd 	.word	0xcccccccd
 8003e30:	40020000 	.word	0x40020000

08003e34 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b083      	sub	sp, #12
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d101      	bne.n	8003e46 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e046      	b.n	8003ed4 <HAL_DMA_DeInit+0xa0>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f022 0201 	bic.w	r2, r2, #1
 8003e54:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	2200      	movs	r2, #0
 8003e64:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	2200      	movs	r2, #0
 8003e74:	60da      	str	r2, [r3, #12]
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	461a      	mov	r2, r3
 8003e7c:	4b18      	ldr	r3, [pc, #96]	; (8003ee0 <HAL_DMA_DeInit+0xac>)
 8003e7e:	4413      	add	r3, r2
 8003e80:	4a18      	ldr	r2, [pc, #96]	; (8003ee4 <HAL_DMA_DeInit+0xb0>)
 8003e82:	fba2 2303 	umull	r2, r3, r2, r3
 8003e86:	091b      	lsrs	r3, r3, #4
 8003e88:	009a      	lsls	r2, r3, #2
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	4a15      	ldr	r2, [pc, #84]	; (8003ee8 <HAL_DMA_DeInit+0xb4>)
 8003e92:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e9c:	2101      	movs	r1, #1
 8003e9e:	fa01 f202 	lsl.w	r2, r1, r2
 8003ea2:	605a      	str	r2, [r3, #4]

  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2200      	movs	r2, #0
 8003eae:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003ed2:	2300      	movs	r3, #0
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	370c      	adds	r7, #12
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bc80      	pop	{r7}
 8003edc:	4770      	bx	lr
 8003ede:	bf00      	nop
 8003ee0:	bffdfff8 	.word	0xbffdfff8
 8003ee4:	cccccccd 	.word	0xcccccccd
 8003ee8:	40020000 	.word	0x40020000

08003eec <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b086      	sub	sp, #24
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	60f8      	str	r0, [r7, #12]
 8003ef4:	60b9      	str	r1, [r7, #8]
 8003ef6:	607a      	str	r2, [r7, #4]
 8003ef8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003efa:	2300      	movs	r3, #0
 8003efc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d101      	bne.n	8003f0c <HAL_DMA_Start_IT+0x20>
 8003f08:	2302      	movs	r3, #2
 8003f0a:	e04b      	b.n	8003fa4 <HAL_DMA_Start_IT+0xb8>
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d13a      	bne.n	8003f96 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2202      	movs	r2, #2
 8003f24:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f022 0201 	bic.w	r2, r2, #1
 8003f3c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	68b9      	ldr	r1, [r7, #8]
 8003f44:	68f8      	ldr	r0, [r7, #12]
 8003f46:	f000 f973 	bl	8004230 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d008      	beq.n	8003f64 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f042 020e 	orr.w	r2, r2, #14
 8003f60:	601a      	str	r2, [r3, #0]
 8003f62:	e00f      	b.n	8003f84 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f022 0204 	bic.w	r2, r2, #4
 8003f72:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f042 020a 	orr.w	r2, r2, #10
 8003f82:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f042 0201 	orr.w	r2, r2, #1
 8003f92:	601a      	str	r2, [r3, #0]
 8003f94:	e005      	b.n	8003fa2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003f9e:	2302      	movs	r3, #2
 8003fa0:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003fa2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	3718      	adds	r7, #24
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}

08003fac <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b085      	sub	sp, #20
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003fbe:	b2db      	uxtb	r3, r3
 8003fc0:	2b02      	cmp	r3, #2
 8003fc2:	d008      	beq.n	8003fd6 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2204      	movs	r2, #4
 8003fc8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e020      	b.n	8004018 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f022 020e 	bic.w	r2, r2, #14
 8003fe4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f022 0201 	bic.w	r2, r2, #1
 8003ff4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ffe:	2101      	movs	r1, #1
 8004000:	fa01 f202 	lsl.w	r2, r1, r2
 8004004:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2201      	movs	r2, #1
 800400a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2200      	movs	r2, #0
 8004012:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8004016:	7bfb      	ldrb	r3, [r7, #15]
}
 8004018:	4618      	mov	r0, r3
 800401a:	3714      	adds	r7, #20
 800401c:	46bd      	mov	sp, r7
 800401e:	bc80      	pop	{r7}
 8004020:	4770      	bx	lr
	...

08004024 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b084      	sub	sp, #16
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004040:	2204      	movs	r2, #4
 8004042:	409a      	lsls	r2, r3
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	4013      	ands	r3, r2
 8004048:	2b00      	cmp	r3, #0
 800404a:	d04f      	beq.n	80040ec <HAL_DMA_IRQHandler+0xc8>
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	f003 0304 	and.w	r3, r3, #4
 8004052:	2b00      	cmp	r3, #0
 8004054:	d04a      	beq.n	80040ec <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 0320 	and.w	r3, r3, #32
 8004060:	2b00      	cmp	r3, #0
 8004062:	d107      	bne.n	8004074 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	681a      	ldr	r2, [r3, #0]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f022 0204 	bic.w	r2, r2, #4
 8004072:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a66      	ldr	r2, [pc, #408]	; (8004214 <HAL_DMA_IRQHandler+0x1f0>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d029      	beq.n	80040d2 <HAL_DMA_IRQHandler+0xae>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a65      	ldr	r2, [pc, #404]	; (8004218 <HAL_DMA_IRQHandler+0x1f4>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d022      	beq.n	80040ce <HAL_DMA_IRQHandler+0xaa>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a63      	ldr	r2, [pc, #396]	; (800421c <HAL_DMA_IRQHandler+0x1f8>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d01a      	beq.n	80040c8 <HAL_DMA_IRQHandler+0xa4>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a62      	ldr	r2, [pc, #392]	; (8004220 <HAL_DMA_IRQHandler+0x1fc>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d012      	beq.n	80040c2 <HAL_DMA_IRQHandler+0x9e>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a60      	ldr	r2, [pc, #384]	; (8004224 <HAL_DMA_IRQHandler+0x200>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d00a      	beq.n	80040bc <HAL_DMA_IRQHandler+0x98>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a5f      	ldr	r2, [pc, #380]	; (8004228 <HAL_DMA_IRQHandler+0x204>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d102      	bne.n	80040b6 <HAL_DMA_IRQHandler+0x92>
 80040b0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80040b4:	e00e      	b.n	80040d4 <HAL_DMA_IRQHandler+0xb0>
 80040b6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80040ba:	e00b      	b.n	80040d4 <HAL_DMA_IRQHandler+0xb0>
 80040bc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80040c0:	e008      	b.n	80040d4 <HAL_DMA_IRQHandler+0xb0>
 80040c2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80040c6:	e005      	b.n	80040d4 <HAL_DMA_IRQHandler+0xb0>
 80040c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80040cc:	e002      	b.n	80040d4 <HAL_DMA_IRQHandler+0xb0>
 80040ce:	2340      	movs	r3, #64	; 0x40
 80040d0:	e000      	b.n	80040d4 <HAL_DMA_IRQHandler+0xb0>
 80040d2:	2304      	movs	r3, #4
 80040d4:	4a55      	ldr	r2, [pc, #340]	; (800422c <HAL_DMA_IRQHandler+0x208>)
 80040d6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040dc:	2b00      	cmp	r3, #0
 80040de:	f000 8094 	beq.w	800420a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80040ea:	e08e      	b.n	800420a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f0:	2202      	movs	r2, #2
 80040f2:	409a      	lsls	r2, r3
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	4013      	ands	r3, r2
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d056      	beq.n	80041aa <HAL_DMA_IRQHandler+0x186>
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	f003 0302 	and.w	r3, r3, #2
 8004102:	2b00      	cmp	r3, #0
 8004104:	d051      	beq.n	80041aa <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f003 0320 	and.w	r3, r3, #32
 8004110:	2b00      	cmp	r3, #0
 8004112:	d10b      	bne.n	800412c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f022 020a 	bic.w	r2, r2, #10
 8004122:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2201      	movs	r2, #1
 8004128:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a38      	ldr	r2, [pc, #224]	; (8004214 <HAL_DMA_IRQHandler+0x1f0>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d029      	beq.n	800418a <HAL_DMA_IRQHandler+0x166>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a37      	ldr	r2, [pc, #220]	; (8004218 <HAL_DMA_IRQHandler+0x1f4>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d022      	beq.n	8004186 <HAL_DMA_IRQHandler+0x162>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a35      	ldr	r2, [pc, #212]	; (800421c <HAL_DMA_IRQHandler+0x1f8>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d01a      	beq.n	8004180 <HAL_DMA_IRQHandler+0x15c>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a34      	ldr	r2, [pc, #208]	; (8004220 <HAL_DMA_IRQHandler+0x1fc>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d012      	beq.n	800417a <HAL_DMA_IRQHandler+0x156>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a32      	ldr	r2, [pc, #200]	; (8004224 <HAL_DMA_IRQHandler+0x200>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d00a      	beq.n	8004174 <HAL_DMA_IRQHandler+0x150>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a31      	ldr	r2, [pc, #196]	; (8004228 <HAL_DMA_IRQHandler+0x204>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d102      	bne.n	800416e <HAL_DMA_IRQHandler+0x14a>
 8004168:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800416c:	e00e      	b.n	800418c <HAL_DMA_IRQHandler+0x168>
 800416e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004172:	e00b      	b.n	800418c <HAL_DMA_IRQHandler+0x168>
 8004174:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004178:	e008      	b.n	800418c <HAL_DMA_IRQHandler+0x168>
 800417a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800417e:	e005      	b.n	800418c <HAL_DMA_IRQHandler+0x168>
 8004180:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004184:	e002      	b.n	800418c <HAL_DMA_IRQHandler+0x168>
 8004186:	2320      	movs	r3, #32
 8004188:	e000      	b.n	800418c <HAL_DMA_IRQHandler+0x168>
 800418a:	2302      	movs	r3, #2
 800418c:	4a27      	ldr	r2, [pc, #156]	; (800422c <HAL_DMA_IRQHandler+0x208>)
 800418e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2200      	movs	r2, #0
 8004194:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800419c:	2b00      	cmp	r3, #0
 800419e:	d034      	beq.n	800420a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80041a8:	e02f      	b.n	800420a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ae:	2208      	movs	r2, #8
 80041b0:	409a      	lsls	r2, r3
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	4013      	ands	r3, r2
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d028      	beq.n	800420c <HAL_DMA_IRQHandler+0x1e8>
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	f003 0308 	and.w	r3, r3, #8
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d023      	beq.n	800420c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f022 020e 	bic.w	r2, r2, #14
 80041d2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041dc:	2101      	movs	r1, #1
 80041de:	fa01 f202 	lsl.w	r2, r1, r2
 80041e2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2201      	movs	r2, #1
 80041ee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2200      	movs	r2, #0
 80041f6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d004      	beq.n	800420c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	4798      	blx	r3
    }
  }
  return;
 800420a:	bf00      	nop
 800420c:	bf00      	nop
}
 800420e:	3710      	adds	r7, #16
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}
 8004214:	40020008 	.word	0x40020008
 8004218:	4002001c 	.word	0x4002001c
 800421c:	40020030 	.word	0x40020030
 8004220:	40020044 	.word	0x40020044
 8004224:	40020058 	.word	0x40020058
 8004228:	4002006c 	.word	0x4002006c
 800422c:	40020000 	.word	0x40020000

08004230 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004230:	b480      	push	{r7}
 8004232:	b085      	sub	sp, #20
 8004234:	af00      	add	r7, sp, #0
 8004236:	60f8      	str	r0, [r7, #12]
 8004238:	60b9      	str	r1, [r7, #8]
 800423a:	607a      	str	r2, [r7, #4]
 800423c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004246:	2101      	movs	r1, #1
 8004248:	fa01 f202 	lsl.w	r2, r1, r2
 800424c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	683a      	ldr	r2, [r7, #0]
 8004254:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	2b10      	cmp	r3, #16
 800425c:	d108      	bne.n	8004270 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	68ba      	ldr	r2, [r7, #8]
 800426c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800426e:	e007      	b.n	8004280 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	68ba      	ldr	r2, [r7, #8]
 8004276:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	60da      	str	r2, [r3, #12]
}
 8004280:	bf00      	nop
 8004282:	3714      	adds	r7, #20
 8004284:	46bd      	mov	sp, r7
 8004286:	bc80      	pop	{r7}
 8004288:	4770      	bx	lr
	...

0800428c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800428c:	b480      	push	{r7}
 800428e:	b08b      	sub	sp, #44	; 0x2c
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004296:	2300      	movs	r3, #0
 8004298:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800429a:	2300      	movs	r3, #0
 800429c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800429e:	e161      	b.n	8004564 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80042a0:	2201      	movs	r2, #1
 80042a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a4:	fa02 f303 	lsl.w	r3, r2, r3
 80042a8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	69fa      	ldr	r2, [r7, #28]
 80042b0:	4013      	ands	r3, r2
 80042b2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80042b4:	69ba      	ldr	r2, [r7, #24]
 80042b6:	69fb      	ldr	r3, [r7, #28]
 80042b8:	429a      	cmp	r2, r3
 80042ba:	f040 8150 	bne.w	800455e <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	4a97      	ldr	r2, [pc, #604]	; (8004520 <HAL_GPIO_Init+0x294>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d05e      	beq.n	8004386 <HAL_GPIO_Init+0xfa>
 80042c8:	4a95      	ldr	r2, [pc, #596]	; (8004520 <HAL_GPIO_Init+0x294>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d875      	bhi.n	80043ba <HAL_GPIO_Init+0x12e>
 80042ce:	4a95      	ldr	r2, [pc, #596]	; (8004524 <HAL_GPIO_Init+0x298>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d058      	beq.n	8004386 <HAL_GPIO_Init+0xfa>
 80042d4:	4a93      	ldr	r2, [pc, #588]	; (8004524 <HAL_GPIO_Init+0x298>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d86f      	bhi.n	80043ba <HAL_GPIO_Init+0x12e>
 80042da:	4a93      	ldr	r2, [pc, #588]	; (8004528 <HAL_GPIO_Init+0x29c>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d052      	beq.n	8004386 <HAL_GPIO_Init+0xfa>
 80042e0:	4a91      	ldr	r2, [pc, #580]	; (8004528 <HAL_GPIO_Init+0x29c>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d869      	bhi.n	80043ba <HAL_GPIO_Init+0x12e>
 80042e6:	4a91      	ldr	r2, [pc, #580]	; (800452c <HAL_GPIO_Init+0x2a0>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d04c      	beq.n	8004386 <HAL_GPIO_Init+0xfa>
 80042ec:	4a8f      	ldr	r2, [pc, #572]	; (800452c <HAL_GPIO_Init+0x2a0>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d863      	bhi.n	80043ba <HAL_GPIO_Init+0x12e>
 80042f2:	4a8f      	ldr	r2, [pc, #572]	; (8004530 <HAL_GPIO_Init+0x2a4>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d046      	beq.n	8004386 <HAL_GPIO_Init+0xfa>
 80042f8:	4a8d      	ldr	r2, [pc, #564]	; (8004530 <HAL_GPIO_Init+0x2a4>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d85d      	bhi.n	80043ba <HAL_GPIO_Init+0x12e>
 80042fe:	2b12      	cmp	r3, #18
 8004300:	d82a      	bhi.n	8004358 <HAL_GPIO_Init+0xcc>
 8004302:	2b12      	cmp	r3, #18
 8004304:	d859      	bhi.n	80043ba <HAL_GPIO_Init+0x12e>
 8004306:	a201      	add	r2, pc, #4	; (adr r2, 800430c <HAL_GPIO_Init+0x80>)
 8004308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800430c:	08004387 	.word	0x08004387
 8004310:	08004361 	.word	0x08004361
 8004314:	08004373 	.word	0x08004373
 8004318:	080043b5 	.word	0x080043b5
 800431c:	080043bb 	.word	0x080043bb
 8004320:	080043bb 	.word	0x080043bb
 8004324:	080043bb 	.word	0x080043bb
 8004328:	080043bb 	.word	0x080043bb
 800432c:	080043bb 	.word	0x080043bb
 8004330:	080043bb 	.word	0x080043bb
 8004334:	080043bb 	.word	0x080043bb
 8004338:	080043bb 	.word	0x080043bb
 800433c:	080043bb 	.word	0x080043bb
 8004340:	080043bb 	.word	0x080043bb
 8004344:	080043bb 	.word	0x080043bb
 8004348:	080043bb 	.word	0x080043bb
 800434c:	080043bb 	.word	0x080043bb
 8004350:	08004369 	.word	0x08004369
 8004354:	0800437d 	.word	0x0800437d
 8004358:	4a76      	ldr	r2, [pc, #472]	; (8004534 <HAL_GPIO_Init+0x2a8>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d013      	beq.n	8004386 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800435e:	e02c      	b.n	80043ba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	68db      	ldr	r3, [r3, #12]
 8004364:	623b      	str	r3, [r7, #32]
          break;
 8004366:	e029      	b.n	80043bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	3304      	adds	r3, #4
 800436e:	623b      	str	r3, [r7, #32]
          break;
 8004370:	e024      	b.n	80043bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	68db      	ldr	r3, [r3, #12]
 8004376:	3308      	adds	r3, #8
 8004378:	623b      	str	r3, [r7, #32]
          break;
 800437a:	e01f      	b.n	80043bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	330c      	adds	r3, #12
 8004382:	623b      	str	r3, [r7, #32]
          break;
 8004384:	e01a      	b.n	80043bc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d102      	bne.n	8004394 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800438e:	2304      	movs	r3, #4
 8004390:	623b      	str	r3, [r7, #32]
          break;
 8004392:	e013      	b.n	80043bc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	2b01      	cmp	r3, #1
 800439a:	d105      	bne.n	80043a8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800439c:	2308      	movs	r3, #8
 800439e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	69fa      	ldr	r2, [r7, #28]
 80043a4:	611a      	str	r2, [r3, #16]
          break;
 80043a6:	e009      	b.n	80043bc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80043a8:	2308      	movs	r3, #8
 80043aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	69fa      	ldr	r2, [r7, #28]
 80043b0:	615a      	str	r2, [r3, #20]
          break;
 80043b2:	e003      	b.n	80043bc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80043b4:	2300      	movs	r3, #0
 80043b6:	623b      	str	r3, [r7, #32]
          break;
 80043b8:	e000      	b.n	80043bc <HAL_GPIO_Init+0x130>
          break;
 80043ba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80043bc:	69bb      	ldr	r3, [r7, #24]
 80043be:	2bff      	cmp	r3, #255	; 0xff
 80043c0:	d801      	bhi.n	80043c6 <HAL_GPIO_Init+0x13a>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	e001      	b.n	80043ca <HAL_GPIO_Init+0x13e>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	3304      	adds	r3, #4
 80043ca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80043cc:	69bb      	ldr	r3, [r7, #24]
 80043ce:	2bff      	cmp	r3, #255	; 0xff
 80043d0:	d802      	bhi.n	80043d8 <HAL_GPIO_Init+0x14c>
 80043d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	e002      	b.n	80043de <HAL_GPIO_Init+0x152>
 80043d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043da:	3b08      	subs	r3, #8
 80043dc:	009b      	lsls	r3, r3, #2
 80043de:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	210f      	movs	r1, #15
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	fa01 f303 	lsl.w	r3, r1, r3
 80043ec:	43db      	mvns	r3, r3
 80043ee:	401a      	ands	r2, r3
 80043f0:	6a39      	ldr	r1, [r7, #32]
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	fa01 f303 	lsl.w	r3, r1, r3
 80043f8:	431a      	orrs	r2, r3
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004406:	2b00      	cmp	r3, #0
 8004408:	f000 80a9 	beq.w	800455e <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800440c:	4b4a      	ldr	r3, [pc, #296]	; (8004538 <HAL_GPIO_Init+0x2ac>)
 800440e:	699b      	ldr	r3, [r3, #24]
 8004410:	4a49      	ldr	r2, [pc, #292]	; (8004538 <HAL_GPIO_Init+0x2ac>)
 8004412:	f043 0301 	orr.w	r3, r3, #1
 8004416:	6193      	str	r3, [r2, #24]
 8004418:	4b47      	ldr	r3, [pc, #284]	; (8004538 <HAL_GPIO_Init+0x2ac>)
 800441a:	699b      	ldr	r3, [r3, #24]
 800441c:	f003 0301 	and.w	r3, r3, #1
 8004420:	60bb      	str	r3, [r7, #8]
 8004422:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004424:	4a45      	ldr	r2, [pc, #276]	; (800453c <HAL_GPIO_Init+0x2b0>)
 8004426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004428:	089b      	lsrs	r3, r3, #2
 800442a:	3302      	adds	r3, #2
 800442c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004430:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004434:	f003 0303 	and.w	r3, r3, #3
 8004438:	009b      	lsls	r3, r3, #2
 800443a:	220f      	movs	r2, #15
 800443c:	fa02 f303 	lsl.w	r3, r2, r3
 8004440:	43db      	mvns	r3, r3
 8004442:	68fa      	ldr	r2, [r7, #12]
 8004444:	4013      	ands	r3, r2
 8004446:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	4a3d      	ldr	r2, [pc, #244]	; (8004540 <HAL_GPIO_Init+0x2b4>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d00d      	beq.n	800446c <HAL_GPIO_Init+0x1e0>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	4a3c      	ldr	r2, [pc, #240]	; (8004544 <HAL_GPIO_Init+0x2b8>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d007      	beq.n	8004468 <HAL_GPIO_Init+0x1dc>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	4a3b      	ldr	r2, [pc, #236]	; (8004548 <HAL_GPIO_Init+0x2bc>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d101      	bne.n	8004464 <HAL_GPIO_Init+0x1d8>
 8004460:	2302      	movs	r3, #2
 8004462:	e004      	b.n	800446e <HAL_GPIO_Init+0x1e2>
 8004464:	2303      	movs	r3, #3
 8004466:	e002      	b.n	800446e <HAL_GPIO_Init+0x1e2>
 8004468:	2301      	movs	r3, #1
 800446a:	e000      	b.n	800446e <HAL_GPIO_Init+0x1e2>
 800446c:	2300      	movs	r3, #0
 800446e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004470:	f002 0203 	and.w	r2, r2, #3
 8004474:	0092      	lsls	r2, r2, #2
 8004476:	4093      	lsls	r3, r2
 8004478:	68fa      	ldr	r2, [r7, #12]
 800447a:	4313      	orrs	r3, r2
 800447c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800447e:	492f      	ldr	r1, [pc, #188]	; (800453c <HAL_GPIO_Init+0x2b0>)
 8004480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004482:	089b      	lsrs	r3, r3, #2
 8004484:	3302      	adds	r3, #2
 8004486:	68fa      	ldr	r2, [r7, #12]
 8004488:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004494:	2b00      	cmp	r3, #0
 8004496:	d006      	beq.n	80044a6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004498:	4b2c      	ldr	r3, [pc, #176]	; (800454c <HAL_GPIO_Init+0x2c0>)
 800449a:	689a      	ldr	r2, [r3, #8]
 800449c:	492b      	ldr	r1, [pc, #172]	; (800454c <HAL_GPIO_Init+0x2c0>)
 800449e:	69bb      	ldr	r3, [r7, #24]
 80044a0:	4313      	orrs	r3, r2
 80044a2:	608b      	str	r3, [r1, #8]
 80044a4:	e006      	b.n	80044b4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80044a6:	4b29      	ldr	r3, [pc, #164]	; (800454c <HAL_GPIO_Init+0x2c0>)
 80044a8:	689a      	ldr	r2, [r3, #8]
 80044aa:	69bb      	ldr	r3, [r7, #24]
 80044ac:	43db      	mvns	r3, r3
 80044ae:	4927      	ldr	r1, [pc, #156]	; (800454c <HAL_GPIO_Init+0x2c0>)
 80044b0:	4013      	ands	r3, r2
 80044b2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d006      	beq.n	80044ce <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80044c0:	4b22      	ldr	r3, [pc, #136]	; (800454c <HAL_GPIO_Init+0x2c0>)
 80044c2:	68da      	ldr	r2, [r3, #12]
 80044c4:	4921      	ldr	r1, [pc, #132]	; (800454c <HAL_GPIO_Init+0x2c0>)
 80044c6:	69bb      	ldr	r3, [r7, #24]
 80044c8:	4313      	orrs	r3, r2
 80044ca:	60cb      	str	r3, [r1, #12]
 80044cc:	e006      	b.n	80044dc <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80044ce:	4b1f      	ldr	r3, [pc, #124]	; (800454c <HAL_GPIO_Init+0x2c0>)
 80044d0:	68da      	ldr	r2, [r3, #12]
 80044d2:	69bb      	ldr	r3, [r7, #24]
 80044d4:	43db      	mvns	r3, r3
 80044d6:	491d      	ldr	r1, [pc, #116]	; (800454c <HAL_GPIO_Init+0x2c0>)
 80044d8:	4013      	ands	r3, r2
 80044da:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d006      	beq.n	80044f6 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80044e8:	4b18      	ldr	r3, [pc, #96]	; (800454c <HAL_GPIO_Init+0x2c0>)
 80044ea:	685a      	ldr	r2, [r3, #4]
 80044ec:	4917      	ldr	r1, [pc, #92]	; (800454c <HAL_GPIO_Init+0x2c0>)
 80044ee:	69bb      	ldr	r3, [r7, #24]
 80044f0:	4313      	orrs	r3, r2
 80044f2:	604b      	str	r3, [r1, #4]
 80044f4:	e006      	b.n	8004504 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80044f6:	4b15      	ldr	r3, [pc, #84]	; (800454c <HAL_GPIO_Init+0x2c0>)
 80044f8:	685a      	ldr	r2, [r3, #4]
 80044fa:	69bb      	ldr	r3, [r7, #24]
 80044fc:	43db      	mvns	r3, r3
 80044fe:	4913      	ldr	r1, [pc, #76]	; (800454c <HAL_GPIO_Init+0x2c0>)
 8004500:	4013      	ands	r3, r2
 8004502:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800450c:	2b00      	cmp	r3, #0
 800450e:	d01f      	beq.n	8004550 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004510:	4b0e      	ldr	r3, [pc, #56]	; (800454c <HAL_GPIO_Init+0x2c0>)
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	490d      	ldr	r1, [pc, #52]	; (800454c <HAL_GPIO_Init+0x2c0>)
 8004516:	69bb      	ldr	r3, [r7, #24]
 8004518:	4313      	orrs	r3, r2
 800451a:	600b      	str	r3, [r1, #0]
 800451c:	e01f      	b.n	800455e <HAL_GPIO_Init+0x2d2>
 800451e:	bf00      	nop
 8004520:	10320000 	.word	0x10320000
 8004524:	10310000 	.word	0x10310000
 8004528:	10220000 	.word	0x10220000
 800452c:	10210000 	.word	0x10210000
 8004530:	10120000 	.word	0x10120000
 8004534:	10110000 	.word	0x10110000
 8004538:	40021000 	.word	0x40021000
 800453c:	40010000 	.word	0x40010000
 8004540:	40010800 	.word	0x40010800
 8004544:	40010c00 	.word	0x40010c00
 8004548:	40011000 	.word	0x40011000
 800454c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004550:	4b0b      	ldr	r3, [pc, #44]	; (8004580 <HAL_GPIO_Init+0x2f4>)
 8004552:	681a      	ldr	r2, [r3, #0]
 8004554:	69bb      	ldr	r3, [r7, #24]
 8004556:	43db      	mvns	r3, r3
 8004558:	4909      	ldr	r1, [pc, #36]	; (8004580 <HAL_GPIO_Init+0x2f4>)
 800455a:	4013      	ands	r3, r2
 800455c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800455e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004560:	3301      	adds	r3, #1
 8004562:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800456a:	fa22 f303 	lsr.w	r3, r2, r3
 800456e:	2b00      	cmp	r3, #0
 8004570:	f47f ae96 	bne.w	80042a0 <HAL_GPIO_Init+0x14>
  }
}
 8004574:	bf00      	nop
 8004576:	bf00      	nop
 8004578:	372c      	adds	r7, #44	; 0x2c
 800457a:	46bd      	mov	sp, r7
 800457c:	bc80      	pop	{r7}
 800457e:	4770      	bx	lr
 8004580:	40010400 	.word	0x40010400

08004584 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004584:	b480      	push	{r7}
 8004586:	b089      	sub	sp, #36	; 0x24
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800458e:	2300      	movs	r3, #0
 8004590:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 8004592:	e094      	b.n	80046be <HAL_GPIO_DeInit+0x13a>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004594:	2201      	movs	r2, #1
 8004596:	69fb      	ldr	r3, [r7, #28]
 8004598:	fa02 f303 	lsl.w	r3, r2, r3
 800459c:	683a      	ldr	r2, [r7, #0]
 800459e:	4013      	ands	r3, r2
 80045a0:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 80045a2:	69bb      	ldr	r3, [r7, #24]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	f000 8087 	beq.w	80046b8 <HAL_GPIO_DeInit+0x134>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 80045aa:	4a4b      	ldr	r2, [pc, #300]	; (80046d8 <HAL_GPIO_DeInit+0x154>)
 80045ac:	69fb      	ldr	r3, [r7, #28]
 80045ae:	089b      	lsrs	r3, r3, #2
 80045b0:	3302      	adds	r3, #2
 80045b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045b6:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 80045b8:	69fb      	ldr	r3, [r7, #28]
 80045ba:	f003 0303 	and.w	r3, r3, #3
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	220f      	movs	r2, #15
 80045c2:	fa02 f303 	lsl.w	r3, r2, r3
 80045c6:	697a      	ldr	r2, [r7, #20]
 80045c8:	4013      	ands	r3, r2
 80045ca:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	4a43      	ldr	r2, [pc, #268]	; (80046dc <HAL_GPIO_DeInit+0x158>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d00d      	beq.n	80045f0 <HAL_GPIO_DeInit+0x6c>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	4a42      	ldr	r2, [pc, #264]	; (80046e0 <HAL_GPIO_DeInit+0x15c>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d007      	beq.n	80045ec <HAL_GPIO_DeInit+0x68>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	4a41      	ldr	r2, [pc, #260]	; (80046e4 <HAL_GPIO_DeInit+0x160>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d101      	bne.n	80045e8 <HAL_GPIO_DeInit+0x64>
 80045e4:	2302      	movs	r3, #2
 80045e6:	e004      	b.n	80045f2 <HAL_GPIO_DeInit+0x6e>
 80045e8:	2303      	movs	r3, #3
 80045ea:	e002      	b.n	80045f2 <HAL_GPIO_DeInit+0x6e>
 80045ec:	2301      	movs	r3, #1
 80045ee:	e000      	b.n	80045f2 <HAL_GPIO_DeInit+0x6e>
 80045f0:	2300      	movs	r3, #0
 80045f2:	69fa      	ldr	r2, [r7, #28]
 80045f4:	f002 0203 	and.w	r2, r2, #3
 80045f8:	0092      	lsls	r2, r2, #2
 80045fa:	4093      	lsls	r3, r2
 80045fc:	697a      	ldr	r2, [r7, #20]
 80045fe:	429a      	cmp	r2, r3
 8004600:	d132      	bne.n	8004668 <HAL_GPIO_DeInit+0xe4>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8004602:	4b39      	ldr	r3, [pc, #228]	; (80046e8 <HAL_GPIO_DeInit+0x164>)
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	69bb      	ldr	r3, [r7, #24]
 8004608:	43db      	mvns	r3, r3
 800460a:	4937      	ldr	r1, [pc, #220]	; (80046e8 <HAL_GPIO_DeInit+0x164>)
 800460c:	4013      	ands	r3, r2
 800460e:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8004610:	4b35      	ldr	r3, [pc, #212]	; (80046e8 <HAL_GPIO_DeInit+0x164>)
 8004612:	685a      	ldr	r2, [r3, #4]
 8004614:	69bb      	ldr	r3, [r7, #24]
 8004616:	43db      	mvns	r3, r3
 8004618:	4933      	ldr	r1, [pc, #204]	; (80046e8 <HAL_GPIO_DeInit+0x164>)
 800461a:	4013      	ands	r3, r2
 800461c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 800461e:	4b32      	ldr	r3, [pc, #200]	; (80046e8 <HAL_GPIO_DeInit+0x164>)
 8004620:	68da      	ldr	r2, [r3, #12]
 8004622:	69bb      	ldr	r3, [r7, #24]
 8004624:	43db      	mvns	r3, r3
 8004626:	4930      	ldr	r1, [pc, #192]	; (80046e8 <HAL_GPIO_DeInit+0x164>)
 8004628:	4013      	ands	r3, r2
 800462a:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 800462c:	4b2e      	ldr	r3, [pc, #184]	; (80046e8 <HAL_GPIO_DeInit+0x164>)
 800462e:	689a      	ldr	r2, [r3, #8]
 8004630:	69bb      	ldr	r3, [r7, #24]
 8004632:	43db      	mvns	r3, r3
 8004634:	492c      	ldr	r1, [pc, #176]	; (80046e8 <HAL_GPIO_DeInit+0x164>)
 8004636:	4013      	ands	r3, r2
 8004638:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 800463a:	69fb      	ldr	r3, [r7, #28]
 800463c:	f003 0303 	and.w	r3, r3, #3
 8004640:	009b      	lsls	r3, r3, #2
 8004642:	220f      	movs	r2, #15
 8004644:	fa02 f303 	lsl.w	r3, r2, r3
 8004648:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 800464a:	4a23      	ldr	r2, [pc, #140]	; (80046d8 <HAL_GPIO_DeInit+0x154>)
 800464c:	69fb      	ldr	r3, [r7, #28]
 800464e:	089b      	lsrs	r3, r3, #2
 8004650:	3302      	adds	r3, #2
 8004652:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	43da      	mvns	r2, r3
 800465a:	481f      	ldr	r0, [pc, #124]	; (80046d8 <HAL_GPIO_DeInit+0x154>)
 800465c:	69fb      	ldr	r3, [r7, #28]
 800465e:	089b      	lsrs	r3, r3, #2
 8004660:	400a      	ands	r2, r1
 8004662:	3302      	adds	r3, #2
 8004664:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004668:	69bb      	ldr	r3, [r7, #24]
 800466a:	2bff      	cmp	r3, #255	; 0xff
 800466c:	d801      	bhi.n	8004672 <HAL_GPIO_DeInit+0xee>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	e001      	b.n	8004676 <HAL_GPIO_DeInit+0xf2>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	3304      	adds	r3, #4
 8004676:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004678:	69bb      	ldr	r3, [r7, #24]
 800467a:	2bff      	cmp	r3, #255	; 0xff
 800467c:	d802      	bhi.n	8004684 <HAL_GPIO_DeInit+0x100>
 800467e:	69fb      	ldr	r3, [r7, #28]
 8004680:	009b      	lsls	r3, r3, #2
 8004682:	e002      	b.n	800468a <HAL_GPIO_DeInit+0x106>
 8004684:	69fb      	ldr	r3, [r7, #28]
 8004686:	3b08      	subs	r3, #8
 8004688:	009b      	lsls	r3, r3, #2
 800468a:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	210f      	movs	r1, #15
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	fa01 f303 	lsl.w	r3, r1, r3
 8004698:	43db      	mvns	r3, r3
 800469a:	401a      	ands	r2, r3
 800469c:	2104      	movs	r1, #4
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	fa01 f303 	lsl.w	r3, r1, r3
 80046a4:	431a      	orrs	r2, r3
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	68da      	ldr	r2, [r3, #12]
 80046ae:	69bb      	ldr	r3, [r7, #24]
 80046b0:	43db      	mvns	r3, r3
 80046b2:	401a      	ands	r2, r3
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	60da      	str	r2, [r3, #12]
    }

    position++;
 80046b8:	69fb      	ldr	r3, [r7, #28]
 80046ba:	3301      	adds	r3, #1
 80046bc:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 80046be:	683a      	ldr	r2, [r7, #0]
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	fa22 f303 	lsr.w	r3, r2, r3
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	f47f af64 	bne.w	8004594 <HAL_GPIO_DeInit+0x10>
  }
}
 80046cc:	bf00      	nop
 80046ce:	bf00      	nop
 80046d0:	3724      	adds	r7, #36	; 0x24
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bc80      	pop	{r7}
 80046d6:	4770      	bx	lr
 80046d8:	40010000 	.word	0x40010000
 80046dc:	40010800 	.word	0x40010800
 80046e0:	40010c00 	.word	0x40010c00
 80046e4:	40011000 	.word	0x40011000
 80046e8:	40010400 	.word	0x40010400

080046ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b085      	sub	sp, #20
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
 80046f4:	460b      	mov	r3, r1
 80046f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	689a      	ldr	r2, [r3, #8]
 80046fc:	887b      	ldrh	r3, [r7, #2]
 80046fe:	4013      	ands	r3, r2
 8004700:	2b00      	cmp	r3, #0
 8004702:	d002      	beq.n	800470a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004704:	2301      	movs	r3, #1
 8004706:	73fb      	strb	r3, [r7, #15]
 8004708:	e001      	b.n	800470e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800470a:	2300      	movs	r3, #0
 800470c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800470e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004710:	4618      	mov	r0, r3
 8004712:	3714      	adds	r7, #20
 8004714:	46bd      	mov	sp, r7
 8004716:	bc80      	pop	{r7}
 8004718:	4770      	bx	lr

0800471a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800471a:	b480      	push	{r7}
 800471c:	b083      	sub	sp, #12
 800471e:	af00      	add	r7, sp, #0
 8004720:	6078      	str	r0, [r7, #4]
 8004722:	460b      	mov	r3, r1
 8004724:	807b      	strh	r3, [r7, #2]
 8004726:	4613      	mov	r3, r2
 8004728:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800472a:	787b      	ldrb	r3, [r7, #1]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d003      	beq.n	8004738 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004730:	887a      	ldrh	r2, [r7, #2]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004736:	e003      	b.n	8004740 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004738:	887b      	ldrh	r3, [r7, #2]
 800473a:	041a      	lsls	r2, r3, #16
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	611a      	str	r2, [r3, #16]
}
 8004740:	bf00      	nop
 8004742:	370c      	adds	r7, #12
 8004744:	46bd      	mov	sp, r7
 8004746:	bc80      	pop	{r7}
 8004748:	4770      	bx	lr
	...

0800474c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b082      	sub	sp, #8
 8004750:	af00      	add	r7, sp, #0
 8004752:	4603      	mov	r3, r0
 8004754:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004756:	4b08      	ldr	r3, [pc, #32]	; (8004778 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004758:	695a      	ldr	r2, [r3, #20]
 800475a:	88fb      	ldrh	r3, [r7, #6]
 800475c:	4013      	ands	r3, r2
 800475e:	2b00      	cmp	r3, #0
 8004760:	d006      	beq.n	8004770 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004762:	4a05      	ldr	r2, [pc, #20]	; (8004778 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004764:	88fb      	ldrh	r3, [r7, #6]
 8004766:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004768:	88fb      	ldrh	r3, [r7, #6]
 800476a:	4618      	mov	r0, r3
 800476c:	f7fd f801 	bl	8001772 <HAL_GPIO_EXTI_Callback>
  }
}
 8004770:	bf00      	nop
 8004772:	3708      	adds	r7, #8
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}
 8004778:	40010400 	.word	0x40010400

0800477c <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800477c:	b480      	push	{r7}
 800477e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8004780:	4b03      	ldr	r3, [pc, #12]	; (8004790 <HAL_PWR_EnableBkUpAccess+0x14>)
 8004782:	2201      	movs	r2, #1
 8004784:	601a      	str	r2, [r3, #0]
}
 8004786:	bf00      	nop
 8004788:	46bd      	mov	sp, r7
 800478a:	bc80      	pop	{r7}
 800478c:	4770      	bx	lr
 800478e:	bf00      	nop
 8004790:	420e0020 	.word	0x420e0020

08004794 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8004794:	b480      	push	{r7}
 8004796:	b083      	sub	sp, #12
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	460b      	mov	r3, r1
 800479e:	70fb      	strb	r3, [r7, #3]
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80047a0:	4b09      	ldr	r3, [pc, #36]	; (80047c8 <HAL_PWR_EnterSLEEPMode+0x34>)
 80047a2:	691b      	ldr	r3, [r3, #16]
 80047a4:	4a08      	ldr	r2, [pc, #32]	; (80047c8 <HAL_PWR_EnterSLEEPMode+0x34>)
 80047a6:	f023 0304 	bic.w	r3, r3, #4
 80047aa:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80047ac:	78fb      	ldrb	r3, [r7, #3]
 80047ae:	2b01      	cmp	r3, #1
 80047b0:	d101      	bne.n	80047b6 <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80047b2:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 80047b4:	e002      	b.n	80047bc <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 80047b6:	bf40      	sev
    __WFE();
 80047b8:	bf20      	wfe
    __WFE();
 80047ba:	bf20      	wfe
}
 80047bc:	bf00      	nop
 80047be:	370c      	adds	r7, #12
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bc80      	pop	{r7}
 80047c4:	4770      	bx	lr
 80047c6:	bf00      	nop
 80047c8:	e000ed00 	.word	0xe000ed00

080047cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b086      	sub	sp, #24
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d101      	bne.n	80047de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	e272      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f003 0301 	and.w	r3, r3, #1
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	f000 8087 	beq.w	80048fa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80047ec:	4b92      	ldr	r3, [pc, #584]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	f003 030c 	and.w	r3, r3, #12
 80047f4:	2b04      	cmp	r3, #4
 80047f6:	d00c      	beq.n	8004812 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80047f8:	4b8f      	ldr	r3, [pc, #572]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	f003 030c 	and.w	r3, r3, #12
 8004800:	2b08      	cmp	r3, #8
 8004802:	d112      	bne.n	800482a <HAL_RCC_OscConfig+0x5e>
 8004804:	4b8c      	ldr	r3, [pc, #560]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800480c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004810:	d10b      	bne.n	800482a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004812:	4b89      	ldr	r3, [pc, #548]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800481a:	2b00      	cmp	r3, #0
 800481c:	d06c      	beq.n	80048f8 <HAL_RCC_OscConfig+0x12c>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d168      	bne.n	80048f8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	e24c      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004832:	d106      	bne.n	8004842 <HAL_RCC_OscConfig+0x76>
 8004834:	4b80      	ldr	r3, [pc, #512]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a7f      	ldr	r2, [pc, #508]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 800483a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800483e:	6013      	str	r3, [r2, #0]
 8004840:	e02e      	b.n	80048a0 <HAL_RCC_OscConfig+0xd4>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d10c      	bne.n	8004864 <HAL_RCC_OscConfig+0x98>
 800484a:	4b7b      	ldr	r3, [pc, #492]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4a7a      	ldr	r2, [pc, #488]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 8004850:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004854:	6013      	str	r3, [r2, #0]
 8004856:	4b78      	ldr	r3, [pc, #480]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a77      	ldr	r2, [pc, #476]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 800485c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004860:	6013      	str	r3, [r2, #0]
 8004862:	e01d      	b.n	80048a0 <HAL_RCC_OscConfig+0xd4>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800486c:	d10c      	bne.n	8004888 <HAL_RCC_OscConfig+0xbc>
 800486e:	4b72      	ldr	r3, [pc, #456]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4a71      	ldr	r2, [pc, #452]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 8004874:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004878:	6013      	str	r3, [r2, #0]
 800487a:	4b6f      	ldr	r3, [pc, #444]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a6e      	ldr	r2, [pc, #440]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 8004880:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004884:	6013      	str	r3, [r2, #0]
 8004886:	e00b      	b.n	80048a0 <HAL_RCC_OscConfig+0xd4>
 8004888:	4b6b      	ldr	r3, [pc, #428]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a6a      	ldr	r2, [pc, #424]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 800488e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004892:	6013      	str	r3, [r2, #0]
 8004894:	4b68      	ldr	r3, [pc, #416]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a67      	ldr	r2, [pc, #412]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 800489a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800489e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d013      	beq.n	80048d0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048a8:	f7fd fd10 	bl	80022cc <HAL_GetTick>
 80048ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048ae:	e008      	b.n	80048c2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048b0:	f7fd fd0c 	bl	80022cc <HAL_GetTick>
 80048b4:	4602      	mov	r2, r0
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	1ad3      	subs	r3, r2, r3
 80048ba:	2b64      	cmp	r3, #100	; 0x64
 80048bc:	d901      	bls.n	80048c2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80048be:	2303      	movs	r3, #3
 80048c0:	e200      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048c2:	4b5d      	ldr	r3, [pc, #372]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d0f0      	beq.n	80048b0 <HAL_RCC_OscConfig+0xe4>
 80048ce:	e014      	b.n	80048fa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048d0:	f7fd fcfc 	bl	80022cc <HAL_GetTick>
 80048d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048d6:	e008      	b.n	80048ea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048d8:	f7fd fcf8 	bl	80022cc <HAL_GetTick>
 80048dc:	4602      	mov	r2, r0
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	2b64      	cmp	r3, #100	; 0x64
 80048e4:	d901      	bls.n	80048ea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e1ec      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048ea:	4b53      	ldr	r3, [pc, #332]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d1f0      	bne.n	80048d8 <HAL_RCC_OscConfig+0x10c>
 80048f6:	e000      	b.n	80048fa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f003 0302 	and.w	r3, r3, #2
 8004902:	2b00      	cmp	r3, #0
 8004904:	d063      	beq.n	80049ce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004906:	4b4c      	ldr	r3, [pc, #304]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	f003 030c 	and.w	r3, r3, #12
 800490e:	2b00      	cmp	r3, #0
 8004910:	d00b      	beq.n	800492a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004912:	4b49      	ldr	r3, [pc, #292]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	f003 030c 	and.w	r3, r3, #12
 800491a:	2b08      	cmp	r3, #8
 800491c:	d11c      	bne.n	8004958 <HAL_RCC_OscConfig+0x18c>
 800491e:	4b46      	ldr	r3, [pc, #280]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004926:	2b00      	cmp	r3, #0
 8004928:	d116      	bne.n	8004958 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800492a:	4b43      	ldr	r3, [pc, #268]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 0302 	and.w	r3, r3, #2
 8004932:	2b00      	cmp	r3, #0
 8004934:	d005      	beq.n	8004942 <HAL_RCC_OscConfig+0x176>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	691b      	ldr	r3, [r3, #16]
 800493a:	2b01      	cmp	r3, #1
 800493c:	d001      	beq.n	8004942 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	e1c0      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004942:	4b3d      	ldr	r3, [pc, #244]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	695b      	ldr	r3, [r3, #20]
 800494e:	00db      	lsls	r3, r3, #3
 8004950:	4939      	ldr	r1, [pc, #228]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 8004952:	4313      	orrs	r3, r2
 8004954:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004956:	e03a      	b.n	80049ce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	691b      	ldr	r3, [r3, #16]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d020      	beq.n	80049a2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004960:	4b36      	ldr	r3, [pc, #216]	; (8004a3c <HAL_RCC_OscConfig+0x270>)
 8004962:	2201      	movs	r2, #1
 8004964:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004966:	f7fd fcb1 	bl	80022cc <HAL_GetTick>
 800496a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800496c:	e008      	b.n	8004980 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800496e:	f7fd fcad 	bl	80022cc <HAL_GetTick>
 8004972:	4602      	mov	r2, r0
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	1ad3      	subs	r3, r2, r3
 8004978:	2b02      	cmp	r3, #2
 800497a:	d901      	bls.n	8004980 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800497c:	2303      	movs	r3, #3
 800497e:	e1a1      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004980:	4b2d      	ldr	r3, [pc, #180]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f003 0302 	and.w	r3, r3, #2
 8004988:	2b00      	cmp	r3, #0
 800498a:	d0f0      	beq.n	800496e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800498c:	4b2a      	ldr	r3, [pc, #168]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	695b      	ldr	r3, [r3, #20]
 8004998:	00db      	lsls	r3, r3, #3
 800499a:	4927      	ldr	r1, [pc, #156]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 800499c:	4313      	orrs	r3, r2
 800499e:	600b      	str	r3, [r1, #0]
 80049a0:	e015      	b.n	80049ce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049a2:	4b26      	ldr	r3, [pc, #152]	; (8004a3c <HAL_RCC_OscConfig+0x270>)
 80049a4:	2200      	movs	r2, #0
 80049a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049a8:	f7fd fc90 	bl	80022cc <HAL_GetTick>
 80049ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049ae:	e008      	b.n	80049c2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049b0:	f7fd fc8c 	bl	80022cc <HAL_GetTick>
 80049b4:	4602      	mov	r2, r0
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	1ad3      	subs	r3, r2, r3
 80049ba:	2b02      	cmp	r3, #2
 80049bc:	d901      	bls.n	80049c2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80049be:	2303      	movs	r3, #3
 80049c0:	e180      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049c2:	4b1d      	ldr	r3, [pc, #116]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 0302 	and.w	r3, r3, #2
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d1f0      	bne.n	80049b0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f003 0308 	and.w	r3, r3, #8
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d03a      	beq.n	8004a50 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	699b      	ldr	r3, [r3, #24]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d019      	beq.n	8004a16 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049e2:	4b17      	ldr	r3, [pc, #92]	; (8004a40 <HAL_RCC_OscConfig+0x274>)
 80049e4:	2201      	movs	r2, #1
 80049e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049e8:	f7fd fc70 	bl	80022cc <HAL_GetTick>
 80049ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049ee:	e008      	b.n	8004a02 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049f0:	f7fd fc6c 	bl	80022cc <HAL_GetTick>
 80049f4:	4602      	mov	r2, r0
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	1ad3      	subs	r3, r2, r3
 80049fa:	2b02      	cmp	r3, #2
 80049fc:	d901      	bls.n	8004a02 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80049fe:	2303      	movs	r3, #3
 8004a00:	e160      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a02:	4b0d      	ldr	r3, [pc, #52]	; (8004a38 <HAL_RCC_OscConfig+0x26c>)
 8004a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a06:	f003 0302 	and.w	r3, r3, #2
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d0f0      	beq.n	80049f0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004a0e:	2001      	movs	r0, #1
 8004a10:	f000 faba 	bl	8004f88 <RCC_Delay>
 8004a14:	e01c      	b.n	8004a50 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a16:	4b0a      	ldr	r3, [pc, #40]	; (8004a40 <HAL_RCC_OscConfig+0x274>)
 8004a18:	2200      	movs	r2, #0
 8004a1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a1c:	f7fd fc56 	bl	80022cc <HAL_GetTick>
 8004a20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a22:	e00f      	b.n	8004a44 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a24:	f7fd fc52 	bl	80022cc <HAL_GetTick>
 8004a28:	4602      	mov	r2, r0
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	1ad3      	subs	r3, r2, r3
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d908      	bls.n	8004a44 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004a32:	2303      	movs	r3, #3
 8004a34:	e146      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4f8>
 8004a36:	bf00      	nop
 8004a38:	40021000 	.word	0x40021000
 8004a3c:	42420000 	.word	0x42420000
 8004a40:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a44:	4b92      	ldr	r3, [pc, #584]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a48:	f003 0302 	and.w	r3, r3, #2
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d1e9      	bne.n	8004a24 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f003 0304 	and.w	r3, r3, #4
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	f000 80a6 	beq.w	8004baa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a62:	4b8b      	ldr	r3, [pc, #556]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004a64:	69db      	ldr	r3, [r3, #28]
 8004a66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d10d      	bne.n	8004a8a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a6e:	4b88      	ldr	r3, [pc, #544]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004a70:	69db      	ldr	r3, [r3, #28]
 8004a72:	4a87      	ldr	r2, [pc, #540]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004a74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a78:	61d3      	str	r3, [r2, #28]
 8004a7a:	4b85      	ldr	r3, [pc, #532]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004a7c:	69db      	ldr	r3, [r3, #28]
 8004a7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a82:	60bb      	str	r3, [r7, #8]
 8004a84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a86:	2301      	movs	r3, #1
 8004a88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a8a:	4b82      	ldr	r3, [pc, #520]	; (8004c94 <HAL_RCC_OscConfig+0x4c8>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d118      	bne.n	8004ac8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a96:	4b7f      	ldr	r3, [pc, #508]	; (8004c94 <HAL_RCC_OscConfig+0x4c8>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a7e      	ldr	r2, [pc, #504]	; (8004c94 <HAL_RCC_OscConfig+0x4c8>)
 8004a9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004aa0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004aa2:	f7fd fc13 	bl	80022cc <HAL_GetTick>
 8004aa6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004aa8:	e008      	b.n	8004abc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004aaa:	f7fd fc0f 	bl	80022cc <HAL_GetTick>
 8004aae:	4602      	mov	r2, r0
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	1ad3      	subs	r3, r2, r3
 8004ab4:	2b64      	cmp	r3, #100	; 0x64
 8004ab6:	d901      	bls.n	8004abc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004ab8:	2303      	movs	r3, #3
 8004aba:	e103      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004abc:	4b75      	ldr	r3, [pc, #468]	; (8004c94 <HAL_RCC_OscConfig+0x4c8>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d0f0      	beq.n	8004aaa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	2b01      	cmp	r3, #1
 8004ace:	d106      	bne.n	8004ade <HAL_RCC_OscConfig+0x312>
 8004ad0:	4b6f      	ldr	r3, [pc, #444]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004ad2:	6a1b      	ldr	r3, [r3, #32]
 8004ad4:	4a6e      	ldr	r2, [pc, #440]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004ad6:	f043 0301 	orr.w	r3, r3, #1
 8004ada:	6213      	str	r3, [r2, #32]
 8004adc:	e02d      	b.n	8004b3a <HAL_RCC_OscConfig+0x36e>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	68db      	ldr	r3, [r3, #12]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d10c      	bne.n	8004b00 <HAL_RCC_OscConfig+0x334>
 8004ae6:	4b6a      	ldr	r3, [pc, #424]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004ae8:	6a1b      	ldr	r3, [r3, #32]
 8004aea:	4a69      	ldr	r2, [pc, #420]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004aec:	f023 0301 	bic.w	r3, r3, #1
 8004af0:	6213      	str	r3, [r2, #32]
 8004af2:	4b67      	ldr	r3, [pc, #412]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004af4:	6a1b      	ldr	r3, [r3, #32]
 8004af6:	4a66      	ldr	r2, [pc, #408]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004af8:	f023 0304 	bic.w	r3, r3, #4
 8004afc:	6213      	str	r3, [r2, #32]
 8004afe:	e01c      	b.n	8004b3a <HAL_RCC_OscConfig+0x36e>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	68db      	ldr	r3, [r3, #12]
 8004b04:	2b05      	cmp	r3, #5
 8004b06:	d10c      	bne.n	8004b22 <HAL_RCC_OscConfig+0x356>
 8004b08:	4b61      	ldr	r3, [pc, #388]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004b0a:	6a1b      	ldr	r3, [r3, #32]
 8004b0c:	4a60      	ldr	r2, [pc, #384]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004b0e:	f043 0304 	orr.w	r3, r3, #4
 8004b12:	6213      	str	r3, [r2, #32]
 8004b14:	4b5e      	ldr	r3, [pc, #376]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004b16:	6a1b      	ldr	r3, [r3, #32]
 8004b18:	4a5d      	ldr	r2, [pc, #372]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004b1a:	f043 0301 	orr.w	r3, r3, #1
 8004b1e:	6213      	str	r3, [r2, #32]
 8004b20:	e00b      	b.n	8004b3a <HAL_RCC_OscConfig+0x36e>
 8004b22:	4b5b      	ldr	r3, [pc, #364]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004b24:	6a1b      	ldr	r3, [r3, #32]
 8004b26:	4a5a      	ldr	r2, [pc, #360]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004b28:	f023 0301 	bic.w	r3, r3, #1
 8004b2c:	6213      	str	r3, [r2, #32]
 8004b2e:	4b58      	ldr	r3, [pc, #352]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004b30:	6a1b      	ldr	r3, [r3, #32]
 8004b32:	4a57      	ldr	r2, [pc, #348]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004b34:	f023 0304 	bic.w	r3, r3, #4
 8004b38:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	68db      	ldr	r3, [r3, #12]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d015      	beq.n	8004b6e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b42:	f7fd fbc3 	bl	80022cc <HAL_GetTick>
 8004b46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b48:	e00a      	b.n	8004b60 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b4a:	f7fd fbbf 	bl	80022cc <HAL_GetTick>
 8004b4e:	4602      	mov	r2, r0
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	1ad3      	subs	r3, r2, r3
 8004b54:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d901      	bls.n	8004b60 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004b5c:	2303      	movs	r3, #3
 8004b5e:	e0b1      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b60:	4b4b      	ldr	r3, [pc, #300]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004b62:	6a1b      	ldr	r3, [r3, #32]
 8004b64:	f003 0302 	and.w	r3, r3, #2
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d0ee      	beq.n	8004b4a <HAL_RCC_OscConfig+0x37e>
 8004b6c:	e014      	b.n	8004b98 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b6e:	f7fd fbad 	bl	80022cc <HAL_GetTick>
 8004b72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b74:	e00a      	b.n	8004b8c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b76:	f7fd fba9 	bl	80022cc <HAL_GetTick>
 8004b7a:	4602      	mov	r2, r0
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	1ad3      	subs	r3, r2, r3
 8004b80:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d901      	bls.n	8004b8c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004b88:	2303      	movs	r3, #3
 8004b8a:	e09b      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b8c:	4b40      	ldr	r3, [pc, #256]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004b8e:	6a1b      	ldr	r3, [r3, #32]
 8004b90:	f003 0302 	and.w	r3, r3, #2
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d1ee      	bne.n	8004b76 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004b98:	7dfb      	ldrb	r3, [r7, #23]
 8004b9a:	2b01      	cmp	r3, #1
 8004b9c:	d105      	bne.n	8004baa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b9e:	4b3c      	ldr	r3, [pc, #240]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004ba0:	69db      	ldr	r3, [r3, #28]
 8004ba2:	4a3b      	ldr	r2, [pc, #236]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004ba4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ba8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	69db      	ldr	r3, [r3, #28]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	f000 8087 	beq.w	8004cc2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004bb4:	4b36      	ldr	r3, [pc, #216]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	f003 030c 	and.w	r3, r3, #12
 8004bbc:	2b08      	cmp	r3, #8
 8004bbe:	d061      	beq.n	8004c84 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	69db      	ldr	r3, [r3, #28]
 8004bc4:	2b02      	cmp	r3, #2
 8004bc6:	d146      	bne.n	8004c56 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bc8:	4b33      	ldr	r3, [pc, #204]	; (8004c98 <HAL_RCC_OscConfig+0x4cc>)
 8004bca:	2200      	movs	r2, #0
 8004bcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bce:	f7fd fb7d 	bl	80022cc <HAL_GetTick>
 8004bd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004bd4:	e008      	b.n	8004be8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bd6:	f7fd fb79 	bl	80022cc <HAL_GetTick>
 8004bda:	4602      	mov	r2, r0
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	1ad3      	subs	r3, r2, r3
 8004be0:	2b02      	cmp	r3, #2
 8004be2:	d901      	bls.n	8004be8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004be4:	2303      	movs	r3, #3
 8004be6:	e06d      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004be8:	4b29      	ldr	r3, [pc, #164]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d1f0      	bne.n	8004bd6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6a1b      	ldr	r3, [r3, #32]
 8004bf8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bfc:	d108      	bne.n	8004c10 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004bfe:	4b24      	ldr	r3, [pc, #144]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	689b      	ldr	r3, [r3, #8]
 8004c0a:	4921      	ldr	r1, [pc, #132]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c10:	4b1f      	ldr	r3, [pc, #124]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6a19      	ldr	r1, [r3, #32]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c20:	430b      	orrs	r3, r1
 8004c22:	491b      	ldr	r1, [pc, #108]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004c24:	4313      	orrs	r3, r2
 8004c26:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c28:	4b1b      	ldr	r3, [pc, #108]	; (8004c98 <HAL_RCC_OscConfig+0x4cc>)
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c2e:	f7fd fb4d 	bl	80022cc <HAL_GetTick>
 8004c32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004c34:	e008      	b.n	8004c48 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c36:	f7fd fb49 	bl	80022cc <HAL_GetTick>
 8004c3a:	4602      	mov	r2, r0
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	1ad3      	subs	r3, r2, r3
 8004c40:	2b02      	cmp	r3, #2
 8004c42:	d901      	bls.n	8004c48 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004c44:	2303      	movs	r3, #3
 8004c46:	e03d      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004c48:	4b11      	ldr	r3, [pc, #68]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d0f0      	beq.n	8004c36 <HAL_RCC_OscConfig+0x46a>
 8004c54:	e035      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c56:	4b10      	ldr	r3, [pc, #64]	; (8004c98 <HAL_RCC_OscConfig+0x4cc>)
 8004c58:	2200      	movs	r2, #0
 8004c5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c5c:	f7fd fb36 	bl	80022cc <HAL_GetTick>
 8004c60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c62:	e008      	b.n	8004c76 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c64:	f7fd fb32 	bl	80022cc <HAL_GetTick>
 8004c68:	4602      	mov	r2, r0
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	1ad3      	subs	r3, r2, r3
 8004c6e:	2b02      	cmp	r3, #2
 8004c70:	d901      	bls.n	8004c76 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004c72:	2303      	movs	r3, #3
 8004c74:	e026      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c76:	4b06      	ldr	r3, [pc, #24]	; (8004c90 <HAL_RCC_OscConfig+0x4c4>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d1f0      	bne.n	8004c64 <HAL_RCC_OscConfig+0x498>
 8004c82:	e01e      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	69db      	ldr	r3, [r3, #28]
 8004c88:	2b01      	cmp	r3, #1
 8004c8a:	d107      	bne.n	8004c9c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	e019      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4f8>
 8004c90:	40021000 	.word	0x40021000
 8004c94:	40007000 	.word	0x40007000
 8004c98:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004c9c:	4b0b      	ldr	r3, [pc, #44]	; (8004ccc <HAL_RCC_OscConfig+0x500>)
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6a1b      	ldr	r3, [r3, #32]
 8004cac:	429a      	cmp	r2, r3
 8004cae:	d106      	bne.n	8004cbe <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cba:	429a      	cmp	r2, r3
 8004cbc:	d001      	beq.n	8004cc2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	e000      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004cc2:	2300      	movs	r3, #0
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	3718      	adds	r7, #24
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bd80      	pop	{r7, pc}
 8004ccc:	40021000 	.word	0x40021000

08004cd0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b084      	sub	sp, #16
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d101      	bne.n	8004ce4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	e0d0      	b.n	8004e86 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ce4:	4b6a      	ldr	r3, [pc, #424]	; (8004e90 <HAL_RCC_ClockConfig+0x1c0>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 0307 	and.w	r3, r3, #7
 8004cec:	683a      	ldr	r2, [r7, #0]
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d910      	bls.n	8004d14 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cf2:	4b67      	ldr	r3, [pc, #412]	; (8004e90 <HAL_RCC_ClockConfig+0x1c0>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f023 0207 	bic.w	r2, r3, #7
 8004cfa:	4965      	ldr	r1, [pc, #404]	; (8004e90 <HAL_RCC_ClockConfig+0x1c0>)
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d02:	4b63      	ldr	r3, [pc, #396]	; (8004e90 <HAL_RCC_ClockConfig+0x1c0>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f003 0307 	and.w	r3, r3, #7
 8004d0a:	683a      	ldr	r2, [r7, #0]
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d001      	beq.n	8004d14 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
 8004d12:	e0b8      	b.n	8004e86 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f003 0302 	and.w	r3, r3, #2
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d020      	beq.n	8004d62 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f003 0304 	and.w	r3, r3, #4
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d005      	beq.n	8004d38 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d2c:	4b59      	ldr	r3, [pc, #356]	; (8004e94 <HAL_RCC_ClockConfig+0x1c4>)
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	4a58      	ldr	r2, [pc, #352]	; (8004e94 <HAL_RCC_ClockConfig+0x1c4>)
 8004d32:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004d36:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 0308 	and.w	r3, r3, #8
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d005      	beq.n	8004d50 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d44:	4b53      	ldr	r3, [pc, #332]	; (8004e94 <HAL_RCC_ClockConfig+0x1c4>)
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	4a52      	ldr	r2, [pc, #328]	; (8004e94 <HAL_RCC_ClockConfig+0x1c4>)
 8004d4a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004d4e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d50:	4b50      	ldr	r3, [pc, #320]	; (8004e94 <HAL_RCC_ClockConfig+0x1c4>)
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	494d      	ldr	r1, [pc, #308]	; (8004e94 <HAL_RCC_ClockConfig+0x1c4>)
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f003 0301 	and.w	r3, r3, #1
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d040      	beq.n	8004df0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	2b01      	cmp	r3, #1
 8004d74:	d107      	bne.n	8004d86 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d76:	4b47      	ldr	r3, [pc, #284]	; (8004e94 <HAL_RCC_ClockConfig+0x1c4>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d115      	bne.n	8004dae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e07f      	b.n	8004e86 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	2b02      	cmp	r3, #2
 8004d8c:	d107      	bne.n	8004d9e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d8e:	4b41      	ldr	r3, [pc, #260]	; (8004e94 <HAL_RCC_ClockConfig+0x1c4>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d109      	bne.n	8004dae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e073      	b.n	8004e86 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d9e:	4b3d      	ldr	r3, [pc, #244]	; (8004e94 <HAL_RCC_ClockConfig+0x1c4>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 0302 	and.w	r3, r3, #2
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d101      	bne.n	8004dae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	e06b      	b.n	8004e86 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004dae:	4b39      	ldr	r3, [pc, #228]	; (8004e94 <HAL_RCC_ClockConfig+0x1c4>)
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	f023 0203 	bic.w	r2, r3, #3
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	4936      	ldr	r1, [pc, #216]	; (8004e94 <HAL_RCC_ClockConfig+0x1c4>)
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004dc0:	f7fd fa84 	bl	80022cc <HAL_GetTick>
 8004dc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dc6:	e00a      	b.n	8004dde <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dc8:	f7fd fa80 	bl	80022cc <HAL_GetTick>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d901      	bls.n	8004dde <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004dda:	2303      	movs	r3, #3
 8004ddc:	e053      	b.n	8004e86 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dde:	4b2d      	ldr	r3, [pc, #180]	; (8004e94 <HAL_RCC_ClockConfig+0x1c4>)
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	f003 020c 	and.w	r2, r3, #12
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	009b      	lsls	r3, r3, #2
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d1eb      	bne.n	8004dc8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004df0:	4b27      	ldr	r3, [pc, #156]	; (8004e90 <HAL_RCC_ClockConfig+0x1c0>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f003 0307 	and.w	r3, r3, #7
 8004df8:	683a      	ldr	r2, [r7, #0]
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	d210      	bcs.n	8004e20 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dfe:	4b24      	ldr	r3, [pc, #144]	; (8004e90 <HAL_RCC_ClockConfig+0x1c0>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f023 0207 	bic.w	r2, r3, #7
 8004e06:	4922      	ldr	r1, [pc, #136]	; (8004e90 <HAL_RCC_ClockConfig+0x1c0>)
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e0e:	4b20      	ldr	r3, [pc, #128]	; (8004e90 <HAL_RCC_ClockConfig+0x1c0>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f003 0307 	and.w	r3, r3, #7
 8004e16:	683a      	ldr	r2, [r7, #0]
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d001      	beq.n	8004e20 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	e032      	b.n	8004e86 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 0304 	and.w	r3, r3, #4
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d008      	beq.n	8004e3e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e2c:	4b19      	ldr	r3, [pc, #100]	; (8004e94 <HAL_RCC_ClockConfig+0x1c4>)
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	4916      	ldr	r1, [pc, #88]	; (8004e94 <HAL_RCC_ClockConfig+0x1c4>)
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f003 0308 	and.w	r3, r3, #8
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d009      	beq.n	8004e5e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004e4a:	4b12      	ldr	r3, [pc, #72]	; (8004e94 <HAL_RCC_ClockConfig+0x1c4>)
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	691b      	ldr	r3, [r3, #16]
 8004e56:	00db      	lsls	r3, r3, #3
 8004e58:	490e      	ldr	r1, [pc, #56]	; (8004e94 <HAL_RCC_ClockConfig+0x1c4>)
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004e5e:	f000 f821 	bl	8004ea4 <HAL_RCC_GetSysClockFreq>
 8004e62:	4602      	mov	r2, r0
 8004e64:	4b0b      	ldr	r3, [pc, #44]	; (8004e94 <HAL_RCC_ClockConfig+0x1c4>)
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	091b      	lsrs	r3, r3, #4
 8004e6a:	f003 030f 	and.w	r3, r3, #15
 8004e6e:	490a      	ldr	r1, [pc, #40]	; (8004e98 <HAL_RCC_ClockConfig+0x1c8>)
 8004e70:	5ccb      	ldrb	r3, [r1, r3]
 8004e72:	fa22 f303 	lsr.w	r3, r2, r3
 8004e76:	4a09      	ldr	r2, [pc, #36]	; (8004e9c <HAL_RCC_ClockConfig+0x1cc>)
 8004e78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004e7a:	4b09      	ldr	r3, [pc, #36]	; (8004ea0 <HAL_RCC_ClockConfig+0x1d0>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f7fd f9e2 	bl	8002248 <HAL_InitTick>

  return HAL_OK;
 8004e84:	2300      	movs	r3, #0
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	3710      	adds	r7, #16
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}
 8004e8e:	bf00      	nop
 8004e90:	40022000 	.word	0x40022000
 8004e94:	40021000 	.word	0x40021000
 8004e98:	08005f74 	.word	0x08005f74
 8004e9c:	20000000 	.word	0x20000000
 8004ea0:	20000004 	.word	0x20000004

08004ea4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b087      	sub	sp, #28
 8004ea8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004eaa:	2300      	movs	r3, #0
 8004eac:	60fb      	str	r3, [r7, #12]
 8004eae:	2300      	movs	r3, #0
 8004eb0:	60bb      	str	r3, [r7, #8]
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	617b      	str	r3, [r7, #20]
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004ebe:	4b1e      	ldr	r3, [pc, #120]	; (8004f38 <HAL_RCC_GetSysClockFreq+0x94>)
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	f003 030c 	and.w	r3, r3, #12
 8004eca:	2b04      	cmp	r3, #4
 8004ecc:	d002      	beq.n	8004ed4 <HAL_RCC_GetSysClockFreq+0x30>
 8004ece:	2b08      	cmp	r3, #8
 8004ed0:	d003      	beq.n	8004eda <HAL_RCC_GetSysClockFreq+0x36>
 8004ed2:	e027      	b.n	8004f24 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004ed4:	4b19      	ldr	r3, [pc, #100]	; (8004f3c <HAL_RCC_GetSysClockFreq+0x98>)
 8004ed6:	613b      	str	r3, [r7, #16]
      break;
 8004ed8:	e027      	b.n	8004f2a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	0c9b      	lsrs	r3, r3, #18
 8004ede:	f003 030f 	and.w	r3, r3, #15
 8004ee2:	4a17      	ldr	r2, [pc, #92]	; (8004f40 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004ee4:	5cd3      	ldrb	r3, [r2, r3]
 8004ee6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d010      	beq.n	8004f14 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004ef2:	4b11      	ldr	r3, [pc, #68]	; (8004f38 <HAL_RCC_GetSysClockFreq+0x94>)
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	0c5b      	lsrs	r3, r3, #17
 8004ef8:	f003 0301 	and.w	r3, r3, #1
 8004efc:	4a11      	ldr	r2, [pc, #68]	; (8004f44 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004efe:	5cd3      	ldrb	r3, [r2, r3]
 8004f00:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	4a0d      	ldr	r2, [pc, #52]	; (8004f3c <HAL_RCC_GetSysClockFreq+0x98>)
 8004f06:	fb03 f202 	mul.w	r2, r3, r2
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f10:	617b      	str	r3, [r7, #20]
 8004f12:	e004      	b.n	8004f1e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	4a0c      	ldr	r2, [pc, #48]	; (8004f48 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004f18:	fb02 f303 	mul.w	r3, r2, r3
 8004f1c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	613b      	str	r3, [r7, #16]
      break;
 8004f22:	e002      	b.n	8004f2a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004f24:	4b05      	ldr	r3, [pc, #20]	; (8004f3c <HAL_RCC_GetSysClockFreq+0x98>)
 8004f26:	613b      	str	r3, [r7, #16]
      break;
 8004f28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004f2a:	693b      	ldr	r3, [r7, #16]
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	371c      	adds	r7, #28
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bc80      	pop	{r7}
 8004f34:	4770      	bx	lr
 8004f36:	bf00      	nop
 8004f38:	40021000 	.word	0x40021000
 8004f3c:	007a1200 	.word	0x007a1200
 8004f40:	08005f8c 	.word	0x08005f8c
 8004f44:	08005f9c 	.word	0x08005f9c
 8004f48:	003d0900 	.word	0x003d0900

08004f4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f50:	4b02      	ldr	r3, [pc, #8]	; (8004f5c <HAL_RCC_GetHCLKFreq+0x10>)
 8004f52:	681b      	ldr	r3, [r3, #0]
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bc80      	pop	{r7}
 8004f5a:	4770      	bx	lr
 8004f5c:	20000000 	.word	0x20000000

08004f60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004f64:	f7ff fff2 	bl	8004f4c <HAL_RCC_GetHCLKFreq>
 8004f68:	4602      	mov	r2, r0
 8004f6a:	4b05      	ldr	r3, [pc, #20]	; (8004f80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	0adb      	lsrs	r3, r3, #11
 8004f70:	f003 0307 	and.w	r3, r3, #7
 8004f74:	4903      	ldr	r1, [pc, #12]	; (8004f84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f76:	5ccb      	ldrb	r3, [r1, r3]
 8004f78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	bd80      	pop	{r7, pc}
 8004f80:	40021000 	.word	0x40021000
 8004f84:	08005f84 	.word	0x08005f84

08004f88 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b085      	sub	sp, #20
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004f90:	4b0a      	ldr	r3, [pc, #40]	; (8004fbc <RCC_Delay+0x34>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a0a      	ldr	r2, [pc, #40]	; (8004fc0 <RCC_Delay+0x38>)
 8004f96:	fba2 2303 	umull	r2, r3, r2, r3
 8004f9a:	0a5b      	lsrs	r3, r3, #9
 8004f9c:	687a      	ldr	r2, [r7, #4]
 8004f9e:	fb02 f303 	mul.w	r3, r2, r3
 8004fa2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004fa4:	bf00      	nop
  }
  while (Delay --);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	1e5a      	subs	r2, r3, #1
 8004faa:	60fa      	str	r2, [r7, #12]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d1f9      	bne.n	8004fa4 <RCC_Delay+0x1c>
}
 8004fb0:	bf00      	nop
 8004fb2:	bf00      	nop
 8004fb4:	3714      	adds	r7, #20
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bc80      	pop	{r7}
 8004fba:	4770      	bx	lr
 8004fbc:	20000000 	.word	0x20000000
 8004fc0:	10624dd3 	.word	0x10624dd3

08004fc4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b086      	sub	sp, #24
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	613b      	str	r3, [r7, #16]
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 0301 	and.w	r3, r3, #1
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d07d      	beq.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fe4:	4b4f      	ldr	r3, [pc, #316]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fe6:	69db      	ldr	r3, [r3, #28]
 8004fe8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d10d      	bne.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ff0:	4b4c      	ldr	r3, [pc, #304]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ff2:	69db      	ldr	r3, [r3, #28]
 8004ff4:	4a4b      	ldr	r2, [pc, #300]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ff6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ffa:	61d3      	str	r3, [r2, #28]
 8004ffc:	4b49      	ldr	r3, [pc, #292]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ffe:	69db      	ldr	r3, [r3, #28]
 8005000:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005004:	60bb      	str	r3, [r7, #8]
 8005006:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005008:	2301      	movs	r3, #1
 800500a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800500c:	4b46      	ldr	r3, [pc, #280]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005014:	2b00      	cmp	r3, #0
 8005016:	d118      	bne.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005018:	4b43      	ldr	r3, [pc, #268]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a42      	ldr	r2, [pc, #264]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800501e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005022:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005024:	f7fd f952 	bl	80022cc <HAL_GetTick>
 8005028:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800502a:	e008      	b.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800502c:	f7fd f94e 	bl	80022cc <HAL_GetTick>
 8005030:	4602      	mov	r2, r0
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	1ad3      	subs	r3, r2, r3
 8005036:	2b64      	cmp	r3, #100	; 0x64
 8005038:	d901      	bls.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800503a:	2303      	movs	r3, #3
 800503c:	e06d      	b.n	800511a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800503e:	4b3a      	ldr	r3, [pc, #232]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005046:	2b00      	cmp	r3, #0
 8005048:	d0f0      	beq.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800504a:	4b36      	ldr	r3, [pc, #216]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800504c:	6a1b      	ldr	r3, [r3, #32]
 800504e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005052:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d02e      	beq.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005062:	68fa      	ldr	r2, [r7, #12]
 8005064:	429a      	cmp	r2, r3
 8005066:	d027      	beq.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005068:	4b2e      	ldr	r3, [pc, #184]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800506a:	6a1b      	ldr	r3, [r3, #32]
 800506c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005070:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005072:	4b2e      	ldr	r3, [pc, #184]	; (800512c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005074:	2201      	movs	r2, #1
 8005076:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005078:	4b2c      	ldr	r3, [pc, #176]	; (800512c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800507a:	2200      	movs	r2, #0
 800507c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800507e:	4a29      	ldr	r2, [pc, #164]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f003 0301 	and.w	r3, r3, #1
 800508a:	2b00      	cmp	r3, #0
 800508c:	d014      	beq.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800508e:	f7fd f91d 	bl	80022cc <HAL_GetTick>
 8005092:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005094:	e00a      	b.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005096:	f7fd f919 	bl	80022cc <HAL_GetTick>
 800509a:	4602      	mov	r2, r0
 800509c:	693b      	ldr	r3, [r7, #16]
 800509e:	1ad3      	subs	r3, r2, r3
 80050a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d901      	bls.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80050a8:	2303      	movs	r3, #3
 80050aa:	e036      	b.n	800511a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050ac:	4b1d      	ldr	r3, [pc, #116]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050ae:	6a1b      	ldr	r3, [r3, #32]
 80050b0:	f003 0302 	and.w	r3, r3, #2
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d0ee      	beq.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80050b8:	4b1a      	ldr	r3, [pc, #104]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050ba:	6a1b      	ldr	r3, [r3, #32]
 80050bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	4917      	ldr	r1, [pc, #92]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050c6:	4313      	orrs	r3, r2
 80050c8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80050ca:	7dfb      	ldrb	r3, [r7, #23]
 80050cc:	2b01      	cmp	r3, #1
 80050ce:	d105      	bne.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050d0:	4b14      	ldr	r3, [pc, #80]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050d2:	69db      	ldr	r3, [r3, #28]
 80050d4:	4a13      	ldr	r2, [pc, #76]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050da:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f003 0302 	and.w	r3, r3, #2
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d008      	beq.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80050e8:	4b0e      	ldr	r3, [pc, #56]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	490b      	ldr	r1, [pc, #44]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050f6:	4313      	orrs	r3, r2
 80050f8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f003 0310 	and.w	r3, r3, #16
 8005102:	2b00      	cmp	r3, #0
 8005104:	d008      	beq.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005106:	4b07      	ldr	r3, [pc, #28]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	68db      	ldr	r3, [r3, #12]
 8005112:	4904      	ldr	r1, [pc, #16]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005114:	4313      	orrs	r3, r2
 8005116:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005118:	2300      	movs	r3, #0
}
 800511a:	4618      	mov	r0, r3
 800511c:	3718      	adds	r7, #24
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}
 8005122:	bf00      	nop
 8005124:	40021000 	.word	0x40021000
 8005128:	40007000 	.word	0x40007000
 800512c:	42420440 	.word	0x42420440

08005130 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b088      	sub	sp, #32
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005138:	2300      	movs	r3, #0
 800513a:	617b      	str	r3, [r7, #20]
 800513c:	2300      	movs	r3, #0
 800513e:	61fb      	str	r3, [r7, #28]
 8005140:	2300      	movs	r3, #0
 8005142:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005144:	2300      	movs	r3, #0
 8005146:	60fb      	str	r3, [r7, #12]
 8005148:	2300      	movs	r3, #0
 800514a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2b10      	cmp	r3, #16
 8005150:	d00a      	beq.n	8005168 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2b10      	cmp	r3, #16
 8005156:	f200 808a 	bhi.w	800526e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2b01      	cmp	r3, #1
 800515e:	d045      	beq.n	80051ec <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2b02      	cmp	r3, #2
 8005164:	d075      	beq.n	8005252 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8005166:	e082      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8005168:	4b46      	ldr	r3, [pc, #280]	; (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800516e:	4b45      	ldr	r3, [pc, #276]	; (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005176:	2b00      	cmp	r3, #0
 8005178:	d07b      	beq.n	8005272 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	0c9b      	lsrs	r3, r3, #18
 800517e:	f003 030f 	and.w	r3, r3, #15
 8005182:	4a41      	ldr	r2, [pc, #260]	; (8005288 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8005184:	5cd3      	ldrb	r3, [r2, r3]
 8005186:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800518e:	2b00      	cmp	r3, #0
 8005190:	d015      	beq.n	80051be <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005192:	4b3c      	ldr	r3, [pc, #240]	; (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	0c5b      	lsrs	r3, r3, #17
 8005198:	f003 0301 	and.w	r3, r3, #1
 800519c:	4a3b      	ldr	r2, [pc, #236]	; (800528c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800519e:	5cd3      	ldrb	r3, [r2, r3]
 80051a0:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d00d      	beq.n	80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80051ac:	4a38      	ldr	r2, [pc, #224]	; (8005290 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	fb02 f303 	mul.w	r3, r2, r3
 80051ba:	61fb      	str	r3, [r7, #28]
 80051bc:	e004      	b.n	80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	4a34      	ldr	r2, [pc, #208]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80051c2:	fb02 f303 	mul.w	r3, r2, r3
 80051c6:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80051c8:	4b2e      	ldr	r3, [pc, #184]	; (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80051d4:	d102      	bne.n	80051dc <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80051d6:	69fb      	ldr	r3, [r7, #28]
 80051d8:	61bb      	str	r3, [r7, #24]
      break;
 80051da:	e04a      	b.n	8005272 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80051dc:	69fb      	ldr	r3, [r7, #28]
 80051de:	005b      	lsls	r3, r3, #1
 80051e0:	4a2d      	ldr	r2, [pc, #180]	; (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80051e2:	fba2 2303 	umull	r2, r3, r2, r3
 80051e6:	085b      	lsrs	r3, r3, #1
 80051e8:	61bb      	str	r3, [r7, #24]
      break;
 80051ea:	e042      	b.n	8005272 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80051ec:	4b25      	ldr	r3, [pc, #148]	; (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80051ee:	6a1b      	ldr	r3, [r3, #32]
 80051f0:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051fc:	d108      	bne.n	8005210 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	f003 0302 	and.w	r3, r3, #2
 8005204:	2b00      	cmp	r3, #0
 8005206:	d003      	beq.n	8005210 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8005208:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800520c:	61bb      	str	r3, [r7, #24]
 800520e:	e01f      	b.n	8005250 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005216:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800521a:	d109      	bne.n	8005230 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800521c:	4b19      	ldr	r3, [pc, #100]	; (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800521e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005220:	f003 0302 	and.w	r3, r3, #2
 8005224:	2b00      	cmp	r3, #0
 8005226:	d003      	beq.n	8005230 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8005228:	f649 4340 	movw	r3, #40000	; 0x9c40
 800522c:	61bb      	str	r3, [r7, #24]
 800522e:	e00f      	b.n	8005250 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005236:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800523a:	d11c      	bne.n	8005276 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800523c:	4b11      	ldr	r3, [pc, #68]	; (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005244:	2b00      	cmp	r3, #0
 8005246:	d016      	beq.n	8005276 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8005248:	f24f 4324 	movw	r3, #62500	; 0xf424
 800524c:	61bb      	str	r3, [r7, #24]
      break;
 800524e:	e012      	b.n	8005276 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005250:	e011      	b.n	8005276 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005252:	f7ff fe85 	bl	8004f60 <HAL_RCC_GetPCLK2Freq>
 8005256:	4602      	mov	r2, r0
 8005258:	4b0a      	ldr	r3, [pc, #40]	; (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	0b9b      	lsrs	r3, r3, #14
 800525e:	f003 0303 	and.w	r3, r3, #3
 8005262:	3301      	adds	r3, #1
 8005264:	005b      	lsls	r3, r3, #1
 8005266:	fbb2 f3f3 	udiv	r3, r2, r3
 800526a:	61bb      	str	r3, [r7, #24]
      break;
 800526c:	e004      	b.n	8005278 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800526e:	bf00      	nop
 8005270:	e002      	b.n	8005278 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005272:	bf00      	nop
 8005274:	e000      	b.n	8005278 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005276:	bf00      	nop
    }
  }
  return (frequency);
 8005278:	69bb      	ldr	r3, [r7, #24]
}
 800527a:	4618      	mov	r0, r3
 800527c:	3720      	adds	r7, #32
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}
 8005282:	bf00      	nop
 8005284:	40021000 	.word	0x40021000
 8005288:	08005fa0 	.word	0x08005fa0
 800528c:	08005fb0 	.word	0x08005fb0
 8005290:	007a1200 	.word	0x007a1200
 8005294:	003d0900 	.word	0x003d0900
 8005298:	aaaaaaab 	.word	0xaaaaaaab

0800529c <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b084      	sub	sp, #16
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80052a4:	2300      	movs	r3, #0
 80052a6:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d101      	bne.n	80052b2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	e07a      	b.n	80053a8 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	7c5b      	ldrb	r3, [r3, #17]
 80052b6:	b2db      	uxtb	r3, r3
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d105      	bne.n	80052c8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2200      	movs	r2, #0
 80052c0:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80052c2:	6878      	ldr	r0, [r7, #4]
 80052c4:	f7fb fc5c 	bl	8000b80 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2202      	movs	r2, #2
 80052cc:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f000 f870 	bl	80053b4 <HAL_RTC_WaitForSynchro>
 80052d4:	4603      	mov	r3, r0
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d004      	beq.n	80052e4 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2204      	movs	r2, #4
 80052de:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80052e0:	2301      	movs	r3, #1
 80052e2:	e061      	b.n	80053a8 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f000 f892 	bl	800540e <RTC_EnterInitMode>
 80052ea:	4603      	mov	r3, r0
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d004      	beq.n	80052fa <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2204      	movs	r2, #4
 80052f4:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	e056      	b.n	80053a8 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	685a      	ldr	r2, [r3, #4]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f022 0207 	bic.w	r2, r2, #7
 8005308:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	689b      	ldr	r3, [r3, #8]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d005      	beq.n	800531e <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8005312:	4b27      	ldr	r3, [pc, #156]	; (80053b0 <HAL_RTC_Init+0x114>)
 8005314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005316:	4a26      	ldr	r2, [pc, #152]	; (80053b0 <HAL_RTC_Init+0x114>)
 8005318:	f023 0301 	bic.w	r3, r3, #1
 800531c:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 800531e:	4b24      	ldr	r3, [pc, #144]	; (80053b0 <HAL_RTC_Init+0x114>)
 8005320:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005322:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	689b      	ldr	r3, [r3, #8]
 800532a:	4921      	ldr	r1, [pc, #132]	; (80053b0 <HAL_RTC_Init+0x114>)
 800532c:	4313      	orrs	r3, r2
 800532e:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005338:	d003      	beq.n	8005342 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	60fb      	str	r3, [r7, #12]
 8005340:	e00e      	b.n	8005360 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8005342:	2001      	movs	r0, #1
 8005344:	f7ff fef4 	bl	8005130 <HAL_RCCEx_GetPeriphCLKFreq>
 8005348:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d104      	bne.n	800535a <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2204      	movs	r2, #4
 8005354:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8005356:	2301      	movs	r3, #1
 8005358:	e026      	b.n	80053a8 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	3b01      	subs	r3, #1
 800535e:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	0c1a      	lsrs	r2, r3, #16
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f002 020f 	and.w	r2, r2, #15
 800536c:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	68fa      	ldr	r2, [r7, #12]
 8005374:	b292      	uxth	r2, r2
 8005376:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8005378:	6878      	ldr	r0, [r7, #4]
 800537a:	f000 f870 	bl	800545e <RTC_ExitInitMode>
 800537e:	4603      	mov	r3, r0
 8005380:	2b00      	cmp	r3, #0
 8005382:	d004      	beq.n	800538e <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2204      	movs	r2, #4
 8005388:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	e00c      	b.n	80053a8 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2201      	movs	r2, #1
 8005398:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2201      	movs	r2, #1
 800539e:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2201      	movs	r2, #1
 80053a4:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 80053a6:	2300      	movs	r3, #0
  }
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	3710      	adds	r7, #16
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}
 80053b0:	40006c00 	.word	0x40006c00

080053b4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b084      	sub	sp, #16
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80053bc:	2300      	movs	r3, #0
 80053be:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d101      	bne.n	80053ca <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e01d      	b.n	8005406 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	685a      	ldr	r2, [r3, #4]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f022 0208 	bic.w	r2, r2, #8
 80053d8:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80053da:	f7fc ff77 	bl	80022cc <HAL_GetTick>
 80053de:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80053e0:	e009      	b.n	80053f6 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80053e2:	f7fc ff73 	bl	80022cc <HAL_GetTick>
 80053e6:	4602      	mov	r2, r0
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	1ad3      	subs	r3, r2, r3
 80053ec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80053f0:	d901      	bls.n	80053f6 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80053f2:	2303      	movs	r3, #3
 80053f4:	e007      	b.n	8005406 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	f003 0308 	and.w	r3, r3, #8
 8005400:	2b00      	cmp	r3, #0
 8005402:	d0ee      	beq.n	80053e2 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8005404:	2300      	movs	r3, #0
}
 8005406:	4618      	mov	r0, r3
 8005408:	3710      	adds	r7, #16
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}

0800540e <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800540e:	b580      	push	{r7, lr}
 8005410:	b084      	sub	sp, #16
 8005412:	af00      	add	r7, sp, #0
 8005414:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005416:	2300      	movs	r3, #0
 8005418:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 800541a:	f7fc ff57 	bl	80022cc <HAL_GetTick>
 800541e:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005420:	e009      	b.n	8005436 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005422:	f7fc ff53 	bl	80022cc <HAL_GetTick>
 8005426:	4602      	mov	r2, r0
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	1ad3      	subs	r3, r2, r3
 800542c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005430:	d901      	bls.n	8005436 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8005432:	2303      	movs	r3, #3
 8005434:	e00f      	b.n	8005456 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	f003 0320 	and.w	r3, r3, #32
 8005440:	2b00      	cmp	r3, #0
 8005442:	d0ee      	beq.n	8005422 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	685a      	ldr	r2, [r3, #4]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f042 0210 	orr.w	r2, r2, #16
 8005452:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8005454:	2300      	movs	r3, #0
}
 8005456:	4618      	mov	r0, r3
 8005458:	3710      	adds	r7, #16
 800545a:	46bd      	mov	sp, r7
 800545c:	bd80      	pop	{r7, pc}

0800545e <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800545e:	b580      	push	{r7, lr}
 8005460:	b084      	sub	sp, #16
 8005462:	af00      	add	r7, sp, #0
 8005464:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005466:	2300      	movs	r3, #0
 8005468:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	685a      	ldr	r2, [r3, #4]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f022 0210 	bic.w	r2, r2, #16
 8005478:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800547a:	f7fc ff27 	bl	80022cc <HAL_GetTick>
 800547e:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005480:	e009      	b.n	8005496 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005482:	f7fc ff23 	bl	80022cc <HAL_GetTick>
 8005486:	4602      	mov	r2, r0
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	1ad3      	subs	r3, r2, r3
 800548c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005490:	d901      	bls.n	8005496 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8005492:	2303      	movs	r3, #3
 8005494:	e007      	b.n	80054a6 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	f003 0320 	and.w	r3, r3, #32
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d0ee      	beq.n	8005482 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80054a4:	2300      	movs	r3, #0
}
 80054a6:	4618      	mov	r0, r3
 80054a8:	3710      	adds	r7, #16
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}

080054ae <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80054ae:	b580      	push	{r7, lr}
 80054b0:	b082      	sub	sp, #8
 80054b2:	af00      	add	r7, sp, #0
 80054b4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d101      	bne.n	80054c0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80054bc:	2301      	movs	r3, #1
 80054be:	e041      	b.n	8005544 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054c6:	b2db      	uxtb	r3, r3
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d106      	bne.n	80054da <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80054d4:	6878      	ldr	r0, [r7, #4]
 80054d6:	f7fc fe43 	bl	8002160 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2202      	movs	r2, #2
 80054de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681a      	ldr	r2, [r3, #0]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	3304      	adds	r3, #4
 80054ea:	4619      	mov	r1, r3
 80054ec:	4610      	mov	r0, r2
 80054ee:	f000 fa6d 	bl	80059cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2201      	movs	r2, #1
 80054f6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2201      	movs	r2, #1
 80054fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2201      	movs	r2, #1
 8005506:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2201      	movs	r2, #1
 800550e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2201      	movs	r2, #1
 8005516:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2201      	movs	r2, #1
 800551e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2201      	movs	r2, #1
 8005526:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2201      	movs	r2, #1
 800552e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2201      	movs	r2, #1
 8005536:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2201      	movs	r2, #1
 800553e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005542:	2300      	movs	r3, #0
}
 8005544:	4618      	mov	r0, r3
 8005546:	3708      	adds	r7, #8
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}

0800554c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800554c:	b480      	push	{r7}
 800554e:	b085      	sub	sp, #20
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800555a:	b2db      	uxtb	r3, r3
 800555c:	2b01      	cmp	r3, #1
 800555e:	d001      	beq.n	8005564 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	e035      	b.n	80055d0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2202      	movs	r2, #2
 8005568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	68da      	ldr	r2, [r3, #12]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f042 0201 	orr.w	r2, r2, #1
 800557a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a16      	ldr	r2, [pc, #88]	; (80055dc <HAL_TIM_Base_Start_IT+0x90>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d009      	beq.n	800559a <HAL_TIM_Base_Start_IT+0x4e>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800558e:	d004      	beq.n	800559a <HAL_TIM_Base_Start_IT+0x4e>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a12      	ldr	r2, [pc, #72]	; (80055e0 <HAL_TIM_Base_Start_IT+0x94>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d111      	bne.n	80055be <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	f003 0307 	and.w	r3, r3, #7
 80055a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2b06      	cmp	r3, #6
 80055aa:	d010      	beq.n	80055ce <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f042 0201 	orr.w	r2, r2, #1
 80055ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055bc:	e007      	b.n	80055ce <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f042 0201 	orr.w	r2, r2, #1
 80055cc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80055ce:	2300      	movs	r3, #0
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	3714      	adds	r7, #20
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bc80      	pop	{r7}
 80055d8:	4770      	bx	lr
 80055da:	bf00      	nop
 80055dc:	40012c00 	.word	0x40012c00
 80055e0:	40000400 	.word	0x40000400

080055e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b082      	sub	sp, #8
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	691b      	ldr	r3, [r3, #16]
 80055f2:	f003 0302 	and.w	r3, r3, #2
 80055f6:	2b02      	cmp	r3, #2
 80055f8:	d122      	bne.n	8005640 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	68db      	ldr	r3, [r3, #12]
 8005600:	f003 0302 	and.w	r3, r3, #2
 8005604:	2b02      	cmp	r3, #2
 8005606:	d11b      	bne.n	8005640 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f06f 0202 	mvn.w	r2, #2
 8005610:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2201      	movs	r2, #1
 8005616:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	699b      	ldr	r3, [r3, #24]
 800561e:	f003 0303 	and.w	r3, r3, #3
 8005622:	2b00      	cmp	r3, #0
 8005624:	d003      	beq.n	800562e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f000 f9b4 	bl	8005994 <HAL_TIM_IC_CaptureCallback>
 800562c:	e005      	b.n	800563a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	f000 f9a7 	bl	8005982 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005634:	6878      	ldr	r0, [r7, #4]
 8005636:	f000 f9b6 	bl	80059a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2200      	movs	r2, #0
 800563e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	691b      	ldr	r3, [r3, #16]
 8005646:	f003 0304 	and.w	r3, r3, #4
 800564a:	2b04      	cmp	r3, #4
 800564c:	d122      	bne.n	8005694 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	68db      	ldr	r3, [r3, #12]
 8005654:	f003 0304 	and.w	r3, r3, #4
 8005658:	2b04      	cmp	r3, #4
 800565a:	d11b      	bne.n	8005694 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f06f 0204 	mvn.w	r2, #4
 8005664:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2202      	movs	r2, #2
 800566a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	699b      	ldr	r3, [r3, #24]
 8005672:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005676:	2b00      	cmp	r3, #0
 8005678:	d003      	beq.n	8005682 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	f000 f98a 	bl	8005994 <HAL_TIM_IC_CaptureCallback>
 8005680:	e005      	b.n	800568e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	f000 f97d 	bl	8005982 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005688:	6878      	ldr	r0, [r7, #4]
 800568a:	f000 f98c 	bl	80059a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2200      	movs	r2, #0
 8005692:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	f003 0308 	and.w	r3, r3, #8
 800569e:	2b08      	cmp	r3, #8
 80056a0:	d122      	bne.n	80056e8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	68db      	ldr	r3, [r3, #12]
 80056a8:	f003 0308 	and.w	r3, r3, #8
 80056ac:	2b08      	cmp	r3, #8
 80056ae:	d11b      	bne.n	80056e8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f06f 0208 	mvn.w	r2, #8
 80056b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2204      	movs	r2, #4
 80056be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	69db      	ldr	r3, [r3, #28]
 80056c6:	f003 0303 	and.w	r3, r3, #3
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d003      	beq.n	80056d6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f000 f960 	bl	8005994 <HAL_TIM_IC_CaptureCallback>
 80056d4:	e005      	b.n	80056e2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f000 f953 	bl	8005982 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056dc:	6878      	ldr	r0, [r7, #4]
 80056de:	f000 f962 	bl	80059a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2200      	movs	r2, #0
 80056e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	691b      	ldr	r3, [r3, #16]
 80056ee:	f003 0310 	and.w	r3, r3, #16
 80056f2:	2b10      	cmp	r3, #16
 80056f4:	d122      	bne.n	800573c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	68db      	ldr	r3, [r3, #12]
 80056fc:	f003 0310 	and.w	r3, r3, #16
 8005700:	2b10      	cmp	r3, #16
 8005702:	d11b      	bne.n	800573c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f06f 0210 	mvn.w	r2, #16
 800570c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2208      	movs	r2, #8
 8005712:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	69db      	ldr	r3, [r3, #28]
 800571a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800571e:	2b00      	cmp	r3, #0
 8005720:	d003      	beq.n	800572a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 f936 	bl	8005994 <HAL_TIM_IC_CaptureCallback>
 8005728:	e005      	b.n	8005736 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800572a:	6878      	ldr	r0, [r7, #4]
 800572c:	f000 f929 	bl	8005982 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005730:	6878      	ldr	r0, [r7, #4]
 8005732:	f000 f938 	bl	80059a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2200      	movs	r2, #0
 800573a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	691b      	ldr	r3, [r3, #16]
 8005742:	f003 0301 	and.w	r3, r3, #1
 8005746:	2b01      	cmp	r3, #1
 8005748:	d10e      	bne.n	8005768 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	68db      	ldr	r3, [r3, #12]
 8005750:	f003 0301 	and.w	r3, r3, #1
 8005754:	2b01      	cmp	r3, #1
 8005756:	d107      	bne.n	8005768 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f06f 0201 	mvn.w	r2, #1
 8005760:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005762:	6878      	ldr	r0, [r7, #4]
 8005764:	f7fc fd20 	bl	80021a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	691b      	ldr	r3, [r3, #16]
 800576e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005772:	2b80      	cmp	r3, #128	; 0x80
 8005774:	d10e      	bne.n	8005794 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	68db      	ldr	r3, [r3, #12]
 800577c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005780:	2b80      	cmp	r3, #128	; 0x80
 8005782:	d107      	bne.n	8005794 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800578c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800578e:	6878      	ldr	r0, [r7, #4]
 8005790:	f000 fa6b 	bl	8005c6a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	691b      	ldr	r3, [r3, #16]
 800579a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800579e:	2b40      	cmp	r3, #64	; 0x40
 80057a0:	d10e      	bne.n	80057c0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	68db      	ldr	r3, [r3, #12]
 80057a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057ac:	2b40      	cmp	r3, #64	; 0x40
 80057ae:	d107      	bne.n	80057c0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80057b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f000 f8fc 	bl	80059b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	691b      	ldr	r3, [r3, #16]
 80057c6:	f003 0320 	and.w	r3, r3, #32
 80057ca:	2b20      	cmp	r3, #32
 80057cc:	d10e      	bne.n	80057ec <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	68db      	ldr	r3, [r3, #12]
 80057d4:	f003 0320 	and.w	r3, r3, #32
 80057d8:	2b20      	cmp	r3, #32
 80057da:	d107      	bne.n	80057ec <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f06f 0220 	mvn.w	r2, #32
 80057e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f000 fa36 	bl	8005c58 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80057ec:	bf00      	nop
 80057ee:	3708      	adds	r7, #8
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bd80      	pop	{r7, pc}

080057f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b084      	sub	sp, #16
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
 80057fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80057fe:	2300      	movs	r3, #0
 8005800:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005808:	2b01      	cmp	r3, #1
 800580a:	d101      	bne.n	8005810 <HAL_TIM_ConfigClockSource+0x1c>
 800580c:	2302      	movs	r3, #2
 800580e:	e0b4      	b.n	800597a <HAL_TIM_ConfigClockSource+0x186>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2202      	movs	r2, #2
 800581c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	689b      	ldr	r3, [r3, #8]
 8005826:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800582e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005836:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	68ba      	ldr	r2, [r7, #8]
 800583e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005848:	d03e      	beq.n	80058c8 <HAL_TIM_ConfigClockSource+0xd4>
 800584a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800584e:	f200 8087 	bhi.w	8005960 <HAL_TIM_ConfigClockSource+0x16c>
 8005852:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005856:	f000 8086 	beq.w	8005966 <HAL_TIM_ConfigClockSource+0x172>
 800585a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800585e:	d87f      	bhi.n	8005960 <HAL_TIM_ConfigClockSource+0x16c>
 8005860:	2b70      	cmp	r3, #112	; 0x70
 8005862:	d01a      	beq.n	800589a <HAL_TIM_ConfigClockSource+0xa6>
 8005864:	2b70      	cmp	r3, #112	; 0x70
 8005866:	d87b      	bhi.n	8005960 <HAL_TIM_ConfigClockSource+0x16c>
 8005868:	2b60      	cmp	r3, #96	; 0x60
 800586a:	d050      	beq.n	800590e <HAL_TIM_ConfigClockSource+0x11a>
 800586c:	2b60      	cmp	r3, #96	; 0x60
 800586e:	d877      	bhi.n	8005960 <HAL_TIM_ConfigClockSource+0x16c>
 8005870:	2b50      	cmp	r3, #80	; 0x50
 8005872:	d03c      	beq.n	80058ee <HAL_TIM_ConfigClockSource+0xfa>
 8005874:	2b50      	cmp	r3, #80	; 0x50
 8005876:	d873      	bhi.n	8005960 <HAL_TIM_ConfigClockSource+0x16c>
 8005878:	2b40      	cmp	r3, #64	; 0x40
 800587a:	d058      	beq.n	800592e <HAL_TIM_ConfigClockSource+0x13a>
 800587c:	2b40      	cmp	r3, #64	; 0x40
 800587e:	d86f      	bhi.n	8005960 <HAL_TIM_ConfigClockSource+0x16c>
 8005880:	2b30      	cmp	r3, #48	; 0x30
 8005882:	d064      	beq.n	800594e <HAL_TIM_ConfigClockSource+0x15a>
 8005884:	2b30      	cmp	r3, #48	; 0x30
 8005886:	d86b      	bhi.n	8005960 <HAL_TIM_ConfigClockSource+0x16c>
 8005888:	2b20      	cmp	r3, #32
 800588a:	d060      	beq.n	800594e <HAL_TIM_ConfigClockSource+0x15a>
 800588c:	2b20      	cmp	r3, #32
 800588e:	d867      	bhi.n	8005960 <HAL_TIM_ConfigClockSource+0x16c>
 8005890:	2b00      	cmp	r3, #0
 8005892:	d05c      	beq.n	800594e <HAL_TIM_ConfigClockSource+0x15a>
 8005894:	2b10      	cmp	r3, #16
 8005896:	d05a      	beq.n	800594e <HAL_TIM_ConfigClockSource+0x15a>
 8005898:	e062      	b.n	8005960 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80058aa:	f000 f95e 	bl	8005b6a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	689b      	ldr	r3, [r3, #8]
 80058b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80058bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	68ba      	ldr	r2, [r7, #8]
 80058c4:	609a      	str	r2, [r3, #8]
      break;
 80058c6:	e04f      	b.n	8005968 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80058d8:	f000 f947 	bl	8005b6a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	689a      	ldr	r2, [r3, #8]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80058ea:	609a      	str	r2, [r3, #8]
      break;
 80058ec:	e03c      	b.n	8005968 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058fa:	461a      	mov	r2, r3
 80058fc:	f000 f8be 	bl	8005a7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	2150      	movs	r1, #80	; 0x50
 8005906:	4618      	mov	r0, r3
 8005908:	f000 f915 	bl	8005b36 <TIM_ITRx_SetConfig>
      break;
 800590c:	e02c      	b.n	8005968 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800591a:	461a      	mov	r2, r3
 800591c:	f000 f8dc 	bl	8005ad8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	2160      	movs	r1, #96	; 0x60
 8005926:	4618      	mov	r0, r3
 8005928:	f000 f905 	bl	8005b36 <TIM_ITRx_SetConfig>
      break;
 800592c:	e01c      	b.n	8005968 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800593a:	461a      	mov	r2, r3
 800593c:	f000 f89e 	bl	8005a7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	2140      	movs	r1, #64	; 0x40
 8005946:	4618      	mov	r0, r3
 8005948:	f000 f8f5 	bl	8005b36 <TIM_ITRx_SetConfig>
      break;
 800594c:	e00c      	b.n	8005968 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681a      	ldr	r2, [r3, #0]
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4619      	mov	r1, r3
 8005958:	4610      	mov	r0, r2
 800595a:	f000 f8ec 	bl	8005b36 <TIM_ITRx_SetConfig>
      break;
 800595e:	e003      	b.n	8005968 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005960:	2301      	movs	r3, #1
 8005962:	73fb      	strb	r3, [r7, #15]
      break;
 8005964:	e000      	b.n	8005968 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005966:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2201      	movs	r2, #1
 800596c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2200      	movs	r2, #0
 8005974:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005978:	7bfb      	ldrb	r3, [r7, #15]
}
 800597a:	4618      	mov	r0, r3
 800597c:	3710      	adds	r7, #16
 800597e:	46bd      	mov	sp, r7
 8005980:	bd80      	pop	{r7, pc}

08005982 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005982:	b480      	push	{r7}
 8005984:	b083      	sub	sp, #12
 8005986:	af00      	add	r7, sp, #0
 8005988:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800598a:	bf00      	nop
 800598c:	370c      	adds	r7, #12
 800598e:	46bd      	mov	sp, r7
 8005990:	bc80      	pop	{r7}
 8005992:	4770      	bx	lr

08005994 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005994:	b480      	push	{r7}
 8005996:	b083      	sub	sp, #12
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800599c:	bf00      	nop
 800599e:	370c      	adds	r7, #12
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bc80      	pop	{r7}
 80059a4:	4770      	bx	lr

080059a6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80059a6:	b480      	push	{r7}
 80059a8:	b083      	sub	sp, #12
 80059aa:	af00      	add	r7, sp, #0
 80059ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80059ae:	bf00      	nop
 80059b0:	370c      	adds	r7, #12
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bc80      	pop	{r7}
 80059b6:	4770      	bx	lr

080059b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b083      	sub	sp, #12
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80059c0:	bf00      	nop
 80059c2:	370c      	adds	r7, #12
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bc80      	pop	{r7}
 80059c8:	4770      	bx	lr
	...

080059cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b085      	sub	sp, #20
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
 80059d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	4a25      	ldr	r2, [pc, #148]	; (8005a74 <TIM_Base_SetConfig+0xa8>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d007      	beq.n	80059f4 <TIM_Base_SetConfig+0x28>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059ea:	d003      	beq.n	80059f4 <TIM_Base_SetConfig+0x28>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	4a22      	ldr	r2, [pc, #136]	; (8005a78 <TIM_Base_SetConfig+0xac>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d108      	bne.n	8005a06 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	68fa      	ldr	r2, [r7, #12]
 8005a02:	4313      	orrs	r3, r2
 8005a04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	4a1a      	ldr	r2, [pc, #104]	; (8005a74 <TIM_Base_SetConfig+0xa8>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d007      	beq.n	8005a1e <TIM_Base_SetConfig+0x52>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a14:	d003      	beq.n	8005a1e <TIM_Base_SetConfig+0x52>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	4a17      	ldr	r2, [pc, #92]	; (8005a78 <TIM_Base_SetConfig+0xac>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d108      	bne.n	8005a30 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	68db      	ldr	r3, [r3, #12]
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	695b      	ldr	r3, [r3, #20]
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	68fa      	ldr	r2, [r7, #12]
 8005a42:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	689a      	ldr	r2, [r3, #8]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	4a07      	ldr	r2, [pc, #28]	; (8005a74 <TIM_Base_SetConfig+0xa8>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d103      	bne.n	8005a64 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	691a      	ldr	r2, [r3, #16]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2201      	movs	r2, #1
 8005a68:	615a      	str	r2, [r3, #20]
}
 8005a6a:	bf00      	nop
 8005a6c:	3714      	adds	r7, #20
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bc80      	pop	{r7}
 8005a72:	4770      	bx	lr
 8005a74:	40012c00 	.word	0x40012c00
 8005a78:	40000400 	.word	0x40000400

08005a7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b087      	sub	sp, #28
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	60f8      	str	r0, [r7, #12]
 8005a84:	60b9      	str	r1, [r7, #8]
 8005a86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	6a1b      	ldr	r3, [r3, #32]
 8005a8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	6a1b      	ldr	r3, [r3, #32]
 8005a92:	f023 0201 	bic.w	r2, r3, #1
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	699b      	ldr	r3, [r3, #24]
 8005a9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005aa6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	011b      	lsls	r3, r3, #4
 8005aac:	693a      	ldr	r2, [r7, #16]
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	f023 030a 	bic.w	r3, r3, #10
 8005ab8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005aba:	697a      	ldr	r2, [r7, #20]
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	693a      	ldr	r2, [r7, #16]
 8005ac6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	697a      	ldr	r2, [r7, #20]
 8005acc:	621a      	str	r2, [r3, #32]
}
 8005ace:	bf00      	nop
 8005ad0:	371c      	adds	r7, #28
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bc80      	pop	{r7}
 8005ad6:	4770      	bx	lr

08005ad8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b087      	sub	sp, #28
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	60f8      	str	r0, [r7, #12]
 8005ae0:	60b9      	str	r1, [r7, #8]
 8005ae2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	6a1b      	ldr	r3, [r3, #32]
 8005ae8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	6a1b      	ldr	r3, [r3, #32]
 8005aee:	f023 0210 	bic.w	r2, r3, #16
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	699b      	ldr	r3, [r3, #24]
 8005afa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005b02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	031b      	lsls	r3, r3, #12
 8005b08:	693a      	ldr	r2, [r7, #16]
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005b14:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	011b      	lsls	r3, r3, #4
 8005b1a:	697a      	ldr	r2, [r7, #20]
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	693a      	ldr	r2, [r7, #16]
 8005b24:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	697a      	ldr	r2, [r7, #20]
 8005b2a:	621a      	str	r2, [r3, #32]
}
 8005b2c:	bf00      	nop
 8005b2e:	371c      	adds	r7, #28
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bc80      	pop	{r7}
 8005b34:	4770      	bx	lr

08005b36 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005b36:	b480      	push	{r7}
 8005b38:	b085      	sub	sp, #20
 8005b3a:	af00      	add	r7, sp, #0
 8005b3c:	6078      	str	r0, [r7, #4]
 8005b3e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b4c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b4e:	683a      	ldr	r2, [r7, #0]
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	f043 0307 	orr.w	r3, r3, #7
 8005b58:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	68fa      	ldr	r2, [r7, #12]
 8005b5e:	609a      	str	r2, [r3, #8]
}
 8005b60:	bf00      	nop
 8005b62:	3714      	adds	r7, #20
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bc80      	pop	{r7}
 8005b68:	4770      	bx	lr

08005b6a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005b6a:	b480      	push	{r7}
 8005b6c:	b087      	sub	sp, #28
 8005b6e:	af00      	add	r7, sp, #0
 8005b70:	60f8      	str	r0, [r7, #12]
 8005b72:	60b9      	str	r1, [r7, #8]
 8005b74:	607a      	str	r2, [r7, #4]
 8005b76:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	689b      	ldr	r3, [r3, #8]
 8005b7c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b7e:	697b      	ldr	r3, [r7, #20]
 8005b80:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005b84:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	021a      	lsls	r2, r3, #8
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	431a      	orrs	r2, r3
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	697a      	ldr	r2, [r7, #20]
 8005b94:	4313      	orrs	r3, r2
 8005b96:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	697a      	ldr	r2, [r7, #20]
 8005b9c:	609a      	str	r2, [r3, #8]
}
 8005b9e:	bf00      	nop
 8005ba0:	371c      	adds	r7, #28
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bc80      	pop	{r7}
 8005ba6:	4770      	bx	lr

08005ba8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b085      	sub	sp, #20
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
 8005bb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005bb8:	2b01      	cmp	r3, #1
 8005bba:	d101      	bne.n	8005bc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005bbc:	2302      	movs	r3, #2
 8005bbe:	e041      	b.n	8005c44 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2202      	movs	r2, #2
 8005bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005be6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	68fa      	ldr	r2, [r7, #12]
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	68fa      	ldr	r2, [r7, #12]
 8005bf8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a14      	ldr	r2, [pc, #80]	; (8005c50 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d009      	beq.n	8005c18 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c0c:	d004      	beq.n	8005c18 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a10      	ldr	r2, [pc, #64]	; (8005c54 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d10c      	bne.n	8005c32 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c1e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	68ba      	ldr	r2, [r7, #8]
 8005c26:	4313      	orrs	r3, r2
 8005c28:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	68ba      	ldr	r2, [r7, #8]
 8005c30:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2201      	movs	r2, #1
 8005c36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005c42:	2300      	movs	r3, #0
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	3714      	adds	r7, #20
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bc80      	pop	{r7}
 8005c4c:	4770      	bx	lr
 8005c4e:	bf00      	nop
 8005c50:	40012c00 	.word	0x40012c00
 8005c54:	40000400 	.word	0x40000400

08005c58 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b083      	sub	sp, #12
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005c60:	bf00      	nop
 8005c62:	370c      	adds	r7, #12
 8005c64:	46bd      	mov	sp, r7
 8005c66:	bc80      	pop	{r7}
 8005c68:	4770      	bx	lr

08005c6a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005c6a:	b480      	push	{r7}
 8005c6c:	b083      	sub	sp, #12
 8005c6e:	af00      	add	r7, sp, #0
 8005c70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c72:	bf00      	nop
 8005c74:	370c      	adds	r7, #12
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bc80      	pop	{r7}
 8005c7a:	4770      	bx	lr

08005c7c <malloc>:
 8005c7c:	4b02      	ldr	r3, [pc, #8]	; (8005c88 <malloc+0xc>)
 8005c7e:	4601      	mov	r1, r0
 8005c80:	6818      	ldr	r0, [r3, #0]
 8005c82:	f000 b82b 	b.w	8005cdc <_malloc_r>
 8005c86:	bf00      	nop
 8005c88:	20000058 	.word	0x20000058

08005c8c <free>:
 8005c8c:	4b02      	ldr	r3, [pc, #8]	; (8005c98 <free+0xc>)
 8005c8e:	4601      	mov	r1, r0
 8005c90:	6818      	ldr	r0, [r3, #0]
 8005c92:	f000 b901 	b.w	8005e98 <_free_r>
 8005c96:	bf00      	nop
 8005c98:	20000058 	.word	0x20000058

08005c9c <sbrk_aligned>:
 8005c9c:	b570      	push	{r4, r5, r6, lr}
 8005c9e:	4e0e      	ldr	r6, [pc, #56]	; (8005cd8 <sbrk_aligned+0x3c>)
 8005ca0:	460c      	mov	r4, r1
 8005ca2:	6831      	ldr	r1, [r6, #0]
 8005ca4:	4605      	mov	r5, r0
 8005ca6:	b911      	cbnz	r1, 8005cae <sbrk_aligned+0x12>
 8005ca8:	f000 f8ac 	bl	8005e04 <_sbrk_r>
 8005cac:	6030      	str	r0, [r6, #0]
 8005cae:	4621      	mov	r1, r4
 8005cb0:	4628      	mov	r0, r5
 8005cb2:	f000 f8a7 	bl	8005e04 <_sbrk_r>
 8005cb6:	1c43      	adds	r3, r0, #1
 8005cb8:	d00a      	beq.n	8005cd0 <sbrk_aligned+0x34>
 8005cba:	1cc4      	adds	r4, r0, #3
 8005cbc:	f024 0403 	bic.w	r4, r4, #3
 8005cc0:	42a0      	cmp	r0, r4
 8005cc2:	d007      	beq.n	8005cd4 <sbrk_aligned+0x38>
 8005cc4:	1a21      	subs	r1, r4, r0
 8005cc6:	4628      	mov	r0, r5
 8005cc8:	f000 f89c 	bl	8005e04 <_sbrk_r>
 8005ccc:	3001      	adds	r0, #1
 8005cce:	d101      	bne.n	8005cd4 <sbrk_aligned+0x38>
 8005cd0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005cd4:	4620      	mov	r0, r4
 8005cd6:	bd70      	pop	{r4, r5, r6, pc}
 8005cd8:	200001dc 	.word	0x200001dc

08005cdc <_malloc_r>:
 8005cdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ce0:	1ccd      	adds	r5, r1, #3
 8005ce2:	f025 0503 	bic.w	r5, r5, #3
 8005ce6:	3508      	adds	r5, #8
 8005ce8:	2d0c      	cmp	r5, #12
 8005cea:	bf38      	it	cc
 8005cec:	250c      	movcc	r5, #12
 8005cee:	2d00      	cmp	r5, #0
 8005cf0:	4607      	mov	r7, r0
 8005cf2:	db01      	blt.n	8005cf8 <_malloc_r+0x1c>
 8005cf4:	42a9      	cmp	r1, r5
 8005cf6:	d905      	bls.n	8005d04 <_malloc_r+0x28>
 8005cf8:	230c      	movs	r3, #12
 8005cfa:	2600      	movs	r6, #0
 8005cfc:	603b      	str	r3, [r7, #0]
 8005cfe:	4630      	mov	r0, r6
 8005d00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d04:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005dd8 <_malloc_r+0xfc>
 8005d08:	f000 f868 	bl	8005ddc <__malloc_lock>
 8005d0c:	f8d8 3000 	ldr.w	r3, [r8]
 8005d10:	461c      	mov	r4, r3
 8005d12:	bb5c      	cbnz	r4, 8005d6c <_malloc_r+0x90>
 8005d14:	4629      	mov	r1, r5
 8005d16:	4638      	mov	r0, r7
 8005d18:	f7ff ffc0 	bl	8005c9c <sbrk_aligned>
 8005d1c:	1c43      	adds	r3, r0, #1
 8005d1e:	4604      	mov	r4, r0
 8005d20:	d155      	bne.n	8005dce <_malloc_r+0xf2>
 8005d22:	f8d8 4000 	ldr.w	r4, [r8]
 8005d26:	4626      	mov	r6, r4
 8005d28:	2e00      	cmp	r6, #0
 8005d2a:	d145      	bne.n	8005db8 <_malloc_r+0xdc>
 8005d2c:	2c00      	cmp	r4, #0
 8005d2e:	d048      	beq.n	8005dc2 <_malloc_r+0xe6>
 8005d30:	6823      	ldr	r3, [r4, #0]
 8005d32:	4631      	mov	r1, r6
 8005d34:	4638      	mov	r0, r7
 8005d36:	eb04 0903 	add.w	r9, r4, r3
 8005d3a:	f000 f863 	bl	8005e04 <_sbrk_r>
 8005d3e:	4581      	cmp	r9, r0
 8005d40:	d13f      	bne.n	8005dc2 <_malloc_r+0xe6>
 8005d42:	6821      	ldr	r1, [r4, #0]
 8005d44:	4638      	mov	r0, r7
 8005d46:	1a6d      	subs	r5, r5, r1
 8005d48:	4629      	mov	r1, r5
 8005d4a:	f7ff ffa7 	bl	8005c9c <sbrk_aligned>
 8005d4e:	3001      	adds	r0, #1
 8005d50:	d037      	beq.n	8005dc2 <_malloc_r+0xe6>
 8005d52:	6823      	ldr	r3, [r4, #0]
 8005d54:	442b      	add	r3, r5
 8005d56:	6023      	str	r3, [r4, #0]
 8005d58:	f8d8 3000 	ldr.w	r3, [r8]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d038      	beq.n	8005dd2 <_malloc_r+0xf6>
 8005d60:	685a      	ldr	r2, [r3, #4]
 8005d62:	42a2      	cmp	r2, r4
 8005d64:	d12b      	bne.n	8005dbe <_malloc_r+0xe2>
 8005d66:	2200      	movs	r2, #0
 8005d68:	605a      	str	r2, [r3, #4]
 8005d6a:	e00f      	b.n	8005d8c <_malloc_r+0xb0>
 8005d6c:	6822      	ldr	r2, [r4, #0]
 8005d6e:	1b52      	subs	r2, r2, r5
 8005d70:	d41f      	bmi.n	8005db2 <_malloc_r+0xd6>
 8005d72:	2a0b      	cmp	r2, #11
 8005d74:	d917      	bls.n	8005da6 <_malloc_r+0xca>
 8005d76:	1961      	adds	r1, r4, r5
 8005d78:	42a3      	cmp	r3, r4
 8005d7a:	6025      	str	r5, [r4, #0]
 8005d7c:	bf18      	it	ne
 8005d7e:	6059      	strne	r1, [r3, #4]
 8005d80:	6863      	ldr	r3, [r4, #4]
 8005d82:	bf08      	it	eq
 8005d84:	f8c8 1000 	streq.w	r1, [r8]
 8005d88:	5162      	str	r2, [r4, r5]
 8005d8a:	604b      	str	r3, [r1, #4]
 8005d8c:	4638      	mov	r0, r7
 8005d8e:	f104 060b 	add.w	r6, r4, #11
 8005d92:	f000 f829 	bl	8005de8 <__malloc_unlock>
 8005d96:	f026 0607 	bic.w	r6, r6, #7
 8005d9a:	1d23      	adds	r3, r4, #4
 8005d9c:	1af2      	subs	r2, r6, r3
 8005d9e:	d0ae      	beq.n	8005cfe <_malloc_r+0x22>
 8005da0:	1b9b      	subs	r3, r3, r6
 8005da2:	50a3      	str	r3, [r4, r2]
 8005da4:	e7ab      	b.n	8005cfe <_malloc_r+0x22>
 8005da6:	42a3      	cmp	r3, r4
 8005da8:	6862      	ldr	r2, [r4, #4]
 8005daa:	d1dd      	bne.n	8005d68 <_malloc_r+0x8c>
 8005dac:	f8c8 2000 	str.w	r2, [r8]
 8005db0:	e7ec      	b.n	8005d8c <_malloc_r+0xb0>
 8005db2:	4623      	mov	r3, r4
 8005db4:	6864      	ldr	r4, [r4, #4]
 8005db6:	e7ac      	b.n	8005d12 <_malloc_r+0x36>
 8005db8:	4634      	mov	r4, r6
 8005dba:	6876      	ldr	r6, [r6, #4]
 8005dbc:	e7b4      	b.n	8005d28 <_malloc_r+0x4c>
 8005dbe:	4613      	mov	r3, r2
 8005dc0:	e7cc      	b.n	8005d5c <_malloc_r+0x80>
 8005dc2:	230c      	movs	r3, #12
 8005dc4:	4638      	mov	r0, r7
 8005dc6:	603b      	str	r3, [r7, #0]
 8005dc8:	f000 f80e 	bl	8005de8 <__malloc_unlock>
 8005dcc:	e797      	b.n	8005cfe <_malloc_r+0x22>
 8005dce:	6025      	str	r5, [r4, #0]
 8005dd0:	e7dc      	b.n	8005d8c <_malloc_r+0xb0>
 8005dd2:	605b      	str	r3, [r3, #4]
 8005dd4:	deff      	udf	#255	; 0xff
 8005dd6:	bf00      	nop
 8005dd8:	200001d8 	.word	0x200001d8

08005ddc <__malloc_lock>:
 8005ddc:	4801      	ldr	r0, [pc, #4]	; (8005de4 <__malloc_lock+0x8>)
 8005dde:	f000 b84b 	b.w	8005e78 <__retarget_lock_acquire_recursive>
 8005de2:	bf00      	nop
 8005de4:	20000318 	.word	0x20000318

08005de8 <__malloc_unlock>:
 8005de8:	4801      	ldr	r0, [pc, #4]	; (8005df0 <__malloc_unlock+0x8>)
 8005dea:	f000 b846 	b.w	8005e7a <__retarget_lock_release_recursive>
 8005dee:	bf00      	nop
 8005df0:	20000318 	.word	0x20000318

08005df4 <memset>:
 8005df4:	4603      	mov	r3, r0
 8005df6:	4402      	add	r2, r0
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d100      	bne.n	8005dfe <memset+0xa>
 8005dfc:	4770      	bx	lr
 8005dfe:	f803 1b01 	strb.w	r1, [r3], #1
 8005e02:	e7f9      	b.n	8005df8 <memset+0x4>

08005e04 <_sbrk_r>:
 8005e04:	b538      	push	{r3, r4, r5, lr}
 8005e06:	2300      	movs	r3, #0
 8005e08:	4d05      	ldr	r5, [pc, #20]	; (8005e20 <_sbrk_r+0x1c>)
 8005e0a:	4604      	mov	r4, r0
 8005e0c:	4608      	mov	r0, r1
 8005e0e:	602b      	str	r3, [r5, #0]
 8005e10:	f7fc f91c 	bl	800204c <_sbrk>
 8005e14:	1c43      	adds	r3, r0, #1
 8005e16:	d102      	bne.n	8005e1e <_sbrk_r+0x1a>
 8005e18:	682b      	ldr	r3, [r5, #0]
 8005e1a:	b103      	cbz	r3, 8005e1e <_sbrk_r+0x1a>
 8005e1c:	6023      	str	r3, [r4, #0]
 8005e1e:	bd38      	pop	{r3, r4, r5, pc}
 8005e20:	2000031c 	.word	0x2000031c

08005e24 <__errno>:
 8005e24:	4b01      	ldr	r3, [pc, #4]	; (8005e2c <__errno+0x8>)
 8005e26:	6818      	ldr	r0, [r3, #0]
 8005e28:	4770      	bx	lr
 8005e2a:	bf00      	nop
 8005e2c:	20000058 	.word	0x20000058

08005e30 <__libc_init_array>:
 8005e30:	b570      	push	{r4, r5, r6, lr}
 8005e32:	2600      	movs	r6, #0
 8005e34:	4d0c      	ldr	r5, [pc, #48]	; (8005e68 <__libc_init_array+0x38>)
 8005e36:	4c0d      	ldr	r4, [pc, #52]	; (8005e6c <__libc_init_array+0x3c>)
 8005e38:	1b64      	subs	r4, r4, r5
 8005e3a:	10a4      	asrs	r4, r4, #2
 8005e3c:	42a6      	cmp	r6, r4
 8005e3e:	d109      	bne.n	8005e54 <__libc_init_array+0x24>
 8005e40:	f000 f872 	bl	8005f28 <_init>
 8005e44:	2600      	movs	r6, #0
 8005e46:	4d0a      	ldr	r5, [pc, #40]	; (8005e70 <__libc_init_array+0x40>)
 8005e48:	4c0a      	ldr	r4, [pc, #40]	; (8005e74 <__libc_init_array+0x44>)
 8005e4a:	1b64      	subs	r4, r4, r5
 8005e4c:	10a4      	asrs	r4, r4, #2
 8005e4e:	42a6      	cmp	r6, r4
 8005e50:	d105      	bne.n	8005e5e <__libc_init_array+0x2e>
 8005e52:	bd70      	pop	{r4, r5, r6, pc}
 8005e54:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e58:	4798      	blx	r3
 8005e5a:	3601      	adds	r6, #1
 8005e5c:	e7ee      	b.n	8005e3c <__libc_init_array+0xc>
 8005e5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e62:	4798      	blx	r3
 8005e64:	3601      	adds	r6, #1
 8005e66:	e7f2      	b.n	8005e4e <__libc_init_array+0x1e>
 8005e68:	08005fb4 	.word	0x08005fb4
 8005e6c:	08005fb4 	.word	0x08005fb4
 8005e70:	08005fb4 	.word	0x08005fb4
 8005e74:	08005fb8 	.word	0x08005fb8

08005e78 <__retarget_lock_acquire_recursive>:
 8005e78:	4770      	bx	lr

08005e7a <__retarget_lock_release_recursive>:
 8005e7a:	4770      	bx	lr

08005e7c <memcpy>:
 8005e7c:	440a      	add	r2, r1
 8005e7e:	4291      	cmp	r1, r2
 8005e80:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005e84:	d100      	bne.n	8005e88 <memcpy+0xc>
 8005e86:	4770      	bx	lr
 8005e88:	b510      	push	{r4, lr}
 8005e8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e8e:	4291      	cmp	r1, r2
 8005e90:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e94:	d1f9      	bne.n	8005e8a <memcpy+0xe>
 8005e96:	bd10      	pop	{r4, pc}

08005e98 <_free_r>:
 8005e98:	b538      	push	{r3, r4, r5, lr}
 8005e9a:	4605      	mov	r5, r0
 8005e9c:	2900      	cmp	r1, #0
 8005e9e:	d040      	beq.n	8005f22 <_free_r+0x8a>
 8005ea0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ea4:	1f0c      	subs	r4, r1, #4
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	bfb8      	it	lt
 8005eaa:	18e4      	addlt	r4, r4, r3
 8005eac:	f7ff ff96 	bl	8005ddc <__malloc_lock>
 8005eb0:	4a1c      	ldr	r2, [pc, #112]	; (8005f24 <_free_r+0x8c>)
 8005eb2:	6813      	ldr	r3, [r2, #0]
 8005eb4:	b933      	cbnz	r3, 8005ec4 <_free_r+0x2c>
 8005eb6:	6063      	str	r3, [r4, #4]
 8005eb8:	6014      	str	r4, [r2, #0]
 8005eba:	4628      	mov	r0, r5
 8005ebc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ec0:	f7ff bf92 	b.w	8005de8 <__malloc_unlock>
 8005ec4:	42a3      	cmp	r3, r4
 8005ec6:	d908      	bls.n	8005eda <_free_r+0x42>
 8005ec8:	6820      	ldr	r0, [r4, #0]
 8005eca:	1821      	adds	r1, r4, r0
 8005ecc:	428b      	cmp	r3, r1
 8005ece:	bf01      	itttt	eq
 8005ed0:	6819      	ldreq	r1, [r3, #0]
 8005ed2:	685b      	ldreq	r3, [r3, #4]
 8005ed4:	1809      	addeq	r1, r1, r0
 8005ed6:	6021      	streq	r1, [r4, #0]
 8005ed8:	e7ed      	b.n	8005eb6 <_free_r+0x1e>
 8005eda:	461a      	mov	r2, r3
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	b10b      	cbz	r3, 8005ee4 <_free_r+0x4c>
 8005ee0:	42a3      	cmp	r3, r4
 8005ee2:	d9fa      	bls.n	8005eda <_free_r+0x42>
 8005ee4:	6811      	ldr	r1, [r2, #0]
 8005ee6:	1850      	adds	r0, r2, r1
 8005ee8:	42a0      	cmp	r0, r4
 8005eea:	d10b      	bne.n	8005f04 <_free_r+0x6c>
 8005eec:	6820      	ldr	r0, [r4, #0]
 8005eee:	4401      	add	r1, r0
 8005ef0:	1850      	adds	r0, r2, r1
 8005ef2:	4283      	cmp	r3, r0
 8005ef4:	6011      	str	r1, [r2, #0]
 8005ef6:	d1e0      	bne.n	8005eba <_free_r+0x22>
 8005ef8:	6818      	ldr	r0, [r3, #0]
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	4408      	add	r0, r1
 8005efe:	6010      	str	r0, [r2, #0]
 8005f00:	6053      	str	r3, [r2, #4]
 8005f02:	e7da      	b.n	8005eba <_free_r+0x22>
 8005f04:	d902      	bls.n	8005f0c <_free_r+0x74>
 8005f06:	230c      	movs	r3, #12
 8005f08:	602b      	str	r3, [r5, #0]
 8005f0a:	e7d6      	b.n	8005eba <_free_r+0x22>
 8005f0c:	6820      	ldr	r0, [r4, #0]
 8005f0e:	1821      	adds	r1, r4, r0
 8005f10:	428b      	cmp	r3, r1
 8005f12:	bf01      	itttt	eq
 8005f14:	6819      	ldreq	r1, [r3, #0]
 8005f16:	685b      	ldreq	r3, [r3, #4]
 8005f18:	1809      	addeq	r1, r1, r0
 8005f1a:	6021      	streq	r1, [r4, #0]
 8005f1c:	6063      	str	r3, [r4, #4]
 8005f1e:	6054      	str	r4, [r2, #4]
 8005f20:	e7cb      	b.n	8005eba <_free_r+0x22>
 8005f22:	bd38      	pop	{r3, r4, r5, pc}
 8005f24:	200001d8 	.word	0x200001d8

08005f28 <_init>:
 8005f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f2a:	bf00      	nop
 8005f2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f2e:	bc08      	pop	{r3}
 8005f30:	469e      	mov	lr, r3
 8005f32:	4770      	bx	lr

08005f34 <_fini>:
 8005f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f36:	bf00      	nop
 8005f38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f3a:	bc08      	pop	{r3}
 8005f3c:	469e      	mov	lr, r3
 8005f3e:	4770      	bx	lr
