Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,157
design__instance__area,1098.55
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,0
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.000451135536422953
power__switching__total,0.00019087771943304688
power__leakage__total,1.4923846602954427E-9
power__total,0.0006420147838070989
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.20467246532468084
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.20467246532468084
timing__hold__ws__corner:nom_tt_025C_1v80,0.32437181636599793
timing__setup__ws__corner:nom_tt_025C_1v80,1.3696584254439144
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.324372
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,0
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2069221796920441
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2069221796920441
timing__hold__ws__corner:nom_ss_100C_1v60,0.8453347705540868
timing__setup__ws__corner:nom_ss_100C_1v60,-0.1598636823722891
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-0.6817067103768886
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.1598636823722891
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.845335
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,6
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,0
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.20341540139170902
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.20341540139170902
timing__hold__ws__corner:nom_ff_n40C_1v95,0.13574183827847036
timing__setup__ws__corner:nom_ff_n40C_1v95,1.9752831041037286
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.135742
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2031735115433777
clock__skew__worst_setup,0.2031735115433777
timing__hold__ws,0.13269216656587693
timing__setup__ws,-0.17259527628955462
timing__hold__tns,0.0
timing__setup__tns,-0.7703162770135311
timing__hold__wns,0
timing__setup__wns,-0.17259527628955462
timing__hold_vio__count,0
timing__hold_r2r__ws,0.132692
timing__hold_r2r_vio__count,0
timing__setup_vio__count,18
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 65.535 76.255
design__core__bbox,5.52 10.88 59.8 65.28
design__io,20
design__die__area,4997.37
design__core__area,2952.83
design__instance__count__stdcell,157
design__instance__area__stdcell,1098.55
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.372034
design__instance__utilization__stdcell,0.372034
design__instance__count__class:buffer,4
design__instance__count__class:inverter,14
design__instance__count__class:sequential_cell,12
design__instance__count__class:multi_input_combinational_cell,56
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,253
design__instance__count__class:tap_cell,44
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,18
design__io__hpwl,443573
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1478.67
design__violations,0
design__instance__count__class:timing_repair_buffer,23
design__instance__count__class:clock_buffer,4
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,124
route__net__special,2
route__drc_errors__iter:1,13
route__wirelength__iter:1,1493
route__drc_errors__iter:2,2
route__wirelength__iter:2,1471
route__drc_errors__iter:3,0
route__wirelength__iter:3,1482
route__drc_errors,0
route__wirelength,1482
route__vias,654
route__vias__singlecut,654
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,141.86
timing__unannotated_net__count__corner:nom_tt_025C_1v80,1
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,1
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,1
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,0
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.20435384518539004
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.20435384518539004
timing__hold__ws__corner:min_tt_025C_1v80,0.31948253280514843
timing__setup__ws__corner:min_tt_025C_1v80,1.3802792632870662
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.319483
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,1
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,0
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2064670992613797
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2064670992613797
timing__hold__ws__corner:min_ss_100C_1v60,0.8367188845278094
timing__setup__ws__corner:min_ss_100C_1v60,-0.14894530475012266
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-0.60561468665231
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-0.14894530475012266
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.836719
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,6
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,1
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,0
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2031735115433777
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2031735115433777
timing__hold__ws__corner:min_ff_n40C_1v95,0.13269216656587693
timing__setup__ws__corner:min_ff_n40C_1v95,1.980698106037182
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.132692
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,1
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,0
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.20480440145710116
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.20480440145710116
timing__hold__ws__corner:max_tt_025C_1v80,0.328725722613656
timing__setup__ws__corner:max_tt_025C_1v80,1.3559003192890486
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.328726
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,1
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,0
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.20707514067358787
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.20707514067358787
timing__hold__ws__corner:max_ss_100C_1v60,0.8528844538685112
timing__setup__ws__corner:max_ss_100C_1v60,-0.17259527628955462
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-0.7703162770135311
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.17259527628955462
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.852884
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,6
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,1
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,0
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2035330017689184
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2035330017689184
timing__hold__ws__corner:max_ff_n40C_1v95,0.13851559180606535
timing__setup__ws__corner:max_ff_n40C_1v95,1.966102003519629
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.138516
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,1
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,1
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79973
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79989
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000268685
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000245503
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000943294
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000245503
design_powergrid__voltage__worst,0.000245503
design_powergrid__voltage__worst__net:VPWR,1.79973
design_powergrid__drop__worst,0.000268685
design_powergrid__drop__worst__net:VPWR,0.000268685
design_powergrid__voltage__worst__net:VGND,0.000245503
design_powergrid__drop__worst__net:VGND,0.000245503
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000111999999999999998319920313516462329062051139771938323974609375
ir__drop__worst,0.0002689999999999999791451543718068251109798438847064971923828125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
