m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/bob90/verilog/IC_context_practice/2013/E_ICC2013_preliminary_univ_fpga/FFT_PE
vFAS
Z0 !s110 1647522141
!i10b 1
!s100 UKSEfJNBSh_G:LYoJC2o@2
IZM9B4n;XP[bTYM:zg7hU_2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/bob90/verilog/IC_context_practice/2013/E_ICC2013_preliminary_univ_fpga/FAS
w1647522132
8C:/Users/bob90/verilog/IC_context_practice/2013/E_ICC2013_preliminary_univ_fpga/FAS/FAS.v
FC:/Users/bob90/verilog/IC_context_practice/2013/E_ICC2013_preliminary_univ_fpga/FAS/FAS.v
L0 2
Z3 OV;L;10.6d;65
r1
!s85 0
31
Z4 !s108 1647522141.000000
!s107 ../FFT_PE/FFT_PE.v|C:/Users/bob90/verilog/IC_context_practice/2013/E_ICC2013_preliminary_univ_fpga/FAS/FAS.v|
Z5 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/bob90/verilog/IC_context_practice/2013/E_ICC2013_preliminary_univ_fpga/FAS/FAS.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
n@f@a@s
vFFT_PE
R0
!i10b 1
!s100 =cHDCnC@<E1NeY?de09Ya0
ICi:61<RUUHGcja_QC9CPS3
R1
R2
w1647345542
8../FFT_PE/FFT_PE.v
F../FFT_PE/FFT_PE.v
L0 1
R3
r1
!s85 0
31
R4
Z8 !s107 ../FFT_PE/FFT_PE.v|C:/Users/bob90/verilog/IC_context_practice/2013/E_ICC2013_preliminary_univ_fpga/FAS/FAS.v|
R5
!i113 1
R6
R7
n@f@f@t_@p@e
vtestfixture1
Z9 !s110 1647413791
!i10b 1
!s100 chc;29UW:;][0AIJ^ifK12
IoWW;[3S6GaEEknSo1Od032
R1
R2
Z10 w1647230398
8C:/Users/bob90/verilog/IC_context_practice/2013/E_ICC2013_preliminary_univ_fpga/FAS/testfixture1.v
FC:/Users/bob90/verilog/IC_context_practice/2013/E_ICC2013_preliminary_univ_fpga/FAS/testfixture1.v
Z11 L0 11
R3
r1
!s85 0
31
!s108 1647413790.000000
!s107 C:/Users/bob90/verilog/IC_context_practice/2013/E_ICC2013_preliminary_univ_fpga/FAS/testfixture1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/bob90/verilog/IC_context_practice/2013/E_ICC2013_preliminary_univ_fpga/FAS/testfixture1.v|
!i113 1
R6
R7
vtestfixture2
R9
!i10b 1
!s100 U8?gFR^b44hY<bch2kEXC0
Ie6N7[^SDgf6:I>VG<@Coc2
R1
R2
R10
8C:/Users/bob90/verilog/IC_context_practice/2013/E_ICC2013_preliminary_univ_fpga/FAS/testfixture2.v
FC:/Users/bob90/verilog/IC_context_practice/2013/E_ICC2013_preliminary_univ_fpga/FAS/testfixture2.v
R11
R3
r1
!s85 0
31
!s108 1647413791.000000
!s107 C:/Users/bob90/verilog/IC_context_practice/2013/E_ICC2013_preliminary_univ_fpga/FAS/testfixture2.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/bob90/verilog/IC_context_practice/2013/E_ICC2013_preliminary_univ_fpga/FAS/testfixture2.v|
!i113 1
R6
R7
