
UART2_Example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000165c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  08001768  08001768  00011768  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080017b4  080017b4  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  080017b4  080017b4  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080017b4  080017b4  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080017b4  080017b4  000117b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080017b8  080017b8  000117b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080017bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  20000010  080017cc  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000078  080017cc  00020078  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000068ed  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000011a6  00000000  00000000  00026926  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005a8  00000000  00000000  00027ad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000540  00000000  00000000  00028078  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016520  00000000  00000000  000285b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006e83  00000000  00000000  0003ead8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00080e8d  00000000  00000000  0004595b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c67e8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000015d4  00000000  00000000  000c6838  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000010 	.word	0x20000010
 8000128:	00000000 	.word	0x00000000
 800012c:	08001750 	.word	0x08001750

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000014 	.word	0x20000014
 8000148:	08001750 	.word	0x08001750

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <SysTick_Handler>:
 */

#include "main_app.h"
#include "stm32f1xx_hal.h"

void SysTick_Handler (void){
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0

	HAL_IncTick();
 8000160:	f000 f99e 	bl	80004a0 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8000164:	f000 fac5 	bl	80006f2 <HAL_SYSTICK_IRQHandler>
}
 8000168:	bf00      	nop
 800016a:	bd80      	pop	{r7, pc}

0800016c <main>:

UART_HandleTypeDef huart2;

char *user_data = "The application is running\r\n";

int main(void){
 800016c:	b590      	push	{r4, r7, lr}
 800016e:	b09d      	sub	sp, #116	; 0x74
 8000170:	af00      	add	r7, sp, #0

	HAL_Init();
 8000172:	f000 f94f 	bl	8000414 <HAL_Init>
	SystemClock_Config();
 8000176:	f000 f84d 	bl	8000214 <SystemClock_Config>
	UART2_Init(); // high level peripheral initialization
 800017a:	f000 f87d 	bl	8000278 <UART2_Init>

	uint16_t len_of_data = strlen(user_data);
 800017e:	4b23      	ldr	r3, [pc, #140]	; (800020c <main+0xa0>)
 8000180:	681b      	ldr	r3, [r3, #0]
 8000182:	4618      	mov	r0, r3
 8000184:	f7ff ffe2 	bl	800014c <strlen>
 8000188:	4603      	mov	r3, r0
 800018a:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a

	HAL_UART_Transmit(&huart2, (uint8_t*)user_data, len_of_data, HAL_MAX_DELAY);
 800018e:	4b1f      	ldr	r3, [pc, #124]	; (800020c <main+0xa0>)
 8000190:	6819      	ldr	r1, [r3, #0]
 8000192:	f8b7 206a 	ldrh.w	r2, [r7, #106]	; 0x6a
 8000196:	f04f 33ff 	mov.w	r3, #4294967295
 800019a:	481d      	ldr	r0, [pc, #116]	; (8000210 <main+0xa4>)
 800019c:	f001 f89a 	bl	80012d4 <HAL_UART_Transmit>


	uint8_t rcvd_data;
	uint8_t data_buffer[100];
	uint32_t count = 0;
 80001a0:	2300      	movs	r3, #0
 80001a2:	66fb      	str	r3, [r7, #108]	; 0x6c

	// Clearing buffer before data reception
	memset(data_buffer, 0, sizeof(data_buffer));
 80001a4:	1d3b      	adds	r3, r7, #4
 80001a6:	2264      	movs	r2, #100	; 0x64
 80001a8:	2100      	movs	r1, #0
 80001aa:	4618      	mov	r0, r3
 80001ac:	f001 fac8 	bl	8001740 <memset>

	while(1){

		HAL_UART_Receive(&huart2, &rcvd_data, 1, HAL_MAX_DELAY);
 80001b0:	f107 0169 	add.w	r1, r7, #105	; 0x69
 80001b4:	f04f 33ff 	mov.w	r3, #4294967295
 80001b8:	2201      	movs	r2, #1
 80001ba:	4815      	ldr	r0, [pc, #84]	; (8000210 <main+0xa4>)
 80001bc:	f001 f90d 	bl	80013da <HAL_UART_Receive>
		if(rcvd_data == '\r'){
 80001c0:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 80001c4:	2b0d      	cmp	r3, #13
 80001c6:	d00f      	beq.n	80001e8 <main+0x7c>
			break;
		}else{
			data_buffer[count++] = convert_to_capital(rcvd_data);
 80001c8:	f897 2069 	ldrb.w	r2, [r7, #105]	; 0x69
 80001cc:	6efc      	ldr	r4, [r7, #108]	; 0x6c
 80001ce:	1c63      	adds	r3, r4, #1
 80001d0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80001d2:	4610      	mov	r0, r2
 80001d4:	f000 f876 	bl	80002c4 <convert_to_capital>
 80001d8:	4603      	mov	r3, r0
 80001da:	461a      	mov	r2, r3
 80001dc:	f104 0370 	add.w	r3, r4, #112	; 0x70
 80001e0:	443b      	add	r3, r7
 80001e2:	f803 2c6c 	strb.w	r2, [r3, #-108]
		HAL_UART_Receive(&huart2, &rcvd_data, 1, HAL_MAX_DELAY);
 80001e6:	e7e3      	b.n	80001b0 <main+0x44>
			break;
 80001e8:	bf00      	nop
		}
	}

	data_buffer[count++] = '\r';
 80001ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80001ec:	1c5a      	adds	r2, r3, #1
 80001ee:	66fa      	str	r2, [r7, #108]	; 0x6c
 80001f0:	3370      	adds	r3, #112	; 0x70
 80001f2:	443b      	add	r3, r7
 80001f4:	220d      	movs	r2, #13
 80001f6:	f803 2c6c 	strb.w	r2, [r3, #-108]

	HAL_UART_Transmit(&huart2, data_buffer, count, HAL_MAX_DELAY);
 80001fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80001fc:	b29a      	uxth	r2, r3
 80001fe:	1d39      	adds	r1, r7, #4
 8000200:	f04f 33ff 	mov.w	r3, #4294967295
 8000204:	4802      	ldr	r0, [pc, #8]	; (8000210 <main+0xa4>)
 8000206:	f001 f865 	bl	80012d4 <HAL_UART_Transmit>

	while(1);
 800020a:	e7fe      	b.n	800020a <main+0x9e>
 800020c:	20000000 	.word	0x20000000
 8000210:	2000002c 	.word	0x2000002c

08000214 <SystemClock_Config>:

	return 0;
}

void SystemClock_Config(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b090      	sub	sp, #64	; 0x40
 8000218:	af00      	add	r7, sp, #0
	  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800021a:	f107 0318 	add.w	r3, r7, #24
 800021e:	2228      	movs	r2, #40	; 0x28
 8000220:	2100      	movs	r1, #0
 8000222:	4618      	mov	r0, r3
 8000224:	f001 fa8c 	bl	8001740 <memset>
	  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000228:	1d3b      	adds	r3, r7, #4
 800022a:	2200      	movs	r2, #0
 800022c:	601a      	str	r2, [r3, #0]
 800022e:	605a      	str	r2, [r3, #4]
 8000230:	609a      	str	r2, [r3, #8]
 8000232:	60da      	str	r2, [r3, #12]
 8000234:	611a      	str	r2, [r3, #16]

	  /** Initializes the RCC Oscillators according to the specified parameters
	  * in the RCC_OscInitTypeDef structure.
	  */
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000236:	2302      	movs	r3, #2
 8000238:	61bb      	str	r3, [r7, #24]
	  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800023a:	2301      	movs	r3, #1
 800023c:	62bb      	str	r3, [r7, #40]	; 0x28
	  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800023e:	2310      	movs	r3, #16
 8000240:	62fb      	str	r3, [r7, #44]	; 0x2c
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000242:	2300      	movs	r3, #0
 8000244:	637b      	str	r3, [r7, #52]	; 0x34
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000246:	f107 0318 	add.w	r3, r7, #24
 800024a:	4618      	mov	r0, r3
 800024c:	f000 fbe2 	bl	8000a14 <HAL_RCC_OscConfig>
	    //Error_Handler();
	  }

	  /** Initializes the CPU, AHB and APB buses clocks
	  */
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000250:	230f      	movs	r3, #15
 8000252:	607b      	str	r3, [r7, #4]
	                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000254:	2300      	movs	r3, #0
 8000256:	60bb      	str	r3, [r7, #8]
	  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000258:	2300      	movs	r3, #0
 800025a:	60fb      	str	r3, [r7, #12]
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800025c:	2300      	movs	r3, #0
 800025e:	613b      	str	r3, [r7, #16]
	  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000260:	2300      	movs	r3, #0
 8000262:	617b      	str	r3, [r7, #20]

	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000264:	1d3b      	adds	r3, r7, #4
 8000266:	2100      	movs	r1, #0
 8000268:	4618      	mov	r0, r3
 800026a:	f000 fe55 	bl	8000f18 <HAL_RCC_ClockConfig>
	  {
	    //Error_Handler();
	  }
}
 800026e:	bf00      	nop
 8000270:	3740      	adds	r7, #64	; 0x40
 8000272:	46bd      	mov	sp, r7
 8000274:	bd80      	pop	{r7, pc}
	...

08000278 <UART2_Init>:


void UART2_Init(void){
 8000278:	b580      	push	{r7, lr}
 800027a:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 800027c:	4b0f      	ldr	r3, [pc, #60]	; (80002bc <UART2_Init+0x44>)
 800027e:	4a10      	ldr	r2, [pc, #64]	; (80002c0 <UART2_Init+0x48>)
 8000280:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 9600;
 8000282:	4b0e      	ldr	r3, [pc, #56]	; (80002bc <UART2_Init+0x44>)
 8000284:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000288:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800028a:	4b0c      	ldr	r3, [pc, #48]	; (80002bc <UART2_Init+0x44>)
 800028c:	2200      	movs	r2, #0
 800028e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000290:	4b0a      	ldr	r3, [pc, #40]	; (80002bc <UART2_Init+0x44>)
 8000292:	2200      	movs	r2, #0
 8000294:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000296:	4b09      	ldr	r3, [pc, #36]	; (80002bc <UART2_Init+0x44>)
 8000298:	2200      	movs	r2, #0
 800029a:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800029c:	4b07      	ldr	r3, [pc, #28]	; (80002bc <UART2_Init+0x44>)
 800029e:	2200      	movs	r2, #0
 80002a0:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80002a2:	4b06      	ldr	r3, [pc, #24]	; (80002bc <UART2_Init+0x44>)
 80002a4:	220c      	movs	r2, #12
 80002a6:	615a      	str	r2, [r3, #20]
	//huart2.Init.OverSampling = UART_OVERSAMPLING_16;
	if( HAL_UART_Init(&huart2) != HAL_OK ){
 80002a8:	4804      	ldr	r0, [pc, #16]	; (80002bc <UART2_Init+0x44>)
 80002aa:	f000 ffc3 	bl	8001234 <HAL_UART_Init>
 80002ae:	4603      	mov	r3, r0
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d001      	beq.n	80002b8 <UART2_Init+0x40>
		// There is a problem
		Error_handler();
 80002b4:	f000 f81a 	bl	80002ec <Error_handler>
	}

}
 80002b8:	bf00      	nop
 80002ba:	bd80      	pop	{r7, pc}
 80002bc:	2000002c 	.word	0x2000002c
 80002c0:	40004400 	.word	0x40004400

080002c4 <convert_to_capital>:

uint8_t convert_to_capital(uint8_t data){
 80002c4:	b480      	push	{r7}
 80002c6:	b083      	sub	sp, #12
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	4603      	mov	r3, r0
 80002cc:	71fb      	strb	r3, [r7, #7]

	if(data >= 'a' && data <= 'z'){
 80002ce:	79fb      	ldrb	r3, [r7, #7]
 80002d0:	2b60      	cmp	r3, #96	; 0x60
 80002d2:	d905      	bls.n	80002e0 <convert_to_capital+0x1c>
 80002d4:	79fb      	ldrb	r3, [r7, #7]
 80002d6:	2b7a      	cmp	r3, #122	; 0x7a
 80002d8:	d802      	bhi.n	80002e0 <convert_to_capital+0x1c>
		data = data - ('a' - 'A');
 80002da:	79fb      	ldrb	r3, [r7, #7]
 80002dc:	3b20      	subs	r3, #32
 80002de:	71fb      	strb	r3, [r7, #7]
	}

	return data;
 80002e0:	79fb      	ldrb	r3, [r7, #7]
}
 80002e2:	4618      	mov	r0, r3
 80002e4:	370c      	adds	r7, #12
 80002e6:	46bd      	mov	sp, r7
 80002e8:	bc80      	pop	{r7}
 80002ea:	4770      	bx	lr

080002ec <Error_handler>:

void Error_handler(void){
 80002ec:	b480      	push	{r7}
 80002ee:	af00      	add	r7, sp, #0

	while(1);
 80002f0:	e7fe      	b.n	80002f0 <Error_handler+0x4>
	...

080002f4 <HAL_MspInit>:
 */

#include "stm32f1xx_hal.h"

void HAL_MspInit(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	af00      	add	r7, sp, #0
  // Here we will do low level processor specific initis

	// 1. Set up the priority grouping of the arm cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4); // this is actually no required because this config is by default
 80002f8:	2003      	movs	r0, #3
 80002fa:	f000 f9b9 	bl	8000670 <HAL_NVIC_SetPriorityGrouping>

	// 2. Enable the required system exceptions of the arm cortex mx processor
	SCB->SHCSR |= 0x7 << 16; // enable usage fault, memory fault and bus fault system exeptions
 80002fe:	4b0d      	ldr	r3, [pc, #52]	; (8000334 <HAL_MspInit+0x40>)
 8000300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000302:	4a0c      	ldr	r2, [pc, #48]	; (8000334 <HAL_MspInit+0x40>)
 8000304:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8000308:	6253      	str	r3, [r2, #36]	; 0x24

	// 3. Configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800030a:	2200      	movs	r2, #0
 800030c:	2100      	movs	r1, #0
 800030e:	f06f 000b 	mvn.w	r0, #11
 8000312:	f000 f9b8 	bl	8000686 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8000316:	2200      	movs	r2, #0
 8000318:	2100      	movs	r1, #0
 800031a:	f06f 000a 	mvn.w	r0, #10
 800031e:	f000 f9b2 	bl	8000686 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8000322:	2200      	movs	r2, #0
 8000324:	2100      	movs	r1, #0
 8000326:	f06f 0009 	mvn.w	r0, #9
 800032a:	f000 f9ac 	bl	8000686 <HAL_NVIC_SetPriority>

}
 800032e:	bf00      	nop
 8000330:	bd80      	pop	{r7, pc}
 8000332:	bf00      	nop
 8000334:	e000ed00 	.word	0xe000ed00

08000338 <HAL_UART_MspInit>:


void HAL_UART_MspInit(UART_HandleTypeDef *huart){
 8000338:	b580      	push	{r7, lr}
 800033a:	b088      	sub	sp, #32
 800033c:	af00      	add	r7, sp, #0
 800033e:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef gpio_uart;
	// here we are going to do the low level inits. of the USART2 peripheral

	// 1. enable the clock for the USART2 peripheral as well as for GPIOA peripheral
	//__HAL_RCC_AFIO_CLK_ENABLE();
	__HAL_RCC_USART2_CLK_ENABLE();
 8000340:	4b1c      	ldr	r3, [pc, #112]	; (80003b4 <HAL_UART_MspInit+0x7c>)
 8000342:	69db      	ldr	r3, [r3, #28]
 8000344:	4a1b      	ldr	r2, [pc, #108]	; (80003b4 <HAL_UART_MspInit+0x7c>)
 8000346:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800034a:	61d3      	str	r3, [r2, #28]
 800034c:	4b19      	ldr	r3, [pc, #100]	; (80003b4 <HAL_UART_MspInit+0x7c>)
 800034e:	69db      	ldr	r3, [r3, #28]
 8000350:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000354:	60fb      	str	r3, [r7, #12]
 8000356:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000358:	4b16      	ldr	r3, [pc, #88]	; (80003b4 <HAL_UART_MspInit+0x7c>)
 800035a:	699b      	ldr	r3, [r3, #24]
 800035c:	4a15      	ldr	r2, [pc, #84]	; (80003b4 <HAL_UART_MspInit+0x7c>)
 800035e:	f043 0304 	orr.w	r3, r3, #4
 8000362:	6193      	str	r3, [r2, #24]
 8000364:	4b13      	ldr	r3, [pc, #76]	; (80003b4 <HAL_UART_MspInit+0x7c>)
 8000366:	699b      	ldr	r3, [r3, #24]
 8000368:	f003 0304 	and.w	r3, r3, #4
 800036c:	60bb      	str	r3, [r7, #8]
 800036e:	68bb      	ldr	r3, [r7, #8]

	// 2. Do the pin muxing configurations
	gpio_uart.Pin = GPIO_PIN_2; // UART2_TX
 8000370:	2304      	movs	r3, #4
 8000372:	613b      	str	r3, [r7, #16]
	gpio_uart.Mode = GPIO_MODE_AF_PP;
 8000374:	2302      	movs	r3, #2
 8000376:	617b      	str	r3, [r7, #20]
	gpio_uart.Pull = GPIO_PULLUP;
 8000378:	2301      	movs	r3, #1
 800037a:	61bb      	str	r3, [r7, #24]
	gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 800037c:	2302      	movs	r3, #2
 800037e:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 8000380:	f107 0310 	add.w	r3, r7, #16
 8000384:	4619      	mov	r1, r3
 8000386:	480c      	ldr	r0, [pc, #48]	; (80003b8 <HAL_UART_MspInit+0x80>)
 8000388:	f000 f9c0 	bl	800070c <HAL_GPIO_Init>

	gpio_uart.Pin = GPIO_PIN_3;	// UART_RX
 800038c:	2308      	movs	r3, #8
 800038e:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 8000390:	f107 0310 	add.w	r3, r7, #16
 8000394:	4619      	mov	r1, r3
 8000396:	4808      	ldr	r0, [pc, #32]	; (80003b8 <HAL_UART_MspInit+0x80>)
 8000398:	f000 f9b8 	bl	800070c <HAL_GPIO_Init>



	// 3. Enable the IRQ and set up the priority (NVIC settings)
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 800039c:	2026      	movs	r0, #38	; 0x26
 800039e:	f000 f98e 	bl	80006be <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART2_IRQn, 15, 0);
 80003a2:	2200      	movs	r2, #0
 80003a4:	210f      	movs	r1, #15
 80003a6:	2026      	movs	r0, #38	; 0x26
 80003a8:	f000 f96d 	bl	8000686 <HAL_NVIC_SetPriority>
}
 80003ac:	bf00      	nop
 80003ae:	3720      	adds	r7, #32
 80003b0:	46bd      	mov	sp, r7
 80003b2:	bd80      	pop	{r7, pc}
 80003b4:	40021000 	.word	0x40021000
 80003b8:	40010800 	.word	0x40010800

080003bc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80003c0:	bf00      	nop
 80003c2:	46bd      	mov	sp, r7
 80003c4:	bc80      	pop	{r7}
 80003c6:	4770      	bx	lr

080003c8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80003c8:	f7ff fff8 	bl	80003bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003cc:	480b      	ldr	r0, [pc, #44]	; (80003fc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80003ce:	490c      	ldr	r1, [pc, #48]	; (8000400 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80003d0:	4a0c      	ldr	r2, [pc, #48]	; (8000404 <LoopFillZerobss+0x16>)
  movs r3, #0
 80003d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003d4:	e002      	b.n	80003dc <LoopCopyDataInit>

080003d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003da:	3304      	adds	r3, #4

080003dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003e0:	d3f9      	bcc.n	80003d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003e2:	4a09      	ldr	r2, [pc, #36]	; (8000408 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80003e4:	4c09      	ldr	r4, [pc, #36]	; (800040c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80003e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003e8:	e001      	b.n	80003ee <LoopFillZerobss>

080003ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003ec:	3204      	adds	r2, #4

080003ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003f0:	d3fb      	bcc.n	80003ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80003f2:	f001 f981 	bl	80016f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003f6:	f7ff feb9 	bl	800016c <main>
  bx lr
 80003fa:	4770      	bx	lr
  ldr r0, =_sdata
 80003fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000400:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000404:	080017bc 	.word	0x080017bc
  ldr r2, =_sbss
 8000408:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 800040c:	20000078 	.word	0x20000078

08000410 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000410:	e7fe      	b.n	8000410 <ADC1_2_IRQHandler>
	...

08000414 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000418:	4b08      	ldr	r3, [pc, #32]	; (800043c <HAL_Init+0x28>)
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	4a07      	ldr	r2, [pc, #28]	; (800043c <HAL_Init+0x28>)
 800041e:	f043 0310 	orr.w	r3, r3, #16
 8000422:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000424:	2003      	movs	r0, #3
 8000426:	f000 f923 	bl	8000670 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800042a:	200f      	movs	r0, #15
 800042c:	f000 f808 	bl	8000440 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000430:	f7ff ff60 	bl	80002f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000434:	2300      	movs	r3, #0
}
 8000436:	4618      	mov	r0, r3
 8000438:	bd80      	pop	{r7, pc}
 800043a:	bf00      	nop
 800043c:	40022000 	.word	0x40022000

08000440 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	b082      	sub	sp, #8
 8000444:	af00      	add	r7, sp, #0
 8000446:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000448:	4b12      	ldr	r3, [pc, #72]	; (8000494 <HAL_InitTick+0x54>)
 800044a:	681a      	ldr	r2, [r3, #0]
 800044c:	4b12      	ldr	r3, [pc, #72]	; (8000498 <HAL_InitTick+0x58>)
 800044e:	781b      	ldrb	r3, [r3, #0]
 8000450:	4619      	mov	r1, r3
 8000452:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000456:	fbb3 f3f1 	udiv	r3, r3, r1
 800045a:	fbb2 f3f3 	udiv	r3, r2, r3
 800045e:	4618      	mov	r0, r3
 8000460:	f000 f93b 	bl	80006da <HAL_SYSTICK_Config>
 8000464:	4603      	mov	r3, r0
 8000466:	2b00      	cmp	r3, #0
 8000468:	d001      	beq.n	800046e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800046a:	2301      	movs	r3, #1
 800046c:	e00e      	b.n	800048c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	2b0f      	cmp	r3, #15
 8000472:	d80a      	bhi.n	800048a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000474:	2200      	movs	r2, #0
 8000476:	6879      	ldr	r1, [r7, #4]
 8000478:	f04f 30ff 	mov.w	r0, #4294967295
 800047c:	f000 f903 	bl	8000686 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000480:	4a06      	ldr	r2, [pc, #24]	; (800049c <HAL_InitTick+0x5c>)
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000486:	2300      	movs	r3, #0
 8000488:	e000      	b.n	800048c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800048a:	2301      	movs	r3, #1
}
 800048c:	4618      	mov	r0, r3
 800048e:	3708      	adds	r7, #8
 8000490:	46bd      	mov	sp, r7
 8000492:	bd80      	pop	{r7, pc}
 8000494:	20000004 	.word	0x20000004
 8000498:	2000000c 	.word	0x2000000c
 800049c:	20000008 	.word	0x20000008

080004a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80004a0:	b480      	push	{r7}
 80004a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80004a4:	4b05      	ldr	r3, [pc, #20]	; (80004bc <HAL_IncTick+0x1c>)
 80004a6:	781b      	ldrb	r3, [r3, #0]
 80004a8:	461a      	mov	r2, r3
 80004aa:	4b05      	ldr	r3, [pc, #20]	; (80004c0 <HAL_IncTick+0x20>)
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	4413      	add	r3, r2
 80004b0:	4a03      	ldr	r2, [pc, #12]	; (80004c0 <HAL_IncTick+0x20>)
 80004b2:	6013      	str	r3, [r2, #0]
}
 80004b4:	bf00      	nop
 80004b6:	46bd      	mov	sp, r7
 80004b8:	bc80      	pop	{r7}
 80004ba:	4770      	bx	lr
 80004bc:	2000000c 	.word	0x2000000c
 80004c0:	20000074 	.word	0x20000074

080004c4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80004c4:	b480      	push	{r7}
 80004c6:	af00      	add	r7, sp, #0
  return uwTick;
 80004c8:	4b02      	ldr	r3, [pc, #8]	; (80004d4 <HAL_GetTick+0x10>)
 80004ca:	681b      	ldr	r3, [r3, #0]
}
 80004cc:	4618      	mov	r0, r3
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bc80      	pop	{r7}
 80004d2:	4770      	bx	lr
 80004d4:	20000074 	.word	0x20000074

080004d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80004d8:	b480      	push	{r7}
 80004da:	b085      	sub	sp, #20
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	f003 0307 	and.w	r3, r3, #7
 80004e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80004e8:	4b0c      	ldr	r3, [pc, #48]	; (800051c <__NVIC_SetPriorityGrouping+0x44>)
 80004ea:	68db      	ldr	r3, [r3, #12]
 80004ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80004ee:	68ba      	ldr	r2, [r7, #8]
 80004f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80004f4:	4013      	ands	r3, r2
 80004f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80004f8:	68fb      	ldr	r3, [r7, #12]
 80004fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80004fc:	68bb      	ldr	r3, [r7, #8]
 80004fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000500:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000504:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000508:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800050a:	4a04      	ldr	r2, [pc, #16]	; (800051c <__NVIC_SetPriorityGrouping+0x44>)
 800050c:	68bb      	ldr	r3, [r7, #8]
 800050e:	60d3      	str	r3, [r2, #12]
}
 8000510:	bf00      	nop
 8000512:	3714      	adds	r7, #20
 8000514:	46bd      	mov	sp, r7
 8000516:	bc80      	pop	{r7}
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop
 800051c:	e000ed00 	.word	0xe000ed00

08000520 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000524:	4b04      	ldr	r3, [pc, #16]	; (8000538 <__NVIC_GetPriorityGrouping+0x18>)
 8000526:	68db      	ldr	r3, [r3, #12]
 8000528:	0a1b      	lsrs	r3, r3, #8
 800052a:	f003 0307 	and.w	r3, r3, #7
}
 800052e:	4618      	mov	r0, r3
 8000530:	46bd      	mov	sp, r7
 8000532:	bc80      	pop	{r7}
 8000534:	4770      	bx	lr
 8000536:	bf00      	nop
 8000538:	e000ed00 	.word	0xe000ed00

0800053c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800053c:	b480      	push	{r7}
 800053e:	b083      	sub	sp, #12
 8000540:	af00      	add	r7, sp, #0
 8000542:	4603      	mov	r3, r0
 8000544:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800054a:	2b00      	cmp	r3, #0
 800054c:	db0b      	blt.n	8000566 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800054e:	79fb      	ldrb	r3, [r7, #7]
 8000550:	f003 021f 	and.w	r2, r3, #31
 8000554:	4906      	ldr	r1, [pc, #24]	; (8000570 <__NVIC_EnableIRQ+0x34>)
 8000556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800055a:	095b      	lsrs	r3, r3, #5
 800055c:	2001      	movs	r0, #1
 800055e:	fa00 f202 	lsl.w	r2, r0, r2
 8000562:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000566:	bf00      	nop
 8000568:	370c      	adds	r7, #12
 800056a:	46bd      	mov	sp, r7
 800056c:	bc80      	pop	{r7}
 800056e:	4770      	bx	lr
 8000570:	e000e100 	.word	0xe000e100

08000574 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000574:	b480      	push	{r7}
 8000576:	b083      	sub	sp, #12
 8000578:	af00      	add	r7, sp, #0
 800057a:	4603      	mov	r3, r0
 800057c:	6039      	str	r1, [r7, #0]
 800057e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000580:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000584:	2b00      	cmp	r3, #0
 8000586:	db0a      	blt.n	800059e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000588:	683b      	ldr	r3, [r7, #0]
 800058a:	b2da      	uxtb	r2, r3
 800058c:	490c      	ldr	r1, [pc, #48]	; (80005c0 <__NVIC_SetPriority+0x4c>)
 800058e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000592:	0112      	lsls	r2, r2, #4
 8000594:	b2d2      	uxtb	r2, r2
 8000596:	440b      	add	r3, r1
 8000598:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800059c:	e00a      	b.n	80005b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800059e:	683b      	ldr	r3, [r7, #0]
 80005a0:	b2da      	uxtb	r2, r3
 80005a2:	4908      	ldr	r1, [pc, #32]	; (80005c4 <__NVIC_SetPriority+0x50>)
 80005a4:	79fb      	ldrb	r3, [r7, #7]
 80005a6:	f003 030f 	and.w	r3, r3, #15
 80005aa:	3b04      	subs	r3, #4
 80005ac:	0112      	lsls	r2, r2, #4
 80005ae:	b2d2      	uxtb	r2, r2
 80005b0:	440b      	add	r3, r1
 80005b2:	761a      	strb	r2, [r3, #24]
}
 80005b4:	bf00      	nop
 80005b6:	370c      	adds	r7, #12
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bc80      	pop	{r7}
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop
 80005c0:	e000e100 	.word	0xe000e100
 80005c4:	e000ed00 	.word	0xe000ed00

080005c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005c8:	b480      	push	{r7}
 80005ca:	b089      	sub	sp, #36	; 0x24
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	60f8      	str	r0, [r7, #12]
 80005d0:	60b9      	str	r1, [r7, #8]
 80005d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	f003 0307 	and.w	r3, r3, #7
 80005da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005dc:	69fb      	ldr	r3, [r7, #28]
 80005de:	f1c3 0307 	rsb	r3, r3, #7
 80005e2:	2b04      	cmp	r3, #4
 80005e4:	bf28      	it	cs
 80005e6:	2304      	movcs	r3, #4
 80005e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005ea:	69fb      	ldr	r3, [r7, #28]
 80005ec:	3304      	adds	r3, #4
 80005ee:	2b06      	cmp	r3, #6
 80005f0:	d902      	bls.n	80005f8 <NVIC_EncodePriority+0x30>
 80005f2:	69fb      	ldr	r3, [r7, #28]
 80005f4:	3b03      	subs	r3, #3
 80005f6:	e000      	b.n	80005fa <NVIC_EncodePriority+0x32>
 80005f8:	2300      	movs	r3, #0
 80005fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005fc:	f04f 32ff 	mov.w	r2, #4294967295
 8000600:	69bb      	ldr	r3, [r7, #24]
 8000602:	fa02 f303 	lsl.w	r3, r2, r3
 8000606:	43da      	mvns	r2, r3
 8000608:	68bb      	ldr	r3, [r7, #8]
 800060a:	401a      	ands	r2, r3
 800060c:	697b      	ldr	r3, [r7, #20]
 800060e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000610:	f04f 31ff 	mov.w	r1, #4294967295
 8000614:	697b      	ldr	r3, [r7, #20]
 8000616:	fa01 f303 	lsl.w	r3, r1, r3
 800061a:	43d9      	mvns	r1, r3
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000620:	4313      	orrs	r3, r2
         );
}
 8000622:	4618      	mov	r0, r3
 8000624:	3724      	adds	r7, #36	; 0x24
 8000626:	46bd      	mov	sp, r7
 8000628:	bc80      	pop	{r7}
 800062a:	4770      	bx	lr

0800062c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	3b01      	subs	r3, #1
 8000638:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800063c:	d301      	bcc.n	8000642 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800063e:	2301      	movs	r3, #1
 8000640:	e00f      	b.n	8000662 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000642:	4a0a      	ldr	r2, [pc, #40]	; (800066c <SysTick_Config+0x40>)
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	3b01      	subs	r3, #1
 8000648:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800064a:	210f      	movs	r1, #15
 800064c:	f04f 30ff 	mov.w	r0, #4294967295
 8000650:	f7ff ff90 	bl	8000574 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000654:	4b05      	ldr	r3, [pc, #20]	; (800066c <SysTick_Config+0x40>)
 8000656:	2200      	movs	r2, #0
 8000658:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800065a:	4b04      	ldr	r3, [pc, #16]	; (800066c <SysTick_Config+0x40>)
 800065c:	2207      	movs	r2, #7
 800065e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000660:	2300      	movs	r3, #0
}
 8000662:	4618      	mov	r0, r3
 8000664:	3708      	adds	r7, #8
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	e000e010 	.word	0xe000e010

08000670 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b082      	sub	sp, #8
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000678:	6878      	ldr	r0, [r7, #4]
 800067a:	f7ff ff2d 	bl	80004d8 <__NVIC_SetPriorityGrouping>
}
 800067e:	bf00      	nop
 8000680:	3708      	adds	r7, #8
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}

08000686 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000686:	b580      	push	{r7, lr}
 8000688:	b086      	sub	sp, #24
 800068a:	af00      	add	r7, sp, #0
 800068c:	4603      	mov	r3, r0
 800068e:	60b9      	str	r1, [r7, #8]
 8000690:	607a      	str	r2, [r7, #4]
 8000692:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000694:	2300      	movs	r3, #0
 8000696:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000698:	f7ff ff42 	bl	8000520 <__NVIC_GetPriorityGrouping>
 800069c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800069e:	687a      	ldr	r2, [r7, #4]
 80006a0:	68b9      	ldr	r1, [r7, #8]
 80006a2:	6978      	ldr	r0, [r7, #20]
 80006a4:	f7ff ff90 	bl	80005c8 <NVIC_EncodePriority>
 80006a8:	4602      	mov	r2, r0
 80006aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006ae:	4611      	mov	r1, r2
 80006b0:	4618      	mov	r0, r3
 80006b2:	f7ff ff5f 	bl	8000574 <__NVIC_SetPriority>
}
 80006b6:	bf00      	nop
 80006b8:	3718      	adds	r7, #24
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}

080006be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006be:	b580      	push	{r7, lr}
 80006c0:	b082      	sub	sp, #8
 80006c2:	af00      	add	r7, sp, #0
 80006c4:	4603      	mov	r3, r0
 80006c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80006c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006cc:	4618      	mov	r0, r3
 80006ce:	f7ff ff35 	bl	800053c <__NVIC_EnableIRQ>
}
 80006d2:	bf00      	nop
 80006d4:	3708      	adds	r7, #8
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}

080006da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80006da:	b580      	push	{r7, lr}
 80006dc:	b082      	sub	sp, #8
 80006de:	af00      	add	r7, sp, #0
 80006e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80006e2:	6878      	ldr	r0, [r7, #4]
 80006e4:	f7ff ffa2 	bl	800062c <SysTick_Config>
 80006e8:	4603      	mov	r3, r0
}
 80006ea:	4618      	mov	r0, r3
 80006ec:	3708      	adds	r7, #8
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}

080006f2 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80006f2:	b580      	push	{r7, lr}
 80006f4:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80006f6:	f000 f802 	bl	80006fe <HAL_SYSTICK_Callback>
}
 80006fa:	bf00      	nop
 80006fc:	bd80      	pop	{r7, pc}

080006fe <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80006fe:	b480      	push	{r7}
 8000700:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000702:	bf00      	nop
 8000704:	46bd      	mov	sp, r7
 8000706:	bc80      	pop	{r7}
 8000708:	4770      	bx	lr
	...

0800070c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800070c:	b480      	push	{r7}
 800070e:	b08b      	sub	sp, #44	; 0x2c
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
 8000714:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000716:	2300      	movs	r3, #0
 8000718:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800071a:	2300      	movs	r3, #0
 800071c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800071e:	e169      	b.n	80009f4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000720:	2201      	movs	r2, #1
 8000722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000724:	fa02 f303 	lsl.w	r3, r2, r3
 8000728:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800072a:	683b      	ldr	r3, [r7, #0]
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	69fa      	ldr	r2, [r7, #28]
 8000730:	4013      	ands	r3, r2
 8000732:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000734:	69ba      	ldr	r2, [r7, #24]
 8000736:	69fb      	ldr	r3, [r7, #28]
 8000738:	429a      	cmp	r2, r3
 800073a:	f040 8158 	bne.w	80009ee <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800073e:	683b      	ldr	r3, [r7, #0]
 8000740:	685b      	ldr	r3, [r3, #4]
 8000742:	4a9a      	ldr	r2, [pc, #616]	; (80009ac <HAL_GPIO_Init+0x2a0>)
 8000744:	4293      	cmp	r3, r2
 8000746:	d05e      	beq.n	8000806 <HAL_GPIO_Init+0xfa>
 8000748:	4a98      	ldr	r2, [pc, #608]	; (80009ac <HAL_GPIO_Init+0x2a0>)
 800074a:	4293      	cmp	r3, r2
 800074c:	d875      	bhi.n	800083a <HAL_GPIO_Init+0x12e>
 800074e:	4a98      	ldr	r2, [pc, #608]	; (80009b0 <HAL_GPIO_Init+0x2a4>)
 8000750:	4293      	cmp	r3, r2
 8000752:	d058      	beq.n	8000806 <HAL_GPIO_Init+0xfa>
 8000754:	4a96      	ldr	r2, [pc, #600]	; (80009b0 <HAL_GPIO_Init+0x2a4>)
 8000756:	4293      	cmp	r3, r2
 8000758:	d86f      	bhi.n	800083a <HAL_GPIO_Init+0x12e>
 800075a:	4a96      	ldr	r2, [pc, #600]	; (80009b4 <HAL_GPIO_Init+0x2a8>)
 800075c:	4293      	cmp	r3, r2
 800075e:	d052      	beq.n	8000806 <HAL_GPIO_Init+0xfa>
 8000760:	4a94      	ldr	r2, [pc, #592]	; (80009b4 <HAL_GPIO_Init+0x2a8>)
 8000762:	4293      	cmp	r3, r2
 8000764:	d869      	bhi.n	800083a <HAL_GPIO_Init+0x12e>
 8000766:	4a94      	ldr	r2, [pc, #592]	; (80009b8 <HAL_GPIO_Init+0x2ac>)
 8000768:	4293      	cmp	r3, r2
 800076a:	d04c      	beq.n	8000806 <HAL_GPIO_Init+0xfa>
 800076c:	4a92      	ldr	r2, [pc, #584]	; (80009b8 <HAL_GPIO_Init+0x2ac>)
 800076e:	4293      	cmp	r3, r2
 8000770:	d863      	bhi.n	800083a <HAL_GPIO_Init+0x12e>
 8000772:	4a92      	ldr	r2, [pc, #584]	; (80009bc <HAL_GPIO_Init+0x2b0>)
 8000774:	4293      	cmp	r3, r2
 8000776:	d046      	beq.n	8000806 <HAL_GPIO_Init+0xfa>
 8000778:	4a90      	ldr	r2, [pc, #576]	; (80009bc <HAL_GPIO_Init+0x2b0>)
 800077a:	4293      	cmp	r3, r2
 800077c:	d85d      	bhi.n	800083a <HAL_GPIO_Init+0x12e>
 800077e:	2b12      	cmp	r3, #18
 8000780:	d82a      	bhi.n	80007d8 <HAL_GPIO_Init+0xcc>
 8000782:	2b12      	cmp	r3, #18
 8000784:	d859      	bhi.n	800083a <HAL_GPIO_Init+0x12e>
 8000786:	a201      	add	r2, pc, #4	; (adr r2, 800078c <HAL_GPIO_Init+0x80>)
 8000788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800078c:	08000807 	.word	0x08000807
 8000790:	080007e1 	.word	0x080007e1
 8000794:	080007f3 	.word	0x080007f3
 8000798:	08000835 	.word	0x08000835
 800079c:	0800083b 	.word	0x0800083b
 80007a0:	0800083b 	.word	0x0800083b
 80007a4:	0800083b 	.word	0x0800083b
 80007a8:	0800083b 	.word	0x0800083b
 80007ac:	0800083b 	.word	0x0800083b
 80007b0:	0800083b 	.word	0x0800083b
 80007b4:	0800083b 	.word	0x0800083b
 80007b8:	0800083b 	.word	0x0800083b
 80007bc:	0800083b 	.word	0x0800083b
 80007c0:	0800083b 	.word	0x0800083b
 80007c4:	0800083b 	.word	0x0800083b
 80007c8:	0800083b 	.word	0x0800083b
 80007cc:	0800083b 	.word	0x0800083b
 80007d0:	080007e9 	.word	0x080007e9
 80007d4:	080007fd 	.word	0x080007fd
 80007d8:	4a79      	ldr	r2, [pc, #484]	; (80009c0 <HAL_GPIO_Init+0x2b4>)
 80007da:	4293      	cmp	r3, r2
 80007dc:	d013      	beq.n	8000806 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80007de:	e02c      	b.n	800083a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	68db      	ldr	r3, [r3, #12]
 80007e4:	623b      	str	r3, [r7, #32]
          break;
 80007e6:	e029      	b.n	800083c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80007e8:	683b      	ldr	r3, [r7, #0]
 80007ea:	68db      	ldr	r3, [r3, #12]
 80007ec:	3304      	adds	r3, #4
 80007ee:	623b      	str	r3, [r7, #32]
          break;
 80007f0:	e024      	b.n	800083c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	68db      	ldr	r3, [r3, #12]
 80007f6:	3308      	adds	r3, #8
 80007f8:	623b      	str	r3, [r7, #32]
          break;
 80007fa:	e01f      	b.n	800083c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80007fc:	683b      	ldr	r3, [r7, #0]
 80007fe:	68db      	ldr	r3, [r3, #12]
 8000800:	330c      	adds	r3, #12
 8000802:	623b      	str	r3, [r7, #32]
          break;
 8000804:	e01a      	b.n	800083c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000806:	683b      	ldr	r3, [r7, #0]
 8000808:	689b      	ldr	r3, [r3, #8]
 800080a:	2b00      	cmp	r3, #0
 800080c:	d102      	bne.n	8000814 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800080e:	2304      	movs	r3, #4
 8000810:	623b      	str	r3, [r7, #32]
          break;
 8000812:	e013      	b.n	800083c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000814:	683b      	ldr	r3, [r7, #0]
 8000816:	689b      	ldr	r3, [r3, #8]
 8000818:	2b01      	cmp	r3, #1
 800081a:	d105      	bne.n	8000828 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800081c:	2308      	movs	r3, #8
 800081e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	69fa      	ldr	r2, [r7, #28]
 8000824:	611a      	str	r2, [r3, #16]
          break;
 8000826:	e009      	b.n	800083c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000828:	2308      	movs	r3, #8
 800082a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	69fa      	ldr	r2, [r7, #28]
 8000830:	615a      	str	r2, [r3, #20]
          break;
 8000832:	e003      	b.n	800083c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000834:	2300      	movs	r3, #0
 8000836:	623b      	str	r3, [r7, #32]
          break;
 8000838:	e000      	b.n	800083c <HAL_GPIO_Init+0x130>
          break;
 800083a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800083c:	69bb      	ldr	r3, [r7, #24]
 800083e:	2bff      	cmp	r3, #255	; 0xff
 8000840:	d801      	bhi.n	8000846 <HAL_GPIO_Init+0x13a>
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	e001      	b.n	800084a <HAL_GPIO_Init+0x13e>
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	3304      	adds	r3, #4
 800084a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800084c:	69bb      	ldr	r3, [r7, #24]
 800084e:	2bff      	cmp	r3, #255	; 0xff
 8000850:	d802      	bhi.n	8000858 <HAL_GPIO_Init+0x14c>
 8000852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000854:	009b      	lsls	r3, r3, #2
 8000856:	e002      	b.n	800085e <HAL_GPIO_Init+0x152>
 8000858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800085a:	3b08      	subs	r3, #8
 800085c:	009b      	lsls	r3, r3, #2
 800085e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000860:	697b      	ldr	r3, [r7, #20]
 8000862:	681a      	ldr	r2, [r3, #0]
 8000864:	210f      	movs	r1, #15
 8000866:	693b      	ldr	r3, [r7, #16]
 8000868:	fa01 f303 	lsl.w	r3, r1, r3
 800086c:	43db      	mvns	r3, r3
 800086e:	401a      	ands	r2, r3
 8000870:	6a39      	ldr	r1, [r7, #32]
 8000872:	693b      	ldr	r3, [r7, #16]
 8000874:	fa01 f303 	lsl.w	r3, r1, r3
 8000878:	431a      	orrs	r2, r3
 800087a:	697b      	ldr	r3, [r7, #20]
 800087c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	685b      	ldr	r3, [r3, #4]
 8000882:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000886:	2b00      	cmp	r3, #0
 8000888:	f000 80b1 	beq.w	80009ee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800088c:	4b4d      	ldr	r3, [pc, #308]	; (80009c4 <HAL_GPIO_Init+0x2b8>)
 800088e:	699b      	ldr	r3, [r3, #24]
 8000890:	4a4c      	ldr	r2, [pc, #304]	; (80009c4 <HAL_GPIO_Init+0x2b8>)
 8000892:	f043 0301 	orr.w	r3, r3, #1
 8000896:	6193      	str	r3, [r2, #24]
 8000898:	4b4a      	ldr	r3, [pc, #296]	; (80009c4 <HAL_GPIO_Init+0x2b8>)
 800089a:	699b      	ldr	r3, [r3, #24]
 800089c:	f003 0301 	and.w	r3, r3, #1
 80008a0:	60bb      	str	r3, [r7, #8]
 80008a2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80008a4:	4a48      	ldr	r2, [pc, #288]	; (80009c8 <HAL_GPIO_Init+0x2bc>)
 80008a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008a8:	089b      	lsrs	r3, r3, #2
 80008aa:	3302      	adds	r3, #2
 80008ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008b0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80008b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008b4:	f003 0303 	and.w	r3, r3, #3
 80008b8:	009b      	lsls	r3, r3, #2
 80008ba:	220f      	movs	r2, #15
 80008bc:	fa02 f303 	lsl.w	r3, r2, r3
 80008c0:	43db      	mvns	r3, r3
 80008c2:	68fa      	ldr	r2, [r7, #12]
 80008c4:	4013      	ands	r3, r2
 80008c6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	4a40      	ldr	r2, [pc, #256]	; (80009cc <HAL_GPIO_Init+0x2c0>)
 80008cc:	4293      	cmp	r3, r2
 80008ce:	d013      	beq.n	80008f8 <HAL_GPIO_Init+0x1ec>
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	4a3f      	ldr	r2, [pc, #252]	; (80009d0 <HAL_GPIO_Init+0x2c4>)
 80008d4:	4293      	cmp	r3, r2
 80008d6:	d00d      	beq.n	80008f4 <HAL_GPIO_Init+0x1e8>
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	4a3e      	ldr	r2, [pc, #248]	; (80009d4 <HAL_GPIO_Init+0x2c8>)
 80008dc:	4293      	cmp	r3, r2
 80008de:	d007      	beq.n	80008f0 <HAL_GPIO_Init+0x1e4>
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	4a3d      	ldr	r2, [pc, #244]	; (80009d8 <HAL_GPIO_Init+0x2cc>)
 80008e4:	4293      	cmp	r3, r2
 80008e6:	d101      	bne.n	80008ec <HAL_GPIO_Init+0x1e0>
 80008e8:	2303      	movs	r3, #3
 80008ea:	e006      	b.n	80008fa <HAL_GPIO_Init+0x1ee>
 80008ec:	2304      	movs	r3, #4
 80008ee:	e004      	b.n	80008fa <HAL_GPIO_Init+0x1ee>
 80008f0:	2302      	movs	r3, #2
 80008f2:	e002      	b.n	80008fa <HAL_GPIO_Init+0x1ee>
 80008f4:	2301      	movs	r3, #1
 80008f6:	e000      	b.n	80008fa <HAL_GPIO_Init+0x1ee>
 80008f8:	2300      	movs	r3, #0
 80008fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80008fc:	f002 0203 	and.w	r2, r2, #3
 8000900:	0092      	lsls	r2, r2, #2
 8000902:	4093      	lsls	r3, r2
 8000904:	68fa      	ldr	r2, [r7, #12]
 8000906:	4313      	orrs	r3, r2
 8000908:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800090a:	492f      	ldr	r1, [pc, #188]	; (80009c8 <HAL_GPIO_Init+0x2bc>)
 800090c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800090e:	089b      	lsrs	r3, r3, #2
 8000910:	3302      	adds	r3, #2
 8000912:	68fa      	ldr	r2, [r7, #12]
 8000914:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	685b      	ldr	r3, [r3, #4]
 800091c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000920:	2b00      	cmp	r3, #0
 8000922:	d006      	beq.n	8000932 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000924:	4b2d      	ldr	r3, [pc, #180]	; (80009dc <HAL_GPIO_Init+0x2d0>)
 8000926:	689a      	ldr	r2, [r3, #8]
 8000928:	492c      	ldr	r1, [pc, #176]	; (80009dc <HAL_GPIO_Init+0x2d0>)
 800092a:	69bb      	ldr	r3, [r7, #24]
 800092c:	4313      	orrs	r3, r2
 800092e:	608b      	str	r3, [r1, #8]
 8000930:	e006      	b.n	8000940 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000932:	4b2a      	ldr	r3, [pc, #168]	; (80009dc <HAL_GPIO_Init+0x2d0>)
 8000934:	689a      	ldr	r2, [r3, #8]
 8000936:	69bb      	ldr	r3, [r7, #24]
 8000938:	43db      	mvns	r3, r3
 800093a:	4928      	ldr	r1, [pc, #160]	; (80009dc <HAL_GPIO_Init+0x2d0>)
 800093c:	4013      	ands	r3, r2
 800093e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	685b      	ldr	r3, [r3, #4]
 8000944:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000948:	2b00      	cmp	r3, #0
 800094a:	d006      	beq.n	800095a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800094c:	4b23      	ldr	r3, [pc, #140]	; (80009dc <HAL_GPIO_Init+0x2d0>)
 800094e:	68da      	ldr	r2, [r3, #12]
 8000950:	4922      	ldr	r1, [pc, #136]	; (80009dc <HAL_GPIO_Init+0x2d0>)
 8000952:	69bb      	ldr	r3, [r7, #24]
 8000954:	4313      	orrs	r3, r2
 8000956:	60cb      	str	r3, [r1, #12]
 8000958:	e006      	b.n	8000968 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800095a:	4b20      	ldr	r3, [pc, #128]	; (80009dc <HAL_GPIO_Init+0x2d0>)
 800095c:	68da      	ldr	r2, [r3, #12]
 800095e:	69bb      	ldr	r3, [r7, #24]
 8000960:	43db      	mvns	r3, r3
 8000962:	491e      	ldr	r1, [pc, #120]	; (80009dc <HAL_GPIO_Init+0x2d0>)
 8000964:	4013      	ands	r3, r2
 8000966:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000968:	683b      	ldr	r3, [r7, #0]
 800096a:	685b      	ldr	r3, [r3, #4]
 800096c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000970:	2b00      	cmp	r3, #0
 8000972:	d006      	beq.n	8000982 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000974:	4b19      	ldr	r3, [pc, #100]	; (80009dc <HAL_GPIO_Init+0x2d0>)
 8000976:	685a      	ldr	r2, [r3, #4]
 8000978:	4918      	ldr	r1, [pc, #96]	; (80009dc <HAL_GPIO_Init+0x2d0>)
 800097a:	69bb      	ldr	r3, [r7, #24]
 800097c:	4313      	orrs	r3, r2
 800097e:	604b      	str	r3, [r1, #4]
 8000980:	e006      	b.n	8000990 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000982:	4b16      	ldr	r3, [pc, #88]	; (80009dc <HAL_GPIO_Init+0x2d0>)
 8000984:	685a      	ldr	r2, [r3, #4]
 8000986:	69bb      	ldr	r3, [r7, #24]
 8000988:	43db      	mvns	r3, r3
 800098a:	4914      	ldr	r1, [pc, #80]	; (80009dc <HAL_GPIO_Init+0x2d0>)
 800098c:	4013      	ands	r3, r2
 800098e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	685b      	ldr	r3, [r3, #4]
 8000994:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000998:	2b00      	cmp	r3, #0
 800099a:	d021      	beq.n	80009e0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800099c:	4b0f      	ldr	r3, [pc, #60]	; (80009dc <HAL_GPIO_Init+0x2d0>)
 800099e:	681a      	ldr	r2, [r3, #0]
 80009a0:	490e      	ldr	r1, [pc, #56]	; (80009dc <HAL_GPIO_Init+0x2d0>)
 80009a2:	69bb      	ldr	r3, [r7, #24]
 80009a4:	4313      	orrs	r3, r2
 80009a6:	600b      	str	r3, [r1, #0]
 80009a8:	e021      	b.n	80009ee <HAL_GPIO_Init+0x2e2>
 80009aa:	bf00      	nop
 80009ac:	10320000 	.word	0x10320000
 80009b0:	10310000 	.word	0x10310000
 80009b4:	10220000 	.word	0x10220000
 80009b8:	10210000 	.word	0x10210000
 80009bc:	10120000 	.word	0x10120000
 80009c0:	10110000 	.word	0x10110000
 80009c4:	40021000 	.word	0x40021000
 80009c8:	40010000 	.word	0x40010000
 80009cc:	40010800 	.word	0x40010800
 80009d0:	40010c00 	.word	0x40010c00
 80009d4:	40011000 	.word	0x40011000
 80009d8:	40011400 	.word	0x40011400
 80009dc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80009e0:	4b0b      	ldr	r3, [pc, #44]	; (8000a10 <HAL_GPIO_Init+0x304>)
 80009e2:	681a      	ldr	r2, [r3, #0]
 80009e4:	69bb      	ldr	r3, [r7, #24]
 80009e6:	43db      	mvns	r3, r3
 80009e8:	4909      	ldr	r1, [pc, #36]	; (8000a10 <HAL_GPIO_Init+0x304>)
 80009ea:	4013      	ands	r3, r2
 80009ec:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80009ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009f0:	3301      	adds	r3, #1
 80009f2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009f4:	683b      	ldr	r3, [r7, #0]
 80009f6:	681a      	ldr	r2, [r3, #0]
 80009f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009fa:	fa22 f303 	lsr.w	r3, r2, r3
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	f47f ae8e 	bne.w	8000720 <HAL_GPIO_Init+0x14>
  }
}
 8000a04:	bf00      	nop
 8000a06:	bf00      	nop
 8000a08:	372c      	adds	r7, #44	; 0x2c
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bc80      	pop	{r7}
 8000a0e:	4770      	bx	lr
 8000a10:	40010400 	.word	0x40010400

08000a14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b086      	sub	sp, #24
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d101      	bne.n	8000a26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000a22:	2301      	movs	r3, #1
 8000a24:	e272      	b.n	8000f0c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	f003 0301 	and.w	r3, r3, #1
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	f000 8087 	beq.w	8000b42 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000a34:	4b92      	ldr	r3, [pc, #584]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000a36:	685b      	ldr	r3, [r3, #4]
 8000a38:	f003 030c 	and.w	r3, r3, #12
 8000a3c:	2b04      	cmp	r3, #4
 8000a3e:	d00c      	beq.n	8000a5a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000a40:	4b8f      	ldr	r3, [pc, #572]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000a42:	685b      	ldr	r3, [r3, #4]
 8000a44:	f003 030c 	and.w	r3, r3, #12
 8000a48:	2b08      	cmp	r3, #8
 8000a4a:	d112      	bne.n	8000a72 <HAL_RCC_OscConfig+0x5e>
 8000a4c:	4b8c      	ldr	r3, [pc, #560]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000a4e:	685b      	ldr	r3, [r3, #4]
 8000a50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a58:	d10b      	bne.n	8000a72 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a5a:	4b89      	ldr	r3, [pc, #548]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d06c      	beq.n	8000b40 <HAL_RCC_OscConfig+0x12c>
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	685b      	ldr	r3, [r3, #4]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d168      	bne.n	8000b40 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000a6e:	2301      	movs	r3, #1
 8000a70:	e24c      	b.n	8000f0c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	685b      	ldr	r3, [r3, #4]
 8000a76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a7a:	d106      	bne.n	8000a8a <HAL_RCC_OscConfig+0x76>
 8000a7c:	4b80      	ldr	r3, [pc, #512]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a7f      	ldr	r2, [pc, #508]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000a82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a86:	6013      	str	r3, [r2, #0]
 8000a88:	e02e      	b.n	8000ae8 <HAL_RCC_OscConfig+0xd4>
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	685b      	ldr	r3, [r3, #4]
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d10c      	bne.n	8000aac <HAL_RCC_OscConfig+0x98>
 8000a92:	4b7b      	ldr	r3, [pc, #492]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	4a7a      	ldr	r2, [pc, #488]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000a98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a9c:	6013      	str	r3, [r2, #0]
 8000a9e:	4b78      	ldr	r3, [pc, #480]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	4a77      	ldr	r2, [pc, #476]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000aa4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000aa8:	6013      	str	r3, [r2, #0]
 8000aaa:	e01d      	b.n	8000ae8 <HAL_RCC_OscConfig+0xd4>
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	685b      	ldr	r3, [r3, #4]
 8000ab0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ab4:	d10c      	bne.n	8000ad0 <HAL_RCC_OscConfig+0xbc>
 8000ab6:	4b72      	ldr	r3, [pc, #456]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	4a71      	ldr	r2, [pc, #452]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000abc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ac0:	6013      	str	r3, [r2, #0]
 8000ac2:	4b6f      	ldr	r3, [pc, #444]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	4a6e      	ldr	r2, [pc, #440]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000ac8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000acc:	6013      	str	r3, [r2, #0]
 8000ace:	e00b      	b.n	8000ae8 <HAL_RCC_OscConfig+0xd4>
 8000ad0:	4b6b      	ldr	r3, [pc, #428]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4a6a      	ldr	r2, [pc, #424]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000ad6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ada:	6013      	str	r3, [r2, #0]
 8000adc:	4b68      	ldr	r3, [pc, #416]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a67      	ldr	r2, [pc, #412]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000ae2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ae6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d013      	beq.n	8000b18 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000af0:	f7ff fce8 	bl	80004c4 <HAL_GetTick>
 8000af4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000af6:	e008      	b.n	8000b0a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000af8:	f7ff fce4 	bl	80004c4 <HAL_GetTick>
 8000afc:	4602      	mov	r2, r0
 8000afe:	693b      	ldr	r3, [r7, #16]
 8000b00:	1ad3      	subs	r3, r2, r3
 8000b02:	2b64      	cmp	r3, #100	; 0x64
 8000b04:	d901      	bls.n	8000b0a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000b06:	2303      	movs	r3, #3
 8000b08:	e200      	b.n	8000f0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b0a:	4b5d      	ldr	r3, [pc, #372]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d0f0      	beq.n	8000af8 <HAL_RCC_OscConfig+0xe4>
 8000b16:	e014      	b.n	8000b42 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b18:	f7ff fcd4 	bl	80004c4 <HAL_GetTick>
 8000b1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b1e:	e008      	b.n	8000b32 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b20:	f7ff fcd0 	bl	80004c4 <HAL_GetTick>
 8000b24:	4602      	mov	r2, r0
 8000b26:	693b      	ldr	r3, [r7, #16]
 8000b28:	1ad3      	subs	r3, r2, r3
 8000b2a:	2b64      	cmp	r3, #100	; 0x64
 8000b2c:	d901      	bls.n	8000b32 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000b2e:	2303      	movs	r3, #3
 8000b30:	e1ec      	b.n	8000f0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b32:	4b53      	ldr	r3, [pc, #332]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d1f0      	bne.n	8000b20 <HAL_RCC_OscConfig+0x10c>
 8000b3e:	e000      	b.n	8000b42 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	f003 0302 	and.w	r3, r3, #2
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d063      	beq.n	8000c16 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000b4e:	4b4c      	ldr	r3, [pc, #304]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000b50:	685b      	ldr	r3, [r3, #4]
 8000b52:	f003 030c 	and.w	r3, r3, #12
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d00b      	beq.n	8000b72 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000b5a:	4b49      	ldr	r3, [pc, #292]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000b5c:	685b      	ldr	r3, [r3, #4]
 8000b5e:	f003 030c 	and.w	r3, r3, #12
 8000b62:	2b08      	cmp	r3, #8
 8000b64:	d11c      	bne.n	8000ba0 <HAL_RCC_OscConfig+0x18c>
 8000b66:	4b46      	ldr	r3, [pc, #280]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000b68:	685b      	ldr	r3, [r3, #4]
 8000b6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d116      	bne.n	8000ba0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b72:	4b43      	ldr	r3, [pc, #268]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	f003 0302 	and.w	r3, r3, #2
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d005      	beq.n	8000b8a <HAL_RCC_OscConfig+0x176>
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	691b      	ldr	r3, [r3, #16]
 8000b82:	2b01      	cmp	r3, #1
 8000b84:	d001      	beq.n	8000b8a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000b86:	2301      	movs	r3, #1
 8000b88:	e1c0      	b.n	8000f0c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b8a:	4b3d      	ldr	r3, [pc, #244]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	695b      	ldr	r3, [r3, #20]
 8000b96:	00db      	lsls	r3, r3, #3
 8000b98:	4939      	ldr	r1, [pc, #228]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000b9a:	4313      	orrs	r3, r2
 8000b9c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b9e:	e03a      	b.n	8000c16 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	691b      	ldr	r3, [r3, #16]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d020      	beq.n	8000bea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ba8:	4b36      	ldr	r3, [pc, #216]	; (8000c84 <HAL_RCC_OscConfig+0x270>)
 8000baa:	2201      	movs	r2, #1
 8000bac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bae:	f7ff fc89 	bl	80004c4 <HAL_GetTick>
 8000bb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bb4:	e008      	b.n	8000bc8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bb6:	f7ff fc85 	bl	80004c4 <HAL_GetTick>
 8000bba:	4602      	mov	r2, r0
 8000bbc:	693b      	ldr	r3, [r7, #16]
 8000bbe:	1ad3      	subs	r3, r2, r3
 8000bc0:	2b02      	cmp	r3, #2
 8000bc2:	d901      	bls.n	8000bc8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000bc4:	2303      	movs	r3, #3
 8000bc6:	e1a1      	b.n	8000f0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bc8:	4b2d      	ldr	r3, [pc, #180]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	f003 0302 	and.w	r3, r3, #2
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d0f0      	beq.n	8000bb6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bd4:	4b2a      	ldr	r3, [pc, #168]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	695b      	ldr	r3, [r3, #20]
 8000be0:	00db      	lsls	r3, r3, #3
 8000be2:	4927      	ldr	r1, [pc, #156]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000be4:	4313      	orrs	r3, r2
 8000be6:	600b      	str	r3, [r1, #0]
 8000be8:	e015      	b.n	8000c16 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000bea:	4b26      	ldr	r3, [pc, #152]	; (8000c84 <HAL_RCC_OscConfig+0x270>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bf0:	f7ff fc68 	bl	80004c4 <HAL_GetTick>
 8000bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000bf6:	e008      	b.n	8000c0a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bf8:	f7ff fc64 	bl	80004c4 <HAL_GetTick>
 8000bfc:	4602      	mov	r2, r0
 8000bfe:	693b      	ldr	r3, [r7, #16]
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	2b02      	cmp	r3, #2
 8000c04:	d901      	bls.n	8000c0a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000c06:	2303      	movs	r3, #3
 8000c08:	e180      	b.n	8000f0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c0a:	4b1d      	ldr	r3, [pc, #116]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	f003 0302 	and.w	r3, r3, #2
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d1f0      	bne.n	8000bf8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	f003 0308 	and.w	r3, r3, #8
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d03a      	beq.n	8000c98 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	699b      	ldr	r3, [r3, #24]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d019      	beq.n	8000c5e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c2a:	4b17      	ldr	r3, [pc, #92]	; (8000c88 <HAL_RCC_OscConfig+0x274>)
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c30:	f7ff fc48 	bl	80004c4 <HAL_GetTick>
 8000c34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c36:	e008      	b.n	8000c4a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c38:	f7ff fc44 	bl	80004c4 <HAL_GetTick>
 8000c3c:	4602      	mov	r2, r0
 8000c3e:	693b      	ldr	r3, [r7, #16]
 8000c40:	1ad3      	subs	r3, r2, r3
 8000c42:	2b02      	cmp	r3, #2
 8000c44:	d901      	bls.n	8000c4a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000c46:	2303      	movs	r3, #3
 8000c48:	e160      	b.n	8000f0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c4a:	4b0d      	ldr	r3, [pc, #52]	; (8000c80 <HAL_RCC_OscConfig+0x26c>)
 8000c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c4e:	f003 0302 	and.w	r3, r3, #2
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d0f0      	beq.n	8000c38 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000c56:	2001      	movs	r0, #1
 8000c58:	f000 face 	bl	80011f8 <RCC_Delay>
 8000c5c:	e01c      	b.n	8000c98 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c5e:	4b0a      	ldr	r3, [pc, #40]	; (8000c88 <HAL_RCC_OscConfig+0x274>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c64:	f7ff fc2e 	bl	80004c4 <HAL_GetTick>
 8000c68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c6a:	e00f      	b.n	8000c8c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c6c:	f7ff fc2a 	bl	80004c4 <HAL_GetTick>
 8000c70:	4602      	mov	r2, r0
 8000c72:	693b      	ldr	r3, [r7, #16]
 8000c74:	1ad3      	subs	r3, r2, r3
 8000c76:	2b02      	cmp	r3, #2
 8000c78:	d908      	bls.n	8000c8c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000c7a:	2303      	movs	r3, #3
 8000c7c:	e146      	b.n	8000f0c <HAL_RCC_OscConfig+0x4f8>
 8000c7e:	bf00      	nop
 8000c80:	40021000 	.word	0x40021000
 8000c84:	42420000 	.word	0x42420000
 8000c88:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c8c:	4b92      	ldr	r3, [pc, #584]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c90:	f003 0302 	and.w	r3, r3, #2
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d1e9      	bne.n	8000c6c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	f003 0304 	and.w	r3, r3, #4
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	f000 80a6 	beq.w	8000df2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000caa:	4b8b      	ldr	r3, [pc, #556]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000cac:	69db      	ldr	r3, [r3, #28]
 8000cae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d10d      	bne.n	8000cd2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000cb6:	4b88      	ldr	r3, [pc, #544]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000cb8:	69db      	ldr	r3, [r3, #28]
 8000cba:	4a87      	ldr	r2, [pc, #540]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000cbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cc0:	61d3      	str	r3, [r2, #28]
 8000cc2:	4b85      	ldr	r3, [pc, #532]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000cc4:	69db      	ldr	r3, [r3, #28]
 8000cc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cca:	60bb      	str	r3, [r7, #8]
 8000ccc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cd2:	4b82      	ldr	r3, [pc, #520]	; (8000edc <HAL_RCC_OscConfig+0x4c8>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d118      	bne.n	8000d10 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000cde:	4b7f      	ldr	r3, [pc, #508]	; (8000edc <HAL_RCC_OscConfig+0x4c8>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	4a7e      	ldr	r2, [pc, #504]	; (8000edc <HAL_RCC_OscConfig+0x4c8>)
 8000ce4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ce8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000cea:	f7ff fbeb 	bl	80004c4 <HAL_GetTick>
 8000cee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cf0:	e008      	b.n	8000d04 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000cf2:	f7ff fbe7 	bl	80004c4 <HAL_GetTick>
 8000cf6:	4602      	mov	r2, r0
 8000cf8:	693b      	ldr	r3, [r7, #16]
 8000cfa:	1ad3      	subs	r3, r2, r3
 8000cfc:	2b64      	cmp	r3, #100	; 0x64
 8000cfe:	d901      	bls.n	8000d04 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000d00:	2303      	movs	r3, #3
 8000d02:	e103      	b.n	8000f0c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d04:	4b75      	ldr	r3, [pc, #468]	; (8000edc <HAL_RCC_OscConfig+0x4c8>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d0f0      	beq.n	8000cf2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	68db      	ldr	r3, [r3, #12]
 8000d14:	2b01      	cmp	r3, #1
 8000d16:	d106      	bne.n	8000d26 <HAL_RCC_OscConfig+0x312>
 8000d18:	4b6f      	ldr	r3, [pc, #444]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000d1a:	6a1b      	ldr	r3, [r3, #32]
 8000d1c:	4a6e      	ldr	r2, [pc, #440]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000d1e:	f043 0301 	orr.w	r3, r3, #1
 8000d22:	6213      	str	r3, [r2, #32]
 8000d24:	e02d      	b.n	8000d82 <HAL_RCC_OscConfig+0x36e>
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	68db      	ldr	r3, [r3, #12]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d10c      	bne.n	8000d48 <HAL_RCC_OscConfig+0x334>
 8000d2e:	4b6a      	ldr	r3, [pc, #424]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000d30:	6a1b      	ldr	r3, [r3, #32]
 8000d32:	4a69      	ldr	r2, [pc, #420]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000d34:	f023 0301 	bic.w	r3, r3, #1
 8000d38:	6213      	str	r3, [r2, #32]
 8000d3a:	4b67      	ldr	r3, [pc, #412]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000d3c:	6a1b      	ldr	r3, [r3, #32]
 8000d3e:	4a66      	ldr	r2, [pc, #408]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000d40:	f023 0304 	bic.w	r3, r3, #4
 8000d44:	6213      	str	r3, [r2, #32]
 8000d46:	e01c      	b.n	8000d82 <HAL_RCC_OscConfig+0x36e>
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	68db      	ldr	r3, [r3, #12]
 8000d4c:	2b05      	cmp	r3, #5
 8000d4e:	d10c      	bne.n	8000d6a <HAL_RCC_OscConfig+0x356>
 8000d50:	4b61      	ldr	r3, [pc, #388]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000d52:	6a1b      	ldr	r3, [r3, #32]
 8000d54:	4a60      	ldr	r2, [pc, #384]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000d56:	f043 0304 	orr.w	r3, r3, #4
 8000d5a:	6213      	str	r3, [r2, #32]
 8000d5c:	4b5e      	ldr	r3, [pc, #376]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000d5e:	6a1b      	ldr	r3, [r3, #32]
 8000d60:	4a5d      	ldr	r2, [pc, #372]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000d62:	f043 0301 	orr.w	r3, r3, #1
 8000d66:	6213      	str	r3, [r2, #32]
 8000d68:	e00b      	b.n	8000d82 <HAL_RCC_OscConfig+0x36e>
 8000d6a:	4b5b      	ldr	r3, [pc, #364]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000d6c:	6a1b      	ldr	r3, [r3, #32]
 8000d6e:	4a5a      	ldr	r2, [pc, #360]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000d70:	f023 0301 	bic.w	r3, r3, #1
 8000d74:	6213      	str	r3, [r2, #32]
 8000d76:	4b58      	ldr	r3, [pc, #352]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000d78:	6a1b      	ldr	r3, [r3, #32]
 8000d7a:	4a57      	ldr	r2, [pc, #348]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000d7c:	f023 0304 	bic.w	r3, r3, #4
 8000d80:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	68db      	ldr	r3, [r3, #12]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d015      	beq.n	8000db6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d8a:	f7ff fb9b 	bl	80004c4 <HAL_GetTick>
 8000d8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d90:	e00a      	b.n	8000da8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d92:	f7ff fb97 	bl	80004c4 <HAL_GetTick>
 8000d96:	4602      	mov	r2, r0
 8000d98:	693b      	ldr	r3, [r7, #16]
 8000d9a:	1ad3      	subs	r3, r2, r3
 8000d9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d901      	bls.n	8000da8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000da4:	2303      	movs	r3, #3
 8000da6:	e0b1      	b.n	8000f0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000da8:	4b4b      	ldr	r3, [pc, #300]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000daa:	6a1b      	ldr	r3, [r3, #32]
 8000dac:	f003 0302 	and.w	r3, r3, #2
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d0ee      	beq.n	8000d92 <HAL_RCC_OscConfig+0x37e>
 8000db4:	e014      	b.n	8000de0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000db6:	f7ff fb85 	bl	80004c4 <HAL_GetTick>
 8000dba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000dbc:	e00a      	b.n	8000dd4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000dbe:	f7ff fb81 	bl	80004c4 <HAL_GetTick>
 8000dc2:	4602      	mov	r2, r0
 8000dc4:	693b      	ldr	r3, [r7, #16]
 8000dc6:	1ad3      	subs	r3, r2, r3
 8000dc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	d901      	bls.n	8000dd4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000dd0:	2303      	movs	r3, #3
 8000dd2:	e09b      	b.n	8000f0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000dd4:	4b40      	ldr	r3, [pc, #256]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000dd6:	6a1b      	ldr	r3, [r3, #32]
 8000dd8:	f003 0302 	and.w	r3, r3, #2
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d1ee      	bne.n	8000dbe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000de0:	7dfb      	ldrb	r3, [r7, #23]
 8000de2:	2b01      	cmp	r3, #1
 8000de4:	d105      	bne.n	8000df2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000de6:	4b3c      	ldr	r3, [pc, #240]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000de8:	69db      	ldr	r3, [r3, #28]
 8000dea:	4a3b      	ldr	r2, [pc, #236]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000dec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000df0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	69db      	ldr	r3, [r3, #28]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	f000 8087 	beq.w	8000f0a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000dfc:	4b36      	ldr	r3, [pc, #216]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	f003 030c 	and.w	r3, r3, #12
 8000e04:	2b08      	cmp	r3, #8
 8000e06:	d061      	beq.n	8000ecc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	69db      	ldr	r3, [r3, #28]
 8000e0c:	2b02      	cmp	r3, #2
 8000e0e:	d146      	bne.n	8000e9e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e10:	4b33      	ldr	r3, [pc, #204]	; (8000ee0 <HAL_RCC_OscConfig+0x4cc>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e16:	f7ff fb55 	bl	80004c4 <HAL_GetTick>
 8000e1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e1c:	e008      	b.n	8000e30 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e1e:	f7ff fb51 	bl	80004c4 <HAL_GetTick>
 8000e22:	4602      	mov	r2, r0
 8000e24:	693b      	ldr	r3, [r7, #16]
 8000e26:	1ad3      	subs	r3, r2, r3
 8000e28:	2b02      	cmp	r3, #2
 8000e2a:	d901      	bls.n	8000e30 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000e2c:	2303      	movs	r3, #3
 8000e2e:	e06d      	b.n	8000f0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e30:	4b29      	ldr	r3, [pc, #164]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d1f0      	bne.n	8000e1e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	6a1b      	ldr	r3, [r3, #32]
 8000e40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e44:	d108      	bne.n	8000e58 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000e46:	4b24      	ldr	r3, [pc, #144]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	689b      	ldr	r3, [r3, #8]
 8000e52:	4921      	ldr	r1, [pc, #132]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000e54:	4313      	orrs	r3, r2
 8000e56:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e58:	4b1f      	ldr	r3, [pc, #124]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	6a19      	ldr	r1, [r3, #32]
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e68:	430b      	orrs	r3, r1
 8000e6a:	491b      	ldr	r1, [pc, #108]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000e6c:	4313      	orrs	r3, r2
 8000e6e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000e70:	4b1b      	ldr	r3, [pc, #108]	; (8000ee0 <HAL_RCC_OscConfig+0x4cc>)
 8000e72:	2201      	movs	r2, #1
 8000e74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e76:	f7ff fb25 	bl	80004c4 <HAL_GetTick>
 8000e7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e7c:	e008      	b.n	8000e90 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e7e:	f7ff fb21 	bl	80004c4 <HAL_GetTick>
 8000e82:	4602      	mov	r2, r0
 8000e84:	693b      	ldr	r3, [r7, #16]
 8000e86:	1ad3      	subs	r3, r2, r3
 8000e88:	2b02      	cmp	r3, #2
 8000e8a:	d901      	bls.n	8000e90 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000e8c:	2303      	movs	r3, #3
 8000e8e:	e03d      	b.n	8000f0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e90:	4b11      	ldr	r3, [pc, #68]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d0f0      	beq.n	8000e7e <HAL_RCC_OscConfig+0x46a>
 8000e9c:	e035      	b.n	8000f0a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e9e:	4b10      	ldr	r3, [pc, #64]	; (8000ee0 <HAL_RCC_OscConfig+0x4cc>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ea4:	f7ff fb0e 	bl	80004c4 <HAL_GetTick>
 8000ea8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000eaa:	e008      	b.n	8000ebe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000eac:	f7ff fb0a 	bl	80004c4 <HAL_GetTick>
 8000eb0:	4602      	mov	r2, r0
 8000eb2:	693b      	ldr	r3, [r7, #16]
 8000eb4:	1ad3      	subs	r3, r2, r3
 8000eb6:	2b02      	cmp	r3, #2
 8000eb8:	d901      	bls.n	8000ebe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000eba:	2303      	movs	r3, #3
 8000ebc:	e026      	b.n	8000f0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ebe:	4b06      	ldr	r3, [pc, #24]	; (8000ed8 <HAL_RCC_OscConfig+0x4c4>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d1f0      	bne.n	8000eac <HAL_RCC_OscConfig+0x498>
 8000eca:	e01e      	b.n	8000f0a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	69db      	ldr	r3, [r3, #28]
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d107      	bne.n	8000ee4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	e019      	b.n	8000f0c <HAL_RCC_OscConfig+0x4f8>
 8000ed8:	40021000 	.word	0x40021000
 8000edc:	40007000 	.word	0x40007000
 8000ee0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000ee4:	4b0b      	ldr	r3, [pc, #44]	; (8000f14 <HAL_RCC_OscConfig+0x500>)
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	6a1b      	ldr	r3, [r3, #32]
 8000ef4:	429a      	cmp	r2, r3
 8000ef6:	d106      	bne.n	8000f06 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f02:	429a      	cmp	r2, r3
 8000f04:	d001      	beq.n	8000f0a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000f06:	2301      	movs	r3, #1
 8000f08:	e000      	b.n	8000f0c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000f0a:	2300      	movs	r3, #0
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	3718      	adds	r7, #24
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	40021000 	.word	0x40021000

08000f18 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b084      	sub	sp, #16
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
 8000f20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d101      	bne.n	8000f2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000f28:	2301      	movs	r3, #1
 8000f2a:	e0d0      	b.n	80010ce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000f2c:	4b6a      	ldr	r3, [pc, #424]	; (80010d8 <HAL_RCC_ClockConfig+0x1c0>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f003 0307 	and.w	r3, r3, #7
 8000f34:	683a      	ldr	r2, [r7, #0]
 8000f36:	429a      	cmp	r2, r3
 8000f38:	d910      	bls.n	8000f5c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f3a:	4b67      	ldr	r3, [pc, #412]	; (80010d8 <HAL_RCC_ClockConfig+0x1c0>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f023 0207 	bic.w	r2, r3, #7
 8000f42:	4965      	ldr	r1, [pc, #404]	; (80010d8 <HAL_RCC_ClockConfig+0x1c0>)
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	4313      	orrs	r3, r2
 8000f48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f4a:	4b63      	ldr	r3, [pc, #396]	; (80010d8 <HAL_RCC_ClockConfig+0x1c0>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f003 0307 	and.w	r3, r3, #7
 8000f52:	683a      	ldr	r2, [r7, #0]
 8000f54:	429a      	cmp	r2, r3
 8000f56:	d001      	beq.n	8000f5c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	e0b8      	b.n	80010ce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f003 0302 	and.w	r3, r3, #2
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d020      	beq.n	8000faa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f003 0304 	and.w	r3, r3, #4
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d005      	beq.n	8000f80 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000f74:	4b59      	ldr	r3, [pc, #356]	; (80010dc <HAL_RCC_ClockConfig+0x1c4>)
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	4a58      	ldr	r2, [pc, #352]	; (80010dc <HAL_RCC_ClockConfig+0x1c4>)
 8000f7a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000f7e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f003 0308 	and.w	r3, r3, #8
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d005      	beq.n	8000f98 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000f8c:	4b53      	ldr	r3, [pc, #332]	; (80010dc <HAL_RCC_ClockConfig+0x1c4>)
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	4a52      	ldr	r2, [pc, #328]	; (80010dc <HAL_RCC_ClockConfig+0x1c4>)
 8000f92:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000f96:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f98:	4b50      	ldr	r3, [pc, #320]	; (80010dc <HAL_RCC_ClockConfig+0x1c4>)
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	689b      	ldr	r3, [r3, #8]
 8000fa4:	494d      	ldr	r1, [pc, #308]	; (80010dc <HAL_RCC_ClockConfig+0x1c4>)
 8000fa6:	4313      	orrs	r3, r2
 8000fa8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f003 0301 	and.w	r3, r3, #1
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d040      	beq.n	8001038 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	2b01      	cmp	r3, #1
 8000fbc:	d107      	bne.n	8000fce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fbe:	4b47      	ldr	r3, [pc, #284]	; (80010dc <HAL_RCC_ClockConfig+0x1c4>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d115      	bne.n	8000ff6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	e07f      	b.n	80010ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	2b02      	cmp	r3, #2
 8000fd4:	d107      	bne.n	8000fe6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fd6:	4b41      	ldr	r3, [pc, #260]	; (80010dc <HAL_RCC_ClockConfig+0x1c4>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d109      	bne.n	8000ff6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	e073      	b.n	80010ce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fe6:	4b3d      	ldr	r3, [pc, #244]	; (80010dc <HAL_RCC_ClockConfig+0x1c4>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f003 0302 	and.w	r3, r3, #2
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d101      	bne.n	8000ff6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	e06b      	b.n	80010ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000ff6:	4b39      	ldr	r3, [pc, #228]	; (80010dc <HAL_RCC_ClockConfig+0x1c4>)
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	f023 0203 	bic.w	r2, r3, #3
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	4936      	ldr	r1, [pc, #216]	; (80010dc <HAL_RCC_ClockConfig+0x1c4>)
 8001004:	4313      	orrs	r3, r2
 8001006:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001008:	f7ff fa5c 	bl	80004c4 <HAL_GetTick>
 800100c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800100e:	e00a      	b.n	8001026 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001010:	f7ff fa58 	bl	80004c4 <HAL_GetTick>
 8001014:	4602      	mov	r2, r0
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	1ad3      	subs	r3, r2, r3
 800101a:	f241 3288 	movw	r2, #5000	; 0x1388
 800101e:	4293      	cmp	r3, r2
 8001020:	d901      	bls.n	8001026 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001022:	2303      	movs	r3, #3
 8001024:	e053      	b.n	80010ce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001026:	4b2d      	ldr	r3, [pc, #180]	; (80010dc <HAL_RCC_ClockConfig+0x1c4>)
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	f003 020c 	and.w	r2, r3, #12
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	429a      	cmp	r2, r3
 8001036:	d1eb      	bne.n	8001010 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001038:	4b27      	ldr	r3, [pc, #156]	; (80010d8 <HAL_RCC_ClockConfig+0x1c0>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f003 0307 	and.w	r3, r3, #7
 8001040:	683a      	ldr	r2, [r7, #0]
 8001042:	429a      	cmp	r2, r3
 8001044:	d210      	bcs.n	8001068 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001046:	4b24      	ldr	r3, [pc, #144]	; (80010d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f023 0207 	bic.w	r2, r3, #7
 800104e:	4922      	ldr	r1, [pc, #136]	; (80010d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	4313      	orrs	r3, r2
 8001054:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001056:	4b20      	ldr	r3, [pc, #128]	; (80010d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f003 0307 	and.w	r3, r3, #7
 800105e:	683a      	ldr	r2, [r7, #0]
 8001060:	429a      	cmp	r2, r3
 8001062:	d001      	beq.n	8001068 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001064:	2301      	movs	r3, #1
 8001066:	e032      	b.n	80010ce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f003 0304 	and.w	r3, r3, #4
 8001070:	2b00      	cmp	r3, #0
 8001072:	d008      	beq.n	8001086 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001074:	4b19      	ldr	r3, [pc, #100]	; (80010dc <HAL_RCC_ClockConfig+0x1c4>)
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	68db      	ldr	r3, [r3, #12]
 8001080:	4916      	ldr	r1, [pc, #88]	; (80010dc <HAL_RCC_ClockConfig+0x1c4>)
 8001082:	4313      	orrs	r3, r2
 8001084:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f003 0308 	and.w	r3, r3, #8
 800108e:	2b00      	cmp	r3, #0
 8001090:	d009      	beq.n	80010a6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001092:	4b12      	ldr	r3, [pc, #72]	; (80010dc <HAL_RCC_ClockConfig+0x1c4>)
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	691b      	ldr	r3, [r3, #16]
 800109e:	00db      	lsls	r3, r3, #3
 80010a0:	490e      	ldr	r1, [pc, #56]	; (80010dc <HAL_RCC_ClockConfig+0x1c4>)
 80010a2:	4313      	orrs	r3, r2
 80010a4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80010a6:	f000 f821 	bl	80010ec <HAL_RCC_GetSysClockFreq>
 80010aa:	4602      	mov	r2, r0
 80010ac:	4b0b      	ldr	r3, [pc, #44]	; (80010dc <HAL_RCC_ClockConfig+0x1c4>)
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	091b      	lsrs	r3, r3, #4
 80010b2:	f003 030f 	and.w	r3, r3, #15
 80010b6:	490a      	ldr	r1, [pc, #40]	; (80010e0 <HAL_RCC_ClockConfig+0x1c8>)
 80010b8:	5ccb      	ldrb	r3, [r1, r3]
 80010ba:	fa22 f303 	lsr.w	r3, r2, r3
 80010be:	4a09      	ldr	r2, [pc, #36]	; (80010e4 <HAL_RCC_ClockConfig+0x1cc>)
 80010c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80010c2:	4b09      	ldr	r3, [pc, #36]	; (80010e8 <HAL_RCC_ClockConfig+0x1d0>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4618      	mov	r0, r3
 80010c8:	f7ff f9ba 	bl	8000440 <HAL_InitTick>

  return HAL_OK;
 80010cc:	2300      	movs	r3, #0
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3710      	adds	r7, #16
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	40022000 	.word	0x40022000
 80010dc:	40021000 	.word	0x40021000
 80010e0:	08001788 	.word	0x08001788
 80010e4:	20000004 	.word	0x20000004
 80010e8:	20000008 	.word	0x20000008

080010ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b087      	sub	sp, #28
 80010f0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80010f2:	2300      	movs	r3, #0
 80010f4:	60fb      	str	r3, [r7, #12]
 80010f6:	2300      	movs	r3, #0
 80010f8:	60bb      	str	r3, [r7, #8]
 80010fa:	2300      	movs	r3, #0
 80010fc:	617b      	str	r3, [r7, #20]
 80010fe:	2300      	movs	r3, #0
 8001100:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001102:	2300      	movs	r3, #0
 8001104:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001106:	4b1e      	ldr	r3, [pc, #120]	; (8001180 <HAL_RCC_GetSysClockFreq+0x94>)
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	f003 030c 	and.w	r3, r3, #12
 8001112:	2b04      	cmp	r3, #4
 8001114:	d002      	beq.n	800111c <HAL_RCC_GetSysClockFreq+0x30>
 8001116:	2b08      	cmp	r3, #8
 8001118:	d003      	beq.n	8001122 <HAL_RCC_GetSysClockFreq+0x36>
 800111a:	e027      	b.n	800116c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800111c:	4b19      	ldr	r3, [pc, #100]	; (8001184 <HAL_RCC_GetSysClockFreq+0x98>)
 800111e:	613b      	str	r3, [r7, #16]
      break;
 8001120:	e027      	b.n	8001172 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	0c9b      	lsrs	r3, r3, #18
 8001126:	f003 030f 	and.w	r3, r3, #15
 800112a:	4a17      	ldr	r2, [pc, #92]	; (8001188 <HAL_RCC_GetSysClockFreq+0x9c>)
 800112c:	5cd3      	ldrb	r3, [r2, r3]
 800112e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001136:	2b00      	cmp	r3, #0
 8001138:	d010      	beq.n	800115c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800113a:	4b11      	ldr	r3, [pc, #68]	; (8001180 <HAL_RCC_GetSysClockFreq+0x94>)
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	0c5b      	lsrs	r3, r3, #17
 8001140:	f003 0301 	and.w	r3, r3, #1
 8001144:	4a11      	ldr	r2, [pc, #68]	; (800118c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001146:	5cd3      	ldrb	r3, [r2, r3]
 8001148:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4a0d      	ldr	r2, [pc, #52]	; (8001184 <HAL_RCC_GetSysClockFreq+0x98>)
 800114e:	fb03 f202 	mul.w	r2, r3, r2
 8001152:	68bb      	ldr	r3, [r7, #8]
 8001154:	fbb2 f3f3 	udiv	r3, r2, r3
 8001158:	617b      	str	r3, [r7, #20]
 800115a:	e004      	b.n	8001166 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	4a0c      	ldr	r2, [pc, #48]	; (8001190 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001160:	fb02 f303 	mul.w	r3, r2, r3
 8001164:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	613b      	str	r3, [r7, #16]
      break;
 800116a:	e002      	b.n	8001172 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800116c:	4b05      	ldr	r3, [pc, #20]	; (8001184 <HAL_RCC_GetSysClockFreq+0x98>)
 800116e:	613b      	str	r3, [r7, #16]
      break;
 8001170:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001172:	693b      	ldr	r3, [r7, #16]
}
 8001174:	4618      	mov	r0, r3
 8001176:	371c      	adds	r7, #28
 8001178:	46bd      	mov	sp, r7
 800117a:	bc80      	pop	{r7}
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	40021000 	.word	0x40021000
 8001184:	007a1200 	.word	0x007a1200
 8001188:	080017a0 	.word	0x080017a0
 800118c:	080017b0 	.word	0x080017b0
 8001190:	003d0900 	.word	0x003d0900

08001194 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001198:	4b02      	ldr	r3, [pc, #8]	; (80011a4 <HAL_RCC_GetHCLKFreq+0x10>)
 800119a:	681b      	ldr	r3, [r3, #0]
}
 800119c:	4618      	mov	r0, r3
 800119e:	46bd      	mov	sp, r7
 80011a0:	bc80      	pop	{r7}
 80011a2:	4770      	bx	lr
 80011a4:	20000004 	.word	0x20000004

080011a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80011ac:	f7ff fff2 	bl	8001194 <HAL_RCC_GetHCLKFreq>
 80011b0:	4602      	mov	r2, r0
 80011b2:	4b05      	ldr	r3, [pc, #20]	; (80011c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	0a1b      	lsrs	r3, r3, #8
 80011b8:	f003 0307 	and.w	r3, r3, #7
 80011bc:	4903      	ldr	r1, [pc, #12]	; (80011cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80011be:	5ccb      	ldrb	r3, [r1, r3]
 80011c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	40021000 	.word	0x40021000
 80011cc:	08001798 	.word	0x08001798

080011d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80011d4:	f7ff ffde 	bl	8001194 <HAL_RCC_GetHCLKFreq>
 80011d8:	4602      	mov	r2, r0
 80011da:	4b05      	ldr	r3, [pc, #20]	; (80011f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	0adb      	lsrs	r3, r3, #11
 80011e0:	f003 0307 	and.w	r3, r3, #7
 80011e4:	4903      	ldr	r1, [pc, #12]	; (80011f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80011e6:	5ccb      	ldrb	r3, [r1, r3]
 80011e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	40021000 	.word	0x40021000
 80011f4:	08001798 	.word	0x08001798

080011f8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b085      	sub	sp, #20
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001200:	4b0a      	ldr	r3, [pc, #40]	; (800122c <RCC_Delay+0x34>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a0a      	ldr	r2, [pc, #40]	; (8001230 <RCC_Delay+0x38>)
 8001206:	fba2 2303 	umull	r2, r3, r2, r3
 800120a:	0a5b      	lsrs	r3, r3, #9
 800120c:	687a      	ldr	r2, [r7, #4]
 800120e:	fb02 f303 	mul.w	r3, r2, r3
 8001212:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001214:	bf00      	nop
  }
  while (Delay --);
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	1e5a      	subs	r2, r3, #1
 800121a:	60fa      	str	r2, [r7, #12]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d1f9      	bne.n	8001214 <RCC_Delay+0x1c>
}
 8001220:	bf00      	nop
 8001222:	bf00      	nop
 8001224:	3714      	adds	r7, #20
 8001226:	46bd      	mov	sp, r7
 8001228:	bc80      	pop	{r7}
 800122a:	4770      	bx	lr
 800122c:	20000004 	.word	0x20000004
 8001230:	10624dd3 	.word	0x10624dd3

08001234 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d101      	bne.n	8001246 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001242:	2301      	movs	r3, #1
 8001244:	e042      	b.n	80012cc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800124c:	b2db      	uxtb	r3, r3
 800124e:	2b00      	cmp	r3, #0
 8001250:	d106      	bne.n	8001260 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	2200      	movs	r2, #0
 8001256:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f7ff f86c 	bl	8000338 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2224      	movs	r2, #36	; 0x24
 8001264:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	68da      	ldr	r2, [r3, #12]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001276:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001278:	6878      	ldr	r0, [r7, #4]
 800127a:	f000 f9af 	bl	80015dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	691a      	ldr	r2, [r3, #16]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800128c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	695a      	ldr	r2, [r3, #20]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800129c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	68da      	ldr	r2, [r3, #12]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80012ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2200      	movs	r2, #0
 80012b2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2220      	movs	r2, #32
 80012b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2220      	movs	r2, #32
 80012c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2200      	movs	r2, #0
 80012c8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80012ca:	2300      	movs	r3, #0
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3708      	adds	r7, #8
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b08a      	sub	sp, #40	; 0x28
 80012d8:	af02      	add	r7, sp, #8
 80012da:	60f8      	str	r0, [r7, #12]
 80012dc:	60b9      	str	r1, [r7, #8]
 80012de:	603b      	str	r3, [r7, #0]
 80012e0:	4613      	mov	r3, r2
 80012e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80012e4:	2300      	movs	r3, #0
 80012e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	2b20      	cmp	r3, #32
 80012f2:	d16d      	bne.n	80013d0 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80012f4:	68bb      	ldr	r3, [r7, #8]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d002      	beq.n	8001300 <HAL_UART_Transmit+0x2c>
 80012fa:	88fb      	ldrh	r3, [r7, #6]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d101      	bne.n	8001304 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001300:	2301      	movs	r3, #1
 8001302:	e066      	b.n	80013d2 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	2200      	movs	r2, #0
 8001308:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	2221      	movs	r2, #33	; 0x21
 800130e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001312:	f7ff f8d7 	bl	80004c4 <HAL_GetTick>
 8001316:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	88fa      	ldrh	r2, [r7, #6]
 800131c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	88fa      	ldrh	r2, [r7, #6]
 8001322:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	689b      	ldr	r3, [r3, #8]
 8001328:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800132c:	d108      	bne.n	8001340 <HAL_UART_Transmit+0x6c>
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	691b      	ldr	r3, [r3, #16]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d104      	bne.n	8001340 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001336:	2300      	movs	r3, #0
 8001338:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800133a:	68bb      	ldr	r3, [r7, #8]
 800133c:	61bb      	str	r3, [r7, #24]
 800133e:	e003      	b.n	8001348 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001344:	2300      	movs	r3, #0
 8001346:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001348:	e02a      	b.n	80013a0 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	9300      	str	r3, [sp, #0]
 800134e:	697b      	ldr	r3, [r7, #20]
 8001350:	2200      	movs	r2, #0
 8001352:	2180      	movs	r1, #128	; 0x80
 8001354:	68f8      	ldr	r0, [r7, #12]
 8001356:	f000 f8d2 	bl	80014fe <UART_WaitOnFlagUntilTimeout>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8001360:	2303      	movs	r3, #3
 8001362:	e036      	b.n	80013d2 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8001364:	69fb      	ldr	r3, [r7, #28]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d10b      	bne.n	8001382 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800136a:	69bb      	ldr	r3, [r7, #24]
 800136c:	881b      	ldrh	r3, [r3, #0]
 800136e:	461a      	mov	r2, r3
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001378:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800137a:	69bb      	ldr	r3, [r7, #24]
 800137c:	3302      	adds	r3, #2
 800137e:	61bb      	str	r3, [r7, #24]
 8001380:	e007      	b.n	8001392 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001382:	69fb      	ldr	r3, [r7, #28]
 8001384:	781a      	ldrb	r2, [r3, #0]
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800138c:	69fb      	ldr	r3, [r7, #28]
 800138e:	3301      	adds	r3, #1
 8001390:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001396:	b29b      	uxth	r3, r3
 8001398:	3b01      	subs	r3, #1
 800139a:	b29a      	uxth	r2, r3
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80013a4:	b29b      	uxth	r3, r3
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d1cf      	bne.n	800134a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	9300      	str	r3, [sp, #0]
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	2200      	movs	r2, #0
 80013b2:	2140      	movs	r1, #64	; 0x40
 80013b4:	68f8      	ldr	r0, [r7, #12]
 80013b6:	f000 f8a2 	bl	80014fe <UART_WaitOnFlagUntilTimeout>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80013c0:	2303      	movs	r3, #3
 80013c2:	e006      	b.n	80013d2 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	2220      	movs	r2, #32
 80013c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80013cc:	2300      	movs	r3, #0
 80013ce:	e000      	b.n	80013d2 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80013d0:	2302      	movs	r3, #2
  }
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3720      	adds	r7, #32
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}

080013da <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80013da:	b580      	push	{r7, lr}
 80013dc:	b08a      	sub	sp, #40	; 0x28
 80013de:	af02      	add	r7, sp, #8
 80013e0:	60f8      	str	r0, [r7, #12]
 80013e2:	60b9      	str	r1, [r7, #8]
 80013e4:	603b      	str	r3, [r7, #0]
 80013e6:	4613      	mov	r3, r2
 80013e8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80013ea:	2300      	movs	r3, #0
 80013ec:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	2b20      	cmp	r3, #32
 80013f8:	d17c      	bne.n	80014f4 <HAL_UART_Receive+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d002      	beq.n	8001406 <HAL_UART_Receive+0x2c>
 8001400:	88fb      	ldrh	r3, [r7, #6]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d101      	bne.n	800140a <HAL_UART_Receive+0x30>
    {
      return  HAL_ERROR;
 8001406:	2301      	movs	r3, #1
 8001408:	e075      	b.n	80014f6 <HAL_UART_Receive+0x11c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	2200      	movs	r2, #0
 800140e:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	2222      	movs	r2, #34	; 0x22
 8001414:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	2200      	movs	r2, #0
 800141c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800141e:	f7ff f851 	bl	80004c4 <HAL_GetTick>
 8001422:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	88fa      	ldrh	r2, [r7, #6]
 8001428:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	88fa      	ldrh	r2, [r7, #6]
 800142e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	689b      	ldr	r3, [r3, #8]
 8001434:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001438:	d108      	bne.n	800144c <HAL_UART_Receive+0x72>
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	691b      	ldr	r3, [r3, #16]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d104      	bne.n	800144c <HAL_UART_Receive+0x72>
    {
      pdata8bits  = NULL;
 8001442:	2300      	movs	r3, #0
 8001444:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	61bb      	str	r3, [r7, #24]
 800144a:	e003      	b.n	8001454 <HAL_UART_Receive+0x7a>
    }
    else
    {
      pdata8bits  = pData;
 800144c:	68bb      	ldr	r3, [r7, #8]
 800144e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001450:	2300      	movs	r3, #0
 8001452:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8001454:	e043      	b.n	80014de <HAL_UART_Receive+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	9300      	str	r3, [sp, #0]
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	2200      	movs	r2, #0
 800145e:	2120      	movs	r1, #32
 8001460:	68f8      	ldr	r0, [r7, #12]
 8001462:	f000 f84c 	bl	80014fe <UART_WaitOnFlagUntilTimeout>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <HAL_UART_Receive+0x96>
      {
        return HAL_TIMEOUT;
 800146c:	2303      	movs	r3, #3
 800146e:	e042      	b.n	80014f6 <HAL_UART_Receive+0x11c>
      }
      if (pdata8bits == NULL)
 8001470:	69fb      	ldr	r3, [r7, #28]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d10c      	bne.n	8001490 <HAL_UART_Receive+0xb6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	b29b      	uxth	r3, r3
 800147e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001482:	b29a      	uxth	r2, r3
 8001484:	69bb      	ldr	r3, [r7, #24]
 8001486:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8001488:	69bb      	ldr	r3, [r7, #24]
 800148a:	3302      	adds	r3, #2
 800148c:	61bb      	str	r3, [r7, #24]
 800148e:	e01f      	b.n	80014d0 <HAL_UART_Receive+0xf6>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	689b      	ldr	r3, [r3, #8]
 8001494:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001498:	d007      	beq.n	80014aa <HAL_UART_Receive+0xd0>
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	689b      	ldr	r3, [r3, #8]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d10a      	bne.n	80014b8 <HAL_UART_Receive+0xde>
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	691b      	ldr	r3, [r3, #16]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d106      	bne.n	80014b8 <HAL_UART_Receive+0xde>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	b2da      	uxtb	r2, r3
 80014b2:	69fb      	ldr	r3, [r7, #28]
 80014b4:	701a      	strb	r2, [r3, #0]
 80014b6:	e008      	b.n	80014ca <HAL_UART_Receive+0xf0>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80014c4:	b2da      	uxtb	r2, r3
 80014c6:	69fb      	ldr	r3, [r7, #28]
 80014c8:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80014ca:	69fb      	ldr	r3, [r7, #28]
 80014cc:	3301      	adds	r3, #1
 80014ce:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80014d4:	b29b      	uxth	r3, r3
 80014d6:	3b01      	subs	r3, #1
 80014d8:	b29a      	uxth	r2, r3
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80014e2:	b29b      	uxth	r3, r3
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d1b6      	bne.n	8001456 <HAL_UART_Receive+0x7c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	2220      	movs	r2, #32
 80014ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 80014f0:	2300      	movs	r3, #0
 80014f2:	e000      	b.n	80014f6 <HAL_UART_Receive+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80014f4:	2302      	movs	r3, #2
  }
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3720      	adds	r7, #32
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}

080014fe <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80014fe:	b580      	push	{r7, lr}
 8001500:	b090      	sub	sp, #64	; 0x40
 8001502:	af00      	add	r7, sp, #0
 8001504:	60f8      	str	r0, [r7, #12]
 8001506:	60b9      	str	r1, [r7, #8]
 8001508:	603b      	str	r3, [r7, #0]
 800150a:	4613      	mov	r3, r2
 800150c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800150e:	e050      	b.n	80015b2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001510:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001512:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001516:	d04c      	beq.n	80015b2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001518:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800151a:	2b00      	cmp	r3, #0
 800151c:	d007      	beq.n	800152e <UART_WaitOnFlagUntilTimeout+0x30>
 800151e:	f7fe ffd1 	bl	80004c4 <HAL_GetTick>
 8001522:	4602      	mov	r2, r0
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	1ad3      	subs	r3, r2, r3
 8001528:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800152a:	429a      	cmp	r2, r3
 800152c:	d241      	bcs.n	80015b2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	330c      	adds	r3, #12
 8001534:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001536:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001538:	e853 3f00 	ldrex	r3, [r3]
 800153c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800153e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001540:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001544:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	330c      	adds	r3, #12
 800154c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800154e:	637a      	str	r2, [r7, #52]	; 0x34
 8001550:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001552:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001554:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001556:	e841 2300 	strex	r3, r2, [r1]
 800155a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800155c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800155e:	2b00      	cmp	r3, #0
 8001560:	d1e5      	bne.n	800152e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	3314      	adds	r3, #20
 8001568:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	e853 3f00 	ldrex	r3, [r3]
 8001570:	613b      	str	r3, [r7, #16]
   return(result);
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	f023 0301 	bic.w	r3, r3, #1
 8001578:	63bb      	str	r3, [r7, #56]	; 0x38
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	3314      	adds	r3, #20
 8001580:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001582:	623a      	str	r2, [r7, #32]
 8001584:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001586:	69f9      	ldr	r1, [r7, #28]
 8001588:	6a3a      	ldr	r2, [r7, #32]
 800158a:	e841 2300 	strex	r3, r2, [r1]
 800158e:	61bb      	str	r3, [r7, #24]
   return(result);
 8001590:	69bb      	ldr	r3, [r7, #24]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d1e5      	bne.n	8001562 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	2220      	movs	r2, #32
 800159a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	2220      	movs	r2, #32
 80015a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	2200      	movs	r2, #0
 80015aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80015ae:	2303      	movs	r3, #3
 80015b0:	e00f      	b.n	80015d2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	681a      	ldr	r2, [r3, #0]
 80015b8:	68bb      	ldr	r3, [r7, #8]
 80015ba:	4013      	ands	r3, r2
 80015bc:	68ba      	ldr	r2, [r7, #8]
 80015be:	429a      	cmp	r2, r3
 80015c0:	bf0c      	ite	eq
 80015c2:	2301      	moveq	r3, #1
 80015c4:	2300      	movne	r3, #0
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	461a      	mov	r2, r3
 80015ca:	79fb      	ldrb	r3, [r7, #7]
 80015cc:	429a      	cmp	r2, r3
 80015ce:	d09f      	beq.n	8001510 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80015d0:	2300      	movs	r3, #0
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3740      	adds	r7, #64	; 0x40
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
	...

080015dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b084      	sub	sp, #16
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	691b      	ldr	r3, [r3, #16]
 80015ea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	68da      	ldr	r2, [r3, #12]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	430a      	orrs	r2, r1
 80015f8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	689a      	ldr	r2, [r3, #8]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	691b      	ldr	r3, [r3, #16]
 8001602:	431a      	orrs	r2, r3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	695b      	ldr	r3, [r3, #20]
 8001608:	4313      	orrs	r3, r2
 800160a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	68db      	ldr	r3, [r3, #12]
 8001612:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001616:	f023 030c 	bic.w	r3, r3, #12
 800161a:	687a      	ldr	r2, [r7, #4]
 800161c:	6812      	ldr	r2, [r2, #0]
 800161e:	68b9      	ldr	r1, [r7, #8]
 8001620:	430b      	orrs	r3, r1
 8001622:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	695b      	ldr	r3, [r3, #20]
 800162a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	699a      	ldr	r2, [r3, #24]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	430a      	orrs	r2, r1
 8001638:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4a2c      	ldr	r2, [pc, #176]	; (80016f0 <UART_SetConfig+0x114>)
 8001640:	4293      	cmp	r3, r2
 8001642:	d103      	bne.n	800164c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001644:	f7ff fdc4 	bl	80011d0 <HAL_RCC_GetPCLK2Freq>
 8001648:	60f8      	str	r0, [r7, #12]
 800164a:	e002      	b.n	8001652 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800164c:	f7ff fdac 	bl	80011a8 <HAL_RCC_GetPCLK1Freq>
 8001650:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001652:	68fa      	ldr	r2, [r7, #12]
 8001654:	4613      	mov	r3, r2
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	4413      	add	r3, r2
 800165a:	009a      	lsls	r2, r3, #2
 800165c:	441a      	add	r2, r3
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	fbb2 f3f3 	udiv	r3, r2, r3
 8001668:	4a22      	ldr	r2, [pc, #136]	; (80016f4 <UART_SetConfig+0x118>)
 800166a:	fba2 2303 	umull	r2, r3, r2, r3
 800166e:	095b      	lsrs	r3, r3, #5
 8001670:	0119      	lsls	r1, r3, #4
 8001672:	68fa      	ldr	r2, [r7, #12]
 8001674:	4613      	mov	r3, r2
 8001676:	009b      	lsls	r3, r3, #2
 8001678:	4413      	add	r3, r2
 800167a:	009a      	lsls	r2, r3, #2
 800167c:	441a      	add	r2, r3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	009b      	lsls	r3, r3, #2
 8001684:	fbb2 f2f3 	udiv	r2, r2, r3
 8001688:	4b1a      	ldr	r3, [pc, #104]	; (80016f4 <UART_SetConfig+0x118>)
 800168a:	fba3 0302 	umull	r0, r3, r3, r2
 800168e:	095b      	lsrs	r3, r3, #5
 8001690:	2064      	movs	r0, #100	; 0x64
 8001692:	fb00 f303 	mul.w	r3, r0, r3
 8001696:	1ad3      	subs	r3, r2, r3
 8001698:	011b      	lsls	r3, r3, #4
 800169a:	3332      	adds	r3, #50	; 0x32
 800169c:	4a15      	ldr	r2, [pc, #84]	; (80016f4 <UART_SetConfig+0x118>)
 800169e:	fba2 2303 	umull	r2, r3, r2, r3
 80016a2:	095b      	lsrs	r3, r3, #5
 80016a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80016a8:	4419      	add	r1, r3
 80016aa:	68fa      	ldr	r2, [r7, #12]
 80016ac:	4613      	mov	r3, r2
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	4413      	add	r3, r2
 80016b2:	009a      	lsls	r2, r3, #2
 80016b4:	441a      	add	r2, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	009b      	lsls	r3, r3, #2
 80016bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80016c0:	4b0c      	ldr	r3, [pc, #48]	; (80016f4 <UART_SetConfig+0x118>)
 80016c2:	fba3 0302 	umull	r0, r3, r3, r2
 80016c6:	095b      	lsrs	r3, r3, #5
 80016c8:	2064      	movs	r0, #100	; 0x64
 80016ca:	fb00 f303 	mul.w	r3, r0, r3
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	011b      	lsls	r3, r3, #4
 80016d2:	3332      	adds	r3, #50	; 0x32
 80016d4:	4a07      	ldr	r2, [pc, #28]	; (80016f4 <UART_SetConfig+0x118>)
 80016d6:	fba2 2303 	umull	r2, r3, r2, r3
 80016da:	095b      	lsrs	r3, r3, #5
 80016dc:	f003 020f 	and.w	r2, r3, #15
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	440a      	add	r2, r1
 80016e6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80016e8:	bf00      	nop
 80016ea:	3710      	adds	r7, #16
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	40013800 	.word	0x40013800
 80016f4:	51eb851f 	.word	0x51eb851f

080016f8 <__libc_init_array>:
 80016f8:	b570      	push	{r4, r5, r6, lr}
 80016fa:	2600      	movs	r6, #0
 80016fc:	4d0c      	ldr	r5, [pc, #48]	; (8001730 <__libc_init_array+0x38>)
 80016fe:	4c0d      	ldr	r4, [pc, #52]	; (8001734 <__libc_init_array+0x3c>)
 8001700:	1b64      	subs	r4, r4, r5
 8001702:	10a4      	asrs	r4, r4, #2
 8001704:	42a6      	cmp	r6, r4
 8001706:	d109      	bne.n	800171c <__libc_init_array+0x24>
 8001708:	f000 f822 	bl	8001750 <_init>
 800170c:	2600      	movs	r6, #0
 800170e:	4d0a      	ldr	r5, [pc, #40]	; (8001738 <__libc_init_array+0x40>)
 8001710:	4c0a      	ldr	r4, [pc, #40]	; (800173c <__libc_init_array+0x44>)
 8001712:	1b64      	subs	r4, r4, r5
 8001714:	10a4      	asrs	r4, r4, #2
 8001716:	42a6      	cmp	r6, r4
 8001718:	d105      	bne.n	8001726 <__libc_init_array+0x2e>
 800171a:	bd70      	pop	{r4, r5, r6, pc}
 800171c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001720:	4798      	blx	r3
 8001722:	3601      	adds	r6, #1
 8001724:	e7ee      	b.n	8001704 <__libc_init_array+0xc>
 8001726:	f855 3b04 	ldr.w	r3, [r5], #4
 800172a:	4798      	blx	r3
 800172c:	3601      	adds	r6, #1
 800172e:	e7f2      	b.n	8001716 <__libc_init_array+0x1e>
 8001730:	080017b4 	.word	0x080017b4
 8001734:	080017b4 	.word	0x080017b4
 8001738:	080017b4 	.word	0x080017b4
 800173c:	080017b8 	.word	0x080017b8

08001740 <memset>:
 8001740:	4603      	mov	r3, r0
 8001742:	4402      	add	r2, r0
 8001744:	4293      	cmp	r3, r2
 8001746:	d100      	bne.n	800174a <memset+0xa>
 8001748:	4770      	bx	lr
 800174a:	f803 1b01 	strb.w	r1, [r3], #1
 800174e:	e7f9      	b.n	8001744 <memset+0x4>

08001750 <_init>:
 8001750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001752:	bf00      	nop
 8001754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001756:	bc08      	pop	{r3}
 8001758:	469e      	mov	lr, r3
 800175a:	4770      	bx	lr

0800175c <_fini>:
 800175c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800175e:	bf00      	nop
 8001760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001762:	bc08      	pop	{r3}
 8001764:	469e      	mov	lr, r3
 8001766:	4770      	bx	lr
