<stg><name>runOne</name>


<trans_list>

<trans id="275" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="success" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="59" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %testCaseIdx_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %testCaseIdx

]]></Node>
<StgValue><ssdm name="testCaseIdx_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="18" op_0_bw="8">
<![CDATA[
:5 %sext_ln778 = sext i8 %testCaseIdx_read

]]></Node>
<StgValue><ssdm name="sext_ln778"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:6 %mul_ln778 = mul i18 %sext_ln778, i18 342

]]></Node>
<StgValue><ssdm name="mul_ln778"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="17" op_0_bw="18">
<![CDATA[
:7 %trunc_ln778 = trunc i18 %mul_ln778

]]></Node>
<StgValue><ssdm name="trunc_ln778"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:8 %sub_ln778 = sub i17 0, i17 %trunc_ln778

]]></Node>
<StgValue><ssdm name="sub_ln778"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:9 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %testCaseIdx_read, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10 %tmp_1_cast = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %sub_ln778, i32 12, i32 16

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11 %tmp_2_cast = partselect i5 @_ssdm_op_PartSelect.i5.i18.i32.i32, i18 %mul_ln778, i32 12, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:12 %select_ln778 = select i1 %tmp, i5 %tmp_1_cast, i5 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="select_ln778"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:13 %sub_ln778_1 = sub i5 0, i5 %select_ln778

]]></Node>
<StgValue><ssdm name="sub_ln778_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="12" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15 %j = srem i8 %testCaseIdx_read, i8 12

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="71" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:14 %select_ln778_1 = select i1 %tmp, i5 %sub_ln778_1, i5 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="select_ln778_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="11" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15 %j = srem i8 %testCaseIdx_read, i8 12

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="5">
<![CDATA[
:16 %trunc_ln780 = trunc i5 %select_ln778_1

]]></Node>
<StgValue><ssdm name="trunc_ln780"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:18 %store_ln759 = store i3 %trunc_ln780, i3 %kernel_idx

]]></Node>
<StgValue><ssdm name="store_ln759"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19 %tmp_1 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln778_1, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:20 %icmp_ln760 = icmp_eq  i4 %tmp_1, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln760"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="77" st_id="3" stage="10" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15 %j = srem i8 %testCaseIdx_read, i8 12

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="78" st_id="4" stage="9" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15 %j = srem i8 %testCaseIdx_read, i8 12

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="8" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15 %j = srem i8 %testCaseIdx_read, i8 12

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="80" st_id="6" stage="7" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15 %j = srem i8 %testCaseIdx_read, i8 12

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="81" st_id="7" stage="6" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15 %j = srem i8 %testCaseIdx_read, i8 12

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="82" st_id="8" stage="5" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15 %j = srem i8 %testCaseIdx_read, i8 12

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="83" st_id="9" stage="4" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15 %j = srem i8 %testCaseIdx_read, i8 12

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="84" st_id="10" stage="3" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15 %j = srem i8 %testCaseIdx_read, i8 12

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="85" st_id="11" stage="2" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15 %j = srem i8 %testCaseIdx_read, i8 12

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_53

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %testCaseIdx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %testCaseIdx, void @empty_22, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15 %j = srem i8 %testCaseIdx_read, i8 12

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="8">
<![CDATA[
:17 %trunc_ln780_1 = trunc i8 %j

]]></Node>
<StgValue><ssdm name="trunc_ln780_1"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21 %tmp_2 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %j, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:22 %icmp_ln766 = icmp_slt  i3 %tmp_2, i3 1

]]></Node>
<StgValue><ssdm name="icmp_ln766"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23 %br_ln760 = br i1 %icmp_ln760, void, void

]]></Node>
<StgValue><ssdm name="br_ln760"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0 %add_ln765 = add i5 %select_ln778_1, i5 30

]]></Node>
<StgValue><ssdm name="add_ln765"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_3 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %add_ln765, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln765 = icmp_eq  i4 %tmp_3, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln765"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln765 = br i1 %icmp_ln765, void, void

]]></Node>
<StgValue><ssdm name="br_ln765"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="0"/>
<literal name="icmp_ln765" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0 %add_ln771 = add i5 %trunc_ln780_1, i5 8

]]></Node>
<StgValue><ssdm name="add_ln771"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="0"/>
<literal name="icmp_ln765" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %store_ln771 = store i5 %add_ln771, i5 %shape_idx

]]></Node>
<StgValue><ssdm name="store_ln771"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="0"/>
<literal name="icmp_ln765" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void %_Z26kernel_shape_idx_generatorcc.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="0"/>
<literal name="icmp_ln765" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln766 = br i1 %icmp_ln766, void, void

]]></Node>
<StgValue><ssdm name="br_ln766"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="0"/>
<literal name="icmp_ln765" val="1"/>
<literal name="icmp_ln766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %j, i32 3, i32 4

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="0"/>
<literal name="icmp_ln765" val="1"/>
<literal name="icmp_ln766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %icmp_ln767 = icmp_eq  i2 %tmp_8, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln767"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="0"/>
<literal name="icmp_ln765" val="1"/>
<literal name="icmp_ln766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln767 = br i1 %icmp_ln767, void, void

]]></Node>
<StgValue><ssdm name="br_ln767"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="0"/>
<literal name="icmp_ln765" val="1"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln767" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0 %add_ln767 = add i5 %trunc_ln780_1, i5 4

]]></Node>
<StgValue><ssdm name="add_ln767"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="0"/>
<literal name="icmp_ln765" val="1"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln767" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %store_ln767 = store i5 %add_ln767, i5 %shape_idx

]]></Node>
<StgValue><ssdm name="store_ln767"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="0"/>
<literal name="icmp_ln765" val="1"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln767" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln767 = br void %_Z26kernel_shape_idx_generatorcc.exit

]]></Node>
<StgValue><ssdm name="br_ln767"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="0"/>
<literal name="icmp_ln765" val="1"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln767" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0 %add_ln768 = add i5 %trunc_ln780_1, i5 8

]]></Node>
<StgValue><ssdm name="add_ln768"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="0"/>
<literal name="icmp_ln765" val="1"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln767" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %store_ln768 = store i5 %add_ln768, i5 %shape_idx

]]></Node>
<StgValue><ssdm name="store_ln768"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="0"/>
<literal name="icmp_ln765" val="1"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln767" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void %_Z26kernel_shape_idx_generatorcc.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="0"/>
<literal name="icmp_ln765" val="1"/>
<literal name="icmp_ln766" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0 %add_ln766 = add i5 %trunc_ln780_1, i5 4

]]></Node>
<StgValue><ssdm name="add_ln766"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="0"/>
<literal name="icmp_ln765" val="1"/>
<literal name="icmp_ln766" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %store_ln766 = store i5 %add_ln766, i5 %shape_idx

]]></Node>
<StgValue><ssdm name="store_ln766"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="0"/>
<literal name="icmp_ln765" val="1"/>
<literal name="icmp_ln766" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln766 = br void %_Z26kernel_shape_idx_generatorcc.exit

]]></Node>
<StgValue><ssdm name="br_ln766"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln761 = br i1 %icmp_ln766, void, void

]]></Node>
<StgValue><ssdm name="br_ln761"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="1"/>
<literal name="icmp_ln766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %tmp_6 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %j, i32 3, i32 4

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="1"/>
<literal name="icmp_ln766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %icmp_ln762 = icmp_eq  i2 %tmp_6, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln762"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="1"/>
<literal name="icmp_ln766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln762 = br i1 %icmp_ln762, void, void

]]></Node>
<StgValue><ssdm name="br_ln762"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="1"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln762" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0 %store_ln762 = store i5 %trunc_ln780_1, i5 %shape_idx

]]></Node>
<StgValue><ssdm name="store_ln762"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="1"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln762" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln762 = br void %_Z26kernel_shape_idx_generatorcc.exit

]]></Node>
<StgValue><ssdm name="br_ln762"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="1"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln762" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0 %add_ln763 = add i5 %trunc_ln780_1, i5 8

]]></Node>
<StgValue><ssdm name="add_ln763"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="1"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln762" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %store_ln763 = store i5 %add_ln763, i5 %shape_idx

]]></Node>
<StgValue><ssdm name="store_ln763"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="1"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln762" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void %_Z26kernel_shape_idx_generatorcc.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="1"/>
<literal name="icmp_ln766" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0 %store_ln761 = store i5 %trunc_ln780_1, i5 %shape_idx

]]></Node>
<StgValue><ssdm name="store_ln761"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln760" val="1"/>
<literal name="icmp_ln766" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln761 = br void %_Z26kernel_shape_idx_generatorcc.exit

]]></Node>
<StgValue><ssdm name="br_ln761"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:0 %empty = phi i5 %trunc_ln780_1, void, i5 %add_ln763, void, i5 %trunc_ln780_1, void, i5 %add_ln771, void, i5 %add_ln766, void, i5 %add_ln768, void, i5 %add_ln767, void

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="32">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:1 %startII_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="startII_1"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="32">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:2 %storemerge2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="storemerge2"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="5">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:3 %zext_ln751 = zext i5 %select_ln778_1

]]></Node>
<StgValue><ssdm name="zext_ln751"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:4 %DFG_NodesCount_kernels_values_addr = getelementptr i6 %DFG_NodesCount_kernels_values, i64 0, i64 %zext_ln751

]]></Node>
<StgValue><ssdm name="DFG_NodesCount_kernels_values_addr"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="3">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:5 %DFG_NodesCount_kernels_values_load = load i3 %DFG_NodesCount_kernels_values_addr

]]></Node>
<StgValue><ssdm name="DFG_NodesCount_kernels_values_load"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="5">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:6 %zext_ln752 = zext i5 %empty

]]></Node>
<StgValue><ssdm name="zext_ln752"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:7 %CGRA_NumTiles_shapes_values_addr = getelementptr i4 %CGRA_NumTiles_shapes_values, i64 0, i64 %zext_ln752

]]></Node>
<StgValue><ssdm name="CGRA_NumTiles_shapes_values_addr"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="5">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:8 %CGRA_NumTiles_shapes_values_load = load i5 %CGRA_NumTiles_shapes_values_addr

]]></Node>
<StgValue><ssdm name="CGRA_NumTiles_shapes_values_load"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:78 %store_ln783 = store i8 1, i8 %storemerge2

]]></Node>
<StgValue><ssdm name="store_ln783"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="136" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="3">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:5 %DFG_NodesCount_kernels_values_load = load i3 %DFG_NodesCount_kernels_values_addr

]]></Node>
<StgValue><ssdm name="DFG_NodesCount_kernels_values_load"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="5">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:8 %CGRA_NumTiles_shapes_values_load = load i5 %CGRA_NumTiles_shapes_values_addr

]]></Node>
<StgValue><ssdm name="CGRA_NumTiles_shapes_values_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="138" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="6">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:9 %zext_ln754 = zext i6 %DFG_NodesCount_kernels_values_load

]]></Node>
<StgValue><ssdm name="zext_ln754"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="32">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:10 %conv5_i = sitodp i32 %zext_ln754

]]></Node>
<StgValue><ssdm name="conv5_i"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="4">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:11 %zext_ln754_1 = zext i4 %CGRA_NumTiles_shapes_values_load

]]></Node>
<StgValue><ssdm name="zext_ln754_1"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="32">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:12 %conv7_i = sitodp i32 %zext_ln754_1

]]></Node>
<StgValue><ssdm name="conv7_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="142" st_id="15" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="32">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:10 %conv5_i = sitodp i32 %zext_ln754

]]></Node>
<StgValue><ssdm name="conv5_i"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="32">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:12 %conv7_i = sitodp i32 %zext_ln754_1

]]></Node>
<StgValue><ssdm name="conv7_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="144" st_id="16" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="32">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:10 %conv5_i = sitodp i32 %zext_ln754

]]></Node>
<StgValue><ssdm name="conv5_i"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="32">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:12 %conv7_i = sitodp i32 %zext_ln754_1

]]></Node>
<StgValue><ssdm name="conv7_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="146" st_id="17" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="32">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:10 %conv5_i = sitodp i32 %zext_ln754

]]></Node>
<StgValue><ssdm name="conv5_i"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="32">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:12 %conv7_i = sitodp i32 %zext_ln754_1

]]></Node>
<StgValue><ssdm name="conv7_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="148" st_id="18" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="32">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:10 %conv5_i = sitodp i32 %zext_ln754

]]></Node>
<StgValue><ssdm name="conv5_i"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="32">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:12 %conv7_i = sitodp i32 %zext_ln754_1

]]></Node>
<StgValue><ssdm name="conv7_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="150" st_id="19" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="151" st_id="20" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="152" st_id="21" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="153" st_id="22" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="154" st_id="23" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="155" st_id="24" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="156" st_id="25" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="157" st_id="26" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="158" st_id="27" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="159" st_id="28" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="160" st_id="29" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="161" st_id="30" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="162" st_id="31" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="163" st_id="32" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="164" st_id="33" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="165" st_id="34" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="166" st_id="35" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="167" st_id="36" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="168" st_id="37" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="169" st_id="38" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="170" st_id="39" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="171" st_id="40" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="172" st_id="41" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="173" st_id="42" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="174" st_id="43" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="175" st_id="44" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="176" st_id="45" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="177" st_id="46" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="178" st_id="47" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="179" st_id="48" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="180" st_id="49" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:13 %dc = ddiv i64 %conv5_i, i64 %conv7_i

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="181" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:14 %data_V = bitcast i64 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="182" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:15 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="183" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:16 %tmp_20 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="184" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="52" op_0_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:17 %tmp_21 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="185" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:23 %index = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_V, i32 52, i32 57

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="186" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="6">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:24 %zext_ln541 = zext i6 %index

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="187" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="52" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:25 %mask_table_addr = getelementptr i52 %mask_table, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="mask_table_addr"/></StgValue>
</operation>

<operation id="188" st_id="50" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="52" op_0_bw="6">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:26 %mask = load i6 %mask_table_addr

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="189" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="63" op_0_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:30 %p_Result_2 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="190" st_id="51" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="52" op_0_bw="6">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:26 %mask = load i6 %mask_table_addr

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="191" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:18 %icmp_ln1034 = icmp_ult  i11 %tmp_20, i11 1023

]]></Node>
<StgValue><ssdm name="icmp_ln1034"/></StgValue>
</operation>

<operation id="192" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:19 %icmp_ln1034_1 = icmp_ugt  i11 %tmp_20, i11 1075

]]></Node>
<StgValue><ssdm name="icmp_ln1034_1"/></StgValue>
</operation>

<operation id="193" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:20 %icmp_ln1018 = icmp_eq  i52 %tmp_21, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1018"/></StgValue>
</operation>

<operation id="194" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:21 %icmp_ln1018_1 = icmp_eq  i11 %tmp_20, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln1018_1"/></StgValue>
</operation>

<operation id="195" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:22 %and_ln21 = and i1 %icmp_ln1018, i1 %icmp_ln1018_1

]]></Node>
<StgValue><ssdm name="and_ln21"/></StgValue>
</operation>

<operation id="196" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="52">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:27 %zext_ln30 = zext i52 %mask

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="197" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:28 %p_Result_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_s, i63 0

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="198" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:29 %bitcast_ln524 = bitcast i64 %p_Result_1

]]></Node>
<StgValue><ssdm name="bitcast_ln524"/></StgValue>
</operation>

<operation id="199" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="63">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:31 %zext_ln368 = zext i63 %p_Result_2

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="200" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:32 %data_V_1 = add i64 %zext_ln30, i64 %zext_ln368

]]></Node>
<StgValue><ssdm name="data_V_1"/></StgValue>
</operation>

<operation id="201" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:33 %p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_1, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="202" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:34 %tmp_22 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="203" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="52" op_0_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:35 %tmp_23 = trunc i64 %data_V_1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="204" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:36 %xs_sign_V = or i1 %p_Result_s, i1 %p_Result_3

]]></Node>
<StgValue><ssdm name="xs_sign_V"/></StgValue>
</operation>

<operation id="205" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:37 %xs_exp_V = select i1 %p_Result_s, i11 %tmp_20, i11 %tmp_22

]]></Node>
<StgValue><ssdm name="xs_exp_V"/></StgValue>
</operation>

<operation id="206" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:38 %xs_sig_V_3 = select i1 %p_Result_s, i52 %tmp_21, i52 %tmp_23

]]></Node>
<StgValue><ssdm name="xs_sig_V_3"/></StgValue>
</operation>

<operation id="207" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:39 %xor_ln1496 = xor i52 %mask, i52 4503599627370495

]]></Node>
<StgValue><ssdm name="xor_ln1496"/></StgValue>
</operation>

<operation id="208" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:40 %xs_sig_V = and i52 %xs_sig_V_3, i52 %xor_ln1496

]]></Node>
<StgValue><ssdm name="xs_sig_V"/></StgValue>
</operation>

<operation id="209" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:41 %p_Result_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %xs_sign_V, i11 %xs_exp_V, i52 %xs_sig_V

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="210" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:42 %bitcast_ln524_1 = bitcast i64 %p_Result_4

]]></Node>
<StgValue><ssdm name="bitcast_ln524_1"/></StgValue>
</operation>

<operation id="211" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:43 %or_ln21 = or i1 %p_Result_s, i1 %and_ln21

]]></Node>
<StgValue><ssdm name="or_ln21"/></StgValue>
</operation>

<operation id="212" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:44 %and_ln21_1 = and i1 %icmp_ln1034, i1 %or_ln21

]]></Node>
<StgValue><ssdm name="and_ln21_1"/></StgValue>
</operation>

<operation id="213" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:45 %select_ln21 = select i1 %and_ln21_1, i64 %bitcast_ln524, i64 1

]]></Node>
<StgValue><ssdm name="select_ln21"/></StgValue>
</operation>

<operation id="214" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:46 %or_ln1034 = or i1 %icmp_ln1034, i1 %icmp_ln1034_1

]]></Node>
<StgValue><ssdm name="or_ln1034"/></StgValue>
</operation>

<operation id="215" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:47 %select_ln1034 = select i1 %or_ln1034, i64 %select_ln21, i64 %bitcast_ln524_1

]]></Node>
<StgValue><ssdm name="select_ln1034"/></StgValue>
</operation>

<operation id="216" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:48 %xor_ln1034 = xor i1 %icmp_ln1034, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1034"/></StgValue>
</operation>

<operation id="217" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:49 %and_ln1034 = and i1 %icmp_ln1034_1, i1 %xor_ln1034

]]></Node>
<StgValue><ssdm name="and_ln1034"/></StgValue>
</operation>

<operation id="218" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:50 %dc_1 = select i1 %and_ln1034, i64 %dc, i64 %select_ln1034

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="219" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:51 %data_V_2 = bitcast i64 %dc_1

]]></Node>
<StgValue><ssdm name="data_V_2"/></StgValue>
</operation>

<operation id="220" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:52 %p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_2, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="221" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:53 %tmp_24 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="222" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="52" op_0_bw="64">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:54 %tmp_25 = trunc i64 %data_V_2

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="223" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:55 %mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_25, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="224" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="113" op_0_bw="54">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:56 %zext_ln15 = zext i54 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="225" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="11">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:57 %zext_ln513 = zext i11 %tmp_24

]]></Node>
<StgValue><ssdm name="zext_ln513"/></StgValue>
</operation>

<operation id="226" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:58 %add_ln513 = add i12 %zext_ln513, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln513"/></StgValue>
</operation>

<operation id="227" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:59 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln513, i32 11

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="228" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:60 %sub_ln1364 = sub i11 1023, i11 %tmp_24

]]></Node>
<StgValue><ssdm name="sub_ln1364"/></StgValue>
</operation>

<operation id="229" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="11">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:61 %sext_ln1364 = sext i11 %sub_ln1364

]]></Node>
<StgValue><ssdm name="sext_ln1364"/></StgValue>
</operation>

<operation id="230" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:62 %ush = select i1 %isNeg, i12 %sext_ln1364, i12 %add_ln513

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="231" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="12">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:63 %sext_ln1340 = sext i12 %ush

]]></Node>
<StgValue><ssdm name="sext_ln1340"/></StgValue>
</operation>

<operation id="232" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="113" op_0_bw="32">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:64 %zext_ln1340 = zext i32 %sext_ln1340

]]></Node>
<StgValue><ssdm name="zext_ln1340"/></StgValue>
</operation>

<operation id="233" st_id="53" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="113" op_0_bw="113" op_1_bw="113">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:65 %r_V = lshr i113 %zext_ln15, i113 %zext_ln1340

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="234" st_id="53" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="113" op_0_bw="113" op_1_bw="113">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:66 %r_V_1 = shl i113 %zext_ln15, i113 %zext_ln1340

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="235" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="113" op_2_bw="32">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:67 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i113.i32, i113 %r_V, i32 53

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="236" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="1">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:68 %zext_ln671 = zext i1 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln671"/></StgValue>
</operation>

<operation id="237" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="113" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:69 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i113.i32.i32, i113 %r_V_1, i32 53, i32 60

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="238" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:70 %val = select i1 %isNeg, i8 %zext_ln671, i8 %tmp_4

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="239" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:71 %result_V_2 = sub i8 0, i8 %val

]]></Node>
<StgValue><ssdm name="result_V_2"/></StgValue>
</operation>

<operation id="240" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:72 %result_V = select i1 %p_Result_5, i8 %result_V_2, i8 %val

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="241" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="7" op_0_bw="8">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:73 %trunc_ln59 = trunc i8 %result_V

]]></Node>
<StgValue><ssdm name="trunc_ln59"/></StgValue>
</operation>

<operation id="242" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:74 %tmp_19 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %result_V, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="243" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:75 %icmp_ln224 = icmp_slt  i6 %tmp_19, i6 1

]]></Node>
<StgValue><ssdm name="icmp_ln224"/></StgValue>
</operation>

<operation id="244" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:76 %startII = select i1 %icmp_ln224, i7 4, i7 %trunc_ln59

]]></Node>
<StgValue><ssdm name="startII"/></StgValue>
</operation>

<operation id="245" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="7">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:77 %zext_ln781 = zext i7 %startII

]]></Node>
<StgValue><ssdm name="zext_ln781"/></StgValue>
</operation>

<operation id="246" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:79 %store_ln783 = store i8 %zext_ln781, i8 %startII_1

]]></Node>
<StgValue><ssdm name="store_ln783"/></StgValue>
</operation>

<operation id="247" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
_Z26kernel_shape_idx_generatorcc.exit:80 %br_ln783 = br void

]]></Node>
<StgValue><ssdm name="br_ln783"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="248" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1 %storemerge2_load = load i8 %storemerge2

]]></Node>
<StgValue><ssdm name="storemerge2_load"/></StgValue>
</operation>

<operation id="249" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %store_ln782 = store i8 %storemerge2_load, i8 %threshold

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="250" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="4" op_3_bw="7" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="7" op_9_bw="4" op_10_bw="5" op_11_bw="4" op_12_bw="1" op_13_bw="1" op_14_bw="3" op_15_bw="6" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="1" op_20_bw="1" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="5" op_25_bw="1" op_26_bw="6" op_27_bw="6" op_28_bw="8" op_29_bw="7" op_30_bw="8" op_31_bw="5" op_32_bw="0">
<![CDATA[
:4 %call_ln786 = call void @Reset, i8 %IDX_pd, i4 %idx_pd_r, i7 %IDX_pd_modulo, i8 %IDX_pd_bypass, i8 %bypassOptIdx, i8 %bypassOpt, i8 %bypassSrcOpt, i7 %bypassTgtOpt, i4 %predTile1, i5 %bypassSrcTile, i4 %bypassTgtTile, i1 %dependency_forward, i1 %dependency_backward, i3 %kernel_idx, i6 %DFG_NodesCount_kernels_values, i8 %bypassOpt_wrAddr, i8 %predecessors, i8 %placement_dynamic_bypass, i1 %placement_dynamic_occupy, i1 %placement_dynamic_bypass_occupy, i8 %placement_dynamic_dict_Opt2PC_keys, i8 %placement_dynamic_dict_Opt2PC_values, i8 %placement_dynamic_dict_Opt2Tile_keys, i5 %placement_dynamic_dict_Opt2Tile_values, i1 %placement_done_values, i6 %placement_static_kernels_values, i6 %dependency_predecessors_kernels_values1, i8 %dependency_predecessor_values, i7 %dependency_successors_kernels_values1, i8 %dependency_successor_values, i5 %curOptPotentialPlacement

]]></Node>
<StgValue><ssdm name="call_ln786"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="251" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %startII_4 = load i8 %startII_1

]]></Node>
<StgValue><ssdm name="startII_4"/></StgValue>
</operation>

<operation id="252" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %store_ln785 = store i8 %startII_4, i8 %DynamicPlacement_II

]]></Node>
<StgValue><ssdm name="store_ln785"/></StgValue>
</operation>

<operation id="253" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="4" op_3_bw="7" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="7" op_9_bw="4" op_10_bw="5" op_11_bw="4" op_12_bw="1" op_13_bw="1" op_14_bw="3" op_15_bw="6" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="1" op_20_bw="1" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="5" op_25_bw="1" op_26_bw="6" op_27_bw="6" op_28_bw="8" op_29_bw="7" op_30_bw="8" op_31_bw="5" op_32_bw="0">
<![CDATA[
:4 %call_ln786 = call void @Reset, i8 %IDX_pd, i4 %idx_pd_r, i7 %IDX_pd_modulo, i8 %IDX_pd_bypass, i8 %bypassOptIdx, i8 %bypassOpt, i8 %bypassSrcOpt, i7 %bypassTgtOpt, i4 %predTile1, i5 %bypassSrcTile, i4 %bypassTgtTile, i1 %dependency_forward, i1 %dependency_backward, i3 %kernel_idx, i6 %DFG_NodesCount_kernels_values, i8 %bypassOpt_wrAddr, i8 %predecessors, i8 %placement_dynamic_bypass, i1 %placement_dynamic_occupy, i1 %placement_dynamic_bypass_occupy, i8 %placement_dynamic_dict_Opt2PC_keys, i8 %placement_dynamic_dict_Opt2PC_values, i8 %placement_dynamic_dict_Opt2Tile_keys, i5 %placement_dynamic_dict_Opt2Tile_values, i1 %placement_done_values, i6 %placement_static_kernels_values, i6 %dependency_predecessors_kernels_values1, i8 %dependency_predecessor_values, i7 %dependency_successors_kernels_values1, i8 %dependency_successor_values, i5 %curOptPotentialPlacement

]]></Node>
<StgValue><ssdm name="call_ln786"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="254" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="3" op_3_bw="6" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="6" op_8_bw="1" op_9_bw="6" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="4" op_15_bw="4" op_16_bw="2" op_17_bw="5" op_18_bw="2" op_19_bw="8" op_20_bw="4" op_21_bw="4" op_22_bw="5" op_23_bw="4" op_24_bw="8" op_25_bw="8" op_26_bw="5" op_27_bw="2" op_28_bw="2" op_29_bw="8" op_30_bw="4" op_31_bw="4" op_32_bw="8" op_33_bw="8" op_34_bw="7" op_35_bw="1" op_36_bw="8" op_37_bw="4" op_38_bw="8" op_39_bw="7" op_40_bw="7" op_41_bw="5" op_42_bw="7" op_43_bw="4" op_44_bw="1" op_45_bw="1" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="1" op_51_bw="1" op_52_bw="4" op_53_bw="1" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
:5 %success = call i1 @dynamic_placement_routing, i8 %curOpt_idx, i3 %kernel_idx, i6 %DFG_NodesCount_kernels_values, i8 %IDX_pd, i8 %dependency_predecessor_values, i8 %predecessors_wrAddr, i6 %placement_static_kernels_values, i1 %placement_done_values, i6 %predOpt_idx_List, i8 %predecessors, i8 %placement_dynamic_dict_Opt2PC_values, i8 %predsNum, i8 %threshold, i4 %placement_static_Opt2Tile_kernels_values1, i4 %placement_static_Tile2Level_keys, i2 %placement_static_Tile2Level_values, i5 %shape_idx, i2 %allocated_tiles_Maxlevels_dynamic_shapes_values, i8 %curOptPotentialPlacement_wrAddr, i4 %allocated_tiles_levelsValidLen_shapes_values, i4 %allocated_tiles_levels_dynamic_shapes_values, i5 %curOptPotentialPlacement, i4 %CGRA_NumTiles_shapes_values, i8 %potentialPlacement_wrAddr_List_0, i8 %potentialPlacement_wrAddr_List_1, i5 %placement_dynamic_dict_Opt2Tile_values, i2 %Tile2XY_0, i2 %Tile2XY_1, i8 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges, i4 %xy2Tile, i4 %allocated_tiles_shapes_values, i8 %CurOptPotentialPlacement_List_BypassLess_Gen_YChanges, i8 %DynamicPlacement_II, i7 %IDX_pd_modulo, i1 %placement_dynamic_occupy, i8 %placement_dynamic_dict_Opt2Tile_keys, i4 %predTile1, i8 %bypassSrcOpt, i7 %bypassTgtOpt, i7 %bypassSrcOpt_keyIdx, i5 %bypassSrcTile, i7 %bypassTgtOpt_keyIdx, i4 %bypassTgtTile, i1 %dependency_forward, i1 %dependency_backward, i8 %bypassOptIdx, i8 %bypassOpt, i8 %placement_dynamic_dict_Opt2PC_keys, i8 %IDX_pd_bypass, i1 %bpsStride_0, i1 %bpsStride_1, i4 %idx_pd_r, i1 %placement_dynamic_bypass_occupy, i8 %placement_dynamic_bypass, i8 %bypassOpt_wrAddr, i8 %dependency_successor_values

]]></Node>
<StgValue><ssdm name="success"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="255" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="3" op_3_bw="6" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="6" op_8_bw="1" op_9_bw="6" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="4" op_15_bw="4" op_16_bw="2" op_17_bw="5" op_18_bw="2" op_19_bw="8" op_20_bw="4" op_21_bw="4" op_22_bw="5" op_23_bw="4" op_24_bw="8" op_25_bw="8" op_26_bw="5" op_27_bw="2" op_28_bw="2" op_29_bw="8" op_30_bw="4" op_31_bw="4" op_32_bw="8" op_33_bw="8" op_34_bw="7" op_35_bw="1" op_36_bw="8" op_37_bw="4" op_38_bw="8" op_39_bw="7" op_40_bw="7" op_41_bw="5" op_42_bw="7" op_43_bw="4" op_44_bw="1" op_45_bw="1" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="1" op_51_bw="1" op_52_bw="4" op_53_bw="1" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
:5 %success = call i1 @dynamic_placement_routing, i8 %curOpt_idx, i3 %kernel_idx, i6 %DFG_NodesCount_kernels_values, i8 %IDX_pd, i8 %dependency_predecessor_values, i8 %predecessors_wrAddr, i6 %placement_static_kernels_values, i1 %placement_done_values, i6 %predOpt_idx_List, i8 %predecessors, i8 %placement_dynamic_dict_Opt2PC_values, i8 %predsNum, i8 %threshold, i4 %placement_static_Opt2Tile_kernels_values1, i4 %placement_static_Tile2Level_keys, i2 %placement_static_Tile2Level_values, i5 %shape_idx, i2 %allocated_tiles_Maxlevels_dynamic_shapes_values, i8 %curOptPotentialPlacement_wrAddr, i4 %allocated_tiles_levelsValidLen_shapes_values, i4 %allocated_tiles_levels_dynamic_shapes_values, i5 %curOptPotentialPlacement, i4 %CGRA_NumTiles_shapes_values, i8 %potentialPlacement_wrAddr_List_0, i8 %potentialPlacement_wrAddr_List_1, i5 %placement_dynamic_dict_Opt2Tile_values, i2 %Tile2XY_0, i2 %Tile2XY_1, i8 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges, i4 %xy2Tile, i4 %allocated_tiles_shapes_values, i8 %CurOptPotentialPlacement_List_BypassLess_Gen_YChanges, i8 %DynamicPlacement_II, i7 %IDX_pd_modulo, i1 %placement_dynamic_occupy, i8 %placement_dynamic_dict_Opt2Tile_keys, i4 %predTile1, i8 %bypassSrcOpt, i7 %bypassTgtOpt, i7 %bypassSrcOpt_keyIdx, i5 %bypassSrcTile, i7 %bypassTgtOpt_keyIdx, i4 %bypassTgtTile, i1 %dependency_forward, i1 %dependency_backward, i8 %bypassOptIdx, i8 %bypassOpt, i8 %placement_dynamic_dict_Opt2PC_keys, i8 %IDX_pd_bypass, i1 %bpsStride_0, i1 %bpsStride_1, i4 %idx_pd_r, i1 %placement_dynamic_bypass_occupy, i8 %placement_dynamic_bypass, i8 %bypassOpt_wrAddr, i8 %dependency_successor_values

]]></Node>
<StgValue><ssdm name="success"/></StgValue>
</operation>

<operation id="256" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln789 = br i1 %success, void, void

]]></Node>
<StgValue><ssdm name="br_ln789"/></StgValue>
</operation>

<operation id="257" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="success" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:2 %kernel_idx_load = load i3 %kernel_idx

]]></Node>
<StgValue><ssdm name="kernel_idx_load"/></StgValue>
</operation>

<operation id="258" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="success" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="3">
<![CDATA[
:3 %zext_ln793 = zext i3 %kernel_idx_load

]]></Node>
<StgValue><ssdm name="zext_ln793"/></StgValue>
</operation>

<operation id="259" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="success" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %DFG_NodesCount_kernels_values_addr_1 = getelementptr i6 %DFG_NodesCount_kernels_values, i64 0, i64 %zext_ln793

]]></Node>
<StgValue><ssdm name="DFG_NodesCount_kernels_values_addr_1"/></StgValue>
</operation>

<operation id="260" st_id="58" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="success" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="3">
<![CDATA[
:5 %DFG_NodesCount_kernels_values_load_1 = load i3 %DFG_NodesCount_kernels_values_addr_1

]]></Node>
<StgValue><ssdm name="DFG_NodesCount_kernels_values_load_1"/></StgValue>
</operation>

<operation id="261" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="success" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %DynamicPlacement_II_load = load i8 %DynamicPlacement_II

]]></Node>
<StgValue><ssdm name="DynamicPlacement_II_load"/></StgValue>
</operation>

<operation id="262" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="success" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="8">
<![CDATA[
:1 %ret_ln801 = ret i8 %DynamicPlacement_II_load

]]></Node>
<StgValue><ssdm name="ret_ln801"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="263" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln793 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln793"/></StgValue>
</operation>

<operation id="264" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1 %threshold_load = load i8 %threshold

]]></Node>
<StgValue><ssdm name="threshold_load"/></StgValue>
</operation>

<operation id="265" st_id="59" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="3">
<![CDATA[
:5 %DFG_NodesCount_kernels_values_load_1 = load i3 %DFG_NodesCount_kernels_values_addr_1

]]></Node>
<StgValue><ssdm name="DFG_NodesCount_kernels_values_load_1"/></StgValue>
</operation>

<operation id="266" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="6">
<![CDATA[
:6 %zext_ln793_1 = zext i6 %DFG_NodesCount_kernels_values_load_1

]]></Node>
<StgValue><ssdm name="zext_ln793_1"/></StgValue>
</operation>

<operation id="267" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %icmp_ln793 = icmp_slt  i8 %threshold_load, i8 %zext_ln793_1

]]></Node>
<StgValue><ssdm name="icmp_ln793"/></StgValue>
</operation>

<operation id="268" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8 %add_ln797 = add i8 %threshold_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln797"/></StgValue>
</operation>

<operation id="269" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9 %startII_5 = add i8 %startII_4, i8 1

]]></Node>
<StgValue><ssdm name="startII_5"/></StgValue>
</operation>

<operation id="270" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:10 %select_ln793 = select i1 %icmp_ln793, i8 %add_ln797, i8 1

]]></Node>
<StgValue><ssdm name="select_ln793"/></StgValue>
</operation>

<operation id="271" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:11 %startII_6 = select i1 %icmp_ln793, i8 %startII_4, i8 %startII_5

]]></Node>
<StgValue><ssdm name="startII_6"/></StgValue>
</operation>

<operation id="272" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:12 %store_ln783 = store i8 %select_ln793, i8 %storemerge2

]]></Node>
<StgValue><ssdm name="store_ln783"/></StgValue>
</operation>

<operation id="273" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:13 %store_ln783 = store i8 %startII_6, i8 %startII_1

]]></Node>
<StgValue><ssdm name="store_ln783"/></StgValue>
</operation>

<operation id="274" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln783 = br void

]]></Node>
<StgValue><ssdm name="br_ln783"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
