Protel Design System Design Rule Check
PCB File : D:\Altium\Project\RD_BUCK\RD_BUCK.PcbDoc
Date     : 5/2/2022
Time     : 9:53:31 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.5mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (28.448mm,115.951mm) on Top Overlay And Pad KF1-2(28.448mm,115.951mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (28.448mm,121.031mm) on Top Overlay And Pad KF1-1(28.448mm,121.031mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Arc (36.123mm,102.406mm) on Top Overlay And Pad R12-2(34.925mm,102.997mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (42.291mm,113.411mm) on Top Overlay And Pad EC2-1(45.847mm,113.411mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (42.291mm,113.411mm) on Top Overlay And Pad EC2-2(38.481mm,113.411mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (42.291mm,113.411mm) on Top Overlay And Pad EC2-2(38.481mm,113.411mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (66.345mm,118.186mm) on Top Overlay And Pad EC1-1(66.345mm,120.447mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (66.345mm,118.186mm) on Top Overlay And Pad EC1-2(66.345mm,115.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (39.116mm,111.086mm) (41.066mm,115.661mm) on Top Overlay And Pad EC2-2(38.481mm,113.411mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (65.945mm,115.136mm) (66.745mm,119.136mm) on Top Overlay And Pad EC1-2(66.345mm,115.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (83.92mm,116.004mm) (84.177mm,117.782mm) on Top Overlay And Pad DZ2-2(84.049mm,117.935mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (83.996mm,113.104mm) (84.254mm,114.882mm) on Top Overlay And Pad DZ1-2(84.125mm,112.951mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (91.411mm,115.265mm) (91.669mm,117.043mm) on Top Overlay And Pad D1-2(90.498mm,116.154mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad *1-10(70.325mm,107.01mm) on Top Layer And Track (71.475mm,98.885mm)(71.475mm,108.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad *1-11(70.325mm,105.74mm) on Top Layer And Track (71.475mm,98.885mm)(71.475mm,108.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad *1-12(70.325mm,104.47mm) on Top Layer And Track (71.475mm,98.885mm)(71.475mm,108.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad *1-13(70.325mm,103.2mm) on Top Layer And Text "C1" (68.418mm,103.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad *1-13(70.325mm,103.2mm) on Top Layer And Track (71.475mm,98.885mm)(71.475mm,108.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad *1-2(75.725mm,100.66mm) on Top Layer And Text "5" (75.438mm,99.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad *1-2(75.725mm,100.66mm) on Top Layer And Track (74.575mm,98.885mm)(74.575mm,108.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad *1-4(75.725mm,103.2mm) on Top Layer And Track (74.575mm,98.885mm)(74.575mm,108.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad *1-7(75.725mm,107.01mm) on Top Layer And Track (74.575mm,98.885mm)(74.575mm,108.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad 1-1(79.223mm,103.599mm) on Top Layer And Text "2" (78.232mm,103.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad 1-1(79.223mm,103.599mm) on Top Layer And Text "4" (78.283mm,104.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad 1-1(79.223mm,103.599mm) on Top Layer And Track (78.476mm,102.999mm)(78.476mm,105.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 1-1(79.223mm,103.599mm) on Top Layer And Track (78.623mm,102.999mm)(78.623mm,105.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 1-1(79.223mm,103.599mm) on Top Layer And Track (78.623mm,102.999mm)(79.823mm,102.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad 1-1(79.223mm,103.599mm) on Top Layer And Track (78.715mm,104.099mm)(78.715mm,104.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 1-1(79.223mm,103.599mm) on Top Layer And Track (79.098mm,104.199mm)(79.098mm,104.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 1-1(79.223mm,103.599mm) on Top Layer And Track (79.348mm,104.199mm)(79.348mm,104.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad 1-1(79.223mm,103.599mm) on Top Layer And Track (79.731mm,104.099mm)(79.731mm,104.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 1-1(79.223mm,103.599mm) on Top Layer And Track (79.823mm,102.999mm)(79.823mm,105.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad 1-1(79.223mm,103.599mm) on Top Layer And Track (79.969mm,102.999mm)(79.969mm,105.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad 1-2(79.223mm,105.199mm) on Top Layer And Text "2" (78.232mm,103.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad 1-2(79.223mm,105.199mm) on Top Layer And Text "4" (78.283mm,104.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad 1-2(79.223mm,105.199mm) on Top Layer And Track (78.476mm,102.999mm)(78.476mm,105.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 1-2(79.223mm,105.199mm) on Top Layer And Track (78.623mm,102.999mm)(78.623mm,105.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 1-2(79.223mm,105.199mm) on Top Layer And Track (78.623mm,105.799mm)(79.823mm,105.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad 1-2(79.223mm,105.199mm) on Top Layer And Track (78.715mm,104.099mm)(78.715mm,104.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 1-2(79.223mm,105.199mm) on Top Layer And Track (79.098mm,104.199mm)(79.098mm,104.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 1-2(79.223mm,105.199mm) on Top Layer And Track (79.348mm,104.199mm)(79.348mm,104.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad 1-2(79.223mm,105.199mm) on Top Layer And Track (79.731mm,104.099mm)(79.731mm,104.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 1-2(79.223mm,105.199mm) on Top Layer And Track (79.823mm,102.999mm)(79.823mm,105.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad 1-2(79.223mm,105.199mm) on Top Layer And Track (79.969mm,102.999mm)(79.969mm,105.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad 2-1(80.569mm,105.199mm) on Top Layer And Track (79.823mm,102.999mm)(79.823mm,105.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 2-1(80.569mm,105.199mm) on Top Layer And Track (79.969mm,102.999mm)(79.969mm,105.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 2-1(80.569mm,105.199mm) on Top Layer And Track (79.969mm,105.799mm)(81.169mm,105.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad 2-1(80.569mm,105.199mm) on Top Layer And Track (80.061mm,104.099mm)(80.061mm,104.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 2-1(80.569mm,105.199mm) on Top Layer And Track (80.444mm,104.199mm)(80.444mm,104.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 2-1(80.569mm,105.199mm) on Top Layer And Track (80.694mm,104.199mm)(80.694mm,104.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad 2-1(80.569mm,105.199mm) on Top Layer And Track (81.077mm,104.099mm)(81.077mm,104.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 2-1(80.569mm,105.199mm) on Top Layer And Track (81.169mm,102.999mm)(81.169mm,105.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad 2-2(80.569mm,103.599mm) on Top Layer And Text "4" (78.283mm,104.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad 2-2(80.569mm,103.599mm) on Top Layer And Text "YA1" (80.315mm,103.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad 2-2(80.569mm,103.599mm) on Top Layer And Track (79.823mm,102.999mm)(79.823mm,105.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 2-2(80.569mm,103.599mm) on Top Layer And Track (79.969mm,102.999mm)(79.969mm,105.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 2-2(80.569mm,103.599mm) on Top Layer And Track (79.969mm,102.999mm)(81.169mm,102.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad 2-2(80.569mm,103.599mm) on Top Layer And Track (80.061mm,104.099mm)(80.061mm,104.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 2-2(80.569mm,103.599mm) on Top Layer And Track (80.444mm,104.199mm)(80.444mm,104.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 2-2(80.569mm,103.599mm) on Top Layer And Track (80.694mm,104.199mm)(80.694mm,104.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad 2-2(80.569mm,103.599mm) on Top Layer And Track (81.077mm,104.099mm)(81.077mm,104.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 2-2(80.569mm,103.599mm) on Top Layer And Track (81.169mm,102.999mm)(81.169mm,105.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad 3-1(77.876mm,103.599mm) on Top Layer And Text "2" (78.232mm,103.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad 3-1(77.876mm,103.599mm) on Top Layer And Text "4" (78.283mm,104.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 3-1(77.876mm,103.599mm) on Top Layer And Track (77.276mm,102.999mm)(77.276mm,105.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 3-1(77.876mm,103.599mm) on Top Layer And Track (77.276mm,102.999mm)(78.476mm,102.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad 3-1(77.876mm,103.599mm) on Top Layer And Track (77.368mm,104.099mm)(77.368mm,104.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 3-1(77.876mm,103.599mm) on Top Layer And Track (77.751mm,104.199mm)(77.751mm,104.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 3-1(77.876mm,103.599mm) on Top Layer And Track (78.001mm,104.199mm)(78.001mm,104.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad 3-1(77.876mm,103.599mm) on Top Layer And Track (78.384mm,104.099mm)(78.384mm,104.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 3-1(77.876mm,103.599mm) on Top Layer And Track (78.476mm,102.999mm)(78.476mm,105.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad 3-1(77.876mm,103.599mm) on Top Layer And Track (78.623mm,102.999mm)(78.623mm,105.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad 3-2(77.876mm,105.199mm) on Top Layer And Text "1" (77.699mm,105.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad 3-2(77.876mm,105.199mm) on Top Layer And Text "2" (78.232mm,103.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 3-2(77.876mm,105.199mm) on Top Layer And Track (77.276mm,102.999mm)(77.276mm,105.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 3-2(77.876mm,105.199mm) on Top Layer And Track (77.276mm,105.799mm)(78.476mm,105.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad 3-2(77.876mm,105.199mm) on Top Layer And Track (77.368mm,104.099mm)(77.368mm,104.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 3-2(77.876mm,105.199mm) on Top Layer And Track (77.751mm,104.199mm)(77.751mm,104.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 3-2(77.876mm,105.199mm) on Top Layer And Track (78.001mm,104.199mm)(78.001mm,104.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad 3-2(77.876mm,105.199mm) on Top Layer And Track (78.384mm,104.099mm)(78.384mm,104.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 3-2(77.876mm,105.199mm) on Top Layer And Track (78.476mm,102.999mm)(78.476mm,105.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad 3-2(77.876mm,105.199mm) on Top Layer And Track (78.623mm,102.999mm)(78.623mm,105.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 4-1(77.889mm,102.133mm) on Top Layer And Track (77.289mm,101.533mm)(77.289mm,102.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 4-1(77.889mm,102.133mm) on Top Layer And Track (77.289mm,101.533mm)(80.089mm,101.533mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 4-1(77.889mm,102.133mm) on Top Layer And Track (77.289mm,102.733mm)(80.089mm,102.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad 4-1(77.889mm,102.133mm) on Top Layer And Track (78.389mm,101.625mm)(78.989mm,101.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad 4-1(77.889mm,102.133mm) on Top Layer And Track (78.389mm,102.641mm)(78.989mm,102.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 4-1(77.889mm,102.133mm) on Top Layer And Track (78.489mm,102.008mm)(78.889mm,102.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 4-1(77.889mm,102.133mm) on Top Layer And Track (78.489mm,102.258mm)(78.889mm,102.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 4-2(79.489mm,102.133mm) on Top Layer And Track (77.289mm,101.533mm)(80.089mm,101.533mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 4-2(79.489mm,102.133mm) on Top Layer And Track (77.289mm,102.733mm)(80.089mm,102.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad 4-2(79.489mm,102.133mm) on Top Layer And Track (78.389mm,101.625mm)(78.989mm,101.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad 4-2(79.489mm,102.133mm) on Top Layer And Track (78.389mm,102.641mm)(78.989mm,102.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 4-2(79.489mm,102.133mm) on Top Layer And Track (78.489mm,102.008mm)(78.889mm,102.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 4-2(79.489mm,102.133mm) on Top Layer And Track (78.489mm,102.258mm)(78.889mm,102.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 4-2(79.489mm,102.133mm) on Top Layer And Track (80.089mm,101.533mm)(80.089mm,102.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad 4-2(79.489mm,102.133mm) on Top Layer And Track (80.215mm,102.405mm)(80.579mm,102.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad 4-2(79.489mm,102.133mm) on Top Layer And Track (80.215mm,98.857mm)(80.215mm,102.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 5-1(77.864mm,100.178mm) on Top Layer And Track (77.264mm,100.778mm)(80.064mm,100.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 5-1(77.864mm,100.178mm) on Top Layer And Track (77.264mm,99.578mm)(80.064mm,99.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 5-2(79.464mm,100.178mm) on Top Layer And Track (77.264mm,100.778mm)(80.064mm,100.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 5-2(79.464mm,100.178mm) on Top Layer And Track (77.264mm,99.578mm)(80.064mm,99.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad 5-2(79.464mm,100.178mm) on Top Layer And Track (78.364mm,100.686mm)(78.964mm,100.686mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad 5-2(79.464mm,100.178mm) on Top Layer And Track (78.364mm,99.67mm)(78.964mm,99.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 5-2(79.464mm,100.178mm) on Top Layer And Track (78.464mm,100.053mm)(78.864mm,100.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 5-2(79.464mm,100.178mm) on Top Layer And Track (78.464mm,100.303mm)(78.864mm,100.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad 5-2(79.464mm,100.178mm) on Top Layer And Track (80.064mm,99.578mm)(80.064mm,100.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad 5-2(79.464mm,100.178mm) on Top Layer And Track (80.215mm,98.857mm)(80.215mm,102.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(67.742mm,102.514mm) on Top Layer And Track (67.142mm,100.314mm)(67.142mm,103.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(67.742mm,102.514mm) on Top Layer And Track (67.142mm,103.114mm)(68.342mm,103.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad C1-1(67.742mm,102.514mm) on Top Layer And Track (67.234mm,101.414mm)(67.234mm,102.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(67.742mm,102.514mm) on Top Layer And Track (67.617mm,101.514mm)(67.617mm,101.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(67.742mm,102.514mm) on Top Layer And Track (67.867mm,101.514mm)(67.867mm,101.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad C1-1(67.742mm,102.514mm) on Top Layer And Track (68.25mm,101.414mm)(68.25mm,102.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(67.742mm,102.514mm) on Top Layer And Track (68.342mm,100.314mm)(68.342mm,103.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(67.742mm,100.914mm) on Top Layer And Track (67.142mm,100.314mm)(67.142mm,103.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(67.742mm,100.914mm) on Top Layer And Track (67.142mm,100.314mm)(68.342mm,100.314mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C1-2(67.742mm,100.914mm) on Top Layer And Track (67.234mm,101.414mm)(67.234mm,102.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(67.742mm,100.914mm) on Top Layer And Track (67.617mm,101.514mm)(67.617mm,101.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(67.742mm,100.914mm) on Top Layer And Track (67.867mm,101.514mm)(67.867mm,101.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C1-2(67.742mm,100.914mm) on Top Layer And Track (68.25mm,101.414mm)(68.25mm,102.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(67.742mm,100.914mm) on Top Layer And Track (68.342mm,100.314mm)(68.342mm,103.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C2-1(67.742mm,105.753mm) on Top Layer And Track (67.116mm,106.423mm)(68.316mm,106.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(67.742mm,105.753mm) on Top Layer And Track (67.142mm,103.553mm)(67.142mm,106.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(67.742mm,105.753mm) on Top Layer And Track (67.142mm,106.353mm)(68.342mm,106.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad C2-1(67.742mm,105.753mm) on Top Layer And Track (67.234mm,104.653mm)(67.234mm,105.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(67.742mm,105.753mm) on Top Layer And Track (67.617mm,104.753mm)(67.617mm,105.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(67.742mm,105.753mm) on Top Layer And Track (67.867mm,104.753mm)(67.867mm,105.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad C2-1(67.742mm,105.753mm) on Top Layer And Track (68.25mm,104.653mm)(68.25mm,105.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(67.742mm,105.753mm) on Top Layer And Track (68.342mm,103.553mm)(68.342mm,106.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C2-2(67.742mm,104.153mm) on Top Layer And Text "C1" (68.418mm,103.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(67.742mm,104.153mm) on Top Layer And Track (67.142mm,103.553mm)(67.142mm,106.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(67.742mm,104.153mm) on Top Layer And Track (67.142mm,103.553mm)(68.342mm,103.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C2-2(67.742mm,104.153mm) on Top Layer And Track (67.234mm,104.653mm)(67.234mm,105.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(67.742mm,104.153mm) on Top Layer And Track (67.617mm,104.753mm)(67.617mm,105.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(67.742mm,104.153mm) on Top Layer And Track (67.867mm,104.753mm)(67.867mm,105.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C2-2(67.742mm,104.153mm) on Top Layer And Track (68.25mm,104.653mm)(68.25mm,105.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(67.742mm,104.153mm) on Top Layer And Track (68.342mm,103.553mm)(68.342mm,106.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad C4-2(46.482mm,119.634mm) on Top Layer And Track (45.532mm,118.577mm)(45.532mm,122.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad C4-2(46.482mm,119.634mm) on Top Layer And Track (45.847mm,120.345mm)(45.847mm,121.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C4-2(46.482mm,119.634mm) on Top Layer And Track (46.357mm,120.577mm)(46.357mm,120.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C4-2(46.482mm,119.634mm) on Top Layer And Track (46.607mm,120.577mm)(46.607mm,120.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad C4-2(46.482mm,119.634mm) on Top Layer And Track (47.117mm,120.345mm)(47.117mm,121.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C4-2(46.482mm,119.634mm) on Top Layer And Track (47.432mm,118.577mm)(47.432mm,122.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(67.145mm,113.411mm) on Top Layer And Track (64.945mm,112.811mm)(67.745mm,112.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(67.145mm,113.411mm) on Top Layer And Track (64.945mm,114.011mm)(67.745mm,114.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad C5-1(67.145mm,113.411mm) on Top Layer And Track (66.045mm,112.903mm)(66.645mm,112.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad C5-1(67.145mm,113.411mm) on Top Layer And Track (66.045mm,113.919mm)(66.645mm,113.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(67.145mm,113.411mm) on Top Layer And Track (66.145mm,113.286mm)(66.545mm,113.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(67.145mm,113.411mm) on Top Layer And Track (66.145mm,113.536mm)(66.545mm,113.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(67.145mm,113.411mm) on Top Layer And Track (67.745mm,112.811mm)(67.745mm,114.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-2(65.545mm,113.411mm) on Top Layer And Track (64.945mm,112.811mm)(64.945mm,114.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-2(65.545mm,113.411mm) on Top Layer And Track (64.945mm,112.811mm)(67.745mm,112.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-2(65.545mm,113.411mm) on Top Layer And Track (64.945mm,114.011mm)(67.745mm,114.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C5-2(65.545mm,113.411mm) on Top Layer And Track (66.045mm,112.903mm)(66.645mm,112.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C5-2(65.545mm,113.411mm) on Top Layer And Track (66.045mm,113.919mm)(66.645mm,113.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-2(65.545mm,113.411mm) on Top Layer And Track (66.145mm,113.286mm)(66.545mm,113.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-2(65.545mm,113.411mm) on Top Layer And Track (66.145mm,113.536mm)(66.545mm,113.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(69.799mm,115.43mm) on Top Layer And Track (69.199mm,114.83mm)(69.199mm,117.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(69.799mm,115.43mm) on Top Layer And Track (69.199mm,114.83mm)(70.399mm,114.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad C6-1(69.799mm,115.43mm) on Top Layer And Track (69.291mm,115.93mm)(69.291mm,116.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(69.799mm,115.43mm) on Top Layer And Track (69.674mm,116.03mm)(69.674mm,116.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(69.799mm,115.43mm) on Top Layer And Track (69.924mm,116.03mm)(69.924mm,116.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad C6-1(69.799mm,115.43mm) on Top Layer And Track (70.307mm,115.93mm)(70.307mm,116.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(69.799mm,115.43mm) on Top Layer And Track (70.399mm,114.83mm)(70.399mm,117.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C7-1(36.576mm,100.102mm) on Top Layer And Track (35.519mm,101.051mm)(39.919mm,101.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad C7-1(36.576mm,100.102mm) on Top Layer And Track (35.519mm,99.151mm)(39.919mm,99.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad C7-1(36.576mm,100.102mm) on Top Layer And Track (37.287mm,100.736mm)(38.151mm,100.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad C7-1(36.576mm,100.102mm) on Top Layer And Track (37.287mm,99.466mm)(38.151mm,99.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C7-1(36.576mm,100.102mm) on Top Layer And Track (37.519mm,100.226mm)(37.919mm,100.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C7-1(36.576mm,100.102mm) on Top Layer And Track (37.519mm,99.976mm)(37.919mm,99.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C7-2(38.862mm,100.102mm) on Top Layer And Track (35.519mm,101.051mm)(39.919mm,101.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad C7-2(38.862mm,100.102mm) on Top Layer And Track (35.519mm,99.151mm)(39.919mm,99.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad C7-2(38.862mm,100.102mm) on Top Layer And Track (37.287mm,100.736mm)(38.151mm,100.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad C7-2(38.862mm,100.102mm) on Top Layer And Track (37.287mm,99.466mm)(38.151mm,99.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C7-2(38.862mm,100.102mm) on Top Layer And Track (37.519mm,100.226mm)(37.919mm,100.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C7-2(38.862mm,100.102mm) on Top Layer And Track (37.519mm,99.976mm)(37.919mm,99.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C8-1(55.931mm,105.562mm) on Top Layer And Track (54.981mm,104.505mm)(54.981mm,108.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad C8-1(55.931mm,105.562mm) on Top Layer And Track (55.296mm,106.274mm)(55.296mm,107.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C8-1(55.931mm,105.562mm) on Top Layer And Track (55.806mm,106.505mm)(55.806mm,106.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C8-1(55.931mm,105.562mm) on Top Layer And Track (56.056mm,106.505mm)(56.056mm,106.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad C8-1(55.931mm,105.562mm) on Top Layer And Track (56.566mm,106.274mm)(56.566mm,107.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad C8-1(55.931mm,105.562mm) on Top Layer And Track (56.881mm,104.505mm)(56.881mm,108.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.254mm) Between Pad C8-2(55.931mm,107.848mm) on Top Layer And Text "R13" (53.391mm,108.052mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C8-2(55.931mm,107.848mm) on Top Layer And Track (54.981mm,104.505mm)(54.981mm,108.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-2(90.498mm,116.154mm) on Top Layer And Text "R3" (90.221mm,115.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad D2-1(42.342mm,105.867mm) on Top Layer And Track (40.945mm,105.162mm)(40.945mm,107.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad D2-1(42.342mm,105.867mm) on Top Layer And Track (40.945mm,107.264mm)(43.739mm,107.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad D2-1(42.342mm,105.867mm) on Top Layer And Track (43.739mm,105.162mm)(43.739mm,107.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad D3-2(54.839mm,98.603mm) on Top Layer And Track (53.442mm,97.587mm)(53.442mm,99.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D3-2(54.839mm,98.603mm) on Top Layer And Track (53.442mm,97.587mm)(53.696mm,97.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad D3-2(54.839mm,98.603mm) on Top Layer And Track (53.696mm,97.333mm)(55.982mm,97.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D3-2(54.839mm,98.603mm) on Top Layer And Track (55.982mm,97.333mm)(56.236mm,97.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad D3-2(54.839mm,98.603mm) on Top Layer And Track (56.236mm,97.587mm)(56.236mm,99.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad DB1-3(37.767mm,122.802mm) on Top Layer And Text "DB1" (35.404mm,123.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad EC1-1(66.345mm,120.447mm) on Top Layer And Text "+" (66.67mm,120.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad EC1-1(66.345mm,120.447mm) on Top Layer And Track (63.695mm,120.861mm)(66.345mm,120.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad EC1-1(66.345mm,120.447mm) on Top Layer And Track (66.345mm,120.861mm)(68.995mm,120.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad EC1-2(66.345mm,115.875mm) on Top Layer And Track (63.695mm,115.561mm)(68.995mm,115.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad EC2-1(45.847mm,113.411mm) on Top Layer And Text "+" (45.516mm,112.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad EC2-1(45.847mm,113.411mm) on Top Layer And Track (46.516mm,109.261mm)(46.516mm,113.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad EC2-1(45.847mm,113.411mm) on Top Layer And Track (46.516mm,110.111mm)(46.516mm,113.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad EC2-1(45.847mm,113.411mm) on Top Layer And Track (46.516mm,110.761mm)(46.516mm,113.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad EC2-1(45.847mm,113.411mm) on Top Layer And Track (46.516mm,112.636mm)(47.166mm,112.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad EC2-1(45.847mm,113.411mm) on Top Layer And Track (46.516mm,113.411mm)(46.516mm,116.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad EC2-1(45.847mm,113.411mm) on Top Layer And Track (46.516mm,113.411mm)(46.516mm,116.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad EC2-1(45.847mm,113.411mm) on Top Layer And Track (46.516mm,113.411mm)(46.516mm,117.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad EC2-1(45.847mm,113.411mm) on Top Layer And Track (46.516mm,114.186mm)(47.166mm,114.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad EC2-2(38.481mm,113.411mm) on Top Layer And Track (37.541mm,112.636mm)(38.216mm,112.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad EC2-2(38.481mm,113.411mm) on Top Layer And Track (37.541mm,114.186mm)(38.216mm,114.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad EC2-2(38.481mm,113.411mm) on Top Layer And Track (38.216mm,109.261mm)(38.216mm,113.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad EC2-2(38.481mm,113.411mm) on Top Layer And Track (38.216mm,113.386mm)(38.216mm,113.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad EC2-2(38.481mm,113.411mm) on Top Layer And Track (38.216mm,113.436mm)(38.216mm,113.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad EC2-2(38.481mm,113.411mm) on Top Layer And Track (38.216mm,113.436mm)(38.216mm,117.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad F1-1(35.077mm,121.948mm) on Top Layer And Track (34.132mm,118.203mm)(34.132mm,122.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad F1-1(35.077mm,121.948mm) on Top Layer And Track (34.132mm,122.893mm)(36.022mm,122.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad F1-1(35.077mm,121.948mm) on Top Layer And Track (36.022mm,118.203mm)(36.022mm,122.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad F1-2(35.077mm,119.148mm) on Top Layer And Track (34.132mm,118.203mm)(34.132mm,122.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad F1-2(35.077mm,119.148mm) on Top Layer And Track (34.132mm,118.203mm)(36.022mm,118.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad F1-2(35.077mm,119.148mm) on Top Layer And Track (36.022mm,118.203mm)(36.022mm,122.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad KF1-1(28.448mm,121.031mm) on Multi-Layer And Track (27.381mm,122.098mm)(29.54mm,119.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad KF1-2(28.448mm,115.951mm) on Multi-Layer And Track (27.381mm,117.018mm)(29.527mm,114.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-1(49.619mm,113.087mm) on Top Layer And Track (48.831mm,109.48mm)(48.831mm,123.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-2(49.619mm,120.187mm) on Top Layer And Track (48.831mm,109.48mm)(48.831mm,123.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-3(61.519mm,116.637mm) on Top Layer And Track (62.065mm,109.48mm)(62.065mm,123.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-3(61.519mm,120.187mm) on Top Layer And Track (62.065mm,109.48mm)(62.065mm,123.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad L2-1(48.158mm,98.727mm) on Top Layer And Track (44.508mm,98.077mm)(47.158mm,98.077mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad L2-1(48.158mm,98.727mm) on Top Layer And Track (49.158mm,98.077mm)(51.808mm,98.077mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad OPTO1-2(69.367mm,110.541mm) on Top Layer And Text "*1" (69.342mm,109.703mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad OPTO1-2(69.367mm,110.541mm) on Top Layer And Text "C3" (67.208mm,109.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad OPTO1-2(69.367mm,110.541mm) on Top Layer And Track (70.612mm,109.398mm)(70.612mm,114.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad OPTO1-3(79.367mm,110.581mm) on Top Layer And Track (78.105mm,109.398mm)(78.105mm,114.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad OPTO1-4(79.367mm,113.081mm) on Top Layer And Track (78.105mm,109.398mm)(78.105mm,114.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R10-1(77.394mm,117.03mm) on Top Layer And Track (76.794mm,114.83mm)(76.794mm,117.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-1(77.394mm,117.03mm) on Top Layer And Track (76.794mm,117.63mm)(77.994mm,117.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad R10-1(77.394mm,117.03mm) on Top Layer And Track (77.213mm,116.025mm)(77.606mm,116.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad R10-1(77.394mm,117.03mm) on Top Layer And Track (77.606mm,116.417mm)(77.792mm,116.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R10-1(77.394mm,117.03mm) on Top Layer And Track (77.994mm,114.83mm)(77.994mm,117.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R10-2(77.394mm,115.43mm) on Top Layer And Track (76.794mm,114.83mm)(76.794mm,117.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-2(77.394mm,115.43mm) on Top Layer And Track (76.794mm,114.83mm)(77.994mm,114.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad R10-2(77.394mm,115.43mm) on Top Layer And Track (77.008mm,116.23mm)(77.213mm,116.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad R10-2(77.394mm,115.43mm) on Top Layer And Track (77.213mm,116.025mm)(77.606mm,116.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R10-2(77.394mm,115.43mm) on Top Layer And Track (77.994mm,114.83mm)(77.994mm,117.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R1-1(69.825mm,120.459mm) on Top Layer And Track (69.225mm,118.259mm)(69.225mm,121.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-1(69.825mm,120.459mm) on Top Layer And Track (69.225mm,121.059mm)(70.425mm,121.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad R1-1(69.825mm,120.459mm) on Top Layer And Track (69.644mm,119.454mm)(70.036mm,119.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad R1-1(69.825mm,120.459mm) on Top Layer And Track (70.036mm,119.846mm)(70.223mm,119.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R1-1(69.825mm,120.459mm) on Top Layer And Track (70.425mm,118.259mm)(70.425mm,121.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R11-1(75.794mm,117.03mm) on Top Layer And Track (75.194mm,114.83mm)(75.194mm,117.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-1(75.794mm,117.03mm) on Top Layer And Track (75.194mm,117.63mm)(76.394mm,117.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad R11-1(75.794mm,117.03mm) on Top Layer And Track (75.613mm,116.025mm)(76.005mm,116.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad R11-1(75.794mm,117.03mm) on Top Layer And Track (76.005mm,116.417mm)(76.192mm,116.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R11-1(75.794mm,117.03mm) on Top Layer And Track (76.394mm,114.83mm)(76.394mm,117.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R11-2(75.794mm,115.43mm) on Top Layer And Track (75.194mm,114.83mm)(75.194mm,117.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-2(75.794mm,115.43mm) on Top Layer And Track (75.194mm,114.83mm)(76.394mm,114.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad R11-2(75.794mm,115.43mm) on Top Layer And Track (75.408mm,116.23mm)(75.613mm,116.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad R11-2(75.794mm,115.43mm) on Top Layer And Track (75.613mm,116.025mm)(76.005mm,116.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R11-2(75.794mm,115.43mm) on Top Layer And Track (76.394mm,114.83mm)(76.394mm,117.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.254mm) Between Pad R1-2(69.825mm,118.859mm) on Top Layer And Text "C6" (69.394mm,117.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R1-2(69.825mm,118.859mm) on Top Layer And Track (69.225mm,118.259mm)(69.225mm,121.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-2(69.825mm,118.859mm) on Top Layer And Track (69.225mm,118.259mm)(70.425mm,118.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad R1-2(69.825mm,118.859mm) on Top Layer And Track (69.439mm,119.659mm)(69.644mm,119.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad R1-2(69.825mm,118.859mm) on Top Layer And Track (69.644mm,119.454mm)(70.036mm,119.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R1-2(69.825mm,118.859mm) on Top Layer And Track (70.425mm,118.259mm)(70.425mm,121.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R12-1(34.925mm,105.283mm) on Top Layer And Track (34.025mm,102.24mm)(34.025mm,106.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R12-1(34.925mm,105.283mm) on Top Layer And Track (35.825mm,102.24mm)(35.825mm,106.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R12-2(34.925mm,102.997mm) on Top Layer And Text "C7" (35.585mm,101.752mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R12-2(34.925mm,102.997mm) on Top Layer And Track (34.025mm,102.24mm)(34.025mm,106.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad R12-2(34.925mm,102.997mm) on Top Layer And Track (34.025mm,102.24mm)(35.825mm,102.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R12-2(34.925mm,102.997mm) on Top Layer And Track (34.29mm,103.708mm)(34.29mm,104.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R12-2(34.925mm,102.997mm) on Top Layer And Track (35.56mm,103.708mm)(35.56mm,104.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R12-2(34.925mm,102.997mm) on Top Layer And Track (35.825mm,102.24mm)(35.825mm,106.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R2-1(91.059mm,120.802mm) on Top Layer And Track (90.159mm,117.759mm)(90.159mm,121.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R2-1(91.059mm,120.802mm) on Top Layer And Track (91.959mm,117.759mm)(91.959mm,121.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R2-1(91.059mm,120.802mm) on Top Layer And Track (92.075mm,108.725mm)(92.075mm,123.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R3-2(91.034mm,111.481mm) on Top Layer And Track (90.134mm,110.724mm)(90.134mm,114.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad R3-2(91.034mm,111.481mm) on Top Layer And Track (90.134mm,110.724mm)(91.934mm,110.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R3-2(91.034mm,111.481mm) on Top Layer And Track (90.399mm,112.192mm)(90.399mm,113.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R3-2(91.034mm,111.481mm) on Top Layer And Track (91.669mm,112.192mm)(91.669mm,113.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R3-2(91.034mm,111.481mm) on Top Layer And Track (91.934mm,110.724mm)(91.934mm,114.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad R3-2(91.034mm,111.481mm) on Top Layer And Track (92.075mm,108.725mm)(92.075mm,123.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R4-2(67.145mm,111.836mm) on Top Layer And Track (64.945mm,111.236mm)(67.745mm,111.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R4-2(67.145mm,111.836mm) on Top Layer And Track (64.945mm,112.436mm)(67.745mm,112.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad R4-2(67.145mm,111.836mm) on Top Layer And Track (66.158mm,112.048mm)(66.55mm,111.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad R4-2(67.145mm,111.836mm) on Top Layer And Track (66.345mm,111.45mm)(66.55mm,111.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R4-2(67.145mm,111.836mm) on Top Layer And Track (67.745mm,111.236mm)(67.745mm,112.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R5-1(81.966mm,113.106mm) on Top Layer And Track (81.066mm,110.063mm)(81.066mm,113.863mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad R5-1(81.966mm,113.106mm) on Top Layer And Track (81.066mm,113.863mm)(82.866mm,113.863mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R5-1(81.966mm,113.106mm) on Top Layer And Track (81.331mm,111.531mm)(81.331mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R5-1(81.966mm,113.106mm) on Top Layer And Track (82.601mm,111.531mm)(82.601mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R5-1(81.966mm,113.106mm) on Top Layer And Track (82.866mm,110.063mm)(82.866mm,113.863mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R6-2(81.864mm,121.666mm) on Top Layer And Track (80.964mm,118.623mm)(80.964mm,122.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad R6-2(81.864mm,121.666mm) on Top Layer And Track (80.964mm,122.423mm)(82.764mm,122.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R6-2(81.864mm,121.666mm) on Top Layer And Track (81.229mm,120.091mm)(81.229mm,120.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R6-2(81.864mm,121.666mm) on Top Layer And Track (82.499mm,120.091mm)(82.499mm,120.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R6-2(81.864mm,121.666mm) on Top Layer And Track (82.764mm,118.623mm)(82.764mm,122.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R7-1(73.228mm,117.03mm) on Top Layer And Track (72.628mm,114.83mm)(72.628mm,117.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-1(73.228mm,117.03mm) on Top Layer And Track (72.628mm,117.63mm)(73.828mm,117.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad R7-1(73.228mm,117.03mm) on Top Layer And Track (73.048mm,116.025mm)(73.44mm,116.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad R7-1(73.228mm,117.03mm) on Top Layer And Track (73.44mm,116.417mm)(73.627mm,116.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R7-1(73.228mm,117.03mm) on Top Layer And Track (73.828mm,114.83mm)(73.828mm,117.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R7-2(73.228mm,115.43mm) on Top Layer And Track (72.628mm,114.83mm)(72.628mm,117.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-2(73.228mm,115.43mm) on Top Layer And Track (72.628mm,114.83mm)(73.828mm,114.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad R7-2(73.228mm,115.43mm) on Top Layer And Track (72.842mm,116.23mm)(73.048mm,116.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad R7-2(73.228mm,115.43mm) on Top Layer And Track (73.048mm,116.025mm)(73.44mm,116.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R7-2(73.228mm,115.43mm) on Top Layer And Track (73.828mm,114.83mm)(73.828mm,117.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R8-1(71.577mm,117.03mm) on Top Layer And Track (70.977mm,114.83mm)(70.977mm,117.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-1(71.577mm,117.03mm) on Top Layer And Track (70.977mm,117.63mm)(72.177mm,117.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad R8-1(71.577mm,117.03mm) on Top Layer And Track (71.397mm,116.025mm)(71.789mm,116.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad R8-1(71.577mm,117.03mm) on Top Layer And Track (71.789mm,116.417mm)(71.976mm,116.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R8-1(71.577mm,117.03mm) on Top Layer And Track (72.177mm,114.83mm)(72.177mm,117.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R9-1(79.019mm,117.03mm) on Top Layer And Track (78.419mm,114.83mm)(78.419mm,117.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R9-1(79.019mm,117.03mm) on Top Layer And Track (78.419mm,117.63mm)(79.619mm,117.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad R9-1(79.019mm,117.03mm) on Top Layer And Track (78.839mm,116.025mm)(79.231mm,116.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad R9-1(79.019mm,117.03mm) on Top Layer And Track (79.231mm,116.417mm)(79.418mm,116.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R9-1(79.019mm,117.03mm) on Top Layer And Track (79.619mm,114.83mm)(79.619mm,117.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R9-2(79.019mm,115.43mm) on Top Layer And Track (78.419mm,114.83mm)(78.419mm,117.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R9-2(79.019mm,115.43mm) on Top Layer And Track (78.419mm,114.83mm)(79.619mm,114.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad R9-2(79.019mm,115.43mm) on Top Layer And Track (78.633mm,116.23mm)(78.839mm,116.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad R9-2(79.019mm,115.43mm) on Top Layer And Track (78.839mm,116.025mm)(79.231mm,116.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R9-2(79.019mm,115.43mm) on Top Layer And Track (79.619mm,114.83mm)(79.619mm,117.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-2(78.873mm,120.371mm) on Top Layer And Track (77.723mm,118.456mm)(77.723mm,123.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-3(78.873mm,121.641mm) on Top Layer And Track (77.723mm,118.456mm)(77.723mm,123.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-4(78.873mm,122.911mm) on Top Layer And Track (77.723mm,118.456mm)(77.723mm,123.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U1-8(73.223mm,119.101mm) on Top Layer And Track (74.373mm,118.456mm)(74.373mm,123.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad U2-1(37.073mm,101.981mm) on Top Layer And Text "C7" (35.585mm,101.752mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad U2-1(37.073mm,101.981mm) on Top Layer And Track (35.519mm,101.051mm)(39.919mm,101.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U2-1(37.073mm,101.981mm) on Top Layer And Track (36.273mm,102.981mm)(40.473mm,102.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad U2-3(39.773mm,101.981mm) on Top Layer And Track (35.519mm,101.051mm)(39.919mm,101.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U2-3(39.773mm,101.981mm) on Top Layer And Track (36.273mm,102.981mm)(40.473mm,102.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad U2-3(39.773mm,101.981mm) on Top Layer And Track (39.919mm,99.151mm)(39.919mm,101.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad U2-4(39.773mm,105.981mm) on Top Layer And Track (36.273mm,104.956mm)(40.473mm,104.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U2-5(37.073mm,105.981mm) on Top Layer And Track (36.273mm,104.956mm)(40.473mm,104.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad YA1-1(81.015mm,101.913mm) on Top Layer And Track (80.215mm,102.405mm)(80.579mm,102.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad YA1-1(81.015mm,101.913mm) on Top Layer And Track (80.215mm,98.857mm)(80.215mm,102.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad YA1-1(81.015mm,101.913mm) on Top Layer And Track (81.314mm,100.777mm)(81.95mm,101.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad YA1-2(82.815mm,99.713mm) on Top Layer And Track (81.88mm,100.212mm)(82.516mm,100.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad YA1-2(82.815mm,99.713mm) on Top Layer And Track (83.615mm,102.768mm)(83.615mm,98.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad YA1-3(81.015mm,99.713mm) on Top Layer And Track (80.215mm,98.857mm)(80.215mm,102.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad YA1-3(81.015mm,99.713mm) on Top Layer And Track (81.597mm,100.494mm)(81.88mm,100.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad YA1-3(81.015mm,99.713mm) on Top Layer And Track (81.597mm,100.494mm)(82.233mm,101.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad YA1-4(82.815mm,101.913mm) on Top Layer And Track (81.597mm,100.494mm)(82.233mm,101.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad YA1-4(82.815mm,101.913mm) on Top Layer And Track (81.95mm,101.414mm)(82.233mm,101.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad YA1-4(82.815mm,101.913mm) on Top Layer And Track (83.615mm,102.768mm)(83.615mm,98.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
Rule Violations :344

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (36.123mm,102.406mm) on Top Overlay And Text "C7" (35.585mm,101.752mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Arc (66.345mm,118.186mm) on Top Overlay And Text "+" (66.67mm,120.311mm) on Top Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (0.118mm < 0.254mm) Between Arc (75.725mm,98.565mm) on Top Overlay And Text "5" (75.438mm,99.06mm) on Top Overlay Silk Text to Silk Clearance [0.118mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Arc (76.723mm,119.456mm) on Top Overlay And Text "R10" (76.722mm,117.836mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.081mm < 0.254mm) Between Arc (78.873mm,118.151mm) on Top Overlay And Text "R10" (76.722mm,117.836mm) on Top Overlay Silk Text to Silk Clearance [0.081mm]
   Violation between Silk To Silk Clearance Constraint: (0.006mm < 0.254mm) Between Arc (78.873mm,118.151mm) on Top Overlay And Text "R9" (79.198mm,117.811mm) on Top Overlay Silk Text to Silk Clearance [0.006mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Area Fill (91.411mm,115.265mm) (91.669mm,117.043mm) on Top Overlay And Text "R3" (90.221mm,115.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "*1" (69.342mm,109.703mm) on Top Overlay And Track (70.612mm,109.398mm)(70.612mm,114.376mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.166mm < 0.254mm) Between Text "1" (77.699mm,105.004mm) on Top Overlay And Text "2" (78.232mm,103.937mm) on Top Overlay Silk Text to Silk Clearance [0.166mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "1" (77.699mm,105.004mm) on Top Overlay And Track (77.276mm,105.799mm)(78.476mm,105.799mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "2" (78.232mm,103.937mm) on Top Overlay And Text "4" (78.283mm,104.648mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.254mm) Between Text "2" (78.232mm,103.937mm) on Top Overlay And Track (77.276mm,105.799mm)(78.476mm,105.799mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (0.171mm < 0.254mm) Between Text "2" (78.232mm,103.937mm) on Top Overlay And Track (78.001mm,104.199mm)(78.001mm,104.599mm) on Top Overlay Silk Text to Silk Clearance [0.171mm]
   Violation between Silk To Silk Clearance Constraint: (0.042mm < 0.254mm) Between Text "2" (78.232mm,103.937mm) on Top Overlay And Track (78.001mm,104.399mm)(78.384mm,104.399mm) on Top Overlay Silk Text to Silk Clearance [0.042mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "2" (78.232mm,103.937mm) on Top Overlay And Track (78.384mm,104.099mm)(78.384mm,104.699mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "2" (78.232mm,103.937mm) on Top Overlay And Track (78.476mm,102.999mm)(78.476mm,105.799mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "2" (78.232mm,103.937mm) on Top Overlay And Track (78.623mm,102.999mm)(78.623mm,105.799mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.254mm) Between Text "2" (78.232mm,103.937mm) on Top Overlay And Track (78.623mm,105.799mm)(79.823mm,105.799mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "2" (78.232mm,103.937mm) on Top Overlay And Track (78.715mm,104.099mm)(78.715mm,104.699mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "2" (78.232mm,103.937mm) on Top Overlay And Track (78.715mm,104.399mm)(79.098mm,104.399mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "2" (78.232mm,103.937mm) on Top Overlay And Track (79.098mm,104.199mm)(79.098mm,104.599mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.103mm < 0.254mm) Between Text "2" (78.232mm,103.937mm) on Top Overlay And Track (79.348mm,104.199mm)(79.348mm,104.599mm) on Top Overlay Silk Text to Silk Clearance [0.103mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "4" (78.283mm,104.648mm) on Top Overlay And Track (78.001mm,104.199mm)(78.001mm,104.599mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.254mm) Between Text "4" (78.283mm,104.648mm) on Top Overlay And Track (78.384mm,104.099mm)(78.384mm,104.699mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "4" (78.283mm,104.648mm) on Top Overlay And Track (78.476mm,102.999mm)(78.476mm,105.799mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "4" (78.283mm,104.648mm) on Top Overlay And Track (78.623mm,102.999mm)(78.623mm,105.799mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.254mm) Between Text "4" (78.283mm,104.648mm) on Top Overlay And Track (78.715mm,104.099mm)(78.715mm,104.699mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "4" (78.283mm,104.648mm) on Top Overlay And Track (78.715mm,104.399mm)(79.098mm,104.399mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "4" (78.283mm,104.648mm) on Top Overlay And Track (79.098mm,104.199mm)(79.098mm,104.599mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "4" (78.283mm,104.648mm) on Top Overlay And Track (79.348mm,104.199mm)(79.348mm,104.599mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "4" (78.283mm,104.648mm) on Top Overlay And Track (79.348mm,104.399mm)(79.731mm,104.399mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "4" (78.283mm,104.648mm) on Top Overlay And Track (79.731mm,104.099mm)(79.731mm,104.699mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "4" (78.283mm,104.648mm) on Top Overlay And Track (79.823mm,102.999mm)(79.823mm,105.799mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "4" (78.283mm,104.648mm) on Top Overlay And Track (79.969mm,102.999mm)(79.969mm,105.799mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "4" (78.283mm,104.648mm) on Top Overlay And Track (80.061mm,104.099mm)(80.061mm,104.699mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (0.212mm < 0.254mm) Between Text "AC" (39.47mm,119.659mm) on Top Overlay And Track (39.216mm,118.262mm)(42.518mm,118.262mm) on Top Overlay Silk Text to Silk Clearance [0.212mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "AC" (39.47mm,119.659mm) on Top Overlay And Track (39.216mm,120.04mm)(39.216mm,118.262mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "AC" (39.47mm,123.088mm) on Top Overlay And Track (39.216mm,120.04mm)(39.216mm,123.342mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "AC" (39.47mm,123.088mm) on Top Overlay And Track (39.216mm,123.342mm)(42.518mm,123.342mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.081mm < 0.254mm) Between Text "C1" (68.418mm,103.206mm) on Top Overlay And Track (67.142mm,103.114mm)(68.342mm,103.114mm) on Top Overlay Silk Text to Silk Clearance [0.081mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (68.418mm,103.206mm) on Top Overlay And Track (67.142mm,103.553mm)(68.342mm,103.553mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.081mm < 0.254mm) Between Text "C1" (68.418mm,103.206mm) on Top Overlay And Track (68.342mm,100.314mm)(68.342mm,103.114mm) on Top Overlay Silk Text to Silk Clearance [0.081mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (68.418mm,103.206mm) on Top Overlay And Track (68.342mm,103.553mm)(68.342mm,106.353mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Text "C2" (67.209mm,99.244mm) on Top Overlay And Track (67.142mm,100.314mm)(68.342mm,100.314mm) on Top Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (67.208mm,109.931mm) on Top Overlay And Text "OPTO1" (64.981mm,110.115mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.143mm < 0.254mm) Between Text "C5" (68.701mm,112.752mm) on Top Overlay And Track (64.945mm,112.811mm)(67.745mm,112.811mm) on Top Overlay Silk Text to Silk Clearance [0.143mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "C5" (68.701mm,112.752mm) on Top Overlay And Track (64.945mm,114.011mm)(67.745mm,114.011mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "C5" (68.701mm,112.752mm) on Top Overlay And Track (67.745mm,112.811mm)(67.745mm,114.011mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C6" (69.394mm,117.684mm) on Top Overlay And Text "R1" (69.434mm,117.328mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.139mm < 0.254mm) Between Text "C6" (69.394mm,117.684mm) on Top Overlay And Track (69.199mm,114.83mm)(69.199mm,117.63mm) on Top Overlay Silk Text to Silk Clearance [0.139mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C6" (69.394mm,117.684mm) on Top Overlay And Track (69.199mm,117.63mm)(70.399mm,117.63mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.049mm < 0.254mm) Between Text "C6" (69.394mm,117.684mm) on Top Overlay And Track (69.225mm,118.259mm)(69.225mm,121.059mm) on Top Overlay Silk Text to Silk Clearance [0.049mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C6" (69.394mm,117.684mm) on Top Overlay And Track (69.225mm,118.259mm)(70.425mm,118.259mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C6" (69.394mm,117.684mm) on Top Overlay And Track (70.399mm,114.83mm)(70.399mm,117.63mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C6" (69.394mm,117.684mm) on Top Overlay And Track (70.425mm,118.259mm)(70.425mm,121.059mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C7" (35.585mm,101.752mm) on Top Overlay And Track (34.025mm,102.24mm)(35.825mm,102.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C7" (35.585mm,101.752mm) on Top Overlay And Track (35.825mm,102.24mm)(35.825mm,106.04mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (55.221mm,103.485mm) on Top Overlay And Track (53.442mm,104.064mm)(56.236mm,104.064mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.187mm < 0.254mm) Between Text "C8" (55.221mm,103.485mm) on Top Overlay And Track (54.981mm,104.505mm)(56.881mm,104.505mm) on Top Overlay Silk Text to Silk Clearance [0.187mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (55.221mm,103.485mm) on Top Overlay And Track (56.236mm,101.962mm)(56.236mm,104.064mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.074mm < 0.254mm) Between Text "D3" (53.492mm,104.8mm) on Top Overlay And Track (53.299mm,104.543mm)(53.299mm,107.343mm) on Top Overlay Silk Text to Silk Clearance [0.074mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "D3" (53.492mm,104.8mm) on Top Overlay And Track (53.299mm,104.543mm)(54.499mm,104.543mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "D3" (53.492mm,104.8mm) on Top Overlay And Track (53.391mm,105.743mm)(53.391mm,106.143mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.118mm < 0.254mm) Between Text "D3" (53.492mm,104.8mm) on Top Overlay And Track (53.513mm,105.943mm)(53.718mm,105.738mm) on Top Overlay Silk Text to Silk Clearance [0.118mm]
   Violation between Silk To Silk Clearance Constraint: (0.118mm < 0.254mm) Between Text "D3" (53.492mm,104.8mm) on Top Overlay And Track (53.718mm,105.738mm)(54.111mm,106.13mm) on Top Overlay Silk Text to Silk Clearance [0.118mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "D3" (53.492mm,104.8mm) on Top Overlay And Track (54.407mm,105.743mm)(54.407mm,106.143mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D3" (53.492mm,104.8mm) on Top Overlay And Track (54.499mm,104.543mm)(54.499mm,107.343mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.189mm < 0.254mm) Between Text "D3" (53.492mm,104.8mm) on Top Overlay And Track (54.981mm,104.505mm)(54.981mm,108.905mm) on Top Overlay Silk Text to Silk Clearance [0.189mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "EC3" (57.912mm,109.22mm) on Top Overlay And Track (48.831mm,109.48mm)(62.065mm,109.48mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "R1" (69.434mm,117.328mm) on Top Overlay And Track (69.199mm,114.83mm)(69.199mm,117.63mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1" (69.434mm,117.328mm) on Top Overlay And Track (69.199mm,117.63mm)(70.399mm,117.63mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.192mm < 0.254mm) Between Text "R1" (69.434mm,117.328mm) on Top Overlay And Track (69.225mm,118.259mm)(69.225mm,121.059mm) on Top Overlay Silk Text to Silk Clearance [0.192mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "R1" (69.434mm,117.328mm) on Top Overlay And Track (69.225mm,118.259mm)(70.425mm,118.259mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1" (69.434mm,117.328mm) on Top Overlay And Track (70.399mm,114.83mm)(70.399mm,117.63mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "R1" (69.434mm,117.328mm) on Top Overlay And Track (70.425mm,118.259mm)(70.425mm,121.059mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.132mm < 0.254mm) Between Text "R10" (76.722mm,117.836mm) on Top Overlay And Text "R11" (74.934mm,117.862mm) on Top Overlay Silk Text to Silk Clearance [0.132mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (76.722mm,117.836mm) on Top Overlay And Track (74.373mm,118.456mm)(77.723mm,118.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.254mm) Between Text "R10" (76.722mm,117.836mm) on Top Overlay And Track (76.794mm,114.83mm)(76.794mm,117.63mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.254mm) Between Text "R10" (76.722mm,117.836mm) on Top Overlay And Track (76.794mm,117.63mm)(77.994mm,117.63mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.014mm < 0.254mm) Between Text "R10" (76.722mm,117.836mm) on Top Overlay And Track (77.723mm,118.456mm)(77.723mm,123.556mm) on Top Overlay Silk Text to Silk Clearance [0.014mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.254mm) Between Text "R10" (76.722mm,117.836mm) on Top Overlay And Track (77.994mm,114.83mm)(77.994mm,117.63mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.096mm < 0.254mm) Between Text "R10" (76.722mm,117.836mm) on Top Overlay And Track (78.419mm,114.83mm)(78.419mm,117.63mm) on Top Overlay Silk Text to Silk Clearance [0.096mm]
   Violation between Silk To Silk Clearance Constraint: (0.096mm < 0.254mm) Between Text "R10" (76.722mm,117.836mm) on Top Overlay And Track (78.419mm,117.63mm)(79.619mm,117.63mm) on Top Overlay Silk Text to Silk Clearance [0.096mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R11" (74.934mm,117.862mm) on Top Overlay And Track (74.373mm,118.456mm)(77.723mm,118.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "R11" (74.934mm,117.862mm) on Top Overlay And Track (75.194mm,114.83mm)(75.194mm,117.63mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "R11" (74.934mm,117.862mm) on Top Overlay And Track (75.194mm,117.63mm)(76.394mm,117.63mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "R11" (74.934mm,117.862mm) on Top Overlay And Track (76.394mm,114.83mm)(76.394mm,117.63mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.254mm) Between Text "R12" (34.112mm,106.756mm) on Top Overlay And Text "U2" (35.916mm,107.518mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R13" (53.391mm,108.052mm) on Top Overlay And Track (54.981mm,104.505mm)(54.981mm,108.905mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.021mm < 0.254mm) Between Text "R13" (53.391mm,108.052mm) on Top Overlay And Track (54.981mm,108.905mm)(56.881mm,108.905mm) on Top Overlay Silk Text to Silk Clearance [0.021mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4" (63.666mm,111.385mm) on Top Overlay And Track (64.945mm,111.236mm)(64.945mm,112.436mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "R4" (63.666mm,111.385mm) on Top Overlay And Track (64.945mm,111.236mm)(67.745mm,111.236mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.002mm < 0.254mm) Between Text "R7" (72.721mm,117.709mm) on Top Overlay And Track (72.628mm,114.83mm)(72.628mm,117.63mm) on Top Overlay Silk Text to Silk Clearance [0.002mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R7" (72.721mm,117.709mm) on Top Overlay And Track (72.628mm,117.63mm)(73.828mm,117.63mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.01mm < 0.254mm) Between Text "R8" (70.969mm,117.76mm) on Top Overlay And Track (70.977mm,114.83mm)(70.977mm,117.63mm) on Top Overlay Silk Text to Silk Clearance [0.01mm]
   Violation between Silk To Silk Clearance Constraint: (0.01mm < 0.254mm) Between Text "R8" (70.969mm,117.76mm) on Top Overlay And Track (70.977mm,117.63mm)(72.177mm,117.63mm) on Top Overlay Silk Text to Silk Clearance [0.01mm]
   Violation between Silk To Silk Clearance Constraint: (0.084mm < 0.254mm) Between Text "R8" (70.969mm,117.76mm) on Top Overlay And Track (72.177mm,114.83mm)(72.177mm,117.63mm) on Top Overlay Silk Text to Silk Clearance [0.084mm]
   Violation between Silk To Silk Clearance Constraint: (0.061mm < 0.254mm) Between Text "R9" (79.198mm,117.811mm) on Top Overlay And Track (78.419mm,117.63mm)(79.619mm,117.63mm) on Top Overlay Silk Text to Silk Clearance [0.061mm]
   Violation between Silk To Silk Clearance Constraint: (0.066mm < 0.254mm) Between Text "R9" (79.198mm,117.811mm) on Top Overlay And Track (79.619mm,114.83mm)(79.619mm,117.63mm) on Top Overlay Silk Text to Silk Clearance [0.066mm]
   Violation between Silk To Silk Clearance Constraint: (0.081mm < 0.254mm) Between Text "VR1" (34.464mm,117.303mm) on Top Overlay And Track (34.132mm,118.203mm)(36.022mm,118.203mm) on Top Overlay Silk Text to Silk Clearance [0.081mm]
   Violation between Silk To Silk Clearance Constraint: (0.085mm < 0.254mm) Between Text "VR1" (34.464mm,117.303mm) on Top Overlay And Track (36.022mm,118.203mm)(36.022mm,122.893mm) on Top Overlay Silk Text to Silk Clearance [0.085mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "YA1" (80.315mm,103.454mm) on Top Overlay And Track (79.969mm,102.999mm)(79.969mm,105.799mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (0.134mm < 0.254mm) Between Text "YA1" (80.315mm,103.454mm) on Top Overlay And Track (80.061mm,104.099mm)(80.061mm,104.699mm) on Top Overlay Silk Text to Silk Clearance [0.134mm]
   Violation between Silk To Silk Clearance Constraint: (0.125mm < 0.254mm) Between Text "YA1" (80.315mm,103.454mm) on Top Overlay And Track (80.061mm,104.399mm)(80.444mm,104.399mm) on Top Overlay Silk Text to Silk Clearance [0.125mm]
   Violation between Silk To Silk Clearance Constraint: (0.016mm < 0.254mm) Between Text "YA1" (80.315mm,103.454mm) on Top Overlay And Track (80.444mm,104.199mm)(80.444mm,104.599mm) on Top Overlay Silk Text to Silk Clearance [0.016mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "YA1" (80.315mm,103.454mm) on Top Overlay And Track (80.694mm,104.199mm)(80.694mm,104.599mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.125mm < 0.254mm) Between Text "YA1" (80.315mm,103.454mm) on Top Overlay And Track (80.694mm,104.399mm)(81.077mm,104.399mm) on Top Overlay Silk Text to Silk Clearance [0.125mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "YA1" (80.315mm,103.454mm) on Top Overlay And Track (81.077mm,104.099mm)(81.077mm,104.699mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "YA1" (80.315mm,103.454mm) on Top Overlay And Track (81.169mm,102.999mm)(81.169mm,105.799mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :109

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK'))
   Violation between Room Definition: Between Component DB1-Diode Brideg (40.767mm,120.777mm) on Top Layer And Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) 
   Violation between Room Definition: Between Component OPTO1-PC817 (74.473mm,111.836mm) on Top Layer And Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) 
   Violation between Room Definition: Between Component U2-3.3V - 5V (37.073mm,101.981mm) on Top Layer And Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) 
   Violation between Room Definition: Between Component YA1-24M (81.915mm,100.813mm) on Top Layer And Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And Small Component J1-KF3 (96.139mm,111.265mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And Small Component KF1-CON 2 KF301 (28.448mm,121.031mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And Small Component VR1-varistor (35.306mm,110.617mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component 1-Cap_SMD (79.223mm,104.399mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component 2-Cap_SMD (80.569mm,104.399mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component 3-Cap_SMD (77.876mm,104.399mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component 4-22pF (78.689mm,102.133mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component 5-Cap_SMD (78.664mm,100.178mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component ANT1-Anten (86.766mm,102.768mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component C1-0.1uF (67.742mm,101.714mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component C2-0.1uF (67.742mm,104.953mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component C3-2.2uF (67.716mm,107.823mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component C4-0.01uF (46.482mm,120.777mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component C5-Cap_SMD (66.345mm,113.411mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component C6-Cap_SMD (69.799mm,116.23mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component C8-0.01uF (55.931mm,106.705mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component D1-Diode SMD (88.748mm,116.154mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component D2-Diode SMD (42.342mm,103.835mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component D3-Diode SMD (54.839mm,100.635mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component DZ1-DIODE Zener (84.125mm,111.201mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component DZ2-DIODE Zener (84.049mm,119.685mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component EC1-Cap_SMD_AL (66.345mm,118.161mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component EC2-Cap_SMD_AL (42.291mm,113.411mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component EC3-Cap_SMD_AL (61.976mm,103.124mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component F1-Fuse smd (35.052mm,120.65mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component L2-Inductor (48.158mm,101.727mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component Q1-??? (87.63mm,112.014mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component Q2-??? (87.478mm,120.574mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component R10-Res (77.394mm,116.23mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component R11-Res (75.794mm,116.23mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component R12-Res (34.925mm,104.14mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component R13-Res (53.899mm,105.943mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component R1-Res (69.825mm,119.659mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component R2-Res (91.059mm,119.659mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component R3-Res (91.034mm,112.624mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component R4-Res (66.345mm,111.836mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component R5-Res (81.966mm,111.963mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component R6-Res (81.864mm,120.523mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component R7-Res (73.228mm,116.23mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component R8-Res (71.577mm,116.23mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SMT Small Component R9-Res (79.019mm,116.23mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SOIC Component *1-TG7111B (73.025mm,103.835mm) on Top Layer 
   Violation between Room Definition: Between Room RD_BUCK (Bounding Region = (179.324mm, 23.876mm, 391.922mm, 42.291mm) (InComponentClass('RD_BUCK')) And SOIC Component U1-IC BP2886 (76.048mm,121.006mm) on Top Layer 
Rule Violations :47

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02