<profile>
    <ReportVersion>
        <Version>2022.1.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu250-figd2104-2L-e</Part>
        <TopModelName>glay_kernel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>12440</Best-caseLatency>
            <Average-caseLatency>12440</Average-caseLatency>
            <Worst-caseLatency>12440</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.124 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.124 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.124 ms</Worst-caseRealTimeLatency>
            <Interval-min>12441</Interval-min>
            <Interval-max>12441</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>32</BRAM_18K>
            <FF>7109</FF>
            <LUT>10925</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>5376</BRAM_18K>
            <DSP>12288</DSP>
            <FF>3456000</FF>
            <LUT>1728000</LUT>
            <URAM>1280</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>glay_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>glay_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>glay_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_AWVALID</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_AWREADY</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_AWADDR</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_AWID</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_AWLEN</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_AWSIZE</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_AWBURST</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_AWLOCK</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_AWCACHE</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_AWPROT</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_AWQOS</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_AWREGION</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_AWUSER</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_WVALID</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_WREADY</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_WDATA</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_WSTRB</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_WLAST</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_WID</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_WUSER</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_ARVALID</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_ARREADY</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_ARADDR</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_ARID</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_ARLEN</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_ARSIZE</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_ARBURST</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_ARLOCK</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_ARCACHE</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_ARPROT</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_ARQOS</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_ARREGION</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_ARUSER</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_RVALID</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_RREADY</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_RDATA</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_RLAST</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_RID</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_RUSER</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_RRESP</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_BVALID</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_BREADY</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_BRESP</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_BID</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_m00_axi_BUSER</name>
            <Object>m00_axi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>glay_kernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_glay_kernel_Pipeline_1_fu_119</InstName>
                    <ModuleName>glay_kernel_Pipeline_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>119</ID>
                    <BindInstances>empty_32_fu_122_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_glay_kernel_Pipeline_VITIS_LOOP_74_1_fu_127</InstName>
                    <ModuleName>glay_kernel_Pipeline_VITIS_LOOP_74_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>127</ID>
                    <BindInstances>add_ln74_fu_74_p2 m00_axi_output_buffer_d0</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_glay_kernel_Pipeline_3_fu_133</InstName>
                    <ModuleName>glay_kernel_Pipeline_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>133</ID>
                    <BindInstances>empty_28_fu_122_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>m00_axi_input_buffer_U m00_axi_output_buffer_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>glay_kernel_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.990 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.990 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.990 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>4096</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>40.970 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1040</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>117</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_32_fu_122_p2" SOURCE="" URAM="0" VARIABLE="empty_32"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>glay_kernel_Pipeline_VITIS_LOOP_74_1</Name>
            <Loops>
                <VITIS_LOOP_74_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4098</Best-caseLatency>
                    <Average-caseLatency>4098</Average-caseLatency>
                    <Worst-caseLatency>4098</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4098</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_74_1>
                        <Name>VITIS_LOOP_74_1</Name>
                        <TripCount>4096</TripCount>
                        <Latency>4096</Latency>
                        <AbsoluteTimeLatency>40.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_74_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>109</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_74_p2" SOURCE="../glay_kernel_cmodel.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_1" OPTYPE="add" PRAGMA="" RTLNAME="m00_axi_output_buffer_d0" SOURCE="../glay_kernel_cmodel.cpp:75" URAM="0" VARIABLE="add_ln75"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>glay_kernel_Pipeline_3</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.990 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.990 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.990 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>4096</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>40.970 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>533</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>509</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_28_fu_122_p2" SOURCE="" URAM="0" VARIABLE="empty_28"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>glay_kernel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12440</Best-caseLatency>
                    <Average-caseLatency>12440</Average-caseLatency>
                    <Worst-caseLatency>12440</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.124 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.124 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.124 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12441</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>32</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>7109</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10925</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="m00_axi_input_buffer_U" SOURCE="../glay_kernel_cmodel.cpp:62" URAM="0" VARIABLE="m00_axi_input_buffer"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="m00_axi_output_buffer_U" SOURCE="../glay_kernel_cmodel.cpp:63" URAM="0" VARIABLE="m00_axi_output_buffer"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="graph_csr_struct" index="0" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_m00_axi" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="graph_csr_struct_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="graph_csr_struct_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vertex_out_degree" index="1" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_m00_axi" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="vertex_out_degree_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vertex_out_degree_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vertex_in_degree" index="2" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_m00_axi" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="vertex_in_degree_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vertex_in_degree_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vertex_edges_idx" index="3" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_m00_axi" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="vertex_edges_idx_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vertex_edges_idx_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="edges_array_weight" index="4" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_m00_axi" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="edges_array_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="edges_array_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="edges_array_src" index="5" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_m00_axi" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="edges_array_src_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="edges_array_src_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="edges_array_dest" index="6" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_m00_axi" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="edges_array_dest_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="edges_array_dest_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="auxiliary_1" index="7" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_m00_axi" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="auxiliary_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="auxiliary_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="auxiliary_2" index="8" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_m00_axi" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="auxiliary_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="auxiliary_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="graph_csr_struct_1" access="W" description="Data signal of graph_csr_struct" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_csr_struct" access="W" description="Bit 31 to 0 of graph_csr_struct"/>
                    </fields>
                </register>
                <register offset="0x14" name="graph_csr_struct_2" access="W" description="Data signal of graph_csr_struct" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_csr_struct" access="W" description="Bit 63 to 32 of graph_csr_struct"/>
                    </fields>
                </register>
                <register offset="0x1c" name="vertex_out_degree_1" access="W" description="Data signal of vertex_out_degree" range="32">
                    <fields>
                        <field offset="0" width="32" name="vertex_out_degree" access="W" description="Bit 31 to 0 of vertex_out_degree"/>
                    </fields>
                </register>
                <register offset="0x20" name="vertex_out_degree_2" access="W" description="Data signal of vertex_out_degree" range="32">
                    <fields>
                        <field offset="0" width="32" name="vertex_out_degree" access="W" description="Bit 63 to 32 of vertex_out_degree"/>
                    </fields>
                </register>
                <register offset="0x28" name="vertex_in_degree_1" access="W" description="Data signal of vertex_in_degree" range="32">
                    <fields>
                        <field offset="0" width="32" name="vertex_in_degree" access="W" description="Bit 31 to 0 of vertex_in_degree"/>
                    </fields>
                </register>
                <register offset="0x2c" name="vertex_in_degree_2" access="W" description="Data signal of vertex_in_degree" range="32">
                    <fields>
                        <field offset="0" width="32" name="vertex_in_degree" access="W" description="Bit 63 to 32 of vertex_in_degree"/>
                    </fields>
                </register>
                <register offset="0x34" name="vertex_edges_idx_1" access="W" description="Data signal of vertex_edges_idx" range="32">
                    <fields>
                        <field offset="0" width="32" name="vertex_edges_idx" access="W" description="Bit 31 to 0 of vertex_edges_idx"/>
                    </fields>
                </register>
                <register offset="0x38" name="vertex_edges_idx_2" access="W" description="Data signal of vertex_edges_idx" range="32">
                    <fields>
                        <field offset="0" width="32" name="vertex_edges_idx" access="W" description="Bit 63 to 32 of vertex_edges_idx"/>
                    </fields>
                </register>
                <register offset="0x40" name="edges_array_weight_1" access="W" description="Data signal of edges_array_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="edges_array_weight" access="W" description="Bit 31 to 0 of edges_array_weight"/>
                    </fields>
                </register>
                <register offset="0x44" name="edges_array_weight_2" access="W" description="Data signal of edges_array_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="edges_array_weight" access="W" description="Bit 63 to 32 of edges_array_weight"/>
                    </fields>
                </register>
                <register offset="0x4c" name="edges_array_src_1" access="W" description="Data signal of edges_array_src" range="32">
                    <fields>
                        <field offset="0" width="32" name="edges_array_src" access="W" description="Bit 31 to 0 of edges_array_src"/>
                    </fields>
                </register>
                <register offset="0x50" name="edges_array_src_2" access="W" description="Data signal of edges_array_src" range="32">
                    <fields>
                        <field offset="0" width="32" name="edges_array_src" access="W" description="Bit 63 to 32 of edges_array_src"/>
                    </fields>
                </register>
                <register offset="0x58" name="edges_array_dest_1" access="W" description="Data signal of edges_array_dest" range="32">
                    <fields>
                        <field offset="0" width="32" name="edges_array_dest" access="W" description="Bit 31 to 0 of edges_array_dest"/>
                    </fields>
                </register>
                <register offset="0x5c" name="edges_array_dest_2" access="W" description="Data signal of edges_array_dest" range="32">
                    <fields>
                        <field offset="0" width="32" name="edges_array_dest" access="W" description="Bit 63 to 32 of edges_array_dest"/>
                    </fields>
                </register>
                <register offset="0x64" name="auxiliary_1_1" access="W" description="Data signal of auxiliary_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="auxiliary_1" access="W" description="Bit 31 to 0 of auxiliary_1"/>
                    </fields>
                </register>
                <register offset="0x68" name="auxiliary_1_2" access="W" description="Data signal of auxiliary_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="auxiliary_1" access="W" description="Bit 63 to 32 of auxiliary_1"/>
                    </fields>
                </register>
                <register offset="0x70" name="auxiliary_2_1" access="W" description="Data signal of auxiliary_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="auxiliary_2" access="W" description="Bit 31 to 0 of auxiliary_2"/>
                    </fields>
                </register>
                <register offset="0x74" name="auxiliary_2_2" access="W" description="Data signal of auxiliary_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="auxiliary_2" access="W" description="Bit 63 to 32 of auxiliary_2"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="graph_csr_struct"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="vertex_out_degree"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="vertex_in_degree"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="vertex_edges_idx"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="edges_array_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="edges_array_src"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="edges_array_dest"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="auxiliary_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="auxiliary_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_m00_axi</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_m00_axi" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_m00_axi_" paramPrefix="C_M_AXI_M00_AXI_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_m00_axi_ARADDR</port>
                <port>m_axi_m00_axi_ARBURST</port>
                <port>m_axi_m00_axi_ARCACHE</port>
                <port>m_axi_m00_axi_ARID</port>
                <port>m_axi_m00_axi_ARLEN</port>
                <port>m_axi_m00_axi_ARLOCK</port>
                <port>m_axi_m00_axi_ARPROT</port>
                <port>m_axi_m00_axi_ARQOS</port>
                <port>m_axi_m00_axi_ARREADY</port>
                <port>m_axi_m00_axi_ARREGION</port>
                <port>m_axi_m00_axi_ARSIZE</port>
                <port>m_axi_m00_axi_ARUSER</port>
                <port>m_axi_m00_axi_ARVALID</port>
                <port>m_axi_m00_axi_AWADDR</port>
                <port>m_axi_m00_axi_AWBURST</port>
                <port>m_axi_m00_axi_AWCACHE</port>
                <port>m_axi_m00_axi_AWID</port>
                <port>m_axi_m00_axi_AWLEN</port>
                <port>m_axi_m00_axi_AWLOCK</port>
                <port>m_axi_m00_axi_AWPROT</port>
                <port>m_axi_m00_axi_AWQOS</port>
                <port>m_axi_m00_axi_AWREADY</port>
                <port>m_axi_m00_axi_AWREGION</port>
                <port>m_axi_m00_axi_AWSIZE</port>
                <port>m_axi_m00_axi_AWUSER</port>
                <port>m_axi_m00_axi_AWVALID</port>
                <port>m_axi_m00_axi_BID</port>
                <port>m_axi_m00_axi_BREADY</port>
                <port>m_axi_m00_axi_BRESP</port>
                <port>m_axi_m00_axi_BUSER</port>
                <port>m_axi_m00_axi_BVALID</port>
                <port>m_axi_m00_axi_RDATA</port>
                <port>m_axi_m00_axi_RID</port>
                <port>m_axi_m00_axi_RLAST</port>
                <port>m_axi_m00_axi_RREADY</port>
                <port>m_axi_m00_axi_RRESP</port>
                <port>m_axi_m00_axi_RUSER</port>
                <port>m_axi_m00_axi_RVALID</port>
                <port>m_axi_m00_axi_WDATA</port>
                <port>m_axi_m00_axi_WID</port>
                <port>m_axi_m00_axi_WLAST</port>
                <port>m_axi_m00_axi_WREADY</port>
                <port>m_axi_m00_axi_WSTRB</port>
                <port>m_axi_m00_axi_WUSER</port>
                <port>m_axi_m00_axi_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="graph_csr_struct"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="graph_csr_struct"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vertex_out_degree"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="vertex_out_degree"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vertex_in_degree"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="vertex_in_degree"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vertex_edges_idx"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="vertex_edges_idx"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="edges_array_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="edges_array_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="edges_array_src"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="edges_array_src"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="edges_array_dest"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="edges_array_dest"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="auxiliary_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="auxiliary_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="auxiliary_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="auxiliary_2"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_m00_axi">32 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">graph_csr_struct_1, 0x10, 32, W, Data signal of graph_csr_struct, </column>
                    <column name="s_axi_control">graph_csr_struct_2, 0x14, 32, W, Data signal of graph_csr_struct, </column>
                    <column name="s_axi_control">vertex_out_degree_1, 0x1c, 32, W, Data signal of vertex_out_degree, </column>
                    <column name="s_axi_control">vertex_out_degree_2, 0x20, 32, W, Data signal of vertex_out_degree, </column>
                    <column name="s_axi_control">vertex_in_degree_1, 0x28, 32, W, Data signal of vertex_in_degree, </column>
                    <column name="s_axi_control">vertex_in_degree_2, 0x2c, 32, W, Data signal of vertex_in_degree, </column>
                    <column name="s_axi_control">vertex_edges_idx_1, 0x34, 32, W, Data signal of vertex_edges_idx, </column>
                    <column name="s_axi_control">vertex_edges_idx_2, 0x38, 32, W, Data signal of vertex_edges_idx, </column>
                    <column name="s_axi_control">edges_array_weight_1, 0x40, 32, W, Data signal of edges_array_weight, </column>
                    <column name="s_axi_control">edges_array_weight_2, 0x44, 32, W, Data signal of edges_array_weight, </column>
                    <column name="s_axi_control">edges_array_src_1, 0x4c, 32, W, Data signal of edges_array_src, </column>
                    <column name="s_axi_control">edges_array_src_2, 0x50, 32, W, Data signal of edges_array_src, </column>
                    <column name="s_axi_control">edges_array_dest_1, 0x58, 32, W, Data signal of edges_array_dest, </column>
                    <column name="s_axi_control">edges_array_dest_2, 0x5c, 32, W, Data signal of edges_array_dest, </column>
                    <column name="s_axi_control">auxiliary_1_1, 0x64, 32, W, Data signal of auxiliary_1, </column>
                    <column name="s_axi_control">auxiliary_1_2, 0x68, 32, W, Data signal of auxiliary_1, </column>
                    <column name="s_axi_control">auxiliary_2_1, 0x70, 32, W, Data signal of auxiliary_2, </column>
                    <column name="s_axi_control">auxiliary_2_2, 0x74, 32, W, Data signal of auxiliary_2, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_chain, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="graph_csr_struct">inout, int*</column>
                    <column name="vertex_out_degree">inout, int*</column>
                    <column name="vertex_in_degree">inout, int*</column>
                    <column name="vertex_edges_idx">inout, int*</column>
                    <column name="edges_array_weight">inout, int*</column>
                    <column name="edges_array_src">inout, int*</column>
                    <column name="edges_array_dest">inout, int*</column>
                    <column name="auxiliary_1">inout, int*</column>
                    <column name="auxiliary_2">inout, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="graph_csr_struct">m_axi_m00_axi, interface, , </column>
                    <column name="graph_csr_struct">s_axi_control, register, offset, name=graph_csr_struct_1 offset=0x10 range=32</column>
                    <column name="graph_csr_struct">s_axi_control, register, offset, name=graph_csr_struct_2 offset=0x14 range=32</column>
                    <column name="vertex_out_degree">m_axi_m00_axi, interface, , </column>
                    <column name="vertex_out_degree">s_axi_control, register, offset, name=vertex_out_degree_1 offset=0x1c range=32</column>
                    <column name="vertex_out_degree">s_axi_control, register, offset, name=vertex_out_degree_2 offset=0x20 range=32</column>
                    <column name="vertex_in_degree">m_axi_m00_axi, interface, , </column>
                    <column name="vertex_in_degree">s_axi_control, register, offset, name=vertex_in_degree_1 offset=0x28 range=32</column>
                    <column name="vertex_in_degree">s_axi_control, register, offset, name=vertex_in_degree_2 offset=0x2c range=32</column>
                    <column name="vertex_edges_idx">m_axi_m00_axi, interface, , </column>
                    <column name="vertex_edges_idx">s_axi_control, register, offset, name=vertex_edges_idx_1 offset=0x34 range=32</column>
                    <column name="vertex_edges_idx">s_axi_control, register, offset, name=vertex_edges_idx_2 offset=0x38 range=32</column>
                    <column name="edges_array_weight">m_axi_m00_axi, interface, , </column>
                    <column name="edges_array_weight">s_axi_control, register, offset, name=edges_array_weight_1 offset=0x40 range=32</column>
                    <column name="edges_array_weight">s_axi_control, register, offset, name=edges_array_weight_2 offset=0x44 range=32</column>
                    <column name="edges_array_src">m_axi_m00_axi, interface, , </column>
                    <column name="edges_array_src">s_axi_control, register, offset, name=edges_array_src_1 offset=0x4c range=32</column>
                    <column name="edges_array_src">s_axi_control, register, offset, name=edges_array_src_2 offset=0x50 range=32</column>
                    <column name="edges_array_dest">m_axi_m00_axi, interface, , </column>
                    <column name="edges_array_dest">s_axi_control, register, offset, name=edges_array_dest_1 offset=0x58 range=32</column>
                    <column name="edges_array_dest">s_axi_control, register, offset, name=edges_array_dest_2 offset=0x5c range=32</column>
                    <column name="auxiliary_1">m_axi_m00_axi, interface, , </column>
                    <column name="auxiliary_1">s_axi_control, register, offset, name=auxiliary_1_1 offset=0x64 range=32</column>
                    <column name="auxiliary_1">s_axi_control, register, offset, name=auxiliary_1_2 offset=0x68 range=32</column>
                    <column name="auxiliary_2">m_axi_m00_axi, interface, , </column>
                    <column name="auxiliary_2">s_axi_control, register, offset, name=auxiliary_2_1 offset=0x70 range=32</column>
                    <column name="auxiliary_2">s_axi_control, register, offset, name=auxiliary_2_2 offset=0x74 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="5">HW Interface, Direction, Length, Width, Location</keys>
                    <column name="m_axi_m00_axi">read, 256, 512, ../glay_kernel_cmodel.cpp:71:5</column>
                    <column name="m_axi_m00_axi">write, 256, 512, ../glay_kernel_cmodel.cpp:79:5</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="../glay_kernel_cmodel.cpp:38" status="valid" parentFunction="glay_kernel" variable="graph_csr_struct" isDirective="0" options="m_axi port=graph_csr_struct offset=slave bundle=m00_axi"/>
        <Pragma type="interface" location="../glay_kernel_cmodel.cpp:39" status="valid" parentFunction="glay_kernel" variable="vertex_out_degree" isDirective="0" options="m_axi port=vertex_out_degree offset=slave bundle=m00_axi"/>
        <Pragma type="interface" location="../glay_kernel_cmodel.cpp:40" status="valid" parentFunction="glay_kernel" variable="vertex_in_degree" isDirective="0" options="m_axi port=vertex_in_degree offset=slave bundle=m00_axi"/>
        <Pragma type="interface" location="../glay_kernel_cmodel.cpp:41" status="valid" parentFunction="glay_kernel" variable="vertex_edges_idx" isDirective="0" options="m_axi port=vertex_edges_idx offset=slave bundle=m00_axi"/>
        <Pragma type="interface" location="../glay_kernel_cmodel.cpp:42" status="valid" parentFunction="glay_kernel" variable="edges_array_weight" isDirective="0" options="m_axi port=edges_array_weight offset=slave bundle=m00_axi"/>
        <Pragma type="interface" location="../glay_kernel_cmodel.cpp:43" status="valid" parentFunction="glay_kernel" variable="edges_array_src" isDirective="0" options="m_axi port=edges_array_src offset=slave bundle=m00_axi"/>
        <Pragma type="interface" location="../glay_kernel_cmodel.cpp:44" status="valid" parentFunction="glay_kernel" variable="edges_array_dest" isDirective="0" options="m_axi port=edges_array_dest offset=slave bundle=m00_axi"/>
        <Pragma type="interface" location="../glay_kernel_cmodel.cpp:45" status="valid" parentFunction="glay_kernel" variable="auxiliary_1" isDirective="0" options="m_axi port=auxiliary_1 offset=slave bundle=m00_axi"/>
        <Pragma type="interface" location="../glay_kernel_cmodel.cpp:46" status="valid" parentFunction="glay_kernel" variable="auxiliary_2" isDirective="0" options="m_axi port=auxiliary_2 offset=slave bundle=m00_axi"/>
        <Pragma type="interface" location="../glay_kernel_cmodel.cpp:47" status="valid" parentFunction="glay_kernel" variable="graph_csr_struct" isDirective="0" options="s_axilite port=graph_csr_struct bundle=control"/>
        <Pragma type="interface" location="../glay_kernel_cmodel.cpp:48" status="valid" parentFunction="glay_kernel" variable="vertex_out_degree" isDirective="0" options="s_axilite port=vertex_out_degree bundle=control"/>
        <Pragma type="interface" location="../glay_kernel_cmodel.cpp:49" status="valid" parentFunction="glay_kernel" variable="vertex_in_degree" isDirective="0" options="s_axilite port=vertex_in_degree bundle=control"/>
        <Pragma type="interface" location="../glay_kernel_cmodel.cpp:50" status="valid" parentFunction="glay_kernel" variable="vertex_edges_idx" isDirective="0" options="s_axilite port=vertex_edges_idx bundle=control"/>
        <Pragma type="interface" location="../glay_kernel_cmodel.cpp:51" status="valid" parentFunction="glay_kernel" variable="edges_array_weight" isDirective="0" options="s_axilite port=edges_array_weight bundle=control"/>
        <Pragma type="interface" location="../glay_kernel_cmodel.cpp:52" status="valid" parentFunction="glay_kernel" variable="edges_array_src" isDirective="0" options="s_axilite port=edges_array_src bundle=control"/>
        <Pragma type="interface" location="../glay_kernel_cmodel.cpp:53" status="valid" parentFunction="glay_kernel" variable="edges_array_dest" isDirective="0" options="s_axilite port=edges_array_dest bundle=control"/>
        <Pragma type="interface" location="../glay_kernel_cmodel.cpp:54" status="valid" parentFunction="glay_kernel" variable="auxiliary_1" isDirective="0" options="s_axilite port=auxiliary_1 bundle=control"/>
        <Pragma type="interface" location="../glay_kernel_cmodel.cpp:55" status="valid" parentFunction="glay_kernel" variable="auxiliary_2" isDirective="0" options="s_axilite port=auxiliary_2 bundle=control"/>
        <Pragma type="interface" location="../glay_kernel_cmodel.cpp:56" status="valid" parentFunction="glay_kernel" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="interface" location="../glay_kernel_cmodel.cpp:57" status="valid" parentFunction="glay_kernel" variable="return" isDirective="0" options="ap_ctrl_chain port=return"/>
    </PragmaReport>
</profile>

